
SYNTH_RTOS_STM32F411CEU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef40  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b2c  0800f0e0  0800f0e0  000100e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc0c  0800fc0c  000112a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fc0c  0800fc0c  00010c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc14  0800fc14  000112a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fc14  0800fc14  00010c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fc18  0800fc18  00010c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002a4  20000000  0800fc1c  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000088d8  200002a4  0800fec0  000112a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008b7c  0800fec0  00011b7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ea22  00000000  00000000  000112d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc3  00000000  00000000  0002fcf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019f0  00000000  00000000  00034cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001418  00000000  00000000  000366b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bbb2  00000000  00000000  00037ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f65e  00000000  00000000  0005367a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009df07  00000000  00000000  00072cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00110bdf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f60  00000000  00000000  00110c24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00118b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002a4 	.word	0x200002a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f0c8 	.word	0x0800f0c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002a8 	.word	0x200002a8
 80001dc:	0800f0c8 	.word	0x0800f0c8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b988 	b.w	8000fe0 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	468e      	mov	lr, r1
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d14a      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf8:	428a      	cmp	r2, r1
 8000cfa:	4617      	mov	r7, r2
 8000cfc:	d962      	bls.n	8000dc4 <__udivmoddi4+0xdc>
 8000cfe:	fab2 f682 	clz	r6, r2
 8000d02:	b14e      	cbz	r6, 8000d18 <__udivmoddi4+0x30>
 8000d04:	f1c6 0320 	rsb	r3, r6, #32
 8000d08:	fa01 f806 	lsl.w	r8, r1, r6
 8000d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	ea43 0808 	orr.w	r8, r3, r8
 8000d16:	40b4      	lsls	r4, r6
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	fa1f fc87 	uxth.w	ip, r7
 8000d20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0x62>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d3c:	f080 80ea 	bcs.w	8000f14 <__udivmoddi4+0x22c>
 8000d40:	429a      	cmp	r2, r3
 8000d42:	f240 80e7 	bls.w	8000f14 <__udivmoddi4+0x22c>
 8000d46:	3902      	subs	r1, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	1a9a      	subs	r2, r3, r2
 8000d4c:	b2a3      	uxth	r3, r4
 8000d4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5e:	459c      	cmp	ip, r3
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0x8e>
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d68:	f080 80d6 	bcs.w	8000f18 <__udivmoddi4+0x230>
 8000d6c:	459c      	cmp	ip, r3
 8000d6e:	f240 80d3 	bls.w	8000f18 <__udivmoddi4+0x230>
 8000d72:	443b      	add	r3, r7
 8000d74:	3802      	subs	r0, #2
 8000d76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7a:	eba3 030c 	sub.w	r3, r3, ip
 8000d7e:	2100      	movs	r1, #0
 8000d80:	b11d      	cbz	r5, 8000d8a <__udivmoddi4+0xa2>
 8000d82:	40f3      	lsrs	r3, r6
 8000d84:	2200      	movs	r2, #0
 8000d86:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d905      	bls.n	8000d9e <__udivmoddi4+0xb6>
 8000d92:	b10d      	cbz	r5, 8000d98 <__udivmoddi4+0xb0>
 8000d94:	e9c5 0100 	strd	r0, r1, [r5]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e7f5      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000d9e:	fab3 f183 	clz	r1, r3
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d146      	bne.n	8000e34 <__udivmoddi4+0x14c>
 8000da6:	4573      	cmp	r3, lr
 8000da8:	d302      	bcc.n	8000db0 <__udivmoddi4+0xc8>
 8000daa:	4282      	cmp	r2, r0
 8000dac:	f200 8105 	bhi.w	8000fba <__udivmoddi4+0x2d2>
 8000db0:	1a84      	subs	r4, r0, r2
 8000db2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000db6:	2001      	movs	r0, #1
 8000db8:	4690      	mov	r8, r2
 8000dba:	2d00      	cmp	r5, #0
 8000dbc:	d0e5      	beq.n	8000d8a <__udivmoddi4+0xa2>
 8000dbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000dc2:	e7e2      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f000 8090 	beq.w	8000eea <__udivmoddi4+0x202>
 8000dca:	fab2 f682 	clz	r6, r2
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f040 80a4 	bne.w	8000f1c <__udivmoddi4+0x234>
 8000dd4:	1a8a      	subs	r2, r1, r2
 8000dd6:	0c03      	lsrs	r3, r0, #16
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	b280      	uxth	r0, r0
 8000dde:	b2bc      	uxth	r4, r7
 8000de0:	2101      	movs	r1, #1
 8000de2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000de6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dee:	fb04 f20c 	mul.w	r2, r4, ip
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x11e>
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x11c>
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	f200 80e0 	bhi.w	8000fc4 <__udivmoddi4+0x2dc>
 8000e04:	46c4      	mov	ip, r8
 8000e06:	1a9b      	subs	r3, r3, r2
 8000e08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e14:	fb02 f404 	mul.w	r4, r2, r4
 8000e18:	429c      	cmp	r4, r3
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x144>
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x142>
 8000e24:	429c      	cmp	r4, r3
 8000e26:	f200 80ca 	bhi.w	8000fbe <__udivmoddi4+0x2d6>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	1b1b      	subs	r3, r3, r4
 8000e2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e32:	e7a5      	b.n	8000d80 <__udivmoddi4+0x98>
 8000e34:	f1c1 0620 	rsb	r6, r1, #32
 8000e38:	408b      	lsls	r3, r1
 8000e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	fa0e f401 	lsl.w	r4, lr, r1
 8000e44:	fa20 f306 	lsr.w	r3, r0, r6
 8000e48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e50:	4323      	orrs	r3, r4
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	fa1f fc87 	uxth.w	ip, r7
 8000e5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e5e:	0c1c      	lsrs	r4, r3, #16
 8000e60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e72:	d909      	bls.n	8000e88 <__udivmoddi4+0x1a0>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e7a:	f080 809c 	bcs.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f240 8099 	bls.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e84:	3802      	subs	r0, #2
 8000e86:	443c      	add	r4, r7
 8000e88:	eba4 040e 	sub.w	r4, r4, lr
 8000e8c:	fa1f fe83 	uxth.w	lr, r3
 8000e90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e94:	fb09 4413 	mls	r4, r9, r3, r4
 8000e98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea0:	45a4      	cmp	ip, r4
 8000ea2:	d908      	bls.n	8000eb6 <__udivmoddi4+0x1ce>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eaa:	f080 8082 	bcs.w	8000fb2 <__udivmoddi4+0x2ca>
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d97f      	bls.n	8000fb2 <__udivmoddi4+0x2ca>
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	443c      	add	r4, r7
 8000eb6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eba:	eba4 040c 	sub.w	r4, r4, ip
 8000ebe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ec2:	4564      	cmp	r4, ip
 8000ec4:	4673      	mov	r3, lr
 8000ec6:	46e1      	mov	r9, ip
 8000ec8:	d362      	bcc.n	8000f90 <__udivmoddi4+0x2a8>
 8000eca:	d05f      	beq.n	8000f8c <__udivmoddi4+0x2a4>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x1fe>
 8000ece:	ebb8 0203 	subs.w	r2, r8, r3
 8000ed2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eda:	fa22 f301 	lsr.w	r3, r2, r1
 8000ede:	431e      	orrs	r6, r3
 8000ee0:	40cc      	lsrs	r4, r1
 8000ee2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	e74f      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000eea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eee:	0c01      	lsrs	r1, r0, #16
 8000ef0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ef4:	b280      	uxth	r0, r0
 8000ef6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000efa:	463b      	mov	r3, r7
 8000efc:	4638      	mov	r0, r7
 8000efe:	463c      	mov	r4, r7
 8000f00:	46b8      	mov	r8, r7
 8000f02:	46be      	mov	lr, r7
 8000f04:	2620      	movs	r6, #32
 8000f06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f0a:	eba2 0208 	sub.w	r2, r2, r8
 8000f0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f12:	e766      	b.n	8000de2 <__udivmoddi4+0xfa>
 8000f14:	4601      	mov	r1, r0
 8000f16:	e718      	b.n	8000d4a <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e72c      	b.n	8000d76 <__udivmoddi4+0x8e>
 8000f1c:	f1c6 0220 	rsb	r2, r6, #32
 8000f20:	fa2e f302 	lsr.w	r3, lr, r2
 8000f24:	40b7      	lsls	r7, r6
 8000f26:	40b1      	lsls	r1, r6
 8000f28:	fa20 f202 	lsr.w	r2, r0, r2
 8000f2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f30:	430a      	orrs	r2, r1
 8000f32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f36:	b2bc      	uxth	r4, r7
 8000f38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f42:	fb08 f904 	mul.w	r9, r8, r4
 8000f46:	40b0      	lsls	r0, r6
 8000f48:	4589      	cmp	r9, r1
 8000f4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f4e:	b280      	uxth	r0, r0
 8000f50:	d93e      	bls.n	8000fd0 <__udivmoddi4+0x2e8>
 8000f52:	1879      	adds	r1, r7, r1
 8000f54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f58:	d201      	bcs.n	8000f5e <__udivmoddi4+0x276>
 8000f5a:	4589      	cmp	r9, r1
 8000f5c:	d81f      	bhi.n	8000f9e <__udivmoddi4+0x2b6>
 8000f5e:	eba1 0109 	sub.w	r1, r1, r9
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fb09 f804 	mul.w	r8, r9, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f74:	4542      	cmp	r2, r8
 8000f76:	d229      	bcs.n	8000fcc <__udivmoddi4+0x2e4>
 8000f78:	18ba      	adds	r2, r7, r2
 8000f7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f7e:	d2c4      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f80:	4542      	cmp	r2, r8
 8000f82:	d2c2      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f84:	f1a9 0102 	sub.w	r1, r9, #2
 8000f88:	443a      	add	r2, r7
 8000f8a:	e7be      	b.n	8000f0a <__udivmoddi4+0x222>
 8000f8c:	45f0      	cmp	r8, lr
 8000f8e:	d29d      	bcs.n	8000ecc <__udivmoddi4+0x1e4>
 8000f90:	ebbe 0302 	subs.w	r3, lr, r2
 8000f94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f98:	3801      	subs	r0, #1
 8000f9a:	46e1      	mov	r9, ip
 8000f9c:	e796      	b.n	8000ecc <__udivmoddi4+0x1e4>
 8000f9e:	eba7 0909 	sub.w	r9, r7, r9
 8000fa2:	4449      	add	r1, r9
 8000fa4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fa8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fac:	fb09 f804 	mul.w	r8, r9, r4
 8000fb0:	e7db      	b.n	8000f6a <__udivmoddi4+0x282>
 8000fb2:	4673      	mov	r3, lr
 8000fb4:	e77f      	b.n	8000eb6 <__udivmoddi4+0x1ce>
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	e766      	b.n	8000e88 <__udivmoddi4+0x1a0>
 8000fba:	4608      	mov	r0, r1
 8000fbc:	e6fd      	b.n	8000dba <__udivmoddi4+0xd2>
 8000fbe:	443b      	add	r3, r7
 8000fc0:	3a02      	subs	r2, #2
 8000fc2:	e733      	b.n	8000e2c <__udivmoddi4+0x144>
 8000fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc8:	443b      	add	r3, r7
 8000fca:	e71c      	b.n	8000e06 <__udivmoddi4+0x11e>
 8000fcc:	4649      	mov	r1, r9
 8000fce:	e79c      	b.n	8000f0a <__udivmoddi4+0x222>
 8000fd0:	eba1 0109 	sub.w	r1, r1, r9
 8000fd4:	46c4      	mov	ip, r8
 8000fd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fda:	fb09 f804 	mul.w	r8, r9, r4
 8000fde:	e7c4      	b.n	8000f6a <__udivmoddi4+0x282>

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>:
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles
}

/*Draw a hollow rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Hollow_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4604      	mov	r4, r0
 8000fec:	4608      	mov	r0, r1
 8000fee:	4611      	mov	r1, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	807b      	strh	r3, [r7, #2]
 8000ffe:	4613      	mov	r3, r2
 8001000:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	74bb      	strb	r3, [r7, #18]
	float 		Calc_Negative = 0;
 8001012:	f04f 0300 	mov.w	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]

	Calc_Negative = X1 - X0;
 8001018:	887a      	ldrh	r2, [r7, #2]
 800101a:	88fb      	ldrh	r3, [r7, #6]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	ee07 3a90 	vmov	s15, r3
 8001022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001026:	edc7 7a03 	vstr	s15, [r7, #12]
	if(Calc_Negative < 0) Negative_X = 1;
 800102a:	edd7 7a03 	vldr	s15, [r7, #12]
 800102e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001036:	d501      	bpl.n	800103c <ILI9341_Draw_Hollow_Rectangle_Coord+0x58>
 8001038:	2301      	movs	r3, #1
 800103a:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 800103c:	f04f 0300 	mov.w	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]

	Calc_Negative = Y1 - Y0;
 8001042:	883a      	ldrh	r2, [r7, #0]
 8001044:	88bb      	ldrh	r3, [r7, #4]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	ee07 3a90 	vmov	s15, r3
 800104c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001050:	edc7 7a03 	vstr	s15, [r7, #12]
	if(Calc_Negative < 0) Negative_Y = 1;
 8001054:	edd7 7a03 	vldr	s15, [r7, #12]
 8001058:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800105c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001060:	d501      	bpl.n	8001066 <ILI9341_Draw_Hollow_Rectangle_Coord+0x82>
 8001062:	2301      	movs	r3, #1
 8001064:	74bb      	strb	r3, [r7, #18]


	//DRAW HORIZONTAL!
	if(!Negative_X)
 8001066:	7cfb      	ldrb	r3, [r7, #19]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d104      	bne.n	8001076 <ILI9341_Draw_Hollow_Rectangle_Coord+0x92>
	{
		X_length = X1 - X0;
 800106c:	887a      	ldrh	r2, [r7, #2]
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	82fb      	strh	r3, [r7, #22]
 8001074:	e003      	b.n	800107e <ILI9341_Draw_Hollow_Rectangle_Coord+0x9a>
	}
	else
	{
		X_length = X0 - X1;
 8001076:	88fa      	ldrh	r2, [r7, #6]
 8001078:	887b      	ldrh	r3, [r7, #2]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_Draw_Horizontal_Line(X0, Y0, X_length, Colour);
 800107e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001080:	8afa      	ldrh	r2, [r7, #22]
 8001082:	88b9      	ldrh	r1, [r7, #4]
 8001084:	88f8      	ldrh	r0, [r7, #6]
 8001086:	f000 fd95 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Horizontal_Line(X0, Y1, X_length, Colour);
 800108a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800108c:	8afa      	ldrh	r2, [r7, #22]
 800108e:	8839      	ldrh	r1, [r7, #0]
 8001090:	88f8      	ldrh	r0, [r7, #6]
 8001092:	f000 fd8f 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>



	//DRAW VERTICAL!
	if(!Negative_Y)
 8001096:	7cbb      	ldrb	r3, [r7, #18]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d104      	bne.n	80010a6 <ILI9341_Draw_Hollow_Rectangle_Coord+0xc2>
	{
		Y_length = Y1 - Y0;
 800109c:	883a      	ldrh	r2, [r7, #0]
 800109e:	88bb      	ldrh	r3, [r7, #4]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	82bb      	strh	r3, [r7, #20]
 80010a4:	e003      	b.n	80010ae <ILI9341_Draw_Hollow_Rectangle_Coord+0xca>
	}
	else
	{
		Y_length = Y0 - Y1;
 80010a6:	88ba      	ldrh	r2, [r7, #4]
 80010a8:	883b      	ldrh	r3, [r7, #0]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	82bb      	strh	r3, [r7, #20]
	}
	ILI9341_Draw_Vertical_Line(X0, Y0, Y_length, Colour);
 80010ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010b0:	8aba      	ldrh	r2, [r7, #20]
 80010b2:	88b9      	ldrh	r1, [r7, #4]
 80010b4:	88f8      	ldrh	r0, [r7, #6]
 80010b6:	f000 fdc1 	bl	8001c3c <ILI9341_Draw_Vertical_Line>
	ILI9341_Draw_Vertical_Line(X1, Y0, Y_length, Colour);
 80010ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010bc:	8aba      	ldrh	r2, [r7, #20]
 80010be:	88b9      	ldrh	r1, [r7, #4]
 80010c0:	8878      	ldrh	r0, [r7, #2]
 80010c2:	f000 fdbb 	bl	8001c3c <ILI9341_Draw_Vertical_Line>

	if((X_length > 0)||(Y_length > 0))
 80010c6:	8afb      	ldrh	r3, [r7, #22]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <ILI9341_Draw_Hollow_Rectangle_Coord+0xee>
 80010cc:	8abb      	ldrh	r3, [r7, #20]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d005      	beq.n	80010de <ILI9341_Draw_Hollow_Rectangle_Coord+0xfa>
	{
		ILI9341_Draw_Pixel(X1, Y1, Colour);
 80010d2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80010d4:	8839      	ldrh	r1, [r7, #0]
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 fc2f 	bl	800193c <ILI9341_Draw_Pixel>
	}

}
 80010de:	bf00      	nop
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd90      	pop	{r4, r7, pc}

080010e6 <ILI9341_Draw_Filled_Rectangle_Coord>:

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 80010e6:	b590      	push	{r4, r7, lr}
 80010e8:	b089      	sub	sp, #36	@ 0x24
 80010ea:	af02      	add	r7, sp, #8
 80010ec:	4604      	mov	r4, r0
 80010ee:	4608      	mov	r0, r1
 80010f0:	4611      	mov	r1, r2
 80010f2:	461a      	mov	r2, r3
 80010f4:	4623      	mov	r3, r4
 80010f6:	80fb      	strh	r3, [r7, #6]
 80010f8:	4603      	mov	r3, r0
 80010fa:	80bb      	strh	r3, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
 8001100:	4613      	mov	r3, r2
 8001102:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]

	uint16_t X0_true = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	81fb      	strh	r3, [r7, #14]

	Calc_Negative = X1 - X0;
 8001120:	887a      	ldrh	r2, [r7, #2]
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2b00      	cmp	r3, #0
 800112c:	da01      	bge.n	8001132 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 800112e:	2301      	movs	r3, #1
 8001130:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]

	Calc_Negative = Y1 - Y0;
 8001136:	883a      	ldrh	r2, [r7, #0]
 8001138:	88bb      	ldrh	r3, [r7, #4]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	2b00      	cmp	r3, #0
 8001142:	da01      	bge.n	8001148 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8001144:	2301      	movs	r3, #1
 8001146:	74bb      	strb	r3, [r7, #18]


	//DRAW HORIZONTAL!
	if(!Negative_X)
 8001148:	7cfb      	ldrb	r3, [r7, #19]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d106      	bne.n	800115c <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 800114e:	887a      	ldrh	r2, [r7, #2]
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	823b      	strh	r3, [r7, #16]
 800115a:	e005      	b.n	8001168 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 800115c:	88fa      	ldrh	r2, [r7, #6]
 800115e:	887b      	ldrh	r3, [r7, #2]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8001164:	887b      	ldrh	r3, [r7, #2]
 8001166:	823b      	strh	r3, [r7, #16]
	}

	//DRAW VERTICAL!
	if(!Negative_Y)
 8001168:	7cbb      	ldrb	r3, [r7, #18]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d106      	bne.n	800117c <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 800116e:	883a      	ldrh	r2, [r7, #0]
 8001170:	88bb      	ldrh	r3, [r7, #4]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	81fb      	strh	r3, [r7, #14]
 800117a:	e005      	b.n	8001188 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 800117c:	88ba      	ldrh	r2, [r7, #4]
 800117e:	883b      	ldrh	r3, [r7, #0]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;
 8001184:	883b      	ldrh	r3, [r7, #0]
 8001186:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);
 8001188:	8abc      	ldrh	r4, [r7, #20]
 800118a:	8afa      	ldrh	r2, [r7, #22]
 800118c:	89f9      	ldrh	r1, [r7, #14]
 800118e:	8a38      	ldrh	r0, [r7, #16]
 8001190:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	4623      	mov	r3, r4
 8001196:	f000 fcb1 	bl	8001afc <ILI9341_Draw_Rectangle>
}
 800119a:	bf00      	nop
 800119c:	371c      	adds	r7, #28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
	...

080011a4 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b089      	sub	sp, #36	@ 0x24
 80011a8:	af02      	add	r7, sp, #8
 80011aa:	4604      	mov	r4, r0
 80011ac:	4608      	mov	r0, r1
 80011ae:	4611      	mov	r1, r2
 80011b0:	461a      	mov	r2, r3
 80011b2:	4623      	mov	r3, r4
 80011b4:	71fb      	strb	r3, [r7, #7]
 80011b6:	4603      	mov	r3, r0
 80011b8:	71bb      	strb	r3, [r7, #6]
 80011ba:	460b      	mov	r3, r1
 80011bc:	717b      	strb	r3, [r7, #5]
 80011be:	4613      	mov	r3, r2
 80011c0:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;

		function_char = Character;
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	75fb      	strb	r3, [r7, #23]

    if (function_char < ' ') {
 80011c6:	7dfb      	ldrb	r3, [r7, #23]
 80011c8:	2b1f      	cmp	r3, #31
 80011ca:	d802      	bhi.n	80011d2 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	71fb      	strb	r3, [r7, #7]
 80011d0:	e002      	b.n	80011d8 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80011d2:	7dfb      	ldrb	r3, [r7, #23]
 80011d4:	3b20      	subs	r3, #32
 80011d6:	75fb      	strb	r3, [r7, #23]
		}

		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80011d8:	2300      	movs	r3, #0
 80011da:	753b      	strb	r3, [r7, #20]
 80011dc:	e012      	b.n	8001204 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80011de:	7dfa      	ldrb	r2, [r7, #23]
 80011e0:	7d38      	ldrb	r0, [r7, #20]
 80011e2:	7d39      	ldrb	r1, [r7, #20]
 80011e4:	4c3b      	ldr	r4, [pc, #236]	@ (80012d4 <ILI9341_Draw_Char+0x130>)
 80011e6:	4613      	mov	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	4423      	add	r3, r4
 80011f0:	4403      	add	r3, r0
 80011f2:	781a      	ldrb	r2, [r3, #0]
 80011f4:	f101 0318 	add.w	r3, r1, #24
 80011f8:	443b      	add	r3, r7
 80011fa:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80011fe:	7d3b      	ldrb	r3, [r7, #20]
 8001200:	3301      	adds	r3, #1
 8001202:	753b      	strb	r3, [r7, #20]
 8001204:	7d3b      	ldrb	r3, [r7, #20]
 8001206:	2b05      	cmp	r3, #5
 8001208:	d9e9      	bls.n	80011de <ILI9341_Draw_Char+0x3a>
		}

    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	b298      	uxth	r0, r3
 800120e:	797b      	ldrb	r3, [r7, #5]
 8001210:	b299      	uxth	r1, r3
 8001212:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001214:	461a      	mov	r2, r3
 8001216:	0052      	lsls	r2, r2, #1
 8001218:	4413      	add	r3, r2
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	b29a      	uxth	r2, r3
 800121e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	b29c      	uxth	r4, r3
 8001224:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	4623      	mov	r3, r4
 800122a:	f000 fc67 	bl	8001afc <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800122e:	2300      	movs	r3, #0
 8001230:	757b      	strb	r3, [r7, #21]
 8001232:	e047      	b.n	80012c4 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001234:	2300      	movs	r3, #0
 8001236:	75bb      	strb	r3, [r7, #22]
 8001238:	e03e      	b.n	80012b8 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {
 800123a:	7d7b      	ldrb	r3, [r7, #21]
 800123c:	3318      	adds	r3, #24
 800123e:	443b      	add	r3, r7
 8001240:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001244:	461a      	mov	r2, r3
 8001246:	7dbb      	ldrb	r3, [r7, #22]
 8001248:	fa42 f303 	asr.w	r3, r2, r3
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	2b00      	cmp	r3, #0
 8001252:	d02e      	beq.n	80012b2 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8001254:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001256:	2b01      	cmp	r3, #1
 8001258:	d110      	bne.n	800127c <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800125a:	79bb      	ldrb	r3, [r7, #6]
 800125c:	b29a      	uxth	r2, r3
 800125e:	7d7b      	ldrb	r3, [r7, #21]
 8001260:	b29b      	uxth	r3, r3
 8001262:	4413      	add	r3, r2
 8001264:	b298      	uxth	r0, r3
 8001266:	797b      	ldrb	r3, [r7, #5]
 8001268:	b29a      	uxth	r2, r3
 800126a:	7dbb      	ldrb	r3, [r7, #22]
 800126c:	b29b      	uxth	r3, r3
 800126e:	4413      	add	r3, r2
 8001270:	b29b      	uxth	r3, r3
 8001272:	887a      	ldrh	r2, [r7, #2]
 8001274:	4619      	mov	r1, r3
 8001276:	f000 fb61 	bl	800193c <ILI9341_Draw_Pixel>
 800127a:	e01a      	b.n	80012b2 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	b29a      	uxth	r2, r3
 8001280:	7d7b      	ldrb	r3, [r7, #21]
 8001282:	b29b      	uxth	r3, r3
 8001284:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001286:	fb11 f303 	smulbb	r3, r1, r3
 800128a:	b29b      	uxth	r3, r3
 800128c:	4413      	add	r3, r2
 800128e:	b298      	uxth	r0, r3
 8001290:	797b      	ldrb	r3, [r7, #5]
 8001292:	b29a      	uxth	r2, r3
 8001294:	7dbb      	ldrb	r3, [r7, #22]
 8001296:	b29b      	uxth	r3, r3
 8001298:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800129a:	fb11 f303 	smulbb	r3, r1, r3
 800129e:	b29b      	uxth	r3, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	b299      	uxth	r1, r3
 80012a4:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80012a6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80012a8:	887b      	ldrh	r3, [r7, #2]
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	4623      	mov	r3, r4
 80012ae:	f000 fc25 	bl	8001afc <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80012b2:	7dbb      	ldrb	r3, [r7, #22]
 80012b4:	3301      	adds	r3, #1
 80012b6:	75bb      	strb	r3, [r7, #22]
 80012b8:	7dbb      	ldrb	r3, [r7, #22]
 80012ba:	2b07      	cmp	r3, #7
 80012bc:	d9bd      	bls.n	800123a <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80012be:	7d7b      	ldrb	r3, [r7, #21]
 80012c0:	3301      	adds	r3, #1
 80012c2:	757b      	strb	r3, [r7, #21]
 80012c4:	7d7b      	ldrb	r3, [r7, #21]
 80012c6:	2b05      	cmp	r3, #5
 80012c8:	d9b4      	bls.n	8001234 <ILI9341_Draw_Char+0x90>
							}
            }
        }
    }
}
 80012ca:	bf00      	nop
 80012cc:	bf00      	nop
 80012ce:	371c      	adds	r7, #28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	0800f214 	.word	0x0800f214

080012d8 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b085      	sub	sp, #20
 80012dc:	af02      	add	r7, sp, #8
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	4608      	mov	r0, r1
 80012e2:	4611      	mov	r1, r2
 80012e4:	461a      	mov	r2, r3
 80012e6:	4603      	mov	r3, r0
 80012e8:	70fb      	strb	r3, [r7, #3]
 80012ea:	460b      	mov	r3, r1
 80012ec:	70bb      	strb	r3, [r7, #2]
 80012ee:	4613      	mov	r3, r2
 80012f0:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80012f2:	e017      	b.n	8001324 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	607a      	str	r2, [r7, #4]
 80012fa:	7818      	ldrb	r0, [r3, #0]
 80012fc:	883c      	ldrh	r4, [r7, #0]
 80012fe:	78ba      	ldrb	r2, [r7, #2]
 8001300:	78f9      	ldrb	r1, [r7, #3]
 8001302:	8bbb      	ldrh	r3, [r7, #28]
 8001304:	9301      	str	r3, [sp, #4]
 8001306:	8b3b      	ldrh	r3, [r7, #24]
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	4623      	mov	r3, r4
 800130c:	f7ff ff4a 	bl	80011a4 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001310:	8b3b      	ldrh	r3, [r7, #24]
 8001312:	b2db      	uxtb	r3, r3
 8001314:	461a      	mov	r2, r3
 8001316:	0052      	lsls	r2, r2, #1
 8001318:	4413      	add	r3, r2
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	b2da      	uxtb	r2, r3
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	4413      	add	r3, r2
 8001322:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1e3      	bne.n	80012f4 <ILI9341_Draw_Text+0x1c>
    }
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	bd90      	pop	{r4, r7, pc}
	...

08001338 <ILI9341_SPI_Init>:
/* Global Variables ------------------------------------------------------------------*/
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800133c:	2200      	movs	r2, #0
 800133e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001342:	4802      	ldr	r0, [pc, #8]	@ (800134c <ILI9341_SPI_Init+0x14>)
 8001344:	f004 fcca 	bl	8005cdc <HAL_GPIO_WritePin>
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40020400 	.word	0x40020400

08001350 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &SPI_Data, 1);
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	2201      	movs	r2, #1
 800135e:	4619      	mov	r1, r3
 8001360:	4803      	ldr	r0, [pc, #12]	@ (8001370 <ILI9341_SPI_Send+0x20>)
 8001362:	f006 fa1d 	bl	80077a0 <HAL_SPI_Transmit_DMA>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000384 	.word	0x20000384

08001374 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001384:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <ILI9341_Write_Command+0x40>)
 8001386:	f004 fca9 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001390:	4809      	ldr	r0, [pc, #36]	@ (80013b8 <ILI9341_Write_Command+0x44>)
 8001392:	f004 fca3 	bl	8005cdc <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ffd9 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800139e:	2201      	movs	r2, #1
 80013a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013a4:	4803      	ldr	r0, [pc, #12]	@ (80013b4 <ILI9341_Write_Command+0x40>)
 80013a6:	f004 fc99 	bl	8005cdc <HAL_GPIO_WritePin>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40020400 	.word	0x40020400
 80013b8:	40020000 	.word	0x40020000

080013bc <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80013c6:	2201      	movs	r2, #1
 80013c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013cc:	480b      	ldr	r0, [pc, #44]	@ (80013fc <ILI9341_Write_Data+0x40>)
 80013ce:	f004 fc85 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013d8:	4809      	ldr	r0, [pc, #36]	@ (8001400 <ILI9341_Write_Data+0x44>)
 80013da:	f004 fc7f 	bl	8005cdc <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ffb5 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80013e6:	2201      	movs	r2, #1
 80013e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ec:	4804      	ldr	r0, [pc, #16]	@ (8001400 <ILI9341_Write_Data+0x44>)
 80013ee:	f004 fc75 	bl	8005cdc <HAL_GPIO_WritePin>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40020000 	.word	0x40020000
 8001400:	40020400 	.word	0x40020400

08001404 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4604      	mov	r4, r0
 800140c:	4608      	mov	r0, r1
 800140e:	4611      	mov	r1, r2
 8001410:	461a      	mov	r2, r3
 8001412:	4623      	mov	r3, r4
 8001414:	80fb      	strh	r3, [r7, #6]
 8001416:	4603      	mov	r3, r0
 8001418:	80bb      	strh	r3, [r7, #4]
 800141a:	460b      	mov	r3, r1
 800141c:	807b      	strh	r3, [r7, #2]
 800141e:	4613      	mov	r3, r2
 8001420:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 8001422:	202a      	movs	r0, #42	@ 0x2a
 8001424:	f7ff ffa6 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 8001428:	88fb      	ldrh	r3, [r7, #6]
 800142a:	0a1b      	lsrs	r3, r3, #8
 800142c:	b29b      	uxth	r3, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ffc3 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff ffbe 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 8001440:	887b      	ldrh	r3, [r7, #2]
 8001442:	0a1b      	lsrs	r3, r3, #8
 8001444:	b29b      	uxth	r3, r3
 8001446:	b2db      	uxtb	r3, r3
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ffb7 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 800144e:	887b      	ldrh	r3, [r7, #2]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ffb2 	bl	80013bc <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8001458:	202b      	movs	r0, #43	@ 0x2b
 800145a:	f7ff ff8b 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 800145e:	88bb      	ldrh	r3, [r7, #4]
 8001460:	0a1b      	lsrs	r3, r3, #8
 8001462:	b29b      	uxth	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ffa8 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 800146c:	88bb      	ldrh	r3, [r7, #4]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ffa3 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 8001476:	883b      	ldrh	r3, [r7, #0]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff ff9c 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8001484:	883b      	ldrh	r3, [r7, #0]
 8001486:	b2db      	uxtb	r3, r3
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff97 	bl	80013bc <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 800148e:	202c      	movs	r0, #44	@ 0x2c
 8001490:	f7ff ff70 	bl	8001374 <ILI9341_Write_Command>
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bd90      	pop	{r4, r7, pc}

0800149c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2120      	movs	r1, #32
 80014a4:	480a      	ldr	r0, [pc, #40]	@ (80014d0 <ILI9341_Reset+0x34>)
 80014a6:	f004 fc19 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80014aa:	20c8      	movs	r0, #200	@ 0xc8
 80014ac:	f003 fe04 	bl	80050b8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014b6:	4806      	ldr	r0, [pc, #24]	@ (80014d0 <ILI9341_Reset+0x34>)
 80014b8:	f004 fc10 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80014bc:	20c8      	movs	r0, #200	@ 0xc8
 80014be:	f003 fdfb 	bl	80050b8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2120      	movs	r1, #32
 80014c6:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <ILI9341_Reset+0x34>)
 80014c8:	f004 fc08 	bl	8005cdc <HAL_GPIO_WritePin>
}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40020400 	.word	0x40020400

080014d4 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = Rotation;
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	73fb      	strb	r3, [r7, #15]

	ILI9341_Write_Command(0x36);
 80014e2:	2036      	movs	r0, #54	@ 0x36
 80014e4:	f7ff ff46 	bl	8001374 <ILI9341_Write_Command>
	HAL_Delay(1);
 80014e8:	2001      	movs	r0, #1
 80014ea:	f003 fde5 	bl	80050b8 <HAL_Delay>

	switch (screen_rotation) {
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	2b03      	cmp	r3, #3
 80014f2:	d837      	bhi.n	8001564 <ILI9341_Set_Rotation+0x90>
 80014f4:	a201      	add	r2, pc, #4	@ (adr r2, 80014fc <ILI9341_Set_Rotation+0x28>)
 80014f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014fa:	bf00      	nop
 80014fc:	0800150d 	.word	0x0800150d
 8001500:	08001523 	.word	0x08001523
 8001504:	08001539 	.word	0x08001539
 8001508:	0800154f 	.word	0x0800154f
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 800150c:	2048      	movs	r0, #72	@ 0x48
 800150e:	f7ff ff55 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8001512:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 8001514:	22f0      	movs	r2, #240	@ 0xf0
 8001516:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001518:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 800151a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800151e:	801a      	strh	r2, [r3, #0]
		break;
 8001520:	e021      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_1:
		ILI9341_Write_Data(0x20 | 0x08);
 8001522:	2028      	movs	r0, #40	@ 0x28
 8001524:	f7ff ff4a 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8001528:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 800152a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800152e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001530:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 8001532:	22f0      	movs	r2, #240	@ 0xf0
 8001534:	801a      	strh	r2, [r3, #0]
		break;
 8001536:	e016      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 8001538:	2088      	movs	r0, #136	@ 0x88
 800153a:	f7ff ff3f 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 800153e:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 8001540:	22f0      	movs	r2, #240	@ 0xf0
 8001542:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001544:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 8001546:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800154a:	801a      	strh	r2, [r3, #0]
		break;
 800154c:	e00b      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 800154e:	20e8      	movs	r0, #232	@ 0xe8
 8001550:	f7ff ff34 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 8001556:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800155a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800155c:	4b05      	ldr	r3, [pc, #20]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 800155e:	22f0      	movs	r2, #240	@ 0xf0
 8001560:	801a      	strh	r2, [r3, #0]
		break;
 8001562:	e000      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
 8001564:	bf00      	nop
	}
}
 8001566:	bf00      	nop
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000002 	.word	0x20000002
 8001574:	20000000 	.word	0x20000000

08001578 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	2120      	movs	r1, #32
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <ILI9341_Enable+0x14>)
 8001582:	f004 fbab 	bl	8005cdc <HAL_GPIO_WritePin>
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020400 	.word	0x40020400

08001590 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8001594:	f7ff fff0 	bl	8001578 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8001598:	f7ff fece 	bl	8001338 <ILI9341_SPI_Init>
	ILI9341_Reset();
 800159c:	f7ff ff7e 	bl	800149c <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 80015a0:	2001      	movs	r0, #1
 80015a2:	f7ff fee7 	bl	8001374 <ILI9341_Write_Command>
	HAL_Delay(1000);
 80015a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015aa:	f003 fd85 	bl	80050b8 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 80015ae:	20cb      	movs	r0, #203	@ 0xcb
 80015b0:	f7ff fee0 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 80015b4:	2039      	movs	r0, #57	@ 0x39
 80015b6:	f7ff ff01 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 80015ba:	202c      	movs	r0, #44	@ 0x2c
 80015bc:	f7ff fefe 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80015c0:	2000      	movs	r0, #0
 80015c2:	f7ff fefb 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 80015c6:	2034      	movs	r0, #52	@ 0x34
 80015c8:	f7ff fef8 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 80015cc:	2002      	movs	r0, #2
 80015ce:	f7ff fef5 	bl	80013bc <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 80015d2:	20cf      	movs	r0, #207	@ 0xcf
 80015d4:	f7ff fece 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80015d8:	2000      	movs	r0, #0
 80015da:	f7ff feef 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 80015de:	20c1      	movs	r0, #193	@ 0xc1
 80015e0:	f7ff feec 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 80015e4:	2030      	movs	r0, #48	@ 0x30
 80015e6:	f7ff fee9 	bl	80013bc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 80015ea:	20e8      	movs	r0, #232	@ 0xe8
 80015ec:	f7ff fec2 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 80015f0:	2085      	movs	r0, #133	@ 0x85
 80015f2:	f7ff fee3 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80015f6:	2000      	movs	r0, #0
 80015f8:	f7ff fee0 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 80015fc:	2078      	movs	r0, #120	@ 0x78
 80015fe:	f7ff fedd 	bl	80013bc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8001602:	20ea      	movs	r0, #234	@ 0xea
 8001604:	f7ff feb6 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001608:	2000      	movs	r0, #0
 800160a:	f7ff fed7 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 800160e:	2000      	movs	r0, #0
 8001610:	f7ff fed4 	bl	80013bc <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8001614:	20ed      	movs	r0, #237	@ 0xed
 8001616:	f7ff fead 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 800161a:	2064      	movs	r0, #100	@ 0x64
 800161c:	f7ff fece 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8001620:	2003      	movs	r0, #3
 8001622:	f7ff fecb 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8001626:	2012      	movs	r0, #18
 8001628:	f7ff fec8 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 800162c:	2081      	movs	r0, #129	@ 0x81
 800162e:	f7ff fec5 	bl	80013bc <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8001632:	20f7      	movs	r0, #247	@ 0xf7
 8001634:	f7ff fe9e 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8001638:	2020      	movs	r0, #32
 800163a:	f7ff febf 	bl	80013bc <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 800163e:	20c0      	movs	r0, #192	@ 0xc0
 8001640:	f7ff fe98 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8001644:	2023      	movs	r0, #35	@ 0x23
 8001646:	f7ff feb9 	bl	80013bc <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 800164a:	20c1      	movs	r0, #193	@ 0xc1
 800164c:	f7ff fe92 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8001650:	2010      	movs	r0, #16
 8001652:	f7ff feb3 	bl	80013bc <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8001656:	20c5      	movs	r0, #197	@ 0xc5
 8001658:	f7ff fe8c 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 800165c:	203e      	movs	r0, #62	@ 0x3e
 800165e:	f7ff fead 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8001662:	2028      	movs	r0, #40	@ 0x28
 8001664:	f7ff feaa 	bl	80013bc <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8001668:	20c7      	movs	r0, #199	@ 0xc7
 800166a:	f7ff fe83 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 800166e:	2086      	movs	r0, #134	@ 0x86
 8001670:	f7ff fea4 	bl	80013bc <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8001674:	2036      	movs	r0, #54	@ 0x36
 8001676:	f7ff fe7d 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 800167a:	2048      	movs	r0, #72	@ 0x48
 800167c:	f7ff fe9e 	bl	80013bc <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8001680:	203a      	movs	r0, #58	@ 0x3a
 8001682:	f7ff fe77 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8001686:	2055      	movs	r0, #85	@ 0x55
 8001688:	f7ff fe98 	bl	80013bc <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 800168c:	20b1      	movs	r0, #177	@ 0xb1
 800168e:	f7ff fe71 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001692:	2000      	movs	r0, #0
 8001694:	f7ff fe92 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8001698:	2018      	movs	r0, #24
 800169a:	f7ff fe8f 	bl	80013bc <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 800169e:	20b6      	movs	r0, #182	@ 0xb6
 80016a0:	f7ff fe68 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 80016a4:	2008      	movs	r0, #8
 80016a6:	f7ff fe89 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 80016aa:	2082      	movs	r0, #130	@ 0x82
 80016ac:	f7ff fe86 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 80016b0:	2027      	movs	r0, #39	@ 0x27
 80016b2:	f7ff fe83 	bl	80013bc <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 80016b6:	20f2      	movs	r0, #242	@ 0xf2
 80016b8:	f7ff fe5c 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80016bc:	2000      	movs	r0, #0
 80016be:	f7ff fe7d 	bl	80013bc <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 80016c2:	2026      	movs	r0, #38	@ 0x26
 80016c4:	f7ff fe56 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 80016c8:	2001      	movs	r0, #1
 80016ca:	f7ff fe77 	bl	80013bc <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 80016ce:	20e0      	movs	r0, #224	@ 0xe0
 80016d0:	f7ff fe50 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 80016d4:	200f      	movs	r0, #15
 80016d6:	f7ff fe71 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80016da:	2031      	movs	r0, #49	@ 0x31
 80016dc:	f7ff fe6e 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 80016e0:	202b      	movs	r0, #43	@ 0x2b
 80016e2:	f7ff fe6b 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 80016e6:	200c      	movs	r0, #12
 80016e8:	f7ff fe68 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80016ec:	200e      	movs	r0, #14
 80016ee:	f7ff fe65 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 80016f2:	2008      	movs	r0, #8
 80016f4:	f7ff fe62 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 80016f8:	204e      	movs	r0, #78	@ 0x4e
 80016fa:	f7ff fe5f 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 80016fe:	20f1      	movs	r0, #241	@ 0xf1
 8001700:	f7ff fe5c 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8001704:	2037      	movs	r0, #55	@ 0x37
 8001706:	f7ff fe59 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 800170a:	2007      	movs	r0, #7
 800170c:	f7ff fe56 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8001710:	2010      	movs	r0, #16
 8001712:	f7ff fe53 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8001716:	2003      	movs	r0, #3
 8001718:	f7ff fe50 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 800171c:	200e      	movs	r0, #14
 800171e:	f7ff fe4d 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8001722:	2009      	movs	r0, #9
 8001724:	f7ff fe4a 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8001728:	2000      	movs	r0, #0
 800172a:	f7ff fe47 	bl	80013bc <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 800172e:	20e1      	movs	r0, #225	@ 0xe1
 8001730:	f7ff fe20 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001734:	2000      	movs	r0, #0
 8001736:	f7ff fe41 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 800173a:	200e      	movs	r0, #14
 800173c:	f7ff fe3e 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8001740:	2014      	movs	r0, #20
 8001742:	f7ff fe3b 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8001746:	2003      	movs	r0, #3
 8001748:	f7ff fe38 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 800174c:	2011      	movs	r0, #17
 800174e:	f7ff fe35 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8001752:	2007      	movs	r0, #7
 8001754:	f7ff fe32 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8001758:	2031      	movs	r0, #49	@ 0x31
 800175a:	f7ff fe2f 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 800175e:	20c1      	movs	r0, #193	@ 0xc1
 8001760:	f7ff fe2c 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8001764:	2048      	movs	r0, #72	@ 0x48
 8001766:	f7ff fe29 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 800176a:	2008      	movs	r0, #8
 800176c:	f7ff fe26 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8001770:	200f      	movs	r0, #15
 8001772:	f7ff fe23 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8001776:	200c      	movs	r0, #12
 8001778:	f7ff fe20 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 800177c:	2031      	movs	r0, #49	@ 0x31
 800177e:	f7ff fe1d 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8001782:	2036      	movs	r0, #54	@ 0x36
 8001784:	f7ff fe1a 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8001788:	200f      	movs	r0, #15
 800178a:	f7ff fe17 	bl	80013bc <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 800178e:	2011      	movs	r0, #17
 8001790:	f7ff fdf0 	bl	8001374 <ILI9341_Write_Command>
	HAL_Delay(120);
 8001794:	2078      	movs	r0, #120	@ 0x78
 8001796:	f003 fc8f 	bl	80050b8 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 800179a:	2029      	movs	r0, #41	@ 0x29
 800179c:	f7ff fdea 	bl	8001374 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80017a0:	2000      	movs	r0, #0
 80017a2:	f7ff fe97 	bl	80014d4 <ILI9341_Set_Rotation>
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 80017ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017b0:	b08d      	sub	sp, #52	@ 0x34
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	6039      	str	r1, [r7, #0]
 80017b8:	80fb      	strh	r3, [r7, #6]
 80017ba:	466b      	mov	r3, sp
 80017bc:	461e      	mov	r6, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if ((Size * 2) < BURST_MAX_SIZE) {
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017ca:	d202      	bcs.n	80017d2 <ILI9341_Draw_Colour_Burst+0x26>
		Buffer_Size = Size;
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017d0:	e002      	b.n	80017d8 <ILI9341_Draw_Colour_Burst+0x2c>
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 80017d2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017de:	4841      	ldr	r0, [pc, #260]	@ (80018e4 <ILI9341_Draw_Colour_Burst+0x138>)
 80017e0:	f004 fa7c 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80017e4:	2200      	movs	r2, #0
 80017e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017ea:	483f      	ldr	r0, [pc, #252]	@ (80018e8 <ILI9341_Draw_Colour_Burst+0x13c>)
 80017ec:	f004 fa76 	bl	8005cdc <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
 80017f0:	88fb      	ldrh	r3, [r7, #6]
 80017f2:	0a1b      	lsrs	r3, r3, #8
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	;
	unsigned char burst_buffer[Buffer_Size];
 80017fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80017fc:	460b      	mov	r3, r1
 80017fe:	3b01      	subs	r3, #1
 8001800:	61fb      	str	r3, [r7, #28]
 8001802:	2300      	movs	r3, #0
 8001804:	4688      	mov	r8, r1
 8001806:	4699      	mov	r9, r3
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001814:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001818:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800181c:	2300      	movs	r3, #0
 800181e:	460c      	mov	r4, r1
 8001820:	461d      	mov	r5, r3
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	00eb      	lsls	r3, r5, #3
 800182c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001830:	00e2      	lsls	r2, r4, #3
 8001832:	1dcb      	adds	r3, r1, #7
 8001834:	08db      	lsrs	r3, r3, #3
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	ebad 0d03 	sub.w	sp, sp, r3
 800183c:	466b      	mov	r3, sp
 800183e:	3300      	adds	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8001842:	2300      	movs	r3, #0
 8001844:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001846:	e00e      	b.n	8001866 <ILI9341_Draw_Colour_Burst+0xba>
		burst_buffer[j] = chifted;
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184c:	4413      	add	r3, r2
 800184e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001852:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = Colour;
 8001854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001856:	3301      	adds	r3, #1
 8001858:	88fa      	ldrh	r2, [r7, #6]
 800185a:	b2d1      	uxtb	r1, r2
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8001860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001862:	3302      	adds	r3, #2
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800186a:	429a      	cmp	r2, r3
 800186c:	d3ec      	bcc.n	8001848 <ILI9341_Draw_Colour_Burst+0x9c>
	}

	uint32_t Sending_Size = Size * 2;
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001878:	fbb2 f3f3 	udiv	r3, r2, r3
 800187c:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001882:	fbb3 f2f2 	udiv	r2, r3, r2
 8001886:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001888:	fb01 f202 	mul.w	r2, r1, r2
 800188c:	1a9b      	subs	r3, r3, r2
 800188e:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0) {
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d011      	beq.n	80018ba <ILI9341_Draw_Colour_Burst+0x10e>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
 800189a:	e00a      	b.n	80018b2 <ILI9341_Draw_Colour_Burst+0x106>
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 800189c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800189e:	b29a      	uxth	r2, r3
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
 80018a4:	69b9      	ldr	r1, [r7, #24]
 80018a6:	4811      	ldr	r0, [pc, #68]	@ (80018ec <ILI9341_Draw_Colour_Burst+0x140>)
 80018a8:	f005 fe35 	bl	8007516 <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 80018ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ae:	3301      	adds	r3, #1
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d3f0      	bcc.n	800189c <ILI9341_Draw_Colour_Burst+0xf0>
					Buffer_Size, HAL_MAX_DELAY);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	b29a      	uxth	r2, r3
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
 80018c2:	69b9      	ldr	r1, [r7, #24]
 80018c4:	4809      	ldr	r0, [pc, #36]	@ (80018ec <ILI9341_Draw_Colour_Burst+0x140>)
 80018c6:	f005 fe26 	bl	8007516 <HAL_SPI_Transmit>
			Remainder_from_block, HAL_MAX_DELAY);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80018ca:	2201      	movs	r2, #1
 80018cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018d0:	4805      	ldr	r0, [pc, #20]	@ (80018e8 <ILI9341_Draw_Colour_Burst+0x13c>)
 80018d2:	f004 fa03 	bl	8005cdc <HAL_GPIO_WritePin>
 80018d6:	46b5      	mov	sp, r6
}
 80018d8:	bf00      	nop
 80018da:	3734      	adds	r7, #52	@ 0x34
 80018dc:	46bd      	mov	sp, r7
 80018de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018e2:	bf00      	nop
 80018e4:	40020000 	.word	0x40020000
 80018e8:	40020400 	.word	0x40020400
 80018ec:	20000384 	.word	0x20000384

080018f0 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <ILI9341_Fill_Screen+0x44>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	4b0d      	ldr	r3, [pc, #52]	@ (8001938 <ILI9341_Fill_Screen+0x48>)
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	b29b      	uxth	r3, r3
 8001906:	2100      	movs	r1, #0
 8001908:	2000      	movs	r0, #0
 800190a:	f7ff fd7b 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <ILI9341_Fill_Screen+0x44>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	b29b      	uxth	r3, r3
 8001914:	461a      	mov	r2, r3
 8001916:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <ILI9341_Fill_Screen+0x48>)
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	b29b      	uxth	r3, r3
 800191c:	fb02 f303 	mul.w	r3, r2, r3
 8001920:	461a      	mov	r2, r3
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	4611      	mov	r1, r2
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ff40 	bl	80017ac <ILI9341_Draw_Colour_Burst>
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000002 	.word	0x20000002
 8001938:	20000000 	.word	0x20000000

0800193c <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	80fb      	strh	r3, [r7, #6]
 8001946:	460b      	mov	r3, r1
 8001948:	80bb      	strh	r3, [r7, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	807b      	strh	r3, [r7, #2]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 800194e:	4b66      	ldr	r3, [pc, #408]	@ (8001ae8 <ILI9341_Draw_Pixel+0x1ac>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	b29b      	uxth	r3, r3
 8001954:	88fa      	ldrh	r2, [r7, #6]
 8001956:	429a      	cmp	r2, r3
 8001958:	f080 80c1 	bcs.w	8001ade <ILI9341_Draw_Pixel+0x1a2>
 800195c:	4b63      	ldr	r3, [pc, #396]	@ (8001aec <ILI9341_Draw_Pixel+0x1b0>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	b29b      	uxth	r3, r3
 8001962:	88ba      	ldrh	r2, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	f080 80ba 	bcs.w	8001ade <ILI9341_Draw_Pixel+0x1a2>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001970:	485f      	ldr	r0, [pc, #380]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001972:	f004 f9b3 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800197c:	485d      	ldr	r0, [pc, #372]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 800197e:	f004 f9ad 	bl	8005cdc <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8001982:	202a      	movs	r0, #42	@ 0x2a
 8001984:	f7ff fce4 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001988:	2201      	movs	r2, #1
 800198a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800198e:	4858      	ldr	r0, [pc, #352]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001990:	f004 f9a4 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800199a:	4856      	ldr	r0, [pc, #344]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 800199c:	f004 f99e 	bl	8005cdc <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019a6:	4853      	ldr	r0, [pc, #332]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 80019a8:	f004 f998 	bl	8005cdc <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	0a1b      	lsrs	r3, r3, #8
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	753b      	strb	r3, [r7, #20]
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	757b      	strb	r3, [r7, #21]
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	3301      	adds	r3, #1
 80019c0:	121b      	asrs	r3, r3, #8
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	75bb      	strb	r3, [r7, #22]
 80019c6:	88fb      	ldrh	r3, [r7, #6]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	3301      	adds	r3, #1
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, HAL_MAX_DELAY);
 80019d0:	f107 0114 	add.w	r1, r7, #20
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	2204      	movs	r2, #4
 80019da:	4847      	ldr	r0, [pc, #284]	@ (8001af8 <ILI9341_Draw_Pixel+0x1bc>)
 80019dc:	f005 fd9b 	bl	8007516 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80019e0:	2201      	movs	r2, #1
 80019e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019e6:	4843      	ldr	r0, [pc, #268]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 80019e8:	f004 f978 	bl	8005cdc <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019f2:	483f      	ldr	r0, [pc, #252]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 80019f4:	f004 f972 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80019f8:	2200      	movs	r2, #0
 80019fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019fe:	483d      	ldr	r0, [pc, #244]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a00:	f004 f96c 	bl	8005cdc <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 8001a04:	202b      	movs	r0, #43	@ 0x2b
 8001a06:	f7ff fca3 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a10:	4837      	ldr	r0, [pc, #220]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001a12:	f004 f963 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a1c:	4835      	ldr	r0, [pc, #212]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a1e:	f004 f95d 	bl	8005cdc <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001a22:	2200      	movs	r2, #0
 8001a24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a28:	4832      	ldr	r0, [pc, #200]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a2a:	f004 f957 	bl	8005cdc <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8001a2e:	88bb      	ldrh	r3, [r7, #4]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	743b      	strb	r3, [r7, #16]
 8001a38:	88bb      	ldrh	r3, [r7, #4]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	747b      	strb	r3, [r7, #17]
 8001a3e:	88bb      	ldrh	r3, [r7, #4]
 8001a40:	3301      	adds	r3, #1
 8001a42:	121b      	asrs	r3, r3, #8
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	74bb      	strb	r3, [r7, #18]
 8001a48:	88bb      	ldrh	r3, [r7, #4]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	74fb      	strb	r3, [r7, #19]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, HAL_MAX_DELAY);
 8001a52:	f107 0110 	add.w	r1, r7, #16
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	2204      	movs	r2, #4
 8001a5c:	4826      	ldr	r0, [pc, #152]	@ (8001af8 <ILI9341_Draw_Pixel+0x1bc>)
 8001a5e:	f005 fd5a 	bl	8007516 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a62:	2201      	movs	r2, #1
 8001a64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a68:	4822      	ldr	r0, [pc, #136]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a6a:	f004 f937 	bl	8005cdc <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a74:	481e      	ldr	r0, [pc, #120]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001a76:	f004 f931 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a80:	481c      	ldr	r0, [pc, #112]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a82:	f004 f92b 	bl	8005cdc <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8001a86:	202c      	movs	r0, #44	@ 0x2c
 8001a88:	f7ff fc62 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a92:	4817      	ldr	r0, [pc, #92]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001a94:	f004 f922 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a9e:	4815      	ldr	r0, [pc, #84]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001aa0:	f004 f91c 	bl	8005cdc <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aaa:	4812      	ldr	r0, [pc, #72]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001aac:	f004 f916 	bl	8005cdc <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8001ab0:	887b      	ldrh	r3, [r7, #2]
 8001ab2:	0a1b      	lsrs	r3, r3, #8
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	733b      	strb	r3, [r7, #12]
 8001aba:	887b      	ldrh	r3, [r7, #2]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, HAL_MAX_DELAY);
 8001ac0:	f107 010c 	add.w	r1, r7, #12
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac8:	2202      	movs	r2, #2
 8001aca:	480b      	ldr	r0, [pc, #44]	@ (8001af8 <ILI9341_Draw_Pixel+0x1bc>)
 8001acc:	f005 fd23 	bl	8007516 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ad6:	4807      	ldr	r0, [pc, #28]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001ad8:	f004 f900 	bl	8005cdc <HAL_GPIO_WritePin>
 8001adc:	e000      	b.n	8001ae0 <ILI9341_Draw_Pixel+0x1a4>
		return;	//OUT OF BOUNDS!
 8001ade:	bf00      	nop

}
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000002 	.word	0x20000002
 8001aec:	20000000 	.word	0x20000000
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020400 	.word	0x40020400
 8001af8:	20000384 	.word	0x20000384

08001afc <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 8001afc:	b590      	push	{r4, r7, lr}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4604      	mov	r4, r0
 8001b04:	4608      	mov	r0, r1
 8001b06:	4611      	mov	r1, r2
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4623      	mov	r3, r4
 8001b0c:	80fb      	strh	r3, [r7, #6]
 8001b0e:	4603      	mov	r3, r0
 8001b10:	80bb      	strh	r3, [r7, #4]
 8001b12:	460b      	mov	r3, r1
 8001b14:	807b      	strh	r3, [r7, #2]
 8001b16:	4613      	mov	r3, r2
 8001b18:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8001b1a:	4b24      	ldr	r3, [pc, #144]	@ (8001bac <ILI9341_Draw_Rectangle+0xb0>)
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	88fa      	ldrh	r2, [r7, #6]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d23d      	bcs.n	8001ba2 <ILI9341_Draw_Rectangle+0xa6>
 8001b26:	4b22      	ldr	r3, [pc, #136]	@ (8001bb0 <ILI9341_Draw_Rectangle+0xb4>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	88ba      	ldrh	r2, [r7, #4]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d237      	bcs.n	8001ba2 <ILI9341_Draw_Rectangle+0xa6>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8001b32:	88fa      	ldrh	r2, [r7, #6]
 8001b34:	887b      	ldrh	r3, [r7, #2]
 8001b36:	4413      	add	r3, r2
 8001b38:	4a1c      	ldr	r2, [pc, #112]	@ (8001bac <ILI9341_Draw_Rectangle+0xb0>)
 8001b3a:	8812      	ldrh	r2, [r2, #0]
 8001b3c:	b292      	uxth	r2, r2
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	dd05      	ble.n	8001b4e <ILI9341_Draw_Rectangle+0x52>
		Width = LCD_WIDTH - X;
 8001b42:	4b1a      	ldr	r3, [pc, #104]	@ (8001bac <ILI9341_Draw_Rectangle+0xb0>)
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	88fb      	ldrh	r3, [r7, #6]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	807b      	strh	r3, [r7, #2]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8001b4e:	88ba      	ldrh	r2, [r7, #4]
 8001b50:	883b      	ldrh	r3, [r7, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a16      	ldr	r2, [pc, #88]	@ (8001bb0 <ILI9341_Draw_Rectangle+0xb4>)
 8001b56:	8812      	ldrh	r2, [r2, #0]
 8001b58:	b292      	uxth	r2, r2
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	dd05      	ble.n	8001b6a <ILI9341_Draw_Rectangle+0x6e>
		Height = LCD_HEIGHT - Y;
 8001b5e:	4b14      	ldr	r3, [pc, #80]	@ (8001bb0 <ILI9341_Draw_Rectangle+0xb4>)
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	88bb      	ldrh	r3, [r7, #4]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	803b      	strh	r3, [r7, #0]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8001b6a:	88fa      	ldrh	r2, [r7, #6]
 8001b6c:	887b      	ldrh	r3, [r7, #2]
 8001b6e:	4413      	add	r3, r2
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	3b01      	subs	r3, #1
 8001b74:	b29c      	uxth	r4, r3
 8001b76:	88ba      	ldrh	r2, [r7, #4]
 8001b78:	883b      	ldrh	r3, [r7, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	88b9      	ldrh	r1, [r7, #4]
 8001b84:	88f8      	ldrh	r0, [r7, #6]
 8001b86:	4622      	mov	r2, r4
 8001b88:	f7ff fc3c 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8001b8c:	883b      	ldrh	r3, [r7, #0]
 8001b8e:	887a      	ldrh	r2, [r7, #2]
 8001b90:	fb02 f303 	mul.w	r3, r2, r3
 8001b94:	461a      	mov	r2, r3
 8001b96:	8b3b      	ldrh	r3, [r7, #24]
 8001b98:	4611      	mov	r1, r2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fe06 	bl	80017ac <ILI9341_Draw_Colour_Burst>
 8001ba0:	e000      	b.n	8001ba4 <ILI9341_Draw_Rectangle+0xa8>
		return;
 8001ba2:	bf00      	nop
}
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd90      	pop	{r4, r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000002 	.word	0x20000002
 8001bb0:	20000000 	.word	0x20000000

08001bb4 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Colour) {
 8001bb4:	b590      	push	{r4, r7, lr}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4604      	mov	r4, r0
 8001bbc:	4608      	mov	r0, r1
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4623      	mov	r3, r4
 8001bc4:	80fb      	strh	r3, [r7, #6]
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	80bb      	strh	r3, [r7, #4]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	807b      	strh	r3, [r7, #2]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8001bd2:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	88fa      	ldrh	r2, [r7, #6]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d225      	bcs.n	8001c2a <ILI9341_Draw_Horizontal_Line+0x76>
 8001bde:	4b16      	ldr	r3, [pc, #88]	@ (8001c38 <ILI9341_Draw_Horizontal_Line+0x84>)
 8001be0:	881b      	ldrh	r3, [r3, #0]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	88ba      	ldrh	r2, [r7, #4]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d21f      	bcs.n	8001c2a <ILI9341_Draw_Horizontal_Line+0x76>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8001bea:	88fa      	ldrh	r2, [r7, #6]
 8001bec:	887b      	ldrh	r3, [r7, #2]
 8001bee:	4413      	add	r3, r2
 8001bf0:	4a10      	ldr	r2, [pc, #64]	@ (8001c34 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001bf2:	8812      	ldrh	r2, [r2, #0]
 8001bf4:	b292      	uxth	r2, r2
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	dd05      	ble.n	8001c06 <ILI9341_Draw_Horizontal_Line+0x52>
		Width = LCD_WIDTH - X;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y);
 8001c06:	88fa      	ldrh	r2, [r7, #6]
 8001c08:	887b      	ldrh	r3, [r7, #2]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	88bb      	ldrh	r3, [r7, #4]
 8001c14:	88b9      	ldrh	r1, [r7, #4]
 8001c16:	88f8      	ldrh	r0, [r7, #6]
 8001c18:	f7ff fbf4 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Width);
 8001c1c:	887a      	ldrh	r2, [r7, #2]
 8001c1e:	883b      	ldrh	r3, [r7, #0]
 8001c20:	4611      	mov	r1, r2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fdc2 	bl	80017ac <ILI9341_Draw_Colour_Burst>
 8001c28:	e000      	b.n	8001c2c <ILI9341_Draw_Horizontal_Line+0x78>
		return;
 8001c2a:	bf00      	nop
}
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd90      	pop	{r4, r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000002 	.word	0x20000002
 8001c38:	20000000 	.word	0x20000000

08001c3c <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height,
		uint16_t Colour) {
 8001c3c:	b590      	push	{r4, r7, lr}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4604      	mov	r4, r0
 8001c44:	4608      	mov	r0, r1
 8001c46:	4611      	mov	r1, r2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4623      	mov	r3, r4
 8001c4c:	80fb      	strh	r3, [r7, #6]
 8001c4e:	4603      	mov	r3, r0
 8001c50:	80bb      	strh	r3, [r7, #4]
 8001c52:	460b      	mov	r3, r1
 8001c54:	807b      	strh	r3, [r7, #2]
 8001c56:	4613      	mov	r3, r2
 8001c58:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <ILI9341_Draw_Vertical_Line+0x80>)
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	88fa      	ldrh	r2, [r7, #6]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d225      	bcs.n	8001cb2 <ILI9341_Draw_Vertical_Line+0x76>
 8001c66:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <ILI9341_Draw_Vertical_Line+0x84>)
 8001c68:	881b      	ldrh	r3, [r3, #0]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	88ba      	ldrh	r2, [r7, #4]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d21f      	bcs.n	8001cb2 <ILI9341_Draw_Vertical_Line+0x76>
		return;
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8001c72:	88ba      	ldrh	r2, [r7, #4]
 8001c74:	887b      	ldrh	r3, [r7, #2]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a11      	ldr	r2, [pc, #68]	@ (8001cc0 <ILI9341_Draw_Vertical_Line+0x84>)
 8001c7a:	8812      	ldrh	r2, [r2, #0]
 8001c7c:	b292      	uxth	r2, r2
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	dd05      	ble.n	8001c8e <ILI9341_Draw_Vertical_Line+0x52>
		Height = LCD_HEIGHT - Y;
 8001c82:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <ILI9341_Draw_Vertical_Line+0x84>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	88bb      	ldrh	r3, [r7, #4]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X, Y + Height - 1);
 8001c8e:	88ba      	ldrh	r2, [r7, #4]
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	4413      	add	r3, r2
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3b01      	subs	r3, #1
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	88fa      	ldrh	r2, [r7, #6]
 8001c9c:	88b9      	ldrh	r1, [r7, #4]
 8001c9e:	88f8      	ldrh	r0, [r7, #6]
 8001ca0:	f7ff fbb0 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height);
 8001ca4:	887a      	ldrh	r2, [r7, #2]
 8001ca6:	883b      	ldrh	r3, [r7, #0]
 8001ca8:	4611      	mov	r1, r2
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff fd7e 	bl	80017ac <ILI9341_Draw_Colour_Burst>
 8001cb0:	e000      	b.n	8001cb4 <ILI9341_Draw_Vertical_Line+0x78>
		return;
 8001cb2:	bf00      	nop
}
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd90      	pop	{r4, r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000002 	.word	0x20000002
 8001cc0:	20000000 	.word	0x20000000

08001cc4 <biquad_reset>:
#ifndef M_PI
#define M_PI 3.14159265358979323846
#endif

void biquad_reset(Biquad *q)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    if (!q) return;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d010      	beq.n	8001cf4 <biquad_reset+0x30>
    q->x1 = q->x2 = 0.0f;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	699a      	ldr	r2, [r3, #24]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	615a      	str	r2, [r3, #20]
    q->y1 = q->y2 = 0.0f;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	621a      	str	r2, [r3, #32]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1a      	ldr	r2, [r3, #32]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	61da      	str	r2, [r3, #28]
 8001cf2:	e000      	b.n	8001cf6 <biquad_reset+0x32>
    if (!q) return;
 8001cf4:	bf00      	nop
}
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <biquad_set_lpf>:

void biquad_set_lpf(Biquad *q, float Fs, float Fc, float Q)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b090      	sub	sp, #64	@ 0x40
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d0c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001d10:	ed87 1a00 	vstr	s2, [r7]
    if (!q) return;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 80c5 	beq.w	8001ea6 <biquad_set_lpf+0x1a6>

    // safety clamp
    if (Fs <= 0.0f) Fs = 48000.0f;
 8001d1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d28:	d801      	bhi.n	8001d2e <biquad_set_lpf+0x2e>
 8001d2a:	4b61      	ldr	r3, [pc, #388]	@ (8001eb0 <biquad_set_lpf+0x1b0>)
 8001d2c:	60bb      	str	r3, [r7, #8]
    if (Fc < 1.0f) Fc = 1.0f;
 8001d2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3e:	d502      	bpl.n	8001d46 <biquad_set_lpf+0x46>
 8001d40:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d44:	607b      	str	r3, [r7, #4]
    float nyq = Fs * 0.5f;
 8001d46:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d4a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d52:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    if (Fc > nyq * 0.45f) Fc = nyq * 0.45f;
 8001d56:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d5a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001eb4 <biquad_set_lpf+0x1b4>
 8001d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d62:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6e:	dd07      	ble.n	8001d80 <biquad_set_lpf+0x80>
 8001d70:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d74:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001eb4 <biquad_set_lpf+0x1b4>
 8001d78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7c:	edc7 7a01 	vstr	s15, [r7, #4]
    if (Q < 0.1f) Q = 0.1f;
 8001d80:	edd7 7a00 	vldr	s15, [r7]
 8001d84:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001eb8 <biquad_set_lpf+0x1b8>
 8001d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	d501      	bpl.n	8001d96 <biquad_set_lpf+0x96>
 8001d92:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <biquad_set_lpf+0x1bc>)
 8001d94:	603b      	str	r3, [r7, #0]

    float w0   = 2.0f * (float)M_PI * Fc / Fs;
 8001d96:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d9a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001ec0 <biquad_set_lpf+0x1c0>
 8001d9e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001da2:	ed97 7a02 	vldr	s14, [r7, #8]
 8001da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001daa:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float cos0 = cosf(w0);
 8001dae:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001db2:	f00c fbf1 	bl	800e598 <cosf>
 8001db6:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sin0 = sinf(w0);
 8001dba:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001dbe:	f00c fc2f 	bl	800e620 <sinf>
 8001dc2:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float alpha = sin0 / (2.0f * Q);
 8001dc6:	edd7 7a00 	vldr	s15, [r7]
 8001dca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001dce:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001dd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dd6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // RBJ low-pass (unnormalized)
    float b0 = (1.0f - cos0) * 0.5f;
 8001dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001dde:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001de2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001de6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dee:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float b1 =  1.0f - cos0;
 8001df2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001df6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dfe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float b2 = (1.0f - cos0) * 0.5f;
 8001e02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e06:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e0e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e16:	edc7 7a08 	vstr	s15, [r7, #32]
    float a0 =  1.0f + alpha;
 8001e1a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e26:	edc7 7a07 	vstr	s15, [r7, #28]
    float a1 = -2.0f * cos0;
 8001e2a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e2e:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001e32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e36:	edc7 7a06 	vstr	s15, [r7, #24]
    float a2 =  1.0f - alpha;
 8001e3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e3e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e46:	edc7 7a05 	vstr	s15, [r7, #20]

    // normalize so that a0 == 1
    q->b0 = b0 / a0;
 8001e4a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001e4e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	edc3 7a00 	vstr	s15, [r3]
    q->b1 = b1 / a0;
 8001e5c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001e60:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	edc3 7a01 	vstr	s15, [r3, #4]
    q->b2 = b2 / a0;
 8001e6e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001e72:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	edc3 7a02 	vstr	s15, [r3, #8]
    q->a1 = a1 / a0;
 8001e80:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e84:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edc3 7a03 	vstr	s15, [r3, #12]
    q->a2 = a2 / a0;
 8001e92:	edd7 6a05 	vldr	s13, [r7, #20]
 8001e96:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	edc3 7a04 	vstr	s15, [r3, #16]
 8001ea4:	e000      	b.n	8001ea8 <biquad_set_lpf+0x1a8>
    if (!q) return;
 8001ea6:	bf00      	nop
}
 8001ea8:	3740      	adds	r7, #64	@ 0x40
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	473b8000 	.word	0x473b8000
 8001eb4:	3ee66666 	.word	0x3ee66666
 8001eb8:	3dcccccd 	.word	0x3dcccccd
 8001ebc:	3dcccccd 	.word	0x3dcccccd
 8001ec0:	40c90fdb 	.word	0x40c90fdb

08001ec4 <biquad_process>:

float biquad_process(Biquad *q, float x)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	ed87 0a00 	vstr	s0, [r7]
    // Direct Form I
	// y = b0*x + b1*x1 + b2*x2 - a1*y1 - a2*y2;

    float y = q->b0 * x
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	ed93 7a00 	vldr	s14, [r3]
 8001ed6:	edd7 7a00 	vldr	s15, [r7]
 8001eda:	ee27 7a27 	vmul.f32	s14, s14, s15
            + q->b1 * q->x1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	edd3 7a05 	vldr	s15, [r3, #20]
 8001eea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eee:	ee37 7a27 	vadd.f32	s14, s14, s15
            + q->b2 * q->x2
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	edd3 7a06 	vldr	s15, [r3, #24]
 8001efe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f02:	ee37 7a27 	vadd.f32	s14, s14, s15
            - q->a1 * q->y1
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f16:	ee37 7a67 	vsub.f32	s14, s14, s15
            - q->a2 * q->y2;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	edd3 6a04 	vldr	s13, [r3, #16]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	edd3 7a08 	vldr	s15, [r3, #32]
 8001f26:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float y = q->b0 * x
 8001f2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2e:	edc7 7a03 	vstr	s15, [r7, #12]

    q->x2 = q->x1;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	695a      	ldr	r2, [r3, #20]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	619a      	str	r2, [r3, #24]
    q->x1 = x;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	615a      	str	r2, [r3, #20]
    q->y2 = q->y1;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	69da      	ldr	r2, [r3, #28]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	621a      	str	r2, [r3, #32]
    q->y1 = y;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	61da      	str	r2, [r3, #28]

    return y;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	ee07 3a90 	vmov	s15, r3
}
 8001f54:	eeb0 0a67 	vmov.f32	s0, s15
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <ev_name>:
typedef struct {
	InputEventType type;
	uint8_t key;       // 0~15
} InputEvent;

static const char* ev_name(InputEventType t) {
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
	return (t == EV_KEY_DOWN) ? "DOWN" : "UP";
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <ev_name+0x14>
 8001f74:	4b04      	ldr	r3, [pc, #16]	@ (8001f88 <ev_name+0x24>)
 8001f76:	e000      	b.n	8001f7a <ev_name+0x16>
 8001f78:	4b04      	ldr	r3, [pc, #16]	@ (8001f8c <ev_name+0x28>)
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	0800f0e0 	.word	0x0800f0e0
 8001f8c:	0800f0e8 	.word	0x0800f0e8

08001f90 <matrix_scan_raw>:

static uint16_t matrix_scan_raw(void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
	uint16_t mask = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	83fb      	strh	r3, [r7, #30]


	/*   HIGH */
	for (int c = 0; c < 4; c++) {
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61bb      	str	r3, [r7, #24]
 8001f9e:	e00e      	b.n	8001fbe <matrix_scan_raw+0x2e>
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8001fa0:	4a34      	ldr	r2, [pc, #208]	@ (8002074 <matrix_scan_raw+0xe4>)
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fa8:	4a33      	ldr	r2, [pc, #204]	@ (8002078 <matrix_scan_raw+0xe8>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f003 fe92 	bl	8005cdc <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	61bb      	str	r3, [r7, #24]
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	dded      	ble.n	8001fa0 <matrix_scan_raw+0x10>
	}

	for (int c = 0; c < 4; c++) {
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	e04b      	b.n	8002062 <matrix_scan_raw+0xd2>
		/*   LOW */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 8001fca:	4a2a      	ldr	r2, [pc, #168]	@ (8002074 <matrix_scan_raw+0xe4>)
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fd2:	4a29      	ldr	r2, [pc, #164]	@ (8002078 <matrix_scan_raw+0xe8>)
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f003 fe7d 	bl	8005cdc <HAL_GPIO_WritePin>

		/*   settle (RTOS   NOP ) */
		for (volatile int i = 0; i < 200; i++) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	607b      	str	r3, [r7, #4]
 8001fe6:	e003      	b.n	8001ff0 <matrix_scan_raw+0x60>
			__NOP();
 8001fe8:	bf00      	nop
		for (volatile int i = 0; i < 200; i++) {
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	3301      	adds	r3, #1
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2bc7      	cmp	r3, #199	@ 0xc7
 8001ff4:	ddf8      	ble.n	8001fe8 <matrix_scan_raw+0x58>
		}

		/*  :  LOW (Row input pull-up ) */
		for (int r = 0; r < 4; r++) {
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	e020      	b.n	800203e <matrix_scan_raw+0xae>
			GPIO_PinState s = HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]);
 8001ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800207c <matrix_scan_raw+0xec>)
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002004:	491e      	ldr	r1, [pc, #120]	@ (8002080 <matrix_scan_raw+0xf0>)
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800200c:	4619      	mov	r1, r3
 800200e:	4610      	mov	r0, r2
 8002010:	f003 fe4c 	bl	8005cac <HAL_GPIO_ReadPin>
 8002014:	4603      	mov	r3, r0
 8002016:	73fb      	strb	r3, [r7, #15]
			if (s == GPIO_PIN_RESET) {
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10c      	bne.n	8002038 <matrix_scan_raw+0xa8>
				int idx = r * 4 + c;
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	4413      	add	r3, r2
 8002026:	60bb      	str	r3, [r7, #8]
				mask |= (uint16_t) (1u << idx);
 8002028:	2201      	movs	r2, #1
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	b29a      	uxth	r2, r3
 8002032:	8bfb      	ldrh	r3, [r7, #30]
 8002034:	4313      	orrs	r3, r2
 8002036:	83fb      	strh	r3, [r7, #30]
		for (int r = 0; r < 4; r++) {
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	3301      	adds	r3, #1
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	2b03      	cmp	r3, #3
 8002042:	dddb      	ble.n	8001ffc <matrix_scan_raw+0x6c>
			}
		}

		/*   HIGH */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8002044:	4a0b      	ldr	r2, [pc, #44]	@ (8002074 <matrix_scan_raw+0xe4>)
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800204c:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <matrix_scan_raw+0xe8>)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002054:	2201      	movs	r2, #1
 8002056:	4619      	mov	r1, r3
 8002058:	f003 fe40 	bl	8005cdc <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	3301      	adds	r3, #1
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	2b03      	cmp	r3, #3
 8002066:	ddb0      	ble.n	8001fca <matrix_scan_raw+0x3a>
	}

	return mask;
 8002068:	8bfb      	ldrh	r3, [r7, #30]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3720      	adds	r7, #32
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	0800f454 	.word	0x0800f454
 8002078:	0800f464 	.word	0x0800f464
 800207c:	0800f46c 	.word	0x0800f46c
 8002080:	0800f47c 	.word	0x0800f47c

08002084 <debounce_update>:
static uint8_t integ[16] = { 0 };
static uint16_t stable_mask = 0;   //    

/* raw -> stable , " (0->1)" events_mask  */
static void debounce_update(uint16_t raw, uint16_t *down_edges,
		uint16_t *up_edges) {
 8002084:	b480      	push	{r7}
 8002086:	b089      	sub	sp, #36	@ 0x24
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	81fb      	strh	r3, [r7, #14]
	uint16_t down = 0, up = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	83fb      	strh	r3, [r7, #30]
 8002096:	2300      	movs	r3, #0
 8002098:	83bb      	strh	r3, [r7, #28]

	for (int i = 0; i < 16; i++) {
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
 800209e:	e074      	b.n	800218a <debounce_update+0x106>
		uint8_t raw_pressed = (raw >> i) & 1u;
 80020a0:	89fa      	ldrh	r2, [r7, #14]
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	fa42 f303 	asr.w	r3, r2, r3
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	75fb      	strb	r3, [r7, #23]
		uint8_t st_pressed = (stable_mask >> i) & 1u;
 80020b0:	4b3d      	ldr	r3, [pc, #244]	@ (80021a8 <debounce_update+0x124>)
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	fa42 f303 	asr.w	r3, r2, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	75bb      	strb	r3, [r7, #22]

		if (raw_pressed) {
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d011      	beq.n	80020ee <debounce_update+0x6a>
			if (integ[i] < DEB_MAX)
 80020ca:	4a38      	ldr	r2, [pc, #224]	@ (80021ac <debounce_update+0x128>)
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	4413      	add	r3, r2
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d81c      	bhi.n	8002110 <debounce_update+0x8c>
				integ[i]++;
 80020d6:	4a35      	ldr	r2, [pc, #212]	@ (80021ac <debounce_update+0x128>)
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	4413      	add	r3, r2
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	3301      	adds	r3, #1
 80020e0:	b2d9      	uxtb	r1, r3
 80020e2:	4a32      	ldr	r2, [pc, #200]	@ (80021ac <debounce_update+0x128>)
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	4413      	add	r3, r2
 80020e8:	460a      	mov	r2, r1
 80020ea:	701a      	strb	r2, [r3, #0]
 80020ec:	e010      	b.n	8002110 <debounce_update+0x8c>
		} else {
			if (integ[i] > 0)
 80020ee:	4a2f      	ldr	r2, [pc, #188]	@ (80021ac <debounce_update+0x128>)
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	4413      	add	r3, r2
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00a      	beq.n	8002110 <debounce_update+0x8c>
				integ[i]--;
 80020fa:	4a2c      	ldr	r2, [pc, #176]	@ (80021ac <debounce_update+0x128>)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	4413      	add	r3, r2
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	3b01      	subs	r3, #1
 8002104:	b2d9      	uxtb	r1, r3
 8002106:	4a29      	ldr	r2, [pc, #164]	@ (80021ac <debounce_update+0x128>)
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	4413      	add	r3, r2
 800210c:	460a      	mov	r2, r1
 800210e:	701a      	strb	r2, [r3, #0]
		}

		if (!st_pressed && integ[i] == DEB_MAX) {
 8002110:	7dbb      	ldrb	r3, [r7, #22]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d118      	bne.n	8002148 <debounce_update+0xc4>
 8002116:	4a25      	ldr	r2, [pc, #148]	@ (80021ac <debounce_update+0x128>)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	4413      	add	r3, r2
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b03      	cmp	r3, #3
 8002120:	d112      	bne.n	8002148 <debounce_update+0xc4>
			stable_mask |= (uint16_t) (1u << i);
 8002122:	2201      	movs	r2, #1
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	b29a      	uxth	r2, r3
 800212c:	4b1e      	ldr	r3, [pc, #120]	@ (80021a8 <debounce_update+0x124>)
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	4313      	orrs	r3, r2
 8002132:	b29a      	uxth	r2, r3
 8002134:	4b1c      	ldr	r3, [pc, #112]	@ (80021a8 <debounce_update+0x124>)
 8002136:	801a      	strh	r2, [r3, #0]
			down |= (uint16_t) (1u << i);  // pressed edge
 8002138:	2201      	movs	r2, #1
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	b29a      	uxth	r2, r3
 8002142:	8bfb      	ldrh	r3, [r7, #30]
 8002144:	4313      	orrs	r3, r2
 8002146:	83fb      	strh	r3, [r7, #30]
		}
		if (st_pressed && integ[i] == 0) {
 8002148:	7dbb      	ldrb	r3, [r7, #22]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d01a      	beq.n	8002184 <debounce_update+0x100>
 800214e:	4a17      	ldr	r2, [pc, #92]	@ (80021ac <debounce_update+0x128>)
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	4413      	add	r3, r2
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d114      	bne.n	8002184 <debounce_update+0x100>
			stable_mask &= (uint16_t) ~(1u << i); // release (  release    )
 800215a:	2201      	movs	r2, #1
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	b29b      	uxth	r3, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	b29a      	uxth	r2, r3
 8002168:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <debounce_update+0x124>)
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	4013      	ands	r3, r2
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b0d      	ldr	r3, [pc, #52]	@ (80021a8 <debounce_update+0x124>)
 8002172:	801a      	strh	r2, [r3, #0]
			up |= (uint16_t) (1u << i);
 8002174:	2201      	movs	r2, #1
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	b29a      	uxth	r2, r3
 800217e:	8bbb      	ldrh	r3, [r7, #28]
 8002180:	4313      	orrs	r3, r2
 8002182:	83bb      	strh	r3, [r7, #28]
	for (int i = 0; i < 16; i++) {
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	3301      	adds	r3, #1
 8002188:	61bb      	str	r3, [r7, #24]
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	2b0f      	cmp	r3, #15
 800218e:	dd87      	ble.n	80020a0 <debounce_update+0x1c>
		}
	}

	*down_edges = down;
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	8bfa      	ldrh	r2, [r7, #30]
 8002194:	801a      	strh	r2, [r3, #0]
	*up_edges = up;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	8bba      	ldrh	r2, [r7, #28]
 800219a:	801a      	strh	r2, [r3, #0]
}
 800219c:	bf00      	nop
 800219e:	3724      	adds	r7, #36	@ 0x24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	200002d8 	.word	0x200002d8
 80021ac:	200002c8 	.word	0x200002c8

080021b0 <print_event>:

/* ====== tasks ====== */

static void print_event(const InputEvent *e) {
 80021b0:	b590      	push	{r4, r7, lr}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	//    1~16  key+1

	//static uint8_t count_arr[7];

	if (printfMutex)
 80021b8:	4b3f      	ldr	r3, [pc, #252]	@ (80022b8 <print_event+0x108>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d006      	beq.n	80021ce <print_event+0x1e>
		xSemaphoreTake(printfMutex, portMAX_DELAY);
 80021c0:	4b3d      	ldr	r3, [pc, #244]	@ (80022b8 <print_event+0x108>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f04f 31ff 	mov.w	r1, #4294967295
 80021c8:	4618      	mov	r0, r3
 80021ca:	f006 ff4f 	bl	800906c <xQueueSemaphoreTake>

	KEY = e->key;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	785a      	ldrb	r2, [r3, #1]
 80021d2:	4b3a      	ldr	r3, [pc, #232]	@ (80022bc <print_event+0x10c>)
 80021d4:	701a      	strb	r2, [r3, #0]
	if (e->type == EV_KEY_DOWN &&e->key == 7) {
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d107      	bne.n	80021ee <print_event+0x3e>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	785b      	ldrb	r3, [r3, #1]
 80021e2:	2b07      	cmp	r3, #7
 80021e4:	d103      	bne.n	80021ee <print_event+0x3e>
		UI_OnChangeOctave(1);
 80021e6:	2001      	movs	r0, #1
 80021e8:	f002 fe0a 	bl	8004e00 <UI_OnChangeOctave>
 80021ec:	e023      	b.n	8002236 <print_event+0x86>
	} else if (e->key == 8) {
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	785b      	ldrb	r3, [r3, #1]
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d103      	bne.n	80021fe <print_event+0x4e>
		current_lut = sine_lut;
 80021f6:	4b32      	ldr	r3, [pc, #200]	@ (80022c0 <print_event+0x110>)
 80021f8:	4a32      	ldr	r2, [pc, #200]	@ (80022c4 <print_event+0x114>)
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	e01b      	b.n	8002236 <print_event+0x86>
	} else if (e->key == 9) {
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	785b      	ldrb	r3, [r3, #1]
 8002202:	2b09      	cmp	r3, #9
 8002204:	d103      	bne.n	800220e <print_event+0x5e>
		current_lut = square_lut;
 8002206:	4b2e      	ldr	r3, [pc, #184]	@ (80022c0 <print_event+0x110>)
 8002208:	4a2f      	ldr	r2, [pc, #188]	@ (80022c8 <print_event+0x118>)
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	e013      	b.n	8002236 <print_event+0x86>
	} else if (e->key == 10) {
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	785b      	ldrb	r3, [r3, #1]
 8002212:	2b0a      	cmp	r3, #10
 8002214:	d103      	bne.n	800221e <print_event+0x6e>
		current_lut = saw_lut;
 8002216:	4b2a      	ldr	r3, [pc, #168]	@ (80022c0 <print_event+0x110>)
 8002218:	4a2c      	ldr	r2, [pc, #176]	@ (80022cc <print_event+0x11c>)
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	e00b      	b.n	8002236 <print_event+0x86>
	}else if (e->type == EV_KEY_DOWN &&e->key == 11) {
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d107      	bne.n	8002236 <print_event+0x86>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	785b      	ldrb	r3, [r3, #1]
 800222a:	2b0b      	cmp	r3, #11
 800222c:	d103      	bne.n	8002236 <print_event+0x86>
		UI_OnChangeOctave(-1);
 800222e:	f04f 30ff 	mov.w	r0, #4294967295
 8002232:	f002 fde5 	bl	8004e00 <UI_OnChangeOctave>
	}

	if (e->type == EV_KEY_DOWN && e->key < 7) {
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d114      	bne.n	8002268 <print_event+0xb8>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	785b      	ldrb	r3, [r3, #1]
 8002242:	2b06      	cmp	r3, #6
 8002244:	d810      	bhi.n	8002268 <print_event+0xb8>
		target_freq = freq_list[e->key];
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	785b      	ldrb	r3, [r3, #1]
 800224a:	4a21      	ldr	r2, [pc, #132]	@ (80022d0 <print_event+0x120>)
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	4413      	add	r3, r2
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	f7fe fcde 	bl	8000c18 <__aeabi_d2f>
 800225c:	4603      	mov	r3, r0
 800225e:	4a1d      	ldr	r2, [pc, #116]	@ (80022d4 <print_event+0x124>)
 8002260:	6013      	str	r3, [r2, #0]
		NoteOn();
 8002262:	f000 fd09 	bl	8002c78 <NoteOn>
 8002266:	e009      	b.n	800227c <print_event+0xcc>
	} else if (e->type == EV_KEY_UP && e->key < 7) {
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d105      	bne.n	800227c <print_event+0xcc>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	785b      	ldrb	r3, [r3, #1]
 8002274:	2b06      	cmp	r3, #6
 8002276:	d801      	bhi.n	800227c <print_event+0xcc>
		NoteOff();
 8002278:	f000 fed2 	bl	8003020 <NoteOff>
	}
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	785b      	ldrb	r3, [r3, #1]
 8002280:	3301      	adds	r3, #1
 8002282:	461c      	mov	r4, r3
			ev_name(e->type));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	781b      	ldrb	r3, [r3, #0]
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fe6b 	bl	8001f64 <ev_name>
 800228e:	4603      	mov	r3, r0
 8002290:	461a      	mov	r2, r3
 8002292:	4621      	mov	r1, r4
 8002294:	4810      	ldr	r0, [pc, #64]	@ (80022d8 <print_event+0x128>)
 8002296:	f009 ffbf 	bl	800c218 <iprintf>
	if (printfMutex)
 800229a:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <print_event+0x108>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d006      	beq.n	80022b0 <print_event+0x100>
		xSemaphoreGive(printfMutex);
 80022a2:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <print_event+0x108>)
 80022a4:	6818      	ldr	r0, [r3, #0]
 80022a6:	2300      	movs	r3, #0
 80022a8:	2200      	movs	r2, #0
 80022aa:	2100      	movs	r1, #0
 80022ac:	f006 fc5c 	bl	8008b68 <xQueueGenericSend>
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd90      	pop	{r4, r7, pc}
 80022b8:	200002c0 	.word	0x200002c0
 80022bc:	200002c4 	.word	0x200002c4
 80022c0:	20000040 	.word	0x20000040
 80022c4:	20002720 	.word	0x20002720
 80022c8:	20003720 	.word	0x20003720
 80022cc:	20002f20 	.word	0x20002f20
 80022d0:	20000008 	.word	0x20000008
 80022d4:	20000044 	.word	0x20000044
 80022d8:	0800f0ec 	.word	0x0800f0ec

080022dc <KeyScanTask>:

static void KeyScanTask(void *arg) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	@ 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	(void) arg;
	const TickType_t period = pdMS_TO_TICKS(5);
 80022e4:	2305      	movs	r3, #5
 80022e6:	627b      	str	r3, [r7, #36]	@ 0x24

	for (;;) {
		uint16_t raw = matrix_scan_raw();
 80022e8:	f7ff fe52 	bl	8001f90 <matrix_scan_raw>
 80022ec:	4603      	mov	r3, r0
 80022ee:	847b      	strh	r3, [r7, #34]	@ 0x22

		uint16_t downs = 0, ups = 0;
 80022f0:	2300      	movs	r3, #0
 80022f2:	82fb      	strh	r3, [r7, #22]
 80022f4:	2300      	movs	r3, #0
 80022f6:	82bb      	strh	r3, [r7, #20]
		debounce_update(raw, &downs, &ups);
 80022f8:	f107 0214 	add.w	r2, r7, #20
 80022fc:	f107 0116 	add.w	r1, r7, #22
 8002300:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff febe 	bl	8002084 <debounce_update>

		// DOWN  
		while (downs) {
 8002308:	e016      	b.n	8002338 <KeyScanTask+0x5c>
			int idx = __builtin_ctz(downs);
 800230a:	8afb      	ldrh	r3, [r7, #22]
 800230c:	fa93 f3a3 	rbit	r3, r3
 8002310:	fab3 f383 	clz	r3, r3
 8002314:	61bb      	str	r3, [r7, #24]
			downs &= (uint16_t) (downs - 1);
 8002316:	8afb      	ldrh	r3, [r7, #22]
 8002318:	3b01      	subs	r3, #1
 800231a:	b29a      	uxth	r2, r3
 800231c:	8afb      	ldrh	r3, [r7, #22]
 800231e:	4013      	ands	r3, r2
 8002320:	b29b      	uxth	r3, r3
 8002322:	82fb      	strh	r3, [r7, #22]

			InputEvent e = { .type = EV_KEY_DOWN, .key = (uint8_t) idx };
 8002324:	2300      	movs	r3, #0
 8002326:	743b      	strb	r3, [r7, #16]
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	b2db      	uxtb	r3, r3
 800232c:	747b      	strb	r3, [r7, #17]
			print_event(&e);
 800232e:	f107 0310 	add.w	r3, r7, #16
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff ff3c 	bl	80021b0 <print_event>
		while (downs) {
 8002338:	8afb      	ldrh	r3, [r7, #22]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1e5      	bne.n	800230a <KeyScanTask+0x2e>
		}

		// UP  
		while (ups) {
 800233e:	e016      	b.n	800236e <KeyScanTask+0x92>
			int idx = __builtin_ctz(ups);
 8002340:	8abb      	ldrh	r3, [r7, #20]
 8002342:	fa93 f3a3 	rbit	r3, r3
 8002346:	fab3 f383 	clz	r3, r3
 800234a:	61fb      	str	r3, [r7, #28]
			ups &= (uint16_t) (ups - 1);
 800234c:	8abb      	ldrh	r3, [r7, #20]
 800234e:	3b01      	subs	r3, #1
 8002350:	b29a      	uxth	r2, r3
 8002352:	8abb      	ldrh	r3, [r7, #20]
 8002354:	4013      	ands	r3, r2
 8002356:	b29b      	uxth	r3, r3
 8002358:	82bb      	strh	r3, [r7, #20]

			InputEvent e = { .type = EV_KEY_UP, .key = (uint8_t) idx };
 800235a:	2301      	movs	r3, #1
 800235c:	733b      	strb	r3, [r7, #12]
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	737b      	strb	r3, [r7, #13]
			print_event(&e);
 8002364:	f107 030c 	add.w	r3, r7, #12
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff21 	bl	80021b0 <print_event>
		while (ups) {
 800236e:	8abb      	ldrh	r3, [r7, #20]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1e5      	bne.n	8002340 <KeyScanTask+0x64>
		}

		vTaskDelay(period);
 8002374:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002376:	f007 facd 	bl	8009914 <vTaskDelay>
	for (;;) {
 800237a:	e7b5      	b.n	80022e8 <KeyScanTask+0xc>

0800237c <KeypadTasks_Init>:
	}
}

/* ====== init: StartDefaultTask    ====== */
void KeypadTasks_Init(void) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af02      	add	r7, sp, #8
	if (printfMutex == NULL) {
 8002382:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <KeypadTasks_Init+0x88>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d105      	bne.n	8002396 <KeypadTasks_Init+0x1a>
		printfMutex = xSemaphoreCreateMutex();
 800238a:	2001      	movs	r0, #1
 800238c:	f006 fbd3 	bl	8008b36 <xQueueCreateMutex>
 8002390:	4603      	mov	r3, r0
 8002392:	4a1c      	ldr	r2, [pc, #112]	@ (8002404 <KeypadTasks_Init+0x88>)
 8002394:	6013      	str	r3, [r2, #0]
	}
	static uint8_t started = 0;
	if (started)
 8002396:	4b1c      	ldr	r3, [pc, #112]	@ (8002408 <KeypadTasks_Init+0x8c>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d12e      	bne.n	80023fc <KeypadTasks_Init+0x80>
		return;
	started = 1;
 800239e:	4b1a      	ldr	r3, [pc, #104]	@ (8002408 <KeypadTasks_Init+0x8c>)
 80023a0:	2201      	movs	r2, #1
 80023a2:	701a      	strb	r2, [r3, #0]

	stable_mask = 0;
 80023a4:	4b19      	ldr	r3, [pc, #100]	@ (800240c <KeypadTasks_Init+0x90>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80023aa:	2300      	movs	r3, #0
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	e007      	b.n	80023c0 <KeypadTasks_Init+0x44>
		integ[i] = 0;
 80023b0:	4a17      	ldr	r2, [pc, #92]	@ (8002410 <KeypadTasks_Init+0x94>)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4413      	add	r3, r2
 80023b6:	2200      	movs	r2, #0
 80023b8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	3301      	adds	r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2b0f      	cmp	r3, #15
 80023c4:	ddf4      	ble.n	80023b0 <KeypadTasks_Init+0x34>

	BaseType_t ok = xTaskCreate(KeyScanTask, "KeyScan", 256,
 80023c6:	2300      	movs	r3, #0
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	2302      	movs	r3, #2
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	2300      	movs	r3, #0
 80023d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023d4:	490f      	ldr	r1, [pc, #60]	@ (8002414 <KeypadTasks_Init+0x98>)
 80023d6:	4810      	ldr	r0, [pc, #64]	@ (8002418 <KeypadTasks_Init+0x9c>)
 80023d8:	f007 f93e 	bl	8009658 <xTaskCreate>
 80023dc:	60b8      	str	r0, [r7, #8]
	NULL,
	tskIDLE_PRIORITY + 2,
	NULL);
	configASSERT(ok == pdPASS);
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d00c      	beq.n	80023fe <KeypadTasks_Init+0x82>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80023e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023e8:	f383 8811 	msr	BASEPRI, r3
 80023ec:	f3bf 8f6f 	isb	sy
 80023f0:	f3bf 8f4f 	dsb	sy
 80023f4:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80023f6:	bf00      	nop
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <KeypadTasks_Init+0x7c>
		return;
 80023fc:	bf00      	nop
}
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	200002c0 	.word	0x200002c0
 8002408:	200002da 	.word	0x200002da
 800240c:	200002d8 	.word	0x200002d8
 8002410:	200002c8 	.word	0x200002c8
 8002414:	0800f104 	.word	0x0800f104
 8002418:	080022dd 	.word	0x080022dd

0800241c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002424:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002428:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b00      	cmp	r3, #0
 8002432:	d013      	beq.n	800245c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002434:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002438:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800243c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00b      	beq.n	800245c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002444:	e000      	b.n	8002448 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002446:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002448:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f9      	beq.n	8002446 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002452:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800245c:	687b      	ldr	r3, [r7, #4]
}
 800245e:	4618      	mov	r0, r3
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr

0800246a <_write>:
static void MX_TIM4_Init(void);
static void MX_TIM5_Init(void);
void StartDefaultTask(void *argument);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 800246a:	b580      	push	{r7, lr}
 800246c:	b086      	sub	sp, #24
 800246e:	af00      	add	r7, sp, #0
 8002470:	60f8      	str	r0, [r7, #12]
 8002472:	60b9      	str	r1, [r7, #8]
 8002474:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	e009      	b.n	8002490 <_write+0x26>
		ITM_SendChar(*ptr++);
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	60ba      	str	r2, [r7, #8]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff ffc9 	bl	800241c <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	3301      	adds	r3, #1
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	429a      	cmp	r2, r3
 8002496:	dbf1      	blt.n	800247c <_write+0x12>
	}
	return len;
 8002498:	687b      	ldr	r3, [r7, #4]
}
 800249a:	4618      	mov	r0, r3
 800249c:	3718      	adds	r7, #24
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024a8:	f002 fdc4 	bl	8005034 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024ac:	f000 f836 	bl	800251c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024b0:	f000 f9e6 	bl	8002880 <MX_GPIO_Init>
  MX_DMA_Init();
 80024b4:	f000 f9a6 	bl	8002804 <MX_DMA_Init>
  MX_I2S1_Init();
 80024b8:	f000 f898 	bl	80025ec <MX_I2S1_Init>
  MX_SPI2_Init();
 80024bc:	f000 f8c4 	bl	8002648 <MX_SPI2_Init>
  MX_TIM4_Init();
 80024c0:	f000 f8f8 	bl	80026b4 <MX_TIM4_Init>
  MX_TIM5_Init();
 80024c4:	f000 f94a 	bl	800275c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80024c8:	213c      	movs	r1, #60	@ 0x3c
 80024ca:	480f      	ldr	r0, [pc, #60]	@ (8002508 <main+0x64>)
 80024cc:	f005 fcf8 	bl	8007ec0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80024d0:	213c      	movs	r1, #60	@ 0x3c
 80024d2:	480e      	ldr	r0, [pc, #56]	@ (800250c <main+0x68>)
 80024d4:	f005 fcf4 	bl	8007ec0 <HAL_TIM_Encoder_Start>

  display_init();
 80024d8:	f001 fe3e 	bl	8004158 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80024dc:	f006 f808 	bl	80084f0 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80024e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002510 <main+0x6c>)
 80024e2:	2100      	movs	r1, #0
 80024e4:	480b      	ldr	r0, [pc, #44]	@ (8002514 <main+0x70>)
 80024e6:	f006 f84d 	bl	8008584 <osThreadNew>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002518 <main+0x74>)
 80024ee:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	UI_Init();
 80024f0:	f001 fe4a 	bl	8004188 <UI_Init>
	InitTasks();
 80024f4:	f001 fa90 	bl	8003a18 <InitTasks>
	KeypadTasks_Init();
 80024f8:	f7ff ff40 	bl	800237c <KeypadTasks_Init>
	RotaryTasks_Init();
 80024fc:	f000 fb94 	bl	8002c28 <RotaryTasks_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002500:	f006 f81a 	bl	8008538 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <main+0x60>
 8002508:	2000049c 	.word	0x2000049c
 800250c:	200004e4 	.word	0x200004e4
 8002510:	0800f484 	.word	0x0800f484
 8002514:	08002a35 	.word	0x08002a35
 8002518:	2000052c 	.word	0x2000052c

0800251c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b094      	sub	sp, #80	@ 0x50
 8002520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002522:	f107 0320 	add.w	r3, r7, #32
 8002526:	2230      	movs	r2, #48	@ 0x30
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f009 feff 	bl	800c32e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002530:	f107 030c 	add.w	r3, r7, #12
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002540:	2300      	movs	r3, #0
 8002542:	60bb      	str	r3, [r7, #8]
 8002544:	4b27      	ldr	r3, [pc, #156]	@ (80025e4 <SystemClock_Config+0xc8>)
 8002546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002548:	4a26      	ldr	r2, [pc, #152]	@ (80025e4 <SystemClock_Config+0xc8>)
 800254a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800254e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002550:	4b24      	ldr	r3, [pc, #144]	@ (80025e4 <SystemClock_Config+0xc8>)
 8002552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800255c:	2300      	movs	r3, #0
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	4b21      	ldr	r3, [pc, #132]	@ (80025e8 <SystemClock_Config+0xcc>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a20      	ldr	r2, [pc, #128]	@ (80025e8 <SystemClock_Config+0xcc>)
 8002566:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800256a:	6013      	str	r3, [r2, #0]
 800256c:	4b1e      	ldr	r3, [pc, #120]	@ (80025e8 <SystemClock_Config+0xcc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002574:	607b      	str	r3, [r7, #4]
 8002576:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002578:	2302      	movs	r3, #2
 800257a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800257c:	2301      	movs	r3, #1
 800257e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002580:	2310      	movs	r3, #16
 8002582:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002584:	2302      	movs	r3, #2
 8002586:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002588:	2300      	movs	r3, #0
 800258a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800258c:	2308      	movs	r3, #8
 800258e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002590:	2364      	movs	r3, #100	@ 0x64
 8002592:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002594:	2302      	movs	r3, #2
 8002596:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002598:	2304      	movs	r3, #4
 800259a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800259c:	f107 0320 	add.w	r3, r7, #32
 80025a0:	4618      	mov	r0, r3
 80025a2:	f004 f967 	bl	8006874 <HAL_RCC_OscConfig>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80025ac:	f000 fa5c 	bl	8002a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025b0:	230f      	movs	r3, #15
 80025b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025b4:	2302      	movs	r3, #2
 80025b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80025bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80025c6:	f107 030c 	add.w	r3, r7, #12
 80025ca:	2103      	movs	r1, #3
 80025cc:	4618      	mov	r0, r3
 80025ce:	f004 fbc9 	bl	8006d64 <HAL_RCC_ClockConfig>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80025d8:	f000 fa46 	bl	8002a68 <Error_Handler>
  }
}
 80025dc:	bf00      	nop
 80025de:	3750      	adds	r7, #80	@ 0x50
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40007000 	.word	0x40007000

080025ec <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 80025f0:	4b13      	ldr	r3, [pc, #76]	@ (8002640 <MX_I2S1_Init+0x54>)
 80025f2:	4a14      	ldr	r2, [pc, #80]	@ (8002644 <MX_I2S1_Init+0x58>)
 80025f4:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 80025f6:	4b12      	ldr	r3, [pc, #72]	@ (8002640 <MX_I2S1_Init+0x54>)
 80025f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025fc:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 80025fe:	4b10      	ldr	r3, [pc, #64]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002600:	2200      	movs	r2, #0
 8002602:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002604:	4b0e      	ldr	r3, [pc, #56]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002606:	2200      	movs	r2, #0
 8002608:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800260a:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <MX_I2S1_Init+0x54>)
 800260c:	2200      	movs	r2, #0
 800260e:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8002610:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002612:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002616:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8002618:	4b09      	ldr	r3, [pc, #36]	@ (8002640 <MX_I2S1_Init+0x54>)
 800261a:	2200      	movs	r2, #0
 800261c:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 800261e:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002620:	2200      	movs	r2, #0
 8002622:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002624:	4b06      	ldr	r3, [pc, #24]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002626:	2200      	movs	r2, #0
 8002628:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800262a:	4805      	ldr	r0, [pc, #20]	@ (8002640 <MX_I2S1_Init+0x54>)
 800262c:	f003 fb88 	bl	8005d40 <HAL_I2S_Init>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_I2S1_Init+0x4e>
  {
    Error_Handler();
 8002636:	f000 fa17 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	200002dc 	.word	0x200002dc
 8002644:	40013000 	.word	0x40013000

08002648 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800264c:	4b17      	ldr	r3, [pc, #92]	@ (80026ac <MX_SPI2_Init+0x64>)
 800264e:	4a18      	ldr	r2, [pc, #96]	@ (80026b0 <MX_SPI2_Init+0x68>)
 8002650:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002652:	4b16      	ldr	r3, [pc, #88]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002654:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002658:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800265a:	4b14      	ldr	r3, [pc, #80]	@ (80026ac <MX_SPI2_Init+0x64>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002660:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002662:	2200      	movs	r2, #0
 8002664:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002666:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800266c:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <MX_SPI2_Init+0x64>)
 800266e:	2200      	movs	r2, #0
 8002670:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002678:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800267a:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <MX_SPI2_Init+0x64>)
 800267c:	2200      	movs	r2, #0
 800267e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002680:	4b0a      	ldr	r3, [pc, #40]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002686:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002688:	2200      	movs	r2, #0
 800268a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800268c:	4b07      	ldr	r3, [pc, #28]	@ (80026ac <MX_SPI2_Init+0x64>)
 800268e:	2200      	movs	r2, #0
 8002690:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002692:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002694:	220a      	movs	r2, #10
 8002696:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002698:	4804      	ldr	r0, [pc, #16]	@ (80026ac <MX_SPI2_Init+0x64>)
 800269a:	f004 feb3 	bl	8007404 <HAL_SPI_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80026a4:	f000 f9e0 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000384 	.word	0x20000384
 80026b0:	40003800 	.word	0x40003800

080026b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	@ 0x30
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026ba:	f107 030c 	add.w	r3, r7, #12
 80026be:	2224      	movs	r2, #36	@ 0x24
 80026c0:	2100      	movs	r1, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	f009 fe33 	bl	800c32e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026d0:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026d2:	4a21      	ldr	r2, [pc, #132]	@ (8002758 <MX_TIM4_Init+0xa4>)
 80026d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80026d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026de:	2200      	movs	r2, #0
 80026e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80026e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f0:	4b18      	ldr	r3, [pc, #96]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80026f6:	2301      	movs	r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026fe:	2301      	movs	r3, #1
 8002700:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002702:	2300      	movs	r3, #0
 8002704:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002706:	230a      	movs	r3, #10
 8002708:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800270a:	2300      	movs	r3, #0
 800270c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800270e:	2301      	movs	r3, #1
 8002710:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002712:	2300      	movs	r3, #0
 8002714:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	4619      	mov	r1, r3
 8002720:	480c      	ldr	r0, [pc, #48]	@ (8002754 <MX_TIM4_Init+0xa0>)
 8002722:	f005 fb27 	bl	8007d74 <HAL_TIM_Encoder_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800272c:	f000 f99c 	bl	8002a68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002730:	2300      	movs	r3, #0
 8002732:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002734:	2300      	movs	r3, #0
 8002736:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002738:	1d3b      	adds	r3, r7, #4
 800273a:	4619      	mov	r1, r3
 800273c:	4805      	ldr	r0, [pc, #20]	@ (8002754 <MX_TIM4_Init+0xa0>)
 800273e:	f005 fe11 	bl	8008364 <HAL_TIMEx_MasterConfigSynchronization>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002748:	f000 f98e 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800274c:	bf00      	nop
 800274e:	3730      	adds	r7, #48	@ 0x30
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	2000049c 	.word	0x2000049c
 8002758:	40000800 	.word	0x40000800

0800275c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b08c      	sub	sp, #48	@ 0x30
 8002760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002762:	f107 030c 	add.w	r3, r7, #12
 8002766:	2224      	movs	r2, #36	@ 0x24
 8002768:	2100      	movs	r1, #0
 800276a:	4618      	mov	r0, r3
 800276c:	f009 fddf 	bl	800c32e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002770:	1d3b      	adds	r3, r7, #4
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002778:	4b20      	ldr	r3, [pc, #128]	@ (80027fc <MX_TIM5_Init+0xa0>)
 800277a:	4a21      	ldr	r2, [pc, #132]	@ (8002800 <MX_TIM5_Init+0xa4>)
 800277c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800277e:	4b1f      	ldr	r3, [pc, #124]	@ (80027fc <MX_TIM5_Init+0xa0>)
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002784:	4b1d      	ldr	r3, [pc, #116]	@ (80027fc <MX_TIM5_Init+0xa0>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800278a:	4b1c      	ldr	r3, [pc, #112]	@ (80027fc <MX_TIM5_Init+0xa0>)
 800278c:	f04f 32ff 	mov.w	r2, #4294967295
 8002790:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002792:	4b1a      	ldr	r3, [pc, #104]	@ (80027fc <MX_TIM5_Init+0xa0>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002798:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <MX_TIM5_Init+0xa0>)
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800279e:	2301      	movs	r3, #1
 80027a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80027a6:	2301      	movs	r3, #1
 80027a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80027ae:	230a      	movs	r3, #10
 80027b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027b2:	2300      	movs	r3, #0
 80027b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80027b6:	2301      	movs	r3, #1
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027ba:	2300      	movs	r3, #0
 80027bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80027c2:	f107 030c 	add.w	r3, r7, #12
 80027c6:	4619      	mov	r1, r3
 80027c8:	480c      	ldr	r0, [pc, #48]	@ (80027fc <MX_TIM5_Init+0xa0>)
 80027ca:	f005 fad3 	bl	8007d74 <HAL_TIM_Encoder_Init>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80027d4:	f000 f948 	bl	8002a68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d8:	2300      	movs	r3, #0
 80027da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80027e0:	1d3b      	adds	r3, r7, #4
 80027e2:	4619      	mov	r1, r3
 80027e4:	4805      	ldr	r0, [pc, #20]	@ (80027fc <MX_TIM5_Init+0xa0>)
 80027e6:	f005 fdbd 	bl	8008364 <HAL_TIMEx_MasterConfigSynchronization>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80027f0:	f000 f93a 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80027f4:	bf00      	nop
 80027f6:	3730      	adds	r7, #48	@ 0x30
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	200004e4 	.word	0x200004e4
 8002800:	40000c00 	.word	0x40000c00

08002804 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	4b1b      	ldr	r3, [pc, #108]	@ (800287c <MX_DMA_Init+0x78>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	4a1a      	ldr	r2, [pc, #104]	@ (800287c <MX_DMA_Init+0x78>)
 8002814:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002818:	6313      	str	r3, [r2, #48]	@ 0x30
 800281a:	4b18      	ldr	r3, [pc, #96]	@ (800287c <MX_DMA_Init+0x78>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	4b14      	ldr	r3, [pc, #80]	@ (800287c <MX_DMA_Init+0x78>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	4a13      	ldr	r2, [pc, #76]	@ (800287c <MX_DMA_Init+0x78>)
 8002830:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002834:	6313      	str	r3, [r2, #48]	@ 0x30
 8002836:	4b11      	ldr	r3, [pc, #68]	@ (800287c <MX_DMA_Init+0x78>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002842:	2200      	movs	r2, #0
 8002844:	2105      	movs	r1, #5
 8002846:	200e      	movs	r0, #14
 8002848:	f002 fd12 	bl	8005270 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800284c:	200e      	movs	r0, #14
 800284e:	f002 fd2b 	bl	80052a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002852:	2200      	movs	r2, #0
 8002854:	2105      	movs	r1, #5
 8002856:	200f      	movs	r0, #15
 8002858:	f002 fd0a 	bl	8005270 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800285c:	200f      	movs	r0, #15
 800285e:	f002 fd23 	bl	80052a8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002862:	2200      	movs	r2, #0
 8002864:	2105      	movs	r1, #5
 8002866:	203a      	movs	r0, #58	@ 0x3a
 8002868:	f002 fd02 	bl	8005270 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800286c:	203a      	movs	r0, #58	@ 0x3a
 800286e:	f002 fd1b 	bl	80052a8 <HAL_NVIC_EnableIRQ>

}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800

08002880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	@ 0x28
 8002884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002886:	f107 0314 	add.w	r3, r7, #20
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	605a      	str	r2, [r3, #4]
 8002890:	609a      	str	r2, [r3, #8]
 8002892:	60da      	str	r2, [r3, #12]
 8002894:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	4b63      	ldr	r3, [pc, #396]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	4a62      	ldr	r2, [pc, #392]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028a0:	f043 0304 	orr.w	r3, r3, #4
 80028a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a6:	4b60      	ldr	r3, [pc, #384]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	613b      	str	r3, [r7, #16]
 80028b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c2:	4b59      	ldr	r3, [pc, #356]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	4b55      	ldr	r3, [pc, #340]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	4a54      	ldr	r2, [pc, #336]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028de:	4b52      	ldr	r3, [pc, #328]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	607b      	str	r3, [r7, #4]
 80028ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	4a4d      	ldr	r2, [pc, #308]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028f4:	f043 0302 	orr.w	r3, r3, #2
 80028f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028fa:	4b4b      	ldr	r3, [pc, #300]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	607b      	str	r3, [r7, #4]
 8002904:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_SET);
 8002906:	2201      	movs	r2, #1
 8002908:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800290c:	4847      	ldr	r0, [pc, #284]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 800290e:	f003 f9e5 	bl	8005cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, C4_Pin|C3_Pin|C2_Pin, GPIO_PIN_SET);
 8002912:	2201      	movs	r2, #1
 8002914:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002918:	4845      	ldr	r0, [pc, #276]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 800291a:	f003 f9df 	bl	8005cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_RS_GPIO_Port, DC_RS_Pin, GPIO_PIN_RESET);
 800291e:	2200      	movs	r2, #0
 8002920:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002924:	4842      	ldr	r0, [pc, #264]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 8002926:	f003 f9d9 	bl	8005cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_Pin|CS_Pin, GPIO_PIN_RESET);
 800292a:	2200      	movs	r2, #0
 800292c:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8002930:	483e      	ldr	r0, [pc, #248]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 8002932:	f003 f9d3 	bl	8005cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Rotary2_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary2_KEY_Pin;
 8002936:	2304      	movs	r3, #4
 8002938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800293a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800293e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary2_KEY_GPIO_Port, &GPIO_InitStruct);
 8002944:	f107 0314 	add.w	r3, r7, #20
 8002948:	4619      	mov	r1, r3
 800294a:	4839      	ldr	r0, [pc, #228]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 800294c:	f003 f82a 	bl	80059a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_Pin R3_Pin R1_Pin R2_Pin */
  GPIO_InitStruct.Pin = R4_Pin|R3_Pin|R1_Pin|R2_Pin;
 8002950:	f241 0313 	movw	r3, #4115	@ 0x1013
 8002954:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002956:	2300      	movs	r3, #0
 8002958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800295a:	2301      	movs	r3, #1
 800295c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800295e:	f107 0314 	add.w	r3, r7, #20
 8002962:	4619      	mov	r1, r3
 8002964:	4831      	ldr	r0, [pc, #196]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 8002966:	f003 f81d 	bl	80059a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : C1_Pin */
  GPIO_InitStruct.Pin = C1_Pin;
 800296a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800296e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002970:	2311      	movs	r3, #17
 8002972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002978:	2300      	movs	r3, #0
 800297a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(C1_GPIO_Port, &GPIO_InitStruct);
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	4619      	mov	r1, r3
 8002982:	482a      	ldr	r0, [pc, #168]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 8002984:	f003 f80e 	bl	80059a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C3_Pin C2_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin|C2_Pin;
 8002988:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800298c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800298e:	2311      	movs	r3, #17
 8002990:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002996:	2300      	movs	r3, #0
 8002998:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	4823      	ldr	r0, [pc, #140]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 80029a2:	f002 ffff 	bl	80059a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DC_RS_Pin */
  GPIO_InitStruct.Pin = DC_RS_Pin;
 80029a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ac:	2301      	movs	r3, #1
 80029ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b4:	2300      	movs	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DC_RS_GPIO_Port, &GPIO_InitStruct);
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	4619      	mov	r1, r3
 80029be:	481c      	ldr	r0, [pc, #112]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 80029c0:	f002 fff0 	bl	80059a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin CS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|CS_Pin;
 80029c4:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80029c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ca:	2301      	movs	r3, #1
 80029cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d2:	2300      	movs	r3, #0
 80029d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	4619      	mov	r1, r3
 80029dc:	4813      	ldr	r0, [pc, #76]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 80029de:	f002 ffe1 	bl	80059a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary1_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary1_KEY_Pin;
 80029e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary1_KEY_GPIO_Port, &GPIO_InitStruct);
 80029f2:	f107 0314 	add.w	r3, r7, #20
 80029f6:	4619      	mov	r1, r3
 80029f8:	480c      	ldr	r0, [pc, #48]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 80029fa:	f002 ffd3 	bl	80059a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80029fe:	2200      	movs	r2, #0
 8002a00:	2105      	movs	r1, #5
 8002a02:	2008      	movs	r0, #8
 8002a04:	f002 fc34 	bl	8005270 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002a08:	2008      	movs	r0, #8
 8002a0a:	f002 fc4d 	bl	80052a8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2105      	movs	r1, #5
 8002a12:	2017      	movs	r0, #23
 8002a14:	f002 fc2c 	bl	8005270 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a18:	2017      	movs	r0, #23
 8002a1a:	f002 fc45 	bl	80052a8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a1e:	bf00      	nop
 8002a20:	3728      	adds	r7, #40	@ 0x28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020400 	.word	0x40020400
 8002a30:	40020000 	.word	0x40020000

08002a34 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
//		printf("uart ok!\n");
		Test();
 8002a3c:	f001 f804 	bl	8003a48 <Test>
 8002a40:	e7fc      	b.n	8002a3c <StartDefaultTask+0x8>
	...

08002a44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a04      	ldr	r2, [pc, #16]	@ (8002a64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d101      	bne.n	8002a5a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002a56:	f002 fb0f 	bl	8005078 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40010000 	.word	0x40010000

08002a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a6c:	b672      	cpsid	i
}
 8002a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002a70:	bf00      	nop
 8002a72:	e7fd      	b.n	8002a70 <Error_Handler+0x8>

08002a74 <volfilter>:
    if (x < lo) return lo;
    if (x > hi) return hi;
    return x;
}

static inline int volfilter(int pos){
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	if(pos > 100){
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b64      	cmp	r3, #100	@ 0x64
 8002a80:	dd01      	ble.n	8002a86 <volfilter+0x12>
		return 100;
 8002a82:	2364      	movs	r3, #100	@ 0x64
 8002a84:	e005      	b.n	8002a92 <volfilter+0x1e>
	}else if(pos < 0){
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	da01      	bge.n	8002a90 <volfilter+0x1c>
		return 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e000      	b.n	8002a92 <volfilter+0x1e>
	}

	return pos;
 8002a90:	687b      	ldr	r3, [r7, #4]
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <Apply_Rotary1_Change>:

// --- [Logic Layer]    ---
//  1   
static void Apply_Rotary1_Change(int8_t dir) {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
    // 1.    ()
    g_enc_pos[0] += dir;
 8002aaa:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <Apply_Rotary1_Change+0x2c>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	4a05      	ldr	r2, [pc, #20]	@ (8002acc <Apply_Rotary1_Change+0x2c>)
 8002ab6:	6013      	str	r3, [r2, #0]

    UI_OnEncoderDelta((int)dir);
 8002ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f002 f8c3 	bl	8004c48 <UI_OnEncoderDelta>
//    float q = g_lpf_Q + (float)dir * Q_STEP;
//    g_lpf_Q = clampf(q, Q_MIN, Q_MAX);
//    g_lpf_dirty = 1; //    
//
//    printf("[R1] Q-Factor: %.2f (Pos: %ld)\r\n", g_lpf_Q, g_enc_pos[0]);
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000530 	.word	0x20000530

08002ad0 <Apply_Rotary2_Change>:

//  2   
static void Apply_Rotary2_Change(int8_t dir) {
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	71fb      	strb	r3, [r7, #7]
    // 1.   
	g_enc_pos[1] = volfilter(g_enc_pos[1] + dir);
 8002ada:	4b0d      	ldr	r3, [pc, #52]	@ (8002b10 <Apply_Rotary2_Change+0x40>)
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ffc5 	bl	8002a74 <volfilter>
 8002aea:	4603      	mov	r3, r0
 8002aec:	4a08      	ldr	r2, [pc, #32]	@ (8002b10 <Apply_Rotary2_Change+0x40>)
 8002aee:	6053      	str	r3, [r2, #4]
	UI_OnChangeVolume((int)dir);
 8002af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f002 f95d 	bl	8004db4 <UI_OnChangeVolume>
    // 2.   (Cutoff Frequency )
//    float fc = g_lpf_FC + (float)dir * FC_STEP;
//    g_lpf_FC = clampf(fc, FC_MIN, FC_MAX);
//    g_lpf_dirty = 1;
//
    printf("[R2] Pos: %ld \r\n", g_enc_pos[1]);
 8002afa:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <Apply_Rotary2_Change+0x40>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	4619      	mov	r1, r3
 8002b00:	4804      	ldr	r0, [pc, #16]	@ (8002b14 <Apply_Rotary2_Change+0x44>)
 8002b02:	f009 fb89 	bl	800c218 <iprintf>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000530 	.word	0x20000530
 8002b14:	0800f118 	.word	0x0800f118

08002b18 <InputTask>:

// --- [Driver Layer]    ---
void InputTask(void *arg) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08a      	sub	sp, #40	@ 0x28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
    // []    
    // TIM4 16, TIM5 32 uint32_t   
    uint32_t last_cnt1 = __HAL_TIM_GET_COUNTER(&htim4);
 8002b20:	4b3e      	ldr	r3, [pc, #248]	@ (8002c1c <InputTask+0x104>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t last_cnt2 = __HAL_TIM_GET_COUNTER(&htim5);
 8002b28:	4b3d      	ldr	r3, [pc, #244]	@ (8002c20 <InputTask+0x108>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	623b      	str	r3, [r7, #32]

    //    ( )
    int16_t acc1 = 0;
 8002b30:	2300      	movs	r3, #0
 8002b32:	83fb      	strh	r3, [r7, #30]
    int16_t acc2 = 0;
 8002b34:	2300      	movs	r3, #0
 8002b36:	83bb      	strh	r3, [r7, #28]

    g_enc_pos[1] = 50;
 8002b38:	4b3a      	ldr	r3, [pc, #232]	@ (8002c24 <InputTask+0x10c>)
 8002b3a:	2232      	movs	r2, #50	@ 0x32
 8002b3c:	605a      	str	r2, [r3, #4]

    for (;;) {
        // 1.    
        uint32_t curr_cnt1 = __HAL_TIM_GET_COUNTER(&htim4);
 8002b3e:	4b37      	ldr	r3, [pc, #220]	@ (8002c1c <InputTask+0x104>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b44:	61bb      	str	r3, [r7, #24]
        uint32_t curr_cnt2 = __HAL_TIM_GET_COUNTER(&htim5);
 8002b46:	4b36      	ldr	r3, [pc, #216]	@ (8002c20 <InputTask+0x108>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	617b      	str	r3, [r7, #20]

        // 2.   (: int16_t    )
        // TIM4(16bit) 0 -> 65535  int16_t  -1 
        int16_t diff1 = (int16_t)(curr_cnt1 - last_cnt1);
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	827b      	strh	r3, [r7, #18]
        int16_t diff2 = (int16_t)(curr_cnt2 - last_cnt2);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	823b      	strh	r3, [r7, #16]

        // 3.   (  )
        last_cnt1 = curr_cnt1;
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	627b      	str	r3, [r7, #36]	@ 0x24
        last_cnt2 = curr_cnt2;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	623b      	str	r3, [r7, #32]

        // --- Rotary 1  ---
        if (diff1 != 0) {
 8002b72:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d023      	beq.n	8002bc2 <InputTask+0xaa>
            acc1 -= diff1;
 8002b7a:	8bfa      	ldrh	r2, [r7, #30]
 8002b7c:	8a7b      	ldrh	r3, [r7, #18]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	83fb      	strh	r3, [r7, #30]
            //  (: 2)   1  
            if (abs(acc1) >= ENC_STEPS_PER_NOTCH) {
 8002b84:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	bfb8      	it	lt
 8002b8c:	425b      	neglt	r3, r3
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d916      	bls.n	8002bc2 <InputTask+0xaa>
                int8_t dir = (acc1 > 0) ? 1 : -1;
 8002b94:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	dd01      	ble.n	8002ba0 <InputTask+0x88>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e001      	b.n	8002ba4 <InputTask+0x8c>
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba4:	73fb      	strb	r3, [r7, #15]

                // [Logic ]      
                Apply_Rotary1_Change(dir);
 8002ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff ff78 	bl	8002aa0 <Apply_Rotary1_Change>

                //       (  )
                acc1 -= (dir * ENC_STEPS_PER_NOTCH);
 8002bb0:	8bfa      	ldrh	r2, [r7, #30]
 8002bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	83fb      	strh	r3, [r7, #30]
                //  acc1 = 0;     
            }
        }

        // --- Rotary 2  ---
        if (diff2 != 0) {
 8002bc2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d023      	beq.n	8002c12 <InputTask+0xfa>
            acc2 -= diff2;
 8002bca:	8bba      	ldrh	r2, [r7, #28]
 8002bcc:	8a3b      	ldrh	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	83bb      	strh	r3, [r7, #28]
            if (abs(acc2) >= ENC_STEPS_PER_NOTCH) {
 8002bd4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	bfb8      	it	lt
 8002bdc:	425b      	neglt	r3, r3
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d916      	bls.n	8002c12 <InputTask+0xfa>
                int8_t dir = (acc2 > 0) ? 1 : -1;
 8002be4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	dd01      	ble.n	8002bf0 <InputTask+0xd8>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e001      	b.n	8002bf4 <InputTask+0xdc>
 8002bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf4:	73bb      	strb	r3, [r7, #14]

                // [Logic ]
                Apply_Rotary2_Change(dir);
 8002bf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff ff68 	bl	8002ad0 <Apply_Rotary2_Change>

                acc2 -= (dir * ENC_STEPS_PER_NOTCH);
 8002c00:	8bba      	ldrh	r2, [r7, #28]
 8002c02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	83bb      	strh	r3, [r7, #28]
            }
        }

        // 10ms  (  CPU ,    )
        vTaskDelay(pdMS_TO_TICKS(10));
 8002c12:	200a      	movs	r0, #10
 8002c14:	f006 fe7e 	bl	8009914 <vTaskDelay>
    for (;;) {
 8002c18:	e791      	b.n	8002b3e <InputTask+0x26>
 8002c1a:	bf00      	nop
 8002c1c:	2000049c 	.word	0x2000049c
 8002c20:	200004e4 	.word	0x200004e4
 8002c24:	20000530 	.word	0x20000530

08002c28 <RotaryTasks_Init>:
    }
}

void RotaryTasks_Init(void) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af02      	add	r7, sp, #8
	BaseType_t ok = xTaskCreate(InputTask, "InputTask", 512, NULL,
 8002c2e:	2300      	movs	r3, #0
 8002c30:	9301      	str	r3, [sp, #4]
 8002c32:	2302      	movs	r3, #2
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	2300      	movs	r3, #0
 8002c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c3c:	490b      	ldr	r1, [pc, #44]	@ (8002c6c <RotaryTasks_Init+0x44>)
 8002c3e:	480c      	ldr	r0, [pc, #48]	@ (8002c70 <RotaryTasks_Init+0x48>)
 8002c40:	f006 fd0a 	bl	8009658 <xTaskCreate>
 8002c44:	6078      	str	r0, [r7, #4]
			tskIDLE_PRIORITY + 2, NULL);
	configASSERT(ok == pdPASS);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d00b      	beq.n	8002c64 <RotaryTasks_Init+0x3c>
	__asm volatile
 8002c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c50:	f383 8811 	msr	BASEPRI, r3
 8002c54:	f3bf 8f6f 	isb	sy
 8002c58:	f3bf 8f4f 	dsb	sy
 8002c5c:	603b      	str	r3, [r7, #0]
}
 8002c5e:	bf00      	nop
 8002c60:	bf00      	nop
 8002c62:	e7fd      	b.n	8002c60 <RotaryTasks_Init+0x38>
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	0800f12c 	.word	0x0800f12c
 8002c70:	08002b19 	.word	0x08002b19
 8002c74:	00000000 	.word	0x00000000

08002c78 <NoteOn>:
//		.release_steps = 2205,  // 0.3s
//		.state = ADSR_IDLE, .current_level = 0.0f, .step_val = 0.0f };

ADSR_Control_t adsrs[MAX_VOICES];

void NoteOn(void) {
 8002c78:	b590      	push	{r4, r7, lr}
 8002c7a:	b08d      	sub	sp, #52	@ 0x34
 8002c7c:	af00      	add	r7, sp, #0
	//        (1.0 - ) / steps

	//adsr.step_val = (1.0f - adsr.current_level) / (float) adsr.attack_steps;
	//       =     

	int8_t new_voice_idx = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	int8_t min_count = 127;
 8002c84:	237f      	movs	r3, #127	@ 0x7f
 8002c86:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	static int8_t count = 0;

	for (int i = 0; i < MAX_VOICES; i++) {
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c8e:	e02a      	b.n	8002ce6 <NoteOn+0x6e>
		if (adsrs[i].state == ADSR_IDLE) {
 8002c90:	4ab5      	ldr	r2, [pc, #724]	@ (8002f68 <NoteOn+0x2f0>)
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	212c      	movs	r1, #44	@ 0x2c
 8002c96:	fb01 f303 	mul.w	r3, r1, r3
 8002c9a:	4413      	add	r3, r2
 8002c9c:	3320      	adds	r3, #32
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d103      	bne.n	8002cac <NoteOn+0x34>
			new_voice_idx = i;
 8002ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ca6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8002caa:	e01f      	b.n	8002cec <NoteOn+0x74>
		}
		if (adsrs[i].count < min_count) {
 8002cac:	4aae      	ldr	r2, [pc, #696]	@ (8002f68 <NoteOn+0x2f0>)
 8002cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cb0:	212c      	movs	r1, #44	@ 0x2c
 8002cb2:	fb01 f303 	mul.w	r3, r1, r3
 8002cb6:	4413      	add	r3, r2
 8002cb8:	3304      	adds	r3, #4
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	da0c      	bge.n	8002ce0 <NoteOn+0x68>
			min_count = adsrs[i].count;
 8002cc6:	4aa8      	ldr	r2, [pc, #672]	@ (8002f68 <NoteOn+0x2f0>)
 8002cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cca:	212c      	movs	r1, #44	@ 0x2c
 8002ccc:	fb01 f303 	mul.w	r3, r1, r3
 8002cd0:	4413      	add	r3, r2
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			new_voice_idx = i;
 8002cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	for (int i = 0; i < MAX_VOICES; i++) {
 8002ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	ddd1      	ble.n	8002c90 <NoteOn+0x18>

	}
//    printf("New voice idx %d\n", new_voice_idx);

	// []    
	float base_freq = target_freq; // target_freq  4  (: C4 = 261.63Hz)
 8002cec:	4b9f      	ldr	r3, [pc, #636]	@ (8002f6c <NoteOn+0x2f4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	60fb      	str	r3, [r7, #12]
	float final_freq = base_freq;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24

	int shift = (int) g_ui_oct - 4; // 4 (0)
 8002cf6:	4b9e      	ldr	r3, [pc, #632]	@ (8002f70 <NoteOn+0x2f8>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	3b04      	subs	r3, #4
 8002cfe:	60bb      	str	r3, [r7, #8]

	if (shift > 0) {
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	dd10      	ble.n	8002d28 <NoteOn+0xb0>
		//   ( 2)
		for (int k = 0; k < shift; k++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	623b      	str	r3, [r7, #32]
 8002d0a:	e008      	b.n	8002d1e <NoteOn+0xa6>
			final_freq *= 2.0f;
 8002d0c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d10:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d14:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		for (int k = 0; k < shift; k++)
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	623b      	str	r3, [r7, #32]
 8002d1e:	6a3a      	ldr	r2, [r7, #32]
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	dbf2      	blt.n	8002d0c <NoteOn+0x94>
 8002d26:	e015      	b.n	8002d54 <NoteOn+0xdc>
	} else if (shift < 0) {
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	da12      	bge.n	8002d54 <NoteOn+0xdc>
		//   ( )
		for (int k = 0; k < -shift; k++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	e00a      	b.n	8002d4a <NoteOn+0xd2>
			final_freq *= 0.5f;
 8002d34:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d38:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002d3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d40:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		for (int k = 0; k < -shift; k++)
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	3301      	adds	r3, #1
 8002d48:	61fb      	str	r3, [r7, #28]
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	425b      	negs	r3, r3
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	dbef      	blt.n	8002d34 <NoteOn+0xbc>
	}

	// 1. Attack (UI 1  5ms  )
	adsrs[new_voice_idx].attack_steps = g_ui_adsr.attack_steps
 8002d54:	4b87      	ldr	r3, [pc, #540]	@ (8002f74 <NoteOn+0x2fc>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			* (5 * SAMPLES_PER_MS);
 8002d5c:	21dc      	movs	r1, #220	@ 0xdc
 8002d5e:	fb01 f202 	mul.w	r2, r1, r2
	adsrs[new_voice_idx].attack_steps = g_ui_adsr.attack_steps
 8002d62:	4981      	ldr	r1, [pc, #516]	@ (8002f68 <NoteOn+0x2f0>)
 8002d64:	202c      	movs	r0, #44	@ 0x2c
 8002d66:	fb00 f303 	mul.w	r3, r0, r3
 8002d6a:	440b      	add	r3, r1
 8002d6c:	3310      	adds	r3, #16
 8002d6e:	601a      	str	r2, [r3, #0]

	// 2. Decay
	adsrs[new_voice_idx].decay_steps = g_ui_adsr.decay_steps
 8002d70:	4b80      	ldr	r3, [pc, #512]	@ (8002f74 <NoteOn+0x2fc>)
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			* (5 * SAMPLES_PER_MS);
 8002d78:	21dc      	movs	r1, #220	@ 0xdc
 8002d7a:	fb01 f202 	mul.w	r2, r1, r2
	adsrs[new_voice_idx].decay_steps = g_ui_adsr.decay_steps
 8002d7e:	497a      	ldr	r1, [pc, #488]	@ (8002f68 <NoteOn+0x2f0>)
 8002d80:	202c      	movs	r0, #44	@ 0x2c
 8002d82:	fb00 f303 	mul.w	r3, r0, r3
 8002d86:	440b      	add	r3, r1
 8002d88:	3314      	adds	r3, #20
 8002d8a:	601a      	str	r2, [r3, #0]

	// 3. Sustain (UI 0~100 -> 0.0 ~ 1.0  )
	adsrs[new_voice_idx].sustain_level = (float) g_ui_adsr.sustain_level
 8002d8c:	4b79      	ldr	r3, [pc, #484]	@ (8002f74 <NoteOn+0x2fc>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	ee07 3a90 	vmov	s15, r3
 8002d94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d98:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			/ 100.0f;
 8002d9c:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8002f78 <NoteOn+0x300>
 8002da0:	eec7 7a26 	vdiv.f32	s15, s14, s13
	adsrs[new_voice_idx].sustain_level = (float) g_ui_adsr.sustain_level
 8002da4:	4a70      	ldr	r2, [pc, #448]	@ (8002f68 <NoteOn+0x2f0>)
 8002da6:	212c      	movs	r1, #44	@ 0x2c
 8002da8:	fb01 f303 	mul.w	r3, r1, r3
 8002dac:	4413      	add	r3, r2
 8002dae:	3318      	adds	r3, #24
 8002db0:	edc3 7a00 	vstr	s15, [r3]

	// 4. Release
	adsrs[new_voice_idx].release_steps = g_ui_adsr.release_steps
 8002db4:	4b6f      	ldr	r3, [pc, #444]	@ (8002f74 <NoteOn+0x2fc>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			* (5 * SAMPLES_PER_MS);
 8002dbc:	21dc      	movs	r1, #220	@ 0xdc
 8002dbe:	fb01 f202 	mul.w	r2, r1, r2
	adsrs[new_voice_idx].release_steps = g_ui_adsr.release_steps
 8002dc2:	4969      	ldr	r1, [pc, #420]	@ (8002f68 <NoteOn+0x2f0>)
 8002dc4:	202c      	movs	r0, #44	@ 0x2c
 8002dc6:	fb00 f303 	mul.w	r3, r0, r3
 8002dca:	440b      	add	r3, r1
 8002dcc:	331c      	adds	r3, #28
 8002dce:	601a      	str	r2, [r3, #0]

	adsrs[new_voice_idx].freq = final_freq;
 8002dd0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002dd4:	4a64      	ldr	r2, [pc, #400]	@ (8002f68 <NoteOn+0x2f0>)
 8002dd6:	212c      	movs	r1, #44	@ 0x2c
 8002dd8:	fb01 f303 	mul.w	r3, r1, r3
 8002ddc:	4413      	add	r3, r2
 8002dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002de0:	601a      	str	r2, [r3, #0]
	adsrs[new_voice_idx].count = ++count;
 8002de2:	4b66      	ldr	r3, [pc, #408]	@ (8002f7c <NoteOn+0x304>)
 8002de4:	f993 3000 	ldrsb.w	r3, [r3]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	3301      	adds	r3, #1
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	b25a      	sxtb	r2, r3
 8002df0:	4b62      	ldr	r3, [pc, #392]	@ (8002f7c <NoteOn+0x304>)
 8002df2:	701a      	strb	r2, [r3, #0]
 8002df4:	4b61      	ldr	r3, [pc, #388]	@ (8002f7c <NoteOn+0x304>)
 8002df6:	f993 2000 	ldrsb.w	r2, [r3]
 8002dfa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002dfe:	b2d0      	uxtb	r0, r2
 8002e00:	4a59      	ldr	r2, [pc, #356]	@ (8002f68 <NoteOn+0x2f0>)
 8002e02:	212c      	movs	r1, #44	@ 0x2c
 8002e04:	fb01 f303 	mul.w	r3, r1, r3
 8002e08:	4413      	add	r3, r2
 8002e0a:	3304      	adds	r3, #4
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	701a      	strb	r2, [r3, #0]
	adsrs[new_voice_idx].state = ADSR_ATTACK;
 8002e10:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e14:	4a54      	ldr	r2, [pc, #336]	@ (8002f68 <NoteOn+0x2f0>)
 8002e16:	212c      	movs	r1, #44	@ 0x2c
 8002e18:	fb01 f303 	mul.w	r3, r1, r3
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3320      	adds	r3, #32
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
	// [] Step Value  (Attack  )
	if (adsrs[new_voice_idx].attack_steps > 0) {
 8002e24:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e28:	4a4f      	ldr	r2, [pc, #316]	@ (8002f68 <NoteOn+0x2f0>)
 8002e2a:	212c      	movs	r1, #44	@ 0x2c
 8002e2c:	fb01 f303 	mul.w	r3, r1, r3
 8002e30:	4413      	add	r3, r2
 8002e32:	3310      	adds	r3, #16
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d01b      	beq.n	8002e72 <NoteOn+0x1fa>
		adsrs[new_voice_idx].step_val = 1.0f
				/ (float) adsrs[new_voice_idx].attack_steps;
 8002e3a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e3e:	4a4a      	ldr	r2, [pc, #296]	@ (8002f68 <NoteOn+0x2f0>)
 8002e40:	212c      	movs	r1, #44	@ 0x2c
 8002e42:	fb01 f303 	mul.w	r3, r1, r3
 8002e46:	4413      	add	r3, r2
 8002e48:	3310      	adds	r3, #16
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	ee07 3a90 	vmov	s15, r3
 8002e50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
		adsrs[new_voice_idx].step_val = 1.0f
 8002e54:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
				/ (float) adsrs[new_voice_idx].attack_steps;
 8002e58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
		adsrs[new_voice_idx].step_val = 1.0f
 8002e60:	4a41      	ldr	r2, [pc, #260]	@ (8002f68 <NoteOn+0x2f0>)
 8002e62:	212c      	movs	r1, #44	@ 0x2c
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	3328      	adds	r3, #40	@ 0x28
 8002e6c:	edc3 7a00 	vstr	s15, [r3]
 8002e70:	e00a      	b.n	8002e88 <NoteOn+0x210>
	} else {
		adsrs[new_voice_idx].step_val = 1.0f; //   
 8002e72:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e76:	4a3c      	ldr	r2, [pc, #240]	@ (8002f68 <NoteOn+0x2f0>)
 8002e78:	212c      	movs	r1, #44	@ 0x2c
 8002e7a:	fb01 f303 	mul.w	r3, r1, r3
 8002e7e:	4413      	add	r3, r2
 8002e80:	3328      	adds	r3, #40	@ 0x28
 8002e82:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002e86:	601a      	str	r2, [r3, #0]
	}

	adsrs[new_voice_idx].tuning_word = (uint32_t) ((double) final_freq
 8002e88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e8a:	f7fd fb75 	bl	8000578 <__aeabi_f2d>
			* 4294967296.0 / (double) SAMPLE_RATE);
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	4b3b      	ldr	r3, [pc, #236]	@ (8002f80 <NoteOn+0x308>)
 8002e94:	f7fd fbc8 	bl	8000628 <__aeabi_dmul>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	a32f      	add	r3, pc, #188	@ (adr r3, 8002f60 <NoteOn+0x2e8>)
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f7fd fce9 	bl	800087c <__aeabi_ddiv>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
	adsrs[new_voice_idx].tuning_word = (uint32_t) ((double) final_freq
 8002eae:	f997 402f 	ldrsb.w	r4, [r7, #47]	@ 0x2f
 8002eb2:	4610      	mov	r0, r2
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	f7fd fe8f 	bl	8000bd8 <__aeabi_d2uiz>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	492a      	ldr	r1, [pc, #168]	@ (8002f68 <NoteOn+0x2f0>)
 8002ebe:	232c      	movs	r3, #44	@ 0x2c
 8002ec0:	fb04 f303 	mul.w	r3, r4, r3
 8002ec4:	440b      	add	r3, r1
 8002ec6:	330c      	adds	r3, #12
 8002ec8:	601a      	str	r2, [r3, #0]

	//   0
	adsrs[new_voice_idx].current_level = 0.0f;
 8002eca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002ece:	4a26      	ldr	r2, [pc, #152]	@ (8002f68 <NoteOn+0x2f0>)
 8002ed0:	212c      	movs	r1, #44	@ 0x2c
 8002ed2:	fb01 f303 	mul.w	r3, r1, r3
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3324      	adds	r3, #36	@ 0x24
 8002eda:	f04f 0200 	mov.w	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
//    printf("idle to attack\n");

	if (count >= 127) {
 8002ee0:	4b26      	ldr	r3, [pc, #152]	@ (8002f7c <NoteOn+0x304>)
 8002ee2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ee6:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ee8:	f040 8084 	bne.w	8002ff4 <NoteOn+0x37c>
		int8_t min = 127;
 8002eec:	237f      	movs	r3, #127	@ 0x7f
 8002eee:	76fb      	strb	r3, [r7, #27]

		// 1)  voice  count 
		for (int i = 0; i < MAX_VOICES; i++) {
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	e022      	b.n	8002f3c <NoteOn+0x2c4>
			if (adsrs[i].state != ADSR_IDLE && adsrs[i].count < min) {
 8002ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8002f68 <NoteOn+0x2f0>)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	212c      	movs	r1, #44	@ 0x2c
 8002efc:	fb01 f303 	mul.w	r3, r1, r3
 8002f00:	4413      	add	r3, r2
 8002f02:	3320      	adds	r3, #32
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d015      	beq.n	8002f36 <NoteOn+0x2be>
 8002f0a:	4a17      	ldr	r2, [pc, #92]	@ (8002f68 <NoteOn+0x2f0>)
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	212c      	movs	r1, #44	@ 0x2c
 8002f10:	fb01 f303 	mul.w	r3, r1, r3
 8002f14:	4413      	add	r3, r2
 8002f16:	3304      	adds	r3, #4
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	da08      	bge.n	8002f36 <NoteOn+0x2be>
				min = adsrs[i].count;
 8002f24:	4a10      	ldr	r2, [pc, #64]	@ (8002f68 <NoteOn+0x2f0>)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	212c      	movs	r1, #44	@ 0x2c
 8002f2a:	fb01 f303 	mul.w	r3, r1, r3
 8002f2e:	4413      	add	r3, r2
 8002f30:	3304      	adds	r3, #4
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	76fb      	strb	r3, [r7, #27]
		for (int i = 0; i < MAX_VOICES; i++) {
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	ddd9      	ble.n	8002ef6 <NoteOn+0x27e>
			}
		}
		//  voice    
		if (min == 127) {
 8002f42:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002f46:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f48:	d103      	bne.n	8002f52 <NoteOn+0x2da>
			count = 0;
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f7c <NoteOn+0x304>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	701a      	strb	r2, [r3, #0]
 8002f50:	e050      	b.n	8002ff4 <NoteOn+0x37c>
		} else {
			int8_t offset = (int8_t) (min - 1);
 8002f52:	7efb      	ldrb	r3, [r7, #27]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	71fb      	strb	r3, [r7, #7]

			// 2)  voice count    ( )
			for (int i = 0; i < MAX_VOICES; i++) {
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	e03c      	b.n	8002fda <NoteOn+0x362>
 8002f60:	00000000 	.word	0x00000000
 8002f64:	40e58880 	.word	0x40e58880
 8002f68:	20003f2c 	.word	0x20003f2c
 8002f6c:	20000044 	.word	0x20000044
 8002f70:	2000009c 	.word	0x2000009c
 8002f74:	2000008c 	.word	0x2000008c
 8002f78:	42c80000 	.word	0x42c80000
 8002f7c:	20003fb0 	.word	0x20003fb0
 8002f80:	41f00000 	.word	0x41f00000
				if (adsrs[i].state != ADSR_IDLE) {
 8002f84:	4a22      	ldr	r2, [pc, #136]	@ (8003010 <NoteOn+0x398>)
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	212c      	movs	r1, #44	@ 0x2c
 8002f8a:	fb01 f303 	mul.w	r3, r1, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	3320      	adds	r3, #32
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d014      	beq.n	8002fc2 <NoteOn+0x34a>
					adsrs[i].count -= offset;
 8002f98:	4a1d      	ldr	r2, [pc, #116]	@ (8003010 <NoteOn+0x398>)
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	212c      	movs	r1, #44	@ 0x2c
 8002f9e:	fb01 f303 	mul.w	r3, r1, r3
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	781a      	ldrb	r2, [r3, #0]
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	b2d8      	uxtb	r0, r3
 8002fae:	4a18      	ldr	r2, [pc, #96]	@ (8003010 <NoteOn+0x398>)
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	212c      	movs	r1, #44	@ 0x2c
 8002fb4:	fb01 f303 	mul.w	r3, r1, r3
 8002fb8:	4413      	add	r3, r2
 8002fba:	3304      	adds	r3, #4
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	701a      	strb	r2, [r3, #0]
 8002fc0:	e008      	b.n	8002fd4 <NoteOn+0x35c>
				} else {
					adsrs[i].count = 0;
 8002fc2:	4a13      	ldr	r2, [pc, #76]	@ (8003010 <NoteOn+0x398>)
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	212c      	movs	r1, #44	@ 0x2c
 8002fc8:	fb01 f303 	mul.w	r3, r1, r3
 8002fcc:	4413      	add	r3, r2
 8002fce:	3304      	adds	r3, #4
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < MAX_VOICES; i++) {
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	ddd1      	ble.n	8002f84 <NoteOn+0x30c>
				}
			}
			// 3)  count   
			count -= offset;
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <NoteOn+0x39c>)
 8002fe2:	f993 3000 	ldrsb.w	r3, [r3]
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	b25a      	sxtb	r2, r3
 8002ff0:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <NoteOn+0x39c>)
 8002ff2:	701a      	strb	r2, [r3, #0]

		}
	}
	count_arr[KEY] = count;
 8002ff4:	4b07      	ldr	r3, [pc, #28]	@ (8003014 <NoteOn+0x39c>)
 8002ff6:	f993 1000 	ldrsb.w	r1, [r3]
 8002ffa:	4b07      	ldr	r3, [pc, #28]	@ (8003018 <NoteOn+0x3a0>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	b2c9      	uxtb	r1, r1
 8003004:	4b05      	ldr	r3, [pc, #20]	@ (800301c <NoteOn+0x3a4>)
 8003006:	5499      	strb	r1, [r3, r2]
}
 8003008:	bf00      	nop
 800300a:	3734      	adds	r7, #52	@ 0x34
 800300c:	46bd      	mov	sp, r7
 800300e:	bd90      	pop	{r4, r7, pc}
 8003010:	20003f2c 	.word	0x20003f2c
 8003014:	20003fb0 	.word	0x20003fb0
 8003018:	200002c4 	.word	0x200002c4
 800301c:	20000718 	.word	0x20000718

08003020 <NoteOff>:

void NoteOff(void) {
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0

	for (int i = 0; i < MAX_VOICES; i++) {
 8003026:	2300      	movs	r3, #0
 8003028:	607b      	str	r3, [r7, #4]
 800302a:	e03c      	b.n	80030a6 <NoteOff+0x86>
		if (adsrs[i].count == count_arr[KEY]) {
 800302c:	4a23      	ldr	r2, [pc, #140]	@ (80030bc <NoteOff+0x9c>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	212c      	movs	r1, #44	@ 0x2c
 8003032:	fb01 f303 	mul.w	r3, r1, r3
 8003036:	4413      	add	r3, r2
 8003038:	3304      	adds	r3, #4
 800303a:	781a      	ldrb	r2, [r3, #0]
 800303c:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <NoteOff+0xa0>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	b2db      	uxtb	r3, r3
 8003042:	4619      	mov	r1, r3
 8003044:	4b1f      	ldr	r3, [pc, #124]	@ (80030c4 <NoteOff+0xa4>)
 8003046:	5c5b      	ldrb	r3, [r3, r1]
 8003048:	429a      	cmp	r2, r3
 800304a:	d129      	bne.n	80030a0 <NoteOff+0x80>
			adsrs[i].state = ADSR_RELEASE;
 800304c:	4a1b      	ldr	r2, [pc, #108]	@ (80030bc <NoteOff+0x9c>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	212c      	movs	r1, #44	@ 0x2c
 8003052:	fb01 f303 	mul.w	r3, r1, r3
 8003056:	4413      	add	r3, r2
 8003058:	3320      	adds	r3, #32
 800305a:	2204      	movs	r2, #4
 800305c:	701a      	strb	r2, [r3, #0]
			adsrs[i].step_val = adsrs[i].current_level
 800305e:	4a17      	ldr	r2, [pc, #92]	@ (80030bc <NoteOff+0x9c>)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	212c      	movs	r1, #44	@ 0x2c
 8003064:	fb01 f303 	mul.w	r3, r1, r3
 8003068:	4413      	add	r3, r2
 800306a:	3324      	adds	r3, #36	@ 0x24
 800306c:	edd3 6a00 	vldr	s13, [r3]
					/ (float) adsrs[i].release_steps;
 8003070:	4a12      	ldr	r2, [pc, #72]	@ (80030bc <NoteOff+0x9c>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	212c      	movs	r1, #44	@ 0x2c
 8003076:	fb01 f303 	mul.w	r3, r1, r3
 800307a:	4413      	add	r3, r2
 800307c:	331c      	adds	r3, #28
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	ee07 3a90 	vmov	s15, r3
 8003084:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003088:	eec6 7a87 	vdiv.f32	s15, s13, s14
			adsrs[i].step_val = adsrs[i].current_level
 800308c:	4a0b      	ldr	r2, [pc, #44]	@ (80030bc <NoteOff+0x9c>)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	212c      	movs	r1, #44	@ 0x2c
 8003092:	fb01 f303 	mul.w	r3, r1, r3
 8003096:	4413      	add	r3, r2
 8003098:	3328      	adds	r3, #40	@ 0x28
 800309a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800309e:	e006      	b.n	80030ae <NoteOff+0x8e>
	for (int i = 0; i < MAX_VOICES; i++) {
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3301      	adds	r3, #1
 80030a4:	607b      	str	r3, [r7, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	ddbf      	ble.n	800302c <NoteOff+0xc>
		}
	}

}
 80030ac:	bf00      	nop
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	20003f2c 	.word	0x20003f2c
 80030c0:	200002c4 	.word	0x200002c4
 80030c4:	20000718 	.word	0x20000718

080030c8 <Init_All_LUTs>:

void Init_All_LUTs(void) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	ed2d 8b02 	vpush	{d8}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
	int16_t amplitude = 7000; //   ,     32,767
 80030d2:	f641 3358 	movw	r3, #7000	@ 0x1b58
 80030d6:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < LUT_SIZE; i++) {
 80030d8:	2300      	movs	r3, #0
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	e061      	b.n	80031a2 <Init_All_LUTs+0xda>
		// 1. Sine Wave ( )
		sine_lut[i] = (int16_t) (amplitude
				* sinf(2.0f * 3.141592f * (float) i / (float) LUT_SIZE));
 80030de:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030e2:	ee07 3a90 	vmov	s15, r3
 80030e6:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	ee07 3a90 	vmov	s15, r3
 80030f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030f4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80031b8 <Init_All_LUTs+0xf0>
 80030f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030fc:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80031bc <Init_All_LUTs+0xf4>
 8003100:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003104:	eeb0 0a47 	vmov.f32	s0, s14
 8003108:	f00b fa8a 	bl	800e620 <sinf>
 800310c:	eef0 7a40 	vmov.f32	s15, s0
 8003110:	ee68 7a27 	vmul.f32	s15, s16, s15
		sine_lut[i] = (int16_t) (amplitude
 8003114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003118:	ee17 3a90 	vmov	r3, s15
 800311c:	b219      	sxth	r1, r3
 800311e:	4a28      	ldr	r2, [pc, #160]	@ (80031c0 <Init_All_LUTs+0xf8>)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 2. Sawtooth Wave (: -Amp ~ +Amp  )
		// : -Amp + (2 * Amp * i / Size)
		float saw_val = -amplitude + (2.0f * amplitude * i / (float) LUT_SIZE);
 8003126:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800312a:	425b      	negs	r3, r3
 800312c:	ee07 3a90 	vmov	s15, r3
 8003130:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003134:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003138:	ee07 3a90 	vmov	s15, r3
 800313c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003140:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	ee07 3a90 	vmov	s15, r3
 800314a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800314e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003152:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80031bc <Init_All_LUTs+0xf4>
 8003156:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800315a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315e:	edc7 7a01 	vstr	s15, [r7, #4]
		saw_lut[i] = (int16_t) saw_val;
 8003162:	edd7 7a01 	vldr	s15, [r7, #4]
 8003166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800316a:	ee17 3a90 	vmov	r3, s15
 800316e:	b219      	sxth	r1, r3
 8003170:	4a14      	ldr	r2, [pc, #80]	@ (80031c4 <Init_All_LUTs+0xfc>)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 3. Square Wave (:  +Amp,  -Amp)
		if (i < LUT_SIZE / 2) {
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800317e:	da05      	bge.n	800318c <Init_All_LUTs+0xc4>
			square_lut[i] = amplitude;
 8003180:	4911      	ldr	r1, [pc, #68]	@ (80031c8 <Init_All_LUTs+0x100>)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	897a      	ldrh	r2, [r7, #10]
 8003186:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 800318a:	e007      	b.n	800319c <Init_All_LUTs+0xd4>
		} else {
			square_lut[i] = -amplitude;
 800318c:	897b      	ldrh	r3, [r7, #10]
 800318e:	425b      	negs	r3, r3
 8003190:	b29b      	uxth	r3, r3
 8003192:	b219      	sxth	r1, r3
 8003194:	4a0c      	ldr	r2, [pc, #48]	@ (80031c8 <Init_All_LUTs+0x100>)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < LUT_SIZE; i++) {
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3301      	adds	r3, #1
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a8:	db99      	blt.n	80030de <Init_All_LUTs+0x16>
		}
	}
}
 80031aa:	bf00      	nop
 80031ac:	bf00      	nop
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	ecbd 8b02 	vpop	{d8}
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40c90fd8 	.word	0x40c90fd8
 80031bc:	44800000 	.word	0x44800000
 80031c0:	20002720 	.word	0x20002720
 80031c4:	20002f20 	.word	0x20002f20
 80031c8:	20003720 	.word	0x20003720

080031cc <map_and_snap>:

float map_and_snap(float input_0_100, float min_val, float max_val,
		float step_val) {
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	ed87 0a03 	vstr	s0, [r7, #12]
 80031d6:	edc7 0a02 	vstr	s1, [r7, #8]
 80031da:	ed87 1a01 	vstr	s2, [r7, #4]
 80031de:	edc7 1a00 	vstr	s3, [r7]
	// 1.    (Clamping): 0~100   
	if (input_0_100 < 0.0f)
 80031e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80031e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ee:	d502      	bpl.n	80031f6 <map_and_snap+0x2a>
		input_0_100 = 0.0f;
 80031f0:	f04f 0300 	mov.w	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
	if (input_0_100 > 100.0f)
 80031f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80031fa:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80032a4 <map_and_snap+0xd8>
 80031fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003206:	dd01      	ble.n	800320c <map_and_snap+0x40>
		input_0_100 = 100.0f;
 8003208:	4b27      	ldr	r3, [pc, #156]	@ (80032a8 <map_and_snap+0xdc>)
 800320a:	60fb      	str	r3, [r7, #12]

	// 2.   (Linear Interpolation)
	// (0.0 ~ 1.0)    
	float raw_val = min_val + (input_0_100 / 100.0f) * (max_val - min_val);
 800320c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003210:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80032a4 <map_and_snap+0xd8>
 8003214:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003218:	edd7 6a01 	vldr	s13, [r7, #4]
 800321c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003220:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003228:	ed97 7a02 	vldr	s14, [r7, #8]
 800322c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003230:	edc7 7a04 	vstr	s15, [r7, #16]

	// 3.    (Quantization)
	// ( - )     ,    
	float snapped_val = min_val
			+ roundf((raw_val - min_val) / step_val) * step_val;
 8003234:	ed97 7a04 	vldr	s14, [r7, #16]
 8003238:	edd7 7a02 	vldr	s15, [r7, #8]
 800323c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003240:	edd7 7a00 	vldr	s15, [r7]
 8003244:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003248:	eeb0 0a66 	vmov.f32	s0, s13
 800324c:	f00b fa2e 	bl	800e6ac <roundf>
 8003250:	eeb0 7a40 	vmov.f32	s14, s0
 8003254:	edd7 7a00 	vldr	s15, [r7]
 8003258:	ee67 7a27 	vmul.f32	s15, s14, s15
	float snapped_val = min_val
 800325c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003264:	edc7 7a05 	vstr	s15, [r7, #20]

	// 4.    max   min   
	if (snapped_val > max_val)
 8003268:	ed97 7a05 	vldr	s14, [r7, #20]
 800326c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003270:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003278:	dd01      	ble.n	800327e <map_and_snap+0xb2>
		snapped_val = max_val;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	617b      	str	r3, [r7, #20]
	if (snapped_val < min_val)
 800327e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003282:	edd7 7a02 	vldr	s15, [r7, #8]
 8003286:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800328a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328e:	d501      	bpl.n	8003294 <map_and_snap+0xc8>
		snapped_val = min_val;
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	617b      	str	r3, [r7, #20]

	return snapped_val;
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	ee07 3a90 	vmov	s15, r3
}
 800329a:	eeb0 0a67 	vmov.f32	s0, s15
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	42c80000 	.word	0x42c80000
 80032a8:	42c80000 	.word	0x42c80000

080032ac <Calc_Wave_LUT>:

void Calc_Wave_LUT(int16_t *buffer, int length) {
 80032ac:	b5b0      	push	{r4, r5, r7, lr}
 80032ae:	b090      	sub	sp, #64	@ 0x40
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]

	//      ( )
	static Biquad lpf;
	static int inited = 0;

	g_lpf_FC = map_and_snap((float)g_ui_cutoff, FC_MIN, FC_MAX, FC_STEP);
 80032b6:	4bbf      	ldr	r3, [pc, #764]	@ (80035b4 <Calc_Wave_LUT+0x308>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	ee07 3a90 	vmov	s15, r3
 80032c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032c4:	eddf 1abc 	vldr	s3, [pc, #752]	@ 80035b8 <Calc_Wave_LUT+0x30c>
 80032c8:	ed9f 1abc 	vldr	s2, [pc, #752]	@ 80035bc <Calc_Wave_LUT+0x310>
 80032cc:	eddf 0aba 	vldr	s1, [pc, #744]	@ 80035b8 <Calc_Wave_LUT+0x30c>
 80032d0:	eeb0 0a67 	vmov.f32	s0, s15
 80032d4:	f7ff ff7a 	bl	80031cc <map_and_snap>
 80032d8:	eef0 7a40 	vmov.f32	s15, s0
 80032dc:	4bb8      	ldr	r3, [pc, #736]	@ (80035c0 <Calc_Wave_LUT+0x314>)
 80032de:	edc3 7a00 	vstr	s15, [r3]
	g_lpf_Q = map_and_snap((float)g_ui_reso, Q_MIN, Q_MAX, Q_STEP);
 80032e2:	4bb8      	ldr	r3, [pc, #736]	@ (80035c4 <Calc_Wave_LUT+0x318>)
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	ee07 3a90 	vmov	s15, r3
 80032ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032f0:	eddf 1ab5 	vldr	s3, [pc, #724]	@ 80035c8 <Calc_Wave_LUT+0x31c>
 80032f4:	eeb2 1a00 	vmov.f32	s2, #32	@ 0x41000000  8.0
 80032f8:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 80032fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003300:	f7ff ff64 	bl	80031cc <map_and_snap>
 8003304:	eef0 7a40 	vmov.f32	s15, s0
 8003308:	4bb0      	ldr	r3, [pc, #704]	@ (80035cc <Calc_Wave_LUT+0x320>)
 800330a:	edc3 7a00 	vstr	s15, [r3]

	g_lpf_dirty = 1;
 800330e:	4bb0      	ldr	r3, [pc, #704]	@ (80035d0 <Calc_Wave_LUT+0x324>)
 8003310:	2201      	movs	r2, #1
 8003312:	701a      	strb	r2, [r3, #0]

	printf("%f %f\n", g_lpf_FC, g_lpf_Q);
 8003314:	4baa      	ldr	r3, [pc, #680]	@ (80035c0 <Calc_Wave_LUT+0x314>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4618      	mov	r0, r3
 800331a:	f7fd f92d 	bl	8000578 <__aeabi_f2d>
 800331e:	4604      	mov	r4, r0
 8003320:	460d      	mov	r5, r1
 8003322:	4baa      	ldr	r3, [pc, #680]	@ (80035cc <Calc_Wave_LUT+0x320>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f7fd f926 	bl	8000578 <__aeabi_f2d>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	e9cd 2300 	strd	r2, r3, [sp]
 8003334:	4622      	mov	r2, r4
 8003336:	462b      	mov	r3, r5
 8003338:	48a6      	ldr	r0, [pc, #664]	@ (80035d4 <Calc_Wave_LUT+0x328>)
 800333a:	f008 ff6d 	bl	800c218 <iprintf>

	if (!inited) {
 800333e:	4ba6      	ldr	r3, [pc, #664]	@ (80035d8 <Calc_Wave_LUT+0x32c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d114      	bne.n	8003370 <Calc_Wave_LUT+0xc4>
		biquad_reset(&lpf);
 8003346:	48a5      	ldr	r0, [pc, #660]	@ (80035dc <Calc_Wave_LUT+0x330>)
 8003348:	f7fe fcbc 	bl	8001cc4 <biquad_reset>
		biquad_set_lpf(&lpf, (float) SAMPLE_RATE, g_lpf_FC, g_lpf_Q); //  Fs SAMPLE_RATE
 800334c:	4b9c      	ldr	r3, [pc, #624]	@ (80035c0 <Calc_Wave_LUT+0x314>)
 800334e:	edd3 7a00 	vldr	s15, [r3]
 8003352:	4b9e      	ldr	r3, [pc, #632]	@ (80035cc <Calc_Wave_LUT+0x320>)
 8003354:	ed93 7a00 	vldr	s14, [r3]
 8003358:	eeb0 1a47 	vmov.f32	s2, s14
 800335c:	eef0 0a67 	vmov.f32	s1, s15
 8003360:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 80035e0 <Calc_Wave_LUT+0x334>
 8003364:	489d      	ldr	r0, [pc, #628]	@ (80035dc <Calc_Wave_LUT+0x330>)
 8003366:	f7fe fccb 	bl	8001d00 <biquad_set_lpf>
		inited = 1;
 800336a:	4b9b      	ldr	r3, [pc, #620]	@ (80035d8 <Calc_Wave_LUT+0x32c>)
 800336c:	2201      	movs	r2, #1
 800336e:	601a      	str	r2, [r3, #0]
	}

	if (g_lpf_dirty) {
 8003370:	4b97      	ldr	r3, [pc, #604]	@ (80035d0 <Calc_Wave_LUT+0x324>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d011      	beq.n	800339e <Calc_Wave_LUT+0xf2>
		g_lpf_dirty = 0;
 800337a:	4b95      	ldr	r3, [pc, #596]	@ (80035d0 <Calc_Wave_LUT+0x324>)
 800337c:	2200      	movs	r2, #0
 800337e:	701a      	strb	r2, [r3, #0]
		biquad_set_lpf(&lpf, (float) SAMPLE_RATE, g_lpf_FC, g_lpf_Q);
 8003380:	4b8f      	ldr	r3, [pc, #572]	@ (80035c0 <Calc_Wave_LUT+0x314>)
 8003382:	edd3 7a00 	vldr	s15, [r3]
 8003386:	4b91      	ldr	r3, [pc, #580]	@ (80035cc <Calc_Wave_LUT+0x320>)
 8003388:	ed93 7a00 	vldr	s14, [r3]
 800338c:	eeb0 1a47 	vmov.f32	s2, s14
 8003390:	eef0 0a67 	vmov.f32	s1, s15
 8003394:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 80035e0 <Calc_Wave_LUT+0x334>
 8003398:	4890      	ldr	r0, [pc, #576]	@ (80035dc <Calc_Wave_LUT+0x330>)
 800339a:	f7fe fcb1 	bl	8001d00 <biquad_set_lpf>
	}

	for (int i = 0; i < length; i += 2) {
 800339e:	2300      	movs	r3, #0
 80033a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80033a2:	e22a      	b.n	80037fa <Calc_Wave_LUT+0x54e>
		buffer[i] = 0;
 80033a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	4413      	add	r3, r2
 80033ac:	2200      	movs	r2, #0
 80033ae:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] = 0;
 80033b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033b2:	3301      	adds	r3, #1
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	4413      	add	r3, r2
 80033ba:	2200      	movs	r2, #0
 80033bc:	801a      	strh	r2, [r3, #0]
		float s = 0;
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	633b      	str	r3, [r7, #48]	@ 0x30
		for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 80033c4:	2300      	movs	r3, #0
 80033c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033c8:	e1b4      	b.n	8003734 <Calc_Wave_LUT+0x488>
			target_freq = adsrs[voice_idx].freq;
 80033ca:	4a86      	ldr	r2, [pc, #536]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80033cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ce:	212c      	movs	r1, #44	@ 0x2c
 80033d0:	fb01 f303 	mul.w	r3, r1, r3
 80033d4:	4413      	add	r3, r2
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a83      	ldr	r2, [pc, #524]	@ (80035e8 <Calc_Wave_LUT+0x33c>)
 80033da:	6013      	str	r3, [r2, #0]
			tuning_word = adsrs[voice_idx].tuning_word; //(uint32_t)((double)target_freq * 4294967296.0 / (double)SAMPLE_RATE);
 80033dc:	4a81      	ldr	r2, [pc, #516]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80033de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033e0:	212c      	movs	r1, #44	@ 0x2c
 80033e2:	fb01 f303 	mul.w	r3, r1, r3
 80033e6:	4413      	add	r3, r2
 80033e8:	330c      	adds	r3, #12
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a7f      	ldr	r2, [pc, #508]	@ (80035ec <Calc_Wave_LUT+0x340>)
 80033ee:	6013      	str	r3, [r2, #0]

			// --- [1] ADSR    ---
			switch (adsrs[voice_idx].state) {
 80033f0:	4a7c      	ldr	r2, [pc, #496]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80033f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033f4:	212c      	movs	r1, #44	@ 0x2c
 80033f6:	fb01 f303 	mul.w	r3, r1, r3
 80033fa:	4413      	add	r3, r2
 80033fc:	3320      	adds	r3, #32
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b04      	cmp	r3, #4
 8003402:	f200 8135 	bhi.w	8003670 <Calc_Wave_LUT+0x3c4>
 8003406:	a201      	add	r2, pc, #4	@ (adr r2, 800340c <Calc_Wave_LUT+0x160>)
 8003408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340c:	08003421 	.word	0x08003421
 8003410:	08003437 	.word	0x08003437
 8003414:	08003503 	.word	0x08003503
 8003418:	08003671 	.word	0x08003671
 800341c:	080035f1 	.word	0x080035f1
			case ADSR_IDLE:
				adsrs[voice_idx].current_level = 0.0f;
 8003420:	4a70      	ldr	r2, [pc, #448]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003424:	212c      	movs	r1, #44	@ 0x2c
 8003426:	fb01 f303 	mul.w	r3, r1, r3
 800342a:	4413      	add	r3, r2
 800342c:	3324      	adds	r3, #36	@ 0x24
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
				break;
 8003434:	e11c      	b.n	8003670 <Calc_Wave_LUT+0x3c4>

			case ADSR_ATTACK:
				adsrs[voice_idx].current_level += adsrs[voice_idx].step_val;
 8003436:	4a6b      	ldr	r2, [pc, #428]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800343a:	212c      	movs	r1, #44	@ 0x2c
 800343c:	fb01 f303 	mul.w	r3, r1, r3
 8003440:	4413      	add	r3, r2
 8003442:	3324      	adds	r3, #36	@ 0x24
 8003444:	ed93 7a00 	vldr	s14, [r3]
 8003448:	4a66      	ldr	r2, [pc, #408]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 800344a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800344c:	212c      	movs	r1, #44	@ 0x2c
 800344e:	fb01 f303 	mul.w	r3, r1, r3
 8003452:	4413      	add	r3, r2
 8003454:	3328      	adds	r3, #40	@ 0x28
 8003456:	edd3 7a00 	vldr	s15, [r3]
 800345a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800345e:	4a61      	ldr	r2, [pc, #388]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003462:	212c      	movs	r1, #44	@ 0x2c
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	4413      	add	r3, r2
 800346a:	3324      	adds	r3, #36	@ 0x24
 800346c:	edc3 7a00 	vstr	s15, [r3]

				if (adsrs[voice_idx].current_level >= 1.0f) {
 8003470:	4a5c      	ldr	r2, [pc, #368]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003474:	212c      	movs	r1, #44	@ 0x2c
 8003476:	fb01 f303 	mul.w	r3, r1, r3
 800347a:	4413      	add	r3, r2
 800347c:	3324      	adds	r3, #36	@ 0x24
 800347e:	edd3 7a00 	vldr	s15, [r3]
 8003482:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003486:	eef4 7ac7 	vcmpe.f32	s15, s14
 800348a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348e:	da00      	bge.n	8003492 <Calc_Wave_LUT+0x1e6>
					adsrs[voice_idx].step_val = (1.0f
							- adsrs[voice_idx].sustain_level)
							/ (float) adsrs[voice_idx].decay_steps;
//					printf("attack to decay\n");
				}
				break;
 8003490:	e0ee      	b.n	8003670 <Calc_Wave_LUT+0x3c4>
					adsrs[voice_idx].current_level = 1.0f;
 8003492:	4a54      	ldr	r2, [pc, #336]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003496:	212c      	movs	r1, #44	@ 0x2c
 8003498:	fb01 f303 	mul.w	r3, r1, r3
 800349c:	4413      	add	r3, r2
 800349e:	3324      	adds	r3, #36	@ 0x24
 80034a0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80034a4:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_DECAY;
 80034a6:	4a4f      	ldr	r2, [pc, #316]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80034a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034aa:	212c      	movs	r1, #44	@ 0x2c
 80034ac:	fb01 f303 	mul.w	r3, r1, r3
 80034b0:	4413      	add	r3, r2
 80034b2:	3320      	adds	r3, #32
 80034b4:	2202      	movs	r2, #2
 80034b6:	701a      	strb	r2, [r3, #0]
							- adsrs[voice_idx].sustain_level)
 80034b8:	4a4a      	ldr	r2, [pc, #296]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80034ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034bc:	212c      	movs	r1, #44	@ 0x2c
 80034be:	fb01 f303 	mul.w	r3, r1, r3
 80034c2:	4413      	add	r3, r2
 80034c4:	3318      	adds	r3, #24
 80034c6:	edd3 7a00 	vldr	s15, [r3]
 80034ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80034ce:	ee77 6a67 	vsub.f32	s13, s14, s15
							/ (float) adsrs[voice_idx].decay_steps;
 80034d2:	4a44      	ldr	r2, [pc, #272]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80034d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d6:	212c      	movs	r1, #44	@ 0x2c
 80034d8:	fb01 f303 	mul.w	r3, r1, r3
 80034dc:	4413      	add	r3, r2
 80034de:	3314      	adds	r3, #20
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	ee07 3a90 	vmov	s15, r3
 80034e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
					adsrs[voice_idx].step_val = (1.0f
 80034ee:	4a3d      	ldr	r2, [pc, #244]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80034f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034f2:	212c      	movs	r1, #44	@ 0x2c
 80034f4:	fb01 f303 	mul.w	r3, r1, r3
 80034f8:	4413      	add	r3, r2
 80034fa:	3328      	adds	r3, #40	@ 0x28
 80034fc:	edc3 7a00 	vstr	s15, [r3]
				break;
 8003500:	e0b6      	b.n	8003670 <Calc_Wave_LUT+0x3c4>

			case ADSR_DECAY:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 8003502:	4a38      	ldr	r2, [pc, #224]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003506:	212c      	movs	r1, #44	@ 0x2c
 8003508:	fb01 f303 	mul.w	r3, r1, r3
 800350c:	4413      	add	r3, r2
 800350e:	3324      	adds	r3, #36	@ 0x24
 8003510:	ed93 7a00 	vldr	s14, [r3]
 8003514:	4a33      	ldr	r2, [pc, #204]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003518:	212c      	movs	r1, #44	@ 0x2c
 800351a:	fb01 f303 	mul.w	r3, r1, r3
 800351e:	4413      	add	r3, r2
 8003520:	3328      	adds	r3, #40	@ 0x28
 8003522:	edd3 7a00 	vldr	s15, [r3]
 8003526:	ee77 7a67 	vsub.f32	s15, s14, s15
 800352a:	4a2e      	ldr	r2, [pc, #184]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 800352c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800352e:	212c      	movs	r1, #44	@ 0x2c
 8003530:	fb01 f303 	mul.w	r3, r1, r3
 8003534:	4413      	add	r3, r2
 8003536:	3324      	adds	r3, #36	@ 0x24
 8003538:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level
 800353c:	4a29      	ldr	r2, [pc, #164]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 800353e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003540:	212c      	movs	r1, #44	@ 0x2c
 8003542:	fb01 f303 	mul.w	r3, r1, r3
 8003546:	4413      	add	r3, r2
 8003548:	3324      	adds	r3, #36	@ 0x24
 800354a:	ed93 7a00 	vldr	s14, [r3]
						<= adsrs[voice_idx].sustain_level) {
 800354e:	4a25      	ldr	r2, [pc, #148]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 8003550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003552:	212c      	movs	r1, #44	@ 0x2c
 8003554:	fb01 f303 	mul.w	r3, r1, r3
 8003558:	4413      	add	r3, r2
 800355a:	3318      	adds	r3, #24
 800355c:	edd3 7a00 	vldr	s15, [r3]
				if (adsrs[voice_idx].current_level
 8003560:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003568:	d900      	bls.n	800356c <Calc_Wave_LUT+0x2c0>
							adsrs[voice_idx].sustain_level;
					adsrs[voice_idx].state = ADSR_SUSTAIN;
					adsrs[voice_idx].step_val = 0.0f;
//				    printf("ADSR_DECAY to ADSR_SUSTAIN\n");
				}
				break;
 800356a:	e081      	b.n	8003670 <Calc_Wave_LUT+0x3c4>
							adsrs[voice_idx].sustain_level;
 800356c:	4a1d      	ldr	r2, [pc, #116]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 800356e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003570:	212c      	movs	r1, #44	@ 0x2c
 8003572:	fb01 f303 	mul.w	r3, r1, r3
 8003576:	4413      	add	r3, r2
 8003578:	3318      	adds	r3, #24
 800357a:	681a      	ldr	r2, [r3, #0]
					adsrs[voice_idx].current_level =
 800357c:	4919      	ldr	r1, [pc, #100]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 800357e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003580:	202c      	movs	r0, #44	@ 0x2c
 8003582:	fb00 f303 	mul.w	r3, r0, r3
 8003586:	440b      	add	r3, r1
 8003588:	3324      	adds	r3, #36	@ 0x24
 800358a:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_SUSTAIN;
 800358c:	4a15      	ldr	r2, [pc, #84]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 800358e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003590:	212c      	movs	r1, #44	@ 0x2c
 8003592:	fb01 f303 	mul.w	r3, r1, r3
 8003596:	4413      	add	r3, r2
 8003598:	3320      	adds	r3, #32
 800359a:	2203      	movs	r2, #3
 800359c:	701a      	strb	r2, [r3, #0]
					adsrs[voice_idx].step_val = 0.0f;
 800359e:	4a11      	ldr	r2, [pc, #68]	@ (80035e4 <Calc_Wave_LUT+0x338>)
 80035a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035a2:	212c      	movs	r1, #44	@ 0x2c
 80035a4:	fb01 f303 	mul.w	r3, r1, r3
 80035a8:	4413      	add	r3, r2
 80035aa:	3328      	adds	r3, #40	@ 0x28
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	601a      	str	r2, [r3, #0]
				break;
 80035b2:	e05d      	b.n	8003670 <Calc_Wave_LUT+0x3c4>
 80035b4:	2000009e 	.word	0x2000009e
 80035b8:	42480000 	.word	0x42480000
 80035bc:	45fa0000 	.word	0x45fa0000
 80035c0:	2000004c 	.word	0x2000004c
 80035c4:	2000009f 	.word	0x2000009f
 80035c8:	3dcccccd 	.word	0x3dcccccd
 80035cc:	20000048 	.word	0x20000048
 80035d0:	20000050 	.word	0x20000050
 80035d4:	0800f138 	.word	0x0800f138
 80035d8:	20003fb4 	.word	0x20003fb4
 80035dc:	20003fb8 	.word	0x20003fb8
 80035e0:	472c4400 	.word	0x472c4400
 80035e4:	20003f2c 	.word	0x20003f2c
 80035e8:	20000044 	.word	0x20000044
 80035ec:	20003f20 	.word	0x20003f20

			case ADSR_SUSTAIN:
				break;

			case ADSR_RELEASE:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 80035f0:	4a9d      	ldr	r2, [pc, #628]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 80035f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035f4:	212c      	movs	r1, #44	@ 0x2c
 80035f6:	fb01 f303 	mul.w	r3, r1, r3
 80035fa:	4413      	add	r3, r2
 80035fc:	3324      	adds	r3, #36	@ 0x24
 80035fe:	ed93 7a00 	vldr	s14, [r3]
 8003602:	4a99      	ldr	r2, [pc, #612]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 8003604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003606:	212c      	movs	r1, #44	@ 0x2c
 8003608:	fb01 f303 	mul.w	r3, r1, r3
 800360c:	4413      	add	r3, r2
 800360e:	3328      	adds	r3, #40	@ 0x28
 8003610:	edd3 7a00 	vldr	s15, [r3]
 8003614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003618:	4a93      	ldr	r2, [pc, #588]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 800361a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800361c:	212c      	movs	r1, #44	@ 0x2c
 800361e:	fb01 f303 	mul.w	r3, r1, r3
 8003622:	4413      	add	r3, r2
 8003624:	3324      	adds	r3, #36	@ 0x24
 8003626:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level <= 0.0f) {
 800362a:	4a8f      	ldr	r2, [pc, #572]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 800362c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362e:	212c      	movs	r1, #44	@ 0x2c
 8003630:	fb01 f303 	mul.w	r3, r1, r3
 8003634:	4413      	add	r3, r2
 8003636:	3324      	adds	r3, #36	@ 0x24
 8003638:	edd3 7a00 	vldr	s15, [r3]
 800363c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003644:	d900      	bls.n	8003648 <Calc_Wave_LUT+0x39c>
					adsrs[voice_idx].current_level = 0.0f;
					adsrs[voice_idx].state = ADSR_IDLE;
//					printf("ADSR_RELEASE to idle\n");
				}
				break;
 8003646:	e012      	b.n	800366e <Calc_Wave_LUT+0x3c2>
					adsrs[voice_idx].current_level = 0.0f;
 8003648:	4a87      	ldr	r2, [pc, #540]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 800364a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800364c:	212c      	movs	r1, #44	@ 0x2c
 800364e:	fb01 f303 	mul.w	r3, r1, r3
 8003652:	4413      	add	r3, r2
 8003654:	3324      	adds	r3, #36	@ 0x24
 8003656:	f04f 0200 	mov.w	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_IDLE;
 800365c:	4a82      	ldr	r2, [pc, #520]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 800365e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003660:	212c      	movs	r1, #44	@ 0x2c
 8003662:	fb01 f303 	mul.w	r3, r1, r3
 8003666:	4413      	add	r3, r2
 8003668:	3320      	adds	r3, #32
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]
				break;
 800366e:	bf00      	nop
			}

			// --- [2]   0 ---
			if (adsrs[voice_idx].current_level <= 0.0001f) {
 8003670:	4a7d      	ldr	r2, [pc, #500]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 8003672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003674:	212c      	movs	r1, #44	@ 0x2c
 8003676:	fb01 f303 	mul.w	r3, r1, r3
 800367a:	4413      	add	r3, r2
 800367c:	3324      	adds	r3, #36	@ 0x24
 800367e:	edd3 7a00 	vldr	s15, [r3]
 8003682:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 800386c <Calc_Wave_LUT+0x5c0>
 8003686:	eef4 7ac7 	vcmpe.f32	s15, s14
 800368a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368e:	d813      	bhi.n	80036b8 <Calc_Wave_LUT+0x40c>

				adsrs[voice_idx].phase_accumulator += tuning_word;
 8003690:	4a75      	ldr	r2, [pc, #468]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 8003692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003694:	212c      	movs	r1, #44	@ 0x2c
 8003696:	fb01 f303 	mul.w	r3, r1, r3
 800369a:	4413      	add	r3, r2
 800369c:	3308      	adds	r3, #8
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	4b73      	ldr	r3, [pc, #460]	@ (8003870 <Calc_Wave_LUT+0x5c4>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	441a      	add	r2, r3
 80036a6:	4970      	ldr	r1, [pc, #448]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 80036a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036aa:	202c      	movs	r0, #44	@ 0x2c
 80036ac:	fb00 f303 	mul.w	r3, r0, r3
 80036b0:	440b      	add	r3, r1
 80036b2:	3308      	adds	r3, #8
 80036b4:	601a      	str	r2, [r3, #0]
				continue;
 80036b6:	e03a      	b.n	800372e <Calc_Wave_LUT+0x482>
			}

			// --- [3]   + ADSR ---
			uint32_t index = adsrs[voice_idx].phase_accumulator >> LUT_SHIFT;
 80036b8:	4a6b      	ldr	r2, [pc, #428]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 80036ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036bc:	212c      	movs	r1, #44	@ 0x2c
 80036be:	fb01 f303 	mul.w	r3, r1, r3
 80036c2:	4413      	add	r3, r2
 80036c4:	3308      	adds	r3, #8
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	0d9b      	lsrs	r3, r3, #22
 80036ca:	613b      	str	r3, [r7, #16]
			adsrs[voice_idx].phase_accumulator += tuning_word;
 80036cc:	4a66      	ldr	r2, [pc, #408]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 80036ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d0:	212c      	movs	r1, #44	@ 0x2c
 80036d2:	fb01 f303 	mul.w	r3, r1, r3
 80036d6:	4413      	add	r3, r2
 80036d8:	3308      	adds	r3, #8
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	4b64      	ldr	r3, [pc, #400]	@ (8003870 <Calc_Wave_LUT+0x5c4>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	441a      	add	r2, r3
 80036e2:	4961      	ldr	r1, [pc, #388]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 80036e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e6:	202c      	movs	r0, #44	@ 0x2c
 80036e8:	fb00 f303 	mul.w	r3, r0, r3
 80036ec:	440b      	add	r3, r1
 80036ee:	3308      	adds	r3, #8
 80036f0:	601a      	str	r2, [r3, #0]

			int16_t raw_val = current_lut[index];
 80036f2:	4b60      	ldr	r3, [pc, #384]	@ (8003874 <Calc_Wave_LUT+0x5c8>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	4413      	add	r3, r2
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	81fb      	strh	r3, [r7, #14]
			s += (float) raw_val * adsrs[voice_idx].current_level; // float 
 8003700:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003704:	ee07 3a90 	vmov	s15, r3
 8003708:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800370c:	4a56      	ldr	r2, [pc, #344]	@ (8003868 <Calc_Wave_LUT+0x5bc>)
 800370e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003710:	212c      	movs	r1, #44	@ 0x2c
 8003712:	fb01 f303 	mul.w	r3, r1, r3
 8003716:	4413      	add	r3, r2
 8003718:	3324      	adds	r3, #36	@ 0x24
 800371a:	edd3 7a00 	vldr	s15, [r3]
 800371e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003722:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800372a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 800372e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003730:	3301      	adds	r3, #1
 8003732:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003736:	2b02      	cmp	r3, #2
 8003738:	f77f ae47 	ble.w	80033ca <Calc_Wave_LUT+0x11e>

		}
		// --- [4]  IIR   ---
		float x = s / 32768.0f;
 800373c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003740:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8003878 <Calc_Wave_LUT+0x5cc>
 8003744:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003748:	edc7 7a07 	vstr	s15, [r7, #28]
		float y = biquad_process(&lpf, x);
 800374c:	ed97 0a07 	vldr	s0, [r7, #28]
 8003750:	484a      	ldr	r0, [pc, #296]	@ (800387c <Calc_Wave_LUT+0x5d0>)
 8003752:	f7fe fbb7 	bl	8001ec4 <biquad_process>
 8003756:	ed87 0a06 	vstr	s0, [r7, #24]

		float out_f = y * enc_val;
 800375a:	4b49      	ldr	r3, [pc, #292]	@ (8003880 <Calc_Wave_LUT+0x5d4>)
 800375c:	edd3 7a00 	vldr	s15, [r3]
 8003760:	ed97 7a06 	vldr	s14, [r7, #24]
 8003764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003768:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		if (out_f > 32767.0f)
 800376c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003770:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003884 <Calc_Wave_LUT+0x5d8>
 8003774:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800377c:	dd01      	ble.n	8003782 <Calc_Wave_LUT+0x4d6>
			out_f = 32767.0f;
 800377e:	4b42      	ldr	r3, [pc, #264]	@ (8003888 <Calc_Wave_LUT+0x5dc>)
 8003780:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (out_f < -32768.0f)
 8003782:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003786:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800388c <Calc_Wave_LUT+0x5e0>
 800378a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800378e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003792:	d502      	bpl.n	800379a <Calc_Wave_LUT+0x4ee>
			out_f = -32768.0f;
 8003794:	f04f 4347 	mov.w	r3, #3338665984	@ 0xc7000000
 8003798:	62bb      	str	r3, [r7, #40]	@ 0x28

		int16_t out = (int16_t) out_f / 2;
 800379a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800379e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037a2:	ee17 3a90 	vmov	r3, s15
 80037a6:	b21b      	sxth	r3, r3
 80037a8:	0fda      	lsrs	r2, r3, #31
 80037aa:	4413      	add	r3, r2
 80037ac:	105b      	asrs	r3, r3, #1
 80037ae:	82fb      	strh	r3, [r7, #22]

		buffer[i] += out;
 80037b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	4413      	add	r3, r2
 80037b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037bc:	b29a      	uxth	r2, r3
 80037be:	8afb      	ldrh	r3, [r7, #22]
 80037c0:	4413      	add	r3, r2
 80037c2:	b299      	uxth	r1, r3
 80037c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	b20a      	sxth	r2, r1
 80037ce:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] += out;
 80037d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d2:	3301      	adds	r3, #1
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	4413      	add	r3, r2
 80037da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037de:	b29a      	uxth	r2, r3
 80037e0:	8afb      	ldrh	r3, [r7, #22]
 80037e2:	4413      	add	r3, r2
 80037e4:	b299      	uxth	r1, r3
 80037e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e8:	3301      	adds	r3, #1
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	4413      	add	r3, r2
 80037f0:	b20a      	sxth	r2, r1
 80037f2:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < length; i += 2) {
 80037f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f6:	3302      	adds	r3, #2
 80037f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80037fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	429a      	cmp	r2, r3
 8003800:	f6ff add0 	blt.w	80033a4 <Calc_Wave_LUT+0xf8>

	}
	int capture_len = (length / 2); //    
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	0fda      	lsrs	r2, r3, #31
 8003808:	4413      	add	r3, r2
 800380a:	105b      	asrs	r3, r3, #1
 800380c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (capture_len > VIS_BUF_SIZE)
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	2bf0      	cmp	r3, #240	@ 0xf0
 8003812:	dd01      	ble.n	8003818 <Calc_Wave_LUT+0x56c>
		capture_len = VIS_BUF_SIZE;
 8003814:	23f0      	movs	r3, #240	@ 0xf0
 8003816:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int k = 0; k < capture_len; k++) {
 8003818:	2300      	movs	r3, #0
 800381a:	623b      	str	r3, [r7, #32]
 800381c:	e00c      	b.n	8003838 <Calc_Wave_LUT+0x58c>
		// buffer[2*k] Left , buffer[2*k+1] Right 
		//  Left .
		g_vis_buffer[k] = buffer[2 * k];
 800381e:	6a3b      	ldr	r3, [r7, #32]
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	4413      	add	r3, r2
 8003826:	f9b3 1000 	ldrsh.w	r1, [r3]
 800382a:	4a19      	ldr	r2, [pc, #100]	@ (8003890 <Calc_Wave_LUT+0x5e4>)
 800382c:	6a3b      	ldr	r3, [r7, #32]
 800382e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int k = 0; k < capture_len; k++) {
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	3301      	adds	r3, #1
 8003836:	623b      	str	r3, [r7, #32]
 8003838:	6a3a      	ldr	r2, [r7, #32]
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	429a      	cmp	r2, r3
 800383e:	dbee      	blt.n	800381e <Calc_Wave_LUT+0x572>
	}

	static uint8_t frame_skip = 0;

	//  4 1 UI   ( 30~40 FPS )
	frame_skip++;
 8003840:	4b14      	ldr	r3, [pc, #80]	@ (8003894 <Calc_Wave_LUT+0x5e8>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	3301      	adds	r3, #1
 8003846:	b2da      	uxtb	r2, r3
 8003848:	4b12      	ldr	r3, [pc, #72]	@ (8003894 <Calc_Wave_LUT+0x5e8>)
 800384a:	701a      	strb	r2, [r3, #0]
	if (frame_skip > 3) {
 800384c:	4b11      	ldr	r3, [pc, #68]	@ (8003894 <Calc_Wave_LUT+0x5e8>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b03      	cmp	r3, #3
 8003852:	d905      	bls.n	8003860 <Calc_Wave_LUT+0x5b4>
		frame_skip = 0;
 8003854:	4b0f      	ldr	r3, [pc, #60]	@ (8003894 <Calc_Wave_LUT+0x5e8>)
 8003856:	2200      	movs	r2, #0
 8003858:	701a      	strb	r2, [r3, #0]
		g_ui_dirty.wave_graph = 1; // "UI,  !"
 800385a:	4b0f      	ldr	r3, [pc, #60]	@ (8003898 <Calc_Wave_LUT+0x5ec>)
 800385c:	2201      	movs	r2, #1
 800385e:	70da      	strb	r2, [r3, #3]
	}
}
 8003860:	bf00      	nop
 8003862:	3738      	adds	r7, #56	@ 0x38
 8003864:	46bd      	mov	sp, r7
 8003866:	bdb0      	pop	{r4, r5, r7, pc}
 8003868:	20003f2c 	.word	0x20003f2c
 800386c:	38d1b717 	.word	0x38d1b717
 8003870:	20003f20 	.word	0x20003f20
 8003874:	20000040 	.word	0x20000040
 8003878:	47000000 	.word	0x47000000
 800387c:	20003fb8 	.word	0x20003fb8
 8003880:	20003f28 	.word	0x20003f28
 8003884:	46fffe00 	.word	0x46fffe00
 8003888:	46fffe00 	.word	0x46fffe00
 800388c:	c7000000 	.word	0xc7000000
 8003890:	20000538 	.word	0x20000538
 8003894:	20003fdc 	.word	0x20003fdc
 8003898:	20000084 	.word	0x20000084

0800389c <StartAudioTask>:
void StartAudioTask(void *argument) {
 800389c:	b5b0      	push	{r4, r5, r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]

	audioTaskHandle = xTaskGetCurrentTaskHandle();
 80038a4:	f006 fcd0 	bl	800a248 <xTaskGetCurrentTaskHandle>
 80038a8:	4603      	mov	r3, r0
 80038aa:	4a2a      	ldr	r2, [pc, #168]	@ (8003954 <StartAudioTask+0xb8>)
 80038ac:	6013      	str	r3, [r2, #0]

	for (int i = 0; i < MAX_VOICES; i++) {
 80038ae:	2300      	movs	r3, #0
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	e013      	b.n	80038dc <StartAudioTask+0x40>
		adsrs[i] = basic_adsr;
 80038b4:	4a28      	ldr	r2, [pc, #160]	@ (8003958 <StartAudioTask+0xbc>)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	212c      	movs	r1, #44	@ 0x2c
 80038ba:	fb01 f303 	mul.w	r3, r1, r3
 80038be:	4413      	add	r3, r2
 80038c0:	4a26      	ldr	r2, [pc, #152]	@ (800395c <StartAudioTask+0xc0>)
 80038c2:	461c      	mov	r4, r3
 80038c4:	4615      	mov	r5, r2
 80038c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for (int i = 0; i < MAX_VOICES; i++) {
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	3301      	adds	r3, #1
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b02      	cmp	r3, #2
 80038e0:	dde8      	ble.n	80038b4 <StartAudioTask+0x18>
	}

	Init_All_LUTs();
 80038e2:	f7ff fbf1 	bl	80030c8 <Init_All_LUTs>

	Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE);
 80038e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80038ea:	481d      	ldr	r0, [pc, #116]	@ (8003960 <StartAudioTask+0xc4>)
 80038ec:	f7ff fcde 	bl	80032ac <Calc_Wave_LUT>

	HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) i2s_buffer, BUFFER_SIZE);
 80038f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80038f4:	491a      	ldr	r1, [pc, #104]	@ (8003960 <StartAudioTask+0xc4>)
 80038f6:	481b      	ldr	r0, [pc, #108]	@ (8003964 <StartAudioTask+0xc8>)
 80038f8:	f002 fb62 	bl	8005fc0 <HAL_I2S_Transmit_DMA>
	uint32_t ulNotificationValue;

	//  

	for (;;) {
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 80038fc:	f107 0208 	add.w	r2, r7, #8
 8003900:	f04f 33ff 	mov.w	r3, #4294967295
 8003904:	f04f 31ff 	mov.w	r1, #4294967295
 8003908:	2000      	movs	r0, #0
 800390a:	f006 fe3b 	bl	800a584 <xTaskNotifyWait>

		enc_val = (SOUND_MAX / 100.0f) * (float) g_ui_vol;
 800390e:	4b16      	ldr	r3, [pc, #88]	@ (8003968 <StartAudioTask+0xcc>)
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	b2db      	uxtb	r3, r3
 8003914:	ee07 3a90 	vmov	s15, r3
 8003918:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800391c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800396c <StartAudioTask+0xd0>
 8003920:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003924:	4b12      	ldr	r3, [pc, #72]	@ (8003970 <StartAudioTask+0xd4>)
 8003926:	edc3 7a00 	vstr	s15, [r3]

		if ((ulNotificationValue & 0x01) != 0) {
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d004      	beq.n	800393e <StartAudioTask+0xa2>
			Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE / 2); //  
 8003934:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003938:	4809      	ldr	r0, [pc, #36]	@ (8003960 <StartAudioTask+0xc4>)
 800393a:	f7ff fcb7 	bl	80032ac <Calc_Wave_LUT>
		}

		if ((ulNotificationValue & 0x02) != 0) {
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0d9      	beq.n	80038fc <StartAudioTask+0x60>
			Calc_Wave_LUT(&i2s_buffer[BUFFER_SIZE / 2], BUFFER_SIZE / 2); //  
 8003948:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800394c:	4809      	ldr	r0, [pc, #36]	@ (8003974 <StartAudioTask+0xd8>)
 800394e:	f7ff fcad 	bl	80032ac <Calc_Wave_LUT>
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 8003952:	e7d3      	b.n	80038fc <StartAudioTask+0x60>
 8003954:	20003f24 	.word	0x20003f24
 8003958:	20003f2c 	.word	0x20003f2c
 800395c:	20000054 	.word	0x20000054
 8003960:	20000720 	.word	0x20000720
 8003964:	200002dc 	.word	0x200002dc
 8003968:	2000009d 	.word	0x2000009d
 800396c:	43a3d5c3 	.word	0x43a3d5c3
 8003970:	20003f28 	.word	0x20003f28
 8003974:	20001720 	.word	0x20001720

08003978 <HAL_I2S_TxHalfCpltCallback>:
		}
	}
}

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8003978:	b580      	push	{r7, lr}
 800397a:	b086      	sub	sp, #24
 800397c:	af02      	add	r7, sp, #8
 800397e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003980:	2300      	movs	r3, #0
 8003982:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8003984:	4b0e      	ldr	r3, [pc, #56]	@ (80039c0 <HAL_I2S_TxHalfCpltCallback+0x48>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d014      	beq.n	80039b6 <HAL_I2S_TxHalfCpltCallback+0x3e>
		//    (Bit 0 )
		xTaskNotifyFromISR(audioTaskHandle, 0x01, eSetBits,
 800398c:	4b0c      	ldr	r3, [pc, #48]	@ (80039c0 <HAL_I2S_TxHalfCpltCallback+0x48>)
 800398e:	6818      	ldr	r0, [r3, #0]
 8003990:	f107 030c 	add.w	r3, r7, #12
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	2300      	movs	r3, #0
 8003998:	2201      	movs	r2, #1
 800399a:	2101      	movs	r1, #1
 800399c:	f006 fe52 	bl	800a644 <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //    
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d007      	beq.n	80039b6 <HAL_I2S_TxHalfCpltCallback+0x3e>
 80039a6:	4b07      	ldr	r3, [pc, #28]	@ (80039c4 <HAL_I2S_TxHalfCpltCallback+0x4c>)
 80039a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	f3bf 8f4f 	dsb	sy
 80039b2:	f3bf 8f6f 	isb	sy
	}
}
 80039b6:	bf00      	nop
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20003f24 	.word	0x20003f24
 80039c4:	e000ed04 	.word	0xe000ed04

080039c8 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af02      	add	r7, sp, #8
 80039ce:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 80039d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a10 <HAL_I2S_TxCpltCallback+0x48>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d014      	beq.n	8003a06 <HAL_I2S_TxCpltCallback+0x3e>
		//    (Bit 1 )
		xTaskNotifyFromISR(audioTaskHandle, 0x02, eSetBits,
 80039dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a10 <HAL_I2S_TxCpltCallback+0x48>)
 80039de:	6818      	ldr	r0, [r3, #0]
 80039e0:	f107 030c 	add.w	r3, r7, #12
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	2300      	movs	r3, #0
 80039e8:	2201      	movs	r2, #1
 80039ea:	2102      	movs	r1, #2
 80039ec:	f006 fe2a 	bl	800a644 <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d007      	beq.n	8003a06 <HAL_I2S_TxCpltCallback+0x3e>
 80039f6:	4b07      	ldr	r3, [pc, #28]	@ (8003a14 <HAL_I2S_TxCpltCallback+0x4c>)
 80039f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	f3bf 8f4f 	dsb	sy
 8003a02:	f3bf 8f6f 	isb	sy
	}
}
 8003a06:	bf00      	nop
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20003f24 	.word	0x20003f24
 8003a14:	e000ed04 	.word	0xe000ed04

08003a18 <InitTasks>:

void InitTasks(void) {
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af02      	add	r7, sp, #8
	xTaskCreate(StartAudioTask, "AudioTask", 256, NULL, 52, &audioTaskHandle);
 8003a1e:	4b07      	ldr	r3, [pc, #28]	@ (8003a3c <InitTasks+0x24>)
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	2334      	movs	r3, #52	@ 0x34
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	2300      	movs	r3, #0
 8003a28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a2c:	4904      	ldr	r1, [pc, #16]	@ (8003a40 <InitTasks+0x28>)
 8003a2e:	4805      	ldr	r0, [pc, #20]	@ (8003a44 <InitTasks+0x2c>)
 8003a30:	f005 fe12 	bl	8009658 <xTaskCreate>
}
 8003a34:	bf00      	nop
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20003f24 	.word	0x20003f24
 8003a40:	0800f140 	.word	0x0800f140
 8003a44:	0800389d 	.word	0x0800389d

08003a48 <Test>:

void Test(void) {
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
//	// 5. (G4)
//	target_freq = FREQ_G4;
//	NoteOn();
//	vTaskDelay(pdMS_TO_TICKS(1000));
//	NoteOff();
	vTaskDelay(pdMS_TO_TICKS(1000));
 8003a4c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a50:	f005 ff60 	bl	8009914 <vTaskDelay>
}
 8003a54:	bf00      	nop
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a5e:	2300      	movs	r3, #0
 8003a60:	607b      	str	r3, [r7, #4]
 8003a62:	4b12      	ldr	r3, [pc, #72]	@ (8003aac <HAL_MspInit+0x54>)
 8003a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a66:	4a11      	ldr	r2, [pc, #68]	@ (8003aac <HAL_MspInit+0x54>)
 8003a68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003aac <HAL_MspInit+0x54>)
 8003a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a76:	607b      	str	r3, [r7, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	603b      	str	r3, [r7, #0]
 8003a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003aac <HAL_MspInit+0x54>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a82:	4a0a      	ldr	r2, [pc, #40]	@ (8003aac <HAL_MspInit+0x54>)
 8003a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a8a:	4b08      	ldr	r3, [pc, #32]	@ (8003aac <HAL_MspInit+0x54>)
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a92:	603b      	str	r3, [r7, #0]
 8003a94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a96:	2200      	movs	r2, #0
 8003a98:	210f      	movs	r1, #15
 8003a9a:	f06f 0001 	mvn.w	r0, #1
 8003a9e:	f001 fbe7 	bl	8005270 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003aa2:	bf00      	nop
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40023800 	.word	0x40023800

08003ab0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b090      	sub	sp, #64	@ 0x40
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	609a      	str	r2, [r3, #8]
 8003ac4:	60da      	str	r2, [r3, #12]
 8003ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ac8:	f107 0314 	add.w	r3, r7, #20
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	605a      	str	r2, [r3, #4]
 8003ad2:	609a      	str	r2, [r3, #8]
 8003ad4:	60da      	str	r2, [r3, #12]
 8003ad6:	611a      	str	r2, [r3, #16]
 8003ad8:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI1)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a3f      	ldr	r2, [pc, #252]	@ (8003bdc <HAL_I2S_MspInit+0x12c>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d176      	bne.n	8003bd2 <HAL_I2S_MspInit+0x122>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003ae8:	23c0      	movs	r3, #192	@ 0xc0
 8003aea:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8003aec:	2310      	movs	r3, #16
 8003aee:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003af0:	2302      	movs	r3, #2
 8003af2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003af4:	f107 0314 	add.w	r3, r7, #20
 8003af8:	4618      	mov	r0, r3
 8003afa:	f003 fb31 	bl	8007160 <HAL_RCCEx_PeriphCLKConfig>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8003b04:	f7fe ffb0 	bl	8002a68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b08:	2300      	movs	r3, #0
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	4b34      	ldr	r3, [pc, #208]	@ (8003be0 <HAL_I2S_MspInit+0x130>)
 8003b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b10:	4a33      	ldr	r2, [pc, #204]	@ (8003be0 <HAL_I2S_MspInit+0x130>)
 8003b12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b16:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b18:	4b31      	ldr	r3, [pc, #196]	@ (8003be0 <HAL_I2S_MspInit+0x130>)
 8003b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b20:	613b      	str	r3, [r7, #16]
 8003b22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b24:	2300      	movs	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	4b2d      	ldr	r3, [pc, #180]	@ (8003be0 <HAL_I2S_MspInit+0x130>)
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2c:	4a2c      	ldr	r2, [pc, #176]	@ (8003be0 <HAL_I2S_MspInit+0x130>)
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b34:	4b2a      	ldr	r3, [pc, #168]	@ (8003be0 <HAL_I2S_MspInit+0x130>)
 8003b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	60fb      	str	r3, [r7, #12]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8003b40:	23b0      	movs	r3, #176	@ 0xb0
 8003b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b44:	2302      	movs	r3, #2
 8003b46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b50:	2305      	movs	r3, #5
 8003b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4822      	ldr	r0, [pc, #136]	@ (8003be4 <HAL_I2S_MspInit+0x134>)
 8003b5c:	f001 ff22 	bl	80059a4 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8003b60:	4b21      	ldr	r3, [pc, #132]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b62:	4a22      	ldr	r2, [pc, #136]	@ (8003bec <HAL_I2S_MspInit+0x13c>)
 8003b64:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8003b66:	4b20      	ldr	r3, [pc, #128]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b68:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003b6c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b70:	2240      	movs	r2, #64	@ 0x40
 8003b72:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b74:	4b1c      	ldr	r3, [pc, #112]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b80:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b82:	4b19      	ldr	r3, [pc, #100]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b88:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b8a:	4b17      	ldr	r3, [pc, #92]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b90:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8003b92:	4b15      	ldr	r3, [pc, #84]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b98:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b9a:	4b13      	ldr	r3, [pc, #76]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ba0:	4b11      	ldr	r3, [pc, #68]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003ba6:	4810      	ldr	r0, [pc, #64]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003ba8:	f001 fb8c 	bl	80052c4 <HAL_DMA_Init>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 8003bb2:	f7fe ff59 	bl	8002a68 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a0b      	ldr	r2, [pc, #44]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003bba:	639a      	str	r2, [r3, #56]	@ 0x38
 8003bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8003be8 <HAL_I2S_MspInit+0x138>)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	2105      	movs	r1, #5
 8003bc6:	2023      	movs	r0, #35	@ 0x23
 8003bc8:	f001 fb52 	bl	8005270 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003bcc:	2023      	movs	r0, #35	@ 0x23
 8003bce:	f001 fb6b 	bl	80052a8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003bd2:	bf00      	nop
 8003bd4:	3740      	adds	r7, #64	@ 0x40
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	40013000 	.word	0x40013000
 8003be0:	40023800 	.word	0x40023800
 8003be4:	40020000 	.word	0x40020000
 8003be8:	20000324 	.word	0x20000324
 8003bec:	40026440 	.word	0x40026440

08003bf0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b08a      	sub	sp, #40	@ 0x28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf8:	f107 0314 	add.w	r3, r7, #20
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	609a      	str	r2, [r3, #8]
 8003c04:	60da      	str	r2, [r3, #12]
 8003c06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a47      	ldr	r2, [pc, #284]	@ (8003d2c <HAL_SPI_MspInit+0x13c>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	f040 8087 	bne.w	8003d22 <HAL_SPI_MspInit+0x132>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003c14:	2300      	movs	r3, #0
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	4b45      	ldr	r3, [pc, #276]	@ (8003d30 <HAL_SPI_MspInit+0x140>)
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1c:	4a44      	ldr	r2, [pc, #272]	@ (8003d30 <HAL_SPI_MspInit+0x140>)
 8003c1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c22:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c24:	4b42      	ldr	r3, [pc, #264]	@ (8003d30 <HAL_SPI_MspInit+0x140>)
 8003c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c2c:	613b      	str	r3, [r7, #16]
 8003c2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]
 8003c34:	4b3e      	ldr	r3, [pc, #248]	@ (8003d30 <HAL_SPI_MspInit+0x140>)
 8003c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c38:	4a3d      	ldr	r2, [pc, #244]	@ (8003d30 <HAL_SPI_MspInit+0x140>)
 8003c3a:	f043 0302 	orr.w	r3, r3, #2
 8003c3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c40:	4b3b      	ldr	r3, [pc, #236]	@ (8003d30 <HAL_SPI_MspInit+0x140>)
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003c4c:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8003c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c52:	2302      	movs	r3, #2
 8003c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c56:	2300      	movs	r3, #0
 8003c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003c5e:	2305      	movs	r3, #5
 8003c60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c62:	f107 0314 	add.w	r3, r7, #20
 8003c66:	4619      	mov	r1, r3
 8003c68:	4832      	ldr	r0, [pc, #200]	@ (8003d34 <HAL_SPI_MspInit+0x144>)
 8003c6a:	f001 fe9b 	bl	80059a4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8003c6e:	4b32      	ldr	r3, [pc, #200]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c70:	4a32      	ldr	r2, [pc, #200]	@ (8003d3c <HAL_SPI_MspInit+0x14c>)
 8003c72:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003c74:	4b30      	ldr	r3, [pc, #192]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c7c:	2240      	movs	r2, #64	@ 0x40
 8003c7e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c80:	4b2d      	ldr	r3, [pc, #180]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c86:	4b2c      	ldr	r3, [pc, #176]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c8c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c94:	4b28      	ldr	r3, [pc, #160]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003c9a:	4b27      	ldr	r3, [pc, #156]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ca0:	4b25      	ldr	r3, [pc, #148]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ca6:	4b24      	ldr	r3, [pc, #144]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003cac:	4822      	ldr	r0, [pc, #136]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003cae:	f001 fb09 	bl	80052c4 <HAL_DMA_Init>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003cb8:	f7fe fed6 	bl	8002a68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003cc0:	649a      	str	r2, [r3, #72]	@ 0x48
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <HAL_SPI_MspInit+0x148>)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cca:	4a1e      	ldr	r2, [pc, #120]	@ (8003d44 <HAL_SPI_MspInit+0x154>)
 8003ccc:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8003cce:	4b1c      	ldr	r3, [pc, #112]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cda:	4b19      	ldr	r3, [pc, #100]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ce0:	4b17      	ldr	r3, [pc, #92]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003ce2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ce6:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ce8:	4b15      	ldr	r3, [pc, #84]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cee:	4b14      	ldr	r3, [pc, #80]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003cf4:	4b12      	ldr	r3, [pc, #72]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003cfa:	4b11      	ldr	r3, [pc, #68]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d00:	4b0f      	ldr	r3, [pc, #60]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003d06:	480e      	ldr	r0, [pc, #56]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003d08:	f001 fadc 	bl	80052c4 <HAL_DMA_Init>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <HAL_SPI_MspInit+0x126>
    {
      Error_Handler();
 8003d12:	f7fe fea9 	bl	8002a68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a09      	ldr	r2, [pc, #36]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003d1a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003d1c:	4a08      	ldr	r2, [pc, #32]	@ (8003d40 <HAL_SPI_MspInit+0x150>)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003d22:	bf00      	nop
 8003d24:	3728      	adds	r7, #40	@ 0x28
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40003800 	.word	0x40003800
 8003d30:	40023800 	.word	0x40023800
 8003d34:	40020400 	.word	0x40020400
 8003d38:	200003dc 	.word	0x200003dc
 8003d3c:	40026070 	.word	0x40026070
 8003d40:	2000043c 	.word	0x2000043c
 8003d44:	40026058 	.word	0x40026058

08003d48 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b08c      	sub	sp, #48	@ 0x30
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d50:	f107 031c 	add.w	r3, r7, #28
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]
 8003d58:	605a      	str	r2, [r3, #4]
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	60da      	str	r2, [r3, #12]
 8003d5e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a32      	ldr	r2, [pc, #200]	@ (8003e30 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d12c      	bne.n	8003dc4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	4b31      	ldr	r3, [pc, #196]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	4a30      	ldr	r2, [pc, #192]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d74:	f043 0304 	orr.w	r3, r3, #4
 8003d78:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	61bb      	str	r3, [r7, #24]
 8003d84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d86:	2300      	movs	r3, #0
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	4a29      	ldr	r2, [pc, #164]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d90:	f043 0302 	orr.w	r3, r3, #2
 8003d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d96:	4b27      	ldr	r3, [pc, #156]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = Rotary1_S1_Pin|Rotary1_S2_Pin;
 8003da2:	23c0      	movs	r3, #192	@ 0xc0
 8003da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003da6:	2302      	movs	r3, #2
 8003da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003daa:	2300      	movs	r3, #0
 8003dac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dae:	2300      	movs	r3, #0
 8003db0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003db2:	2302      	movs	r3, #2
 8003db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003db6:	f107 031c 	add.w	r3, r7, #28
 8003dba:	4619      	mov	r1, r3
 8003dbc:	481e      	ldr	r0, [pc, #120]	@ (8003e38 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003dbe:	f001 fdf1 	bl	80059a4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003dc2:	e030      	b.n	8003e26 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a1c      	ldr	r2, [pc, #112]	@ (8003e3c <HAL_TIM_Encoder_MspInit+0xf4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d12b      	bne.n	8003e26 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003dce:	2300      	movs	r3, #0
 8003dd0:	613b      	str	r3, [r7, #16]
 8003dd2:	4b18      	ldr	r3, [pc, #96]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	4a17      	ldr	r2, [pc, #92]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003dd8:	f043 0308 	orr.w	r3, r3, #8
 8003ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dde:	4b15      	ldr	r3, [pc, #84]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de2:	f003 0308 	and.w	r3, r3, #8
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dea:	2300      	movs	r3, #0
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	4b11      	ldr	r3, [pc, #68]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df2:	4a10      	ldr	r2, [pc, #64]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003df4:	f043 0301 	orr.w	r3, r3, #1
 8003df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8003e34 <HAL_TIM_Encoder_MspInit+0xec>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Rotary2_S1_Pin|Rotary2_S2_Pin;
 8003e06:	2303      	movs	r3, #3
 8003e08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e12:	2300      	movs	r3, #0
 8003e14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003e16:	2302      	movs	r3, #2
 8003e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e1a:	f107 031c 	add.w	r3, r7, #28
 8003e1e:	4619      	mov	r1, r3
 8003e20:	4807      	ldr	r0, [pc, #28]	@ (8003e40 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003e22:	f001 fdbf 	bl	80059a4 <HAL_GPIO_Init>
}
 8003e26:	bf00      	nop
 8003e28:	3730      	adds	r7, #48	@ 0x30
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	40000800 	.word	0x40000800
 8003e34:	40023800 	.word	0x40023800
 8003e38:	40020400 	.word	0x40020400
 8003e3c:	40000c00 	.word	0x40000c00
 8003e40:	40020000 	.word	0x40020000

08003e44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08c      	sub	sp, #48	@ 0x30
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003e54:	2300      	movs	r3, #0
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	4b2e      	ldr	r3, [pc, #184]	@ (8003f14 <HAL_InitTick+0xd0>)
 8003e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5c:	4a2d      	ldr	r2, [pc, #180]	@ (8003f14 <HAL_InitTick+0xd0>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e64:	4b2b      	ldr	r3, [pc, #172]	@ (8003f14 <HAL_InitTick+0xd0>)
 8003e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003e70:	f107 020c 	add.w	r2, r7, #12
 8003e74:	f107 0310 	add.w	r3, r7, #16
 8003e78:	4611      	mov	r1, r2
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f003 f93e 	bl	80070fc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003e80:	f003 f928 	bl	80070d4 <HAL_RCC_GetPCLK2Freq>
 8003e84:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e88:	4a23      	ldr	r2, [pc, #140]	@ (8003f18 <HAL_InitTick+0xd4>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	0c9b      	lsrs	r3, r3, #18
 8003e90:	3b01      	subs	r3, #1
 8003e92:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003e94:	4b21      	ldr	r3, [pc, #132]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003e96:	4a22      	ldr	r2, [pc, #136]	@ (8003f20 <HAL_InitTick+0xdc>)
 8003e98:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003e9a:	4b20      	ldr	r3, [pc, #128]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003e9c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ea0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eae:	4b1b      	ldr	r3, [pc, #108]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003eb4:	4b19      	ldr	r3, [pc, #100]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003eba:	4818      	ldr	r0, [pc, #96]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003ebc:	f003 fe9e 	bl	8007bfc <HAL_TIM_Base_Init>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003ec6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d11b      	bne.n	8003f06 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003ece:	4813      	ldr	r0, [pc, #76]	@ (8003f1c <HAL_InitTick+0xd8>)
 8003ed0:	f003 feee 	bl	8007cb0 <HAL_TIM_Base_Start_IT>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003eda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d111      	bne.n	8003f06 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003ee2:	2019      	movs	r0, #25
 8003ee4:	f001 f9e0 	bl	80052a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b0f      	cmp	r3, #15
 8003eec:	d808      	bhi.n	8003f00 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8003eee:	2200      	movs	r2, #0
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	2019      	movs	r0, #25
 8003ef4:	f001 f9bc 	bl	8005270 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ef8:	4a0a      	ldr	r2, [pc, #40]	@ (8003f24 <HAL_InitTick+0xe0>)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6013      	str	r3, [r2, #0]
 8003efe:	e002      	b.n	8003f06 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003f06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3730      	adds	r7, #48	@ 0x30
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	40023800 	.word	0x40023800
 8003f18:	431bde83 	.word	0x431bde83
 8003f1c:	20003fe0 	.word	0x20003fe0
 8003f20:	40010000 	.word	0x40010000
 8003f24:	200000d0 	.word	0x200000d0

08003f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f2c:	bf00      	nop
 8003f2e:	e7fd      	b.n	8003f2c <NMI_Handler+0x4>

08003f30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f34:	bf00      	nop
 8003f36:	e7fd      	b.n	8003f34 <HardFault_Handler+0x4>

08003f38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f3c:	bf00      	nop
 8003f3e:	e7fd      	b.n	8003f3c <MemManage_Handler+0x4>

08003f40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f44:	bf00      	nop
 8003f46:	e7fd      	b.n	8003f44 <BusFault_Handler+0x4>

08003f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f4c:	bf00      	nop
 8003f4e:	e7fd      	b.n	8003f4c <UsageFault_Handler+0x4>

08003f50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f54:	bf00      	nop
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary2_KEY_Pin);
 8003f62:	2004      	movs	r0, #4
 8003f64:	f001 fed4 	bl	8005d10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003f68:	bf00      	nop
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003f70:	4802      	ldr	r0, [pc, #8]	@ (8003f7c <DMA1_Stream3_IRQHandler+0x10>)
 8003f72:	f001 faad 	bl	80054d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	2000043c 	.word	0x2000043c

08003f80 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003f84:	4802      	ldr	r0, [pc, #8]	@ (8003f90 <DMA1_Stream4_IRQHandler+0x10>)
 8003f86:	f001 faa3 	bl	80054d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	200003dc 	.word	0x200003dc

08003f94 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary1_KEY_Pin);
 8003f98:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003f9c:	f001 feb8 	bl	8005d10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003fa0:	bf00      	nop
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003fa8:	4802      	ldr	r0, [pc, #8]	@ (8003fb4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003faa:	f004 f817 	bl	8007fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	20003fe0 	.word	0x20003fe0

08003fb8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8003fbc:	4802      	ldr	r0, [pc, #8]	@ (8003fc8 <SPI1_IRQHandler+0x10>)
 8003fbe:	f002 f8a3 	bl	8006108 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	200002dc 	.word	0x200002dc

08003fcc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003fd0:	4802      	ldr	r0, [pc, #8]	@ (8003fdc <DMA2_Stream2_IRQHandler+0x10>)
 8003fd2:	f001 fa7d 	bl	80054d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003fd6:	bf00      	nop
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20000324 	.word	0x20000324

08003fe0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  return 1;
 8003fe4:	2301      	movs	r3, #1
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <_kill>:

int _kill(int pid, int sig)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ffa:	f008 fa49 	bl	800c490 <__errno>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2216      	movs	r2, #22
 8004002:	601a      	str	r2, [r3, #0]
  return -1;
 8004004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <_exit>:

void _exit (int status)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004018:	f04f 31ff 	mov.w	r1, #4294967295
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f7ff ffe7 	bl	8003ff0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004022:	bf00      	nop
 8004024:	e7fd      	b.n	8004022 <_exit+0x12>

08004026 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b086      	sub	sp, #24
 800402a:	af00      	add	r7, sp, #0
 800402c:	60f8      	str	r0, [r7, #12]
 800402e:	60b9      	str	r1, [r7, #8]
 8004030:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004032:	2300      	movs	r3, #0
 8004034:	617b      	str	r3, [r7, #20]
 8004036:	e00a      	b.n	800404e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004038:	f3af 8000 	nop.w
 800403c:	4601      	mov	r1, r0
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	60ba      	str	r2, [r7, #8]
 8004044:	b2ca      	uxtb	r2, r1
 8004046:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	3301      	adds	r3, #1
 800404c:	617b      	str	r3, [r7, #20]
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	429a      	cmp	r2, r3
 8004054:	dbf0      	blt.n	8004038 <_read+0x12>
  }

  return len;
 8004056:	687b      	ldr	r3, [r7, #4]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004068:	f04f 33ff 	mov.w	r3, #4294967295
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004088:	605a      	str	r2, [r3, #4]
  return 0;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <_isatty>:

int _isatty(int file)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80040a0:	2301      	movs	r3, #1
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b085      	sub	sp, #20
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3714      	adds	r7, #20
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040d0:	4a14      	ldr	r2, [pc, #80]	@ (8004124 <_sbrk+0x5c>)
 80040d2:	4b15      	ldr	r3, [pc, #84]	@ (8004128 <_sbrk+0x60>)
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040dc:	4b13      	ldr	r3, [pc, #76]	@ (800412c <_sbrk+0x64>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d102      	bne.n	80040ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040e4:	4b11      	ldr	r3, [pc, #68]	@ (800412c <_sbrk+0x64>)
 80040e6:	4a12      	ldr	r2, [pc, #72]	@ (8004130 <_sbrk+0x68>)
 80040e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040ea:	4b10      	ldr	r3, [pc, #64]	@ (800412c <_sbrk+0x64>)
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4413      	add	r3, r2
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d207      	bcs.n	8004108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040f8:	f008 f9ca 	bl	800c490 <__errno>
 80040fc:	4603      	mov	r3, r0
 80040fe:	220c      	movs	r2, #12
 8004100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004102:	f04f 33ff 	mov.w	r3, #4294967295
 8004106:	e009      	b.n	800411c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004108:	4b08      	ldr	r3, [pc, #32]	@ (800412c <_sbrk+0x64>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800410e:	4b07      	ldr	r3, [pc, #28]	@ (800412c <_sbrk+0x64>)
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4413      	add	r3, r2
 8004116:	4a05      	ldr	r2, [pc, #20]	@ (800412c <_sbrk+0x64>)
 8004118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800411a:	68fb      	ldr	r3, [r7, #12]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	20020000 	.word	0x20020000
 8004128:	00000400 	.word	0x00000400
 800412c:	20004028 	.word	0x20004028
 8004130:	20008b80 	.word	0x20008b80

08004134 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004138:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <SystemInit+0x20>)
 800413a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413e:	4a05      	ldr	r2, [pc, #20]	@ (8004154 <SystemInit+0x20>)
 8004140:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004144:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004148:	bf00      	nop
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	e000ed00 	.word	0xe000ed00

08004158 <display_init>:
static void UI_ToggleFilterSelect(void);
static void UI_SelectVolumeMode(void);
static int clampi(int v, int lo, int hi);

// =====  =====
void display_init(void) {
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
//	Generate_Sine_Samples();

	HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_RESET);
 800415c:	2200      	movs	r2, #0
 800415e:	2120      	movs	r1, #32
 8004160:	4808      	ldr	r0, [pc, #32]	@ (8004184 <display_init+0x2c>)
 8004162:	f001 fdbb 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8004166:	2064      	movs	r0, #100	@ 0x64
 8004168:	f000 ffa6 	bl	80050b8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
 800416c:	2201      	movs	r2, #1
 800416e:	2120      	movs	r1, #32
 8004170:	4804      	ldr	r0, [pc, #16]	@ (8004184 <display_init+0x2c>)
 8004172:	f001 fdb3 	bl	8005cdc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8004176:	2064      	movs	r0, #100	@ 0x64
 8004178:	f000 ff9e 	bl	80050b8 <HAL_Delay>

	ILI9341_Init();
 800417c:	f7fd fa08 	bl	8001590 <ILI9341_Init>
}
 8004180:	bf00      	nop
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40020c00 	.word	0x40020c00

08004188 <UI_Init>:

void UI_Init(void) {
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af02      	add	r7, sp, #8
	lcdQueueHandle = xQueueCreate(5, sizeof(uint32_t));
 800418e:	2200      	movs	r2, #0
 8004190:	2104      	movs	r1, #4
 8004192:	2005      	movs	r0, #5
 8004194:	f004 fc57 	bl	8008a46 <xQueueGenericCreate>
 8004198:	4603      	mov	r3, r0
 800419a:	4a0e      	ldr	r2, [pc, #56]	@ (80041d4 <UI_Init+0x4c>)
 800419c:	6013      	str	r3, [r2, #0]
	if (lcdQueueHandle == NULL) {
 800419e:	4b0d      	ldr	r3, [pc, #52]	@ (80041d4 <UI_Init+0x4c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <UI_Init+0x22>
		Error_Handler();
 80041a6:	f7fe fc5f 	bl	8002a68 <Error_Handler>
	}

	BaseType_t result = xTaskCreate(LCD_Task, "LCDTask", 2048,
 80041aa:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <UI_Init+0x50>)
 80041ac:	9301      	str	r3, [sp, #4]
 80041ae:	2301      	movs	r3, #1
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	2300      	movs	r3, #0
 80041b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80041b8:	4908      	ldr	r1, [pc, #32]	@ (80041dc <UI_Init+0x54>)
 80041ba:	4809      	ldr	r0, [pc, #36]	@ (80041e0 <UI_Init+0x58>)
 80041bc:	f005 fa4c 	bl	8009658 <xTaskCreate>
 80041c0:	6078      	str	r0, [r7, #4]
	NULL,
	tskIDLE_PRIORITY + 1, &lcdTaskHandle);

	if (result != pdPASS) {
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d001      	beq.n	80041cc <UI_Init+0x44>
		Error_Handler();
 80041c8:	f7fe fc4e 	bl	8002a68 <Error_Handler>
	}
}
 80041cc:	bf00      	nop
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	20004030 	.word	0x20004030
 80041d8:	2000402c 	.word	0x2000402c
 80041dc:	0800f14c 	.word	0x0800f14c
 80041e0:	08004e4d 	.word	0x08004e4d

080041e4 <draw_main_dashboard>:
//				(uint8_t) (120 + 50 * sin(5.0 * 2 * M_PI * i / 1024.0));
//	}
//}

// =====   =====
static void draw_main_dashboard(void) {
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 80041ea:	2000      	movs	r0, #0
 80041ec:	f7fd fb80 	bl	80018f0 <ILI9341_Fill_Screen>
	vTaskDelay(pdMS_TO_TICKS(10));
 80041f0:	200a      	movs	r0, #10
 80041f2:	f005 fb8f 	bl	8009914 <vTaskDelay>

	ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, GREEN);
 80041f6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	231e      	movs	r3, #30
 80041fe:	22f0      	movs	r2, #240	@ 0xf0
 8004200:	2100      	movs	r1, #0
 8004202:	2000      	movs	r0, #0
 8004204:	f7fc ff6f 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Text("SYSTEM READY", 55, 10, BLACK, 2, GREEN);
 8004208:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800420c:	9301      	str	r3, [sp, #4]
 800420e:	2302      	movs	r3, #2
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	2300      	movs	r3, #0
 8004214:	220a      	movs	r2, #10
 8004216:	2137      	movs	r1, #55	@ 0x37
 8004218:	481c      	ldr	r0, [pc, #112]	@ (800428c <draw_main_dashboard+0xa8>)
 800421a:	f7fd f85d 	bl	80012d8 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("Welcome to", 30, 60, WHITE, 2, BLACK);
 800421e:	2300      	movs	r3, #0
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	2302      	movs	r3, #2
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800422a:	223c      	movs	r2, #60	@ 0x3c
 800422c:	211e      	movs	r1, #30
 800422e:	4818      	ldr	r0, [pc, #96]	@ (8004290 <draw_main_dashboard+0xac>)
 8004230:	f7fd f852 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNTH RTOS", 20, 90, YELLOW, 3, BLACK);
 8004234:	2300      	movs	r3, #0
 8004236:	9301      	str	r3, [sp, #4]
 8004238:	2303      	movs	r3, #3
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8004240:	225a      	movs	r2, #90	@ 0x5a
 8004242:	2114      	movs	r1, #20
 8004244:	4813      	ldr	r0, [pc, #76]	@ (8004294 <draw_main_dashboard+0xb0>)
 8004246:	f7fd f847 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("BLACKPILL", 10, 130, CYAN, 3, BLACK);
 800424a:	2300      	movs	r3, #0
 800424c:	9301      	str	r3, [sp, #4]
 800424e:	2303      	movs	r3, #3
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004256:	2282      	movs	r2, #130	@ 0x82
 8004258:	210a      	movs	r1, #10
 800425a:	480f      	ldr	r0, [pc, #60]	@ (8004298 <draw_main_dashboard+0xb4>)
 800425c:	f7fd f83c 	bl	80012d8 <ILI9341_Draw_Text>

	ILI9341_Draw_Horizontal_Line(20, 180, 200, WHITE);
 8004260:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004264:	22c8      	movs	r2, #200	@ 0xc8
 8004266:	21b4      	movs	r1, #180	@ 0xb4
 8004268:	2014      	movs	r0, #20
 800426a:	f7fd fca3 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Text("Press Button", 60, 195, LIGHTGREY, 1, BLACK);
 800426e:	2300      	movs	r3, #0
 8004270:	9301      	str	r3, [sp, #4]
 8004272:	2301      	movs	r3, #1
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	f24c 6318 	movw	r3, #50712	@ 0xc618
 800427a:	22c3      	movs	r2, #195	@ 0xc3
 800427c:	213c      	movs	r1, #60	@ 0x3c
 800427e:	4807      	ldr	r0, [pc, #28]	@ (800429c <draw_main_dashboard+0xb8>)
 8004280:	f7fd f82a 	bl	80012d8 <ILI9341_Draw_Text>
}
 8004284:	bf00      	nop
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	0800f154 	.word	0x0800f154
 8004290:	0800f164 	.word	0x0800f164
 8004294:	0800f170 	.word	0x0800f170
 8004298:	0800f17c 	.word	0x0800f17c
 800429c:	0800f188 	.word	0x0800f188

080042a0 <draw_adsr_graph>:

// ===== ADSR  =====
static void draw_adsr_graph(void) {
 80042a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042a4:	b0b2      	sub	sp, #200	@ 0xc8
 80042a6:	af02      	add	r7, sp, #8
	int x0 = ADSR_X0, y0 = ADSR_Y0, w = ADSR_W, h = ADSR_H;
 80042a8:	230a      	movs	r3, #10
 80042aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80042ae:	2306      	movs	r3, #6
 80042b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80042b4:	23dc      	movs	r3, #220	@ 0xdc
 80042b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80042ba:	236c      	movs	r3, #108	@ 0x6c
 80042bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	// 
	ILI9341_Draw_Hollow_Rectangle_Coord(ADSR_X0, ADSR_Y0, ADSR_X1, ADSR_Y1,
 80042c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	2371      	movs	r3, #113	@ 0x71
 80042c8:	22e5      	movs	r2, #229	@ 0xe5
 80042ca:	2106      	movs	r1, #6
 80042cc:	200a      	movs	r0, #10
 80042ce:	f7fc fe89 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>
	WHITE);

	// ADSR    
	int wS = w / 4;
 80042d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	da00      	bge.n	80042dc <draw_adsr_graph+0x3c>
 80042da:	3303      	adds	r3, #3
 80042dc:	109b      	asrs	r3, r3, #2
 80042de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	uint32_t A = g_ui_adsr.attack_steps;
 80042e2:	4baf      	ldr	r3, [pc, #700]	@ (80045a0 <draw_adsr_graph+0x300>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	uint32_t D = g_ui_adsr.decay_steps;
 80042ea:	4bad      	ldr	r3, [pc, #692]	@ (80045a0 <draw_adsr_graph+0x300>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	uint32_t R = g_ui_adsr.release_steps;
 80042f2:	4bab      	ldr	r3, [pc, #684]	@ (80045a0 <draw_adsr_graph+0x300>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	uint32_t denom = (A + D + R);
 80042fa:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80042fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004302:	441a      	add	r2, r3
 8004304:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004308:	4413      	add	r3, r2
 800430a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	if (denom == 0)
 800430e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004312:	2b00      	cmp	r3, #0
 8004314:	d102      	bne.n	800431c <draw_adsr_graph+0x7c>
		denom = 1;
 8004316:	2301      	movs	r3, #1
 8004318:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

	int avail = (w - wS);
 800431c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004320:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	int wA = (int) ((uint64_t) avail * A / denom);
 800432a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800432e:	17da      	asrs	r2, r3, #31
 8004330:	469a      	mov	sl, r3
 8004332:	4693      	mov	fp, r2
 8004334:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004338:	2200      	movs	r2, #0
 800433a:	461c      	mov	r4, r3
 800433c:	4615      	mov	r5, r2
 800433e:	fb04 f20b 	mul.w	r2, r4, fp
 8004342:	fb0a f305 	mul.w	r3, sl, r5
 8004346:	4413      	add	r3, r2
 8004348:	fbaa 8904 	umull	r8, r9, sl, r4
 800434c:	444b      	add	r3, r9
 800434e:	4699      	mov	r9, r3
 8004350:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004354:	2200      	movs	r2, #0
 8004356:	633b      	str	r3, [r7, #48]	@ 0x30
 8004358:	637a      	str	r2, [r7, #52]	@ 0x34
 800435a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800435e:	4640      	mov	r0, r8
 8004360:	4649      	mov	r1, r9
 8004362:	f7fc fca9 	bl	8000cb8 <__aeabi_uldivmod>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4613      	mov	r3, r2
 800436c:	67fb      	str	r3, [r7, #124]	@ 0x7c
	int wD = (int) ((uint64_t) avail * D / denom);
 800436e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004372:	17da      	asrs	r2, r3, #31
 8004374:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004376:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004378:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800437c:	2200      	movs	r2, #0
 800437e:	623b      	str	r3, [r7, #32]
 8004380:	627a      	str	r2, [r7, #36]	@ 0x24
 8004382:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8004386:	462b      	mov	r3, r5
 8004388:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800438c:	4642      	mov	r2, r8
 800438e:	fb02 f203 	mul.w	r2, r2, r3
 8004392:	464b      	mov	r3, r9
 8004394:	4621      	mov	r1, r4
 8004396:	fb01 f303 	mul.w	r3, r1, r3
 800439a:	4413      	add	r3, r2
 800439c:	4622      	mov	r2, r4
 800439e:	4641      	mov	r1, r8
 80043a0:	fba2 1201 	umull	r1, r2, r2, r1
 80043a4:	647a      	str	r2, [r7, #68]	@ 0x44
 80043a6:	460a      	mov	r2, r1
 80043a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80043aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043ac:	4413      	add	r3, r2
 80043ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80043b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80043b4:	2200      	movs	r2, #0
 80043b6:	61bb      	str	r3, [r7, #24]
 80043b8:	61fa      	str	r2, [r7, #28]
 80043ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043be:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80043c2:	f7fc fc79 	bl	8000cb8 <__aeabi_uldivmod>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4613      	mov	r3, r2
 80043cc:	67bb      	str	r3, [r7, #120]	@ 0x78
	int wR = (int) ((uint64_t) avail * R / denom);
 80043ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80043d2:	17da      	asrs	r2, r3, #31
 80043d4:	613b      	str	r3, [r7, #16]
 80043d6:	617a      	str	r2, [r7, #20]
 80043d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043dc:	2200      	movs	r2, #0
 80043de:	60bb      	str	r3, [r7, #8]
 80043e0:	60fa      	str	r2, [r7, #12]
 80043e2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80043e6:	462b      	mov	r3, r5
 80043e8:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80043ec:	4642      	mov	r2, r8
 80043ee:	fb02 f203 	mul.w	r2, r2, r3
 80043f2:	464b      	mov	r3, r9
 80043f4:	4621      	mov	r1, r4
 80043f6:	fb01 f303 	mul.w	r3, r1, r3
 80043fa:	4413      	add	r3, r2
 80043fc:	4622      	mov	r2, r4
 80043fe:	4641      	mov	r1, r8
 8004400:	fba2 1201 	umull	r1, r2, r2, r1
 8004404:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004406:	460a      	mov	r2, r1
 8004408:	63ba      	str	r2, [r7, #56]	@ 0x38
 800440a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800440c:	4413      	add	r3, r2
 800440e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004410:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004414:	2200      	movs	r2, #0
 8004416:	603b      	str	r3, [r7, #0]
 8004418:	607a      	str	r2, [r7, #4]
 800441a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800441e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8004422:	f7fc fc49 	bl	8000cb8 <__aeabi_uldivmod>
 8004426:	4602      	mov	r2, r0
 8004428:	460b      	mov	r3, r1
 800442a:	4613      	mov	r3, r2
 800442c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

	int sum = wA + wD + wS + wR;
 8004430:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004432:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004434:	441a      	add	r2, r3
 8004436:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800443a:	4413      	add	r3, r2
 800443c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004440:	4413      	add	r3, r2
 8004442:	677b      	str	r3, [r7, #116]	@ 0x74
	if (sum != w)
 8004444:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004446:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800444a:	429a      	cmp	r2, r3
 800444c:	d008      	beq.n	8004460 <draw_adsr_graph+0x1c0>
		wR += (w - sum);
 800444e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004452:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800445a:	4413      	add	r3, r2
 800445c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

	// Y  
	int y_base = ADSR_Y1;
 8004460:	2371      	movs	r3, #113	@ 0x71
 8004462:	673b      	str	r3, [r7, #112]	@ 0x70
	int y_peak = ADSR_Y0;
 8004464:	2306      	movs	r3, #6
 8004466:	66fb      	str	r3, [r7, #108]	@ 0x6c
	int h_pix = ADSR_H - 1;
 8004468:	236b      	movs	r3, #107	@ 0x6b
 800446a:	66bb      	str	r3, [r7, #104]	@ 0x68
	int y_sus = ADSR_Y0 + ((100 - g_ui_adsr.sustain_level) * h_pix) / 100;
 800446c:	4b4c      	ldr	r3, [pc, #304]	@ (80045a0 <draw_adsr_graph+0x300>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8004474:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004476:	fb02 f303 	mul.w	r3, r2, r3
 800447a:	4a4a      	ldr	r2, [pc, #296]	@ (80045a4 <draw_adsr_graph+0x304>)
 800447c:	fba2 2303 	umull	r2, r3, r2, r3
 8004480:	095b      	lsrs	r3, r3, #5
 8004482:	3306      	adds	r3, #6
 8004484:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	if (y_sus < ADSR_Y0)
 8004488:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800448c:	2b05      	cmp	r3, #5
 800448e:	dc02      	bgt.n	8004496 <draw_adsr_graph+0x1f6>
		y_sus = ADSR_Y0;
 8004490:	2306      	movs	r3, #6
 8004492:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	if (y_sus > ADSR_Y1)
 8004496:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800449a:	2b71      	cmp	r3, #113	@ 0x71
 800449c:	dd02      	ble.n	80044a4 <draw_adsr_graph+0x204>
		y_sus = ADSR_Y1;
 800449e:	2371      	movs	r3, #113	@ 0x71
 80044a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	// ADSR 
	int xA0 = x0, yA0 = y_base;
 80044a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80044a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80044aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044ac:	663b      	str	r3, [r7, #96]	@ 0x60
	int xA1 = x0 + wA, yA1 = y_peak;
 80044ae:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80044b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80044b4:	4413      	add	r3, r2
 80044b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int xD1 = xA1 + wD, yD1 = y_sus;
 80044be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044c4:	4413      	add	r3, r2
 80044c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80044ce:	65bb      	str	r3, [r7, #88]	@ 0x58
	int xS1 = xD1 + wS, yS1 = y_sus;
 80044d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80044d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80044d8:	4413      	add	r3, r2
 80044da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80044e2:	657b      	str	r3, [r7, #84]	@ 0x54
	int xR1 = xS1 + wR, yR1 = y_base;
 80044e4:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80044e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80044ec:	4413      	add	r3, r2
 80044ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80044f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044f4:	653b      	str	r3, [r7, #80]	@ 0x50

	if (xR1 > ADSR_X1)
 80044f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80044fa:	2be5      	cmp	r3, #229	@ 0xe5
 80044fc:	dd02      	ble.n	8004504 <draw_adsr_graph+0x264>
		xR1 = ADSR_X1;
 80044fe:	23e5      	movs	r3, #229	@ 0xe5
 8004500:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	if (xA1 > ADSR_X1)
 8004504:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004508:	2be5      	cmp	r3, #229	@ 0xe5
 800450a:	dd02      	ble.n	8004512 <draw_adsr_graph+0x272>
		xA1 = ADSR_X1;
 800450c:	23e5      	movs	r3, #229	@ 0xe5
 800450e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	if (xD1 > ADSR_X1)
 8004512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004516:	2be5      	cmp	r3, #229	@ 0xe5
 8004518:	dd02      	ble.n	8004520 <draw_adsr_graph+0x280>
		xD1 = ADSR_X1;
 800451a:	23e5      	movs	r3, #229	@ 0xe5
 800451c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	if (xS1 > ADSR_X1)
 8004520:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004524:	2be5      	cmp	r3, #229	@ 0xe5
 8004526:	dd02      	ble.n	800452e <draw_adsr_graph+0x28e>
		xS1 = ADSR_X1;
 8004528:	23e5      	movs	r3, #229	@ 0xe5
 800452a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

	//  
	draw_line(xA0, yA0, xA1, yA1, CYAN);
 800452e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004536:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800453a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800453c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800453e:	f000 faad 	bl	8004a9c <draw_line>
	draw_line(xA1, yA1, xD1, yD1, CYAN);
 8004542:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800454a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800454e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004550:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8004554:	f000 faa2 	bl	8004a9c <draw_line>
	int lenS = xS1 - xD1;
 8004558:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800455c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (lenS > 0) {
 8004564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004566:	2b00      	cmp	r3, #0
 8004568:	dd0a      	ble.n	8004580 <draw_adsr_graph+0x2e0>
		draw_line(xD1, yD1, xS1, yD1, CYAN);
 800456a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004572:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004576:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004578:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800457c:	f000 fa8e 	bl	8004a9c <draw_line>
	}
	draw_line(xS1, yS1, xR1, yR1, CYAN);
 8004580:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004588:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800458c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800458e:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8004592:	f000 fa83 	bl	8004a9c <draw_line>
}
 8004596:	bf00      	nop
 8004598:	37c0      	adds	r7, #192	@ 0xc0
 800459a:	46bd      	mov	sp, r7
 800459c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045a0:	2000008c 	.word	0x2000008c
 80045a4:	51eb851f 	.word	0x51eb851f

080045a8 <draw_adsr_labels_static>:

static void draw_adsr_labels_static(void) {
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af02      	add	r7, sp, #8
	int y = ADSR_LY0;
 80045ae:	2375      	movs	r3, #117	@ 0x75
 80045b0:	607b      	str	r3, [r7, #4]
	ILI9341_Draw_Text("A", 40, y, LIGHTGREY, 2, BLACK);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	2300      	movs	r3, #0
 80045b8:	9301      	str	r3, [sp, #4]
 80045ba:	2302      	movs	r3, #2
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80045c2:	2128      	movs	r1, #40	@ 0x28
 80045c4:	4815      	ldr	r0, [pc, #84]	@ (800461c <draw_adsr_labels_static+0x74>)
 80045c6:	f7fc fe87 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("D", 90, y, LIGHTGREY, 2, BLACK);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	b2da      	uxtb	r2, r3
 80045ce:	2300      	movs	r3, #0
 80045d0:	9301      	str	r3, [sp, #4]
 80045d2:	2302      	movs	r3, #2
 80045d4:	9300      	str	r3, [sp, #0]
 80045d6:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80045da:	215a      	movs	r1, #90	@ 0x5a
 80045dc:	4810      	ldr	r0, [pc, #64]	@ (8004620 <draw_adsr_labels_static+0x78>)
 80045de:	f7fc fe7b 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("S", 140, y, LIGHTGREY, 2, BLACK);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	2300      	movs	r3, #0
 80045e8:	9301      	str	r3, [sp, #4]
 80045ea:	2302      	movs	r3, #2
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80045f2:	218c      	movs	r1, #140	@ 0x8c
 80045f4:	480b      	ldr	r0, [pc, #44]	@ (8004624 <draw_adsr_labels_static+0x7c>)
 80045f6:	f7fc fe6f 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("R", 190, y, LIGHTGREY, 2, BLACK);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	2300      	movs	r3, #0
 8004600:	9301      	str	r3, [sp, #4]
 8004602:	2302      	movs	r3, #2
 8004604:	9300      	str	r3, [sp, #0]
 8004606:	f24c 6318 	movw	r3, #50712	@ 0xc618
 800460a:	21be      	movs	r1, #190	@ 0xbe
 800460c:	4806      	ldr	r0, [pc, #24]	@ (8004628 <draw_adsr_labels_static+0x80>)
 800460e:	f7fc fe63 	bl	80012d8 <ILI9341_Draw_Text>
}
 8004612:	bf00      	nop
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	0800f198 	.word	0x0800f198
 8004620:	0800f19c 	.word	0x0800f19c
 8004624:	0800f1a0 	.word	0x0800f1a0
 8004628:	0800f1a4 	.word	0x0800f1a4

0800462c <draw_adsr_selection>:

static void draw_adsr_selection(void) {
 800462c:	b590      	push	{r4, r7, lr}
 800462e:	b089      	sub	sp, #36	@ 0x24
 8004630:	af02      	add	r7, sp, #8
	int x_pos[4] = { 40, 90, 140, 190 };
 8004632:	4b18      	ldr	r3, [pc, #96]	@ (8004694 <draw_adsr_selection+0x68>)
 8004634:	1d3c      	adds	r4, r7, #4
 8004636:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004638:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// 1.   (A D S R)  .
	ILI9341_Draw_Filled_Rectangle_Coord(ADSR_X0, ADSR_LY0, ADSR_X1, ADSR_LY1, BLACK);
 800463c:	2300      	movs	r3, #0
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	2388      	movs	r3, #136	@ 0x88
 8004642:	22e5      	movs	r2, #229	@ 0xe5
 8004644:	2175      	movs	r1, #117	@ 0x75
 8004646:	200a      	movs	r0, #10
 8004648:	f7fc fd4d 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
	draw_adsr_labels_static();
 800464c:	f7ff ffac 	bl	80045a8 <draw_adsr_labels_static>

	// 2. [] "  ADSR "   .
	//           .
	if (g_ui_edit_mode == UI_EDIT_ADSR) {
 8004650:	4b11      	ldr	r3, [pc, #68]	@ (8004698 <draw_adsr_selection+0x6c>)
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d117      	bne.n	800468a <draw_adsr_selection+0x5e>
		int x = x_pos[g_adsr_sel];
 800465a:	4b10      	ldr	r3, [pc, #64]	@ (800469c <draw_adsr_selection+0x70>)
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	b2db      	uxtb	r3, r3
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	3318      	adds	r3, #24
 8004664:	443b      	add	r3, r7
 8004666:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800466a:	617b      	str	r3, [r7, #20]
		ILI9341_Draw_Hollow_Rectangle_Coord(x - 6, ADSR_LY0, x + 18, ADSR_LY1, YELLOW);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	b29b      	uxth	r3, r3
 8004670:	3b06      	subs	r3, #6
 8004672:	b298      	uxth	r0, r3
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	b29b      	uxth	r3, r3
 8004678:	3312      	adds	r3, #18
 800467a:	b29a      	uxth	r2, r3
 800467c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	2388      	movs	r3, #136	@ 0x88
 8004684:	2175      	movs	r1, #117	@ 0x75
 8004686:	f7fc fcad 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>
	}
}
 800468a:	bf00      	nop
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	bd90      	pop	{r4, r7, pc}
 8004692:	bf00      	nop
 8004694:	0800f1a8 	.word	0x0800f1a8
 8004698:	20004034 	.word	0x20004034
 800469c:	20004035 	.word	0x20004035

080046a0 <draw_wave_graph>:

// =====   =====
static void draw_wave_graph(void) {
 80046a0:	b590      	push	{r4, r7, lr}
 80046a2:	b097      	sub	sp, #92	@ 0x5c
 80046a4:	af02      	add	r7, sp, #8
	int x0 = WAVE_X0;
 80046a6:	230a      	movs	r3, #10
 80046a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int x1 = WAVE_X1;
 80046aa:	23e5      	movs	r3, #229	@ 0xe5
 80046ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	int y0 = WAVE_Y0;
 80046ae:	23d6      	movs	r3, #214	@ 0xd6
 80046b0:	627b      	str	r3, [r7, #36]	@ 0x24
	int y1 = WAVE_Y1;
 80046b2:	f240 132f 	movw	r3, #303	@ 0x12f
 80046b6:	623b      	str	r3, [r7, #32]

	int w = (x1 - x0 + 1); //    
 80046b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	3301      	adds	r3, #1
 80046c0:	61fb      	str	r3, [r7, #28]
	int h = (y1 - y0 + 1); // 
 80046c2:	6a3a      	ldr	r2, [r7, #32]
 80046c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	3301      	adds	r3, #1
 80046ca:	61bb      	str	r3, [r7, #24]
	int midY = y0 + (h / 2);
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	0fda      	lsrs	r2, r3, #31
 80046d0:	4413      	add	r3, r2
 80046d2:	105b      	asrs	r3, r3, #1
 80046d4:	461a      	mov	r2, r3
 80046d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d8:	4413      	add	r3, r2
 80046da:	617b      	str	r3, [r7, #20]

	int start_idx = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	64fb      	str	r3, [r7, #76]	@ 0x4c

	//     ()
	for (int i = 1; i < VIS_BUF_SIZE / 2; i++) {
 80046e0:	2301      	movs	r3, #1
 80046e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046e4:	e014      	b.n	8004710 <draw_wave_graph+0x70>
		//   ,     ( )
		if (g_vis_buffer[i - 1] < 0 && g_vis_buffer[i] >= 0) {
 80046e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046e8:	3b01      	subs	r3, #1
 80046ea:	4a54      	ldr	r2, [pc, #336]	@ (800483c <draw_wave_graph+0x19c>)
 80046ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046f0:	b21b      	sxth	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	da09      	bge.n	800470a <draw_wave_graph+0x6a>
 80046f6:	4a51      	ldr	r2, [pc, #324]	@ (800483c <draw_wave_graph+0x19c>)
 80046f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046fe:	b21b      	sxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	db02      	blt.n	800470a <draw_wave_graph+0x6a>
			start_idx = i;
 8004704:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004706:	64fb      	str	r3, [r7, #76]	@ 0x4c
			break; //  
 8004708:	e005      	b.n	8004716 <draw_wave_graph+0x76>
	for (int i = 1; i < VIS_BUF_SIZE / 2; i++) {
 800470a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800470c:	3301      	adds	r3, #1
 800470e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004712:	2b77      	cmp	r3, #119	@ 0x77
 8004714:	dde7      	ble.n	80046e6 <draw_wave_graph+0x46>
		}
	}

	// 1.    
	ILI9341_Draw_Hollow_Rectangle_Coord(x0, y0, x1, y1, WHITE);
 8004716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004718:	b298      	uxth	r0, r3
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	b299      	uxth	r1, r3
 800471e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004720:	b29a      	uxth	r2, r3
 8004722:	6a3b      	ldr	r3, [r7, #32]
 8004724:	b29b      	uxth	r3, r3
 8004726:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800472a:	9400      	str	r4, [sp, #0]
 800472c:	f7fc fc5a 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>

	//  ()
	for (int x = x0 + 1; x < x1; x += 4) {
 8004730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004732:	3301      	adds	r3, #1
 8004734:	647b      	str	r3, [r7, #68]	@ 0x44
 8004736:	e00b      	b.n	8004750 <draw_wave_graph+0xb0>
		ILI9341_Draw_Pixel(x, midY, DARKGREY);
 8004738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800473a:	b29b      	uxth	r3, r3
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	b291      	uxth	r1, r2
 8004740:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 8004744:	4618      	mov	r0, r3
 8004746:	f7fd f8f9 	bl	800193c <ILI9341_Draw_Pixel>
	for (int x = x0 + 1; x < x1; x += 4) {
 800474a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800474c:	3304      	adds	r3, #4
 800474e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004750:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004754:	429a      	cmp	r2, r3
 8004756:	dbef      	blt.n	8004738 <draw_wave_graph+0x98>
	}

	// 2.   
	int prevX = x0 + 1;
 8004758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800475a:	3301      	adds	r3, #1
 800475c:	643b      	str	r3, [r7, #64]	@ 0x40
	int first_sample = g_vis_buffer[start_idx];
 800475e:	4a37      	ldr	r2, [pc, #220]	@ (800483c <draw_wave_graph+0x19c>)
 8004760:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004766:	b21b      	sxth	r3, r3
 8004768:	613b      	str	r3, [r7, #16]
	int prevY = midY - (first_sample / 800);
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	4a34      	ldr	r2, [pc, #208]	@ (8004840 <draw_wave_graph+0x1a0>)
 800476e:	fb82 1203 	smull	r1, r2, r2, r3
 8004772:	1212      	asrs	r2, r2, #8
 8004774:	17db      	asrs	r3, r3, #31
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4413      	add	r3, r2
 800477c:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// :  (w)  ,   
	for (int i = 0; i < (w - 2); i++) {
 800477e:	2300      	movs	r3, #0
 8004780:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004782:	e04d      	b.n	8004820 <draw_wave_graph+0x180>
		if (i >= VIS_BUF_SIZE)
 8004784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004786:	2bef      	cmp	r3, #239	@ 0xef
 8004788:	dc50      	bgt.n	800482c <draw_wave_graph+0x18c>
			break; //   

		int data_idx = start_idx + i;
 800478a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800478c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478e:	4413      	add	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]

		if (data_idx >= VIS_BUF_SIZE)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2bef      	cmp	r3, #239	@ 0xef
 8004796:	dc4b      	bgt.n	8004830 <draw_wave_graph+0x190>
			break; //   

		int x = x0 + 1 + i;
 8004798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479a:	3301      	adds	r3, #1
 800479c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800479e:	4413      	add	r3, r2
 80047a0:	60bb      	str	r3, [r7, #8]
		int16_t sample = g_vis_buffer[data_idx];
 80047a2:	4a26      	ldr	r2, [pc, #152]	@ (800483c <draw_wave_graph+0x19c>)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047aa:	80fb      	strh	r3, [r7, #6]

		int offset_y = -(sample / 64);
 80047ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	da00      	bge.n	80047b6 <draw_wave_graph+0x116>
 80047b4:	333f      	adds	r3, #63	@ 0x3f
 80047b6:	119b      	asrs	r3, r3, #6
 80047b8:	b21b      	sxth	r3, r3
 80047ba:	425b      	negs	r3, r3
 80047bc:	637b      	str	r3, [r7, #52]	@ 0x34

		if (offset_y > 40)
 80047be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c0:	2b28      	cmp	r3, #40	@ 0x28
 80047c2:	dd01      	ble.n	80047c8 <draw_wave_graph+0x128>
			offset_y = 40;
 80047c4:	2328      	movs	r3, #40	@ 0x28
 80047c6:	637b      	str	r3, [r7, #52]	@ 0x34
		if (offset_y < -40)
 80047c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ca:	f113 0f28 	cmn.w	r3, #40	@ 0x28
 80047ce:	da02      	bge.n	80047d6 <draw_wave_graph+0x136>
			offset_y = -40;
 80047d0:	f06f 0327 	mvn.w	r3, #39	@ 0x27
 80047d4:	637b      	str	r3, [r7, #52]	@ 0x34

		int y = midY + offset_y;
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047da:	4413      	add	r3, r2
 80047dc:	633b      	str	r3, [r7, #48]	@ 0x30

		//  (    )
		if (y < y0 + 1)
 80047de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e2:	429a      	cmp	r2, r3
 80047e4:	db02      	blt.n	80047ec <draw_wave_graph+0x14c>
			y = y0 + 1;
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	3301      	adds	r3, #1
 80047ea:	633b      	str	r3, [r7, #48]	@ 0x30
		if (y > y1 - 1)
 80047ec:	6a3a      	ldr	r2, [r7, #32]
 80047ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f0:	429a      	cmp	r2, r3
 80047f2:	dc02      	bgt.n	80047fa <draw_wave_graph+0x15a>
			y = y1 - 1;
 80047f4:	6a3b      	ldr	r3, [r7, #32]
 80047f6:	3b01      	subs	r3, #1
 80047f8:	633b      	str	r3, [r7, #48]	@ 0x30

		//   
		if (i > 0) {
 80047fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	dd08      	ble.n	8004812 <draw_wave_graph+0x172>
			draw_line(prevX, prevY, x, y, CYAN); //  CYAN   
 8004800:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800480c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800480e:	f000 f945 	bl	8004a9c <draw_line>
		}

		prevX = x;
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	643b      	str	r3, [r7, #64]	@ 0x40
		prevY = y;
 8004816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004818:	63fb      	str	r3, [r7, #60]	@ 0x3c
	for (int i = 0; i < (w - 2); i++) {
 800481a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800481c:	3301      	adds	r3, #1
 800481e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	3b02      	subs	r3, #2
 8004824:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004826:	429a      	cmp	r2, r3
 8004828:	dbac      	blt.n	8004784 <draw_wave_graph+0xe4>
	}
}
 800482a:	e002      	b.n	8004832 <draw_wave_graph+0x192>
			break; //   
 800482c:	bf00      	nop
 800482e:	e000      	b.n	8004832 <draw_wave_graph+0x192>
			break; //   
 8004830:	bf00      	nop
}
 8004832:	bf00      	nop
 8004834:	3754      	adds	r7, #84	@ 0x54
 8004836:	46bd      	mov	sp, r7
 8004838:	bd90      	pop	{r4, r7, pc}
 800483a:	bf00      	nop
 800483c:	20000538 	.word	0x20000538
 8004840:	51eb851f 	.word	0x51eb851f

08004844 <draw_filter_selection>:
	int y = FILTER_LY0 + 2;
	ILI9341_Draw_Text("CUTOFF", 32, y, LIGHTGREY, 2, BLACK);
	ILI9341_Draw_Text("RESONANCE", 130, y, LIGHTGREY, 2, BLACK);
}

static void draw_filter_selection(void) {
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af02      	add	r7, sp, #8
    int y_text = FILTER_LY0 + 2;
 800484a:	23bd      	movs	r3, #189	@ 0xbd
 800484c:	603b      	str	r3, [r7, #0]

    // 1.    
    ILI9341_Draw_Filled_Rectangle_Coord(0, FILTER_LY0, LCD_W - 1, FILTER_LY1, BLACK);
 800484e:	2300      	movs	r3, #0
 8004850:	9300      	str	r3, [sp, #0]
 8004852:	23d0      	movs	r3, #208	@ 0xd0
 8004854:	22ef      	movs	r2, #239	@ 0xef
 8004856:	21bb      	movs	r1, #187	@ 0xbb
 8004858:	2000      	movs	r0, #0
 800485a:	f7fc fc44 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>

    // 2.    (  ,  )
    uint16_t color_cutoff = LIGHTGREY;
 800485e:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8004862:	80fb      	strh	r3, [r7, #6]
    uint16_t color_reso = LIGHTGREY;
 8004864:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8004868:	80bb      	strh	r3, [r7, #4]

    if (g_ui_edit_mode == UI_EDIT_FILTER) {
 800486a:	4b24      	ldr	r3, [pc, #144]	@ (80048fc <draw_filter_selection+0xb8>)
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b01      	cmp	r3, #1
 8004872:	d10b      	bne.n	800488c <draw_filter_selection+0x48>
        if (g_filter_sel == FILTER_SEL_CUTOFF) color_cutoff = WHITE;
 8004874:	4b22      	ldr	r3, [pc, #136]	@ (8004900 <draw_filter_selection+0xbc>)
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d103      	bne.n	8004886 <draw_filter_selection+0x42>
 800487e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004882:	80fb      	strh	r3, [r7, #6]
 8004884:	e002      	b.n	800488c <draw_filter_selection+0x48>
        else color_reso = WHITE;
 8004886:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800488a:	80bb      	strh	r3, [r7, #4]
    }

    // 3.  
    // CUTOFF (X=32), RESONANCE (X=130)
    ILI9341_Draw_Text("CUTOFF", 32, y_text, color_cutoff, 2, BLACK);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	b2da      	uxtb	r2, r3
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	2100      	movs	r1, #0
 8004894:	9101      	str	r1, [sp, #4]
 8004896:	2102      	movs	r1, #2
 8004898:	9100      	str	r1, [sp, #0]
 800489a:	2120      	movs	r1, #32
 800489c:	4819      	ldr	r0, [pc, #100]	@ (8004904 <draw_filter_selection+0xc0>)
 800489e:	f7fc fd1b 	bl	80012d8 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("RESONANCE", 130, y_text, color_reso, 2, BLACK);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	88bb      	ldrh	r3, [r7, #4]
 80048a8:	2100      	movs	r1, #0
 80048aa:	9101      	str	r1, [sp, #4]
 80048ac:	2102      	movs	r1, #2
 80048ae:	9100      	str	r1, [sp, #0]
 80048b0:	2182      	movs	r1, #130	@ 0x82
 80048b2:	4815      	ldr	r0, [pc, #84]	@ (8004908 <draw_filter_selection+0xc4>)
 80048b4:	f7fc fd10 	bl	80012d8 <ILI9341_Draw_Text>

    // 4. []    " " 
    if (g_ui_edit_mode == UI_EDIT_FILTER) {
 80048b8:	4b10      	ldr	r3, [pc, #64]	@ (80048fc <draw_filter_selection+0xb8>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d117      	bne.n	80048f2 <draw_filter_selection+0xae>
        if (g_filter_sel == FILTER_SEL_CUTOFF) {
 80048c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004900 <draw_filter_selection+0xbc>)
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d109      	bne.n	80048e0 <draw_filter_selection+0x9c>
            // CUTOFF    (X: 28 ~ 110)
            ILI9341_Draw_Hollow_Rectangle_Coord(28, FILTER_LY0, 110, FILTER_LY1, YELLOW);
 80048cc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	23d0      	movs	r3, #208	@ 0xd0
 80048d4:	226e      	movs	r2, #110	@ 0x6e
 80048d6:	21bb      	movs	r1, #187	@ 0xbb
 80048d8:	201c      	movs	r0, #28
 80048da:	f7fc fb83 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>
        } else {
            // RESONANCE    (X: 126 ~ 238)
            ILI9341_Draw_Hollow_Rectangle_Coord(126, FILTER_LY0, 238, FILTER_LY1, YELLOW);
        }
    }
}
 80048de:	e008      	b.n	80048f2 <draw_filter_selection+0xae>
            ILI9341_Draw_Hollow_Rectangle_Coord(126, FILTER_LY0, 238, FILTER_LY1, YELLOW);
 80048e0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80048e4:	9300      	str	r3, [sp, #0]
 80048e6:	23d0      	movs	r3, #208	@ 0xd0
 80048e8:	22ee      	movs	r2, #238	@ 0xee
 80048ea:	21bb      	movs	r1, #187	@ 0xbb
 80048ec:	207e      	movs	r0, #126	@ 0x7e
 80048ee:	f7fc fb79 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>
}
 80048f2:	bf00      	nop
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	20004034 	.word	0x20004034
 8004900:	20004036 	.word	0x20004036
 8004904:	0800f1b8 	.word	0x0800f1b8
 8004908:	0800f1c0 	.word	0x0800f1c0

0800490c <draw_note_center>:

// =====   =====
static void draw_note_center(void) {
 800490c:	b580      	push	{r7, lr}
 800490e:	b088      	sub	sp, #32
 8004910:	af02      	add	r7, sp, #8
	static char prev[8] = { 0 };
	static const char *NAMES[12] = { "C", "C#", "D", "D#", "E", "F", "F#", "G",
			"G#", "A", "A#", "B" };

	char buf[8];
	uint8_t n = g_ui_note % 12;
 8004912:	4b23      	ldr	r3, [pc, #140]	@ (80049a0 <draw_note_center+0x94>)
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	b2da      	uxtb	r2, r3
 8004918:	4b22      	ldr	r3, [pc, #136]	@ (80049a4 <draw_note_center+0x98>)
 800491a:	fba3 1302 	umull	r1, r3, r3, r2
 800491e:	08d9      	lsrs	r1, r3, #3
 8004920:	460b      	mov	r3, r1
 8004922:	005b      	lsls	r3, r3, #1
 8004924:	440b      	add	r3, r1
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	75fb      	strb	r3, [r7, #23]
	uint8_t o = g_ui_oct;
 800492c:	4b1e      	ldr	r3, [pc, #120]	@ (80049a8 <draw_note_center+0x9c>)
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	75bb      	strb	r3, [r7, #22]

	snprintf(buf, sizeof(buf), "%s%u", NAMES[n], (unsigned) o);
 8004932:	7dfb      	ldrb	r3, [r7, #23]
 8004934:	4a1d      	ldr	r2, [pc, #116]	@ (80049ac <draw_note_center+0xa0>)
 8004936:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800493a:	7dbb      	ldrb	r3, [r7, #22]
 800493c:	1d38      	adds	r0, r7, #4
 800493e:	9300      	str	r3, [sp, #0]
 8004940:	4613      	mov	r3, r2
 8004942:	4a1b      	ldr	r2, [pc, #108]	@ (80049b0 <draw_note_center+0xa4>)
 8004944:	2108      	movs	r1, #8
 8004946:	f007 fc79 	bl	800c23c <sniprintf>

	if (strcmp(prev, buf) == 0)
 800494a:	1d3b      	adds	r3, r7, #4
 800494c:	4619      	mov	r1, r3
 800494e:	4819      	ldr	r0, [pc, #100]	@ (80049b4 <draw_note_center+0xa8>)
 8004950:	f7fb fc46 	bl	80001e0 <strcmp>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d01e      	beq.n	8004998 <draw_note_center+0x8c>
		return;
	strcpy(prev, buf);
 800495a:	1d3b      	adds	r3, r7, #4
 800495c:	4619      	mov	r1, r3
 800495e:	4815      	ldr	r0, [pc, #84]	@ (80049b4 <draw_note_center+0xa8>)
 8004960:	f007 fdc3 	bl	800c4ea <strcpy>

	// NOTE  
	ILI9341_Draw_Filled_Rectangle_Coord(0, NOTE_Y0, LCD_W - 1, NOTE_Y1, BLACK);
 8004964:	2300      	movs	r3, #0
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	23b5      	movs	r3, #181	@ 0xb5
 800496a:	22ef      	movs	r2, #239	@ 0xef
 800496c:	218e      	movs	r1, #142	@ 0x8e
 800496e:	2000      	movs	r0, #0
 8004970:	f7fc fbb9 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>

	int x = 90;
 8004974:	235a      	movs	r3, #90	@ 0x5a
 8004976:	613b      	str	r3, [r7, #16]
	int y = NOTE_Y0 + 4;
 8004978:	2392      	movs	r3, #146	@ 0x92
 800497a:	60fb      	str	r3, [r7, #12]
	ILI9341_Draw_Text(buf, x, y, WHITE, 4, BLACK);
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	b2d9      	uxtb	r1, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	b2da      	uxtb	r2, r3
 8004984:	1d38      	adds	r0, r7, #4
 8004986:	2300      	movs	r3, #0
 8004988:	9301      	str	r3, [sp, #4]
 800498a:	2304      	movs	r3, #4
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004992:	f7fc fca1 	bl	80012d8 <ILI9341_Draw_Text>
 8004996:	e000      	b.n	800499a <draw_note_center+0x8e>
		return;
 8004998:	bf00      	nop
}
 800499a:	3718      	adds	r7, #24
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	20004037 	.word	0x20004037
 80049a4:	aaaaaaab 	.word	0xaaaaaaab
 80049a8:	2000009c 	.word	0x2000009c
 80049ac:	200000a0 	.word	0x200000a0
 80049b0:	0800f1cc 	.word	0x0800f1cc
 80049b4:	20004038 	.word	0x20004038

080049b8 <draw_volume_bar>:

// =====   =====
static void draw_volume_bar(void) {
 80049b8:	b590      	push	{r4, r7, lr}
 80049ba:	b08b      	sub	sp, #44	@ 0x2c
 80049bc:	af02      	add	r7, sp, #8
	int x0 = VOL_X0, x1 = VOL_X1, y0 = VOL_Y0, y1 = VOL_Y1;
 80049be:	230a      	movs	r3, #10
 80049c0:	617b      	str	r3, [r7, #20]
 80049c2:	23e5      	movs	r3, #229	@ 0xe5
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	f44f 7399 	mov.w	r3, #306	@ 0x132
 80049ca:	60fb      	str	r3, [r7, #12]
 80049cc:	f240 1339 	movw	r3, #313	@ 0x139
 80049d0:	60bb      	str	r3, [r7, #8]
	int w = (x1 - x0 + 1);
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	3301      	adds	r3, #1
 80049da:	607b      	str	r3, [r7, #4]

	ILI9341_Draw_Hollow_Rectangle_Coord(x0, y0, x1, y1, WHITE);
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	b298      	uxth	r0, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	b299      	uxth	r1, r3
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80049f0:	9400      	str	r4, [sp, #0]
 80049f2:	f7fc faf7 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>

	uint8_t v = g_ui_vol;
 80049f6:	4b27      	ldr	r3, [pc, #156]	@ (8004a94 <draw_volume_bar+0xdc>)
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	77fb      	strb	r3, [r7, #31]
	if (v > 100)
 80049fc:	7ffb      	ldrb	r3, [r7, #31]
 80049fe:	2b64      	cmp	r3, #100	@ 0x64
 8004a00:	d901      	bls.n	8004a06 <draw_volume_bar+0x4e>
		v = 100;
 8004a02:	2364      	movs	r3, #100	@ 0x64
 8004a04:	77fb      	strb	r3, [r7, #31]

	int fill = (w - 2) * v / 100;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3b02      	subs	r3, #2
 8004a0a:	7ffa      	ldrb	r2, [r7, #31]
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	4a21      	ldr	r2, [pc, #132]	@ (8004a98 <draw_volume_bar+0xe0>)
 8004a12:	fb82 1203 	smull	r1, r2, r2, r3
 8004a16:	1152      	asrs	r2, r2, #5
 8004a18:	17db      	asrs	r3, r3, #31
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	603b      	str	r3, [r7, #0]

	ILI9341_Draw_Filled_Rectangle_Coord(x0 + 1, y0 + 1, x1 - 1, y1 - 1, BLACK);
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3301      	adds	r3, #1
 8004a24:	b298      	uxth	r0, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	b299      	uxth	r1, r3
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	2400      	movs	r4, #0
 8004a40:	9400      	str	r4, [sp, #0]
 8004a42:	f7fc fb50 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>

	if (fill > 0) {
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	dd1e      	ble.n	8004a8a <draw_volume_bar+0xd2>
		int xf = x0 + 1 + fill;
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	683a      	ldr	r2, [r7, #0]
 8004a52:	4413      	add	r3, r2
 8004a54:	61bb      	str	r3, [r7, #24]
		if (xf > x1 - 1)
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	dc02      	bgt.n	8004a64 <draw_volume_bar+0xac>
			xf = x1 - 1;
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	3b01      	subs	r3, #1
 8004a62:	61bb      	str	r3, [r7, #24]
		ILI9341_Draw_Filled_Rectangle_Coord(x0 + 1, y0 + 1, xf, y1 - 1, GREEN);
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3301      	adds	r3, #1
 8004a6a:	b298      	uxth	r0, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	3301      	adds	r3, #1
 8004a72:	b299      	uxth	r1, r3
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	f44f 64fc 	mov.w	r4, #2016	@ 0x7e0
 8004a84:	9400      	str	r4, [sp, #0]
 8004a86:	f7fc fb2e 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
	}
}
 8004a8a:	bf00      	nop
 8004a8c:	3724      	adds	r7, #36	@ 0x24
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd90      	pop	{r4, r7, pc}
 8004a92:	bf00      	nop
 8004a94:	2000009d 	.word	0x2000009d
 8004a98:	51eb851f 	.word	0x51eb851f

08004a9c <draw_line>:

// =====   =====
static void draw_line(int x0, int y0, int x1, int y1, uint16_t color) {
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b08a      	sub	sp, #40	@ 0x28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	603b      	str	r3, [r7, #0]
	int dx = (x1 > x0) ? (x1 - x0) : (x0 - x1);
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	dd03      	ble.n	8004aba <draw_line+0x1e>
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	e002      	b.n	8004ac0 <draw_line+0x24>
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	623b      	str	r3, [r7, #32]
	int sx = (x0 < x1) ? 1 : -1;
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	da01      	bge.n	8004ace <draw_line+0x32>
 8004aca:	2301      	movs	r3, #1
 8004acc:	e001      	b.n	8004ad2 <draw_line+0x36>
 8004ace:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad2:	61fb      	str	r3, [r7, #28]
	int dy = (y1 > y0) ? (y0 - y1) : (y1 - y0);
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	dd03      	ble.n	8004ae4 <draw_line+0x48>
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	e002      	b.n	8004aea <draw_line+0x4e>
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	61bb      	str	r3, [r7, #24]
	int sy = (y0 < y1) ? 1 : -1;
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	da01      	bge.n	8004af8 <draw_line+0x5c>
 8004af4:	2301      	movs	r3, #1
 8004af6:	e001      	b.n	8004afc <draw_line+0x60>
 8004af8:	f04f 33ff 	mov.w	r3, #4294967295
 8004afc:	617b      	str	r3, [r7, #20]
	int err = dx + dy;
 8004afe:	6a3a      	ldr	r2, [r7, #32]
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	4413      	add	r3, r2
 8004b04:	627b      	str	r3, [r7, #36]	@ 0x24

	while (1) {
		if (x0 >= 0 && x0 < LCD_W && y0 >= 0 && y0 < LCD_H) {
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	db11      	blt.n	8004b30 <draw_line+0x94>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2bef      	cmp	r3, #239	@ 0xef
 8004b10:	dc0e      	bgt.n	8004b30 <draw_line+0x94>
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	db0b      	blt.n	8004b30 <draw_line+0x94>
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004b1e:	da07      	bge.n	8004b30 <draw_line+0x94>
			ILI9341_Draw_Pixel((uint16_t) x0, (uint16_t) y0, color);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	b291      	uxth	r1, r2
 8004b28:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fc ff06 	bl	800193c <ILI9341_Draw_Pixel>
		}
		if (x0 == x1 && y0 == y1)
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d103      	bne.n	8004b40 <draw_line+0xa4>
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d01b      	beq.n	8004b78 <draw_line+0xdc>
			break;
		int e2 = 2 * err;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	005b      	lsls	r3, r3, #1
 8004b44:	613b      	str	r3, [r7, #16]
		if (e2 >= dy) {
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	db07      	blt.n	8004b5e <draw_line+0xc2>
			err += dy;
 8004b4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	4413      	add	r3, r2
 8004b54:	627b      	str	r3, [r7, #36]	@ 0x24
			x0 += sx;
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	60fb      	str	r3, [r7, #12]
		}
		if (e2 <= dx) {
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	6a3b      	ldr	r3, [r7, #32]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	dccf      	bgt.n	8004b06 <draw_line+0x6a>
			err += dx;
 8004b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	627b      	str	r3, [r7, #36]	@ 0x24
			y0 += sy;
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	4413      	add	r3, r2
 8004b74:	60bb      	str	r3, [r7, #8]
	while (1) {
 8004b76:	e7c6      	b.n	8004b06 <draw_line+0x6a>
			break;
 8004b78:	bf00      	nop
		}
	}
}
 8004b7a:	bf00      	nop
 8004b7c:	3728      	adds	r7, #40	@ 0x28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <clampi>:

// =====    =====
static int clampi(int v, int lo, int hi) {
 8004b82:	b480      	push	{r7}
 8004b84:	b085      	sub	sp, #20
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	60f8      	str	r0, [r7, #12]
 8004b8a:	60b9      	str	r1, [r7, #8]
 8004b8c:	607a      	str	r2, [r7, #4]
	if (v < lo)
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	da01      	bge.n	8004b9a <clampi+0x18>
		return lo;
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	e006      	b.n	8004ba8 <clampi+0x26>
	if (v > hi)
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	dd01      	ble.n	8004ba6 <clampi+0x24>
		return hi;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	e000      	b.n	8004ba8 <clampi+0x26>
	return v;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3714      	adds	r7, #20
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <UI_MoveAdsrSelect>:

static void UI_MoveAdsrSelect(void) {
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
	// 1.  ADSR  
	if (g_ui_edit_mode == UI_EDIT_ADSR) {
 8004bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8004c38 <UI_MoveAdsrSelect+0x84>)
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d113      	bne.n	8004bea <UI_MoveAdsrSelect+0x36>
		// R()   (D, S, R) 
		if (g_adsr_sel < ADSR_SEL_R) {
 8004bc2:	4b1e      	ldr	r3, [pc, #120]	@ (8004c3c <UI_MoveAdsrSelect+0x88>)
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d807      	bhi.n	8004bdc <UI_MoveAdsrSelect+0x28>
			g_adsr_sel = (UI_ADSR_Select_t)(g_adsr_sel + 1);
 8004bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8004c3c <UI_MoveAdsrSelect+0x88>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	4b19      	ldr	r3, [pc, #100]	@ (8004c3c <UI_MoveAdsrSelect+0x88>)
 8004bd8:	701a      	strb	r2, [r3, #0]
 8004bda:	e021      	b.n	8004c20 <UI_MoveAdsrSelect+0x6c>
		}
		// R     ->  (Cutoff) !
		else {
			g_ui_edit_mode = UI_EDIT_FILTER;
 8004bdc:	4b16      	ldr	r3, [pc, #88]	@ (8004c38 <UI_MoveAdsrSelect+0x84>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	701a      	strb	r2, [r3, #0]
			g_filter_sel = FILTER_SEL_CUTOFF;
 8004be2:	4b17      	ldr	r3, [pc, #92]	@ (8004c40 <UI_MoveAdsrSelect+0x8c>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	701a      	strb	r2, [r3, #0]
 8004be8:	e01a      	b.n	8004c20 <UI_MoveAdsrSelect+0x6c>
		}
	}
	// 2.    
	else if (g_ui_edit_mode == UI_EDIT_FILTER) {
 8004bea:	4b13      	ldr	r3, [pc, #76]	@ (8004c38 <UI_MoveAdsrSelect+0x84>)
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d10f      	bne.n	8004c14 <UI_MoveAdsrSelect+0x60>
		// Cutoff -> Resonance 
		if (g_filter_sel == FILTER_SEL_CUTOFF) {
 8004bf4:	4b12      	ldr	r3, [pc, #72]	@ (8004c40 <UI_MoveAdsrSelect+0x8c>)
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d103      	bne.n	8004c06 <UI_MoveAdsrSelect+0x52>
			g_filter_sel = FILTER_SEL_RESO;
 8004bfe:	4b10      	ldr	r3, [pc, #64]	@ (8004c40 <UI_MoveAdsrSelect+0x8c>)
 8004c00:	2201      	movs	r2, #1
 8004c02:	701a      	strb	r2, [r3, #0]
 8004c04:	e00c      	b.n	8004c20 <UI_MoveAdsrSelect+0x6c>
		}
		// Resonance() ->  ADSR (A) !
		else {
			g_ui_edit_mode = UI_EDIT_ADSR;
 8004c06:	4b0c      	ldr	r3, [pc, #48]	@ (8004c38 <UI_MoveAdsrSelect+0x84>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	701a      	strb	r2, [r3, #0]
			g_adsr_sel = ADSR_SEL_A;
 8004c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c3c <UI_MoveAdsrSelect+0x88>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	701a      	strb	r2, [r3, #0]
 8004c12:	e005      	b.n	8004c20 <UI_MoveAdsrSelect+0x6c>
		}
	}
	// ( :    ADSR )
	else {
		g_ui_edit_mode = UI_EDIT_ADSR;
 8004c14:	4b08      	ldr	r3, [pc, #32]	@ (8004c38 <UI_MoveAdsrSelect+0x84>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	701a      	strb	r2, [r3, #0]
		g_adsr_sel = ADSR_SEL_A;
 8004c1a:	4b08      	ldr	r3, [pc, #32]	@ (8004c3c <UI_MoveAdsrSelect+0x88>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	701a      	strb	r2, [r3, #0]
	}

	// []    dirty 
	//   ,   .
	g_ui_dirty.adsr_sel = 1;
 8004c20:	4b08      	ldr	r3, [pc, #32]	@ (8004c44 <UI_MoveAdsrSelect+0x90>)
 8004c22:	2201      	movs	r2, #1
 8004c24:	709a      	strb	r2, [r3, #2]
	g_ui_dirty.filter_sel = 1;
 8004c26:	4b07      	ldr	r3, [pc, #28]	@ (8004c44 <UI_MoveAdsrSelect+0x90>)
 8004c28:	2201      	movs	r2, #1
 8004c2a:	711a      	strb	r2, [r3, #4]
}
 8004c2c:	bf00      	nop
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	20004034 	.word	0x20004034
 8004c3c:	20004035 	.word	0x20004035
 8004c40:	20004036 	.word	0x20004036
 8004c44:	20000084 	.word	0x20000084

08004c48 <UI_OnEncoderDelta>:
	g_ui_dirty.volume_bar = 1;
	g_ui_dirty.adsr_sel = 1;
	g_ui_dirty.filter_sel = 1;
}

void UI_OnEncoderDelta(int delta) {
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b086      	sub	sp, #24
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
    if (delta == 0)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f000 8099 	beq.w	8004d8a <UI_OnEncoderDelta+0x142>
        return;

    // 1. ADSR  
    if (g_ui_edit_mode == UI_EDIT_ADSR) {
 8004c58:	4b4e      	ldr	r3, [pc, #312]	@ (8004d94 <UI_OnEncoderDelta+0x14c>)
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d150      	bne.n	8004d04 <UI_OnEncoderDelta+0xbc>
        switch (g_adsr_sel) {
 8004c62:	4b4d      	ldr	r3, [pc, #308]	@ (8004d98 <UI_OnEncoderDelta+0x150>)
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d847      	bhi.n	8004cfc <UI_OnEncoderDelta+0xb4>
 8004c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c74 <UI_OnEncoderDelta+0x2c>)
 8004c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c72:	bf00      	nop
 8004c74:	08004c85 	.word	0x08004c85
 8004c78:	08004ca3 	.word	0x08004ca3
 8004c7c:	08004cc1 	.word	0x08004cc1
 8004c80:	08004cdf 	.word	0x08004cdf
        case ADSR_SEL_A:
            g_ui_adsr.attack_steps = (uint32_t) clampi((int) g_ui_adsr.attack_steps + delta, 1, 200);
 8004c84:	4b45      	ldr	r3, [pc, #276]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	22c8      	movs	r2, #200	@ 0xc8
 8004c90:	2101      	movs	r1, #1
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7ff ff75 	bl	8004b82 <clampi>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	4b3f      	ldr	r3, [pc, #252]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004c9e:	601a      	str	r2, [r3, #0]
            break;
 8004ca0:	e02c      	b.n	8004cfc <UI_OnEncoderDelta+0xb4>
        case ADSR_SEL_D:
            g_ui_adsr.decay_steps = (uint32_t) clampi((int) g_ui_adsr.decay_steps + delta, 1, 200);
 8004ca2:	4b3e      	ldr	r3, [pc, #248]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4413      	add	r3, r2
 8004cac:	22c8      	movs	r2, #200	@ 0xc8
 8004cae:	2101      	movs	r1, #1
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff ff66 	bl	8004b82 <clampi>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	461a      	mov	r2, r3
 8004cba:	4b38      	ldr	r3, [pc, #224]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004cbc:	605a      	str	r2, [r3, #4]
            break;
 8004cbe:	e01d      	b.n	8004cfc <UI_OnEncoderDelta+0xb4>
        case ADSR_SEL_S:
            g_ui_adsr.sustain_level = (uint32_t) clampi((int) g_ui_adsr.sustain_level + delta, 0, 100);
 8004cc0:	4b36      	ldr	r3, [pc, #216]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4413      	add	r3, r2
 8004cca:	2264      	movs	r2, #100	@ 0x64
 8004ccc:	2100      	movs	r1, #0
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7ff ff57 	bl	8004b82 <clampi>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	4b30      	ldr	r3, [pc, #192]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004cda:	609a      	str	r2, [r3, #8]
            break;
 8004cdc:	e00e      	b.n	8004cfc <UI_OnEncoderDelta+0xb4>
        case ADSR_SEL_R:
            g_ui_adsr.release_steps = (uint32_t) clampi((int) g_ui_adsr.release_steps + delta, 1, 200);
 8004cde:	4b2f      	ldr	r3, [pc, #188]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	22c8      	movs	r2, #200	@ 0xc8
 8004cea:	2101      	movs	r1, #1
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff ff48 	bl	8004b82 <clampi>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	4b29      	ldr	r3, [pc, #164]	@ (8004d9c <UI_OnEncoderDelta+0x154>)
 8004cf8:	60da      	str	r2, [r3, #12]
            break;
 8004cfa:	bf00      	nop
        }
        g_ui_dirty.adsr_graph = 1; //  
 8004cfc:	4b28      	ldr	r3, [pc, #160]	@ (8004da0 <UI_OnEncoderDelta+0x158>)
 8004cfe:	2201      	movs	r2, #1
 8004d00:	705a      	strb	r2, [r3, #1]
 8004d02:	e043      	b.n	8004d8c <UI_OnEncoderDelta+0x144>
    }
    // 2. []    ( !)
    else if (g_ui_edit_mode == UI_EDIT_FILTER) {
 8004d04:	4b23      	ldr	r3, [pc, #140]	@ (8004d94 <UI_OnEncoderDelta+0x14c>)
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d129      	bne.n	8004d62 <UI_OnEncoderDelta+0x11a>
        if (g_filter_sel == FILTER_SEL_CUTOFF) {
 8004d0e:	4b25      	ldr	r3, [pc, #148]	@ (8004da4 <UI_OnEncoderDelta+0x15c>)
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d110      	bne.n	8004d3a <UI_OnEncoderDelta+0xf2>
            // Cutoff   (0 ~ 100)
            int val = (int)g_ui_cutoff + delta;
 8004d18:	4b23      	ldr	r3, [pc, #140]	@ (8004da8 <UI_OnEncoderDelta+0x160>)
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	461a      	mov	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4413      	add	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]
            g_ui_cutoff = (uint8_t)clampi(val, 0, 100);
 8004d26:	2264      	movs	r2, #100	@ 0x64
 8004d28:	2100      	movs	r1, #0
 8004d2a:	68f8      	ldr	r0, [r7, #12]
 8004d2c:	f7ff ff29 	bl	8004b82 <clampi>
 8004d30:	4603      	mov	r3, r0
 8004d32:	b2da      	uxtb	r2, r3
 8004d34:	4b1c      	ldr	r3, [pc, #112]	@ (8004da8 <UI_OnEncoderDelta+0x160>)
 8004d36:	701a      	strb	r2, [r3, #0]
 8004d38:	e00f      	b.n	8004d5a <UI_OnEncoderDelta+0x112>
        } else {
            // Resonance   (0 ~ 100)
            int val = (int)g_ui_reso + delta;
 8004d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dac <UI_OnEncoderDelta+0x164>)
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	461a      	mov	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4413      	add	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]
            g_ui_reso = (uint8_t)clampi(val, 0, 100);
 8004d48:	2264      	movs	r2, #100	@ 0x64
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	6938      	ldr	r0, [r7, #16]
 8004d4e:	f7ff ff18 	bl	8004b82 <clampi>
 8004d52:	4603      	mov	r3, r0
 8004d54:	b2da      	uxtb	r2, r3
 8004d56:	4b15      	ldr	r3, [pc, #84]	@ (8004dac <UI_OnEncoderDelta+0x164>)
 8004d58:	701a      	strb	r2, [r3, #0]
        }

        // ( )       UI    
        //      Sound Engine  
         g_ui_dirty.filter_sel = 1;
 8004d5a:	4b11      	ldr	r3, [pc, #68]	@ (8004da0 <UI_OnEncoderDelta+0x158>)
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	711a      	strb	r2, [r3, #4]
 8004d60:	e014      	b.n	8004d8c <UI_OnEncoderDelta+0x144>
    }
    // 3.   (  )
    else {
        int v = (int) g_ui_vol + delta;
 8004d62:	4b13      	ldr	r3, [pc, #76]	@ (8004db0 <UI_OnEncoderDelta+0x168>)
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	461a      	mov	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	617b      	str	r3, [r7, #20]
        g_ui_vol = (uint8_t) clampi(v, 0, 100);
 8004d70:	2264      	movs	r2, #100	@ 0x64
 8004d72:	2100      	movs	r1, #0
 8004d74:	6978      	ldr	r0, [r7, #20]
 8004d76:	f7ff ff04 	bl	8004b82 <clampi>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	b2da      	uxtb	r2, r3
 8004d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8004db0 <UI_OnEncoderDelta+0x168>)
 8004d80:	701a      	strb	r2, [r3, #0]
        g_ui_dirty.volume_bar = 1;
 8004d82:	4b07      	ldr	r3, [pc, #28]	@ (8004da0 <UI_OnEncoderDelta+0x158>)
 8004d84:	2201      	movs	r2, #1
 8004d86:	719a      	strb	r2, [r3, #6]
 8004d88:	e000      	b.n	8004d8c <UI_OnEncoderDelta+0x144>
        return;
 8004d8a:	bf00      	nop
    }
}
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20004034 	.word	0x20004034
 8004d98:	20004035 	.word	0x20004035
 8004d9c:	2000008c 	.word	0x2000008c
 8004da0:	20000084 	.word	0x20000084
 8004da4:	20004036 	.word	0x20004036
 8004da8:	2000009e 	.word	0x2000009e
 8004dac:	2000009f 	.word	0x2000009f
 8004db0:	2000009d 	.word	0x2000009d

08004db4 <UI_OnChangeVolume>:

// 1.    (Rotary 2 )
void UI_OnChangeVolume(int delta) {
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
	int new_vol = (int) g_ui_vol + delta;
 8004dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004df8 <UI_OnChangeVolume+0x44>)
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	60fb      	str	r3, [r7, #12]

	// 0~100 
	if (new_vol > 100)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2b64      	cmp	r3, #100	@ 0x64
 8004dce:	dd01      	ble.n	8004dd4 <UI_OnChangeVolume+0x20>
		new_vol = 100;
 8004dd0:	2364      	movs	r3, #100	@ 0x64
 8004dd2:	60fb      	str	r3, [r7, #12]
	if (new_vol < 0)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	da01      	bge.n	8004dde <UI_OnChangeVolume+0x2a>
		new_vol = 0;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60fb      	str	r3, [r7, #12]

	g_ui_vol = (uint8_t) new_vol;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	b2da      	uxtb	r2, r3
 8004de2:	4b05      	ldr	r3, [pc, #20]	@ (8004df8 <UI_OnChangeVolume+0x44>)
 8004de4:	701a      	strb	r2, [r3, #0]
	g_ui_dirty.volume_bar = 1; // ( )  
 8004de6:	4b05      	ldr	r3, [pc, #20]	@ (8004dfc <UI_OnChangeVolume+0x48>)
 8004de8:	2201      	movs	r2, #1
 8004dea:	719a      	strb	r2, [r3, #6]
}
 8004dec:	bf00      	nop
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	2000009d 	.word	0x2000009d
 8004dfc:	20000084 	.word	0x20000084

08004e00 <UI_OnChangeOctave>:

// 2.    (  )
void UI_OnChangeOctave(int delta) {
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
	int new_oct = (int) g_ui_oct + delta;
 8004e08:	4b0e      	ldr	r3, [pc, #56]	@ (8004e44 <UI_OnChangeOctave+0x44>)
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	461a      	mov	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4413      	add	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]

	// 1~8  
	if (new_oct > 8)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	dd01      	ble.n	8004e20 <UI_OnChangeOctave+0x20>
		new_oct = 8;
 8004e1c:	2308      	movs	r3, #8
 8004e1e:	60fb      	str	r3, [r7, #12]
	if (new_oct < 1)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	dc01      	bgt.n	8004e2a <UI_OnChangeOctave+0x2a>
		new_oct = 1;
 8004e26:	2301      	movs	r3, #1
 8004e28:	60fb      	str	r3, [r7, #12]

	g_ui_oct = (uint8_t) new_oct;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <UI_OnChangeOctave+0x44>)
 8004e30:	701a      	strb	r2, [r3, #0]
	g_ui_dirty.note_display = 1; // ( / )  
 8004e32:	4b05      	ldr	r3, [pc, #20]	@ (8004e48 <UI_OnChangeOctave+0x48>)
 8004e34:	2201      	movs	r2, #1
 8004e36:	715a      	strb	r2, [r3, #5]
}
 8004e38:	bf00      	nop
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr
 8004e44:	2000009c 	.word	0x2000009c
 8004e48:	20000084 	.word	0x20000084

08004e4c <LCD_Task>:

// ===== LCD Task =====
static void LCD_Task(void *argument) {
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af02      	add	r7, sp, #8
 8004e52:	6078      	str	r0, [r7, #4]
	uint32_t received;
	uint8_t screen_mode = LCD_STATE_GRAPH_VIEW;
 8004e54:	2302      	movs	r3, #2
 8004e56:	73fb      	strb	r3, [r7, #15]
	uint8_t last_screen_mode = 255;
 8004e58:	23ff      	movs	r3, #255	@ 0xff
 8004e5a:	73bb      	strb	r3, [r7, #14]

	for (;;) {
		if (xQueueReceive(lcdQueueHandle, &received, 0) == pdTRUE) {
 8004e5c:	4b4e      	ldr	r3, [pc, #312]	@ (8004f98 <LCD_Task+0x14c>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f107 0108 	add.w	r1, r7, #8
 8004e64:	2200      	movs	r2, #0
 8004e66:	4618      	mov	r0, r3
 8004e68:	f004 f81e 	bl	8008ea8 <xQueueReceive>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d10b      	bne.n	8004e8a <LCD_Task+0x3e>
			screen_mode = (uint8_t) received;
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	73fb      	strb	r3, [r7, #15]

			if (screen_mode == LCD_STATE_GRAPH_VIEW) {
 8004e76:	7bfb      	ldrb	r3, [r7, #15]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d103      	bne.n	8004e84 <LCD_Task+0x38>
				g_ui_dirty.full_redraw = 1;  //   
 8004e7c:	4b47      	ldr	r3, [pc, #284]	@ (8004f9c <LCD_Task+0x150>)
 8004e7e:	2201      	movs	r2, #1
 8004e80:	701a      	strb	r2, [r3, #0]
 8004e82:	e002      	b.n	8004e8a <LCD_Task+0x3e>
			} else {
				ILI9341_Fill_Screen(BLACK);
 8004e84:	2000      	movs	r0, #0
 8004e86:	f7fc fd33 	bl	80018f0 <ILI9341_Fill_Screen>
			}
		}

		if (screen_mode == LCD_STATE_GRAPH_VIEW) {
 8004e8a:	7bfb      	ldrb	r3, [r7, #15]
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d174      	bne.n	8004f7a <LCD_Task+0x12e>
			//   
			if (g_ui_dirty.full_redraw) {
 8004e90:	4b42      	ldr	r3, [pc, #264]	@ (8004f9c <LCD_Task+0x150>)
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d021      	beq.n	8004ede <LCD_Task+0x92>
				g_ui_dirty.full_redraw = 0;
 8004e9a:	4b40      	ldr	r3, [pc, #256]	@ (8004f9c <LCD_Task+0x150>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	701a      	strb	r2, [r3, #0]

				ILI9341_Fill_Screen(BLACK);
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	f7fc fd25 	bl	80018f0 <ILI9341_Fill_Screen>
				draw_adsr_graph();
 8004ea6:	f7ff f9fb 	bl	80042a0 <draw_adsr_graph>
				draw_wave_graph();
 8004eaa:	f7ff fbf9 	bl	80046a0 <draw_wave_graph>
				draw_adsr_labels_static();
 8004eae:	f7ff fb7b 	bl	80045a8 <draw_adsr_labels_static>
				draw_adsr_selection();
 8004eb2:	f7ff fbbb 	bl	800462c <draw_adsr_selection>
				draw_filter_selection();
 8004eb6:	f7ff fcc5 	bl	8004844 <draw_filter_selection>

				//   
				g_ui_dirty.adsr_graph = 0;
 8004eba:	4b38      	ldr	r3, [pc, #224]	@ (8004f9c <LCD_Task+0x150>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	705a      	strb	r2, [r3, #1]
				g_ui_dirty.adsr_sel = 0;
 8004ec0:	4b36      	ldr	r3, [pc, #216]	@ (8004f9c <LCD_Task+0x150>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	709a      	strb	r2, [r3, #2]
				g_ui_dirty.wave_graph = 0;
 8004ec6:	4b35      	ldr	r3, [pc, #212]	@ (8004f9c <LCD_Task+0x150>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	70da      	strb	r2, [r3, #3]
				g_ui_dirty.filter_sel = 0;
 8004ecc:	4b33      	ldr	r3, [pc, #204]	@ (8004f9c <LCD_Task+0x150>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	711a      	strb	r2, [r3, #4]
				g_ui_dirty.note_display = 1;  //    
 8004ed2:	4b32      	ldr	r3, [pc, #200]	@ (8004f9c <LCD_Task+0x150>)
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	715a      	strb	r2, [r3, #5]
				g_ui_dirty.volume_bar = 1;    //    
 8004ed8:	4b30      	ldr	r3, [pc, #192]	@ (8004f9c <LCD_Task+0x150>)
 8004eda:	2201      	movs	r2, #1
 8004edc:	719a      	strb	r2, [r3, #6]
			}

			//   (ADSR )
			if (g_ui_dirty.adsr_graph) {
 8004ede:	4b2f      	ldr	r3, [pc, #188]	@ (8004f9c <LCD_Task+0x150>)
 8004ee0:	785b      	ldrb	r3, [r3, #1]
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00c      	beq.n	8004f02 <LCD_Task+0xb6>
				g_ui_dirty.adsr_graph = 0;
 8004ee8:	4b2c      	ldr	r3, [pc, #176]	@ (8004f9c <LCD_Task+0x150>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	705a      	strb	r2, [r3, #1]
				ILI9341_Draw_Filled_Rectangle_Coord(ADSR_X0, ADSR_Y0, ADSR_X1,
 8004eee:	2300      	movs	r3, #0
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	2371      	movs	r3, #113	@ 0x71
 8004ef4:	22e5      	movs	r2, #229	@ 0xe5
 8004ef6:	2106      	movs	r1, #6
 8004ef8:	200a      	movs	r0, #10
 8004efa:	f7fc f8f4 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
				ADSR_Y1, BLACK);
				draw_adsr_graph();
 8004efe:	f7ff f9cf 	bl	80042a0 <draw_adsr_graph>
			}

			//   (ADSR )
			if (g_ui_dirty.adsr_sel) {
 8004f02:	4b26      	ldr	r3, [pc, #152]	@ (8004f9c <LCD_Task+0x150>)
 8004f04:	789b      	ldrb	r3, [r3, #2]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d004      	beq.n	8004f16 <LCD_Task+0xca>
				g_ui_dirty.adsr_sel = 0;
 8004f0c:	4b23      	ldr	r3, [pc, #140]	@ (8004f9c <LCD_Task+0x150>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	709a      	strb	r2, [r3, #2]
				draw_adsr_selection();
 8004f12:	f7ff fb8b 	bl	800462c <draw_adsr_selection>
			}

			//   ( )
			if (g_ui_dirty.wave_graph) {
 8004f16:	4b21      	ldr	r3, [pc, #132]	@ (8004f9c <LCD_Task+0x150>)
 8004f18:	78db      	ldrb	r3, [r3, #3]
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d00d      	beq.n	8004f3c <LCD_Task+0xf0>
				g_ui_dirty.wave_graph = 0;
 8004f20:	4b1e      	ldr	r3, [pc, #120]	@ (8004f9c <LCD_Task+0x150>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	70da      	strb	r2, [r3, #3]
				ILI9341_Draw_Filled_Rectangle_Coord(WAVE_X0, WAVE_Y0, WAVE_X1,
 8004f26:	2300      	movs	r3, #0
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	f240 132f 	movw	r3, #303	@ 0x12f
 8004f2e:	22e5      	movs	r2, #229	@ 0xe5
 8004f30:	21d6      	movs	r1, #214	@ 0xd6
 8004f32:	200a      	movs	r0, #10
 8004f34:	f7fc f8d7 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
				WAVE_Y1, BLACK);
				draw_wave_graph();
 8004f38:	f7ff fbb2 	bl	80046a0 <draw_wave_graph>
			}

			//   ( )
			if (g_ui_dirty.filter_sel) {
 8004f3c:	4b17      	ldr	r3, [pc, #92]	@ (8004f9c <LCD_Task+0x150>)
 8004f3e:	791b      	ldrb	r3, [r3, #4]
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d004      	beq.n	8004f50 <LCD_Task+0x104>
				g_ui_dirty.filter_sel = 0;
 8004f46:	4b15      	ldr	r3, [pc, #84]	@ (8004f9c <LCD_Task+0x150>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	711a      	strb	r2, [r3, #4]
				draw_filter_selection();
 8004f4c:	f7ff fc7a 	bl	8004844 <draw_filter_selection>
			}

			//   ()
			if (g_ui_dirty.note_display) {
 8004f50:	4b12      	ldr	r3, [pc, #72]	@ (8004f9c <LCD_Task+0x150>)
 8004f52:	795b      	ldrb	r3, [r3, #5]
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d004      	beq.n	8004f64 <LCD_Task+0x118>
				g_ui_dirty.note_display = 0;
 8004f5a:	4b10      	ldr	r3, [pc, #64]	@ (8004f9c <LCD_Task+0x150>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	715a      	strb	r2, [r3, #5]
				draw_note_center();
 8004f60:	f7ff fcd4 	bl	800490c <draw_note_center>
			}

			//   ()
			if (g_ui_dirty.volume_bar) {
 8004f64:	4b0d      	ldr	r3, [pc, #52]	@ (8004f9c <LCD_Task+0x150>)
 8004f66:	799b      	ldrb	r3, [r3, #6]
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d010      	beq.n	8004f90 <LCD_Task+0x144>
				g_ui_dirty.volume_bar = 0;
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <LCD_Task+0x150>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	719a      	strb	r2, [r3, #6]
				draw_volume_bar();
 8004f74:	f7ff fd20 	bl	80049b8 <draw_volume_bar>
 8004f78:	e00a      	b.n	8004f90 <LCD_Task+0x144>
			}
		} else if (screen_mode != last_screen_mode) {
 8004f7a:	7bfa      	ldrb	r2, [r7, #15]
 8004f7c:	7bbb      	ldrb	r3, [r7, #14]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d006      	beq.n	8004f90 <LCD_Task+0x144>
			if (screen_mode == LCD_STATE_MAIN_DASH)
 8004f82:	7bfb      	ldrb	r3, [r7, #15]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d101      	bne.n	8004f8c <LCD_Task+0x140>
				draw_main_dashboard();
 8004f88:	f7ff f92c 	bl	80041e4 <draw_main_dashboard>
			last_screen_mode = screen_mode;
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	73bb      	strb	r3, [r7, #14]
		}

		vTaskDelay(pdMS_TO_TICKS(30));
 8004f90:	201e      	movs	r0, #30
 8004f92:	f004 fcbf 	bl	8009914 <vTaskDelay>
		if (xQueueReceive(lcdQueueHandle, &received, 0) == pdTRUE) {
 8004f96:	e761      	b.n	8004e5c <LCD_Task+0x10>
 8004f98:	20004030 	.word	0x20004030
 8004f9c:	20000084 	.word	0x20000084

08004fa0 <HAL_GPIO_EXTI_Callback>:
	}
}

// =====   =====
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	80fb      	strh	r3, [r7, #6]
	static uint32_t last_tick_ui = 0;

	if (HAL_GetTick() - last_tick_ui < 50)
 8004faa:	f000 f879 	bl	80050a0 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004fdc <HAL_GPIO_EXTI_Callback+0x3c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b31      	cmp	r3, #49	@ 0x31
 8004fb8:	d90b      	bls.n	8004fd2 <HAL_GPIO_EXTI_Callback+0x32>
		return;
	last_tick_ui = HAL_GetTick();
 8004fba:	f000 f871 	bl	80050a0 <HAL_GetTick>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	4a06      	ldr	r2, [pc, #24]	@ (8004fdc <HAL_GPIO_EXTI_Callback+0x3c>)
 8004fc2:	6013      	str	r3, [r2, #0]

	if (GPIO_PIN == Rotary1_KEY_Pin) {
 8004fc4:	88fb      	ldrh	r3, [r7, #6]
 8004fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fca:	d103      	bne.n	8004fd4 <HAL_GPIO_EXTI_Callback+0x34>
		UI_MoveAdsrSelect();
 8004fcc:	f7ff fdf2 	bl	8004bb4 <UI_MoveAdsrSelect>
		return;
 8004fd0:	e000      	b.n	8004fd4 <HAL_GPIO_EXTI_Callback+0x34>
		return;
 8004fd2:	bf00      	nop
	}
//
//	if (GPIO_PIN == Rotary2_KEY_Pin) {
//		return; //      return
//	}
}
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20004040 	.word	0x20004040

08004fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004fe0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005018 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004fe4:	f7ff f8a6 	bl	8004134 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004fe8:	480c      	ldr	r0, [pc, #48]	@ (800501c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004fea:	490d      	ldr	r1, [pc, #52]	@ (8005020 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004fec:	4a0d      	ldr	r2, [pc, #52]	@ (8005024 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ff0:	e002      	b.n	8004ff8 <LoopCopyDataInit>

08004ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ff6:	3304      	adds	r3, #4

08004ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ffc:	d3f9      	bcc.n	8004ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8005028 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005000:	4c0a      	ldr	r4, [pc, #40]	@ (800502c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005004:	e001      	b.n	800500a <LoopFillZerobss>

08005006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005008:	3204      	adds	r2, #4

0800500a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800500a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800500c:	d3fb      	bcc.n	8005006 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800500e:	f007 fa45 	bl	800c49c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005012:	f7fd fa47 	bl	80024a4 <main>
  bx  lr    
 8005016:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005018:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800501c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005020:	200002a4 	.word	0x200002a4
  ldr r2, =_sidata
 8005024:	0800fc1c 	.word	0x0800fc1c
  ldr r2, =_sbss
 8005028:	200002a4 	.word	0x200002a4
  ldr r4, =_ebss
 800502c:	20008b7c 	.word	0x20008b7c

08005030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005030:	e7fe      	b.n	8005030 <ADC_IRQHandler>
	...

08005034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005038:	4b0e      	ldr	r3, [pc, #56]	@ (8005074 <HAL_Init+0x40>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a0d      	ldr	r2, [pc, #52]	@ (8005074 <HAL_Init+0x40>)
 800503e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005042:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005044:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <HAL_Init+0x40>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a0a      	ldr	r2, [pc, #40]	@ (8005074 <HAL_Init+0x40>)
 800504a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800504e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005050:	4b08      	ldr	r3, [pc, #32]	@ (8005074 <HAL_Init+0x40>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a07      	ldr	r2, [pc, #28]	@ (8005074 <HAL_Init+0x40>)
 8005056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800505a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800505c:	2003      	movs	r0, #3
 800505e:	f000 f8fc 	bl	800525a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005062:	200f      	movs	r0, #15
 8005064:	f7fe feee 	bl	8003e44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005068:	f7fe fcf6 	bl	8003a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	40023c00 	.word	0x40023c00

08005078 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800507c:	4b06      	ldr	r3, [pc, #24]	@ (8005098 <HAL_IncTick+0x20>)
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	461a      	mov	r2, r3
 8005082:	4b06      	ldr	r3, [pc, #24]	@ (800509c <HAL_IncTick+0x24>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4413      	add	r3, r2
 8005088:	4a04      	ldr	r2, [pc, #16]	@ (800509c <HAL_IncTick+0x24>)
 800508a:	6013      	str	r3, [r2, #0]
}
 800508c:	bf00      	nop
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	200000d4 	.word	0x200000d4
 800509c:	20004044 	.word	0x20004044

080050a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0
  return uwTick;
 80050a4:	4b03      	ldr	r3, [pc, #12]	@ (80050b4 <HAL_GetTick+0x14>)
 80050a6:	681b      	ldr	r3, [r3, #0]
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	20004044 	.word	0x20004044

080050b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050c0:	f7ff ffee 	bl	80050a0 <HAL_GetTick>
 80050c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d0:	d005      	beq.n	80050de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80050d2:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <HAL_Delay+0x44>)
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4413      	add	r3, r2
 80050dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80050de:	bf00      	nop
 80050e0:	f7ff ffde 	bl	80050a0 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d8f7      	bhi.n	80050e0 <HAL_Delay+0x28>
  {
  }
}
 80050f0:	bf00      	nop
 80050f2:	bf00      	nop
 80050f4:	3710      	adds	r7, #16
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	200000d4 	.word	0x200000d4

08005100 <__NVIC_SetPriorityGrouping>:
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005110:	4b0c      	ldr	r3, [pc, #48]	@ (8005144 <__NVIC_SetPriorityGrouping+0x44>)
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800511c:	4013      	ands	r3, r2
 800511e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005128:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800512c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005132:	4a04      	ldr	r2, [pc, #16]	@ (8005144 <__NVIC_SetPriorityGrouping+0x44>)
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	60d3      	str	r3, [r2, #12]
}
 8005138:	bf00      	nop
 800513a:	3714      	adds	r7, #20
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	e000ed00 	.word	0xe000ed00

08005148 <__NVIC_GetPriorityGrouping>:
{
 8005148:	b480      	push	{r7}
 800514a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800514c:	4b04      	ldr	r3, [pc, #16]	@ (8005160 <__NVIC_GetPriorityGrouping+0x18>)
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	0a1b      	lsrs	r3, r3, #8
 8005152:	f003 0307 	and.w	r3, r3, #7
}
 8005156:	4618      	mov	r0, r3
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr
 8005160:	e000ed00 	.word	0xe000ed00

08005164 <__NVIC_EnableIRQ>:
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	4603      	mov	r3, r0
 800516c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800516e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005172:	2b00      	cmp	r3, #0
 8005174:	db0b      	blt.n	800518e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005176:	79fb      	ldrb	r3, [r7, #7]
 8005178:	f003 021f 	and.w	r2, r3, #31
 800517c:	4907      	ldr	r1, [pc, #28]	@ (800519c <__NVIC_EnableIRQ+0x38>)
 800517e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005182:	095b      	lsrs	r3, r3, #5
 8005184:	2001      	movs	r0, #1
 8005186:	fa00 f202 	lsl.w	r2, r0, r2
 800518a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	e000e100 	.word	0xe000e100

080051a0 <__NVIC_SetPriority>:
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	4603      	mov	r3, r0
 80051a8:	6039      	str	r1, [r7, #0]
 80051aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	db0a      	blt.n	80051ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	b2da      	uxtb	r2, r3
 80051b8:	490c      	ldr	r1, [pc, #48]	@ (80051ec <__NVIC_SetPriority+0x4c>)
 80051ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051be:	0112      	lsls	r2, r2, #4
 80051c0:	b2d2      	uxtb	r2, r2
 80051c2:	440b      	add	r3, r1
 80051c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80051c8:	e00a      	b.n	80051e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	b2da      	uxtb	r2, r3
 80051ce:	4908      	ldr	r1, [pc, #32]	@ (80051f0 <__NVIC_SetPriority+0x50>)
 80051d0:	79fb      	ldrb	r3, [r7, #7]
 80051d2:	f003 030f 	and.w	r3, r3, #15
 80051d6:	3b04      	subs	r3, #4
 80051d8:	0112      	lsls	r2, r2, #4
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	440b      	add	r3, r1
 80051de:	761a      	strb	r2, [r3, #24]
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	e000e100 	.word	0xe000e100
 80051f0:	e000ed00 	.word	0xe000ed00

080051f4 <NVIC_EncodePriority>:
{
 80051f4:	b480      	push	{r7}
 80051f6:	b089      	sub	sp, #36	@ 0x24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f003 0307 	and.w	r3, r3, #7
 8005206:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	f1c3 0307 	rsb	r3, r3, #7
 800520e:	2b04      	cmp	r3, #4
 8005210:	bf28      	it	cs
 8005212:	2304      	movcs	r3, #4
 8005214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	3304      	adds	r3, #4
 800521a:	2b06      	cmp	r3, #6
 800521c:	d902      	bls.n	8005224 <NVIC_EncodePriority+0x30>
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	3b03      	subs	r3, #3
 8005222:	e000      	b.n	8005226 <NVIC_EncodePriority+0x32>
 8005224:	2300      	movs	r3, #0
 8005226:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005228:	f04f 32ff 	mov.w	r2, #4294967295
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	fa02 f303 	lsl.w	r3, r2, r3
 8005232:	43da      	mvns	r2, r3
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	401a      	ands	r2, r3
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800523c:	f04f 31ff 	mov.w	r1, #4294967295
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	fa01 f303 	lsl.w	r3, r1, r3
 8005246:	43d9      	mvns	r1, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800524c:	4313      	orrs	r3, r2
}
 800524e:	4618      	mov	r0, r3
 8005250:	3724      	adds	r7, #36	@ 0x24
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b082      	sub	sp, #8
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f7ff ff4c 	bl	8005100 <__NVIC_SetPriorityGrouping>
}
 8005268:	bf00      	nop
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	4603      	mov	r3, r0
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
 800527c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800527e:	2300      	movs	r3, #0
 8005280:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005282:	f7ff ff61 	bl	8005148 <__NVIC_GetPriorityGrouping>
 8005286:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	68b9      	ldr	r1, [r7, #8]
 800528c:	6978      	ldr	r0, [r7, #20]
 800528e:	f7ff ffb1 	bl	80051f4 <NVIC_EncodePriority>
 8005292:	4602      	mov	r2, r0
 8005294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005298:	4611      	mov	r1, r2
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff ff80 	bl	80051a0 <__NVIC_SetPriority>
}
 80052a0:	bf00      	nop
 80052a2:	3718      	adds	r7, #24
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	4603      	mov	r3, r0
 80052b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7ff ff54 	bl	8005164 <__NVIC_EnableIRQ>
}
 80052bc:	bf00      	nop
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b086      	sub	sp, #24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80052d0:	f7ff fee6 	bl	80050a0 <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e099      	b.n	8005414 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f022 0201 	bic.w	r2, r2, #1
 80052fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005300:	e00f      	b.n	8005322 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005302:	f7ff fecd 	bl	80050a0 <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	2b05      	cmp	r3, #5
 800530e:	d908      	bls.n	8005322 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2203      	movs	r2, #3
 800531a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e078      	b.n	8005414 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0301 	and.w	r3, r3, #1
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e8      	bne.n	8005302 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	4b38      	ldr	r3, [pc, #224]	@ (800541c <HAL_DMA_Init+0x158>)
 800533c:	4013      	ands	r3, r2
 800533e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685a      	ldr	r2, [r3, #4]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800534e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800535a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005366:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	4313      	orrs	r3, r2
 8005372:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005378:	2b04      	cmp	r3, #4
 800537a:	d107      	bne.n	800538c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005384:	4313      	orrs	r3, r2
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	4313      	orrs	r3, r2
 800538a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	f023 0307 	bic.w	r3, r3, #7
 80053a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	d117      	bne.n	80053e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	4313      	orrs	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00e      	beq.n	80053e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 fa6f 	bl	80058ac <DMA_CheckFifoParam>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d008      	beq.n	80053e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2240      	movs	r2, #64	@ 0x40
 80053d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80053e2:	2301      	movs	r3, #1
 80053e4:	e016      	b.n	8005414 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 fa26 	bl	8005840 <DMA_CalcBaseAndBitshift>
 80053f4:	4603      	mov	r3, r0
 80053f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053fc:	223f      	movs	r2, #63	@ 0x3f
 80053fe:	409a      	lsls	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2200      	movs	r2, #0
 8005408:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	f010803f 	.word	0xf010803f

08005420 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800542e:	2300      	movs	r3, #0
 8005430:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005436:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800543e:	2b01      	cmp	r3, #1
 8005440:	d101      	bne.n	8005446 <HAL_DMA_Start_IT+0x26>
 8005442:	2302      	movs	r3, #2
 8005444:	e040      	b.n	80054c8 <HAL_DMA_Start_IT+0xa8>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b01      	cmp	r3, #1
 8005458:	d12f      	bne.n	80054ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2202      	movs	r2, #2
 800545e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	68b9      	ldr	r1, [r7, #8]
 800546e:	68f8      	ldr	r0, [r7, #12]
 8005470:	f000 f9b8 	bl	80057e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005478:	223f      	movs	r2, #63	@ 0x3f
 800547a:	409a      	lsls	r2, r3
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 0216 	orr.w	r2, r2, #22
 800548e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005494:	2b00      	cmp	r3, #0
 8005496:	d007      	beq.n	80054a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f042 0208 	orr.w	r2, r2, #8
 80054a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0201 	orr.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]
 80054b8:	e005      	b.n	80054c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
 80054c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80054c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80054d8:	2300      	movs	r3, #0
 80054da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80054dc:	4b8e      	ldr	r3, [pc, #568]	@ (8005718 <HAL_DMA_IRQHandler+0x248>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a8e      	ldr	r2, [pc, #568]	@ (800571c <HAL_DMA_IRQHandler+0x24c>)
 80054e2:	fba2 2303 	umull	r2, r3, r2, r3
 80054e6:	0a9b      	lsrs	r3, r3, #10
 80054e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054fa:	2208      	movs	r2, #8
 80054fc:	409a      	lsls	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	4013      	ands	r3, r2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d01a      	beq.n	800553c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	d013      	beq.n	800553c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0204 	bic.w	r2, r2, #4
 8005522:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005528:	2208      	movs	r2, #8
 800552a:	409a      	lsls	r2, r3
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005534:	f043 0201 	orr.w	r2, r3, #1
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005540:	2201      	movs	r2, #1
 8005542:	409a      	lsls	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	4013      	ands	r3, r2
 8005548:	2b00      	cmp	r3, #0
 800554a:	d012      	beq.n	8005572 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00b      	beq.n	8005572 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555e:	2201      	movs	r2, #1
 8005560:	409a      	lsls	r2, r3
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800556a:	f043 0202 	orr.w	r2, r3, #2
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005576:	2204      	movs	r2, #4
 8005578:	409a      	lsls	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	4013      	ands	r3, r2
 800557e:	2b00      	cmp	r3, #0
 8005580:	d012      	beq.n	80055a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00b      	beq.n	80055a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005594:	2204      	movs	r2, #4
 8005596:	409a      	lsls	r2, r3
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a0:	f043 0204 	orr.w	r2, r3, #4
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055ac:	2210      	movs	r2, #16
 80055ae:	409a      	lsls	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4013      	ands	r3, r2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d043      	beq.n	8005640 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0308 	and.w	r3, r3, #8
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d03c      	beq.n	8005640 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055ca:	2210      	movs	r2, #16
 80055cc:	409a      	lsls	r2, r3
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d018      	beq.n	8005612 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d108      	bne.n	8005600 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d024      	beq.n	8005640 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	4798      	blx	r3
 80055fe:	e01f      	b.n	8005640 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005604:	2b00      	cmp	r3, #0
 8005606:	d01b      	beq.n	8005640 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	4798      	blx	r3
 8005610:	e016      	b.n	8005640 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800561c:	2b00      	cmp	r3, #0
 800561e:	d107      	bne.n	8005630 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 0208 	bic.w	r2, r2, #8
 800562e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005634:	2b00      	cmp	r3, #0
 8005636:	d003      	beq.n	8005640 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005644:	2220      	movs	r2, #32
 8005646:	409a      	lsls	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	4013      	ands	r3, r2
 800564c:	2b00      	cmp	r3, #0
 800564e:	f000 808f 	beq.w	8005770 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0310 	and.w	r3, r3, #16
 800565c:	2b00      	cmp	r3, #0
 800565e:	f000 8087 	beq.w	8005770 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005666:	2220      	movs	r2, #32
 8005668:	409a      	lsls	r2, r3
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b05      	cmp	r3, #5
 8005678:	d136      	bne.n	80056e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f022 0216 	bic.w	r2, r2, #22
 8005688:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	695a      	ldr	r2, [r3, #20]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005698:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d103      	bne.n	80056aa <HAL_DMA_IRQHandler+0x1da>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d007      	beq.n	80056ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 0208 	bic.w	r2, r2, #8
 80056b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056be:	223f      	movs	r2, #63	@ 0x3f
 80056c0:	409a      	lsls	r2, r3
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d07e      	beq.n	80057dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	4798      	blx	r3
        }
        return;
 80056e6:	e079      	b.n	80057dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d01d      	beq.n	8005732 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10d      	bne.n	8005720 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005708:	2b00      	cmp	r3, #0
 800570a:	d031      	beq.n	8005770 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	4798      	blx	r3
 8005714:	e02c      	b.n	8005770 <HAL_DMA_IRQHandler+0x2a0>
 8005716:	bf00      	nop
 8005718:	20000080 	.word	0x20000080
 800571c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005724:	2b00      	cmp	r3, #0
 8005726:	d023      	beq.n	8005770 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	4798      	blx	r3
 8005730:	e01e      	b.n	8005770 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10f      	bne.n	8005760 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f022 0210 	bic.w	r2, r2, #16
 800574e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d003      	beq.n	8005770 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005774:	2b00      	cmp	r3, #0
 8005776:	d032      	beq.n	80057de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	d022      	beq.n	80057ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2205      	movs	r2, #5
 8005788:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f022 0201 	bic.w	r2, r2, #1
 800579a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	3301      	adds	r3, #1
 80057a0:	60bb      	str	r3, [r7, #8]
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d307      	bcc.n	80057b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1f2      	bne.n	800579c <HAL_DMA_IRQHandler+0x2cc>
 80057b6:	e000      	b.n	80057ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80057b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d005      	beq.n	80057de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	4798      	blx	r3
 80057da:	e000      	b.n	80057de <HAL_DMA_IRQHandler+0x30e>
        return;
 80057dc:	bf00      	nop
    }
  }
}
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
 80057f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005800:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	2b40      	cmp	r3, #64	@ 0x40
 8005810:	d108      	bne.n	8005824 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005822:	e007      	b.n	8005834 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	60da      	str	r2, [r3, #12]
}
 8005834:	bf00      	nop
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	b2db      	uxtb	r3, r3
 800584e:	3b10      	subs	r3, #16
 8005850:	4a14      	ldr	r2, [pc, #80]	@ (80058a4 <DMA_CalcBaseAndBitshift+0x64>)
 8005852:	fba2 2303 	umull	r2, r3, r2, r3
 8005856:	091b      	lsrs	r3, r3, #4
 8005858:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800585a:	4a13      	ldr	r2, [pc, #76]	@ (80058a8 <DMA_CalcBaseAndBitshift+0x68>)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4413      	add	r3, r2
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	461a      	mov	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b03      	cmp	r3, #3
 800586c:	d909      	bls.n	8005882 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005876:	f023 0303 	bic.w	r3, r3, #3
 800587a:	1d1a      	adds	r2, r3, #4
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005880:	e007      	b.n	8005892 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800588a:	f023 0303 	bic.w	r3, r3, #3
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	aaaaaaab 	.word	0xaaaaaaab
 80058a8:	0800f4c0 	.word	0x0800f4c0

080058ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b4:	2300      	movs	r3, #0
 80058b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d11f      	bne.n	8005906 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2b03      	cmp	r3, #3
 80058ca:	d856      	bhi.n	800597a <DMA_CheckFifoParam+0xce>
 80058cc:	a201      	add	r2, pc, #4	@ (adr r2, 80058d4 <DMA_CheckFifoParam+0x28>)
 80058ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d2:	bf00      	nop
 80058d4:	080058e5 	.word	0x080058e5
 80058d8:	080058f7 	.word	0x080058f7
 80058dc:	080058e5 	.word	0x080058e5
 80058e0:	0800597b 	.word	0x0800597b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d046      	beq.n	800597e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058f4:	e043      	b.n	800597e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80058fe:	d140      	bne.n	8005982 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005904:	e03d      	b.n	8005982 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800590e:	d121      	bne.n	8005954 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b03      	cmp	r3, #3
 8005914:	d837      	bhi.n	8005986 <DMA_CheckFifoParam+0xda>
 8005916:	a201      	add	r2, pc, #4	@ (adr r2, 800591c <DMA_CheckFifoParam+0x70>)
 8005918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800591c:	0800592d 	.word	0x0800592d
 8005920:	08005933 	.word	0x08005933
 8005924:	0800592d 	.word	0x0800592d
 8005928:	08005945 	.word	0x08005945
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	73fb      	strb	r3, [r7, #15]
      break;
 8005930:	e030      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005936:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d025      	beq.n	800598a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005942:	e022      	b.n	800598a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005948:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800594c:	d11f      	bne.n	800598e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005952:	e01c      	b.n	800598e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b02      	cmp	r3, #2
 8005958:	d903      	bls.n	8005962 <DMA_CheckFifoParam+0xb6>
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b03      	cmp	r3, #3
 800595e:	d003      	beq.n	8005968 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005960:	e018      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	73fb      	strb	r3, [r7, #15]
      break;
 8005966:	e015      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800596c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005970:	2b00      	cmp	r3, #0
 8005972:	d00e      	beq.n	8005992 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	73fb      	strb	r3, [r7, #15]
      break;
 8005978:	e00b      	b.n	8005992 <DMA_CheckFifoParam+0xe6>
      break;
 800597a:	bf00      	nop
 800597c:	e00a      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      break;
 800597e:	bf00      	nop
 8005980:	e008      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      break;
 8005982:	bf00      	nop
 8005984:	e006      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      break;
 8005986:	bf00      	nop
 8005988:	e004      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      break;
 800598a:	bf00      	nop
 800598c:	e002      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      break;   
 800598e:	bf00      	nop
 8005990:	e000      	b.n	8005994 <DMA_CheckFifoParam+0xe8>
      break;
 8005992:	bf00      	nop
    }
  } 
  
  return status; 
 8005994:	7bfb      	ldrb	r3, [r7, #15]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop

080059a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b089      	sub	sp, #36	@ 0x24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80059b2:	2300      	movs	r3, #0
 80059b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80059b6:	2300      	movs	r3, #0
 80059b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059ba:	2300      	movs	r3, #0
 80059bc:	61fb      	str	r3, [r7, #28]
 80059be:	e159      	b.n	8005c74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80059c0:	2201      	movs	r2, #1
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	fa02 f303 	lsl.w	r3, r2, r3
 80059c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	4013      	ands	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	429a      	cmp	r2, r3
 80059da:	f040 8148 	bne.w	8005c6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f003 0303 	and.w	r3, r3, #3
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d005      	beq.n	80059f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d130      	bne.n	8005a58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	2203      	movs	r2, #3
 8005a02:	fa02 f303 	lsl.w	r3, r2, r3
 8005a06:	43db      	mvns	r3, r3
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	005b      	lsls	r3, r3, #1
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	69ba      	ldr	r2, [r7, #24]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	fa02 f303 	lsl.w	r3, r2, r3
 8005a34:	43db      	mvns	r3, r3
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	4013      	ands	r3, r2
 8005a3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	091b      	lsrs	r3, r3, #4
 8005a42:	f003 0201 	and.w	r2, r3, #1
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f003 0303 	and.w	r3, r3, #3
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d017      	beq.n	8005a94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	2203      	movs	r2, #3
 8005a70:	fa02 f303 	lsl.w	r3, r2, r3
 8005a74:	43db      	mvns	r3, r3
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	4013      	ands	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	005b      	lsls	r3, r3, #1
 8005a84:	fa02 f303 	lsl.w	r3, r2, r3
 8005a88:	69ba      	ldr	r2, [r7, #24]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f003 0303 	and.w	r3, r3, #3
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d123      	bne.n	8005ae8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	08da      	lsrs	r2, r3, #3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	3208      	adds	r2, #8
 8005aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	f003 0307 	and.w	r3, r3, #7
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	220f      	movs	r2, #15
 8005ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8005abc:	43db      	mvns	r3, r3
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	691a      	ldr	r2, [r3, #16]
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	f003 0307 	and.w	r3, r3, #7
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	69ba      	ldr	r2, [r7, #24]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	08da      	lsrs	r2, r3, #3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	3208      	adds	r2, #8
 8005ae2:	69b9      	ldr	r1, [r7, #24]
 8005ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	2203      	movs	r2, #3
 8005af4:	fa02 f303 	lsl.w	r3, r2, r3
 8005af8:	43db      	mvns	r3, r3
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	4013      	ands	r3, r2
 8005afe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f003 0203 	and.w	r2, r3, #3
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b10:	69ba      	ldr	r2, [r7, #24]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 80a2 	beq.w	8005c6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	60fb      	str	r3, [r7, #12]
 8005b2e:	4b57      	ldr	r3, [pc, #348]	@ (8005c8c <HAL_GPIO_Init+0x2e8>)
 8005b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b32:	4a56      	ldr	r2, [pc, #344]	@ (8005c8c <HAL_GPIO_Init+0x2e8>)
 8005b34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b38:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b3a:	4b54      	ldr	r3, [pc, #336]	@ (8005c8c <HAL_GPIO_Init+0x2e8>)
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b42:	60fb      	str	r3, [r7, #12]
 8005b44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b46:	4a52      	ldr	r2, [pc, #328]	@ (8005c90 <HAL_GPIO_Init+0x2ec>)
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	089b      	lsrs	r3, r3, #2
 8005b4c:	3302      	adds	r3, #2
 8005b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	f003 0303 	and.w	r3, r3, #3
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	220f      	movs	r2, #15
 8005b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b62:	43db      	mvns	r3, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	4013      	ands	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a49      	ldr	r2, [pc, #292]	@ (8005c94 <HAL_GPIO_Init+0x2f0>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d019      	beq.n	8005ba6 <HAL_GPIO_Init+0x202>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a48      	ldr	r2, [pc, #288]	@ (8005c98 <HAL_GPIO_Init+0x2f4>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d013      	beq.n	8005ba2 <HAL_GPIO_Init+0x1fe>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a47      	ldr	r2, [pc, #284]	@ (8005c9c <HAL_GPIO_Init+0x2f8>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d00d      	beq.n	8005b9e <HAL_GPIO_Init+0x1fa>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a46      	ldr	r2, [pc, #280]	@ (8005ca0 <HAL_GPIO_Init+0x2fc>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d007      	beq.n	8005b9a <HAL_GPIO_Init+0x1f6>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a45      	ldr	r2, [pc, #276]	@ (8005ca4 <HAL_GPIO_Init+0x300>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d101      	bne.n	8005b96 <HAL_GPIO_Init+0x1f2>
 8005b92:	2304      	movs	r3, #4
 8005b94:	e008      	b.n	8005ba8 <HAL_GPIO_Init+0x204>
 8005b96:	2307      	movs	r3, #7
 8005b98:	e006      	b.n	8005ba8 <HAL_GPIO_Init+0x204>
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e004      	b.n	8005ba8 <HAL_GPIO_Init+0x204>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	e002      	b.n	8005ba8 <HAL_GPIO_Init+0x204>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <HAL_GPIO_Init+0x204>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	69fa      	ldr	r2, [r7, #28]
 8005baa:	f002 0203 	and.w	r2, r2, #3
 8005bae:	0092      	lsls	r2, r2, #2
 8005bb0:	4093      	lsls	r3, r2
 8005bb2:	69ba      	ldr	r2, [r7, #24]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bb8:	4935      	ldr	r1, [pc, #212]	@ (8005c90 <HAL_GPIO_Init+0x2ec>)
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	089b      	lsrs	r3, r3, #2
 8005bbe:	3302      	adds	r3, #2
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bc6:	4b38      	ldr	r3, [pc, #224]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	43db      	mvns	r3, r3
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005bea:	4a2f      	ldr	r2, [pc, #188]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c14:	4a24      	ldr	r2, [pc, #144]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c1a:	4b23      	ldr	r3, [pc, #140]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	43db      	mvns	r3, r3
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	4013      	ands	r3, r2
 8005c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d003      	beq.n	8005c3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c3e:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c44:	4b18      	ldr	r3, [pc, #96]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	43db      	mvns	r3, r3
 8005c4e:	69ba      	ldr	r2, [r7, #24]
 8005c50:	4013      	ands	r3, r2
 8005c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d003      	beq.n	8005c68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c68:	4a0f      	ldr	r2, [pc, #60]	@ (8005ca8 <HAL_GPIO_Init+0x304>)
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	3301      	adds	r3, #1
 8005c72:	61fb      	str	r3, [r7, #28]
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	2b0f      	cmp	r3, #15
 8005c78:	f67f aea2 	bls.w	80059c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c7c:	bf00      	nop
 8005c7e:	bf00      	nop
 8005c80:	3724      	adds	r7, #36	@ 0x24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	40023800 	.word	0x40023800
 8005c90:	40013800 	.word	0x40013800
 8005c94:	40020000 	.word	0x40020000
 8005c98:	40020400 	.word	0x40020400
 8005c9c:	40020800 	.word	0x40020800
 8005ca0:	40020c00 	.word	0x40020c00
 8005ca4:	40021000 	.word	0x40021000
 8005ca8:	40013c00 	.word	0x40013c00

08005cac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b085      	sub	sp, #20
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	691a      	ldr	r2, [r3, #16]
 8005cbc:	887b      	ldrh	r3, [r7, #2]
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	73fb      	strb	r3, [r7, #15]
 8005cc8:	e001      	b.n	8005cce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3714      	adds	r7, #20
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	807b      	strh	r3, [r7, #2]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005cec:	787b      	ldrb	r3, [r7, #1]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005cf2:	887a      	ldrh	r2, [r7, #2]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005cf8:	e003      	b.n	8005d02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005cfa:	887b      	ldrh	r3, [r7, #2]
 8005cfc:	041a      	lsls	r2, r3, #16
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	619a      	str	r2, [r3, #24]
}
 8005d02:	bf00      	nop
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
	...

08005d10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	4603      	mov	r3, r0
 8005d18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005d1a:	4b08      	ldr	r3, [pc, #32]	@ (8005d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d1c:	695a      	ldr	r2, [r3, #20]
 8005d1e:	88fb      	ldrh	r3, [r7, #6]
 8005d20:	4013      	ands	r3, r2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d006      	beq.n	8005d34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005d26:	4a05      	ldr	r2, [pc, #20]	@ (8005d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d28:	88fb      	ldrh	r3, [r7, #6]
 8005d2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005d2c:	88fb      	ldrh	r3, [r7, #6]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7ff f936 	bl	8004fa0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005d34:	bf00      	nop
 8005d36:	3708      	adds	r7, #8
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	40013c00 	.word	0x40013c00

08005d40 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b088      	sub	sp, #32
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e128      	b.n	8005fa4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d109      	bne.n	8005d72 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a90      	ldr	r2, [pc, #576]	@ (8005fac <HAL_I2S_Init+0x26c>)
 8005d6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7fd fe9f 	bl	8003ab0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2202      	movs	r2, #2
 8005d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	6812      	ldr	r2, [r2, #0]
 8005d84:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005d88:	f023 030f 	bic.w	r3, r3, #15
 8005d8c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2202      	movs	r2, #2
 8005d94:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d060      	beq.n	8005e60 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d102      	bne.n	8005dac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005da6:	2310      	movs	r3, #16
 8005da8:	617b      	str	r3, [r7, #20]
 8005daa:	e001      	b.n	8005db0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005dac:	2320      	movs	r3, #32
 8005dae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	2b20      	cmp	r3, #32
 8005db6:	d802      	bhi.n	8005dbe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	005b      	lsls	r3, r3, #1
 8005dbc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005dbe:	2001      	movs	r0, #1
 8005dc0:	f001 fabe 	bl	8007340 <HAL_RCCEx_GetPeriphCLKFreq>
 8005dc4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dce:	d125      	bne.n	8005e1c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d010      	beq.n	8005dfa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	fbb2 f2f3 	udiv	r2, r2, r3
 8005de2:	4613      	mov	r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	4413      	add	r3, r2
 8005de8:	005b      	lsls	r3, r3, #1
 8005dea:	461a      	mov	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df4:	3305      	adds	r3, #5
 8005df6:	613b      	str	r3, [r7, #16]
 8005df8:	e01f      	b.n	8005e3a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	00db      	lsls	r3, r3, #3
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e04:	4613      	mov	r3, r2
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4413      	add	r3, r2
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e16:	3305      	adds	r3, #5
 8005e18:	613b      	str	r3, [r7, #16]
 8005e1a:	e00e      	b.n	8005e3a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e24:	4613      	mov	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4413      	add	r3, r2
 8005e2a:	005b      	lsls	r3, r3, #1
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e36:	3305      	adds	r3, #5
 8005e38:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	4a5c      	ldr	r2, [pc, #368]	@ (8005fb0 <HAL_I2S_Init+0x270>)
 8005e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e42:	08db      	lsrs	r3, r3, #3
 8005e44:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	f003 0301 	and.w	r3, r3, #1
 8005e4c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	085b      	lsrs	r3, r3, #1
 8005e56:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	021b      	lsls	r3, r3, #8
 8005e5c:	61bb      	str	r3, [r7, #24]
 8005e5e:	e003      	b.n	8005e68 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005e60:	2302      	movs	r3, #2
 8005e62:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d902      	bls.n	8005e74 <HAL_I2S_Init+0x134>
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	2bff      	cmp	r3, #255	@ 0xff
 8005e72:	d907      	bls.n	8005e84 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e78:	f043 0210 	orr.w	r2, r3, #16
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e08f      	b.n	8005fa4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	691a      	ldr	r2, [r3, #16]
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	ea42 0103 	orr.w	r1, r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	69fa      	ldr	r2, [r7, #28]
 8005e94:	430a      	orrs	r2, r1
 8005e96:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005ea2:	f023 030f 	bic.w	r3, r3, #15
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	6851      	ldr	r1, [r2, #4]
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6892      	ldr	r2, [r2, #8]
 8005eae:	4311      	orrs	r1, r2
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	68d2      	ldr	r2, [r2, #12]
 8005eb4:	4311      	orrs	r1, r2
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6992      	ldr	r2, [r2, #24]
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	431a      	orrs	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ec6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d161      	bne.n	8005f94 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a38      	ldr	r2, [pc, #224]	@ (8005fb4 <HAL_I2S_Init+0x274>)
 8005ed4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a37      	ldr	r2, [pc, #220]	@ (8005fb8 <HAL_I2S_Init+0x278>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d101      	bne.n	8005ee4 <HAL_I2S_Init+0x1a4>
 8005ee0:	4b36      	ldr	r3, [pc, #216]	@ (8005fbc <HAL_I2S_Init+0x27c>)
 8005ee2:	e001      	b.n	8005ee8 <HAL_I2S_Init+0x1a8>
 8005ee4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	6812      	ldr	r2, [r2, #0]
 8005eee:	4932      	ldr	r1, [pc, #200]	@ (8005fb8 <HAL_I2S_Init+0x278>)
 8005ef0:	428a      	cmp	r2, r1
 8005ef2:	d101      	bne.n	8005ef8 <HAL_I2S_Init+0x1b8>
 8005ef4:	4a31      	ldr	r2, [pc, #196]	@ (8005fbc <HAL_I2S_Init+0x27c>)
 8005ef6:	e001      	b.n	8005efc <HAL_I2S_Init+0x1bc>
 8005ef8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005efc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005f00:	f023 030f 	bic.w	r3, r3, #15
 8005f04:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a2b      	ldr	r2, [pc, #172]	@ (8005fb8 <HAL_I2S_Init+0x278>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d101      	bne.n	8005f14 <HAL_I2S_Init+0x1d4>
 8005f10:	4b2a      	ldr	r3, [pc, #168]	@ (8005fbc <HAL_I2S_Init+0x27c>)
 8005f12:	e001      	b.n	8005f18 <HAL_I2S_Init+0x1d8>
 8005f14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f18:	2202      	movs	r2, #2
 8005f1a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a25      	ldr	r2, [pc, #148]	@ (8005fb8 <HAL_I2S_Init+0x278>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d101      	bne.n	8005f2a <HAL_I2S_Init+0x1ea>
 8005f26:	4b25      	ldr	r3, [pc, #148]	@ (8005fbc <HAL_I2S_Init+0x27c>)
 8005f28:	e001      	b.n	8005f2e <HAL_I2S_Init+0x1ee>
 8005f2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f2e:	69db      	ldr	r3, [r3, #28]
 8005f30:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f3a:	d003      	beq.n	8005f44 <HAL_I2S_Init+0x204>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d103      	bne.n	8005f4c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005f44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f48:	613b      	str	r3, [r7, #16]
 8005f4a:	e001      	b.n	8005f50 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005f64:	4313      	orrs	r3, r2
 8005f66:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	897b      	ldrh	r3, [r7, #10]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005f7c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a0d      	ldr	r2, [pc, #52]	@ (8005fb8 <HAL_I2S_Init+0x278>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d101      	bne.n	8005f8c <HAL_I2S_Init+0x24c>
 8005f88:	4b0c      	ldr	r3, [pc, #48]	@ (8005fbc <HAL_I2S_Init+0x27c>)
 8005f8a:	e001      	b.n	8005f90 <HAL_I2S_Init+0x250>
 8005f8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f90:	897a      	ldrh	r2, [r7, #10]
 8005f92:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3720      	adds	r7, #32
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	080062ad 	.word	0x080062ad
 8005fb0:	cccccccd 	.word	0xcccccccd
 8005fb4:	080063c1 	.word	0x080063c1
 8005fb8:	40003800 	.word	0x40003800
 8005fbc:	40003400 	.word	0x40003400

08005fc0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b086      	sub	sp, #24
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d002      	beq.n	8005fda <HAL_I2S_Transmit_DMA+0x1a>
 8005fd4:	88fb      	ldrh	r3, [r7, #6]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e08a      	b.n	80060f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d001      	beq.n	8005fee <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8005fea:	2302      	movs	r3, #2
 8005fec:	e082      	b.n	80060f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d101      	bne.n	8005ffe <HAL_I2S_Transmit_DMA+0x3e>
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	e07a      	b.n	80060f4 <HAL_I2S_Transmit_DMA+0x134>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2203      	movs	r2, #3
 800600a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	68ba      	ldr	r2, [r7, #8]
 8006018:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	69db      	ldr	r3, [r3, #28]
 8006020:	f003 0307 	and.w	r3, r3, #7
 8006024:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2b03      	cmp	r3, #3
 800602a:	d002      	beq.n	8006032 <HAL_I2S_Transmit_DMA+0x72>
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	2b05      	cmp	r3, #5
 8006030:	d10a      	bne.n	8006048 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006032:	88fb      	ldrh	r3, [r7, #6]
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	b29a      	uxth	r2, r3
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 800603c:	88fb      	ldrh	r3, [r7, #6]
 800603e:	005b      	lsls	r3, r3, #1
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006046:	e005      	b.n	8006054 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	88fa      	ldrh	r2, [r7, #6]
 800604c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	88fa      	ldrh	r2, [r7, #6]
 8006052:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006058:	4a28      	ldr	r2, [pc, #160]	@ (80060fc <HAL_I2S_Transmit_DMA+0x13c>)
 800605a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006060:	4a27      	ldr	r2, [pc, #156]	@ (8006100 <HAL_I2S_Transmit_DMA+0x140>)
 8006062:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006068:	4a26      	ldr	r2, [pc, #152]	@ (8006104 <HAL_I2S_Transmit_DMA+0x144>)
 800606a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006074:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800607c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006082:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006084:	f7ff f9cc 	bl	8005420 <HAL_DMA_Start_IT>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00f      	beq.n	80060ae <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006092:	f043 0208 	orr.w	r2, r3, #8
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e022      	b.n	80060f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d107      	bne.n	80060d4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0202 	orr.w	r2, r2, #2
 80060d2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	69db      	ldr	r3, [r3, #28]
 80060da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d107      	bne.n	80060f2 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	69da      	ldr	r2, [r3, #28]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80060f0:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3718      	adds	r7, #24
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	0800618b 	.word	0x0800618b
 8006100:	08006149 	.word	0x08006149
 8006104:	080061a7 	.word	0x080061a7

08006108 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	4798      	blx	r3
}
 8006118:	bf00      	nop
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006154:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d10e      	bne.n	800617c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 0202 	bic.w	r2, r2, #2
 800616c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f7fd fc23 	bl	80039c8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006182:	bf00      	nop
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b084      	sub	sp, #16
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006196:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f7fd fbed 	bl	8003978 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800619e:	bf00      	nop
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f022 0203 	bic.w	r2, r2, #3
 80061c2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061dc:	f043 0208 	orr.w	r2, r3, #8
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f7ff ffa5 	bl	8006134 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80061ea:	bf00      	nop
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b082      	sub	sp, #8
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fe:	881a      	ldrh	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800620a:	1c9a      	adds	r2, r3, #2
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006214:	b29b      	uxth	r3, r3
 8006216:	3b01      	subs	r3, #1
 8006218:	b29a      	uxth	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006222:	b29b      	uxth	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10e      	bne.n	8006246 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006236:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7fd fbc1 	bl	80039c8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006246:	bf00      	nop
 8006248:	3708      	adds	r7, #8
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800624e:	b580      	push	{r7, lr}
 8006250:	b082      	sub	sp, #8
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006260:	b292      	uxth	r2, r2
 8006262:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006268:	1c9a      	adds	r2, r3, #2
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006272:	b29b      	uxth	r3, r3
 8006274:	3b01      	subs	r3, #1
 8006276:	b29a      	uxth	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006280:	b29b      	uxth	r3, r3
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10e      	bne.n	80062a4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	685a      	ldr	r2, [r3, #4]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006294:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f7ff ff3e 	bl	8006120 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80062a4:	bf00      	nop
 80062a6:	3708      	adds	r7, #8
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b04      	cmp	r3, #4
 80062c6:	d13a      	bne.n	800633e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d109      	bne.n	80062e6 <I2S_IRQHandler+0x3a>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062dc:	2b40      	cmp	r3, #64	@ 0x40
 80062de:	d102      	bne.n	80062e6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f7ff ffb4 	bl	800624e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ec:	2b40      	cmp	r3, #64	@ 0x40
 80062ee:	d126      	bne.n	800633e <I2S_IRQHandler+0x92>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f003 0320 	and.w	r3, r3, #32
 80062fa:	2b20      	cmp	r3, #32
 80062fc:	d11f      	bne.n	800633e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800630c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800630e:	2300      	movs	r3, #0
 8006310:	613b      	str	r3, [r7, #16]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	613b      	str	r3, [r7, #16]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	613b      	str	r3, [r7, #16]
 8006322:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006330:	f043 0202 	orr.w	r2, r3, #2
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7ff fefb 	bl	8006134 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006344:	b2db      	uxtb	r3, r3
 8006346:	2b03      	cmp	r3, #3
 8006348:	d136      	bne.n	80063b8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	f003 0302 	and.w	r3, r3, #2
 8006350:	2b02      	cmp	r3, #2
 8006352:	d109      	bne.n	8006368 <I2S_IRQHandler+0xbc>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800635e:	2b80      	cmp	r3, #128	@ 0x80
 8006360:	d102      	bne.n	8006368 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7ff ff45 	bl	80061f2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	f003 0308 	and.w	r3, r3, #8
 800636e:	2b08      	cmp	r3, #8
 8006370:	d122      	bne.n	80063b8 <I2S_IRQHandler+0x10c>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b20      	cmp	r3, #32
 800637e:	d11b      	bne.n	80063b8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685a      	ldr	r2, [r3, #4]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800638e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	60fb      	str	r3, [r7, #12]
 800639c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063aa:	f043 0204 	orr.w	r2, r3, #4
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f7ff febe 	bl	8006134 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063b8:	bf00      	nop
 80063ba:	3718      	adds	r7, #24
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b088      	sub	sp, #32
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a92      	ldr	r2, [pc, #584]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d101      	bne.n	80063de <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80063da:	4b92      	ldr	r3, [pc, #584]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063dc:	e001      	b.n	80063e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80063de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a8b      	ldr	r2, [pc, #556]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d101      	bne.n	80063fc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80063f8:	4b8a      	ldr	r3, [pc, #552]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063fa:	e001      	b.n	8006400 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80063fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800640c:	d004      	beq.n	8006418 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	f040 8099 	bne.w	800654a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b02      	cmp	r3, #2
 8006420:	d107      	bne.n	8006432 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006428:	2b00      	cmp	r3, #0
 800642a:	d002      	beq.n	8006432 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f925 	bl	800667c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b01      	cmp	r3, #1
 800643a:	d107      	bne.n	800644c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006442:	2b00      	cmp	r3, #0
 8006444:	d002      	beq.n	800644c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f9c8 	bl	80067dc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006452:	2b40      	cmp	r3, #64	@ 0x40
 8006454:	d13a      	bne.n	80064cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	f003 0320 	and.w	r3, r3, #32
 800645c:	2b00      	cmp	r3, #0
 800645e:	d035      	beq.n	80064cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a6e      	ldr	r2, [pc, #440]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d101      	bne.n	800646e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800646a:	4b6e      	ldr	r3, [pc, #440]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800646c:	e001      	b.n	8006472 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800646e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4969      	ldr	r1, [pc, #420]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800647a:	428b      	cmp	r3, r1
 800647c:	d101      	bne.n	8006482 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800647e:	4b69      	ldr	r3, [pc, #420]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006480:	e001      	b.n	8006486 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006482:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006486:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800648a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685a      	ldr	r2, [r3, #4]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800649a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800649c:	2300      	movs	r3, #0
 800649e:	60fb      	str	r3, [r7, #12]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	60fb      	str	r3, [r7, #12]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	60fb      	str	r3, [r7, #12]
 80064b0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064be:	f043 0202 	orr.w	r2, r3, #2
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7ff fe34 	bl	8006134 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	f040 80c3 	bne.w	800665e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	f003 0320 	and.w	r3, r3, #32
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f000 80bd 	beq.w	800665e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80064f2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a49      	ldr	r2, [pc, #292]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d101      	bne.n	8006502 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80064fe:	4b49      	ldr	r3, [pc, #292]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006500:	e001      	b.n	8006506 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006502:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4944      	ldr	r1, [pc, #272]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800650e:	428b      	cmp	r3, r1
 8006510:	d101      	bne.n	8006516 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006512:	4b44      	ldr	r3, [pc, #272]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006514:	e001      	b.n	800651a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006516:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800651a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800651e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006520:	2300      	movs	r3, #0
 8006522:	60bb      	str	r3, [r7, #8]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	60bb      	str	r3, [r7, #8]
 800652c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800653a:	f043 0204 	orr.w	r2, r3, #4
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7ff fdf6 	bl	8006134 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006548:	e089      	b.n	800665e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b02      	cmp	r3, #2
 8006552:	d107      	bne.n	8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800655a:	2b00      	cmp	r3, #0
 800655c:	d002      	beq.n	8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f8be 	bl	80066e0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	f003 0301 	and.w	r3, r3, #1
 800656a:	2b01      	cmp	r3, #1
 800656c:	d107      	bne.n	800657e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006574:	2b00      	cmp	r3, #0
 8006576:	d002      	beq.n	800657e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 f8fd 	bl	8006778 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006584:	2b40      	cmp	r3, #64	@ 0x40
 8006586:	d12f      	bne.n	80065e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f003 0320 	and.w	r3, r3, #32
 800658e:	2b00      	cmp	r3, #0
 8006590:	d02a      	beq.n	80065e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685a      	ldr	r2, [r3, #4]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80065a0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a1e      	ldr	r2, [pc, #120]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d101      	bne.n	80065b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80065ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80065ae:	e001      	b.n	80065b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80065b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4919      	ldr	r1, [pc, #100]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80065bc:	428b      	cmp	r3, r1
 80065be:	d101      	bne.n	80065c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80065c0:	4b18      	ldr	r3, [pc, #96]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80065c2:	e001      	b.n	80065c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80065c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065c8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80065cc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065da:	f043 0202 	orr.w	r2, r3, #2
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7ff fda6 	bl	8006134 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	f003 0308 	and.w	r3, r3, #8
 80065ee:	2b08      	cmp	r3, #8
 80065f0:	d136      	bne.n	8006660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f003 0320 	and.w	r3, r3, #32
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d031      	beq.n	8006660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a07      	ldr	r2, [pc, #28]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d101      	bne.n	800660a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006606:	4b07      	ldr	r3, [pc, #28]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006608:	e001      	b.n	800660e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800660a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800660e:	685a      	ldr	r2, [r3, #4]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4902      	ldr	r1, [pc, #8]	@ (8006620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006616:	428b      	cmp	r3, r1
 8006618:	d106      	bne.n	8006628 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800661a:	4b02      	ldr	r3, [pc, #8]	@ (8006624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800661c:	e006      	b.n	800662c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800661e:	bf00      	nop
 8006620:	40003800 	.word	0x40003800
 8006624:	40003400 	.word	0x40003400
 8006628:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800662c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006630:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	685a      	ldr	r2, [r3, #4]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006640:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800664e:	f043 0204 	orr.w	r2, r3, #4
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f7ff fd6c 	bl	8006134 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800665c:	e000      	b.n	8006660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800665e:	bf00      	nop
}
 8006660:	bf00      	nop
 8006662:	3720      	adds	r7, #32
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	1c99      	adds	r1, r3, #2
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	6251      	str	r1, [r2, #36]	@ 0x24
 800668e:	881a      	ldrh	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800669a:	b29b      	uxth	r3, r3
 800669c:	3b01      	subs	r3, #1
 800669e:	b29a      	uxth	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d113      	bne.n	80066d6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80066bc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d106      	bne.n	80066d6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f7ff ffc9 	bl	8006668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80066d6:	bf00      	nop
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
	...

080066e0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ec:	1c99      	adds	r1, r3, #2
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	6251      	str	r1, [r2, #36]	@ 0x24
 80066f2:	8819      	ldrh	r1, [r3, #0]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006770 <I2SEx_TxISR_I2SExt+0x90>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d101      	bne.n	8006702 <I2SEx_TxISR_I2SExt+0x22>
 80066fe:	4b1d      	ldr	r3, [pc, #116]	@ (8006774 <I2SEx_TxISR_I2SExt+0x94>)
 8006700:	e001      	b.n	8006706 <I2SEx_TxISR_I2SExt+0x26>
 8006702:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006706:	460a      	mov	r2, r1
 8006708:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800670e:	b29b      	uxth	r3, r3
 8006710:	3b01      	subs	r3, #1
 8006712:	b29a      	uxth	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800671c:	b29b      	uxth	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	d121      	bne.n	8006766 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a12      	ldr	r2, [pc, #72]	@ (8006770 <I2SEx_TxISR_I2SExt+0x90>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d101      	bne.n	8006730 <I2SEx_TxISR_I2SExt+0x50>
 800672c:	4b11      	ldr	r3, [pc, #68]	@ (8006774 <I2SEx_TxISR_I2SExt+0x94>)
 800672e:	e001      	b.n	8006734 <I2SEx_TxISR_I2SExt+0x54>
 8006730:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006734:	685a      	ldr	r2, [r3, #4]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	490d      	ldr	r1, [pc, #52]	@ (8006770 <I2SEx_TxISR_I2SExt+0x90>)
 800673c:	428b      	cmp	r3, r1
 800673e:	d101      	bne.n	8006744 <I2SEx_TxISR_I2SExt+0x64>
 8006740:	4b0c      	ldr	r3, [pc, #48]	@ (8006774 <I2SEx_TxISR_I2SExt+0x94>)
 8006742:	e001      	b.n	8006748 <I2SEx_TxISR_I2SExt+0x68>
 8006744:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006748:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800674c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006752:	b29b      	uxth	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	d106      	bne.n	8006766 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7ff ff81 	bl	8006668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006766:	bf00      	nop
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	40003800 	.word	0x40003800
 8006774:	40003400 	.word	0x40003400

08006778 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68d8      	ldr	r0, [r3, #12]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	1c99      	adds	r1, r3, #2
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006790:	b282      	uxth	r2, r0
 8006792:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006798:	b29b      	uxth	r3, r3
 800679a:	3b01      	subs	r3, #1
 800679c:	b29a      	uxth	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d113      	bne.n	80067d4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80067ba:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d106      	bne.n	80067d4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff ff4a 	bl	8006668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80067d4:	bf00      	nop
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a20      	ldr	r2, [pc, #128]	@ (800686c <I2SEx_RxISR_I2SExt+0x90>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d101      	bne.n	80067f2 <I2SEx_RxISR_I2SExt+0x16>
 80067ee:	4b20      	ldr	r3, [pc, #128]	@ (8006870 <I2SEx_RxISR_I2SExt+0x94>)
 80067f0:	e001      	b.n	80067f6 <I2SEx_RxISR_I2SExt+0x1a>
 80067f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80067f6:	68d8      	ldr	r0, [r3, #12]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fc:	1c99      	adds	r1, r3, #2
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006802:	b282      	uxth	r2, r0
 8006804:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800680a:	b29b      	uxth	r3, r3
 800680c:	3b01      	subs	r3, #1
 800680e:	b29a      	uxth	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006818:	b29b      	uxth	r3, r3
 800681a:	2b00      	cmp	r3, #0
 800681c:	d121      	bne.n	8006862 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a12      	ldr	r2, [pc, #72]	@ (800686c <I2SEx_RxISR_I2SExt+0x90>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d101      	bne.n	800682c <I2SEx_RxISR_I2SExt+0x50>
 8006828:	4b11      	ldr	r3, [pc, #68]	@ (8006870 <I2SEx_RxISR_I2SExt+0x94>)
 800682a:	e001      	b.n	8006830 <I2SEx_RxISR_I2SExt+0x54>
 800682c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	490d      	ldr	r1, [pc, #52]	@ (800686c <I2SEx_RxISR_I2SExt+0x90>)
 8006838:	428b      	cmp	r3, r1
 800683a:	d101      	bne.n	8006840 <I2SEx_RxISR_I2SExt+0x64>
 800683c:	4b0c      	ldr	r3, [pc, #48]	@ (8006870 <I2SEx_RxISR_I2SExt+0x94>)
 800683e:	e001      	b.n	8006844 <I2SEx_RxISR_I2SExt+0x68>
 8006840:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006844:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006848:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800684e:	b29b      	uxth	r3, r3
 8006850:	2b00      	cmp	r3, #0
 8006852:	d106      	bne.n	8006862 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f7ff ff03 	bl	8006668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006862:	bf00      	nop
 8006864:	3708      	adds	r7, #8
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	40003800 	.word	0x40003800
 8006870:	40003400 	.word	0x40003400

08006874 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e267      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b00      	cmp	r3, #0
 8006890:	d075      	beq.n	800697e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006892:	4b88      	ldr	r3, [pc, #544]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f003 030c 	and.w	r3, r3, #12
 800689a:	2b04      	cmp	r3, #4
 800689c:	d00c      	beq.n	80068b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800689e:	4b85      	ldr	r3, [pc, #532]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80068a6:	2b08      	cmp	r3, #8
 80068a8:	d112      	bne.n	80068d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80068aa:	4b82      	ldr	r3, [pc, #520]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068b6:	d10b      	bne.n	80068d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068b8:	4b7e      	ldr	r3, [pc, #504]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d05b      	beq.n	800697c <HAL_RCC_OscConfig+0x108>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d157      	bne.n	800697c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e242      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d8:	d106      	bne.n	80068e8 <HAL_RCC_OscConfig+0x74>
 80068da:	4b76      	ldr	r3, [pc, #472]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a75      	ldr	r2, [pc, #468]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80068e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068e4:	6013      	str	r3, [r2, #0]
 80068e6:	e01d      	b.n	8006924 <HAL_RCC_OscConfig+0xb0>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068f0:	d10c      	bne.n	800690c <HAL_RCC_OscConfig+0x98>
 80068f2:	4b70      	ldr	r3, [pc, #448]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a6f      	ldr	r2, [pc, #444]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80068f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068fc:	6013      	str	r3, [r2, #0]
 80068fe:	4b6d      	ldr	r3, [pc, #436]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a6c      	ldr	r2, [pc, #432]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006908:	6013      	str	r3, [r2, #0]
 800690a:	e00b      	b.n	8006924 <HAL_RCC_OscConfig+0xb0>
 800690c:	4b69      	ldr	r3, [pc, #420]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a68      	ldr	r2, [pc, #416]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006912:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006916:	6013      	str	r3, [r2, #0]
 8006918:	4b66      	ldr	r3, [pc, #408]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a65      	ldr	r2, [pc, #404]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 800691e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006922:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d013      	beq.n	8006954 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800692c:	f7fe fbb8 	bl	80050a0 <HAL_GetTick>
 8006930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006932:	e008      	b.n	8006946 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006934:	f7fe fbb4 	bl	80050a0 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b64      	cmp	r3, #100	@ 0x64
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e207      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006946:	4b5b      	ldr	r3, [pc, #364]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d0f0      	beq.n	8006934 <HAL_RCC_OscConfig+0xc0>
 8006952:	e014      	b.n	800697e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006954:	f7fe fba4 	bl	80050a0 <HAL_GetTick>
 8006958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800695a:	e008      	b.n	800696e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800695c:	f7fe fba0 	bl	80050a0 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b64      	cmp	r3, #100	@ 0x64
 8006968:	d901      	bls.n	800696e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e1f3      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800696e:	4b51      	ldr	r3, [pc, #324]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d1f0      	bne.n	800695c <HAL_RCC_OscConfig+0xe8>
 800697a:	e000      	b.n	800697e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800697c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0302 	and.w	r3, r3, #2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d063      	beq.n	8006a52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800698a:	4b4a      	ldr	r3, [pc, #296]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 030c 	and.w	r3, r3, #12
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00b      	beq.n	80069ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006996:	4b47      	ldr	r3, [pc, #284]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800699e:	2b08      	cmp	r3, #8
 80069a0:	d11c      	bne.n	80069dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80069a2:	4b44      	ldr	r3, [pc, #272]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d116      	bne.n	80069dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069ae:	4b41      	ldr	r3, [pc, #260]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0302 	and.w	r3, r3, #2
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d005      	beq.n	80069c6 <HAL_RCC_OscConfig+0x152>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d001      	beq.n	80069c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e1c7      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069c6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	4937      	ldr	r1, [pc, #220]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069da:	e03a      	b.n	8006a52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d020      	beq.n	8006a26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069e4:	4b34      	ldr	r3, [pc, #208]	@ (8006ab8 <HAL_RCC_OscConfig+0x244>)
 80069e6:	2201      	movs	r2, #1
 80069e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ea:	f7fe fb59 	bl	80050a0 <HAL_GetTick>
 80069ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069f0:	e008      	b.n	8006a04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069f2:	f7fe fb55 	bl	80050a0 <HAL_GetTick>
 80069f6:	4602      	mov	r2, r0
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d901      	bls.n	8006a04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e1a8      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a04:	4b2b      	ldr	r3, [pc, #172]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d0f0      	beq.n	80069f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a10:	4b28      	ldr	r3, [pc, #160]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	691b      	ldr	r3, [r3, #16]
 8006a1c:	00db      	lsls	r3, r3, #3
 8006a1e:	4925      	ldr	r1, [pc, #148]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	600b      	str	r3, [r1, #0]
 8006a24:	e015      	b.n	8006a52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a26:	4b24      	ldr	r3, [pc, #144]	@ (8006ab8 <HAL_RCC_OscConfig+0x244>)
 8006a28:	2200      	movs	r2, #0
 8006a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a2c:	f7fe fb38 	bl	80050a0 <HAL_GetTick>
 8006a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a32:	e008      	b.n	8006a46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a34:	f7fe fb34 	bl	80050a0 <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e187      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a46:	4b1b      	ldr	r3, [pc, #108]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 0302 	and.w	r3, r3, #2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1f0      	bne.n	8006a34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0308 	and.w	r3, r3, #8
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d036      	beq.n	8006acc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d016      	beq.n	8006a94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a66:	4b15      	ldr	r3, [pc, #84]	@ (8006abc <HAL_RCC_OscConfig+0x248>)
 8006a68:	2201      	movs	r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a6c:	f7fe fb18 	bl	80050a0 <HAL_GetTick>
 8006a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a72:	e008      	b.n	8006a86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a74:	f7fe fb14 	bl	80050a0 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d901      	bls.n	8006a86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	e167      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a86:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab4 <HAL_RCC_OscConfig+0x240>)
 8006a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a8a:	f003 0302 	and.w	r3, r3, #2
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d0f0      	beq.n	8006a74 <HAL_RCC_OscConfig+0x200>
 8006a92:	e01b      	b.n	8006acc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a94:	4b09      	ldr	r3, [pc, #36]	@ (8006abc <HAL_RCC_OscConfig+0x248>)
 8006a96:	2200      	movs	r2, #0
 8006a98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a9a:	f7fe fb01 	bl	80050a0 <HAL_GetTick>
 8006a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006aa0:	e00e      	b.n	8006ac0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006aa2:	f7fe fafd 	bl	80050a0 <HAL_GetTick>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	1ad3      	subs	r3, r2, r3
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d907      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e150      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
 8006ab4:	40023800 	.word	0x40023800
 8006ab8:	42470000 	.word	0x42470000
 8006abc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ac0:	4b88      	ldr	r3, [pc, #544]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006ac2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1ea      	bne.n	8006aa2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0304 	and.w	r3, r3, #4
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f000 8097 	beq.w	8006c08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ada:	2300      	movs	r3, #0
 8006adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ade:	4b81      	ldr	r3, [pc, #516]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10f      	bne.n	8006b0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006aea:	2300      	movs	r3, #0
 8006aec:	60bb      	str	r3, [r7, #8]
 8006aee:	4b7d      	ldr	r3, [pc, #500]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af2:	4a7c      	ldr	r2, [pc, #496]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006af4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006af8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006afa:	4b7a      	ldr	r3, [pc, #488]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b02:	60bb      	str	r3, [r7, #8]
 8006b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b06:	2301      	movs	r3, #1
 8006b08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b0a:	4b77      	ldr	r3, [pc, #476]	@ (8006ce8 <HAL_RCC_OscConfig+0x474>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d118      	bne.n	8006b48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b16:	4b74      	ldr	r3, [pc, #464]	@ (8006ce8 <HAL_RCC_OscConfig+0x474>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a73      	ldr	r2, [pc, #460]	@ (8006ce8 <HAL_RCC_OscConfig+0x474>)
 8006b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b22:	f7fe fabd 	bl	80050a0 <HAL_GetTick>
 8006b26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b28:	e008      	b.n	8006b3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b2a:	f7fe fab9 	bl	80050a0 <HAL_GetTick>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d901      	bls.n	8006b3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	e10c      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b3c:	4b6a      	ldr	r3, [pc, #424]	@ (8006ce8 <HAL_RCC_OscConfig+0x474>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d0f0      	beq.n	8006b2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d106      	bne.n	8006b5e <HAL_RCC_OscConfig+0x2ea>
 8006b50:	4b64      	ldr	r3, [pc, #400]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b54:	4a63      	ldr	r2, [pc, #396]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b56:	f043 0301 	orr.w	r3, r3, #1
 8006b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b5c:	e01c      	b.n	8006b98 <HAL_RCC_OscConfig+0x324>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	2b05      	cmp	r3, #5
 8006b64:	d10c      	bne.n	8006b80 <HAL_RCC_OscConfig+0x30c>
 8006b66:	4b5f      	ldr	r3, [pc, #380]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b6a:	4a5e      	ldr	r2, [pc, #376]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b6c:	f043 0304 	orr.w	r3, r3, #4
 8006b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b72:	4b5c      	ldr	r3, [pc, #368]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b76:	4a5b      	ldr	r2, [pc, #364]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b78:	f043 0301 	orr.w	r3, r3, #1
 8006b7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b7e:	e00b      	b.n	8006b98 <HAL_RCC_OscConfig+0x324>
 8006b80:	4b58      	ldr	r3, [pc, #352]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b84:	4a57      	ldr	r2, [pc, #348]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b86:	f023 0301 	bic.w	r3, r3, #1
 8006b8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b8c:	4b55      	ldr	r3, [pc, #340]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b90:	4a54      	ldr	r2, [pc, #336]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006b92:	f023 0304 	bic.w	r3, r3, #4
 8006b96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d015      	beq.n	8006bcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ba0:	f7fe fa7e 	bl	80050a0 <HAL_GetTick>
 8006ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ba6:	e00a      	b.n	8006bbe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ba8:	f7fe fa7a 	bl	80050a0 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d901      	bls.n	8006bbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e0cb      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bbe:	4b49      	ldr	r3, [pc, #292]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d0ee      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x334>
 8006bca:	e014      	b.n	8006bf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bcc:	f7fe fa68 	bl	80050a0 <HAL_GetTick>
 8006bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bd2:	e00a      	b.n	8006bea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bd4:	f7fe fa64 	bl	80050a0 <HAL_GetTick>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	1ad3      	subs	r3, r2, r3
 8006bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d901      	bls.n	8006bea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	e0b5      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bea:	4b3e      	ldr	r3, [pc, #248]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bee:	f003 0302 	and.w	r3, r3, #2
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1ee      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006bf6:	7dfb      	ldrb	r3, [r7, #23]
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d105      	bne.n	8006c08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bfc:	4b39      	ldr	r3, [pc, #228]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c00:	4a38      	ldr	r2, [pc, #224]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f000 80a1 	beq.w	8006d54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c12:	4b34      	ldr	r3, [pc, #208]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f003 030c 	and.w	r3, r3, #12
 8006c1a:	2b08      	cmp	r3, #8
 8006c1c:	d05c      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d141      	bne.n	8006caa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c26:	4b31      	ldr	r3, [pc, #196]	@ (8006cec <HAL_RCC_OscConfig+0x478>)
 8006c28:	2200      	movs	r2, #0
 8006c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c2c:	f7fe fa38 	bl	80050a0 <HAL_GetTick>
 8006c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c32:	e008      	b.n	8006c46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c34:	f7fe fa34 	bl	80050a0 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e087      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c46:	4b27      	ldr	r3, [pc, #156]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d1f0      	bne.n	8006c34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	69da      	ldr	r2, [r3, #28]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c60:	019b      	lsls	r3, r3, #6
 8006c62:	431a      	orrs	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c68:	085b      	lsrs	r3, r3, #1
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	041b      	lsls	r3, r3, #16
 8006c6e:	431a      	orrs	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c74:	061b      	lsls	r3, r3, #24
 8006c76:	491b      	ldr	r1, [pc, #108]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8006cec <HAL_RCC_OscConfig+0x478>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c82:	f7fe fa0d 	bl	80050a0 <HAL_GetTick>
 8006c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c88:	e008      	b.n	8006c9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c8a:	f7fe fa09 	bl	80050a0 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	2b02      	cmp	r3, #2
 8006c96:	d901      	bls.n	8006c9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006c98:	2303      	movs	r3, #3
 8006c9a:	e05c      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c9c:	4b11      	ldr	r3, [pc, #68]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d0f0      	beq.n	8006c8a <HAL_RCC_OscConfig+0x416>
 8006ca8:	e054      	b.n	8006d54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006caa:	4b10      	ldr	r3, [pc, #64]	@ (8006cec <HAL_RCC_OscConfig+0x478>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cb0:	f7fe f9f6 	bl	80050a0 <HAL_GetTick>
 8006cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cb6:	e008      	b.n	8006cca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cb8:	f7fe f9f2 	bl	80050a0 <HAL_GetTick>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d901      	bls.n	8006cca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e045      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cca:	4b06      	ldr	r3, [pc, #24]	@ (8006ce4 <HAL_RCC_OscConfig+0x470>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1f0      	bne.n	8006cb8 <HAL_RCC_OscConfig+0x444>
 8006cd6:	e03d      	b.n	8006d54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d107      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e038      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
 8006ce4:	40023800 	.word	0x40023800
 8006ce8:	40007000 	.word	0x40007000
 8006cec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8006d60 <HAL_RCC_OscConfig+0x4ec>)
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d028      	beq.n	8006d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d121      	bne.n	8006d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d11a      	bne.n	8006d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006d20:	4013      	ands	r3, r2
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d111      	bne.n	8006d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d36:	085b      	lsrs	r3, r3, #1
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d107      	bne.n	8006d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d001      	beq.n	8006d54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e000      	b.n	8006d56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	40023800 	.word	0x40023800

08006d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e0cc      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d78:	4b68      	ldr	r3, [pc, #416]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0307 	and.w	r3, r3, #7
 8006d80:	683a      	ldr	r2, [r7, #0]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d90c      	bls.n	8006da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d86:	4b65      	ldr	r3, [pc, #404]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006d88:	683a      	ldr	r2, [r7, #0]
 8006d8a:	b2d2      	uxtb	r2, r2
 8006d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d8e:	4b63      	ldr	r3, [pc, #396]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0307 	and.w	r3, r3, #7
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d001      	beq.n	8006da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e0b8      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d020      	beq.n	8006dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d005      	beq.n	8006dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006db8:	4b59      	ldr	r3, [pc, #356]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	4a58      	ldr	r2, [pc, #352]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006dc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0308 	and.w	r3, r3, #8
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006dd0:	4b53      	ldr	r3, [pc, #332]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	4a52      	ldr	r2, [pc, #328]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ddc:	4b50      	ldr	r3, [pc, #320]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	494d      	ldr	r1, [pc, #308]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d044      	beq.n	8006e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d107      	bne.n	8006e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e02:	4b47      	ldr	r3, [pc, #284]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d119      	bne.n	8006e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e07f      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d003      	beq.n	8006e22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e1e:	2b03      	cmp	r3, #3
 8006e20:	d107      	bne.n	8006e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e22:	4b3f      	ldr	r3, [pc, #252]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d109      	bne.n	8006e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e06f      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e32:	4b3b      	ldr	r3, [pc, #236]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e067      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e42:	4b37      	ldr	r3, [pc, #220]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f023 0203 	bic.w	r2, r3, #3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	4934      	ldr	r1, [pc, #208]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e54:	f7fe f924 	bl	80050a0 <HAL_GetTick>
 8006e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e5a:	e00a      	b.n	8006e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e5c:	f7fe f920 	bl	80050a0 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d901      	bls.n	8006e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e04f      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e72:	4b2b      	ldr	r3, [pc, #172]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	f003 020c 	and.w	r2, r3, #12
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d1eb      	bne.n	8006e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e84:	4b25      	ldr	r3, [pc, #148]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0307 	and.w	r3, r3, #7
 8006e8c:	683a      	ldr	r2, [r7, #0]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d20c      	bcs.n	8006eac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e92:	4b22      	ldr	r3, [pc, #136]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	b2d2      	uxtb	r2, r2
 8006e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e9a:	4b20      	ldr	r3, [pc, #128]	@ (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0307 	and.w	r3, r3, #7
 8006ea2:	683a      	ldr	r2, [r7, #0]
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d001      	beq.n	8006eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e032      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d008      	beq.n	8006eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006eb8:	4b19      	ldr	r3, [pc, #100]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	4916      	ldr	r1, [pc, #88]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0308 	and.w	r3, r3, #8
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d009      	beq.n	8006eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ed6:	4b12      	ldr	r3, [pc, #72]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	00db      	lsls	r3, r3, #3
 8006ee4:	490e      	ldr	r1, [pc, #56]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006eea:	f000 f821 	bl	8006f30 <HAL_RCC_GetSysClockFreq>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	091b      	lsrs	r3, r3, #4
 8006ef6:	f003 030f 	and.w	r3, r3, #15
 8006efa:	490a      	ldr	r1, [pc, #40]	@ (8006f24 <HAL_RCC_ClockConfig+0x1c0>)
 8006efc:	5ccb      	ldrb	r3, [r1, r3]
 8006efe:	fa22 f303 	lsr.w	r3, r2, r3
 8006f02:	4a09      	ldr	r2, [pc, #36]	@ (8006f28 <HAL_RCC_ClockConfig+0x1c4>)
 8006f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006f06:	4b09      	ldr	r3, [pc, #36]	@ (8006f2c <HAL_RCC_ClockConfig+0x1c8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7fc ff9a 	bl	8003e44 <HAL_InitTick>

  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	40023c00 	.word	0x40023c00
 8006f20:	40023800 	.word	0x40023800
 8006f24:	0800f4a8 	.word	0x0800f4a8
 8006f28:	20000080 	.word	0x20000080
 8006f2c:	200000d0 	.word	0x200000d0

08006f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f34:	b090      	sub	sp, #64	@ 0x40
 8006f36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006f40:	2300      	movs	r3, #0
 8006f42:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006f44:	2300      	movs	r3, #0
 8006f46:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f48:	4b59      	ldr	r3, [pc, #356]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	f003 030c 	and.w	r3, r3, #12
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	d00d      	beq.n	8006f70 <HAL_RCC_GetSysClockFreq+0x40>
 8006f54:	2b08      	cmp	r3, #8
 8006f56:	f200 80a1 	bhi.w	800709c <HAL_RCC_GetSysClockFreq+0x16c>
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d002      	beq.n	8006f64 <HAL_RCC_GetSysClockFreq+0x34>
 8006f5e:	2b04      	cmp	r3, #4
 8006f60:	d003      	beq.n	8006f6a <HAL_RCC_GetSysClockFreq+0x3a>
 8006f62:	e09b      	b.n	800709c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f64:	4b53      	ldr	r3, [pc, #332]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006f66:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f68:	e09b      	b.n	80070a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f6a:	4b53      	ldr	r3, [pc, #332]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f6e:	e098      	b.n	80070a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f70:	4b4f      	ldr	r3, [pc, #316]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f78:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f7a:	4b4d      	ldr	r3, [pc, #308]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d028      	beq.n	8006fd8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f86:	4b4a      	ldr	r3, [pc, #296]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	099b      	lsrs	r3, r3, #6
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	623b      	str	r3, [r7, #32]
 8006f90:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f92:	6a3b      	ldr	r3, [r7, #32]
 8006f94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006f98:	2100      	movs	r1, #0
 8006f9a:	4b47      	ldr	r3, [pc, #284]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f9c:	fb03 f201 	mul.w	r2, r3, r1
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	fb00 f303 	mul.w	r3, r0, r3
 8006fa6:	4413      	add	r3, r2
 8006fa8:	4a43      	ldr	r2, [pc, #268]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006faa:	fba0 1202 	umull	r1, r2, r0, r2
 8006fae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fb0:	460a      	mov	r2, r1
 8006fb2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006fb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fb6:	4413      	add	r3, r2
 8006fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	61bb      	str	r3, [r7, #24]
 8006fc0:	61fa      	str	r2, [r7, #28]
 8006fc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fc6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006fca:	f7f9 fe75 	bl	8000cb8 <__aeabi_uldivmod>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fd6:	e053      	b.n	8007080 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fd8:	4b35      	ldr	r3, [pc, #212]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	099b      	lsrs	r3, r3, #6
 8006fde:	2200      	movs	r2, #0
 8006fe0:	613b      	str	r3, [r7, #16]
 8006fe2:	617a      	str	r2, [r7, #20]
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006fea:	f04f 0b00 	mov.w	fp, #0
 8006fee:	4652      	mov	r2, sl
 8006ff0:	465b      	mov	r3, fp
 8006ff2:	f04f 0000 	mov.w	r0, #0
 8006ff6:	f04f 0100 	mov.w	r1, #0
 8006ffa:	0159      	lsls	r1, r3, #5
 8006ffc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007000:	0150      	lsls	r0, r2, #5
 8007002:	4602      	mov	r2, r0
 8007004:	460b      	mov	r3, r1
 8007006:	ebb2 080a 	subs.w	r8, r2, sl
 800700a:	eb63 090b 	sbc.w	r9, r3, fp
 800700e:	f04f 0200 	mov.w	r2, #0
 8007012:	f04f 0300 	mov.w	r3, #0
 8007016:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800701a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800701e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007022:	ebb2 0408 	subs.w	r4, r2, r8
 8007026:	eb63 0509 	sbc.w	r5, r3, r9
 800702a:	f04f 0200 	mov.w	r2, #0
 800702e:	f04f 0300 	mov.w	r3, #0
 8007032:	00eb      	lsls	r3, r5, #3
 8007034:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007038:	00e2      	lsls	r2, r4, #3
 800703a:	4614      	mov	r4, r2
 800703c:	461d      	mov	r5, r3
 800703e:	eb14 030a 	adds.w	r3, r4, sl
 8007042:	603b      	str	r3, [r7, #0]
 8007044:	eb45 030b 	adc.w	r3, r5, fp
 8007048:	607b      	str	r3, [r7, #4]
 800704a:	f04f 0200 	mov.w	r2, #0
 800704e:	f04f 0300 	mov.w	r3, #0
 8007052:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007056:	4629      	mov	r1, r5
 8007058:	028b      	lsls	r3, r1, #10
 800705a:	4621      	mov	r1, r4
 800705c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007060:	4621      	mov	r1, r4
 8007062:	028a      	lsls	r2, r1, #10
 8007064:	4610      	mov	r0, r2
 8007066:	4619      	mov	r1, r3
 8007068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800706a:	2200      	movs	r2, #0
 800706c:	60bb      	str	r3, [r7, #8]
 800706e:	60fa      	str	r2, [r7, #12]
 8007070:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007074:	f7f9 fe20 	bl	8000cb8 <__aeabi_uldivmod>
 8007078:	4602      	mov	r2, r0
 800707a:	460b      	mov	r3, r1
 800707c:	4613      	mov	r3, r2
 800707e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007080:	4b0b      	ldr	r3, [pc, #44]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	0c1b      	lsrs	r3, r3, #16
 8007086:	f003 0303 	and.w	r3, r3, #3
 800708a:	3301      	adds	r3, #1
 800708c:	005b      	lsls	r3, r3, #1
 800708e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007090:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007094:	fbb2 f3f3 	udiv	r3, r2, r3
 8007098:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800709a:	e002      	b.n	80070a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800709c:	4b05      	ldr	r3, [pc, #20]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800709e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80070a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3740      	adds	r7, #64	@ 0x40
 80070a8:	46bd      	mov	sp, r7
 80070aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070ae:	bf00      	nop
 80070b0:	40023800 	.word	0x40023800
 80070b4:	00f42400 	.word	0x00f42400
 80070b8:	017d7840 	.word	0x017d7840

080070bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070bc:	b480      	push	{r7}
 80070be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070c0:	4b03      	ldr	r3, [pc, #12]	@ (80070d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80070c2:	681b      	ldr	r3, [r3, #0]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	20000080 	.word	0x20000080

080070d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80070d8:	f7ff fff0 	bl	80070bc <HAL_RCC_GetHCLKFreq>
 80070dc:	4602      	mov	r2, r0
 80070de:	4b05      	ldr	r3, [pc, #20]	@ (80070f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	0b5b      	lsrs	r3, r3, #13
 80070e4:	f003 0307 	and.w	r3, r3, #7
 80070e8:	4903      	ldr	r1, [pc, #12]	@ (80070f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070ea:	5ccb      	ldrb	r3, [r1, r3]
 80070ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	40023800 	.word	0x40023800
 80070f8:	0800f4b8 	.word	0x0800f4b8

080070fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	220f      	movs	r2, #15
 800710a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800710c:	4b12      	ldr	r3, [pc, #72]	@ (8007158 <HAL_RCC_GetClockConfig+0x5c>)
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	f003 0203 	and.w	r2, r3, #3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007118:	4b0f      	ldr	r3, [pc, #60]	@ (8007158 <HAL_RCC_GetClockConfig+0x5c>)
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007124:	4b0c      	ldr	r3, [pc, #48]	@ (8007158 <HAL_RCC_GetClockConfig+0x5c>)
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007130:	4b09      	ldr	r3, [pc, #36]	@ (8007158 <HAL_RCC_GetClockConfig+0x5c>)
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	08db      	lsrs	r3, r3, #3
 8007136:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800713e:	4b07      	ldr	r3, [pc, #28]	@ (800715c <HAL_RCC_GetClockConfig+0x60>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 0207 	and.w	r2, r3, #7
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	601a      	str	r2, [r3, #0]
}
 800714a:	bf00      	nop
 800714c:	370c      	adds	r7, #12
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	40023800 	.word	0x40023800
 800715c:	40023c00 	.word	0x40023c00

08007160 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007168:	2300      	movs	r3, #0
 800716a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800716c:	2300      	movs	r3, #0
 800716e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 0301 	and.w	r3, r3, #1
 8007178:	2b00      	cmp	r3, #0
 800717a:	d105      	bne.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007184:	2b00      	cmp	r3, #0
 8007186:	d038      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007188:	4b68      	ldr	r3, [pc, #416]	@ (800732c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800718a:	2200      	movs	r2, #0
 800718c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800718e:	f7fd ff87 	bl	80050a0 <HAL_GetTick>
 8007192:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007194:	e008      	b.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007196:	f7fd ff83 	bl	80050a0 <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d901      	bls.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071a4:	2303      	movs	r3, #3
 80071a6:	e0bd      	b.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80071a8:	4b61      	ldr	r3, [pc, #388]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d1f0      	bne.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685a      	ldr	r2, [r3, #4]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	019b      	lsls	r3, r3, #6
 80071be:	431a      	orrs	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	071b      	lsls	r3, r3, #28
 80071c6:	495a      	ldr	r1, [pc, #360]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071c8:	4313      	orrs	r3, r2
 80071ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80071ce:	4b57      	ldr	r3, [pc, #348]	@ (800732c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80071d0:	2201      	movs	r2, #1
 80071d2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80071d4:	f7fd ff64 	bl	80050a0 <HAL_GetTick>
 80071d8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071da:	e008      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80071dc:	f7fd ff60 	bl	80050a0 <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d901      	bls.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e09a      	b.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071ee:	4b50      	ldr	r3, [pc, #320]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d0f0      	beq.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 8083 	beq.w	800730e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007208:	2300      	movs	r3, #0
 800720a:	60fb      	str	r3, [r7, #12]
 800720c:	4b48      	ldr	r3, [pc, #288]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800720e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007210:	4a47      	ldr	r2, [pc, #284]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007216:	6413      	str	r3, [r2, #64]	@ 0x40
 8007218:	4b45      	ldr	r3, [pc, #276]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800721a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800721c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007220:	60fb      	str	r3, [r7, #12]
 8007222:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007224:	4b43      	ldr	r3, [pc, #268]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a42      	ldr	r2, [pc, #264]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800722a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800722e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007230:	f7fd ff36 	bl	80050a0 <HAL_GetTick>
 8007234:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007236:	e008      	b.n	800724a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007238:	f7fd ff32 	bl	80050a0 <HAL_GetTick>
 800723c:	4602      	mov	r2, r0
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	2b02      	cmp	r3, #2
 8007244:	d901      	bls.n	800724a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e06c      	b.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800724a:	4b3a      	ldr	r3, [pc, #232]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007252:	2b00      	cmp	r3, #0
 8007254:	d0f0      	beq.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007256:	4b36      	ldr	r3, [pc, #216]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800725a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800725e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d02f      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	429a      	cmp	r2, r3
 8007272:	d028      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007274:	4b2e      	ldr	r3, [pc, #184]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007278:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800727c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800727e:	4b2e      	ldr	r3, [pc, #184]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007280:	2201      	movs	r2, #1
 8007282:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007284:	4b2c      	ldr	r3, [pc, #176]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007286:	2200      	movs	r2, #0
 8007288:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800728a:	4a29      	ldr	r2, [pc, #164]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007290:	4b27      	ldr	r3, [pc, #156]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b01      	cmp	r3, #1
 800729a:	d114      	bne.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800729c:	f7fd ff00 	bl	80050a0 <HAL_GetTick>
 80072a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072a2:	e00a      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072a4:	f7fd fefc 	bl	80050a0 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d901      	bls.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	e034      	b.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072ba:	4b1d      	ldr	r3, [pc, #116]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072be:	f003 0302 	and.w	r3, r3, #2
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d0ee      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072d2:	d10d      	bne.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80072d4:	4b16      	ldr	r3, [pc, #88]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80072e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072e8:	4911      	ldr	r1, [pc, #68]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072ea:	4313      	orrs	r3, r2
 80072ec:	608b      	str	r3, [r1, #8]
 80072ee:	e005      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80072f0:	4b0f      	ldr	r3, [pc, #60]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	4a0e      	ldr	r2, [pc, #56]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072f6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80072fa:	6093      	str	r3, [r2, #8]
 80072fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007308:	4909      	ldr	r1, [pc, #36]	@ (8007330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800730a:	4313      	orrs	r3, r2
 800730c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 0308 	and.w	r3, r3, #8
 8007316:	2b00      	cmp	r3, #0
 8007318:	d003      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	7d1a      	ldrb	r2, [r3, #20]
 800731e:	4b07      	ldr	r3, [pc, #28]	@ (800733c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8007320:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	3718      	adds	r7, #24
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	42470068 	.word	0x42470068
 8007330:	40023800 	.word	0x40023800
 8007334:	40007000 	.word	0x40007000
 8007338:	42470e40 	.word	0x42470e40
 800733c:	424711e0 	.word	0x424711e0

08007340 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007348:	2300      	movs	r3, #0
 800734a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800734c:	2300      	movs	r3, #0
 800734e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007350:	2300      	movs	r3, #0
 8007352:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007354:	2300      	movs	r3, #0
 8007356:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b01      	cmp	r3, #1
 800735c:	d141      	bne.n	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800735e:	4b25      	ldr	r3, [pc, #148]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007366:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d006      	beq.n	800737c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007374:	d131      	bne.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007376:	4b20      	ldr	r3, [pc, #128]	@ (80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007378:	617b      	str	r3, [r7, #20]
          break;
 800737a:	e031      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800737c:	4b1d      	ldr	r3, [pc, #116]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007384:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007388:	d109      	bne.n	800739e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800738a:	4b1a      	ldr	r3, [pc, #104]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800738c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007394:	4a19      	ldr	r2, [pc, #100]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007396:	fbb2 f3f3 	udiv	r3, r2, r3
 800739a:	613b      	str	r3, [r7, #16]
 800739c:	e008      	b.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800739e:	4b15      	ldr	r3, [pc, #84]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80073a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073a8:	4a15      	ldr	r2, [pc, #84]	@ (8007400 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80073aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ae:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80073b0:	4b10      	ldr	r3, [pc, #64]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80073b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073b6:	099b      	lsrs	r3, r3, #6
 80073b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	fb02 f303 	mul.w	r3, r2, r3
 80073c2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80073c4:	4b0b      	ldr	r3, [pc, #44]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80073c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073ca:	0f1b      	lsrs	r3, r3, #28
 80073cc:	f003 0307 	and.w	r3, r3, #7
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80073d6:	617b      	str	r3, [r7, #20]
          break;
 80073d8:	e002      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80073da:	2300      	movs	r3, #0
 80073dc:	617b      	str	r3, [r7, #20]
          break;
 80073de:	bf00      	nop
        }
      }
      break;
 80073e0:	e000      	b.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 80073e2:	bf00      	nop
    }
  }
  return frequency;
 80073e4:	697b      	ldr	r3, [r7, #20]
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	371c      	adds	r7, #28
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	40023800 	.word	0x40023800
 80073f8:	00bb8000 	.word	0x00bb8000
 80073fc:	017d7840 	.word	0x017d7840
 8007400:	00f42400 	.word	0x00f42400

08007404 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d101      	bne.n	8007416 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e07b      	b.n	800750e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741a:	2b00      	cmp	r3, #0
 800741c:	d108      	bne.n	8007430 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007426:	d009      	beq.n	800743c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	61da      	str	r2, [r3, #28]
 800742e:	e005      	b.n	800743c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007448:	b2db      	uxtb	r3, r3
 800744a:	2b00      	cmp	r3, #0
 800744c:	d106      	bne.n	800745c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f7fc fbca 	bl	8003bf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2202      	movs	r2, #2
 8007460:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007472:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007484:	431a      	orrs	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800748e:	431a      	orrs	r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	f003 0302 	and.w	r3, r3, #2
 8007498:	431a      	orrs	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	431a      	orrs	r2, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	699b      	ldr	r3, [r3, #24]
 80074a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074ac:	431a      	orrs	r2, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	69db      	ldr	r3, [r3, #28]
 80074b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074b6:	431a      	orrs	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6a1b      	ldr	r3, [r3, #32]
 80074bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c0:	ea42 0103 	orr.w	r1, r2, r3
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	430a      	orrs	r2, r1
 80074d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	699b      	ldr	r3, [r3, #24]
 80074d8:	0c1b      	lsrs	r3, r3, #16
 80074da:	f003 0104 	and.w	r1, r3, #4
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e2:	f003 0210 	and.w	r2, r3, #16
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	430a      	orrs	r2, r1
 80074ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	69da      	ldr	r2, [r3, #28]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80074fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	3708      	adds	r7, #8
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007516:	b580      	push	{r7, lr}
 8007518:	b088      	sub	sp, #32
 800751a:	af00      	add	r7, sp, #0
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	603b      	str	r3, [r7, #0]
 8007522:	4613      	mov	r3, r2
 8007524:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007526:	f7fd fdbb 	bl	80050a0 <HAL_GetTick>
 800752a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800752c:	88fb      	ldrh	r3, [r7, #6]
 800752e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007536:	b2db      	uxtb	r3, r3
 8007538:	2b01      	cmp	r3, #1
 800753a:	d001      	beq.n	8007540 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800753c:	2302      	movs	r3, #2
 800753e:	e12a      	b.n	8007796 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d002      	beq.n	800754c <HAL_SPI_Transmit+0x36>
 8007546:	88fb      	ldrh	r3, [r7, #6]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d101      	bne.n	8007550 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	e122      	b.n	8007796 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007556:	2b01      	cmp	r3, #1
 8007558:	d101      	bne.n	800755e <HAL_SPI_Transmit+0x48>
 800755a:	2302      	movs	r3, #2
 800755c:	e11b      	b.n	8007796 <HAL_SPI_Transmit+0x280>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2203      	movs	r2, #3
 800756a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	88fa      	ldrh	r2, [r7, #6]
 800757e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	88fa      	ldrh	r2, [r7, #6]
 8007584:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2200      	movs	r2, #0
 800758a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075ac:	d10f      	bne.n	80075ce <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80075cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d8:	2b40      	cmp	r3, #64	@ 0x40
 80075da:	d007      	beq.n	80075ec <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075f4:	d152      	bne.n	800769c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d002      	beq.n	8007604 <HAL_SPI_Transmit+0xee>
 80075fe:	8b7b      	ldrh	r3, [r7, #26]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d145      	bne.n	8007690 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007608:	881a      	ldrh	r2, [r3, #0]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007614:	1c9a      	adds	r2, r3, #2
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800761e:	b29b      	uxth	r3, r3
 8007620:	3b01      	subs	r3, #1
 8007622:	b29a      	uxth	r2, r3
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007628:	e032      	b.n	8007690 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	f003 0302 	and.w	r3, r3, #2
 8007634:	2b02      	cmp	r3, #2
 8007636:	d112      	bne.n	800765e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763c:	881a      	ldrh	r2, [r3, #0]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007648:	1c9a      	adds	r2, r3, #2
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007652:	b29b      	uxth	r3, r3
 8007654:	3b01      	subs	r3, #1
 8007656:	b29a      	uxth	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800765c:	e018      	b.n	8007690 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800765e:	f7fd fd1f 	bl	80050a0 <HAL_GetTick>
 8007662:	4602      	mov	r2, r0
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	683a      	ldr	r2, [r7, #0]
 800766a:	429a      	cmp	r2, r3
 800766c:	d803      	bhi.n	8007676 <HAL_SPI_Transmit+0x160>
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007674:	d102      	bne.n	800767c <HAL_SPI_Transmit+0x166>
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d109      	bne.n	8007690 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800768c:	2303      	movs	r3, #3
 800768e:	e082      	b.n	8007796 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007694:	b29b      	uxth	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	d1c7      	bne.n	800762a <HAL_SPI_Transmit+0x114>
 800769a:	e053      	b.n	8007744 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d002      	beq.n	80076aa <HAL_SPI_Transmit+0x194>
 80076a4:	8b7b      	ldrh	r3, [r7, #26]
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d147      	bne.n	800773a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	330c      	adds	r3, #12
 80076b4:	7812      	ldrb	r2, [r2, #0]
 80076b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076bc:	1c5a      	adds	r2, r3, #1
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	3b01      	subs	r3, #1
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80076d0:	e033      	b.n	800773a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f003 0302 	and.w	r3, r3, #2
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d113      	bne.n	8007708 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	330c      	adds	r3, #12
 80076ea:	7812      	ldrb	r2, [r2, #0]
 80076ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f2:	1c5a      	adds	r2, r3, #1
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	3b01      	subs	r3, #1
 8007700:	b29a      	uxth	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007706:	e018      	b.n	800773a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007708:	f7fd fcca 	bl	80050a0 <HAL_GetTick>
 800770c:	4602      	mov	r2, r0
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	1ad3      	subs	r3, r2, r3
 8007712:	683a      	ldr	r2, [r7, #0]
 8007714:	429a      	cmp	r2, r3
 8007716:	d803      	bhi.n	8007720 <HAL_SPI_Transmit+0x20a>
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800771e:	d102      	bne.n	8007726 <HAL_SPI_Transmit+0x210>
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d109      	bne.n	800773a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007736:	2303      	movs	r3, #3
 8007738:	e02d      	b.n	8007796 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800773e:	b29b      	uxth	r3, r3
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1c6      	bne.n	80076d2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007744:	69fa      	ldr	r2, [r7, #28]
 8007746:	6839      	ldr	r1, [r7, #0]
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f000 fa03 	bl	8007b54 <SPI_EndRxTxTransaction>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d002      	beq.n	800775a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2220      	movs	r2, #32
 8007758:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d10a      	bne.n	8007778 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007762:	2300      	movs	r3, #0
 8007764:	617b      	str	r3, [r7, #20]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	617b      	str	r3, [r7, #20]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	617b      	str	r3, [r7, #20]
 8007776:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800778c:	2b00      	cmp	r3, #0
 800778e:	d001      	beq.n	8007794 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e000      	b.n	8007796 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007794:	2300      	movs	r3, #0
  }
}
 8007796:	4618      	mov	r0, r3
 8007798:	3720      	adds	r7, #32
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
	...

080077a0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	4613      	mov	r3, r2
 80077ac:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d001      	beq.n	80077be <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80077ba:	2302      	movs	r3, #2
 80077bc:	e097      	b.n	80078ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d002      	beq.n	80077ca <HAL_SPI_Transmit_DMA+0x2a>
 80077c4:	88fb      	ldrh	r3, [r7, #6]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e08f      	b.n	80078ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d101      	bne.n	80077dc <HAL_SPI_Transmit_DMA+0x3c>
 80077d8:	2302      	movs	r3, #2
 80077da:	e088      	b.n	80078ee <HAL_SPI_Transmit_DMA+0x14e>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2203      	movs	r2, #3
 80077e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	88fa      	ldrh	r2, [r7, #6]
 80077fc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	88fa      	ldrh	r2, [r7, #6]
 8007802:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2200      	movs	r2, #0
 8007808:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2200      	movs	r2, #0
 8007814:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2200      	movs	r2, #0
 8007820:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800782a:	d10f      	bne.n	800784c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800783a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800784a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007850:	4a29      	ldr	r2, [pc, #164]	@ (80078f8 <HAL_SPI_Transmit_DMA+0x158>)
 8007852:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007858:	4a28      	ldr	r2, [pc, #160]	@ (80078fc <HAL_SPI_Transmit_DMA+0x15c>)
 800785a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007860:	4a27      	ldr	r2, [pc, #156]	@ (8007900 <HAL_SPI_Transmit_DMA+0x160>)
 8007862:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007868:	2200      	movs	r2, #0
 800786a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007874:	4619      	mov	r1, r3
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	330c      	adds	r3, #12
 800787c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007882:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007884:	f7fd fdcc 	bl	8005420 <HAL_DMA_Start_IT>
 8007888:	4603      	mov	r3, r0
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00b      	beq.n	80078a6 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007892:	f043 0210 	orr.w	r2, r3, #16
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2200      	movs	r2, #0
 800789e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e023      	b.n	80078ee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b0:	2b40      	cmp	r3, #64	@ 0x40
 80078b2:	d007      	beq.n	80078c4 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078c2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685a      	ldr	r2, [r3, #4]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f042 0220 	orr.w	r2, r2, #32
 80078da:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	685a      	ldr	r2, [r3, #4]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f042 0202 	orr.w	r2, r2, #2
 80078ea:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3710      	adds	r7, #16
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	080079e9 	.word	0x080079e9
 80078fc:	08007941 	.word	0x08007941
 8007900:	08007a05 	.word	0x08007a05

08007904 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007934:	bf00      	nop
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800794e:	f7fd fba7 	bl	80050a0 <HAL_GetTick>
 8007952:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800795e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007962:	d03b      	beq.n	80079dc <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685a      	ldr	r2, [r3, #4]
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f022 0220 	bic.w	r2, r2, #32
 8007972:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	685a      	ldr	r2, [r3, #4]
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f022 0202 	bic.w	r2, r2, #2
 8007982:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	2164      	movs	r1, #100	@ 0x64
 8007988:	6978      	ldr	r0, [r7, #20]
 800798a:	f000 f8e3 	bl	8007b54 <SPI_EndRxTxTransaction>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d005      	beq.n	80079a0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007998:	f043 0220 	orr.w	r2, r3, #32
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10a      	bne.n	80079be <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079a8:	2300      	movs	r3, #0
 80079aa:	60fb      	str	r3, [r7, #12]
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	60fb      	str	r3, [r7, #12]
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	2200      	movs	r2, #0
 80079c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d003      	beq.n	80079dc <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80079d4:	6978      	ldr	r0, [r7, #20]
 80079d6:	f7ff ffa9 	bl	800792c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80079da:	e002      	b.n	80079e2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80079dc:	6978      	ldr	r0, [r7, #20]
 80079de:	f7ff ff91 	bl	8007904 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f7ff ff8e 	bl	8007918 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80079fc:	bf00      	nop
 80079fe:	3710      	adds	r7, #16
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}

08007a04 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a10:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	685a      	ldr	r2, [r3, #4]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0203 	bic.w	r2, r2, #3
 8007a20:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a26:	f043 0210 	orr.w	r2, r3, #16
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f7ff ff78 	bl	800792c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007a3c:	bf00      	nop
 8007a3e:	3710      	adds	r7, #16
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b088      	sub	sp, #32
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	603b      	str	r3, [r7, #0]
 8007a50:	4613      	mov	r3, r2
 8007a52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007a54:	f7fd fb24 	bl	80050a0 <HAL_GetTick>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5c:	1a9b      	subs	r3, r3, r2
 8007a5e:	683a      	ldr	r2, [r7, #0]
 8007a60:	4413      	add	r3, r2
 8007a62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007a64:	f7fd fb1c 	bl	80050a0 <HAL_GetTick>
 8007a68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007a6a:	4b39      	ldr	r3, [pc, #228]	@ (8007b50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	015b      	lsls	r3, r3, #5
 8007a70:	0d1b      	lsrs	r3, r3, #20
 8007a72:	69fa      	ldr	r2, [r7, #28]
 8007a74:	fb02 f303 	mul.w	r3, r2, r3
 8007a78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a7a:	e055      	b.n	8007b28 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a82:	d051      	beq.n	8007b28 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a84:	f7fd fb0c 	bl	80050a0 <HAL_GetTick>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	69fa      	ldr	r2, [r7, #28]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d902      	bls.n	8007a9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d13d      	bne.n	8007b16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	685a      	ldr	r2, [r3, #4]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007aa8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ab2:	d111      	bne.n	8007ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007abc:	d004      	beq.n	8007ac8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ac6:	d107      	bne.n	8007ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ad6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007adc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ae0:	d10f      	bne.n	8007b02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007b12:	2303      	movs	r3, #3
 8007b14:	e018      	b.n	8007b48 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d102      	bne.n	8007b22 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	61fb      	str	r3, [r7, #28]
 8007b20:	e002      	b.n	8007b28 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	3b01      	subs	r3, #1
 8007b26:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	689a      	ldr	r2, [r3, #8]
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	4013      	ands	r3, r2
 8007b32:	68ba      	ldr	r2, [r7, #8]
 8007b34:	429a      	cmp	r2, r3
 8007b36:	bf0c      	ite	eq
 8007b38:	2301      	moveq	r3, #1
 8007b3a:	2300      	movne	r3, #0
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	461a      	mov	r2, r3
 8007b40:	79fb      	ldrb	r3, [r7, #7]
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d19a      	bne.n	8007a7c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3720      	adds	r7, #32
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	20000080 	.word	0x20000080

08007b54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b088      	sub	sp, #32
 8007b58:	af02      	add	r7, sp, #8
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	9300      	str	r3, [sp, #0]
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	2201      	movs	r2, #1
 8007b68:	2102      	movs	r1, #2
 8007b6a:	68f8      	ldr	r0, [r7, #12]
 8007b6c:	f7ff ff6a 	bl	8007a44 <SPI_WaitFlagStateUntilTimeout>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d007      	beq.n	8007b86 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b7a:	f043 0220 	orr.w	r2, r3, #32
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e032      	b.n	8007bec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007b86:	4b1b      	ldr	r3, [pc, #108]	@ (8007bf4 <SPI_EndRxTxTransaction+0xa0>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007bf8 <SPI_EndRxTxTransaction+0xa4>)
 8007b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b90:	0d5b      	lsrs	r3, r3, #21
 8007b92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007b96:	fb02 f303 	mul.w	r3, r2, r3
 8007b9a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ba4:	d112      	bne.n	8007bcc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	9300      	str	r3, [sp, #0]
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	2200      	movs	r2, #0
 8007bae:	2180      	movs	r1, #128	@ 0x80
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f7ff ff47 	bl	8007a44 <SPI_WaitFlagStateUntilTimeout>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d016      	beq.n	8007bea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bc0:	f043 0220 	orr.w	r2, r3, #32
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007bc8:	2303      	movs	r3, #3
 8007bca:	e00f      	b.n	8007bec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d00a      	beq.n	8007be8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007be2:	2b80      	cmp	r3, #128	@ 0x80
 8007be4:	d0f2      	beq.n	8007bcc <SPI_EndRxTxTransaction+0x78>
 8007be6:	e000      	b.n	8007bea <SPI_EndRxTxTransaction+0x96>
        break;
 8007be8:	bf00      	nop
  }

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3718      	adds	r7, #24
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	20000080 	.word	0x20000080
 8007bf8:	165e9f81 	.word	0x165e9f81

08007bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d101      	bne.n	8007c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e041      	b.n	8007c92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d106      	bne.n	8007c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f839 	bl	8007c9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2202      	movs	r2, #2
 8007c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	3304      	adds	r3, #4
 8007c38:	4619      	mov	r1, r3
 8007c3a:	4610      	mov	r0, r2
 8007c3c:	f000 fae6 	bl	800820c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3708      	adds	r7, #8
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}

08007c9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b083      	sub	sp, #12
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007ca2:	bf00      	nop
 8007ca4:	370c      	adds	r7, #12
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
	...

08007cb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d001      	beq.n	8007cc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e044      	b.n	8007d52 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2202      	movs	r2, #2
 8007ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68da      	ldr	r2, [r3, #12]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f042 0201 	orr.w	r2, r2, #1
 8007cde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8007d60 <HAL_TIM_Base_Start_IT+0xb0>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d018      	beq.n	8007d1c <HAL_TIM_Base_Start_IT+0x6c>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cf2:	d013      	beq.n	8007d1c <HAL_TIM_Base_Start_IT+0x6c>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a1a      	ldr	r2, [pc, #104]	@ (8007d64 <HAL_TIM_Base_Start_IT+0xb4>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d00e      	beq.n	8007d1c <HAL_TIM_Base_Start_IT+0x6c>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a19      	ldr	r2, [pc, #100]	@ (8007d68 <HAL_TIM_Base_Start_IT+0xb8>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d009      	beq.n	8007d1c <HAL_TIM_Base_Start_IT+0x6c>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a17      	ldr	r2, [pc, #92]	@ (8007d6c <HAL_TIM_Base_Start_IT+0xbc>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d004      	beq.n	8007d1c <HAL_TIM_Base_Start_IT+0x6c>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a16      	ldr	r2, [pc, #88]	@ (8007d70 <HAL_TIM_Base_Start_IT+0xc0>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d111      	bne.n	8007d40 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f003 0307 	and.w	r3, r3, #7
 8007d26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2b06      	cmp	r3, #6
 8007d2c:	d010      	beq.n	8007d50 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f042 0201 	orr.w	r2, r2, #1
 8007d3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d3e:	e007      	b.n	8007d50 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f042 0201 	orr.w	r2, r2, #1
 8007d4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3714      	adds	r7, #20
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr
 8007d5e:	bf00      	nop
 8007d60:	40010000 	.word	0x40010000
 8007d64:	40000400 	.word	0x40000400
 8007d68:	40000800 	.word	0x40000800
 8007d6c:	40000c00 	.word	0x40000c00
 8007d70:	40014000 	.word	0x40014000

08007d74 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d101      	bne.n	8007d88 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	e097      	b.n	8007eb8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d106      	bne.n	8007da2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f7fb ffd3 	bl	8003d48 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2202      	movs	r2, #2
 8007da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	6812      	ldr	r2, [r2, #0]
 8007db4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007db8:	f023 0307 	bic.w	r3, r3, #7
 8007dbc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	3304      	adds	r3, #4
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	4610      	mov	r0, r2
 8007dca:	f000 fa1f 	bl	800820c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	6a1b      	ldr	r3, [r3, #32]
 8007de4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	697a      	ldr	r2, [r7, #20]
 8007dec:	4313      	orrs	r3, r2
 8007dee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007df6:	f023 0303 	bic.w	r3, r3, #3
 8007dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	699b      	ldr	r3, [r3, #24]
 8007e04:	021b      	lsls	r3, r3, #8
 8007e06:	4313      	orrs	r3, r2
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007e14:	f023 030c 	bic.w	r3, r3, #12
 8007e18:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	69db      	ldr	r3, [r3, #28]
 8007e2e:	021b      	lsls	r3, r3, #8
 8007e30:	4313      	orrs	r3, r2
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	691b      	ldr	r3, [r3, #16]
 8007e3c:	011a      	lsls	r2, r3, #4
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	6a1b      	ldr	r3, [r3, #32]
 8007e42:	031b      	lsls	r3, r3, #12
 8007e44:	4313      	orrs	r3, r2
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007e52:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007e5a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	685a      	ldr	r2, [r3, #4]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	695b      	ldr	r3, [r3, #20]
 8007e64:	011b      	lsls	r3, r3, #4
 8007e66:	4313      	orrs	r3, r2
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	697a      	ldr	r2, [r7, #20]
 8007e74:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	693a      	ldr	r2, [r7, #16]
 8007e7c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2201      	movs	r2, #1
 8007e9a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007eb6:	2300      	movs	r3, #0
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3718      	adds	r7, #24
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ed0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007ed8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ee0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007ee8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d110      	bne.n	8007f12 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ef0:	7bfb      	ldrb	r3, [r7, #15]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d102      	bne.n	8007efc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ef6:	7b7b      	ldrb	r3, [r7, #13]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d001      	beq.n	8007f00 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e069      	b.n	8007fd4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2202      	movs	r2, #2
 8007f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f10:	e031      	b.n	8007f76 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	2b04      	cmp	r3, #4
 8007f16:	d110      	bne.n	8007f3a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f18:	7bbb      	ldrb	r3, [r7, #14]
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d102      	bne.n	8007f24 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f1e:	7b3b      	ldrb	r3, [r7, #12]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d001      	beq.n	8007f28 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e055      	b.n	8007fd4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2202      	movs	r2, #2
 8007f2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2202      	movs	r2, #2
 8007f34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007f38:	e01d      	b.n	8007f76 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f3a:	7bfb      	ldrb	r3, [r7, #15]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d108      	bne.n	8007f52 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f40:	7bbb      	ldrb	r3, [r7, #14]
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d105      	bne.n	8007f52 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f46:	7b7b      	ldrb	r3, [r7, #13]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d102      	bne.n	8007f52 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f4c:	7b3b      	ldrb	r3, [r7, #12]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d001      	beq.n	8007f56 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	e03e      	b.n	8007fd4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2202      	movs	r2, #2
 8007f5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2202      	movs	r2, #2
 8007f62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2202      	movs	r2, #2
 8007f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2202      	movs	r2, #2
 8007f72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d003      	beq.n	8007f84 <HAL_TIM_Encoder_Start+0xc4>
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	2b04      	cmp	r3, #4
 8007f80:	d008      	beq.n	8007f94 <HAL_TIM_Encoder_Start+0xd4>
 8007f82:	e00f      	b.n	8007fa4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f000 f9c3 	bl	8008318 <TIM_CCxChannelCmd>
      break;
 8007f92:	e016      	b.n	8007fc2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	2104      	movs	r1, #4
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f000 f9bb 	bl	8008318 <TIM_CCxChannelCmd>
      break;
 8007fa2:	e00e      	b.n	8007fc2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	2100      	movs	r1, #0
 8007fac:	4618      	mov	r0, r3
 8007fae:	f000 f9b3 	bl	8008318 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	2104      	movs	r1, #4
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f000 f9ac 	bl	8008318 <TIM_CCxChannelCmd>
      break;
 8007fc0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f042 0201 	orr.w	r2, r2, #1
 8007fd0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f003 0302 	and.w	r3, r3, #2
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d020      	beq.n	8008040 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f003 0302 	and.w	r3, r3, #2
 8008004:	2b00      	cmp	r3, #0
 8008006:	d01b      	beq.n	8008040 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f06f 0202 	mvn.w	r2, #2
 8008010:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2201      	movs	r2, #1
 8008016:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	699b      	ldr	r3, [r3, #24]
 800801e:	f003 0303 	and.w	r3, r3, #3
 8008022:	2b00      	cmp	r3, #0
 8008024:	d003      	beq.n	800802e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f8d2 	bl	80081d0 <HAL_TIM_IC_CaptureCallback>
 800802c:	e005      	b.n	800803a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f8c4 	bl	80081bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 f8d5 	bl	80081e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	f003 0304 	and.w	r3, r3, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	d020      	beq.n	800808c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f003 0304 	and.w	r3, r3, #4
 8008050:	2b00      	cmp	r3, #0
 8008052:	d01b      	beq.n	800808c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f06f 0204 	mvn.w	r2, #4
 800805c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2202      	movs	r2, #2
 8008062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	699b      	ldr	r3, [r3, #24]
 800806a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800806e:	2b00      	cmp	r3, #0
 8008070:	d003      	beq.n	800807a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f8ac 	bl	80081d0 <HAL_TIM_IC_CaptureCallback>
 8008078:	e005      	b.n	8008086 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 f89e 	bl	80081bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f000 f8af 	bl	80081e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	f003 0308 	and.w	r3, r3, #8
 8008092:	2b00      	cmp	r3, #0
 8008094:	d020      	beq.n	80080d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f003 0308 	and.w	r3, r3, #8
 800809c:	2b00      	cmp	r3, #0
 800809e:	d01b      	beq.n	80080d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f06f 0208 	mvn.w	r2, #8
 80080a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2204      	movs	r2, #4
 80080ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	69db      	ldr	r3, [r3, #28]
 80080b6:	f003 0303 	and.w	r3, r3, #3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d003      	beq.n	80080c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f886 	bl	80081d0 <HAL_TIM_IC_CaptureCallback>
 80080c4:	e005      	b.n	80080d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f878 	bl	80081bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f889 	bl	80081e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	f003 0310 	and.w	r3, r3, #16
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d020      	beq.n	8008124 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f003 0310 	and.w	r3, r3, #16
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d01b      	beq.n	8008124 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f06f 0210 	mvn.w	r2, #16
 80080f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2208      	movs	r2, #8
 80080fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	69db      	ldr	r3, [r3, #28]
 8008102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f860 	bl	80081d0 <HAL_TIM_IC_CaptureCallback>
 8008110:	e005      	b.n	800811e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 f852 	bl	80081bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 f863 	bl	80081e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f003 0301 	and.w	r3, r3, #1
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00c      	beq.n	8008148 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f003 0301 	and.w	r3, r3, #1
 8008134:	2b00      	cmp	r3, #0
 8008136:	d007      	beq.n	8008148 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f06f 0201 	mvn.w	r2, #1
 8008140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f7fa fc7e 	bl	8002a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00c      	beq.n	800816c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008158:	2b00      	cmp	r3, #0
 800815a:	d007      	beq.n	800816c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f974 	bl	8008454 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008172:	2b00      	cmp	r3, #0
 8008174:	d00c      	beq.n	8008190 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800817c:	2b00      	cmp	r3, #0
 800817e:	d007      	beq.n	8008190 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f834 	bl	80081f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	f003 0320 	and.w	r3, r3, #32
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00c      	beq.n	80081b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f003 0320 	and.w	r3, r3, #32
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d007      	beq.n	80081b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f06f 0220 	mvn.w	r2, #32
 80081ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f946 	bl	8008440 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80081b4:	bf00      	nop
 80081b6:	3710      	adds	r7, #16
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80081c4:	bf00      	nop
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b083      	sub	sp, #12
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081d8:	bf00      	nop
 80081da:	370c      	adds	r7, #12
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008200:	bf00      	nop
 8008202:	370c      	adds	r7, #12
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a37      	ldr	r2, [pc, #220]	@ (80082fc <TIM_Base_SetConfig+0xf0>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d00f      	beq.n	8008244 <TIM_Base_SetConfig+0x38>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800822a:	d00b      	beq.n	8008244 <TIM_Base_SetConfig+0x38>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	4a34      	ldr	r2, [pc, #208]	@ (8008300 <TIM_Base_SetConfig+0xf4>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d007      	beq.n	8008244 <TIM_Base_SetConfig+0x38>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a33      	ldr	r2, [pc, #204]	@ (8008304 <TIM_Base_SetConfig+0xf8>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d003      	beq.n	8008244 <TIM_Base_SetConfig+0x38>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4a32      	ldr	r2, [pc, #200]	@ (8008308 <TIM_Base_SetConfig+0xfc>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d108      	bne.n	8008256 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800824a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	4313      	orrs	r3, r2
 8008254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a28      	ldr	r2, [pc, #160]	@ (80082fc <TIM_Base_SetConfig+0xf0>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d01b      	beq.n	8008296 <TIM_Base_SetConfig+0x8a>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008264:	d017      	beq.n	8008296 <TIM_Base_SetConfig+0x8a>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a25      	ldr	r2, [pc, #148]	@ (8008300 <TIM_Base_SetConfig+0xf4>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d013      	beq.n	8008296 <TIM_Base_SetConfig+0x8a>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a24      	ldr	r2, [pc, #144]	@ (8008304 <TIM_Base_SetConfig+0xf8>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d00f      	beq.n	8008296 <TIM_Base_SetConfig+0x8a>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a23      	ldr	r2, [pc, #140]	@ (8008308 <TIM_Base_SetConfig+0xfc>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d00b      	beq.n	8008296 <TIM_Base_SetConfig+0x8a>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a22      	ldr	r2, [pc, #136]	@ (800830c <TIM_Base_SetConfig+0x100>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d007      	beq.n	8008296 <TIM_Base_SetConfig+0x8a>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a21      	ldr	r2, [pc, #132]	@ (8008310 <TIM_Base_SetConfig+0x104>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d003      	beq.n	8008296 <TIM_Base_SetConfig+0x8a>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a20      	ldr	r2, [pc, #128]	@ (8008314 <TIM_Base_SetConfig+0x108>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d108      	bne.n	80082a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800829c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	695b      	ldr	r3, [r3, #20]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	689a      	ldr	r2, [r3, #8]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a0c      	ldr	r2, [pc, #48]	@ (80082fc <TIM_Base_SetConfig+0xf0>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d103      	bne.n	80082d6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	691a      	ldr	r2, [r3, #16]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f043 0204 	orr.w	r2, r3, #4
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2201      	movs	r2, #1
 80082e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	601a      	str	r2, [r3, #0]
}
 80082ee:	bf00      	nop
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	40010000 	.word	0x40010000
 8008300:	40000400 	.word	0x40000400
 8008304:	40000800 	.word	0x40000800
 8008308:	40000c00 	.word	0x40000c00
 800830c:	40014000 	.word	0x40014000
 8008310:	40014400 	.word	0x40014400
 8008314:	40014800 	.word	0x40014800

08008318 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008318:	b480      	push	{r7}
 800831a:	b087      	sub	sp, #28
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	f003 031f 	and.w	r3, r3, #31
 800832a:	2201      	movs	r2, #1
 800832c:	fa02 f303 	lsl.w	r3, r2, r3
 8008330:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6a1a      	ldr	r2, [r3, #32]
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	43db      	mvns	r3, r3
 800833a:	401a      	ands	r2, r3
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6a1a      	ldr	r2, [r3, #32]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	f003 031f 	and.w	r3, r3, #31
 800834a:	6879      	ldr	r1, [r7, #4]
 800834c:	fa01 f303 	lsl.w	r3, r1, r3
 8008350:	431a      	orrs	r2, r3
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	621a      	str	r2, [r3, #32]
}
 8008356:	bf00      	nop
 8008358:	371c      	adds	r7, #28
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr
	...

08008364 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008374:	2b01      	cmp	r3, #1
 8008376:	d101      	bne.n	800837c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008378:	2302      	movs	r3, #2
 800837a:	e050      	b.n	800841e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2202      	movs	r2, #2
 8008388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	4313      	orrs	r3, r2
 80083ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a1c      	ldr	r2, [pc, #112]	@ (800842c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d018      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083c8:	d013      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a18      	ldr	r2, [pc, #96]	@ (8008430 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d00e      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a16      	ldr	r2, [pc, #88]	@ (8008434 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d009      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a15      	ldr	r2, [pc, #84]	@ (8008438 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d004      	beq.n	80083f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a13      	ldr	r2, [pc, #76]	@ (800843c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d10c      	bne.n	800840c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	68ba      	ldr	r2, [r7, #8]
 8008400:	4313      	orrs	r3, r2
 8008402:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	3714      	adds	r7, #20
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	40010000 	.word	0x40010000
 8008430:	40000400 	.word	0x40000400
 8008434:	40000800 	.word	0x40000800
 8008438:	40000c00 	.word	0x40000c00
 800843c:	40014000 	.word	0x40014000

08008440 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800845c:	bf00      	nop
 800845e:	370c      	adds	r7, #12
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <__NVIC_SetPriority>:
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	4603      	mov	r3, r0
 8008470:	6039      	str	r1, [r7, #0]
 8008472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008478:	2b00      	cmp	r3, #0
 800847a:	db0a      	blt.n	8008492 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	b2da      	uxtb	r2, r3
 8008480:	490c      	ldr	r1, [pc, #48]	@ (80084b4 <__NVIC_SetPriority+0x4c>)
 8008482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008486:	0112      	lsls	r2, r2, #4
 8008488:	b2d2      	uxtb	r2, r2
 800848a:	440b      	add	r3, r1
 800848c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008490:	e00a      	b.n	80084a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	b2da      	uxtb	r2, r3
 8008496:	4908      	ldr	r1, [pc, #32]	@ (80084b8 <__NVIC_SetPriority+0x50>)
 8008498:	79fb      	ldrb	r3, [r7, #7]
 800849a:	f003 030f 	and.w	r3, r3, #15
 800849e:	3b04      	subs	r3, #4
 80084a0:	0112      	lsls	r2, r2, #4
 80084a2:	b2d2      	uxtb	r2, r2
 80084a4:	440b      	add	r3, r1
 80084a6:	761a      	strb	r2, [r3, #24]
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr
 80084b4:	e000e100 	.word	0xe000e100
 80084b8:	e000ed00 	.word	0xe000ed00

080084bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80084bc:	b580      	push	{r7, lr}
 80084be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80084c0:	4b05      	ldr	r3, [pc, #20]	@ (80084d8 <SysTick_Handler+0x1c>)
 80084c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80084c4:	f001 fed0 	bl	800a268 <xTaskGetSchedulerState>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d001      	beq.n	80084d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80084ce:	f002 ff0b 	bl	800b2e8 <xPortSysTickHandler>
  }
}
 80084d2:	bf00      	nop
 80084d4:	bd80      	pop	{r7, pc}
 80084d6:	bf00      	nop
 80084d8:	e000e010 	.word	0xe000e010

080084dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80084dc:	b580      	push	{r7, lr}
 80084de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80084e0:	2100      	movs	r1, #0
 80084e2:	f06f 0004 	mvn.w	r0, #4
 80084e6:	f7ff ffbf 	bl	8008468 <__NVIC_SetPriority>
#endif
}
 80084ea:	bf00      	nop
 80084ec:	bd80      	pop	{r7, pc}
	...

080084f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084f6:	f3ef 8305 	mrs	r3, IPSR
 80084fa:	603b      	str	r3, [r7, #0]
  return(result);
 80084fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d003      	beq.n	800850a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008502:	f06f 0305 	mvn.w	r3, #5
 8008506:	607b      	str	r3, [r7, #4]
 8008508:	e00c      	b.n	8008524 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800850a:	4b0a      	ldr	r3, [pc, #40]	@ (8008534 <osKernelInitialize+0x44>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d105      	bne.n	800851e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008512:	4b08      	ldr	r3, [pc, #32]	@ (8008534 <osKernelInitialize+0x44>)
 8008514:	2201      	movs	r2, #1
 8008516:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008518:	2300      	movs	r3, #0
 800851a:	607b      	str	r3, [r7, #4]
 800851c:	e002      	b.n	8008524 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800851e:	f04f 33ff 	mov.w	r3, #4294967295
 8008522:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008524:	687b      	ldr	r3, [r7, #4]
}
 8008526:	4618      	mov	r0, r3
 8008528:	370c      	adds	r7, #12
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr
 8008532:	bf00      	nop
 8008534:	20004048 	.word	0x20004048

08008538 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800853e:	f3ef 8305 	mrs	r3, IPSR
 8008542:	603b      	str	r3, [r7, #0]
  return(result);
 8008544:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008546:	2b00      	cmp	r3, #0
 8008548:	d003      	beq.n	8008552 <osKernelStart+0x1a>
    stat = osErrorISR;
 800854a:	f06f 0305 	mvn.w	r3, #5
 800854e:	607b      	str	r3, [r7, #4]
 8008550:	e010      	b.n	8008574 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008552:	4b0b      	ldr	r3, [pc, #44]	@ (8008580 <osKernelStart+0x48>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2b01      	cmp	r3, #1
 8008558:	d109      	bne.n	800856e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800855a:	f7ff ffbf 	bl	80084dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800855e:	4b08      	ldr	r3, [pc, #32]	@ (8008580 <osKernelStart+0x48>)
 8008560:	2202      	movs	r2, #2
 8008562:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008564:	f001 fa0c 	bl	8009980 <vTaskStartScheduler>
      stat = osOK;
 8008568:	2300      	movs	r3, #0
 800856a:	607b      	str	r3, [r7, #4]
 800856c:	e002      	b.n	8008574 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800856e:	f04f 33ff 	mov.w	r3, #4294967295
 8008572:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008574:	687b      	ldr	r3, [r7, #4]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3708      	adds	r7, #8
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	20004048 	.word	0x20004048

08008584 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008584:	b580      	push	{r7, lr}
 8008586:	b08e      	sub	sp, #56	@ 0x38
 8008588:	af04      	add	r7, sp, #16
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008590:	2300      	movs	r3, #0
 8008592:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008594:	f3ef 8305 	mrs	r3, IPSR
 8008598:	617b      	str	r3, [r7, #20]
  return(result);
 800859a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800859c:	2b00      	cmp	r3, #0
 800859e:	d17e      	bne.n	800869e <osThreadNew+0x11a>
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d07b      	beq.n	800869e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80085a6:	2380      	movs	r3, #128	@ 0x80
 80085a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80085aa:	2318      	movs	r3, #24
 80085ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80085ae:	2300      	movs	r3, #0
 80085b0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80085b2:	f04f 33ff 	mov.w	r3, #4294967295
 80085b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d045      	beq.n	800864a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d002      	beq.n	80085cc <osThreadNew+0x48>
        name = attr->name;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d002      	beq.n	80085da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80085da:	69fb      	ldr	r3, [r7, #28]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d008      	beq.n	80085f2 <osThreadNew+0x6e>
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	2b38      	cmp	r3, #56	@ 0x38
 80085e4:	d805      	bhi.n	80085f2 <osThreadNew+0x6e>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	f003 0301 	and.w	r3, r3, #1
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <osThreadNew+0x72>
        return (NULL);
 80085f2:	2300      	movs	r3, #0
 80085f4:	e054      	b.n	80086a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	695b      	ldr	r3, [r3, #20]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d003      	beq.n	8008606 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	089b      	lsrs	r3, r3, #2
 8008604:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d00e      	beq.n	800862c <osThreadNew+0xa8>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	68db      	ldr	r3, [r3, #12]
 8008612:	2ba7      	cmp	r3, #167	@ 0xa7
 8008614:	d90a      	bls.n	800862c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800861a:	2b00      	cmp	r3, #0
 800861c:	d006      	beq.n	800862c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	695b      	ldr	r3, [r3, #20]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d002      	beq.n	800862c <osThreadNew+0xa8>
        mem = 1;
 8008626:	2301      	movs	r3, #1
 8008628:	61bb      	str	r3, [r7, #24]
 800862a:	e010      	b.n	800864e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d10c      	bne.n	800864e <osThreadNew+0xca>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d108      	bne.n	800864e <osThreadNew+0xca>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	691b      	ldr	r3, [r3, #16]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d104      	bne.n	800864e <osThreadNew+0xca>
          mem = 0;
 8008644:	2300      	movs	r3, #0
 8008646:	61bb      	str	r3, [r7, #24]
 8008648:	e001      	b.n	800864e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800864a:	2300      	movs	r3, #0
 800864c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d110      	bne.n	8008676 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800865c:	9202      	str	r2, [sp, #8]
 800865e:	9301      	str	r3, [sp, #4]
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	6a3a      	ldr	r2, [r7, #32]
 8008668:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f000 ff94 	bl	8009598 <xTaskCreateStatic>
 8008670:	4603      	mov	r3, r0
 8008672:	613b      	str	r3, [r7, #16]
 8008674:	e013      	b.n	800869e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d110      	bne.n	800869e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800867c:	6a3b      	ldr	r3, [r7, #32]
 800867e:	b29a      	uxth	r2, r3
 8008680:	f107 0310 	add.w	r3, r7, #16
 8008684:	9301      	str	r3, [sp, #4]
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	9300      	str	r3, [sp, #0]
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f000 ffe2 	bl	8009658 <xTaskCreate>
 8008694:	4603      	mov	r3, r0
 8008696:	2b01      	cmp	r3, #1
 8008698:	d001      	beq.n	800869e <osThreadNew+0x11a>
            hTask = NULL;
 800869a:	2300      	movs	r3, #0
 800869c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800869e:	693b      	ldr	r3, [r7, #16]
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3728      	adds	r7, #40	@ 0x28
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	4a07      	ldr	r2, [pc, #28]	@ (80086d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80086b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	4a06      	ldr	r2, [pc, #24]	@ (80086d8 <vApplicationGetIdleTaskMemory+0x30>)
 80086be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2280      	movs	r2, #128	@ 0x80
 80086c4:	601a      	str	r2, [r3, #0]
}
 80086c6:	bf00      	nop
 80086c8:	3714      	adds	r7, #20
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	2000404c 	.word	0x2000404c
 80086d8:	200040f4 	.word	0x200040f4

080086dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80086dc:	b480      	push	{r7}
 80086de:	b085      	sub	sp, #20
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	4a07      	ldr	r2, [pc, #28]	@ (8008708 <vApplicationGetTimerTaskMemory+0x2c>)
 80086ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	4a06      	ldr	r2, [pc, #24]	@ (800870c <vApplicationGetTimerTaskMemory+0x30>)
 80086f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086fa:	601a      	str	r2, [r3, #0]
}
 80086fc:	bf00      	nop
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr
 8008708:	200042f4 	.word	0x200042f4
 800870c:	2000439c 	.word	0x2000439c

08008710 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f103 0208 	add.w	r2, r3, #8
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f04f 32ff 	mov.w	r2, #4294967295
 8008728:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f103 0208 	add.w	r2, r3, #8
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f103 0208 	add.w	r2, r3, #8
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2200      	movs	r2, #0
 8008742:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008744:	bf00      	nop
 8008746:	370c      	adds	r7, #12
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800875e:	bf00      	nop
 8008760:	370c      	adds	r7, #12
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr

0800876a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800876a:	b480      	push	{r7}
 800876c:	b085      	sub	sp, #20
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
 8008772:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	689a      	ldr	r2, [r3, #8]
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	683a      	ldr	r2, [r7, #0]
 800878e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	683a      	ldr	r2, [r7, #0]
 8008794:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	1c5a      	adds	r2, r3, #1
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	601a      	str	r2, [r3, #0]
}
 80087a6:	bf00      	nop
 80087a8:	3714      	adds	r7, #20
 80087aa:	46bd      	mov	sp, r7
 80087ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b0:	4770      	bx	lr

080087b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087b2:	b480      	push	{r7}
 80087b4:	b085      	sub	sp, #20
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
 80087ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c8:	d103      	bne.n	80087d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	691b      	ldr	r3, [r3, #16]
 80087ce:	60fb      	str	r3, [r7, #12]
 80087d0:	e00c      	b.n	80087ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	3308      	adds	r3, #8
 80087d6:	60fb      	str	r3, [r7, #12]
 80087d8:	e002      	b.n	80087e0 <vListInsert+0x2e>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	60fb      	str	r3, [r7, #12]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	68ba      	ldr	r2, [r7, #8]
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d2f6      	bcs.n	80087da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	683a      	ldr	r2, [r7, #0]
 80087fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	683a      	ldr	r2, [r7, #0]
 8008806:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	1c5a      	adds	r2, r3, #1
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	601a      	str	r2, [r3, #0]
}
 8008818:	bf00      	nop
 800881a:	3714      	adds	r7, #20
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr

08008824 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008824:	b480      	push	{r7}
 8008826:	b085      	sub	sp, #20
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	6892      	ldr	r2, [r2, #8]
 800883a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	6852      	ldr	r2, [r2, #4]
 8008844:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	429a      	cmp	r2, r3
 800884e:	d103      	bne.n	8008858 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	689a      	ldr	r2, [r3, #8]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	1e5a      	subs	r2, r3, #1
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
}
 800886c:	4618      	mov	r0, r3
 800886e:	3714      	adds	r7, #20
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d10b      	bne.n	80088a4 <xQueueGenericReset+0x2c>
	__asm volatile
 800888c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	60bb      	str	r3, [r7, #8]
}
 800889e:	bf00      	nop
 80088a0:	bf00      	nop
 80088a2:	e7fd      	b.n	80088a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80088a4:	f002 fc90 	bl	800b1c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088b0:	68f9      	ldr	r1, [r7, #12]
 80088b2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80088b4:	fb01 f303 	mul.w	r3, r1, r3
 80088b8:	441a      	add	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2200      	movs	r2, #0
 80088c2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088d4:	3b01      	subs	r3, #1
 80088d6:	68f9      	ldr	r1, [r7, #12]
 80088d8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80088da:	fb01 f303 	mul.w	r3, r1, r3
 80088de:	441a      	add	r2, r3
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	22ff      	movs	r2, #255	@ 0xff
 80088e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	22ff      	movs	r2, #255	@ 0xff
 80088f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d114      	bne.n	8008924 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	691b      	ldr	r3, [r3, #16]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d01a      	beq.n	8008938 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	3310      	adds	r3, #16
 8008906:	4618      	mov	r0, r3
 8008908:	f001 fad8 	bl	8009ebc <xTaskRemoveFromEventList>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d012      	beq.n	8008938 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008912:	4b0d      	ldr	r3, [pc, #52]	@ (8008948 <xQueueGenericReset+0xd0>)
 8008914:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008918:	601a      	str	r2, [r3, #0]
 800891a:	f3bf 8f4f 	dsb	sy
 800891e:	f3bf 8f6f 	isb	sy
 8008922:	e009      	b.n	8008938 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	3310      	adds	r3, #16
 8008928:	4618      	mov	r0, r3
 800892a:	f7ff fef1 	bl	8008710 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	3324      	adds	r3, #36	@ 0x24
 8008932:	4618      	mov	r0, r3
 8008934:	f7ff feec 	bl	8008710 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008938:	f002 fc78 	bl	800b22c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800893c:	2301      	movs	r3, #1
}
 800893e:	4618      	mov	r0, r3
 8008940:	3710      	adds	r7, #16
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	e000ed04 	.word	0xe000ed04

0800894c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800894c:	b580      	push	{r7, lr}
 800894e:	b08e      	sub	sp, #56	@ 0x38
 8008950:	af02      	add	r7, sp, #8
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	607a      	str	r2, [r7, #4]
 8008958:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10b      	bne.n	8008978 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	e7fd      	b.n	8008974 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d10b      	bne.n	8008996 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800897e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008982:	f383 8811 	msr	BASEPRI, r3
 8008986:	f3bf 8f6f 	isb	sy
 800898a:	f3bf 8f4f 	dsb	sy
 800898e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008990:	bf00      	nop
 8008992:	bf00      	nop
 8008994:	e7fd      	b.n	8008992 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d002      	beq.n	80089a2 <xQueueGenericCreateStatic+0x56>
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <xQueueGenericCreateStatic+0x5a>
 80089a2:	2301      	movs	r3, #1
 80089a4:	e000      	b.n	80089a8 <xQueueGenericCreateStatic+0x5c>
 80089a6:	2300      	movs	r3, #0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d10b      	bne.n	80089c4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80089ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	623b      	str	r3, [r7, #32]
}
 80089be:	bf00      	nop
 80089c0:	bf00      	nop
 80089c2:	e7fd      	b.n	80089c0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d102      	bne.n	80089d0 <xQueueGenericCreateStatic+0x84>
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d101      	bne.n	80089d4 <xQueueGenericCreateStatic+0x88>
 80089d0:	2301      	movs	r3, #1
 80089d2:	e000      	b.n	80089d6 <xQueueGenericCreateStatic+0x8a>
 80089d4:	2300      	movs	r3, #0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10b      	bne.n	80089f2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80089da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089de:	f383 8811 	msr	BASEPRI, r3
 80089e2:	f3bf 8f6f 	isb	sy
 80089e6:	f3bf 8f4f 	dsb	sy
 80089ea:	61fb      	str	r3, [r7, #28]
}
 80089ec:	bf00      	nop
 80089ee:	bf00      	nop
 80089f0:	e7fd      	b.n	80089ee <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80089f2:	2350      	movs	r3, #80	@ 0x50
 80089f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	2b50      	cmp	r3, #80	@ 0x50
 80089fa:	d00b      	beq.n	8008a14 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80089fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a00:	f383 8811 	msr	BASEPRI, r3
 8008a04:	f3bf 8f6f 	isb	sy
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	61bb      	str	r3, [r7, #24]
}
 8008a0e:	bf00      	nop
 8008a10:	bf00      	nop
 8008a12:	e7fd      	b.n	8008a10 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008a14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d00d      	beq.n	8008a3c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a28:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a2e:	9300      	str	r3, [sp, #0]
 8008a30:	4613      	mov	r3, r2
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	68b9      	ldr	r1, [r7, #8]
 8008a36:	68f8      	ldr	r0, [r7, #12]
 8008a38:	f000 f840 	bl	8008abc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3730      	adds	r7, #48	@ 0x30
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}

08008a46 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008a46:	b580      	push	{r7, lr}
 8008a48:	b08a      	sub	sp, #40	@ 0x28
 8008a4a:	af02      	add	r7, sp, #8
 8008a4c:	60f8      	str	r0, [r7, #12]
 8008a4e:	60b9      	str	r1, [r7, #8]
 8008a50:	4613      	mov	r3, r2
 8008a52:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d10b      	bne.n	8008a72 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5e:	f383 8811 	msr	BASEPRI, r3
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	613b      	str	r3, [r7, #16]
}
 8008a6c:	bf00      	nop
 8008a6e:	bf00      	nop
 8008a70:	e7fd      	b.n	8008a6e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	68ba      	ldr	r2, [r7, #8]
 8008a76:	fb02 f303 	mul.w	r3, r2, r3
 8008a7a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	3350      	adds	r3, #80	@ 0x50
 8008a80:	4618      	mov	r0, r3
 8008a82:	f002 fcc3 	bl	800b40c <pvPortMalloc>
 8008a86:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d011      	beq.n	8008ab2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	3350      	adds	r3, #80	@ 0x50
 8008a96:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008a98:	69bb      	ldr	r3, [r7, #24]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008aa0:	79fa      	ldrb	r2, [r7, #7]
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	9300      	str	r3, [sp, #0]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	697a      	ldr	r2, [r7, #20]
 8008aaa:	68b9      	ldr	r1, [r7, #8]
 8008aac:	68f8      	ldr	r0, [r7, #12]
 8008aae:	f000 f805 	bl	8008abc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ab2:	69bb      	ldr	r3, [r7, #24]
	}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3720      	adds	r7, #32
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	607a      	str	r2, [r7, #4]
 8008ac8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d103      	bne.n	8008ad8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	69ba      	ldr	r2, [r7, #24]
 8008ad4:	601a      	str	r2, [r3, #0]
 8008ad6:	e002      	b.n	8008ade <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008ad8:	69bb      	ldr	r3, [r7, #24]
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	68fa      	ldr	r2, [r7, #12]
 8008ae2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008aea:	2101      	movs	r1, #1
 8008aec:	69b8      	ldr	r0, [r7, #24]
 8008aee:	f7ff fec3 	bl	8008878 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	78fa      	ldrb	r2, [r7, #3]
 8008af6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008afa:	bf00      	nop
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b082      	sub	sp, #8
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d00e      	beq.n	8008b2e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2200      	movs	r2, #0
 8008b14:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008b22:	2300      	movs	r3, #0
 8008b24:	2200      	movs	r2, #0
 8008b26:	2100      	movs	r1, #0
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 f81d 	bl	8008b68 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008b2e:	bf00      	nop
 8008b30:	3708      	adds	r7, #8
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b086      	sub	sp, #24
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008b40:	2301      	movs	r3, #1
 8008b42:	617b      	str	r3, [r7, #20]
 8008b44:	2300      	movs	r3, #0
 8008b46:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008b48:	79fb      	ldrb	r3, [r7, #7]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	6939      	ldr	r1, [r7, #16]
 8008b4e:	6978      	ldr	r0, [r7, #20]
 8008b50:	f7ff ff79 	bl	8008a46 <xQueueGenericCreate>
 8008b54:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008b56:	68f8      	ldr	r0, [r7, #12]
 8008b58:	f7ff ffd3 	bl	8008b02 <prvInitialiseMutex>

		return xNewQueue;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
	}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3718      	adds	r7, #24
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
	...

08008b68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b08e      	sub	sp, #56	@ 0x38
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	60f8      	str	r0, [r7, #12]
 8008b70:	60b9      	str	r1, [r7, #8]
 8008b72:	607a      	str	r2, [r7, #4]
 8008b74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008b76:	2300      	movs	r3, #0
 8008b78:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d10b      	bne.n	8008b9c <xQueueGenericSend+0x34>
	__asm volatile
 8008b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b88:	f383 8811 	msr	BASEPRI, r3
 8008b8c:	f3bf 8f6f 	isb	sy
 8008b90:	f3bf 8f4f 	dsb	sy
 8008b94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b96:	bf00      	nop
 8008b98:	bf00      	nop
 8008b9a:	e7fd      	b.n	8008b98 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d103      	bne.n	8008baa <xQueueGenericSend+0x42>
 8008ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d101      	bne.n	8008bae <xQueueGenericSend+0x46>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e000      	b.n	8008bb0 <xQueueGenericSend+0x48>
 8008bae:	2300      	movs	r3, #0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d10b      	bne.n	8008bcc <xQueueGenericSend+0x64>
	__asm volatile
 8008bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb8:	f383 8811 	msr	BASEPRI, r3
 8008bbc:	f3bf 8f6f 	isb	sy
 8008bc0:	f3bf 8f4f 	dsb	sy
 8008bc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008bc6:	bf00      	nop
 8008bc8:	bf00      	nop
 8008bca:	e7fd      	b.n	8008bc8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	2b02      	cmp	r3, #2
 8008bd0:	d103      	bne.n	8008bda <xQueueGenericSend+0x72>
 8008bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d101      	bne.n	8008bde <xQueueGenericSend+0x76>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e000      	b.n	8008be0 <xQueueGenericSend+0x78>
 8008bde:	2300      	movs	r3, #0
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d10b      	bne.n	8008bfc <xQueueGenericSend+0x94>
	__asm volatile
 8008be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be8:	f383 8811 	msr	BASEPRI, r3
 8008bec:	f3bf 8f6f 	isb	sy
 8008bf0:	f3bf 8f4f 	dsb	sy
 8008bf4:	623b      	str	r3, [r7, #32]
}
 8008bf6:	bf00      	nop
 8008bf8:	bf00      	nop
 8008bfa:	e7fd      	b.n	8008bf8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bfc:	f001 fb34 	bl	800a268 <xTaskGetSchedulerState>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d102      	bne.n	8008c0c <xQueueGenericSend+0xa4>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d101      	bne.n	8008c10 <xQueueGenericSend+0xa8>
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e000      	b.n	8008c12 <xQueueGenericSend+0xaa>
 8008c10:	2300      	movs	r3, #0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10b      	bne.n	8008c2e <xQueueGenericSend+0xc6>
	__asm volatile
 8008c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1a:	f383 8811 	msr	BASEPRI, r3
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	f3bf 8f4f 	dsb	sy
 8008c26:	61fb      	str	r3, [r7, #28]
}
 8008c28:	bf00      	nop
 8008c2a:	bf00      	nop
 8008c2c:	e7fd      	b.n	8008c2a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c2e:	f002 facb 	bl	800b1c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d302      	bcc.n	8008c44 <xQueueGenericSend+0xdc>
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	2b02      	cmp	r3, #2
 8008c42:	d129      	bne.n	8008c98 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c44:	683a      	ldr	r2, [r7, #0]
 8008c46:	68b9      	ldr	r1, [r7, #8]
 8008c48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c4a:	f000 fb37 	bl	80092bc <prvCopyDataToQueue>
 8008c4e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d010      	beq.n	8008c7a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5a:	3324      	adds	r3, #36	@ 0x24
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f001 f92d 	bl	8009ebc <xTaskRemoveFromEventList>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d013      	beq.n	8008c90 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008c68:	4b3f      	ldr	r3, [pc, #252]	@ (8008d68 <xQueueGenericSend+0x200>)
 8008c6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c6e:	601a      	str	r2, [r3, #0]
 8008c70:	f3bf 8f4f 	dsb	sy
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	e00a      	b.n	8008c90 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d007      	beq.n	8008c90 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008c80:	4b39      	ldr	r3, [pc, #228]	@ (8008d68 <xQueueGenericSend+0x200>)
 8008c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c86:	601a      	str	r2, [r3, #0]
 8008c88:	f3bf 8f4f 	dsb	sy
 8008c8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008c90:	f002 facc 	bl	800b22c <vPortExitCritical>
				return pdPASS;
 8008c94:	2301      	movs	r3, #1
 8008c96:	e063      	b.n	8008d60 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d103      	bne.n	8008ca6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c9e:	f002 fac5 	bl	800b22c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	e05c      	b.n	8008d60 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d106      	bne.n	8008cba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008cac:	f107 0314 	add.w	r3, r7, #20
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f001 f967 	bl	8009f84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008cba:	f002 fab7 	bl	800b22c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cbe:	f000 fecf 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cc2:	f002 fa81 	bl	800b1c8 <vPortEnterCritical>
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ccc:	b25b      	sxtb	r3, r3
 8008cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd2:	d103      	bne.n	8008cdc <xQueueGenericSend+0x174>
 8008cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ce2:	b25b      	sxtb	r3, r3
 8008ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce8:	d103      	bne.n	8008cf2 <xQueueGenericSend+0x18a>
 8008cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cec:	2200      	movs	r2, #0
 8008cee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008cf2:	f002 fa9b 	bl	800b22c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cf6:	1d3a      	adds	r2, r7, #4
 8008cf8:	f107 0314 	add.w	r3, r7, #20
 8008cfc:	4611      	mov	r1, r2
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f001 f956 	bl	8009fb0 <xTaskCheckForTimeOut>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d124      	bne.n	8008d54 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008d0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d0c:	f000 fbce 	bl	80094ac <prvIsQueueFull>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d018      	beq.n	8008d48 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d18:	3310      	adds	r3, #16
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	4611      	mov	r1, r2
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f001 f87a 	bl	8009e18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008d24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d26:	f000 fb59 	bl	80093dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008d2a:	f000 fea7 	bl	8009a7c <xTaskResumeAll>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	f47f af7c 	bne.w	8008c2e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008d36:	4b0c      	ldr	r3, [pc, #48]	@ (8008d68 <xQueueGenericSend+0x200>)
 8008d38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d3c:	601a      	str	r2, [r3, #0]
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	f3bf 8f6f 	isb	sy
 8008d46:	e772      	b.n	8008c2e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008d48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d4a:	f000 fb47 	bl	80093dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d4e:	f000 fe95 	bl	8009a7c <xTaskResumeAll>
 8008d52:	e76c      	b.n	8008c2e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008d54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d56:	f000 fb41 	bl	80093dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d5a:	f000 fe8f 	bl	8009a7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008d5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3738      	adds	r7, #56	@ 0x38
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}
 8008d68:	e000ed04 	.word	0xe000ed04

08008d6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b090      	sub	sp, #64	@ 0x40
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	60b9      	str	r1, [r7, #8]
 8008d76:	607a      	str	r2, [r7, #4]
 8008d78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10b      	bne.n	8008d9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d88:	f383 8811 	msr	BASEPRI, r3
 8008d8c:	f3bf 8f6f 	isb	sy
 8008d90:	f3bf 8f4f 	dsb	sy
 8008d94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008d96:	bf00      	nop
 8008d98:	bf00      	nop
 8008d9a:	e7fd      	b.n	8008d98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d103      	bne.n	8008daa <xQueueGenericSendFromISR+0x3e>
 8008da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d101      	bne.n	8008dae <xQueueGenericSendFromISR+0x42>
 8008daa:	2301      	movs	r3, #1
 8008dac:	e000      	b.n	8008db0 <xQueueGenericSendFromISR+0x44>
 8008dae:	2300      	movs	r3, #0
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d10b      	bne.n	8008dcc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db8:	f383 8811 	msr	BASEPRI, r3
 8008dbc:	f3bf 8f6f 	isb	sy
 8008dc0:	f3bf 8f4f 	dsb	sy
 8008dc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008dc6:	bf00      	nop
 8008dc8:	bf00      	nop
 8008dca:	e7fd      	b.n	8008dc8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d103      	bne.n	8008dda <xQueueGenericSendFromISR+0x6e>
 8008dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d101      	bne.n	8008dde <xQueueGenericSendFromISR+0x72>
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e000      	b.n	8008de0 <xQueueGenericSendFromISR+0x74>
 8008dde:	2300      	movs	r3, #0
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d10b      	bne.n	8008dfc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de8:	f383 8811 	msr	BASEPRI, r3
 8008dec:	f3bf 8f6f 	isb	sy
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	623b      	str	r3, [r7, #32]
}
 8008df6:	bf00      	nop
 8008df8:	bf00      	nop
 8008dfa:	e7fd      	b.n	8008df8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008dfc:	f002 fac4 	bl	800b388 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008e00:	f3ef 8211 	mrs	r2, BASEPRI
 8008e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e08:	f383 8811 	msr	BASEPRI, r3
 8008e0c:	f3bf 8f6f 	isb	sy
 8008e10:	f3bf 8f4f 	dsb	sy
 8008e14:	61fa      	str	r2, [r7, #28]
 8008e16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008e18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d302      	bcc.n	8008e2e <xQueueGenericSendFromISR+0xc2>
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d12f      	bne.n	8008e8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e3e:	683a      	ldr	r2, [r7, #0]
 8008e40:	68b9      	ldr	r1, [r7, #8]
 8008e42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008e44:	f000 fa3a 	bl	80092bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008e48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e50:	d112      	bne.n	8008e78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d016      	beq.n	8008e88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5c:	3324      	adds	r3, #36	@ 0x24
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f001 f82c 	bl	8009ebc <xTaskRemoveFromEventList>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00e      	beq.n	8008e88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00b      	beq.n	8008e88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	601a      	str	r2, [r3, #0]
 8008e76:	e007      	b.n	8008e88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	b25a      	sxtb	r2, r3
 8008e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008e8c:	e001      	b.n	8008e92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3740      	adds	r7, #64	@ 0x40
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b08c      	sub	sp, #48	@ 0x30
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d10b      	bne.n	8008eda <xQueueReceive+0x32>
	__asm volatile
 8008ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec6:	f383 8811 	msr	BASEPRI, r3
 8008eca:	f3bf 8f6f 	isb	sy
 8008ece:	f3bf 8f4f 	dsb	sy
 8008ed2:	623b      	str	r3, [r7, #32]
}
 8008ed4:	bf00      	nop
 8008ed6:	bf00      	nop
 8008ed8:	e7fd      	b.n	8008ed6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d103      	bne.n	8008ee8 <xQueueReceive+0x40>
 8008ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d101      	bne.n	8008eec <xQueueReceive+0x44>
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e000      	b.n	8008eee <xQueueReceive+0x46>
 8008eec:	2300      	movs	r3, #0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d10b      	bne.n	8008f0a <xQueueReceive+0x62>
	__asm volatile
 8008ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef6:	f383 8811 	msr	BASEPRI, r3
 8008efa:	f3bf 8f6f 	isb	sy
 8008efe:	f3bf 8f4f 	dsb	sy
 8008f02:	61fb      	str	r3, [r7, #28]
}
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop
 8008f08:	e7fd      	b.n	8008f06 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f0a:	f001 f9ad 	bl	800a268 <xTaskGetSchedulerState>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d102      	bne.n	8008f1a <xQueueReceive+0x72>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d101      	bne.n	8008f1e <xQueueReceive+0x76>
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e000      	b.n	8008f20 <xQueueReceive+0x78>
 8008f1e:	2300      	movs	r3, #0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d10b      	bne.n	8008f3c <xQueueReceive+0x94>
	__asm volatile
 8008f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f28:	f383 8811 	msr	BASEPRI, r3
 8008f2c:	f3bf 8f6f 	isb	sy
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	61bb      	str	r3, [r7, #24]
}
 8008f36:	bf00      	nop
 8008f38:	bf00      	nop
 8008f3a:	e7fd      	b.n	8008f38 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f3c:	f002 f944 	bl	800b1c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f44:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d01f      	beq.n	8008f8c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008f4c:	68b9      	ldr	r1, [r7, #8]
 8008f4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f50:	f000 fa1e 	bl	8009390 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f56:	1e5a      	subs	r2, r3, #1
 8008f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5e:	691b      	ldr	r3, [r3, #16]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00f      	beq.n	8008f84 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f66:	3310      	adds	r3, #16
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f000 ffa7 	bl	8009ebc <xTaskRemoveFromEventList>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d007      	beq.n	8008f84 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008f74:	4b3c      	ldr	r3, [pc, #240]	@ (8009068 <xQueueReceive+0x1c0>)
 8008f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f7a:	601a      	str	r2, [r3, #0]
 8008f7c:	f3bf 8f4f 	dsb	sy
 8008f80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008f84:	f002 f952 	bl	800b22c <vPortExitCritical>
				return pdPASS;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	e069      	b.n	8009060 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d103      	bne.n	8008f9a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f92:	f002 f94b 	bl	800b22c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008f96:	2300      	movs	r3, #0
 8008f98:	e062      	b.n	8009060 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d106      	bne.n	8008fae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008fa0:	f107 0310 	add.w	r3, r7, #16
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f000 ffed 	bl	8009f84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008faa:	2301      	movs	r3, #1
 8008fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008fae:	f002 f93d 	bl	800b22c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008fb2:	f000 fd55 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008fb6:	f002 f907 	bl	800b1c8 <vPortEnterCritical>
 8008fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fc0:	b25b      	sxtb	r3, r3
 8008fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc6:	d103      	bne.n	8008fd0 <xQueueReceive+0x128>
 8008fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008fd6:	b25b      	sxtb	r3, r3
 8008fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fdc:	d103      	bne.n	8008fe6 <xQueueReceive+0x13e>
 8008fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008fe6:	f002 f921 	bl	800b22c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008fea:	1d3a      	adds	r2, r7, #4
 8008fec:	f107 0310 	add.w	r3, r7, #16
 8008ff0:	4611      	mov	r1, r2
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f000 ffdc 	bl	8009fb0 <xTaskCheckForTimeOut>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d123      	bne.n	8009046 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009000:	f000 fa3e 	bl	8009480 <prvIsQueueEmpty>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d017      	beq.n	800903a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800900a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900c:	3324      	adds	r3, #36	@ 0x24
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	4611      	mov	r1, r2
 8009012:	4618      	mov	r0, r3
 8009014:	f000 ff00 	bl	8009e18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009018:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800901a:	f000 f9df 	bl	80093dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800901e:	f000 fd2d 	bl	8009a7c <xTaskResumeAll>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d189      	bne.n	8008f3c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009028:	4b0f      	ldr	r3, [pc, #60]	@ (8009068 <xQueueReceive+0x1c0>)
 800902a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800902e:	601a      	str	r2, [r3, #0]
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	f3bf 8f6f 	isb	sy
 8009038:	e780      	b.n	8008f3c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800903a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800903c:	f000 f9ce 	bl	80093dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009040:	f000 fd1c 	bl	8009a7c <xTaskResumeAll>
 8009044:	e77a      	b.n	8008f3c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009048:	f000 f9c8 	bl	80093dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800904c:	f000 fd16 	bl	8009a7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009050:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009052:	f000 fa15 	bl	8009480 <prvIsQueueEmpty>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	f43f af6f 	beq.w	8008f3c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800905e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009060:	4618      	mov	r0, r3
 8009062:	3730      	adds	r7, #48	@ 0x30
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	e000ed04 	.word	0xe000ed04

0800906c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b08e      	sub	sp, #56	@ 0x38
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009076:	2300      	movs	r3, #0
 8009078:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800907e:	2300      	movs	r3, #0
 8009080:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009084:	2b00      	cmp	r3, #0
 8009086:	d10b      	bne.n	80090a0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908c:	f383 8811 	msr	BASEPRI, r3
 8009090:	f3bf 8f6f 	isb	sy
 8009094:	f3bf 8f4f 	dsb	sy
 8009098:	623b      	str	r3, [r7, #32]
}
 800909a:	bf00      	nop
 800909c:	bf00      	nop
 800909e:	e7fd      	b.n	800909c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80090a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d00b      	beq.n	80090c0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80090a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ac:	f383 8811 	msr	BASEPRI, r3
 80090b0:	f3bf 8f6f 	isb	sy
 80090b4:	f3bf 8f4f 	dsb	sy
 80090b8:	61fb      	str	r3, [r7, #28]
}
 80090ba:	bf00      	nop
 80090bc:	bf00      	nop
 80090be:	e7fd      	b.n	80090bc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80090c0:	f001 f8d2 	bl	800a268 <xTaskGetSchedulerState>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d102      	bne.n	80090d0 <xQueueSemaphoreTake+0x64>
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d101      	bne.n	80090d4 <xQueueSemaphoreTake+0x68>
 80090d0:	2301      	movs	r3, #1
 80090d2:	e000      	b.n	80090d6 <xQueueSemaphoreTake+0x6a>
 80090d4:	2300      	movs	r3, #0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10b      	bne.n	80090f2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80090da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090de:	f383 8811 	msr	BASEPRI, r3
 80090e2:	f3bf 8f6f 	isb	sy
 80090e6:	f3bf 8f4f 	dsb	sy
 80090ea:	61bb      	str	r3, [r7, #24]
}
 80090ec:	bf00      	nop
 80090ee:	bf00      	nop
 80090f0:	e7fd      	b.n	80090ee <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80090f2:	f002 f869 	bl	800b1c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80090f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090fa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80090fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d024      	beq.n	800914c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009104:	1e5a      	subs	r2, r3, #1
 8009106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009108:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800910a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d104      	bne.n	800911c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009112:	f001 fa23 	bl	800a55c <pvTaskIncrementMutexHeldCount>
 8009116:	4602      	mov	r2, r0
 8009118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800911a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800911c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800911e:	691b      	ldr	r3, [r3, #16]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d00f      	beq.n	8009144 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009126:	3310      	adds	r3, #16
 8009128:	4618      	mov	r0, r3
 800912a:	f000 fec7 	bl	8009ebc <xTaskRemoveFromEventList>
 800912e:	4603      	mov	r3, r0
 8009130:	2b00      	cmp	r3, #0
 8009132:	d007      	beq.n	8009144 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009134:	4b54      	ldr	r3, [pc, #336]	@ (8009288 <xQueueSemaphoreTake+0x21c>)
 8009136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800913a:	601a      	str	r2, [r3, #0]
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009144:	f002 f872 	bl	800b22c <vPortExitCritical>
				return pdPASS;
 8009148:	2301      	movs	r3, #1
 800914a:	e098      	b.n	800927e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d112      	bne.n	8009178 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	2b00      	cmp	r3, #0
 8009156:	d00b      	beq.n	8009170 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915c:	f383 8811 	msr	BASEPRI, r3
 8009160:	f3bf 8f6f 	isb	sy
 8009164:	f3bf 8f4f 	dsb	sy
 8009168:	617b      	str	r3, [r7, #20]
}
 800916a:	bf00      	nop
 800916c:	bf00      	nop
 800916e:	e7fd      	b.n	800916c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009170:	f002 f85c 	bl	800b22c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009174:	2300      	movs	r3, #0
 8009176:	e082      	b.n	800927e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917a:	2b00      	cmp	r3, #0
 800917c:	d106      	bne.n	800918c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800917e:	f107 030c 	add.w	r3, r7, #12
 8009182:	4618      	mov	r0, r3
 8009184:	f000 fefe 	bl	8009f84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009188:	2301      	movs	r3, #1
 800918a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800918c:	f002 f84e 	bl	800b22c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009190:	f000 fc66 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009194:	f002 f818 	bl	800b1c8 <vPortEnterCritical>
 8009198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800919a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800919e:	b25b      	sxtb	r3, r3
 80091a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a4:	d103      	bne.n	80091ae <xQueueSemaphoreTake+0x142>
 80091a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091a8:	2200      	movs	r2, #0
 80091aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80091b4:	b25b      	sxtb	r3, r3
 80091b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ba:	d103      	bne.n	80091c4 <xQueueSemaphoreTake+0x158>
 80091bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091be:	2200      	movs	r2, #0
 80091c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80091c4:	f002 f832 	bl	800b22c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80091c8:	463a      	mov	r2, r7
 80091ca:	f107 030c 	add.w	r3, r7, #12
 80091ce:	4611      	mov	r1, r2
 80091d0:	4618      	mov	r0, r3
 80091d2:	f000 feed 	bl	8009fb0 <xTaskCheckForTimeOut>
 80091d6:	4603      	mov	r3, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d132      	bne.n	8009242 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80091dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80091de:	f000 f94f 	bl	8009480 <prvIsQueueEmpty>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d026      	beq.n	8009236 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80091e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d109      	bne.n	8009204 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80091f0:	f001 ffea 	bl	800b1c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80091f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	4618      	mov	r0, r3
 80091fa:	f001 f853 	bl	800a2a4 <xTaskPriorityInherit>
 80091fe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009200:	f002 f814 	bl	800b22c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009206:	3324      	adds	r3, #36	@ 0x24
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	4611      	mov	r1, r2
 800920c:	4618      	mov	r0, r3
 800920e:	f000 fe03 	bl	8009e18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009212:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009214:	f000 f8e2 	bl	80093dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009218:	f000 fc30 	bl	8009a7c <xTaskResumeAll>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	f47f af67 	bne.w	80090f2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009224:	4b18      	ldr	r3, [pc, #96]	@ (8009288 <xQueueSemaphoreTake+0x21c>)
 8009226:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800922a:	601a      	str	r2, [r3, #0]
 800922c:	f3bf 8f4f 	dsb	sy
 8009230:	f3bf 8f6f 	isb	sy
 8009234:	e75d      	b.n	80090f2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009236:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009238:	f000 f8d0 	bl	80093dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800923c:	f000 fc1e 	bl	8009a7c <xTaskResumeAll>
 8009240:	e757      	b.n	80090f2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009242:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009244:	f000 f8ca 	bl	80093dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009248:	f000 fc18 	bl	8009a7c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800924c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800924e:	f000 f917 	bl	8009480 <prvIsQueueEmpty>
 8009252:	4603      	mov	r3, r0
 8009254:	2b00      	cmp	r3, #0
 8009256:	f43f af4c 	beq.w	80090f2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800925a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00d      	beq.n	800927c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009260:	f001 ffb2 	bl	800b1c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009264:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009266:	f000 f811 	bl	800928c <prvGetDisinheritPriorityAfterTimeout>
 800926a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800926c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009272:	4618      	mov	r0, r3
 8009274:	f001 f8ee 	bl	800a454 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009278:	f001 ffd8 	bl	800b22c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800927c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800927e:	4618      	mov	r0, r3
 8009280:	3738      	adds	r7, #56	@ 0x38
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	e000ed04 	.word	0xe000ed04

0800928c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800928c:	b480      	push	{r7}
 800928e:	b085      	sub	sp, #20
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009298:	2b00      	cmp	r3, #0
 800929a:	d006      	beq.n	80092aa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80092a6:	60fb      	str	r3, [r7, #12]
 80092a8:	e001      	b.n	80092ae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80092aa:	2300      	movs	r3, #0
 80092ac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80092ae:	68fb      	ldr	r3, [r7, #12]
	}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3714      	adds	r7, #20
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b086      	sub	sp, #24
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	60f8      	str	r0, [r7, #12]
 80092c4:	60b9      	str	r1, [r7, #8]
 80092c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80092c8:	2300      	movs	r3, #0
 80092ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d10d      	bne.n	80092f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d14d      	bne.n	800937e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	4618      	mov	r0, r3
 80092e8:	f001 f844 	bl	800a374 <xTaskPriorityDisinherit>
 80092ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2200      	movs	r2, #0
 80092f2:	609a      	str	r2, [r3, #8]
 80092f4:	e043      	b.n	800937e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d119      	bne.n	8009330 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	6858      	ldr	r0, [r3, #4]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009304:	461a      	mov	r2, r3
 8009306:	68b9      	ldr	r1, [r7, #8]
 8009308:	f003 f8f7 	bl	800c4fa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	685a      	ldr	r2, [r3, #4]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009314:	441a      	add	r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	429a      	cmp	r2, r3
 8009324:	d32b      	bcc.n	800937e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	605a      	str	r2, [r3, #4]
 800932e:	e026      	b.n	800937e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	68d8      	ldr	r0, [r3, #12]
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009338:	461a      	mov	r2, r3
 800933a:	68b9      	ldr	r1, [r7, #8]
 800933c:	f003 f8dd 	bl	800c4fa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	68da      	ldr	r2, [r3, #12]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009348:	425b      	negs	r3, r3
 800934a:	441a      	add	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	68da      	ldr	r2, [r3, #12]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	429a      	cmp	r2, r3
 800935a:	d207      	bcs.n	800936c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	689a      	ldr	r2, [r3, #8]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009364:	425b      	negs	r3, r3
 8009366:	441a      	add	r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2b02      	cmp	r3, #2
 8009370:	d105      	bne.n	800937e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d002      	beq.n	800937e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	3b01      	subs	r3, #1
 800937c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	1c5a      	adds	r2, r3, #1
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009386:	697b      	ldr	r3, [r7, #20]
}
 8009388:	4618      	mov	r0, r3
 800938a:	3718      	adds	r7, #24
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d018      	beq.n	80093d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	68da      	ldr	r2, [r3, #12]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093aa:	441a      	add	r2, r3
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68da      	ldr	r2, [r3, #12]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	689b      	ldr	r3, [r3, #8]
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d303      	bcc.n	80093c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681a      	ldr	r2, [r3, #0]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	68d9      	ldr	r1, [r3, #12]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093cc:	461a      	mov	r2, r3
 80093ce:	6838      	ldr	r0, [r7, #0]
 80093d0:	f003 f893 	bl	800c4fa <memcpy>
	}
}
 80093d4:	bf00      	nop
 80093d6:	3708      	adds	r7, #8
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}

080093dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80093e4:	f001 fef0 	bl	800b1c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093f0:	e011      	b.n	8009416 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d012      	beq.n	8009420 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	3324      	adds	r3, #36	@ 0x24
 80093fe:	4618      	mov	r0, r3
 8009400:	f000 fd5c 	bl	8009ebc <xTaskRemoveFromEventList>
 8009404:	4603      	mov	r3, r0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d001      	beq.n	800940e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800940a:	f000 fe35 	bl	800a078 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800940e:	7bfb      	ldrb	r3, [r7, #15]
 8009410:	3b01      	subs	r3, #1
 8009412:	b2db      	uxtb	r3, r3
 8009414:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800941a:	2b00      	cmp	r3, #0
 800941c:	dce9      	bgt.n	80093f2 <prvUnlockQueue+0x16>
 800941e:	e000      	b.n	8009422 <prvUnlockQueue+0x46>
					break;
 8009420:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	22ff      	movs	r2, #255	@ 0xff
 8009426:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800942a:	f001 feff 	bl	800b22c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800942e:	f001 fecb 	bl	800b1c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009438:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800943a:	e011      	b.n	8009460 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d012      	beq.n	800946a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	3310      	adds	r3, #16
 8009448:	4618      	mov	r0, r3
 800944a:	f000 fd37 	bl	8009ebc <xTaskRemoveFromEventList>
 800944e:	4603      	mov	r3, r0
 8009450:	2b00      	cmp	r3, #0
 8009452:	d001      	beq.n	8009458 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009454:	f000 fe10 	bl	800a078 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009458:	7bbb      	ldrb	r3, [r7, #14]
 800945a:	3b01      	subs	r3, #1
 800945c:	b2db      	uxtb	r3, r3
 800945e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009460:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009464:	2b00      	cmp	r3, #0
 8009466:	dce9      	bgt.n	800943c <prvUnlockQueue+0x60>
 8009468:	e000      	b.n	800946c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800946a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	22ff      	movs	r2, #255	@ 0xff
 8009470:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009474:	f001 feda 	bl	800b22c <vPortExitCritical>
}
 8009478:	bf00      	nop
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009488:	f001 fe9e 	bl	800b1c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009490:	2b00      	cmp	r3, #0
 8009492:	d102      	bne.n	800949a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009494:	2301      	movs	r3, #1
 8009496:	60fb      	str	r3, [r7, #12]
 8009498:	e001      	b.n	800949e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800949a:	2300      	movs	r3, #0
 800949c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800949e:	f001 fec5 	bl	800b22c <vPortExitCritical>

	return xReturn;
 80094a2:	68fb      	ldr	r3, [r7, #12]
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3710      	adds	r7, #16
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b084      	sub	sp, #16
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094b4:	f001 fe88 	bl	800b1c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d102      	bne.n	80094ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80094c4:	2301      	movs	r3, #1
 80094c6:	60fb      	str	r3, [r7, #12]
 80094c8:	e001      	b.n	80094ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80094ca:	2300      	movs	r3, #0
 80094cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094ce:	f001 fead 	bl	800b22c <vPortExitCritical>

	return xReturn;
 80094d2:	68fb      	ldr	r3, [r7, #12]
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3710      	adds	r7, #16
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}

080094dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094e6:	2300      	movs	r3, #0
 80094e8:	60fb      	str	r3, [r7, #12]
 80094ea:	e014      	b.n	8009516 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80094ec:	4a0f      	ldr	r2, [pc, #60]	@ (800952c <vQueueAddToRegistry+0x50>)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d10b      	bne.n	8009510 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80094f8:	490c      	ldr	r1, [pc, #48]	@ (800952c <vQueueAddToRegistry+0x50>)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	683a      	ldr	r2, [r7, #0]
 80094fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009502:	4a0a      	ldr	r2, [pc, #40]	@ (800952c <vQueueAddToRegistry+0x50>)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	00db      	lsls	r3, r3, #3
 8009508:	4413      	add	r3, r2
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800950e:	e006      	b.n	800951e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	3301      	adds	r3, #1
 8009514:	60fb      	str	r3, [r7, #12]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2b07      	cmp	r3, #7
 800951a:	d9e7      	bls.n	80094ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800951c:	bf00      	nop
 800951e:	bf00      	nop
 8009520:	3714      	adds	r7, #20
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	2000479c 	.word	0x2000479c

08009530 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009530:	b580      	push	{r7, lr}
 8009532:	b086      	sub	sp, #24
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009540:	f001 fe42 	bl	800b1c8 <vPortEnterCritical>
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800954a:	b25b      	sxtb	r3, r3
 800954c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009550:	d103      	bne.n	800955a <vQueueWaitForMessageRestricted+0x2a>
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	2200      	movs	r2, #0
 8009556:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009560:	b25b      	sxtb	r3, r3
 8009562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009566:	d103      	bne.n	8009570 <vQueueWaitForMessageRestricted+0x40>
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009570:	f001 fe5c 	bl	800b22c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009578:	2b00      	cmp	r3, #0
 800957a:	d106      	bne.n	800958a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	3324      	adds	r3, #36	@ 0x24
 8009580:	687a      	ldr	r2, [r7, #4]
 8009582:	68b9      	ldr	r1, [r7, #8]
 8009584:	4618      	mov	r0, r3
 8009586:	f000 fc6d 	bl	8009e64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800958a:	6978      	ldr	r0, [r7, #20]
 800958c:	f7ff ff26 	bl	80093dc <prvUnlockQueue>
	}
 8009590:	bf00      	nop
 8009592:	3718      	adds	r7, #24
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009598:	b580      	push	{r7, lr}
 800959a:	b08e      	sub	sp, #56	@ 0x38
 800959c:	af04      	add	r7, sp, #16
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]
 80095a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80095a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d10b      	bne.n	80095c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80095ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b0:	f383 8811 	msr	BASEPRI, r3
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	f3bf 8f4f 	dsb	sy
 80095bc:	623b      	str	r3, [r7, #32]
}
 80095be:	bf00      	nop
 80095c0:	bf00      	nop
 80095c2:	e7fd      	b.n	80095c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80095c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d10b      	bne.n	80095e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80095ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ce:	f383 8811 	msr	BASEPRI, r3
 80095d2:	f3bf 8f6f 	isb	sy
 80095d6:	f3bf 8f4f 	dsb	sy
 80095da:	61fb      	str	r3, [r7, #28]
}
 80095dc:	bf00      	nop
 80095de:	bf00      	nop
 80095e0:	e7fd      	b.n	80095de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80095e2:	23a8      	movs	r3, #168	@ 0xa8
 80095e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80095ea:	d00b      	beq.n	8009604 <xTaskCreateStatic+0x6c>
	__asm volatile
 80095ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f0:	f383 8811 	msr	BASEPRI, r3
 80095f4:	f3bf 8f6f 	isb	sy
 80095f8:	f3bf 8f4f 	dsb	sy
 80095fc:	61bb      	str	r3, [r7, #24]
}
 80095fe:	bf00      	nop
 8009600:	bf00      	nop
 8009602:	e7fd      	b.n	8009600 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009604:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009608:	2b00      	cmp	r3, #0
 800960a:	d01e      	beq.n	800964a <xTaskCreateStatic+0xb2>
 800960c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800960e:	2b00      	cmp	r3, #0
 8009610:	d01b      	beq.n	800964a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009614:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009618:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800961a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800961c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961e:	2202      	movs	r2, #2
 8009620:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009624:	2300      	movs	r3, #0
 8009626:	9303      	str	r3, [sp, #12]
 8009628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962a:	9302      	str	r3, [sp, #8]
 800962c:	f107 0314 	add.w	r3, r7, #20
 8009630:	9301      	str	r3, [sp, #4]
 8009632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009634:	9300      	str	r3, [sp, #0]
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	687a      	ldr	r2, [r7, #4]
 800963a:	68b9      	ldr	r1, [r7, #8]
 800963c:	68f8      	ldr	r0, [r7, #12]
 800963e:	f000 f851 	bl	80096e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009642:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009644:	f000 f8f6 	bl	8009834 <prvAddNewTaskToReadyList>
 8009648:	e001      	b.n	800964e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800964a:	2300      	movs	r3, #0
 800964c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800964e:	697b      	ldr	r3, [r7, #20]
	}
 8009650:	4618      	mov	r0, r3
 8009652:	3728      	adds	r7, #40	@ 0x28
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009658:	b580      	push	{r7, lr}
 800965a:	b08c      	sub	sp, #48	@ 0x30
 800965c:	af04      	add	r7, sp, #16
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	603b      	str	r3, [r7, #0]
 8009664:	4613      	mov	r3, r2
 8009666:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009668:	88fb      	ldrh	r3, [r7, #6]
 800966a:	009b      	lsls	r3, r3, #2
 800966c:	4618      	mov	r0, r3
 800966e:	f001 fecd 	bl	800b40c <pvPortMalloc>
 8009672:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00e      	beq.n	8009698 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800967a:	20a8      	movs	r0, #168	@ 0xa8
 800967c:	f001 fec6 	bl	800b40c <pvPortMalloc>
 8009680:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009682:	69fb      	ldr	r3, [r7, #28]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d003      	beq.n	8009690 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	697a      	ldr	r2, [r7, #20]
 800968c:	631a      	str	r2, [r3, #48]	@ 0x30
 800968e:	e005      	b.n	800969c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009690:	6978      	ldr	r0, [r7, #20]
 8009692:	f001 ff89 	bl	800b5a8 <vPortFree>
 8009696:	e001      	b.n	800969c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009698:	2300      	movs	r3, #0
 800969a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d017      	beq.n	80096d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	2200      	movs	r2, #0
 80096a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80096aa:	88fa      	ldrh	r2, [r7, #6]
 80096ac:	2300      	movs	r3, #0
 80096ae:	9303      	str	r3, [sp, #12]
 80096b0:	69fb      	ldr	r3, [r7, #28]
 80096b2:	9302      	str	r3, [sp, #8]
 80096b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b6:	9301      	str	r3, [sp, #4]
 80096b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	68b9      	ldr	r1, [r7, #8]
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f000 f80f 	bl	80096e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80096c6:	69f8      	ldr	r0, [r7, #28]
 80096c8:	f000 f8b4 	bl	8009834 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80096cc:	2301      	movs	r3, #1
 80096ce:	61bb      	str	r3, [r7, #24]
 80096d0:	e002      	b.n	80096d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80096d2:	f04f 33ff 	mov.w	r3, #4294967295
 80096d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80096d8:	69bb      	ldr	r3, [r7, #24]
	}
 80096da:	4618      	mov	r0, r3
 80096dc:	3720      	adds	r7, #32
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
	...

080096e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b088      	sub	sp, #32
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	60b9      	str	r1, [r7, #8]
 80096ee:	607a      	str	r2, [r7, #4]
 80096f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80096f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	461a      	mov	r2, r3
 80096fc:	21a5      	movs	r1, #165	@ 0xa5
 80096fe:	f002 fe16 	bl	800c32e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009704:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800970c:	3b01      	subs	r3, #1
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	4413      	add	r3, r2
 8009712:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	f023 0307 	bic.w	r3, r3, #7
 800971a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	f003 0307 	and.w	r3, r3, #7
 8009722:	2b00      	cmp	r3, #0
 8009724:	d00b      	beq.n	800973e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972a:	f383 8811 	msr	BASEPRI, r3
 800972e:	f3bf 8f6f 	isb	sy
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	617b      	str	r3, [r7, #20]
}
 8009738:	bf00      	nop
 800973a:	bf00      	nop
 800973c:	e7fd      	b.n	800973a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d01f      	beq.n	8009784 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009744:	2300      	movs	r3, #0
 8009746:	61fb      	str	r3, [r7, #28]
 8009748:	e012      	b.n	8009770 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	4413      	add	r3, r2
 8009750:	7819      	ldrb	r1, [r3, #0]
 8009752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	4413      	add	r3, r2
 8009758:	3334      	adds	r3, #52	@ 0x34
 800975a:	460a      	mov	r2, r1
 800975c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800975e:	68ba      	ldr	r2, [r7, #8]
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	4413      	add	r3, r2
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d006      	beq.n	8009778 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800976a:	69fb      	ldr	r3, [r7, #28]
 800976c:	3301      	adds	r3, #1
 800976e:	61fb      	str	r3, [r7, #28]
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	2b0f      	cmp	r3, #15
 8009774:	d9e9      	bls.n	800974a <prvInitialiseNewTask+0x66>
 8009776:	e000      	b.n	800977a <prvInitialiseNewTask+0x96>
			{
				break;
 8009778:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800977a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977c:	2200      	movs	r2, #0
 800977e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009782:	e003      	b.n	800978c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009786:	2200      	movs	r2, #0
 8009788:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800978c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800978e:	2b37      	cmp	r3, #55	@ 0x37
 8009790:	d901      	bls.n	8009796 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009792:	2337      	movs	r3, #55	@ 0x37
 8009794:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009798:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800979a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800979c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80097a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a4:	2200      	movs	r2, #0
 80097a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	3304      	adds	r3, #4
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7fe ffcf 	bl	8008750 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80097b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b4:	3318      	adds	r3, #24
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7fe ffca 	bl	8008750 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80097bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80097c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80097cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80097d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d4:	2200      	movs	r2, #0
 80097d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80097da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80097e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e4:	3354      	adds	r3, #84	@ 0x54
 80097e6:	224c      	movs	r2, #76	@ 0x4c
 80097e8:	2100      	movs	r1, #0
 80097ea:	4618      	mov	r0, r3
 80097ec:	f002 fd9f 	bl	800c32e <memset>
 80097f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f2:	4a0d      	ldr	r2, [pc, #52]	@ (8009828 <prvInitialiseNewTask+0x144>)
 80097f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80097f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f8:	4a0c      	ldr	r2, [pc, #48]	@ (800982c <prvInitialiseNewTask+0x148>)
 80097fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80097fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009830 <prvInitialiseNewTask+0x14c>)
 8009800:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009802:	683a      	ldr	r2, [r7, #0]
 8009804:	68f9      	ldr	r1, [r7, #12]
 8009806:	69b8      	ldr	r0, [r7, #24]
 8009808:	f001 fbb0 	bl	800af6c <pxPortInitialiseStack>
 800980c:	4602      	mov	r2, r0
 800980e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009810:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d002      	beq.n	800981e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800981a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800981c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800981e:	bf00      	nop
 8009820:	3720      	adds	r7, #32
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
 8009826:	bf00      	nop
 8009828:	20008a30 	.word	0x20008a30
 800982c:	20008a98 	.word	0x20008a98
 8009830:	20008b00 	.word	0x20008b00

08009834 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b082      	sub	sp, #8
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800983c:	f001 fcc4 	bl	800b1c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009840:	4b2d      	ldr	r3, [pc, #180]	@ (80098f8 <prvAddNewTaskToReadyList+0xc4>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	3301      	adds	r3, #1
 8009846:	4a2c      	ldr	r2, [pc, #176]	@ (80098f8 <prvAddNewTaskToReadyList+0xc4>)
 8009848:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800984a:	4b2c      	ldr	r3, [pc, #176]	@ (80098fc <prvAddNewTaskToReadyList+0xc8>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d109      	bne.n	8009866 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009852:	4a2a      	ldr	r2, [pc, #168]	@ (80098fc <prvAddNewTaskToReadyList+0xc8>)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009858:	4b27      	ldr	r3, [pc, #156]	@ (80098f8 <prvAddNewTaskToReadyList+0xc4>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2b01      	cmp	r3, #1
 800985e:	d110      	bne.n	8009882 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009860:	f000 fc2e 	bl	800a0c0 <prvInitialiseTaskLists>
 8009864:	e00d      	b.n	8009882 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009866:	4b26      	ldr	r3, [pc, #152]	@ (8009900 <prvAddNewTaskToReadyList+0xcc>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d109      	bne.n	8009882 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800986e:	4b23      	ldr	r3, [pc, #140]	@ (80098fc <prvAddNewTaskToReadyList+0xc8>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009878:	429a      	cmp	r2, r3
 800987a:	d802      	bhi.n	8009882 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800987c:	4a1f      	ldr	r2, [pc, #124]	@ (80098fc <prvAddNewTaskToReadyList+0xc8>)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009882:	4b20      	ldr	r3, [pc, #128]	@ (8009904 <prvAddNewTaskToReadyList+0xd0>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	3301      	adds	r3, #1
 8009888:	4a1e      	ldr	r2, [pc, #120]	@ (8009904 <prvAddNewTaskToReadyList+0xd0>)
 800988a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800988c:	4b1d      	ldr	r3, [pc, #116]	@ (8009904 <prvAddNewTaskToReadyList+0xd0>)
 800988e:	681a      	ldr	r2, [r3, #0]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009898:	4b1b      	ldr	r3, [pc, #108]	@ (8009908 <prvAddNewTaskToReadyList+0xd4>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	429a      	cmp	r2, r3
 800989e:	d903      	bls.n	80098a8 <prvAddNewTaskToReadyList+0x74>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a4:	4a18      	ldr	r2, [pc, #96]	@ (8009908 <prvAddNewTaskToReadyList+0xd4>)
 80098a6:	6013      	str	r3, [r2, #0]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ac:	4613      	mov	r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	4413      	add	r3, r2
 80098b2:	009b      	lsls	r3, r3, #2
 80098b4:	4a15      	ldr	r2, [pc, #84]	@ (800990c <prvAddNewTaskToReadyList+0xd8>)
 80098b6:	441a      	add	r2, r3
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	3304      	adds	r3, #4
 80098bc:	4619      	mov	r1, r3
 80098be:	4610      	mov	r0, r2
 80098c0:	f7fe ff53 	bl	800876a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80098c4:	f001 fcb2 	bl	800b22c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80098c8:	4b0d      	ldr	r3, [pc, #52]	@ (8009900 <prvAddNewTaskToReadyList+0xcc>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d00e      	beq.n	80098ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80098d0:	4b0a      	ldr	r3, [pc, #40]	@ (80098fc <prvAddNewTaskToReadyList+0xc8>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098da:	429a      	cmp	r2, r3
 80098dc:	d207      	bcs.n	80098ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80098de:	4b0c      	ldr	r3, [pc, #48]	@ (8009910 <prvAddNewTaskToReadyList+0xdc>)
 80098e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098e4:	601a      	str	r2, [r3, #0]
 80098e6:	f3bf 8f4f 	dsb	sy
 80098ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098ee:	bf00      	nop
 80098f0:	3708      	adds	r7, #8
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop
 80098f8:	20004cb0 	.word	0x20004cb0
 80098fc:	200047dc 	.word	0x200047dc
 8009900:	20004cbc 	.word	0x20004cbc
 8009904:	20004ccc 	.word	0x20004ccc
 8009908:	20004cb8 	.word	0x20004cb8
 800990c:	200047e0 	.word	0x200047e0
 8009910:	e000ed04 	.word	0xe000ed04

08009914 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800991c:	2300      	movs	r3, #0
 800991e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d018      	beq.n	8009958 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009926:	4b14      	ldr	r3, [pc, #80]	@ (8009978 <vTaskDelay+0x64>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00b      	beq.n	8009946 <vTaskDelay+0x32>
	__asm volatile
 800992e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009932:	f383 8811 	msr	BASEPRI, r3
 8009936:	f3bf 8f6f 	isb	sy
 800993a:	f3bf 8f4f 	dsb	sy
 800993e:	60bb      	str	r3, [r7, #8]
}
 8009940:	bf00      	nop
 8009942:	bf00      	nop
 8009944:	e7fd      	b.n	8009942 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009946:	f000 f88b 	bl	8009a60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800994a:	2100      	movs	r1, #0
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f000 ff5f 	bl	800a810 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009952:	f000 f893 	bl	8009a7c <xTaskResumeAll>
 8009956:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d107      	bne.n	800996e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800995e:	4b07      	ldr	r3, [pc, #28]	@ (800997c <vTaskDelay+0x68>)
 8009960:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009964:	601a      	str	r2, [r3, #0]
 8009966:	f3bf 8f4f 	dsb	sy
 800996a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800996e:	bf00      	nop
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	20004cd8 	.word	0x20004cd8
 800997c:	e000ed04 	.word	0xe000ed04

08009980 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b08a      	sub	sp, #40	@ 0x28
 8009984:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009986:	2300      	movs	r3, #0
 8009988:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800998a:	2300      	movs	r3, #0
 800998c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800998e:	463a      	mov	r2, r7
 8009990:	1d39      	adds	r1, r7, #4
 8009992:	f107 0308 	add.w	r3, r7, #8
 8009996:	4618      	mov	r0, r3
 8009998:	f7fe fe86 	bl	80086a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800999c:	6839      	ldr	r1, [r7, #0]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	68ba      	ldr	r2, [r7, #8]
 80099a2:	9202      	str	r2, [sp, #8]
 80099a4:	9301      	str	r3, [sp, #4]
 80099a6:	2300      	movs	r3, #0
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	2300      	movs	r3, #0
 80099ac:	460a      	mov	r2, r1
 80099ae:	4924      	ldr	r1, [pc, #144]	@ (8009a40 <vTaskStartScheduler+0xc0>)
 80099b0:	4824      	ldr	r0, [pc, #144]	@ (8009a44 <vTaskStartScheduler+0xc4>)
 80099b2:	f7ff fdf1 	bl	8009598 <xTaskCreateStatic>
 80099b6:	4603      	mov	r3, r0
 80099b8:	4a23      	ldr	r2, [pc, #140]	@ (8009a48 <vTaskStartScheduler+0xc8>)
 80099ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80099bc:	4b22      	ldr	r3, [pc, #136]	@ (8009a48 <vTaskStartScheduler+0xc8>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d002      	beq.n	80099ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80099c4:	2301      	movs	r3, #1
 80099c6:	617b      	str	r3, [r7, #20]
 80099c8:	e001      	b.n	80099ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80099ca:	2300      	movs	r3, #0
 80099cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d102      	bne.n	80099da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80099d4:	f000 ff70 	bl	800a8b8 <xTimerCreateTimerTask>
 80099d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d11b      	bne.n	8009a18 <vTaskStartScheduler+0x98>
	__asm volatile
 80099e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e4:	f383 8811 	msr	BASEPRI, r3
 80099e8:	f3bf 8f6f 	isb	sy
 80099ec:	f3bf 8f4f 	dsb	sy
 80099f0:	613b      	str	r3, [r7, #16]
}
 80099f2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80099f4:	4b15      	ldr	r3, [pc, #84]	@ (8009a4c <vTaskStartScheduler+0xcc>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	3354      	adds	r3, #84	@ 0x54
 80099fa:	4a15      	ldr	r2, [pc, #84]	@ (8009a50 <vTaskStartScheduler+0xd0>)
 80099fc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099fe:	4b15      	ldr	r3, [pc, #84]	@ (8009a54 <vTaskStartScheduler+0xd4>)
 8009a00:	f04f 32ff 	mov.w	r2, #4294967295
 8009a04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009a06:	4b14      	ldr	r3, [pc, #80]	@ (8009a58 <vTaskStartScheduler+0xd8>)
 8009a08:	2201      	movs	r2, #1
 8009a0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009a0c:	4b13      	ldr	r3, [pc, #76]	@ (8009a5c <vTaskStartScheduler+0xdc>)
 8009a0e:	2200      	movs	r2, #0
 8009a10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009a12:	f001 fb35 	bl	800b080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009a16:	e00f      	b.n	8009a38 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a1e:	d10b      	bne.n	8009a38 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	60fb      	str	r3, [r7, #12]
}
 8009a32:	bf00      	nop
 8009a34:	bf00      	nop
 8009a36:	e7fd      	b.n	8009a34 <vTaskStartScheduler+0xb4>
}
 8009a38:	bf00      	nop
 8009a3a:	3718      	adds	r7, #24
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	0800f1fc 	.word	0x0800f1fc
 8009a44:	0800a091 	.word	0x0800a091
 8009a48:	20004cd4 	.word	0x20004cd4
 8009a4c:	200047dc 	.word	0x200047dc
 8009a50:	200000e8 	.word	0x200000e8
 8009a54:	20004cd0 	.word	0x20004cd0
 8009a58:	20004cbc 	.word	0x20004cbc
 8009a5c:	20004cb4 	.word	0x20004cb4

08009a60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a60:	b480      	push	{r7}
 8009a62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a64:	4b04      	ldr	r3, [pc, #16]	@ (8009a78 <vTaskSuspendAll+0x18>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	4a03      	ldr	r2, [pc, #12]	@ (8009a78 <vTaskSuspendAll+0x18>)
 8009a6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a6e:	bf00      	nop
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	20004cd8 	.word	0x20004cd8

08009a7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a86:	2300      	movs	r3, #0
 8009a88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a8a:	4b42      	ldr	r3, [pc, #264]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10b      	bne.n	8009aaa <xTaskResumeAll+0x2e>
	__asm volatile
 8009a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	603b      	str	r3, [r7, #0]
}
 8009aa4:	bf00      	nop
 8009aa6:	bf00      	nop
 8009aa8:	e7fd      	b.n	8009aa6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009aaa:	f001 fb8d 	bl	800b1c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009aae:	4b39      	ldr	r3, [pc, #228]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3b01      	subs	r3, #1
 8009ab4:	4a37      	ldr	r2, [pc, #220]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009ab6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ab8:	4b36      	ldr	r3, [pc, #216]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d162      	bne.n	8009b86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009ac0:	4b35      	ldr	r3, [pc, #212]	@ (8009b98 <xTaskResumeAll+0x11c>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d05e      	beq.n	8009b86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ac8:	e02f      	b.n	8009b2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aca:	4b34      	ldr	r3, [pc, #208]	@ (8009b9c <xTaskResumeAll+0x120>)
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	3318      	adds	r3, #24
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7fe fea4 	bl	8008824 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	3304      	adds	r3, #4
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f7fe fe9f 	bl	8008824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aea:	4b2d      	ldr	r3, [pc, #180]	@ (8009ba0 <xTaskResumeAll+0x124>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d903      	bls.n	8009afa <xTaskResumeAll+0x7e>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af6:	4a2a      	ldr	r2, [pc, #168]	@ (8009ba0 <xTaskResumeAll+0x124>)
 8009af8:	6013      	str	r3, [r2, #0]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afe:	4613      	mov	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4413      	add	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4a27      	ldr	r2, [pc, #156]	@ (8009ba4 <xTaskResumeAll+0x128>)
 8009b08:	441a      	add	r2, r3
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	3304      	adds	r3, #4
 8009b0e:	4619      	mov	r1, r3
 8009b10:	4610      	mov	r0, r2
 8009b12:	f7fe fe2a 	bl	800876a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b1a:	4b23      	ldr	r3, [pc, #140]	@ (8009ba8 <xTaskResumeAll+0x12c>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d302      	bcc.n	8009b2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009b24:	4b21      	ldr	r3, [pc, #132]	@ (8009bac <xTaskResumeAll+0x130>)
 8009b26:	2201      	movs	r2, #1
 8009b28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8009b9c <xTaskResumeAll+0x120>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1cb      	bne.n	8009aca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d001      	beq.n	8009b3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009b38:	f000 fb66 	bl	800a208 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8009bb0 <xTaskResumeAll+0x134>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d010      	beq.n	8009b6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b48:	f000 f846 	bl	8009bd8 <xTaskIncrementTick>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d002      	beq.n	8009b58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009b52:	4b16      	ldr	r3, [pc, #88]	@ (8009bac <xTaskResumeAll+0x130>)
 8009b54:	2201      	movs	r2, #1
 8009b56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	3b01      	subs	r3, #1
 8009b5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1f1      	bne.n	8009b48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009b64:	4b12      	ldr	r3, [pc, #72]	@ (8009bb0 <xTaskResumeAll+0x134>)
 8009b66:	2200      	movs	r2, #0
 8009b68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b6a:	4b10      	ldr	r3, [pc, #64]	@ (8009bac <xTaskResumeAll+0x130>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d009      	beq.n	8009b86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b72:	2301      	movs	r3, #1
 8009b74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b76:	4b0f      	ldr	r3, [pc, #60]	@ (8009bb4 <xTaskResumeAll+0x138>)
 8009b78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b7c:	601a      	str	r2, [r3, #0]
 8009b7e:	f3bf 8f4f 	dsb	sy
 8009b82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b86:	f001 fb51 	bl	800b22c <vPortExitCritical>

	return xAlreadyYielded;
 8009b8a:	68bb      	ldr	r3, [r7, #8]
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3710      	adds	r7, #16
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}
 8009b94:	20004cd8 	.word	0x20004cd8
 8009b98:	20004cb0 	.word	0x20004cb0
 8009b9c:	20004c70 	.word	0x20004c70
 8009ba0:	20004cb8 	.word	0x20004cb8
 8009ba4:	200047e0 	.word	0x200047e0
 8009ba8:	200047dc 	.word	0x200047dc
 8009bac:	20004cc4 	.word	0x20004cc4
 8009bb0:	20004cc0 	.word	0x20004cc0
 8009bb4:	e000ed04 	.word	0xe000ed04

08009bb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009bbe:	4b05      	ldr	r3, [pc, #20]	@ (8009bd4 <xTaskGetTickCount+0x1c>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009bc4:	687b      	ldr	r3, [r7, #4]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	370c      	adds	r7, #12
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop
 8009bd4:	20004cb4 	.word	0x20004cb4

08009bd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009bde:	2300      	movs	r3, #0
 8009be0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009be2:	4b4f      	ldr	r3, [pc, #316]	@ (8009d20 <xTaskIncrementTick+0x148>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	f040 8090 	bne.w	8009d0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009bec:	4b4d      	ldr	r3, [pc, #308]	@ (8009d24 <xTaskIncrementTick+0x14c>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009bf4:	4a4b      	ldr	r2, [pc, #300]	@ (8009d24 <xTaskIncrementTick+0x14c>)
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d121      	bne.n	8009c44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009c00:	4b49      	ldr	r3, [pc, #292]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d00b      	beq.n	8009c22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c0e:	f383 8811 	msr	BASEPRI, r3
 8009c12:	f3bf 8f6f 	isb	sy
 8009c16:	f3bf 8f4f 	dsb	sy
 8009c1a:	603b      	str	r3, [r7, #0]
}
 8009c1c:	bf00      	nop
 8009c1e:	bf00      	nop
 8009c20:	e7fd      	b.n	8009c1e <xTaskIncrementTick+0x46>
 8009c22:	4b41      	ldr	r3, [pc, #260]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	60fb      	str	r3, [r7, #12]
 8009c28:	4b40      	ldr	r3, [pc, #256]	@ (8009d2c <xTaskIncrementTick+0x154>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a3e      	ldr	r2, [pc, #248]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c2e:	6013      	str	r3, [r2, #0]
 8009c30:	4a3e      	ldr	r2, [pc, #248]	@ (8009d2c <xTaskIncrementTick+0x154>)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6013      	str	r3, [r2, #0]
 8009c36:	4b3e      	ldr	r3, [pc, #248]	@ (8009d30 <xTaskIncrementTick+0x158>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	4a3c      	ldr	r2, [pc, #240]	@ (8009d30 <xTaskIncrementTick+0x158>)
 8009c3e:	6013      	str	r3, [r2, #0]
 8009c40:	f000 fae2 	bl	800a208 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009c44:	4b3b      	ldr	r3, [pc, #236]	@ (8009d34 <xTaskIncrementTick+0x15c>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	693a      	ldr	r2, [r7, #16]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d349      	bcc.n	8009ce2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c4e:	4b36      	ldr	r3, [pc, #216]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d104      	bne.n	8009c62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c58:	4b36      	ldr	r3, [pc, #216]	@ (8009d34 <xTaskIncrementTick+0x15c>)
 8009c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c5e:	601a      	str	r2, [r3, #0]
					break;
 8009c60:	e03f      	b.n	8009ce2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c62:	4b31      	ldr	r3, [pc, #196]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	68db      	ldr	r3, [r3, #12]
 8009c6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c72:	693a      	ldr	r2, [r7, #16]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d203      	bcs.n	8009c82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c7a:	4a2e      	ldr	r2, [pc, #184]	@ (8009d34 <xTaskIncrementTick+0x15c>)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c80:	e02f      	b.n	8009ce2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	3304      	adds	r3, #4
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fe fdcc 	bl	8008824 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d004      	beq.n	8009c9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	3318      	adds	r3, #24
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7fe fdc3 	bl	8008824 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ca2:	4b25      	ldr	r3, [pc, #148]	@ (8009d38 <xTaskIncrementTick+0x160>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d903      	bls.n	8009cb2 <xTaskIncrementTick+0xda>
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cae:	4a22      	ldr	r2, [pc, #136]	@ (8009d38 <xTaskIncrementTick+0x160>)
 8009cb0:	6013      	str	r3, [r2, #0]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	4413      	add	r3, r2
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	4a1f      	ldr	r2, [pc, #124]	@ (8009d3c <xTaskIncrementTick+0x164>)
 8009cc0:	441a      	add	r2, r3
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	3304      	adds	r3, #4
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	4610      	mov	r0, r2
 8009cca:	f7fe fd4e 	bl	800876a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8009d40 <xTaskIncrementTick+0x168>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d3b8      	bcc.n	8009c4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ce0:	e7b5      	b.n	8009c4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ce2:	4b17      	ldr	r3, [pc, #92]	@ (8009d40 <xTaskIncrementTick+0x168>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ce8:	4914      	ldr	r1, [pc, #80]	@ (8009d3c <xTaskIncrementTick+0x164>)
 8009cea:	4613      	mov	r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	4413      	add	r3, r2
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	440b      	add	r3, r1
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d901      	bls.n	8009cfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009cfe:	4b11      	ldr	r3, [pc, #68]	@ (8009d44 <xTaskIncrementTick+0x16c>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d007      	beq.n	8009d16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009d06:	2301      	movs	r3, #1
 8009d08:	617b      	str	r3, [r7, #20]
 8009d0a:	e004      	b.n	8009d16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d48 <xTaskIncrementTick+0x170>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	3301      	adds	r3, #1
 8009d12:	4a0d      	ldr	r2, [pc, #52]	@ (8009d48 <xTaskIncrementTick+0x170>)
 8009d14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009d16:	697b      	ldr	r3, [r7, #20]
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3718      	adds	r7, #24
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	20004cd8 	.word	0x20004cd8
 8009d24:	20004cb4 	.word	0x20004cb4
 8009d28:	20004c68 	.word	0x20004c68
 8009d2c:	20004c6c 	.word	0x20004c6c
 8009d30:	20004cc8 	.word	0x20004cc8
 8009d34:	20004cd0 	.word	0x20004cd0
 8009d38:	20004cb8 	.word	0x20004cb8
 8009d3c:	200047e0 	.word	0x200047e0
 8009d40:	200047dc 	.word	0x200047dc
 8009d44:	20004cc4 	.word	0x20004cc4
 8009d48:	20004cc0 	.word	0x20004cc0

08009d4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009d52:	4b2b      	ldr	r3, [pc, #172]	@ (8009e00 <vTaskSwitchContext+0xb4>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d003      	beq.n	8009d62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8009e04 <vTaskSwitchContext+0xb8>)
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d60:	e047      	b.n	8009df2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009d62:	4b28      	ldr	r3, [pc, #160]	@ (8009e04 <vTaskSwitchContext+0xb8>)
 8009d64:	2200      	movs	r2, #0
 8009d66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d68:	4b27      	ldr	r3, [pc, #156]	@ (8009e08 <vTaskSwitchContext+0xbc>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	60fb      	str	r3, [r7, #12]
 8009d6e:	e011      	b.n	8009d94 <vTaskSwitchContext+0x48>
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d10b      	bne.n	8009d8e <vTaskSwitchContext+0x42>
	__asm volatile
 8009d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d7a:	f383 8811 	msr	BASEPRI, r3
 8009d7e:	f3bf 8f6f 	isb	sy
 8009d82:	f3bf 8f4f 	dsb	sy
 8009d86:	607b      	str	r3, [r7, #4]
}
 8009d88:	bf00      	nop
 8009d8a:	bf00      	nop
 8009d8c:	e7fd      	b.n	8009d8a <vTaskSwitchContext+0x3e>
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	3b01      	subs	r3, #1
 8009d92:	60fb      	str	r3, [r7, #12]
 8009d94:	491d      	ldr	r1, [pc, #116]	@ (8009e0c <vTaskSwitchContext+0xc0>)
 8009d96:	68fa      	ldr	r2, [r7, #12]
 8009d98:	4613      	mov	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	4413      	add	r3, r2
 8009d9e:	009b      	lsls	r3, r3, #2
 8009da0:	440b      	add	r3, r1
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d0e3      	beq.n	8009d70 <vTaskSwitchContext+0x24>
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	4613      	mov	r3, r2
 8009dac:	009b      	lsls	r3, r3, #2
 8009dae:	4413      	add	r3, r2
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	4a16      	ldr	r2, [pc, #88]	@ (8009e0c <vTaskSwitchContext+0xc0>)
 8009db4:	4413      	add	r3, r2
 8009db6:	60bb      	str	r3, [r7, #8]
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	685b      	ldr	r3, [r3, #4]
 8009dbc:	685a      	ldr	r2, [r3, #4]
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	605a      	str	r2, [r3, #4]
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	685a      	ldr	r2, [r3, #4]
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	3308      	adds	r3, #8
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d104      	bne.n	8009dd8 <vTaskSwitchContext+0x8c>
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	685a      	ldr	r2, [r3, #4]
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	605a      	str	r2, [r3, #4]
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	68db      	ldr	r3, [r3, #12]
 8009dde:	4a0c      	ldr	r2, [pc, #48]	@ (8009e10 <vTaskSwitchContext+0xc4>)
 8009de0:	6013      	str	r3, [r2, #0]
 8009de2:	4a09      	ldr	r2, [pc, #36]	@ (8009e08 <vTaskSwitchContext+0xbc>)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009de8:	4b09      	ldr	r3, [pc, #36]	@ (8009e10 <vTaskSwitchContext+0xc4>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	3354      	adds	r3, #84	@ 0x54
 8009dee:	4a09      	ldr	r2, [pc, #36]	@ (8009e14 <vTaskSwitchContext+0xc8>)
 8009df0:	6013      	str	r3, [r2, #0]
}
 8009df2:	bf00      	nop
 8009df4:	3714      	adds	r7, #20
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop
 8009e00:	20004cd8 	.word	0x20004cd8
 8009e04:	20004cc4 	.word	0x20004cc4
 8009e08:	20004cb8 	.word	0x20004cb8
 8009e0c:	200047e0 	.word	0x200047e0
 8009e10:	200047dc 	.word	0x200047dc
 8009e14:	200000e8 	.word	0x200000e8

08009e18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10b      	bne.n	8009e40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e2c:	f383 8811 	msr	BASEPRI, r3
 8009e30:	f3bf 8f6f 	isb	sy
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	60fb      	str	r3, [r7, #12]
}
 8009e3a:	bf00      	nop
 8009e3c:	bf00      	nop
 8009e3e:	e7fd      	b.n	8009e3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e40:	4b07      	ldr	r3, [pc, #28]	@ (8009e60 <vTaskPlaceOnEventList+0x48>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	3318      	adds	r3, #24
 8009e46:	4619      	mov	r1, r3
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f7fe fcb2 	bl	80087b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e4e:	2101      	movs	r1, #1
 8009e50:	6838      	ldr	r0, [r7, #0]
 8009e52:	f000 fcdd 	bl	800a810 <prvAddCurrentTaskToDelayedList>
}
 8009e56:	bf00      	nop
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
 8009e5e:	bf00      	nop
 8009e60:	200047dc 	.word	0x200047dc

08009e64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b086      	sub	sp, #24
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	60f8      	str	r0, [r7, #12]
 8009e6c:	60b9      	str	r1, [r7, #8]
 8009e6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d10b      	bne.n	8009e8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e7a:	f383 8811 	msr	BASEPRI, r3
 8009e7e:	f3bf 8f6f 	isb	sy
 8009e82:	f3bf 8f4f 	dsb	sy
 8009e86:	617b      	str	r3, [r7, #20]
}
 8009e88:	bf00      	nop
 8009e8a:	bf00      	nop
 8009e8c:	e7fd      	b.n	8009e8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8009eb8 <vTaskPlaceOnEventListRestricted+0x54>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3318      	adds	r3, #24
 8009e94:	4619      	mov	r1, r3
 8009e96:	68f8      	ldr	r0, [r7, #12]
 8009e98:	f7fe fc67 	bl	800876a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d002      	beq.n	8009ea8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ea6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009ea8:	6879      	ldr	r1, [r7, #4]
 8009eaa:	68b8      	ldr	r0, [r7, #8]
 8009eac:	f000 fcb0 	bl	800a810 <prvAddCurrentTaskToDelayedList>
	}
 8009eb0:	bf00      	nop
 8009eb2:	3718      	adds	r7, #24
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}
 8009eb8:	200047dc 	.word	0x200047dc

08009ebc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b086      	sub	sp, #24
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d10b      	bne.n	8009eea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed6:	f383 8811 	msr	BASEPRI, r3
 8009eda:	f3bf 8f6f 	isb	sy
 8009ede:	f3bf 8f4f 	dsb	sy
 8009ee2:	60fb      	str	r3, [r7, #12]
}
 8009ee4:	bf00      	nop
 8009ee6:	bf00      	nop
 8009ee8:	e7fd      	b.n	8009ee6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	3318      	adds	r3, #24
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f7fe fc98 	bl	8008824 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8009f6c <xTaskRemoveFromEventList+0xb0>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d11d      	bne.n	8009f38 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	3304      	adds	r3, #4
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7fe fc8f 	bl	8008824 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f0a:	4b19      	ldr	r3, [pc, #100]	@ (8009f70 <xTaskRemoveFromEventList+0xb4>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d903      	bls.n	8009f1a <xTaskRemoveFromEventList+0x5e>
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f16:	4a16      	ldr	r2, [pc, #88]	@ (8009f70 <xTaskRemoveFromEventList+0xb4>)
 8009f18:	6013      	str	r3, [r2, #0]
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f1e:	4613      	mov	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	4413      	add	r3, r2
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	4a13      	ldr	r2, [pc, #76]	@ (8009f74 <xTaskRemoveFromEventList+0xb8>)
 8009f28:	441a      	add	r2, r3
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	3304      	adds	r3, #4
 8009f2e:	4619      	mov	r1, r3
 8009f30:	4610      	mov	r0, r2
 8009f32:	f7fe fc1a 	bl	800876a <vListInsertEnd>
 8009f36:	e005      	b.n	8009f44 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	3318      	adds	r3, #24
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	480e      	ldr	r0, [pc, #56]	@ (8009f78 <xTaskRemoveFromEventList+0xbc>)
 8009f40:	f7fe fc13 	bl	800876a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f48:	4b0c      	ldr	r3, [pc, #48]	@ (8009f7c <xTaskRemoveFromEventList+0xc0>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d905      	bls.n	8009f5e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009f52:	2301      	movs	r3, #1
 8009f54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009f56:	4b0a      	ldr	r3, [pc, #40]	@ (8009f80 <xTaskRemoveFromEventList+0xc4>)
 8009f58:	2201      	movs	r2, #1
 8009f5a:	601a      	str	r2, [r3, #0]
 8009f5c:	e001      	b.n	8009f62 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009f62:	697b      	ldr	r3, [r7, #20]
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3718      	adds	r7, #24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}
 8009f6c:	20004cd8 	.word	0x20004cd8
 8009f70:	20004cb8 	.word	0x20004cb8
 8009f74:	200047e0 	.word	0x200047e0
 8009f78:	20004c70 	.word	0x20004c70
 8009f7c:	200047dc 	.word	0x200047dc
 8009f80:	20004cc4 	.word	0x20004cc4

08009f84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f8c:	4b06      	ldr	r3, [pc, #24]	@ (8009fa8 <vTaskInternalSetTimeOutState+0x24>)
 8009f8e:	681a      	ldr	r2, [r3, #0]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f94:	4b05      	ldr	r3, [pc, #20]	@ (8009fac <vTaskInternalSetTimeOutState+0x28>)
 8009f96:	681a      	ldr	r2, [r3, #0]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	605a      	str	r2, [r3, #4]
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr
 8009fa8:	20004cc8 	.word	0x20004cc8
 8009fac:	20004cb4 	.word	0x20004cb4

08009fb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b088      	sub	sp, #32
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d10b      	bne.n	8009fd8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc4:	f383 8811 	msr	BASEPRI, r3
 8009fc8:	f3bf 8f6f 	isb	sy
 8009fcc:	f3bf 8f4f 	dsb	sy
 8009fd0:	613b      	str	r3, [r7, #16]
}
 8009fd2:	bf00      	nop
 8009fd4:	bf00      	nop
 8009fd6:	e7fd      	b.n	8009fd4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d10b      	bne.n	8009ff6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	60fb      	str	r3, [r7, #12]
}
 8009ff0:	bf00      	nop
 8009ff2:	bf00      	nop
 8009ff4:	e7fd      	b.n	8009ff2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009ff6:	f001 f8e7 	bl	800b1c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009ffa:	4b1d      	ldr	r3, [pc, #116]	@ (800a070 <xTaskCheckForTimeOut+0xc0>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	69ba      	ldr	r2, [r7, #24]
 800a006:	1ad3      	subs	r3, r2, r3
 800a008:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a012:	d102      	bne.n	800a01a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a014:	2300      	movs	r3, #0
 800a016:	61fb      	str	r3, [r7, #28]
 800a018:	e023      	b.n	800a062 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681a      	ldr	r2, [r3, #0]
 800a01e:	4b15      	ldr	r3, [pc, #84]	@ (800a074 <xTaskCheckForTimeOut+0xc4>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	429a      	cmp	r2, r3
 800a024:	d007      	beq.n	800a036 <xTaskCheckForTimeOut+0x86>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	69ba      	ldr	r2, [r7, #24]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d302      	bcc.n	800a036 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a030:	2301      	movs	r3, #1
 800a032:	61fb      	str	r3, [r7, #28]
 800a034:	e015      	b.n	800a062 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	697a      	ldr	r2, [r7, #20]
 800a03c:	429a      	cmp	r2, r3
 800a03e:	d20b      	bcs.n	800a058 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	1ad2      	subs	r2, r2, r3
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f7ff ff99 	bl	8009f84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a052:	2300      	movs	r3, #0
 800a054:	61fb      	str	r3, [r7, #28]
 800a056:	e004      	b.n	800a062 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	2200      	movs	r2, #0
 800a05c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a05e:	2301      	movs	r3, #1
 800a060:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a062:	f001 f8e3 	bl	800b22c <vPortExitCritical>

	return xReturn;
 800a066:	69fb      	ldr	r3, [r7, #28]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3720      	adds	r7, #32
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	20004cb4 	.word	0x20004cb4
 800a074:	20004cc8 	.word	0x20004cc8

0800a078 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a078:	b480      	push	{r7}
 800a07a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a07c:	4b03      	ldr	r3, [pc, #12]	@ (800a08c <vTaskMissedYield+0x14>)
 800a07e:	2201      	movs	r2, #1
 800a080:	601a      	str	r2, [r3, #0]
}
 800a082:	bf00      	nop
 800a084:	46bd      	mov	sp, r7
 800a086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08a:	4770      	bx	lr
 800a08c:	20004cc4 	.word	0x20004cc4

0800a090 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b082      	sub	sp, #8
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a098:	f000 f852 	bl	800a140 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a09c:	4b06      	ldr	r3, [pc, #24]	@ (800a0b8 <prvIdleTask+0x28>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d9f9      	bls.n	800a098 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a0a4:	4b05      	ldr	r3, [pc, #20]	@ (800a0bc <prvIdleTask+0x2c>)
 800a0a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0aa:	601a      	str	r2, [r3, #0]
 800a0ac:	f3bf 8f4f 	dsb	sy
 800a0b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a0b4:	e7f0      	b.n	800a098 <prvIdleTask+0x8>
 800a0b6:	bf00      	nop
 800a0b8:	200047e0 	.word	0x200047e0
 800a0bc:	e000ed04 	.word	0xe000ed04

0800a0c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	607b      	str	r3, [r7, #4]
 800a0ca:	e00c      	b.n	800a0e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	4613      	mov	r3, r2
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	4413      	add	r3, r2
 800a0d4:	009b      	lsls	r3, r3, #2
 800a0d6:	4a12      	ldr	r2, [pc, #72]	@ (800a120 <prvInitialiseTaskLists+0x60>)
 800a0d8:	4413      	add	r3, r2
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7fe fb18 	bl	8008710 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	607b      	str	r3, [r7, #4]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2b37      	cmp	r3, #55	@ 0x37
 800a0ea:	d9ef      	bls.n	800a0cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a0ec:	480d      	ldr	r0, [pc, #52]	@ (800a124 <prvInitialiseTaskLists+0x64>)
 800a0ee:	f7fe fb0f 	bl	8008710 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a0f2:	480d      	ldr	r0, [pc, #52]	@ (800a128 <prvInitialiseTaskLists+0x68>)
 800a0f4:	f7fe fb0c 	bl	8008710 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a0f8:	480c      	ldr	r0, [pc, #48]	@ (800a12c <prvInitialiseTaskLists+0x6c>)
 800a0fa:	f7fe fb09 	bl	8008710 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a0fe:	480c      	ldr	r0, [pc, #48]	@ (800a130 <prvInitialiseTaskLists+0x70>)
 800a100:	f7fe fb06 	bl	8008710 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a104:	480b      	ldr	r0, [pc, #44]	@ (800a134 <prvInitialiseTaskLists+0x74>)
 800a106:	f7fe fb03 	bl	8008710 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a10a:	4b0b      	ldr	r3, [pc, #44]	@ (800a138 <prvInitialiseTaskLists+0x78>)
 800a10c:	4a05      	ldr	r2, [pc, #20]	@ (800a124 <prvInitialiseTaskLists+0x64>)
 800a10e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a110:	4b0a      	ldr	r3, [pc, #40]	@ (800a13c <prvInitialiseTaskLists+0x7c>)
 800a112:	4a05      	ldr	r2, [pc, #20]	@ (800a128 <prvInitialiseTaskLists+0x68>)
 800a114:	601a      	str	r2, [r3, #0]
}
 800a116:	bf00      	nop
 800a118:	3708      	adds	r7, #8
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	200047e0 	.word	0x200047e0
 800a124:	20004c40 	.word	0x20004c40
 800a128:	20004c54 	.word	0x20004c54
 800a12c:	20004c70 	.word	0x20004c70
 800a130:	20004c84 	.word	0x20004c84
 800a134:	20004c9c 	.word	0x20004c9c
 800a138:	20004c68 	.word	0x20004c68
 800a13c:	20004c6c 	.word	0x20004c6c

0800a140 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b082      	sub	sp, #8
 800a144:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a146:	e019      	b.n	800a17c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a148:	f001 f83e 	bl	800b1c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a14c:	4b10      	ldr	r3, [pc, #64]	@ (800a190 <prvCheckTasksWaitingTermination+0x50>)
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	68db      	ldr	r3, [r3, #12]
 800a152:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	3304      	adds	r3, #4
 800a158:	4618      	mov	r0, r3
 800a15a:	f7fe fb63 	bl	8008824 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a15e:	4b0d      	ldr	r3, [pc, #52]	@ (800a194 <prvCheckTasksWaitingTermination+0x54>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	3b01      	subs	r3, #1
 800a164:	4a0b      	ldr	r2, [pc, #44]	@ (800a194 <prvCheckTasksWaitingTermination+0x54>)
 800a166:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a168:	4b0b      	ldr	r3, [pc, #44]	@ (800a198 <prvCheckTasksWaitingTermination+0x58>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	3b01      	subs	r3, #1
 800a16e:	4a0a      	ldr	r2, [pc, #40]	@ (800a198 <prvCheckTasksWaitingTermination+0x58>)
 800a170:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a172:	f001 f85b 	bl	800b22c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 f810 	bl	800a19c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a17c:	4b06      	ldr	r3, [pc, #24]	@ (800a198 <prvCheckTasksWaitingTermination+0x58>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d1e1      	bne.n	800a148 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a184:	bf00      	nop
 800a186:	bf00      	nop
 800a188:	3708      	adds	r7, #8
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}
 800a18e:	bf00      	nop
 800a190:	20004c84 	.word	0x20004c84
 800a194:	20004cb0 	.word	0x20004cb0
 800a198:	20004c98 	.word	0x20004c98

0800a19c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	3354      	adds	r3, #84	@ 0x54
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	f002 f8dd 	bl	800c368 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d108      	bne.n	800a1ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f001 f9f3 	bl	800b5a8 <vPortFree>
				vPortFree( pxTCB );
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f001 f9f0 	bl	800b5a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a1c8:	e019      	b.n	800a1fe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d103      	bne.n	800a1dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f001 f9e7 	bl	800b5a8 <vPortFree>
	}
 800a1da:	e010      	b.n	800a1fe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a1e2:	2b02      	cmp	r3, #2
 800a1e4:	d00b      	beq.n	800a1fe <prvDeleteTCB+0x62>
	__asm volatile
 800a1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ea:	f383 8811 	msr	BASEPRI, r3
 800a1ee:	f3bf 8f6f 	isb	sy
 800a1f2:	f3bf 8f4f 	dsb	sy
 800a1f6:	60fb      	str	r3, [r7, #12]
}
 800a1f8:	bf00      	nop
 800a1fa:	bf00      	nop
 800a1fc:	e7fd      	b.n	800a1fa <prvDeleteTCB+0x5e>
	}
 800a1fe:	bf00      	nop
 800a200:	3710      	adds	r7, #16
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
	...

0800a208 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a20e:	4b0c      	ldr	r3, [pc, #48]	@ (800a240 <prvResetNextTaskUnblockTime+0x38>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d104      	bne.n	800a222 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a218:	4b0a      	ldr	r3, [pc, #40]	@ (800a244 <prvResetNextTaskUnblockTime+0x3c>)
 800a21a:	f04f 32ff 	mov.w	r2, #4294967295
 800a21e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a220:	e008      	b.n	800a234 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a222:	4b07      	ldr	r3, [pc, #28]	@ (800a240 <prvResetNextTaskUnblockTime+0x38>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	4a04      	ldr	r2, [pc, #16]	@ (800a244 <prvResetNextTaskUnblockTime+0x3c>)
 800a232:	6013      	str	r3, [r2, #0]
}
 800a234:	bf00      	nop
 800a236:	370c      	adds	r7, #12
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr
 800a240:	20004c68 	.word	0x20004c68
 800a244:	20004cd0 	.word	0x20004cd0

0800a248 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a248:	b480      	push	{r7}
 800a24a:	b083      	sub	sp, #12
 800a24c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a24e:	4b05      	ldr	r3, [pc, #20]	@ (800a264 <xTaskGetCurrentTaskHandle+0x1c>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a254:	687b      	ldr	r3, [r7, #4]
	}
 800a256:	4618      	mov	r0, r3
 800a258:	370c      	adds	r7, #12
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr
 800a262:	bf00      	nop
 800a264:	200047dc 	.word	0x200047dc

0800a268 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a268:	b480      	push	{r7}
 800a26a:	b083      	sub	sp, #12
 800a26c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a26e:	4b0b      	ldr	r3, [pc, #44]	@ (800a29c <xTaskGetSchedulerState+0x34>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d102      	bne.n	800a27c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a276:	2301      	movs	r3, #1
 800a278:	607b      	str	r3, [r7, #4]
 800a27a:	e008      	b.n	800a28e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a27c:	4b08      	ldr	r3, [pc, #32]	@ (800a2a0 <xTaskGetSchedulerState+0x38>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d102      	bne.n	800a28a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a284:	2302      	movs	r3, #2
 800a286:	607b      	str	r3, [r7, #4]
 800a288:	e001      	b.n	800a28e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a28a:	2300      	movs	r3, #0
 800a28c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a28e:	687b      	ldr	r3, [r7, #4]
	}
 800a290:	4618      	mov	r0, r3
 800a292:	370c      	adds	r7, #12
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	20004cbc 	.word	0x20004cbc
 800a2a0:	20004cd8 	.word	0x20004cd8

0800a2a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d051      	beq.n	800a35e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2be:	4b2a      	ldr	r3, [pc, #168]	@ (800a368 <xTaskPriorityInherit+0xc4>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d241      	bcs.n	800a34c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	699b      	ldr	r3, [r3, #24]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	db06      	blt.n	800a2de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2d0:	4b25      	ldr	r3, [pc, #148]	@ (800a368 <xTaskPriorityInherit+0xc4>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	6959      	ldr	r1, [r3, #20]
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	4413      	add	r3, r2
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	4a1f      	ldr	r2, [pc, #124]	@ (800a36c <xTaskPriorityInherit+0xc8>)
 800a2f0:	4413      	add	r3, r2
 800a2f2:	4299      	cmp	r1, r3
 800a2f4:	d122      	bne.n	800a33c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f7fe fa92 	bl	8008824 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a300:	4b19      	ldr	r3, [pc, #100]	@ (800a368 <xTaskPriorityInherit+0xc4>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a30e:	4b18      	ldr	r3, [pc, #96]	@ (800a370 <xTaskPriorityInherit+0xcc>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	429a      	cmp	r2, r3
 800a314:	d903      	bls.n	800a31e <xTaskPriorityInherit+0x7a>
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a31a:	4a15      	ldr	r2, [pc, #84]	@ (800a370 <xTaskPriorityInherit+0xcc>)
 800a31c:	6013      	str	r3, [r2, #0]
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a322:	4613      	mov	r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	4413      	add	r3, r2
 800a328:	009b      	lsls	r3, r3, #2
 800a32a:	4a10      	ldr	r2, [pc, #64]	@ (800a36c <xTaskPriorityInherit+0xc8>)
 800a32c:	441a      	add	r2, r3
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	3304      	adds	r3, #4
 800a332:	4619      	mov	r1, r3
 800a334:	4610      	mov	r0, r2
 800a336:	f7fe fa18 	bl	800876a <vListInsertEnd>
 800a33a:	e004      	b.n	800a346 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a33c:	4b0a      	ldr	r3, [pc, #40]	@ (800a368 <xTaskPriorityInherit+0xc4>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a346:	2301      	movs	r3, #1
 800a348:	60fb      	str	r3, [r7, #12]
 800a34a:	e008      	b.n	800a35e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a350:	4b05      	ldr	r3, [pc, #20]	@ (800a368 <xTaskPriorityInherit+0xc4>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a356:	429a      	cmp	r2, r3
 800a358:	d201      	bcs.n	800a35e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a35a:	2301      	movs	r3, #1
 800a35c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a35e:	68fb      	ldr	r3, [r7, #12]
	}
 800a360:	4618      	mov	r0, r3
 800a362:	3710      	adds	r7, #16
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}
 800a368:	200047dc 	.word	0x200047dc
 800a36c:	200047e0 	.word	0x200047e0
 800a370:	20004cb8 	.word	0x20004cb8

0800a374 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a374:	b580      	push	{r7, lr}
 800a376:	b086      	sub	sp, #24
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a380:	2300      	movs	r3, #0
 800a382:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d058      	beq.n	800a43c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a38a:	4b2f      	ldr	r3, [pc, #188]	@ (800a448 <xTaskPriorityDisinherit+0xd4>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	693a      	ldr	r2, [r7, #16]
 800a390:	429a      	cmp	r2, r3
 800a392:	d00b      	beq.n	800a3ac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a398:	f383 8811 	msr	BASEPRI, r3
 800a39c:	f3bf 8f6f 	isb	sy
 800a3a0:	f3bf 8f4f 	dsb	sy
 800a3a4:	60fb      	str	r3, [r7, #12]
}
 800a3a6:	bf00      	nop
 800a3a8:	bf00      	nop
 800a3aa:	e7fd      	b.n	800a3a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d10b      	bne.n	800a3cc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a3b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b8:	f383 8811 	msr	BASEPRI, r3
 800a3bc:	f3bf 8f6f 	isb	sy
 800a3c0:	f3bf 8f4f 	dsb	sy
 800a3c4:	60bb      	str	r3, [r7, #8]
}
 800a3c6:	bf00      	nop
 800a3c8:	bf00      	nop
 800a3ca:	e7fd      	b.n	800a3c8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3d0:	1e5a      	subs	r2, r3, #1
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d02c      	beq.n	800a43c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d128      	bne.n	800a43c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	3304      	adds	r3, #4
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f7fe fa18 	bl	8008824 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a400:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a40c:	4b0f      	ldr	r3, [pc, #60]	@ (800a44c <xTaskPriorityDisinherit+0xd8>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	429a      	cmp	r2, r3
 800a412:	d903      	bls.n	800a41c <xTaskPriorityDisinherit+0xa8>
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a418:	4a0c      	ldr	r2, [pc, #48]	@ (800a44c <xTaskPriorityDisinherit+0xd8>)
 800a41a:	6013      	str	r3, [r2, #0]
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a420:	4613      	mov	r3, r2
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	4413      	add	r3, r2
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	4a09      	ldr	r2, [pc, #36]	@ (800a450 <xTaskPriorityDisinherit+0xdc>)
 800a42a:	441a      	add	r2, r3
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	3304      	adds	r3, #4
 800a430:	4619      	mov	r1, r3
 800a432:	4610      	mov	r0, r2
 800a434:	f7fe f999 	bl	800876a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a438:	2301      	movs	r3, #1
 800a43a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a43c:	697b      	ldr	r3, [r7, #20]
	}
 800a43e:	4618      	mov	r0, r3
 800a440:	3718      	adds	r7, #24
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	200047dc 	.word	0x200047dc
 800a44c:	20004cb8 	.word	0x20004cb8
 800a450:	200047e0 	.word	0x200047e0

0800a454 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a454:	b580      	push	{r7, lr}
 800a456:	b088      	sub	sp, #32
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
 800a45c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a462:	2301      	movs	r3, #1
 800a464:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d06c      	beq.n	800a546 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a46c:	69bb      	ldr	r3, [r7, #24]
 800a46e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a470:	2b00      	cmp	r3, #0
 800a472:	d10b      	bne.n	800a48c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a478:	f383 8811 	msr	BASEPRI, r3
 800a47c:	f3bf 8f6f 	isb	sy
 800a480:	f3bf 8f4f 	dsb	sy
 800a484:	60fb      	str	r3, [r7, #12]
}
 800a486:	bf00      	nop
 800a488:	bf00      	nop
 800a48a:	e7fd      	b.n	800a488 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a48c:	69bb      	ldr	r3, [r7, #24]
 800a48e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a490:	683a      	ldr	r2, [r7, #0]
 800a492:	429a      	cmp	r2, r3
 800a494:	d902      	bls.n	800a49c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	61fb      	str	r3, [r7, #28]
 800a49a:	e002      	b.n	800a4a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a49c:	69bb      	ldr	r3, [r7, #24]
 800a49e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4a0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a6:	69fa      	ldr	r2, [r7, #28]
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d04c      	beq.n	800a546 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a4ac:	69bb      	ldr	r3, [r7, #24]
 800a4ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4b0:	697a      	ldr	r2, [r7, #20]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d147      	bne.n	800a546 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a4b6:	4b26      	ldr	r3, [pc, #152]	@ (800a550 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	69ba      	ldr	r2, [r7, #24]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d10b      	bne.n	800a4d8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a4c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4c4:	f383 8811 	msr	BASEPRI, r3
 800a4c8:	f3bf 8f6f 	isb	sy
 800a4cc:	f3bf 8f4f 	dsb	sy
 800a4d0:	60bb      	str	r3, [r7, #8]
}
 800a4d2:	bf00      	nop
 800a4d4:	bf00      	nop
 800a4d6:	e7fd      	b.n	800a4d4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a4d8:	69bb      	ldr	r3, [r7, #24]
 800a4da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a4de:	69bb      	ldr	r3, [r7, #24]
 800a4e0:	69fa      	ldr	r2, [r7, #28]
 800a4e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a4e4:	69bb      	ldr	r3, [r7, #24]
 800a4e6:	699b      	ldr	r3, [r3, #24]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	db04      	blt.n	800a4f6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4ec:	69fb      	ldr	r3, [r7, #28]
 800a4ee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a4f2:	69bb      	ldr	r3, [r7, #24]
 800a4f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a4f6:	69bb      	ldr	r3, [r7, #24]
 800a4f8:	6959      	ldr	r1, [r3, #20]
 800a4fa:	693a      	ldr	r2, [r7, #16]
 800a4fc:	4613      	mov	r3, r2
 800a4fe:	009b      	lsls	r3, r3, #2
 800a500:	4413      	add	r3, r2
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	4a13      	ldr	r2, [pc, #76]	@ (800a554 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a506:	4413      	add	r3, r2
 800a508:	4299      	cmp	r1, r3
 800a50a:	d11c      	bne.n	800a546 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a50c:	69bb      	ldr	r3, [r7, #24]
 800a50e:	3304      	adds	r3, #4
 800a510:	4618      	mov	r0, r3
 800a512:	f7fe f987 	bl	8008824 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a51a:	4b0f      	ldr	r3, [pc, #60]	@ (800a558 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	429a      	cmp	r2, r3
 800a520:	d903      	bls.n	800a52a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a522:	69bb      	ldr	r3, [r7, #24]
 800a524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a526:	4a0c      	ldr	r2, [pc, #48]	@ (800a558 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a528:	6013      	str	r3, [r2, #0]
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a52e:	4613      	mov	r3, r2
 800a530:	009b      	lsls	r3, r3, #2
 800a532:	4413      	add	r3, r2
 800a534:	009b      	lsls	r3, r3, #2
 800a536:	4a07      	ldr	r2, [pc, #28]	@ (800a554 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a538:	441a      	add	r2, r3
 800a53a:	69bb      	ldr	r3, [r7, #24]
 800a53c:	3304      	adds	r3, #4
 800a53e:	4619      	mov	r1, r3
 800a540:	4610      	mov	r0, r2
 800a542:	f7fe f912 	bl	800876a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a546:	bf00      	nop
 800a548:	3720      	adds	r7, #32
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop
 800a550:	200047dc 	.word	0x200047dc
 800a554:	200047e0 	.word	0x200047e0
 800a558:	20004cb8 	.word	0x20004cb8

0800a55c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a55c:	b480      	push	{r7}
 800a55e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a560:	4b07      	ldr	r3, [pc, #28]	@ (800a580 <pvTaskIncrementMutexHeldCount+0x24>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d004      	beq.n	800a572 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a568:	4b05      	ldr	r3, [pc, #20]	@ (800a580 <pvTaskIncrementMutexHeldCount+0x24>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a56e:	3201      	adds	r2, #1
 800a570:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a572:	4b03      	ldr	r3, [pc, #12]	@ (800a580 <pvTaskIncrementMutexHeldCount+0x24>)
 800a574:	681b      	ldr	r3, [r3, #0]
	}
 800a576:	4618      	mov	r0, r3
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr
 800a580:	200047dc 	.word	0x200047dc

0800a584 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a584:	b580      	push	{r7, lr}
 800a586:	b086      	sub	sp, #24
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a592:	f000 fe19 	bl	800b1c8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a596:	4b29      	ldr	r3, [pc, #164]	@ (800a63c <xTaskNotifyWait+0xb8>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	2b02      	cmp	r3, #2
 800a5a2:	d01c      	beq.n	800a5de <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a5a4:	4b25      	ldr	r3, [pc, #148]	@ (800a63c <xTaskNotifyWait+0xb8>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800a5ac:	68fa      	ldr	r2, [r7, #12]
 800a5ae:	43d2      	mvns	r2, r2
 800a5b0:	400a      	ands	r2, r1
 800a5b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a5b6:	4b21      	ldr	r3, [pc, #132]	@ (800a63c <xTaskNotifyWait+0xb8>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d00b      	beq.n	800a5de <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a5c6:	2101      	movs	r1, #1
 800a5c8:	6838      	ldr	r0, [r7, #0]
 800a5ca:	f000 f921 	bl	800a810 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a5ce:	4b1c      	ldr	r3, [pc, #112]	@ (800a640 <xTaskNotifyWait+0xbc>)
 800a5d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5d4:	601a      	str	r2, [r3, #0]
 800a5d6:	f3bf 8f4f 	dsb	sy
 800a5da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a5de:	f000 fe25 	bl	800b22c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a5e2:	f000 fdf1 	bl	800b1c8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d005      	beq.n	800a5f8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a5ec:	4b13      	ldr	r3, [pc, #76]	@ (800a63c <xTaskNotifyWait+0xb8>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a5f8:	4b10      	ldr	r3, [pc, #64]	@ (800a63c <xTaskNotifyWait+0xb8>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a600:	b2db      	uxtb	r3, r3
 800a602:	2b02      	cmp	r3, #2
 800a604:	d002      	beq.n	800a60c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a606:	2300      	movs	r3, #0
 800a608:	617b      	str	r3, [r7, #20]
 800a60a:	e00a      	b.n	800a622 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a60c:	4b0b      	ldr	r3, [pc, #44]	@ (800a63c <xTaskNotifyWait+0xb8>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800a614:	68ba      	ldr	r2, [r7, #8]
 800a616:	43d2      	mvns	r2, r2
 800a618:	400a      	ands	r2, r1
 800a61a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800a61e:	2301      	movs	r3, #1
 800a620:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a622:	4b06      	ldr	r3, [pc, #24]	@ (800a63c <xTaskNotifyWait+0xb8>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2200      	movs	r2, #0
 800a628:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800a62c:	f000 fdfe 	bl	800b22c <vPortExitCritical>

		return xReturn;
 800a630:	697b      	ldr	r3, [r7, #20]
	}
 800a632:	4618      	mov	r0, r3
 800a634:	3718      	adds	r7, #24
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	200047dc 	.word	0x200047dc
 800a640:	e000ed04 	.word	0xe000ed04

0800a644 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a644:	b580      	push	{r7, lr}
 800a646:	b08e      	sub	sp, #56	@ 0x38
 800a648:	af00      	add	r7, sp, #0
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	60b9      	str	r1, [r7, #8]
 800a64e:	603b      	str	r3, [r7, #0]
 800a650:	4613      	mov	r3, r2
 800a652:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a654:	2301      	movs	r3, #1
 800a656:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d10b      	bne.n	800a676 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800a65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a662:	f383 8811 	msr	BASEPRI, r3
 800a666:	f3bf 8f6f 	isb	sy
 800a66a:	f3bf 8f4f 	dsb	sy
 800a66e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a670:	bf00      	nop
 800a672:	bf00      	nop
 800a674:	e7fd      	b.n	800a672 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a676:	f000 fe87 	bl	800b388 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800a67e:	f3ef 8211 	mrs	r2, BASEPRI
 800a682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a686:	f383 8811 	msr	BASEPRI, r3
 800a68a:	f3bf 8f6f 	isb	sy
 800a68e:	f3bf 8f4f 	dsb	sy
 800a692:	623a      	str	r2, [r7, #32]
 800a694:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800a696:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a698:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d004      	beq.n	800a6aa <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a6a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a6aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ac:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a6b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a6b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b6:	2202      	movs	r2, #2
 800a6b8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800a6bc:	79fb      	ldrb	r3, [r7, #7]
 800a6be:	2b04      	cmp	r3, #4
 800a6c0:	d82e      	bhi.n	800a720 <xTaskGenericNotifyFromISR+0xdc>
 800a6c2:	a201      	add	r2, pc, #4	@ (adr r2, 800a6c8 <xTaskGenericNotifyFromISR+0x84>)
 800a6c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6c8:	0800a745 	.word	0x0800a745
 800a6cc:	0800a6dd 	.word	0x0800a6dd
 800a6d0:	0800a6ef 	.word	0x0800a6ef
 800a6d4:	0800a6ff 	.word	0x0800a6ff
 800a6d8:	0800a709 	.word	0x0800a709
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6de:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	431a      	orrs	r2, r3
 800a6e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a6ec:	e02d      	b.n	800a74a <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a6f4:	1c5a      	adds	r2, r3, #1
 800a6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a6fc:	e025      	b.n	800a74a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a700:	68ba      	ldr	r2, [r7, #8]
 800a702:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a706:	e020      	b.n	800a74a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a708:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a70c:	2b02      	cmp	r3, #2
 800a70e:	d004      	beq.n	800a71a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a712:	68ba      	ldr	r2, [r7, #8]
 800a714:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a718:	e017      	b.n	800a74a <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800a71a:	2300      	movs	r3, #0
 800a71c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800a71e:	e014      	b.n	800a74a <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a722:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a72a:	d00d      	beq.n	800a748 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800a72c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a730:	f383 8811 	msr	BASEPRI, r3
 800a734:	f3bf 8f6f 	isb	sy
 800a738:	f3bf 8f4f 	dsb	sy
 800a73c:	61bb      	str	r3, [r7, #24]
}
 800a73e:	bf00      	nop
 800a740:	bf00      	nop
 800a742:	e7fd      	b.n	800a740 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800a744:	bf00      	nop
 800a746:	e000      	b.n	800a74a <xTaskGenericNotifyFromISR+0x106>
					break;
 800a748:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a74a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d147      	bne.n	800a7e2 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a756:	2b00      	cmp	r3, #0
 800a758:	d00b      	beq.n	800a772 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800a75a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a75e:	f383 8811 	msr	BASEPRI, r3
 800a762:	f3bf 8f6f 	isb	sy
 800a766:	f3bf 8f4f 	dsb	sy
 800a76a:	617b      	str	r3, [r7, #20]
}
 800a76c:	bf00      	nop
 800a76e:	bf00      	nop
 800a770:	e7fd      	b.n	800a76e <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a772:	4b21      	ldr	r3, [pc, #132]	@ (800a7f8 <xTaskGenericNotifyFromISR+0x1b4>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d11d      	bne.n	800a7b6 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77c:	3304      	adds	r3, #4
 800a77e:	4618      	mov	r0, r3
 800a780:	f7fe f850 	bl	8008824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a788:	4b1c      	ldr	r3, [pc, #112]	@ (800a7fc <xTaskGenericNotifyFromISR+0x1b8>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d903      	bls.n	800a798 <xTaskGenericNotifyFromISR+0x154>
 800a790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a794:	4a19      	ldr	r2, [pc, #100]	@ (800a7fc <xTaskGenericNotifyFromISR+0x1b8>)
 800a796:	6013      	str	r3, [r2, #0]
 800a798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a79c:	4613      	mov	r3, r2
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	4413      	add	r3, r2
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	4a16      	ldr	r2, [pc, #88]	@ (800a800 <xTaskGenericNotifyFromISR+0x1bc>)
 800a7a6:	441a      	add	r2, r3
 800a7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7aa:	3304      	adds	r3, #4
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	4610      	mov	r0, r2
 800a7b0:	f7fd ffdb 	bl	800876a <vListInsertEnd>
 800a7b4:	e005      	b.n	800a7c2 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b8:	3318      	adds	r3, #24
 800a7ba:	4619      	mov	r1, r3
 800a7bc:	4811      	ldr	r0, [pc, #68]	@ (800a804 <xTaskGenericNotifyFromISR+0x1c0>)
 800a7be:	f7fd ffd4 	bl	800876a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a7c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7c6:	4b10      	ldr	r3, [pc, #64]	@ (800a808 <xTaskGenericNotifyFromISR+0x1c4>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d908      	bls.n	800a7e2 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a7d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d002      	beq.n	800a7dc <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a7d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7d8:	2201      	movs	r2, #1
 800a7da:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a7dc:	4b0b      	ldr	r3, [pc, #44]	@ (800a80c <xTaskGenericNotifyFromISR+0x1c8>)
 800a7de:	2201      	movs	r2, #1
 800a7e0:	601a      	str	r2, [r3, #0]
 800a7e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	f383 8811 	msr	BASEPRI, r3
}
 800a7ec:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800a7ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3738      	adds	r7, #56	@ 0x38
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}
 800a7f8:	20004cd8 	.word	0x20004cd8
 800a7fc:	20004cb8 	.word	0x20004cb8
 800a800:	200047e0 	.word	0x200047e0
 800a804:	20004c70 	.word	0x20004c70
 800a808:	200047dc 	.word	0x200047dc
 800a80c:	20004cc4 	.word	0x20004cc4

0800a810 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a81a:	4b21      	ldr	r3, [pc, #132]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a820:	4b20      	ldr	r3, [pc, #128]	@ (800a8a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	3304      	adds	r3, #4
 800a826:	4618      	mov	r0, r3
 800a828:	f7fd fffc 	bl	8008824 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a832:	d10a      	bne.n	800a84a <prvAddCurrentTaskToDelayedList+0x3a>
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d007      	beq.n	800a84a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a83a:	4b1a      	ldr	r3, [pc, #104]	@ (800a8a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	3304      	adds	r3, #4
 800a840:	4619      	mov	r1, r3
 800a842:	4819      	ldr	r0, [pc, #100]	@ (800a8a8 <prvAddCurrentTaskToDelayedList+0x98>)
 800a844:	f7fd ff91 	bl	800876a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a848:	e026      	b.n	800a898 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	4413      	add	r3, r2
 800a850:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a852:	4b14      	ldr	r3, [pc, #80]	@ (800a8a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	68ba      	ldr	r2, [r7, #8]
 800a858:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a85a:	68ba      	ldr	r2, [r7, #8]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	429a      	cmp	r2, r3
 800a860:	d209      	bcs.n	800a876 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a862:	4b12      	ldr	r3, [pc, #72]	@ (800a8ac <prvAddCurrentTaskToDelayedList+0x9c>)
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	4b0f      	ldr	r3, [pc, #60]	@ (800a8a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	3304      	adds	r3, #4
 800a86c:	4619      	mov	r1, r3
 800a86e:	4610      	mov	r0, r2
 800a870:	f7fd ff9f 	bl	80087b2 <vListInsert>
}
 800a874:	e010      	b.n	800a898 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a876:	4b0e      	ldr	r3, [pc, #56]	@ (800a8b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	4b0a      	ldr	r3, [pc, #40]	@ (800a8a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	3304      	adds	r3, #4
 800a880:	4619      	mov	r1, r3
 800a882:	4610      	mov	r0, r2
 800a884:	f7fd ff95 	bl	80087b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a888:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	68ba      	ldr	r2, [r7, #8]
 800a88e:	429a      	cmp	r2, r3
 800a890:	d202      	bcs.n	800a898 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a892:	4a08      	ldr	r2, [pc, #32]	@ (800a8b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	6013      	str	r3, [r2, #0]
}
 800a898:	bf00      	nop
 800a89a:	3710      	adds	r7, #16
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	20004cb4 	.word	0x20004cb4
 800a8a4:	200047dc 	.word	0x200047dc
 800a8a8:	20004c9c 	.word	0x20004c9c
 800a8ac:	20004c6c 	.word	0x20004c6c
 800a8b0:	20004c68 	.word	0x20004c68
 800a8b4:	20004cd0 	.word	0x20004cd0

0800a8b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b08a      	sub	sp, #40	@ 0x28
 800a8bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a8c2:	f000 fb13 	bl	800aeec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a8c6:	4b1d      	ldr	r3, [pc, #116]	@ (800a93c <xTimerCreateTimerTask+0x84>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d021      	beq.n	800a912 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a8d6:	1d3a      	adds	r2, r7, #4
 800a8d8:	f107 0108 	add.w	r1, r7, #8
 800a8dc:	f107 030c 	add.w	r3, r7, #12
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f7fd fefb 	bl	80086dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a8e6:	6879      	ldr	r1, [r7, #4]
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	68fa      	ldr	r2, [r7, #12]
 800a8ec:	9202      	str	r2, [sp, #8]
 800a8ee:	9301      	str	r3, [sp, #4]
 800a8f0:	2302      	movs	r3, #2
 800a8f2:	9300      	str	r3, [sp, #0]
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	460a      	mov	r2, r1
 800a8f8:	4911      	ldr	r1, [pc, #68]	@ (800a940 <xTimerCreateTimerTask+0x88>)
 800a8fa:	4812      	ldr	r0, [pc, #72]	@ (800a944 <xTimerCreateTimerTask+0x8c>)
 800a8fc:	f7fe fe4c 	bl	8009598 <xTaskCreateStatic>
 800a900:	4603      	mov	r3, r0
 800a902:	4a11      	ldr	r2, [pc, #68]	@ (800a948 <xTimerCreateTimerTask+0x90>)
 800a904:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a906:	4b10      	ldr	r3, [pc, #64]	@ (800a948 <xTimerCreateTimerTask+0x90>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d001      	beq.n	800a912 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a90e:	2301      	movs	r3, #1
 800a910:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d10b      	bne.n	800a930 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91c:	f383 8811 	msr	BASEPRI, r3
 800a920:	f3bf 8f6f 	isb	sy
 800a924:	f3bf 8f4f 	dsb	sy
 800a928:	613b      	str	r3, [r7, #16]
}
 800a92a:	bf00      	nop
 800a92c:	bf00      	nop
 800a92e:	e7fd      	b.n	800a92c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a930:	697b      	ldr	r3, [r7, #20]
}
 800a932:	4618      	mov	r0, r3
 800a934:	3718      	adds	r7, #24
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
 800a93a:	bf00      	nop
 800a93c:	20004d0c 	.word	0x20004d0c
 800a940:	0800f204 	.word	0x0800f204
 800a944:	0800aa85 	.word	0x0800aa85
 800a948:	20004d10 	.word	0x20004d10

0800a94c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b08a      	sub	sp, #40	@ 0x28
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
 800a958:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a95a:	2300      	movs	r3, #0
 800a95c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d10b      	bne.n	800a97c <xTimerGenericCommand+0x30>
	__asm volatile
 800a964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	623b      	str	r3, [r7, #32]
}
 800a976:	bf00      	nop
 800a978:	bf00      	nop
 800a97a:	e7fd      	b.n	800a978 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a97c:	4b19      	ldr	r3, [pc, #100]	@ (800a9e4 <xTimerGenericCommand+0x98>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d02a      	beq.n	800a9da <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	2b05      	cmp	r3, #5
 800a994:	dc18      	bgt.n	800a9c8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a996:	f7ff fc67 	bl	800a268 <xTaskGetSchedulerState>
 800a99a:	4603      	mov	r3, r0
 800a99c:	2b02      	cmp	r3, #2
 800a99e:	d109      	bne.n	800a9b4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a9a0:	4b10      	ldr	r3, [pc, #64]	@ (800a9e4 <xTimerGenericCommand+0x98>)
 800a9a2:	6818      	ldr	r0, [r3, #0]
 800a9a4:	f107 0110 	add.w	r1, r7, #16
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9ac:	f7fe f8dc 	bl	8008b68 <xQueueGenericSend>
 800a9b0:	6278      	str	r0, [r7, #36]	@ 0x24
 800a9b2:	e012      	b.n	800a9da <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a9b4:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e4 <xTimerGenericCommand+0x98>)
 800a9b6:	6818      	ldr	r0, [r3, #0]
 800a9b8:	f107 0110 	add.w	r1, r7, #16
 800a9bc:	2300      	movs	r3, #0
 800a9be:	2200      	movs	r2, #0
 800a9c0:	f7fe f8d2 	bl	8008b68 <xQueueGenericSend>
 800a9c4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a9c6:	e008      	b.n	800a9da <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a9c8:	4b06      	ldr	r3, [pc, #24]	@ (800a9e4 <xTimerGenericCommand+0x98>)
 800a9ca:	6818      	ldr	r0, [r3, #0]
 800a9cc:	f107 0110 	add.w	r1, r7, #16
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	f7fe f9ca 	bl	8008d6c <xQueueGenericSendFromISR>
 800a9d8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3728      	adds	r7, #40	@ 0x28
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}
 800a9e4:	20004d0c 	.word	0x20004d0c

0800a9e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b088      	sub	sp, #32
 800a9ec:	af02      	add	r7, sp, #8
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9f2:	4b23      	ldr	r3, [pc, #140]	@ (800aa80 <prvProcessExpiredTimer+0x98>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	68db      	ldr	r3, [r3, #12]
 800a9f8:	68db      	ldr	r3, [r3, #12]
 800a9fa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	3304      	adds	r3, #4
 800aa00:	4618      	mov	r0, r3
 800aa02:	f7fd ff0f 	bl	8008824 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa0c:	f003 0304 	and.w	r3, r3, #4
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d023      	beq.n	800aa5c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	699a      	ldr	r2, [r3, #24]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	18d1      	adds	r1, r2, r3
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	683a      	ldr	r2, [r7, #0]
 800aa20:	6978      	ldr	r0, [r7, #20]
 800aa22:	f000 f8d5 	bl	800abd0 <prvInsertTimerInActiveList>
 800aa26:	4603      	mov	r3, r0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d020      	beq.n	800aa6e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	9300      	str	r3, [sp, #0]
 800aa30:	2300      	movs	r3, #0
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	2100      	movs	r1, #0
 800aa36:	6978      	ldr	r0, [r7, #20]
 800aa38:	f7ff ff88 	bl	800a94c <xTimerGenericCommand>
 800aa3c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d114      	bne.n	800aa6e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800aa44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa48:	f383 8811 	msr	BASEPRI, r3
 800aa4c:	f3bf 8f6f 	isb	sy
 800aa50:	f3bf 8f4f 	dsb	sy
 800aa54:	60fb      	str	r3, [r7, #12]
}
 800aa56:	bf00      	nop
 800aa58:	bf00      	nop
 800aa5a:	e7fd      	b.n	800aa58 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa62:	f023 0301 	bic.w	r3, r3, #1
 800aa66:	b2da      	uxtb	r2, r3
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	6a1b      	ldr	r3, [r3, #32]
 800aa72:	6978      	ldr	r0, [r7, #20]
 800aa74:	4798      	blx	r3
}
 800aa76:	bf00      	nop
 800aa78:	3718      	adds	r7, #24
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	20004d04 	.word	0x20004d04

0800aa84 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa8c:	f107 0308 	add.w	r3, r7, #8
 800aa90:	4618      	mov	r0, r3
 800aa92:	f000 f859 	bl	800ab48 <prvGetNextExpireTime>
 800aa96:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	68f8      	ldr	r0, [r7, #12]
 800aa9e:	f000 f805 	bl	800aaac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aaa2:	f000 f8d7 	bl	800ac54 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aaa6:	bf00      	nop
 800aaa8:	e7f0      	b.n	800aa8c <prvTimerTask+0x8>
	...

0800aaac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aab6:	f7fe ffd3 	bl	8009a60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aaba:	f107 0308 	add.w	r3, r7, #8
 800aabe:	4618      	mov	r0, r3
 800aac0:	f000 f866 	bl	800ab90 <prvSampleTimeNow>
 800aac4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d130      	bne.n	800ab2e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d10a      	bne.n	800aae8 <prvProcessTimerOrBlockTask+0x3c>
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d806      	bhi.n	800aae8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aada:	f7fe ffcf 	bl	8009a7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aade:	68f9      	ldr	r1, [r7, #12]
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f7ff ff81 	bl	800a9e8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aae6:	e024      	b.n	800ab32 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d008      	beq.n	800ab00 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aaee:	4b13      	ldr	r3, [pc, #76]	@ (800ab3c <prvProcessTimerOrBlockTask+0x90>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d101      	bne.n	800aafc <prvProcessTimerOrBlockTask+0x50>
 800aaf8:	2301      	movs	r3, #1
 800aafa:	e000      	b.n	800aafe <prvProcessTimerOrBlockTask+0x52>
 800aafc:	2300      	movs	r3, #0
 800aafe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ab00:	4b0f      	ldr	r3, [pc, #60]	@ (800ab40 <prvProcessTimerOrBlockTask+0x94>)
 800ab02:	6818      	ldr	r0, [r3, #0]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	1ad3      	subs	r3, r2, r3
 800ab0a:	683a      	ldr	r2, [r7, #0]
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	f7fe fd0f 	bl	8009530 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ab12:	f7fe ffb3 	bl	8009a7c <xTaskResumeAll>
 800ab16:	4603      	mov	r3, r0
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10a      	bne.n	800ab32 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ab1c:	4b09      	ldr	r3, [pc, #36]	@ (800ab44 <prvProcessTimerOrBlockTask+0x98>)
 800ab1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	f3bf 8f4f 	dsb	sy
 800ab28:	f3bf 8f6f 	isb	sy
}
 800ab2c:	e001      	b.n	800ab32 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ab2e:	f7fe ffa5 	bl	8009a7c <xTaskResumeAll>
}
 800ab32:	bf00      	nop
 800ab34:	3710      	adds	r7, #16
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}
 800ab3a:	bf00      	nop
 800ab3c:	20004d08 	.word	0x20004d08
 800ab40:	20004d0c 	.word	0x20004d0c
 800ab44:	e000ed04 	.word	0xe000ed04

0800ab48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b085      	sub	sp, #20
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ab50:	4b0e      	ldr	r3, [pc, #56]	@ (800ab8c <prvGetNextExpireTime+0x44>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d101      	bne.n	800ab5e <prvGetNextExpireTime+0x16>
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	e000      	b.n	800ab60 <prvGetNextExpireTime+0x18>
 800ab5e:	2200      	movs	r2, #0
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d105      	bne.n	800ab78 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab6c:	4b07      	ldr	r3, [pc, #28]	@ (800ab8c <prvGetNextExpireTime+0x44>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	68db      	ldr	r3, [r3, #12]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	60fb      	str	r3, [r7, #12]
 800ab76:	e001      	b.n	800ab7c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3714      	adds	r7, #20
 800ab82:	46bd      	mov	sp, r7
 800ab84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab88:	4770      	bx	lr
 800ab8a:	bf00      	nop
 800ab8c:	20004d04 	.word	0x20004d04

0800ab90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b084      	sub	sp, #16
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ab98:	f7ff f80e 	bl	8009bb8 <xTaskGetTickCount>
 800ab9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ab9e:	4b0b      	ldr	r3, [pc, #44]	@ (800abcc <prvSampleTimeNow+0x3c>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	68fa      	ldr	r2, [r7, #12]
 800aba4:	429a      	cmp	r2, r3
 800aba6:	d205      	bcs.n	800abb4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aba8:	f000 f93a 	bl	800ae20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2201      	movs	r2, #1
 800abb0:	601a      	str	r2, [r3, #0]
 800abb2:	e002      	b.n	800abba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2200      	movs	r2, #0
 800abb8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800abba:	4a04      	ldr	r2, [pc, #16]	@ (800abcc <prvSampleTimeNow+0x3c>)
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800abc0:	68fb      	ldr	r3, [r7, #12]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3710      	adds	r7, #16
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	20004d14 	.word	0x20004d14

0800abd0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b086      	sub	sp, #24
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	60f8      	str	r0, [r7, #12]
 800abd8:	60b9      	str	r1, [r7, #8]
 800abda:	607a      	str	r2, [r7, #4]
 800abdc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800abde:	2300      	movs	r3, #0
 800abe0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	68ba      	ldr	r2, [r7, #8]
 800abe6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	68fa      	ldr	r2, [r7, #12]
 800abec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800abee:	68ba      	ldr	r2, [r7, #8]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d812      	bhi.n	800ac1c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abf6:	687a      	ldr	r2, [r7, #4]
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	1ad2      	subs	r2, r2, r3
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	699b      	ldr	r3, [r3, #24]
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d302      	bcc.n	800ac0a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ac04:	2301      	movs	r3, #1
 800ac06:	617b      	str	r3, [r7, #20]
 800ac08:	e01b      	b.n	800ac42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ac0a:	4b10      	ldr	r3, [pc, #64]	@ (800ac4c <prvInsertTimerInActiveList+0x7c>)
 800ac0c:	681a      	ldr	r2, [r3, #0]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	3304      	adds	r3, #4
 800ac12:	4619      	mov	r1, r3
 800ac14:	4610      	mov	r0, r2
 800ac16:	f7fd fdcc 	bl	80087b2 <vListInsert>
 800ac1a:	e012      	b.n	800ac42 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ac1c:	687a      	ldr	r2, [r7, #4]
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	429a      	cmp	r2, r3
 800ac22:	d206      	bcs.n	800ac32 <prvInsertTimerInActiveList+0x62>
 800ac24:	68ba      	ldr	r2, [r7, #8]
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d302      	bcc.n	800ac32 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	617b      	str	r3, [r7, #20]
 800ac30:	e007      	b.n	800ac42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ac32:	4b07      	ldr	r3, [pc, #28]	@ (800ac50 <prvInsertTimerInActiveList+0x80>)
 800ac34:	681a      	ldr	r2, [r3, #0]
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	3304      	adds	r3, #4
 800ac3a:	4619      	mov	r1, r3
 800ac3c:	4610      	mov	r0, r2
 800ac3e:	f7fd fdb8 	bl	80087b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ac42:	697b      	ldr	r3, [r7, #20]
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3718      	adds	r7, #24
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}
 800ac4c:	20004d08 	.word	0x20004d08
 800ac50:	20004d04 	.word	0x20004d04

0800ac54 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b08e      	sub	sp, #56	@ 0x38
 800ac58:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac5a:	e0ce      	b.n	800adfa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	da19      	bge.n	800ac96 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ac62:	1d3b      	adds	r3, r7, #4
 800ac64:	3304      	adds	r3, #4
 800ac66:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ac68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d10b      	bne.n	800ac86 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ac6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac72:	f383 8811 	msr	BASEPRI, r3
 800ac76:	f3bf 8f6f 	isb	sy
 800ac7a:	f3bf 8f4f 	dsb	sy
 800ac7e:	61fb      	str	r3, [r7, #28]
}
 800ac80:	bf00      	nop
 800ac82:	bf00      	nop
 800ac84:	e7fd      	b.n	800ac82 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ac86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac8c:	6850      	ldr	r0, [r2, #4]
 800ac8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac90:	6892      	ldr	r2, [r2, #8]
 800ac92:	4611      	mov	r1, r2
 800ac94:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	f2c0 80ae 	blt.w	800adfa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800aca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca4:	695b      	ldr	r3, [r3, #20]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d004      	beq.n	800acb4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800acaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acac:	3304      	adds	r3, #4
 800acae:	4618      	mov	r0, r3
 800acb0:	f7fd fdb8 	bl	8008824 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800acb4:	463b      	mov	r3, r7
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7ff ff6a 	bl	800ab90 <prvSampleTimeNow>
 800acbc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2b09      	cmp	r3, #9
 800acc2:	f200 8097 	bhi.w	800adf4 <prvProcessReceivedCommands+0x1a0>
 800acc6:	a201      	add	r2, pc, #4	@ (adr r2, 800accc <prvProcessReceivedCommands+0x78>)
 800acc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800accc:	0800acf5 	.word	0x0800acf5
 800acd0:	0800acf5 	.word	0x0800acf5
 800acd4:	0800acf5 	.word	0x0800acf5
 800acd8:	0800ad6b 	.word	0x0800ad6b
 800acdc:	0800ad7f 	.word	0x0800ad7f
 800ace0:	0800adcb 	.word	0x0800adcb
 800ace4:	0800acf5 	.word	0x0800acf5
 800ace8:	0800acf5 	.word	0x0800acf5
 800acec:	0800ad6b 	.word	0x0800ad6b
 800acf0:	0800ad7f 	.word	0x0800ad7f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acfa:	f043 0301 	orr.w	r3, r3, #1
 800acfe:	b2da      	uxtb	r2, r3
 800ad00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ad06:	68ba      	ldr	r2, [r7, #8]
 800ad08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad0a:	699b      	ldr	r3, [r3, #24]
 800ad0c:	18d1      	adds	r1, r2, r3
 800ad0e:	68bb      	ldr	r3, [r7, #8]
 800ad10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad14:	f7ff ff5c 	bl	800abd0 <prvInsertTimerInActiveList>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d06c      	beq.n	800adf8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad20:	6a1b      	ldr	r3, [r3, #32]
 800ad22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad24:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad2c:	f003 0304 	and.w	r3, r3, #4
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d061      	beq.n	800adf8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad38:	699b      	ldr	r3, [r3, #24]
 800ad3a:	441a      	add	r2, r3
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	9300      	str	r3, [sp, #0]
 800ad40:	2300      	movs	r3, #0
 800ad42:	2100      	movs	r1, #0
 800ad44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad46:	f7ff fe01 	bl	800a94c <xTimerGenericCommand>
 800ad4a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ad4c:	6a3b      	ldr	r3, [r7, #32]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d152      	bne.n	800adf8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ad52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad56:	f383 8811 	msr	BASEPRI, r3
 800ad5a:	f3bf 8f6f 	isb	sy
 800ad5e:	f3bf 8f4f 	dsb	sy
 800ad62:	61bb      	str	r3, [r7, #24]
}
 800ad64:	bf00      	nop
 800ad66:	bf00      	nop
 800ad68:	e7fd      	b.n	800ad66 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad70:	f023 0301 	bic.w	r3, r3, #1
 800ad74:	b2da      	uxtb	r2, r3
 800ad76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ad7c:	e03d      	b.n	800adfa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad84:	f043 0301 	orr.w	r3, r3, #1
 800ad88:	b2da      	uxtb	r2, r3
 800ad8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ad90:	68ba      	ldr	r2, [r7, #8]
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad94:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ad96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad98:	699b      	ldr	r3, [r3, #24]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10b      	bne.n	800adb6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	617b      	str	r3, [r7, #20]
}
 800adb0:	bf00      	nop
 800adb2:	bf00      	nop
 800adb4:	e7fd      	b.n	800adb2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800adb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb8:	699a      	ldr	r2, [r3, #24]
 800adba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adbc:	18d1      	adds	r1, r2, r3
 800adbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adc4:	f7ff ff04 	bl	800abd0 <prvInsertTimerInActiveList>
					break;
 800adc8:	e017      	b.n	800adfa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800adca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800add0:	f003 0302 	and.w	r3, r3, #2
 800add4:	2b00      	cmp	r3, #0
 800add6:	d103      	bne.n	800ade0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800add8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adda:	f000 fbe5 	bl	800b5a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800adde:	e00c      	b.n	800adfa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ade0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ade6:	f023 0301 	bic.w	r3, r3, #1
 800adea:	b2da      	uxtb	r2, r3
 800adec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800adf2:	e002      	b.n	800adfa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800adf4:	bf00      	nop
 800adf6:	e000      	b.n	800adfa <prvProcessReceivedCommands+0x1a6>
					break;
 800adf8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800adfa:	4b08      	ldr	r3, [pc, #32]	@ (800ae1c <prvProcessReceivedCommands+0x1c8>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	1d39      	adds	r1, r7, #4
 800ae00:	2200      	movs	r2, #0
 800ae02:	4618      	mov	r0, r3
 800ae04:	f7fe f850 	bl	8008ea8 <xQueueReceive>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f47f af26 	bne.w	800ac5c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ae10:	bf00      	nop
 800ae12:	bf00      	nop
 800ae14:	3730      	adds	r7, #48	@ 0x30
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	20004d0c 	.word	0x20004d0c

0800ae20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b088      	sub	sp, #32
 800ae24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae26:	e049      	b.n	800aebc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae28:	4b2e      	ldr	r3, [pc, #184]	@ (800aee4 <prvSwitchTimerLists+0xc4>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae32:	4b2c      	ldr	r3, [pc, #176]	@ (800aee4 <prvSwitchTimerLists+0xc4>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	68db      	ldr	r3, [r3, #12]
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	3304      	adds	r3, #4
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7fd fcef 	bl	8008824 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6a1b      	ldr	r3, [r3, #32]
 800ae4a:	68f8      	ldr	r0, [r7, #12]
 800ae4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae54:	f003 0304 	and.w	r3, r3, #4
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d02f      	beq.n	800aebc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	699b      	ldr	r3, [r3, #24]
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	4413      	add	r3, r2
 800ae64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ae66:	68ba      	ldr	r2, [r7, #8]
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d90e      	bls.n	800ae8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	68ba      	ldr	r2, [r7, #8]
 800ae72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	68fa      	ldr	r2, [r7, #12]
 800ae78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae7a:	4b1a      	ldr	r3, [pc, #104]	@ (800aee4 <prvSwitchTimerLists+0xc4>)
 800ae7c:	681a      	ldr	r2, [r3, #0]
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	3304      	adds	r3, #4
 800ae82:	4619      	mov	r1, r3
 800ae84:	4610      	mov	r0, r2
 800ae86:	f7fd fc94 	bl	80087b2 <vListInsert>
 800ae8a:	e017      	b.n	800aebc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	9300      	str	r3, [sp, #0]
 800ae90:	2300      	movs	r3, #0
 800ae92:	693a      	ldr	r2, [r7, #16]
 800ae94:	2100      	movs	r1, #0
 800ae96:	68f8      	ldr	r0, [r7, #12]
 800ae98:	f7ff fd58 	bl	800a94c <xTimerGenericCommand>
 800ae9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d10b      	bne.n	800aebc <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea8:	f383 8811 	msr	BASEPRI, r3
 800aeac:	f3bf 8f6f 	isb	sy
 800aeb0:	f3bf 8f4f 	dsb	sy
 800aeb4:	603b      	str	r3, [r7, #0]
}
 800aeb6:	bf00      	nop
 800aeb8:	bf00      	nop
 800aeba:	e7fd      	b.n	800aeb8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aebc:	4b09      	ldr	r3, [pc, #36]	@ (800aee4 <prvSwitchTimerLists+0xc4>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d1b0      	bne.n	800ae28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aec6:	4b07      	ldr	r3, [pc, #28]	@ (800aee4 <prvSwitchTimerLists+0xc4>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aecc:	4b06      	ldr	r3, [pc, #24]	@ (800aee8 <prvSwitchTimerLists+0xc8>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a04      	ldr	r2, [pc, #16]	@ (800aee4 <prvSwitchTimerLists+0xc4>)
 800aed2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aed4:	4a04      	ldr	r2, [pc, #16]	@ (800aee8 <prvSwitchTimerLists+0xc8>)
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	6013      	str	r3, [r2, #0]
}
 800aeda:	bf00      	nop
 800aedc:	3718      	adds	r7, #24
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	20004d04 	.word	0x20004d04
 800aee8:	20004d08 	.word	0x20004d08

0800aeec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b082      	sub	sp, #8
 800aef0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aef2:	f000 f969 	bl	800b1c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aef6:	4b15      	ldr	r3, [pc, #84]	@ (800af4c <prvCheckForValidListAndQueue+0x60>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d120      	bne.n	800af40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aefe:	4814      	ldr	r0, [pc, #80]	@ (800af50 <prvCheckForValidListAndQueue+0x64>)
 800af00:	f7fd fc06 	bl	8008710 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800af04:	4813      	ldr	r0, [pc, #76]	@ (800af54 <prvCheckForValidListAndQueue+0x68>)
 800af06:	f7fd fc03 	bl	8008710 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800af0a:	4b13      	ldr	r3, [pc, #76]	@ (800af58 <prvCheckForValidListAndQueue+0x6c>)
 800af0c:	4a10      	ldr	r2, [pc, #64]	@ (800af50 <prvCheckForValidListAndQueue+0x64>)
 800af0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800af10:	4b12      	ldr	r3, [pc, #72]	@ (800af5c <prvCheckForValidListAndQueue+0x70>)
 800af12:	4a10      	ldr	r2, [pc, #64]	@ (800af54 <prvCheckForValidListAndQueue+0x68>)
 800af14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800af16:	2300      	movs	r3, #0
 800af18:	9300      	str	r3, [sp, #0]
 800af1a:	4b11      	ldr	r3, [pc, #68]	@ (800af60 <prvCheckForValidListAndQueue+0x74>)
 800af1c:	4a11      	ldr	r2, [pc, #68]	@ (800af64 <prvCheckForValidListAndQueue+0x78>)
 800af1e:	2110      	movs	r1, #16
 800af20:	200a      	movs	r0, #10
 800af22:	f7fd fd13 	bl	800894c <xQueueGenericCreateStatic>
 800af26:	4603      	mov	r3, r0
 800af28:	4a08      	ldr	r2, [pc, #32]	@ (800af4c <prvCheckForValidListAndQueue+0x60>)
 800af2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800af2c:	4b07      	ldr	r3, [pc, #28]	@ (800af4c <prvCheckForValidListAndQueue+0x60>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d005      	beq.n	800af40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800af34:	4b05      	ldr	r3, [pc, #20]	@ (800af4c <prvCheckForValidListAndQueue+0x60>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	490b      	ldr	r1, [pc, #44]	@ (800af68 <prvCheckForValidListAndQueue+0x7c>)
 800af3a:	4618      	mov	r0, r3
 800af3c:	f7fe face 	bl	80094dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af40:	f000 f974 	bl	800b22c <vPortExitCritical>
}
 800af44:	bf00      	nop
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}
 800af4a:	bf00      	nop
 800af4c:	20004d0c 	.word	0x20004d0c
 800af50:	20004cdc 	.word	0x20004cdc
 800af54:	20004cf0 	.word	0x20004cf0
 800af58:	20004d04 	.word	0x20004d04
 800af5c:	20004d08 	.word	0x20004d08
 800af60:	20004db8 	.word	0x20004db8
 800af64:	20004d18 	.word	0x20004d18
 800af68:	0800f20c 	.word	0x0800f20c

0800af6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af6c:	b480      	push	{r7}
 800af6e:	b085      	sub	sp, #20
 800af70:	af00      	add	r7, sp, #0
 800af72:	60f8      	str	r0, [r7, #12]
 800af74:	60b9      	str	r1, [r7, #8]
 800af76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	3b04      	subs	r3, #4
 800af7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800af84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	3b04      	subs	r3, #4
 800af8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	f023 0201 	bic.w	r2, r3, #1
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	3b04      	subs	r3, #4
 800af9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800af9c:	4a0c      	ldr	r2, [pc, #48]	@ (800afd0 <pxPortInitialiseStack+0x64>)
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	3b14      	subs	r3, #20
 800afa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800afa8:	687a      	ldr	r2, [r7, #4]
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3b04      	subs	r3, #4
 800afb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f06f 0202 	mvn.w	r2, #2
 800afba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	3b20      	subs	r3, #32
 800afc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800afc2:	68fb      	ldr	r3, [r7, #12]
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3714      	adds	r7, #20
 800afc8:	46bd      	mov	sp, r7
 800afca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afce:	4770      	bx	lr
 800afd0:	0800afd5 	.word	0x0800afd5

0800afd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800afd4:	b480      	push	{r7}
 800afd6:	b085      	sub	sp, #20
 800afd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800afda:	2300      	movs	r3, #0
 800afdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800afde:	4b13      	ldr	r3, [pc, #76]	@ (800b02c <prvTaskExitError+0x58>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afe6:	d00b      	beq.n	800b000 <prvTaskExitError+0x2c>
	__asm volatile
 800afe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afec:	f383 8811 	msr	BASEPRI, r3
 800aff0:	f3bf 8f6f 	isb	sy
 800aff4:	f3bf 8f4f 	dsb	sy
 800aff8:	60fb      	str	r3, [r7, #12]
}
 800affa:	bf00      	nop
 800affc:	bf00      	nop
 800affe:	e7fd      	b.n	800affc <prvTaskExitError+0x28>
	__asm volatile
 800b000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b004:	f383 8811 	msr	BASEPRI, r3
 800b008:	f3bf 8f6f 	isb	sy
 800b00c:	f3bf 8f4f 	dsb	sy
 800b010:	60bb      	str	r3, [r7, #8]
}
 800b012:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b014:	bf00      	nop
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d0fc      	beq.n	800b016 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b01c:	bf00      	nop
 800b01e:	bf00      	nop
 800b020:	3714      	adds	r7, #20
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr
 800b02a:	bf00      	nop
 800b02c:	200000d8 	.word	0x200000d8

0800b030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b030:	4b07      	ldr	r3, [pc, #28]	@ (800b050 <pxCurrentTCBConst2>)
 800b032:	6819      	ldr	r1, [r3, #0]
 800b034:	6808      	ldr	r0, [r1, #0]
 800b036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03a:	f380 8809 	msr	PSP, r0
 800b03e:	f3bf 8f6f 	isb	sy
 800b042:	f04f 0000 	mov.w	r0, #0
 800b046:	f380 8811 	msr	BASEPRI, r0
 800b04a:	4770      	bx	lr
 800b04c:	f3af 8000 	nop.w

0800b050 <pxCurrentTCBConst2>:
 800b050:	200047dc 	.word	0x200047dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b054:	bf00      	nop
 800b056:	bf00      	nop

0800b058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b058:	4808      	ldr	r0, [pc, #32]	@ (800b07c <prvPortStartFirstTask+0x24>)
 800b05a:	6800      	ldr	r0, [r0, #0]
 800b05c:	6800      	ldr	r0, [r0, #0]
 800b05e:	f380 8808 	msr	MSP, r0
 800b062:	f04f 0000 	mov.w	r0, #0
 800b066:	f380 8814 	msr	CONTROL, r0
 800b06a:	b662      	cpsie	i
 800b06c:	b661      	cpsie	f
 800b06e:	f3bf 8f4f 	dsb	sy
 800b072:	f3bf 8f6f 	isb	sy
 800b076:	df00      	svc	0
 800b078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b07a:	bf00      	nop
 800b07c:	e000ed08 	.word	0xe000ed08

0800b080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b086      	sub	sp, #24
 800b084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b086:	4b47      	ldr	r3, [pc, #284]	@ (800b1a4 <xPortStartScheduler+0x124>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4a47      	ldr	r2, [pc, #284]	@ (800b1a8 <xPortStartScheduler+0x128>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d10b      	bne.n	800b0a8 <xPortStartScheduler+0x28>
	__asm volatile
 800b090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b094:	f383 8811 	msr	BASEPRI, r3
 800b098:	f3bf 8f6f 	isb	sy
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	60fb      	str	r3, [r7, #12]
}
 800b0a2:	bf00      	nop
 800b0a4:	bf00      	nop
 800b0a6:	e7fd      	b.n	800b0a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0a8:	4b3e      	ldr	r3, [pc, #248]	@ (800b1a4 <xPortStartScheduler+0x124>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	4a3f      	ldr	r2, [pc, #252]	@ (800b1ac <xPortStartScheduler+0x12c>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d10b      	bne.n	800b0ca <xPortStartScheduler+0x4a>
	__asm volatile
 800b0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0b6:	f383 8811 	msr	BASEPRI, r3
 800b0ba:	f3bf 8f6f 	isb	sy
 800b0be:	f3bf 8f4f 	dsb	sy
 800b0c2:	613b      	str	r3, [r7, #16]
}
 800b0c4:	bf00      	nop
 800b0c6:	bf00      	nop
 800b0c8:	e7fd      	b.n	800b0c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b0ca:	4b39      	ldr	r3, [pc, #228]	@ (800b1b0 <xPortStartScheduler+0x130>)
 800b0cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b0ce:	697b      	ldr	r3, [r7, #20]
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	22ff      	movs	r2, #255	@ 0xff
 800b0da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	b2db      	uxtb	r3, r3
 800b0e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b0e4:	78fb      	ldrb	r3, [r7, #3]
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b0ec:	b2da      	uxtb	r2, r3
 800b0ee:	4b31      	ldr	r3, [pc, #196]	@ (800b1b4 <xPortStartScheduler+0x134>)
 800b0f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b0f2:	4b31      	ldr	r3, [pc, #196]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b0f4:	2207      	movs	r2, #7
 800b0f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b0f8:	e009      	b.n	800b10e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b0fa:	4b2f      	ldr	r3, [pc, #188]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	3b01      	subs	r3, #1
 800b100:	4a2d      	ldr	r2, [pc, #180]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b102:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b104:	78fb      	ldrb	r3, [r7, #3]
 800b106:	b2db      	uxtb	r3, r3
 800b108:	005b      	lsls	r3, r3, #1
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b10e:	78fb      	ldrb	r3, [r7, #3]
 800b110:	b2db      	uxtb	r3, r3
 800b112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b116:	2b80      	cmp	r3, #128	@ 0x80
 800b118:	d0ef      	beq.n	800b0fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b11a:	4b27      	ldr	r3, [pc, #156]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f1c3 0307 	rsb	r3, r3, #7
 800b122:	2b04      	cmp	r3, #4
 800b124:	d00b      	beq.n	800b13e <xPortStartScheduler+0xbe>
	__asm volatile
 800b126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b12a:	f383 8811 	msr	BASEPRI, r3
 800b12e:	f3bf 8f6f 	isb	sy
 800b132:	f3bf 8f4f 	dsb	sy
 800b136:	60bb      	str	r3, [r7, #8]
}
 800b138:	bf00      	nop
 800b13a:	bf00      	nop
 800b13c:	e7fd      	b.n	800b13a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b13e:	4b1e      	ldr	r3, [pc, #120]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	021b      	lsls	r3, r3, #8
 800b144:	4a1c      	ldr	r2, [pc, #112]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b146:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b148:	4b1b      	ldr	r3, [pc, #108]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b150:	4a19      	ldr	r2, [pc, #100]	@ (800b1b8 <xPortStartScheduler+0x138>)
 800b152:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	b2da      	uxtb	r2, r3
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b15c:	4b17      	ldr	r3, [pc, #92]	@ (800b1bc <xPortStartScheduler+0x13c>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	4a16      	ldr	r2, [pc, #88]	@ (800b1bc <xPortStartScheduler+0x13c>)
 800b162:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b166:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b168:	4b14      	ldr	r3, [pc, #80]	@ (800b1bc <xPortStartScheduler+0x13c>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4a13      	ldr	r2, [pc, #76]	@ (800b1bc <xPortStartScheduler+0x13c>)
 800b16e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b172:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b174:	f000 f8da 	bl	800b32c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b178:	4b11      	ldr	r3, [pc, #68]	@ (800b1c0 <xPortStartScheduler+0x140>)
 800b17a:	2200      	movs	r2, #0
 800b17c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b17e:	f000 f8f9 	bl	800b374 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b182:	4b10      	ldr	r3, [pc, #64]	@ (800b1c4 <xPortStartScheduler+0x144>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	4a0f      	ldr	r2, [pc, #60]	@ (800b1c4 <xPortStartScheduler+0x144>)
 800b188:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b18c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b18e:	f7ff ff63 	bl	800b058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b192:	f7fe fddb 	bl	8009d4c <vTaskSwitchContext>
	prvTaskExitError();
 800b196:	f7ff ff1d 	bl	800afd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b19a:	2300      	movs	r3, #0
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3718      	adds	r7, #24
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}
 800b1a4:	e000ed00 	.word	0xe000ed00
 800b1a8:	410fc271 	.word	0x410fc271
 800b1ac:	410fc270 	.word	0x410fc270
 800b1b0:	e000e400 	.word	0xe000e400
 800b1b4:	20004e08 	.word	0x20004e08
 800b1b8:	20004e0c 	.word	0x20004e0c
 800b1bc:	e000ed20 	.word	0xe000ed20
 800b1c0:	200000d8 	.word	0x200000d8
 800b1c4:	e000ef34 	.word	0xe000ef34

0800b1c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d2:	f383 8811 	msr	BASEPRI, r3
 800b1d6:	f3bf 8f6f 	isb	sy
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	607b      	str	r3, [r7, #4]
}
 800b1e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b1e2:	4b10      	ldr	r3, [pc, #64]	@ (800b224 <vPortEnterCritical+0x5c>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	3301      	adds	r3, #1
 800b1e8:	4a0e      	ldr	r2, [pc, #56]	@ (800b224 <vPortEnterCritical+0x5c>)
 800b1ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b1ec:	4b0d      	ldr	r3, [pc, #52]	@ (800b224 <vPortEnterCritical+0x5c>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	2b01      	cmp	r3, #1
 800b1f2:	d110      	bne.n	800b216 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b1f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b228 <vPortEnterCritical+0x60>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d00b      	beq.n	800b216 <vPortEnterCritical+0x4e>
	__asm volatile
 800b1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b202:	f383 8811 	msr	BASEPRI, r3
 800b206:	f3bf 8f6f 	isb	sy
 800b20a:	f3bf 8f4f 	dsb	sy
 800b20e:	603b      	str	r3, [r7, #0]
}
 800b210:	bf00      	nop
 800b212:	bf00      	nop
 800b214:	e7fd      	b.n	800b212 <vPortEnterCritical+0x4a>
	}
}
 800b216:	bf00      	nop
 800b218:	370c      	adds	r7, #12
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop
 800b224:	200000d8 	.word	0x200000d8
 800b228:	e000ed04 	.word	0xe000ed04

0800b22c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b22c:	b480      	push	{r7}
 800b22e:	b083      	sub	sp, #12
 800b230:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b232:	4b12      	ldr	r3, [pc, #72]	@ (800b27c <vPortExitCritical+0x50>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d10b      	bne.n	800b252 <vPortExitCritical+0x26>
	__asm volatile
 800b23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b23e:	f383 8811 	msr	BASEPRI, r3
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	f3bf 8f4f 	dsb	sy
 800b24a:	607b      	str	r3, [r7, #4]
}
 800b24c:	bf00      	nop
 800b24e:	bf00      	nop
 800b250:	e7fd      	b.n	800b24e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b252:	4b0a      	ldr	r3, [pc, #40]	@ (800b27c <vPortExitCritical+0x50>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	3b01      	subs	r3, #1
 800b258:	4a08      	ldr	r2, [pc, #32]	@ (800b27c <vPortExitCritical+0x50>)
 800b25a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b25c:	4b07      	ldr	r3, [pc, #28]	@ (800b27c <vPortExitCritical+0x50>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d105      	bne.n	800b270 <vPortExitCritical+0x44>
 800b264:	2300      	movs	r3, #0
 800b266:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	f383 8811 	msr	BASEPRI, r3
}
 800b26e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b270:	bf00      	nop
 800b272:	370c      	adds	r7, #12
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr
 800b27c:	200000d8 	.word	0x200000d8

0800b280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b280:	f3ef 8009 	mrs	r0, PSP
 800b284:	f3bf 8f6f 	isb	sy
 800b288:	4b15      	ldr	r3, [pc, #84]	@ (800b2e0 <pxCurrentTCBConst>)
 800b28a:	681a      	ldr	r2, [r3, #0]
 800b28c:	f01e 0f10 	tst.w	lr, #16
 800b290:	bf08      	it	eq
 800b292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29a:	6010      	str	r0, [r2, #0]
 800b29c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b2a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b2a4:	f380 8811 	msr	BASEPRI, r0
 800b2a8:	f3bf 8f4f 	dsb	sy
 800b2ac:	f3bf 8f6f 	isb	sy
 800b2b0:	f7fe fd4c 	bl	8009d4c <vTaskSwitchContext>
 800b2b4:	f04f 0000 	mov.w	r0, #0
 800b2b8:	f380 8811 	msr	BASEPRI, r0
 800b2bc:	bc09      	pop	{r0, r3}
 800b2be:	6819      	ldr	r1, [r3, #0]
 800b2c0:	6808      	ldr	r0, [r1, #0]
 800b2c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c6:	f01e 0f10 	tst.w	lr, #16
 800b2ca:	bf08      	it	eq
 800b2cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b2d0:	f380 8809 	msr	PSP, r0
 800b2d4:	f3bf 8f6f 	isb	sy
 800b2d8:	4770      	bx	lr
 800b2da:	bf00      	nop
 800b2dc:	f3af 8000 	nop.w

0800b2e0 <pxCurrentTCBConst>:
 800b2e0:	200047dc 	.word	0x200047dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b2e4:	bf00      	nop
 800b2e6:	bf00      	nop

0800b2e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2f2:	f383 8811 	msr	BASEPRI, r3
 800b2f6:	f3bf 8f6f 	isb	sy
 800b2fa:	f3bf 8f4f 	dsb	sy
 800b2fe:	607b      	str	r3, [r7, #4]
}
 800b300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b302:	f7fe fc69 	bl	8009bd8 <xTaskIncrementTick>
 800b306:	4603      	mov	r3, r0
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d003      	beq.n	800b314 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b30c:	4b06      	ldr	r3, [pc, #24]	@ (800b328 <xPortSysTickHandler+0x40>)
 800b30e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b312:	601a      	str	r2, [r3, #0]
 800b314:	2300      	movs	r3, #0
 800b316:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	f383 8811 	msr	BASEPRI, r3
}
 800b31e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b320:	bf00      	nop
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	e000ed04 	.word	0xe000ed04

0800b32c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b32c:	b480      	push	{r7}
 800b32e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b330:	4b0b      	ldr	r3, [pc, #44]	@ (800b360 <vPortSetupTimerInterrupt+0x34>)
 800b332:	2200      	movs	r2, #0
 800b334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b336:	4b0b      	ldr	r3, [pc, #44]	@ (800b364 <vPortSetupTimerInterrupt+0x38>)
 800b338:	2200      	movs	r2, #0
 800b33a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b33c:	4b0a      	ldr	r3, [pc, #40]	@ (800b368 <vPortSetupTimerInterrupt+0x3c>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a0a      	ldr	r2, [pc, #40]	@ (800b36c <vPortSetupTimerInterrupt+0x40>)
 800b342:	fba2 2303 	umull	r2, r3, r2, r3
 800b346:	099b      	lsrs	r3, r3, #6
 800b348:	4a09      	ldr	r2, [pc, #36]	@ (800b370 <vPortSetupTimerInterrupt+0x44>)
 800b34a:	3b01      	subs	r3, #1
 800b34c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b34e:	4b04      	ldr	r3, [pc, #16]	@ (800b360 <vPortSetupTimerInterrupt+0x34>)
 800b350:	2207      	movs	r2, #7
 800b352:	601a      	str	r2, [r3, #0]
}
 800b354:	bf00      	nop
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr
 800b35e:	bf00      	nop
 800b360:	e000e010 	.word	0xe000e010
 800b364:	e000e018 	.word	0xe000e018
 800b368:	20000080 	.word	0x20000080
 800b36c:	10624dd3 	.word	0x10624dd3
 800b370:	e000e014 	.word	0xe000e014

0800b374 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b374:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b384 <vPortEnableVFP+0x10>
 800b378:	6801      	ldr	r1, [r0, #0]
 800b37a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b37e:	6001      	str	r1, [r0, #0]
 800b380:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b382:	bf00      	nop
 800b384:	e000ed88 	.word	0xe000ed88

0800b388 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b388:	b480      	push	{r7}
 800b38a:	b085      	sub	sp, #20
 800b38c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b38e:	f3ef 8305 	mrs	r3, IPSR
 800b392:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2b0f      	cmp	r3, #15
 800b398:	d915      	bls.n	800b3c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b39a:	4a18      	ldr	r2, [pc, #96]	@ (800b3fc <vPortValidateInterruptPriority+0x74>)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	4413      	add	r3, r2
 800b3a0:	781b      	ldrb	r3, [r3, #0]
 800b3a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b3a4:	4b16      	ldr	r3, [pc, #88]	@ (800b400 <vPortValidateInterruptPriority+0x78>)
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	7afa      	ldrb	r2, [r7, #11]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d20b      	bcs.n	800b3c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b2:	f383 8811 	msr	BASEPRI, r3
 800b3b6:	f3bf 8f6f 	isb	sy
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	607b      	str	r3, [r7, #4]
}
 800b3c0:	bf00      	nop
 800b3c2:	bf00      	nop
 800b3c4:	e7fd      	b.n	800b3c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b3c6:	4b0f      	ldr	r3, [pc, #60]	@ (800b404 <vPortValidateInterruptPriority+0x7c>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b3ce:	4b0e      	ldr	r3, [pc, #56]	@ (800b408 <vPortValidateInterruptPriority+0x80>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	429a      	cmp	r2, r3
 800b3d4:	d90b      	bls.n	800b3ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b3d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3da:	f383 8811 	msr	BASEPRI, r3
 800b3de:	f3bf 8f6f 	isb	sy
 800b3e2:	f3bf 8f4f 	dsb	sy
 800b3e6:	603b      	str	r3, [r7, #0]
}
 800b3e8:	bf00      	nop
 800b3ea:	bf00      	nop
 800b3ec:	e7fd      	b.n	800b3ea <vPortValidateInterruptPriority+0x62>
	}
 800b3ee:	bf00      	nop
 800b3f0:	3714      	adds	r7, #20
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	e000e3f0 	.word	0xe000e3f0
 800b400:	20004e08 	.word	0x20004e08
 800b404:	e000ed0c 	.word	0xe000ed0c
 800b408:	20004e0c 	.word	0x20004e0c

0800b40c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b08a      	sub	sp, #40	@ 0x28
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b414:	2300      	movs	r3, #0
 800b416:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b418:	f7fe fb22 	bl	8009a60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b41c:	4b5c      	ldr	r3, [pc, #368]	@ (800b590 <pvPortMalloc+0x184>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d101      	bne.n	800b428 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b424:	f000 f924 	bl	800b670 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b428:	4b5a      	ldr	r3, [pc, #360]	@ (800b594 <pvPortMalloc+0x188>)
 800b42a:	681a      	ldr	r2, [r3, #0]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	4013      	ands	r3, r2
 800b430:	2b00      	cmp	r3, #0
 800b432:	f040 8095 	bne.w	800b560 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d01e      	beq.n	800b47a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b43c:	2208      	movs	r2, #8
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	4413      	add	r3, r2
 800b442:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f003 0307 	and.w	r3, r3, #7
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d015      	beq.n	800b47a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f023 0307 	bic.w	r3, r3, #7
 800b454:	3308      	adds	r3, #8
 800b456:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f003 0307 	and.w	r3, r3, #7
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d00b      	beq.n	800b47a <pvPortMalloc+0x6e>
	__asm volatile
 800b462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b466:	f383 8811 	msr	BASEPRI, r3
 800b46a:	f3bf 8f6f 	isb	sy
 800b46e:	f3bf 8f4f 	dsb	sy
 800b472:	617b      	str	r3, [r7, #20]
}
 800b474:	bf00      	nop
 800b476:	bf00      	nop
 800b478:	e7fd      	b.n	800b476 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d06f      	beq.n	800b560 <pvPortMalloc+0x154>
 800b480:	4b45      	ldr	r3, [pc, #276]	@ (800b598 <pvPortMalloc+0x18c>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	429a      	cmp	r2, r3
 800b488:	d86a      	bhi.n	800b560 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b48a:	4b44      	ldr	r3, [pc, #272]	@ (800b59c <pvPortMalloc+0x190>)
 800b48c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b48e:	4b43      	ldr	r3, [pc, #268]	@ (800b59c <pvPortMalloc+0x190>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b494:	e004      	b.n	800b4a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b498:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d903      	bls.n	800b4b2 <pvPortMalloc+0xa6>
 800b4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d1f1      	bne.n	800b496 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b4b2:	4b37      	ldr	r3, [pc, #220]	@ (800b590 <pvPortMalloc+0x184>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d051      	beq.n	800b560 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b4bc:	6a3b      	ldr	r3, [r7, #32]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	2208      	movs	r2, #8
 800b4c2:	4413      	add	r3, r2
 800b4c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c8:	681a      	ldr	r2, [r3, #0]
 800b4ca:	6a3b      	ldr	r3, [r7, #32]
 800b4cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d0:	685a      	ldr	r2, [r3, #4]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	1ad2      	subs	r2, r2, r3
 800b4d6:	2308      	movs	r3, #8
 800b4d8:	005b      	lsls	r3, r3, #1
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d920      	bls.n	800b520 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b4de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	4413      	add	r3, r2
 800b4e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4e6:	69bb      	ldr	r3, [r7, #24]
 800b4e8:	f003 0307 	and.w	r3, r3, #7
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d00b      	beq.n	800b508 <pvPortMalloc+0xfc>
	__asm volatile
 800b4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f4:	f383 8811 	msr	BASEPRI, r3
 800b4f8:	f3bf 8f6f 	isb	sy
 800b4fc:	f3bf 8f4f 	dsb	sy
 800b500:	613b      	str	r3, [r7, #16]
}
 800b502:	bf00      	nop
 800b504:	bf00      	nop
 800b506:	e7fd      	b.n	800b504 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50a:	685a      	ldr	r2, [r3, #4]
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	1ad2      	subs	r2, r2, r3
 800b510:	69bb      	ldr	r3, [r7, #24]
 800b512:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b516:	687a      	ldr	r2, [r7, #4]
 800b518:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b51a:	69b8      	ldr	r0, [r7, #24]
 800b51c:	f000 f90a 	bl	800b734 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b520:	4b1d      	ldr	r3, [pc, #116]	@ (800b598 <pvPortMalloc+0x18c>)
 800b522:	681a      	ldr	r2, [r3, #0]
 800b524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	1ad3      	subs	r3, r2, r3
 800b52a:	4a1b      	ldr	r2, [pc, #108]	@ (800b598 <pvPortMalloc+0x18c>)
 800b52c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b52e:	4b1a      	ldr	r3, [pc, #104]	@ (800b598 <pvPortMalloc+0x18c>)
 800b530:	681a      	ldr	r2, [r3, #0]
 800b532:	4b1b      	ldr	r3, [pc, #108]	@ (800b5a0 <pvPortMalloc+0x194>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	429a      	cmp	r2, r3
 800b538:	d203      	bcs.n	800b542 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b53a:	4b17      	ldr	r3, [pc, #92]	@ (800b598 <pvPortMalloc+0x18c>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	4a18      	ldr	r2, [pc, #96]	@ (800b5a0 <pvPortMalloc+0x194>)
 800b540:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b544:	685a      	ldr	r2, [r3, #4]
 800b546:	4b13      	ldr	r3, [pc, #76]	@ (800b594 <pvPortMalloc+0x188>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	431a      	orrs	r2, r3
 800b54c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b54e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b552:	2200      	movs	r2, #0
 800b554:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b556:	4b13      	ldr	r3, [pc, #76]	@ (800b5a4 <pvPortMalloc+0x198>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	3301      	adds	r3, #1
 800b55c:	4a11      	ldr	r2, [pc, #68]	@ (800b5a4 <pvPortMalloc+0x198>)
 800b55e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b560:	f7fe fa8c 	bl	8009a7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b564:	69fb      	ldr	r3, [r7, #28]
 800b566:	f003 0307 	and.w	r3, r3, #7
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d00b      	beq.n	800b586 <pvPortMalloc+0x17a>
	__asm volatile
 800b56e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b572:	f383 8811 	msr	BASEPRI, r3
 800b576:	f3bf 8f6f 	isb	sy
 800b57a:	f3bf 8f4f 	dsb	sy
 800b57e:	60fb      	str	r3, [r7, #12]
}
 800b580:	bf00      	nop
 800b582:	bf00      	nop
 800b584:	e7fd      	b.n	800b582 <pvPortMalloc+0x176>
	return pvReturn;
 800b586:	69fb      	ldr	r3, [r7, #28]
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3728      	adds	r7, #40	@ 0x28
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}
 800b590:	20008a18 	.word	0x20008a18
 800b594:	20008a2c 	.word	0x20008a2c
 800b598:	20008a1c 	.word	0x20008a1c
 800b59c:	20008a10 	.word	0x20008a10
 800b5a0:	20008a20 	.word	0x20008a20
 800b5a4:	20008a24 	.word	0x20008a24

0800b5a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b086      	sub	sp, #24
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d04f      	beq.n	800b65a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b5ba:	2308      	movs	r3, #8
 800b5bc:	425b      	negs	r3, r3
 800b5be:	697a      	ldr	r2, [r7, #20]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b5c4:	697b      	ldr	r3, [r7, #20]
 800b5c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b5c8:	693b      	ldr	r3, [r7, #16]
 800b5ca:	685a      	ldr	r2, [r3, #4]
 800b5cc:	4b25      	ldr	r3, [pc, #148]	@ (800b664 <vPortFree+0xbc>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4013      	ands	r3, r2
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d10b      	bne.n	800b5ee <vPortFree+0x46>
	__asm volatile
 800b5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5da:	f383 8811 	msr	BASEPRI, r3
 800b5de:	f3bf 8f6f 	isb	sy
 800b5e2:	f3bf 8f4f 	dsb	sy
 800b5e6:	60fb      	str	r3, [r7, #12]
}
 800b5e8:	bf00      	nop
 800b5ea:	bf00      	nop
 800b5ec:	e7fd      	b.n	800b5ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d00b      	beq.n	800b60e <vPortFree+0x66>
	__asm volatile
 800b5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5fa:	f383 8811 	msr	BASEPRI, r3
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	60bb      	str	r3, [r7, #8]
}
 800b608:	bf00      	nop
 800b60a:	bf00      	nop
 800b60c:	e7fd      	b.n	800b60a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	685a      	ldr	r2, [r3, #4]
 800b612:	4b14      	ldr	r3, [pc, #80]	@ (800b664 <vPortFree+0xbc>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4013      	ands	r3, r2
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d01e      	beq.n	800b65a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b61c:	693b      	ldr	r3, [r7, #16]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d11a      	bne.n	800b65a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	685a      	ldr	r2, [r3, #4]
 800b628:	4b0e      	ldr	r3, [pc, #56]	@ (800b664 <vPortFree+0xbc>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	43db      	mvns	r3, r3
 800b62e:	401a      	ands	r2, r3
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b634:	f7fe fa14 	bl	8009a60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	685a      	ldr	r2, [r3, #4]
 800b63c:	4b0a      	ldr	r3, [pc, #40]	@ (800b668 <vPortFree+0xc0>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	4413      	add	r3, r2
 800b642:	4a09      	ldr	r2, [pc, #36]	@ (800b668 <vPortFree+0xc0>)
 800b644:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b646:	6938      	ldr	r0, [r7, #16]
 800b648:	f000 f874 	bl	800b734 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b64c:	4b07      	ldr	r3, [pc, #28]	@ (800b66c <vPortFree+0xc4>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	3301      	adds	r3, #1
 800b652:	4a06      	ldr	r2, [pc, #24]	@ (800b66c <vPortFree+0xc4>)
 800b654:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b656:	f7fe fa11 	bl	8009a7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b65a:	bf00      	nop
 800b65c:	3718      	adds	r7, #24
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	20008a2c 	.word	0x20008a2c
 800b668:	20008a1c 	.word	0x20008a1c
 800b66c:	20008a28 	.word	0x20008a28

0800b670 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b670:	b480      	push	{r7}
 800b672:	b085      	sub	sp, #20
 800b674:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b676:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b67a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b67c:	4b27      	ldr	r3, [pc, #156]	@ (800b71c <prvHeapInit+0xac>)
 800b67e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	f003 0307 	and.w	r3, r3, #7
 800b686:	2b00      	cmp	r3, #0
 800b688:	d00c      	beq.n	800b6a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	3307      	adds	r3, #7
 800b68e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	f023 0307 	bic.w	r3, r3, #7
 800b696:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b698:	68ba      	ldr	r2, [r7, #8]
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	1ad3      	subs	r3, r2, r3
 800b69e:	4a1f      	ldr	r2, [pc, #124]	@ (800b71c <prvHeapInit+0xac>)
 800b6a0:	4413      	add	r3, r2
 800b6a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b6a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b720 <prvHeapInit+0xb0>)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b6ae:	4b1c      	ldr	r3, [pc, #112]	@ (800b720 <prvHeapInit+0xb0>)
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	68ba      	ldr	r2, [r7, #8]
 800b6b8:	4413      	add	r3, r2
 800b6ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b6bc:	2208      	movs	r2, #8
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	1a9b      	subs	r3, r3, r2
 800b6c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f023 0307 	bic.w	r3, r3, #7
 800b6ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	4a15      	ldr	r2, [pc, #84]	@ (800b724 <prvHeapInit+0xb4>)
 800b6d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b6d2:	4b14      	ldr	r3, [pc, #80]	@ (800b724 <prvHeapInit+0xb4>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b6da:	4b12      	ldr	r3, [pc, #72]	@ (800b724 <prvHeapInit+0xb4>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	68fa      	ldr	r2, [r7, #12]
 800b6ea:	1ad2      	subs	r2, r2, r3
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b6f0:	4b0c      	ldr	r3, [pc, #48]	@ (800b724 <prvHeapInit+0xb4>)
 800b6f2:	681a      	ldr	r2, [r3, #0]
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	685b      	ldr	r3, [r3, #4]
 800b6fc:	4a0a      	ldr	r2, [pc, #40]	@ (800b728 <prvHeapInit+0xb8>)
 800b6fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	685b      	ldr	r3, [r3, #4]
 800b704:	4a09      	ldr	r2, [pc, #36]	@ (800b72c <prvHeapInit+0xbc>)
 800b706:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b708:	4b09      	ldr	r3, [pc, #36]	@ (800b730 <prvHeapInit+0xc0>)
 800b70a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b70e:	601a      	str	r2, [r3, #0]
}
 800b710:	bf00      	nop
 800b712:	3714      	adds	r7, #20
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr
 800b71c:	20004e10 	.word	0x20004e10
 800b720:	20008a10 	.word	0x20008a10
 800b724:	20008a18 	.word	0x20008a18
 800b728:	20008a20 	.word	0x20008a20
 800b72c:	20008a1c 	.word	0x20008a1c
 800b730:	20008a2c 	.word	0x20008a2c

0800b734 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b73c:	4b28      	ldr	r3, [pc, #160]	@ (800b7e0 <prvInsertBlockIntoFreeList+0xac>)
 800b73e:	60fb      	str	r3, [r7, #12]
 800b740:	e002      	b.n	800b748 <prvInsertBlockIntoFreeList+0x14>
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	60fb      	str	r3, [r7, #12]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	429a      	cmp	r2, r3
 800b750:	d8f7      	bhi.n	800b742 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	68ba      	ldr	r2, [r7, #8]
 800b75c:	4413      	add	r3, r2
 800b75e:	687a      	ldr	r2, [r7, #4]
 800b760:	429a      	cmp	r2, r3
 800b762:	d108      	bne.n	800b776 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	685a      	ldr	r2, [r3, #4]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	441a      	add	r2, r3
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	68ba      	ldr	r2, [r7, #8]
 800b780:	441a      	add	r2, r3
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	429a      	cmp	r2, r3
 800b788:	d118      	bne.n	800b7bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	4b15      	ldr	r3, [pc, #84]	@ (800b7e4 <prvInsertBlockIntoFreeList+0xb0>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	429a      	cmp	r2, r3
 800b794:	d00d      	beq.n	800b7b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	685a      	ldr	r2, [r3, #4]
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	441a      	add	r2, r3
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	681a      	ldr	r2, [r3, #0]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	601a      	str	r2, [r3, #0]
 800b7b0:	e008      	b.n	800b7c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b7b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b7e4 <prvInsertBlockIntoFreeList+0xb0>)
 800b7b4:	681a      	ldr	r2, [r3, #0]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	601a      	str	r2, [r3, #0]
 800b7ba:	e003      	b.n	800b7c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	681a      	ldr	r2, [r3, #0]
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7c4:	68fa      	ldr	r2, [r7, #12]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d002      	beq.n	800b7d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	687a      	ldr	r2, [r7, #4]
 800b7d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7d2:	bf00      	nop
 800b7d4:	3714      	adds	r7, #20
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	20008a10 	.word	0x20008a10
 800b7e4:	20008a18 	.word	0x20008a18

0800b7e8 <__cvt>:
 800b7e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7ec:	ec57 6b10 	vmov	r6, r7, d0
 800b7f0:	2f00      	cmp	r7, #0
 800b7f2:	460c      	mov	r4, r1
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	463b      	mov	r3, r7
 800b7f8:	bfbb      	ittet	lt
 800b7fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b7fe:	461f      	movlt	r7, r3
 800b800:	2300      	movge	r3, #0
 800b802:	232d      	movlt	r3, #45	@ 0x2d
 800b804:	700b      	strb	r3, [r1, #0]
 800b806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b808:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b80c:	4691      	mov	r9, r2
 800b80e:	f023 0820 	bic.w	r8, r3, #32
 800b812:	bfbc      	itt	lt
 800b814:	4632      	movlt	r2, r6
 800b816:	4616      	movlt	r6, r2
 800b818:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b81c:	d005      	beq.n	800b82a <__cvt+0x42>
 800b81e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b822:	d100      	bne.n	800b826 <__cvt+0x3e>
 800b824:	3401      	adds	r4, #1
 800b826:	2102      	movs	r1, #2
 800b828:	e000      	b.n	800b82c <__cvt+0x44>
 800b82a:	2103      	movs	r1, #3
 800b82c:	ab03      	add	r3, sp, #12
 800b82e:	9301      	str	r3, [sp, #4]
 800b830:	ab02      	add	r3, sp, #8
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	ec47 6b10 	vmov	d0, r6, r7
 800b838:	4653      	mov	r3, sl
 800b83a:	4622      	mov	r2, r4
 800b83c:	f000 fef4 	bl	800c628 <_dtoa_r>
 800b840:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b844:	4605      	mov	r5, r0
 800b846:	d119      	bne.n	800b87c <__cvt+0x94>
 800b848:	f019 0f01 	tst.w	r9, #1
 800b84c:	d00e      	beq.n	800b86c <__cvt+0x84>
 800b84e:	eb00 0904 	add.w	r9, r0, r4
 800b852:	2200      	movs	r2, #0
 800b854:	2300      	movs	r3, #0
 800b856:	4630      	mov	r0, r6
 800b858:	4639      	mov	r1, r7
 800b85a:	f7f5 f94d 	bl	8000af8 <__aeabi_dcmpeq>
 800b85e:	b108      	cbz	r0, 800b864 <__cvt+0x7c>
 800b860:	f8cd 900c 	str.w	r9, [sp, #12]
 800b864:	2230      	movs	r2, #48	@ 0x30
 800b866:	9b03      	ldr	r3, [sp, #12]
 800b868:	454b      	cmp	r3, r9
 800b86a:	d31e      	bcc.n	800b8aa <__cvt+0xc2>
 800b86c:	9b03      	ldr	r3, [sp, #12]
 800b86e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b870:	1b5b      	subs	r3, r3, r5
 800b872:	4628      	mov	r0, r5
 800b874:	6013      	str	r3, [r2, #0]
 800b876:	b004      	add	sp, #16
 800b878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b87c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b880:	eb00 0904 	add.w	r9, r0, r4
 800b884:	d1e5      	bne.n	800b852 <__cvt+0x6a>
 800b886:	7803      	ldrb	r3, [r0, #0]
 800b888:	2b30      	cmp	r3, #48	@ 0x30
 800b88a:	d10a      	bne.n	800b8a2 <__cvt+0xba>
 800b88c:	2200      	movs	r2, #0
 800b88e:	2300      	movs	r3, #0
 800b890:	4630      	mov	r0, r6
 800b892:	4639      	mov	r1, r7
 800b894:	f7f5 f930 	bl	8000af8 <__aeabi_dcmpeq>
 800b898:	b918      	cbnz	r0, 800b8a2 <__cvt+0xba>
 800b89a:	f1c4 0401 	rsb	r4, r4, #1
 800b89e:	f8ca 4000 	str.w	r4, [sl]
 800b8a2:	f8da 3000 	ldr.w	r3, [sl]
 800b8a6:	4499      	add	r9, r3
 800b8a8:	e7d3      	b.n	800b852 <__cvt+0x6a>
 800b8aa:	1c59      	adds	r1, r3, #1
 800b8ac:	9103      	str	r1, [sp, #12]
 800b8ae:	701a      	strb	r2, [r3, #0]
 800b8b0:	e7d9      	b.n	800b866 <__cvt+0x7e>

0800b8b2 <__exponent>:
 800b8b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8b4:	2900      	cmp	r1, #0
 800b8b6:	bfba      	itte	lt
 800b8b8:	4249      	neglt	r1, r1
 800b8ba:	232d      	movlt	r3, #45	@ 0x2d
 800b8bc:	232b      	movge	r3, #43	@ 0x2b
 800b8be:	2909      	cmp	r1, #9
 800b8c0:	7002      	strb	r2, [r0, #0]
 800b8c2:	7043      	strb	r3, [r0, #1]
 800b8c4:	dd29      	ble.n	800b91a <__exponent+0x68>
 800b8c6:	f10d 0307 	add.w	r3, sp, #7
 800b8ca:	461d      	mov	r5, r3
 800b8cc:	270a      	movs	r7, #10
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b8d4:	fb07 1416 	mls	r4, r7, r6, r1
 800b8d8:	3430      	adds	r4, #48	@ 0x30
 800b8da:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b8de:	460c      	mov	r4, r1
 800b8e0:	2c63      	cmp	r4, #99	@ 0x63
 800b8e2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b8e6:	4631      	mov	r1, r6
 800b8e8:	dcf1      	bgt.n	800b8ce <__exponent+0x1c>
 800b8ea:	3130      	adds	r1, #48	@ 0x30
 800b8ec:	1e94      	subs	r4, r2, #2
 800b8ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b8f2:	1c41      	adds	r1, r0, #1
 800b8f4:	4623      	mov	r3, r4
 800b8f6:	42ab      	cmp	r3, r5
 800b8f8:	d30a      	bcc.n	800b910 <__exponent+0x5e>
 800b8fa:	f10d 0309 	add.w	r3, sp, #9
 800b8fe:	1a9b      	subs	r3, r3, r2
 800b900:	42ac      	cmp	r4, r5
 800b902:	bf88      	it	hi
 800b904:	2300      	movhi	r3, #0
 800b906:	3302      	adds	r3, #2
 800b908:	4403      	add	r3, r0
 800b90a:	1a18      	subs	r0, r3, r0
 800b90c:	b003      	add	sp, #12
 800b90e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b910:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b914:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b918:	e7ed      	b.n	800b8f6 <__exponent+0x44>
 800b91a:	2330      	movs	r3, #48	@ 0x30
 800b91c:	3130      	adds	r1, #48	@ 0x30
 800b91e:	7083      	strb	r3, [r0, #2]
 800b920:	70c1      	strb	r1, [r0, #3]
 800b922:	1d03      	adds	r3, r0, #4
 800b924:	e7f1      	b.n	800b90a <__exponent+0x58>
	...

0800b928 <_printf_float>:
 800b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92c:	b08d      	sub	sp, #52	@ 0x34
 800b92e:	460c      	mov	r4, r1
 800b930:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b934:	4616      	mov	r6, r2
 800b936:	461f      	mov	r7, r3
 800b938:	4605      	mov	r5, r0
 800b93a:	f000 fd01 	bl	800c340 <_localeconv_r>
 800b93e:	6803      	ldr	r3, [r0, #0]
 800b940:	9304      	str	r3, [sp, #16]
 800b942:	4618      	mov	r0, r3
 800b944:	f7f4 fcac 	bl	80002a0 <strlen>
 800b948:	2300      	movs	r3, #0
 800b94a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b94c:	f8d8 3000 	ldr.w	r3, [r8]
 800b950:	9005      	str	r0, [sp, #20]
 800b952:	3307      	adds	r3, #7
 800b954:	f023 0307 	bic.w	r3, r3, #7
 800b958:	f103 0208 	add.w	r2, r3, #8
 800b95c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b960:	f8d4 b000 	ldr.w	fp, [r4]
 800b964:	f8c8 2000 	str.w	r2, [r8]
 800b968:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b96c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b970:	9307      	str	r3, [sp, #28]
 800b972:	f8cd 8018 	str.w	r8, [sp, #24]
 800b976:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b97a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b97e:	4b9c      	ldr	r3, [pc, #624]	@ (800bbf0 <_printf_float+0x2c8>)
 800b980:	f04f 32ff 	mov.w	r2, #4294967295
 800b984:	f7f5 f8ea 	bl	8000b5c <__aeabi_dcmpun>
 800b988:	bb70      	cbnz	r0, 800b9e8 <_printf_float+0xc0>
 800b98a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b98e:	4b98      	ldr	r3, [pc, #608]	@ (800bbf0 <_printf_float+0x2c8>)
 800b990:	f04f 32ff 	mov.w	r2, #4294967295
 800b994:	f7f5 f8c4 	bl	8000b20 <__aeabi_dcmple>
 800b998:	bb30      	cbnz	r0, 800b9e8 <_printf_float+0xc0>
 800b99a:	2200      	movs	r2, #0
 800b99c:	2300      	movs	r3, #0
 800b99e:	4640      	mov	r0, r8
 800b9a0:	4649      	mov	r1, r9
 800b9a2:	f7f5 f8b3 	bl	8000b0c <__aeabi_dcmplt>
 800b9a6:	b110      	cbz	r0, 800b9ae <_printf_float+0x86>
 800b9a8:	232d      	movs	r3, #45	@ 0x2d
 800b9aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9ae:	4a91      	ldr	r2, [pc, #580]	@ (800bbf4 <_printf_float+0x2cc>)
 800b9b0:	4b91      	ldr	r3, [pc, #580]	@ (800bbf8 <_printf_float+0x2d0>)
 800b9b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b9b6:	bf8c      	ite	hi
 800b9b8:	4690      	movhi	r8, r2
 800b9ba:	4698      	movls	r8, r3
 800b9bc:	2303      	movs	r3, #3
 800b9be:	6123      	str	r3, [r4, #16]
 800b9c0:	f02b 0304 	bic.w	r3, fp, #4
 800b9c4:	6023      	str	r3, [r4, #0]
 800b9c6:	f04f 0900 	mov.w	r9, #0
 800b9ca:	9700      	str	r7, [sp, #0]
 800b9cc:	4633      	mov	r3, r6
 800b9ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b9d0:	4621      	mov	r1, r4
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	f000 f9d2 	bl	800bd7c <_printf_common>
 800b9d8:	3001      	adds	r0, #1
 800b9da:	f040 808d 	bne.w	800baf8 <_printf_float+0x1d0>
 800b9de:	f04f 30ff 	mov.w	r0, #4294967295
 800b9e2:	b00d      	add	sp, #52	@ 0x34
 800b9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9e8:	4642      	mov	r2, r8
 800b9ea:	464b      	mov	r3, r9
 800b9ec:	4640      	mov	r0, r8
 800b9ee:	4649      	mov	r1, r9
 800b9f0:	f7f5 f8b4 	bl	8000b5c <__aeabi_dcmpun>
 800b9f4:	b140      	cbz	r0, 800ba08 <_printf_float+0xe0>
 800b9f6:	464b      	mov	r3, r9
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	bfbc      	itt	lt
 800b9fc:	232d      	movlt	r3, #45	@ 0x2d
 800b9fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ba02:	4a7e      	ldr	r2, [pc, #504]	@ (800bbfc <_printf_float+0x2d4>)
 800ba04:	4b7e      	ldr	r3, [pc, #504]	@ (800bc00 <_printf_float+0x2d8>)
 800ba06:	e7d4      	b.n	800b9b2 <_printf_float+0x8a>
 800ba08:	6863      	ldr	r3, [r4, #4]
 800ba0a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ba0e:	9206      	str	r2, [sp, #24]
 800ba10:	1c5a      	adds	r2, r3, #1
 800ba12:	d13b      	bne.n	800ba8c <_printf_float+0x164>
 800ba14:	2306      	movs	r3, #6
 800ba16:	6063      	str	r3, [r4, #4]
 800ba18:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	6022      	str	r2, [r4, #0]
 800ba20:	9303      	str	r3, [sp, #12]
 800ba22:	ab0a      	add	r3, sp, #40	@ 0x28
 800ba24:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ba28:	ab09      	add	r3, sp, #36	@ 0x24
 800ba2a:	9300      	str	r3, [sp, #0]
 800ba2c:	6861      	ldr	r1, [r4, #4]
 800ba2e:	ec49 8b10 	vmov	d0, r8, r9
 800ba32:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ba36:	4628      	mov	r0, r5
 800ba38:	f7ff fed6 	bl	800b7e8 <__cvt>
 800ba3c:	9b06      	ldr	r3, [sp, #24]
 800ba3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba40:	2b47      	cmp	r3, #71	@ 0x47
 800ba42:	4680      	mov	r8, r0
 800ba44:	d129      	bne.n	800ba9a <_printf_float+0x172>
 800ba46:	1cc8      	adds	r0, r1, #3
 800ba48:	db02      	blt.n	800ba50 <_printf_float+0x128>
 800ba4a:	6863      	ldr	r3, [r4, #4]
 800ba4c:	4299      	cmp	r1, r3
 800ba4e:	dd41      	ble.n	800bad4 <_printf_float+0x1ac>
 800ba50:	f1aa 0a02 	sub.w	sl, sl, #2
 800ba54:	fa5f fa8a 	uxtb.w	sl, sl
 800ba58:	3901      	subs	r1, #1
 800ba5a:	4652      	mov	r2, sl
 800ba5c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ba60:	9109      	str	r1, [sp, #36]	@ 0x24
 800ba62:	f7ff ff26 	bl	800b8b2 <__exponent>
 800ba66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba68:	1813      	adds	r3, r2, r0
 800ba6a:	2a01      	cmp	r2, #1
 800ba6c:	4681      	mov	r9, r0
 800ba6e:	6123      	str	r3, [r4, #16]
 800ba70:	dc02      	bgt.n	800ba78 <_printf_float+0x150>
 800ba72:	6822      	ldr	r2, [r4, #0]
 800ba74:	07d2      	lsls	r2, r2, #31
 800ba76:	d501      	bpl.n	800ba7c <_printf_float+0x154>
 800ba78:	3301      	adds	r3, #1
 800ba7a:	6123      	str	r3, [r4, #16]
 800ba7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d0a2      	beq.n	800b9ca <_printf_float+0xa2>
 800ba84:	232d      	movs	r3, #45	@ 0x2d
 800ba86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba8a:	e79e      	b.n	800b9ca <_printf_float+0xa2>
 800ba8c:	9a06      	ldr	r2, [sp, #24]
 800ba8e:	2a47      	cmp	r2, #71	@ 0x47
 800ba90:	d1c2      	bne.n	800ba18 <_printf_float+0xf0>
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d1c0      	bne.n	800ba18 <_printf_float+0xf0>
 800ba96:	2301      	movs	r3, #1
 800ba98:	e7bd      	b.n	800ba16 <_printf_float+0xee>
 800ba9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba9e:	d9db      	bls.n	800ba58 <_printf_float+0x130>
 800baa0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800baa4:	d118      	bne.n	800bad8 <_printf_float+0x1b0>
 800baa6:	2900      	cmp	r1, #0
 800baa8:	6863      	ldr	r3, [r4, #4]
 800baaa:	dd0b      	ble.n	800bac4 <_printf_float+0x19c>
 800baac:	6121      	str	r1, [r4, #16]
 800baae:	b913      	cbnz	r3, 800bab6 <_printf_float+0x18e>
 800bab0:	6822      	ldr	r2, [r4, #0]
 800bab2:	07d0      	lsls	r0, r2, #31
 800bab4:	d502      	bpl.n	800babc <_printf_float+0x194>
 800bab6:	3301      	adds	r3, #1
 800bab8:	440b      	add	r3, r1
 800baba:	6123      	str	r3, [r4, #16]
 800babc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800babe:	f04f 0900 	mov.w	r9, #0
 800bac2:	e7db      	b.n	800ba7c <_printf_float+0x154>
 800bac4:	b913      	cbnz	r3, 800bacc <_printf_float+0x1a4>
 800bac6:	6822      	ldr	r2, [r4, #0]
 800bac8:	07d2      	lsls	r2, r2, #31
 800baca:	d501      	bpl.n	800bad0 <_printf_float+0x1a8>
 800bacc:	3302      	adds	r3, #2
 800bace:	e7f4      	b.n	800baba <_printf_float+0x192>
 800bad0:	2301      	movs	r3, #1
 800bad2:	e7f2      	b.n	800baba <_printf_float+0x192>
 800bad4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bad8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bada:	4299      	cmp	r1, r3
 800badc:	db05      	blt.n	800baea <_printf_float+0x1c2>
 800bade:	6823      	ldr	r3, [r4, #0]
 800bae0:	6121      	str	r1, [r4, #16]
 800bae2:	07d8      	lsls	r0, r3, #31
 800bae4:	d5ea      	bpl.n	800babc <_printf_float+0x194>
 800bae6:	1c4b      	adds	r3, r1, #1
 800bae8:	e7e7      	b.n	800baba <_printf_float+0x192>
 800baea:	2900      	cmp	r1, #0
 800baec:	bfd4      	ite	le
 800baee:	f1c1 0202 	rsble	r2, r1, #2
 800baf2:	2201      	movgt	r2, #1
 800baf4:	4413      	add	r3, r2
 800baf6:	e7e0      	b.n	800baba <_printf_float+0x192>
 800baf8:	6823      	ldr	r3, [r4, #0]
 800bafa:	055a      	lsls	r2, r3, #21
 800bafc:	d407      	bmi.n	800bb0e <_printf_float+0x1e6>
 800bafe:	6923      	ldr	r3, [r4, #16]
 800bb00:	4642      	mov	r2, r8
 800bb02:	4631      	mov	r1, r6
 800bb04:	4628      	mov	r0, r5
 800bb06:	47b8      	blx	r7
 800bb08:	3001      	adds	r0, #1
 800bb0a:	d12b      	bne.n	800bb64 <_printf_float+0x23c>
 800bb0c:	e767      	b.n	800b9de <_printf_float+0xb6>
 800bb0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bb12:	f240 80dd 	bls.w	800bcd0 <_printf_float+0x3a8>
 800bb16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f7f4 ffeb 	bl	8000af8 <__aeabi_dcmpeq>
 800bb22:	2800      	cmp	r0, #0
 800bb24:	d033      	beq.n	800bb8e <_printf_float+0x266>
 800bb26:	4a37      	ldr	r2, [pc, #220]	@ (800bc04 <_printf_float+0x2dc>)
 800bb28:	2301      	movs	r3, #1
 800bb2a:	4631      	mov	r1, r6
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	47b8      	blx	r7
 800bb30:	3001      	adds	r0, #1
 800bb32:	f43f af54 	beq.w	800b9de <_printf_float+0xb6>
 800bb36:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bb3a:	4543      	cmp	r3, r8
 800bb3c:	db02      	blt.n	800bb44 <_printf_float+0x21c>
 800bb3e:	6823      	ldr	r3, [r4, #0]
 800bb40:	07d8      	lsls	r0, r3, #31
 800bb42:	d50f      	bpl.n	800bb64 <_printf_float+0x23c>
 800bb44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb48:	4631      	mov	r1, r6
 800bb4a:	4628      	mov	r0, r5
 800bb4c:	47b8      	blx	r7
 800bb4e:	3001      	adds	r0, #1
 800bb50:	f43f af45 	beq.w	800b9de <_printf_float+0xb6>
 800bb54:	f04f 0900 	mov.w	r9, #0
 800bb58:	f108 38ff 	add.w	r8, r8, #4294967295
 800bb5c:	f104 0a1a 	add.w	sl, r4, #26
 800bb60:	45c8      	cmp	r8, r9
 800bb62:	dc09      	bgt.n	800bb78 <_printf_float+0x250>
 800bb64:	6823      	ldr	r3, [r4, #0]
 800bb66:	079b      	lsls	r3, r3, #30
 800bb68:	f100 8103 	bmi.w	800bd72 <_printf_float+0x44a>
 800bb6c:	68e0      	ldr	r0, [r4, #12]
 800bb6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb70:	4298      	cmp	r0, r3
 800bb72:	bfb8      	it	lt
 800bb74:	4618      	movlt	r0, r3
 800bb76:	e734      	b.n	800b9e2 <_printf_float+0xba>
 800bb78:	2301      	movs	r3, #1
 800bb7a:	4652      	mov	r2, sl
 800bb7c:	4631      	mov	r1, r6
 800bb7e:	4628      	mov	r0, r5
 800bb80:	47b8      	blx	r7
 800bb82:	3001      	adds	r0, #1
 800bb84:	f43f af2b 	beq.w	800b9de <_printf_float+0xb6>
 800bb88:	f109 0901 	add.w	r9, r9, #1
 800bb8c:	e7e8      	b.n	800bb60 <_printf_float+0x238>
 800bb8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	dc39      	bgt.n	800bc08 <_printf_float+0x2e0>
 800bb94:	4a1b      	ldr	r2, [pc, #108]	@ (800bc04 <_printf_float+0x2dc>)
 800bb96:	2301      	movs	r3, #1
 800bb98:	4631      	mov	r1, r6
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	47b8      	blx	r7
 800bb9e:	3001      	adds	r0, #1
 800bba0:	f43f af1d 	beq.w	800b9de <_printf_float+0xb6>
 800bba4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bba8:	ea59 0303 	orrs.w	r3, r9, r3
 800bbac:	d102      	bne.n	800bbb4 <_printf_float+0x28c>
 800bbae:	6823      	ldr	r3, [r4, #0]
 800bbb0:	07d9      	lsls	r1, r3, #31
 800bbb2:	d5d7      	bpl.n	800bb64 <_printf_float+0x23c>
 800bbb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bbb8:	4631      	mov	r1, r6
 800bbba:	4628      	mov	r0, r5
 800bbbc:	47b8      	blx	r7
 800bbbe:	3001      	adds	r0, #1
 800bbc0:	f43f af0d 	beq.w	800b9de <_printf_float+0xb6>
 800bbc4:	f04f 0a00 	mov.w	sl, #0
 800bbc8:	f104 0b1a 	add.w	fp, r4, #26
 800bbcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbce:	425b      	negs	r3, r3
 800bbd0:	4553      	cmp	r3, sl
 800bbd2:	dc01      	bgt.n	800bbd8 <_printf_float+0x2b0>
 800bbd4:	464b      	mov	r3, r9
 800bbd6:	e793      	b.n	800bb00 <_printf_float+0x1d8>
 800bbd8:	2301      	movs	r3, #1
 800bbda:	465a      	mov	r2, fp
 800bbdc:	4631      	mov	r1, r6
 800bbde:	4628      	mov	r0, r5
 800bbe0:	47b8      	blx	r7
 800bbe2:	3001      	adds	r0, #1
 800bbe4:	f43f aefb 	beq.w	800b9de <_printf_float+0xb6>
 800bbe8:	f10a 0a01 	add.w	sl, sl, #1
 800bbec:	e7ee      	b.n	800bbcc <_printf_float+0x2a4>
 800bbee:	bf00      	nop
 800bbf0:	7fefffff 	.word	0x7fefffff
 800bbf4:	0800f4cc 	.word	0x0800f4cc
 800bbf8:	0800f4c8 	.word	0x0800f4c8
 800bbfc:	0800f4d4 	.word	0x0800f4d4
 800bc00:	0800f4d0 	.word	0x0800f4d0
 800bc04:	0800f4d8 	.word	0x0800f4d8
 800bc08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bc0a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bc0e:	4553      	cmp	r3, sl
 800bc10:	bfa8      	it	ge
 800bc12:	4653      	movge	r3, sl
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	4699      	mov	r9, r3
 800bc18:	dc36      	bgt.n	800bc88 <_printf_float+0x360>
 800bc1a:	f04f 0b00 	mov.w	fp, #0
 800bc1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc22:	f104 021a 	add.w	r2, r4, #26
 800bc26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bc28:	9306      	str	r3, [sp, #24]
 800bc2a:	eba3 0309 	sub.w	r3, r3, r9
 800bc2e:	455b      	cmp	r3, fp
 800bc30:	dc31      	bgt.n	800bc96 <_printf_float+0x36e>
 800bc32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc34:	459a      	cmp	sl, r3
 800bc36:	dc3a      	bgt.n	800bcae <_printf_float+0x386>
 800bc38:	6823      	ldr	r3, [r4, #0]
 800bc3a:	07da      	lsls	r2, r3, #31
 800bc3c:	d437      	bmi.n	800bcae <_printf_float+0x386>
 800bc3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc40:	ebaa 0903 	sub.w	r9, sl, r3
 800bc44:	9b06      	ldr	r3, [sp, #24]
 800bc46:	ebaa 0303 	sub.w	r3, sl, r3
 800bc4a:	4599      	cmp	r9, r3
 800bc4c:	bfa8      	it	ge
 800bc4e:	4699      	movge	r9, r3
 800bc50:	f1b9 0f00 	cmp.w	r9, #0
 800bc54:	dc33      	bgt.n	800bcbe <_printf_float+0x396>
 800bc56:	f04f 0800 	mov.w	r8, #0
 800bc5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc5e:	f104 0b1a 	add.w	fp, r4, #26
 800bc62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc64:	ebaa 0303 	sub.w	r3, sl, r3
 800bc68:	eba3 0309 	sub.w	r3, r3, r9
 800bc6c:	4543      	cmp	r3, r8
 800bc6e:	f77f af79 	ble.w	800bb64 <_printf_float+0x23c>
 800bc72:	2301      	movs	r3, #1
 800bc74:	465a      	mov	r2, fp
 800bc76:	4631      	mov	r1, r6
 800bc78:	4628      	mov	r0, r5
 800bc7a:	47b8      	blx	r7
 800bc7c:	3001      	adds	r0, #1
 800bc7e:	f43f aeae 	beq.w	800b9de <_printf_float+0xb6>
 800bc82:	f108 0801 	add.w	r8, r8, #1
 800bc86:	e7ec      	b.n	800bc62 <_printf_float+0x33a>
 800bc88:	4642      	mov	r2, r8
 800bc8a:	4631      	mov	r1, r6
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	47b8      	blx	r7
 800bc90:	3001      	adds	r0, #1
 800bc92:	d1c2      	bne.n	800bc1a <_printf_float+0x2f2>
 800bc94:	e6a3      	b.n	800b9de <_printf_float+0xb6>
 800bc96:	2301      	movs	r3, #1
 800bc98:	4631      	mov	r1, r6
 800bc9a:	4628      	mov	r0, r5
 800bc9c:	9206      	str	r2, [sp, #24]
 800bc9e:	47b8      	blx	r7
 800bca0:	3001      	adds	r0, #1
 800bca2:	f43f ae9c 	beq.w	800b9de <_printf_float+0xb6>
 800bca6:	9a06      	ldr	r2, [sp, #24]
 800bca8:	f10b 0b01 	add.w	fp, fp, #1
 800bcac:	e7bb      	b.n	800bc26 <_printf_float+0x2fe>
 800bcae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcb2:	4631      	mov	r1, r6
 800bcb4:	4628      	mov	r0, r5
 800bcb6:	47b8      	blx	r7
 800bcb8:	3001      	adds	r0, #1
 800bcba:	d1c0      	bne.n	800bc3e <_printf_float+0x316>
 800bcbc:	e68f      	b.n	800b9de <_printf_float+0xb6>
 800bcbe:	9a06      	ldr	r2, [sp, #24]
 800bcc0:	464b      	mov	r3, r9
 800bcc2:	4442      	add	r2, r8
 800bcc4:	4631      	mov	r1, r6
 800bcc6:	4628      	mov	r0, r5
 800bcc8:	47b8      	blx	r7
 800bcca:	3001      	adds	r0, #1
 800bccc:	d1c3      	bne.n	800bc56 <_printf_float+0x32e>
 800bcce:	e686      	b.n	800b9de <_printf_float+0xb6>
 800bcd0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bcd4:	f1ba 0f01 	cmp.w	sl, #1
 800bcd8:	dc01      	bgt.n	800bcde <_printf_float+0x3b6>
 800bcda:	07db      	lsls	r3, r3, #31
 800bcdc:	d536      	bpl.n	800bd4c <_printf_float+0x424>
 800bcde:	2301      	movs	r3, #1
 800bce0:	4642      	mov	r2, r8
 800bce2:	4631      	mov	r1, r6
 800bce4:	4628      	mov	r0, r5
 800bce6:	47b8      	blx	r7
 800bce8:	3001      	adds	r0, #1
 800bcea:	f43f ae78 	beq.w	800b9de <_printf_float+0xb6>
 800bcee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcf2:	4631      	mov	r1, r6
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	47b8      	blx	r7
 800bcf8:	3001      	adds	r0, #1
 800bcfa:	f43f ae70 	beq.w	800b9de <_printf_float+0xb6>
 800bcfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bd02:	2200      	movs	r2, #0
 800bd04:	2300      	movs	r3, #0
 800bd06:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd0a:	f7f4 fef5 	bl	8000af8 <__aeabi_dcmpeq>
 800bd0e:	b9c0      	cbnz	r0, 800bd42 <_printf_float+0x41a>
 800bd10:	4653      	mov	r3, sl
 800bd12:	f108 0201 	add.w	r2, r8, #1
 800bd16:	4631      	mov	r1, r6
 800bd18:	4628      	mov	r0, r5
 800bd1a:	47b8      	blx	r7
 800bd1c:	3001      	adds	r0, #1
 800bd1e:	d10c      	bne.n	800bd3a <_printf_float+0x412>
 800bd20:	e65d      	b.n	800b9de <_printf_float+0xb6>
 800bd22:	2301      	movs	r3, #1
 800bd24:	465a      	mov	r2, fp
 800bd26:	4631      	mov	r1, r6
 800bd28:	4628      	mov	r0, r5
 800bd2a:	47b8      	blx	r7
 800bd2c:	3001      	adds	r0, #1
 800bd2e:	f43f ae56 	beq.w	800b9de <_printf_float+0xb6>
 800bd32:	f108 0801 	add.w	r8, r8, #1
 800bd36:	45d0      	cmp	r8, sl
 800bd38:	dbf3      	blt.n	800bd22 <_printf_float+0x3fa>
 800bd3a:	464b      	mov	r3, r9
 800bd3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bd40:	e6df      	b.n	800bb02 <_printf_float+0x1da>
 800bd42:	f04f 0800 	mov.w	r8, #0
 800bd46:	f104 0b1a 	add.w	fp, r4, #26
 800bd4a:	e7f4      	b.n	800bd36 <_printf_float+0x40e>
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	4642      	mov	r2, r8
 800bd50:	e7e1      	b.n	800bd16 <_printf_float+0x3ee>
 800bd52:	2301      	movs	r3, #1
 800bd54:	464a      	mov	r2, r9
 800bd56:	4631      	mov	r1, r6
 800bd58:	4628      	mov	r0, r5
 800bd5a:	47b8      	blx	r7
 800bd5c:	3001      	adds	r0, #1
 800bd5e:	f43f ae3e 	beq.w	800b9de <_printf_float+0xb6>
 800bd62:	f108 0801 	add.w	r8, r8, #1
 800bd66:	68e3      	ldr	r3, [r4, #12]
 800bd68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd6a:	1a5b      	subs	r3, r3, r1
 800bd6c:	4543      	cmp	r3, r8
 800bd6e:	dcf0      	bgt.n	800bd52 <_printf_float+0x42a>
 800bd70:	e6fc      	b.n	800bb6c <_printf_float+0x244>
 800bd72:	f04f 0800 	mov.w	r8, #0
 800bd76:	f104 0919 	add.w	r9, r4, #25
 800bd7a:	e7f4      	b.n	800bd66 <_printf_float+0x43e>

0800bd7c <_printf_common>:
 800bd7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd80:	4616      	mov	r6, r2
 800bd82:	4698      	mov	r8, r3
 800bd84:	688a      	ldr	r2, [r1, #8]
 800bd86:	690b      	ldr	r3, [r1, #16]
 800bd88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	bfb8      	it	lt
 800bd90:	4613      	movlt	r3, r2
 800bd92:	6033      	str	r3, [r6, #0]
 800bd94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bd98:	4607      	mov	r7, r0
 800bd9a:	460c      	mov	r4, r1
 800bd9c:	b10a      	cbz	r2, 800bda2 <_printf_common+0x26>
 800bd9e:	3301      	adds	r3, #1
 800bda0:	6033      	str	r3, [r6, #0]
 800bda2:	6823      	ldr	r3, [r4, #0]
 800bda4:	0699      	lsls	r1, r3, #26
 800bda6:	bf42      	ittt	mi
 800bda8:	6833      	ldrmi	r3, [r6, #0]
 800bdaa:	3302      	addmi	r3, #2
 800bdac:	6033      	strmi	r3, [r6, #0]
 800bdae:	6825      	ldr	r5, [r4, #0]
 800bdb0:	f015 0506 	ands.w	r5, r5, #6
 800bdb4:	d106      	bne.n	800bdc4 <_printf_common+0x48>
 800bdb6:	f104 0a19 	add.w	sl, r4, #25
 800bdba:	68e3      	ldr	r3, [r4, #12]
 800bdbc:	6832      	ldr	r2, [r6, #0]
 800bdbe:	1a9b      	subs	r3, r3, r2
 800bdc0:	42ab      	cmp	r3, r5
 800bdc2:	dc26      	bgt.n	800be12 <_printf_common+0x96>
 800bdc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bdc8:	6822      	ldr	r2, [r4, #0]
 800bdca:	3b00      	subs	r3, #0
 800bdcc:	bf18      	it	ne
 800bdce:	2301      	movne	r3, #1
 800bdd0:	0692      	lsls	r2, r2, #26
 800bdd2:	d42b      	bmi.n	800be2c <_printf_common+0xb0>
 800bdd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bdd8:	4641      	mov	r1, r8
 800bdda:	4638      	mov	r0, r7
 800bddc:	47c8      	blx	r9
 800bdde:	3001      	adds	r0, #1
 800bde0:	d01e      	beq.n	800be20 <_printf_common+0xa4>
 800bde2:	6823      	ldr	r3, [r4, #0]
 800bde4:	6922      	ldr	r2, [r4, #16]
 800bde6:	f003 0306 	and.w	r3, r3, #6
 800bdea:	2b04      	cmp	r3, #4
 800bdec:	bf02      	ittt	eq
 800bdee:	68e5      	ldreq	r5, [r4, #12]
 800bdf0:	6833      	ldreq	r3, [r6, #0]
 800bdf2:	1aed      	subeq	r5, r5, r3
 800bdf4:	68a3      	ldr	r3, [r4, #8]
 800bdf6:	bf0c      	ite	eq
 800bdf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bdfc:	2500      	movne	r5, #0
 800bdfe:	4293      	cmp	r3, r2
 800be00:	bfc4      	itt	gt
 800be02:	1a9b      	subgt	r3, r3, r2
 800be04:	18ed      	addgt	r5, r5, r3
 800be06:	2600      	movs	r6, #0
 800be08:	341a      	adds	r4, #26
 800be0a:	42b5      	cmp	r5, r6
 800be0c:	d11a      	bne.n	800be44 <_printf_common+0xc8>
 800be0e:	2000      	movs	r0, #0
 800be10:	e008      	b.n	800be24 <_printf_common+0xa8>
 800be12:	2301      	movs	r3, #1
 800be14:	4652      	mov	r2, sl
 800be16:	4641      	mov	r1, r8
 800be18:	4638      	mov	r0, r7
 800be1a:	47c8      	blx	r9
 800be1c:	3001      	adds	r0, #1
 800be1e:	d103      	bne.n	800be28 <_printf_common+0xac>
 800be20:	f04f 30ff 	mov.w	r0, #4294967295
 800be24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be28:	3501      	adds	r5, #1
 800be2a:	e7c6      	b.n	800bdba <_printf_common+0x3e>
 800be2c:	18e1      	adds	r1, r4, r3
 800be2e:	1c5a      	adds	r2, r3, #1
 800be30:	2030      	movs	r0, #48	@ 0x30
 800be32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800be36:	4422      	add	r2, r4
 800be38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800be3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800be40:	3302      	adds	r3, #2
 800be42:	e7c7      	b.n	800bdd4 <_printf_common+0x58>
 800be44:	2301      	movs	r3, #1
 800be46:	4622      	mov	r2, r4
 800be48:	4641      	mov	r1, r8
 800be4a:	4638      	mov	r0, r7
 800be4c:	47c8      	blx	r9
 800be4e:	3001      	adds	r0, #1
 800be50:	d0e6      	beq.n	800be20 <_printf_common+0xa4>
 800be52:	3601      	adds	r6, #1
 800be54:	e7d9      	b.n	800be0a <_printf_common+0x8e>
	...

0800be58 <_printf_i>:
 800be58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be5c:	7e0f      	ldrb	r7, [r1, #24]
 800be5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800be60:	2f78      	cmp	r7, #120	@ 0x78
 800be62:	4691      	mov	r9, r2
 800be64:	4680      	mov	r8, r0
 800be66:	460c      	mov	r4, r1
 800be68:	469a      	mov	sl, r3
 800be6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800be6e:	d807      	bhi.n	800be80 <_printf_i+0x28>
 800be70:	2f62      	cmp	r7, #98	@ 0x62
 800be72:	d80a      	bhi.n	800be8a <_printf_i+0x32>
 800be74:	2f00      	cmp	r7, #0
 800be76:	f000 80d1 	beq.w	800c01c <_printf_i+0x1c4>
 800be7a:	2f58      	cmp	r7, #88	@ 0x58
 800be7c:	f000 80b8 	beq.w	800bff0 <_printf_i+0x198>
 800be80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800be88:	e03a      	b.n	800bf00 <_printf_i+0xa8>
 800be8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800be8e:	2b15      	cmp	r3, #21
 800be90:	d8f6      	bhi.n	800be80 <_printf_i+0x28>
 800be92:	a101      	add	r1, pc, #4	@ (adr r1, 800be98 <_printf_i+0x40>)
 800be94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be98:	0800bef1 	.word	0x0800bef1
 800be9c:	0800bf05 	.word	0x0800bf05
 800bea0:	0800be81 	.word	0x0800be81
 800bea4:	0800be81 	.word	0x0800be81
 800bea8:	0800be81 	.word	0x0800be81
 800beac:	0800be81 	.word	0x0800be81
 800beb0:	0800bf05 	.word	0x0800bf05
 800beb4:	0800be81 	.word	0x0800be81
 800beb8:	0800be81 	.word	0x0800be81
 800bebc:	0800be81 	.word	0x0800be81
 800bec0:	0800be81 	.word	0x0800be81
 800bec4:	0800c003 	.word	0x0800c003
 800bec8:	0800bf2f 	.word	0x0800bf2f
 800becc:	0800bfbd 	.word	0x0800bfbd
 800bed0:	0800be81 	.word	0x0800be81
 800bed4:	0800be81 	.word	0x0800be81
 800bed8:	0800c025 	.word	0x0800c025
 800bedc:	0800be81 	.word	0x0800be81
 800bee0:	0800bf2f 	.word	0x0800bf2f
 800bee4:	0800be81 	.word	0x0800be81
 800bee8:	0800be81 	.word	0x0800be81
 800beec:	0800bfc5 	.word	0x0800bfc5
 800bef0:	6833      	ldr	r3, [r6, #0]
 800bef2:	1d1a      	adds	r2, r3, #4
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	6032      	str	r2, [r6, #0]
 800bef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800befc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bf00:	2301      	movs	r3, #1
 800bf02:	e09c      	b.n	800c03e <_printf_i+0x1e6>
 800bf04:	6833      	ldr	r3, [r6, #0]
 800bf06:	6820      	ldr	r0, [r4, #0]
 800bf08:	1d19      	adds	r1, r3, #4
 800bf0a:	6031      	str	r1, [r6, #0]
 800bf0c:	0606      	lsls	r6, r0, #24
 800bf0e:	d501      	bpl.n	800bf14 <_printf_i+0xbc>
 800bf10:	681d      	ldr	r5, [r3, #0]
 800bf12:	e003      	b.n	800bf1c <_printf_i+0xc4>
 800bf14:	0645      	lsls	r5, r0, #25
 800bf16:	d5fb      	bpl.n	800bf10 <_printf_i+0xb8>
 800bf18:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bf1c:	2d00      	cmp	r5, #0
 800bf1e:	da03      	bge.n	800bf28 <_printf_i+0xd0>
 800bf20:	232d      	movs	r3, #45	@ 0x2d
 800bf22:	426d      	negs	r5, r5
 800bf24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf28:	4858      	ldr	r0, [pc, #352]	@ (800c08c <_printf_i+0x234>)
 800bf2a:	230a      	movs	r3, #10
 800bf2c:	e011      	b.n	800bf52 <_printf_i+0xfa>
 800bf2e:	6821      	ldr	r1, [r4, #0]
 800bf30:	6833      	ldr	r3, [r6, #0]
 800bf32:	0608      	lsls	r0, r1, #24
 800bf34:	f853 5b04 	ldr.w	r5, [r3], #4
 800bf38:	d402      	bmi.n	800bf40 <_printf_i+0xe8>
 800bf3a:	0649      	lsls	r1, r1, #25
 800bf3c:	bf48      	it	mi
 800bf3e:	b2ad      	uxthmi	r5, r5
 800bf40:	2f6f      	cmp	r7, #111	@ 0x6f
 800bf42:	4852      	ldr	r0, [pc, #328]	@ (800c08c <_printf_i+0x234>)
 800bf44:	6033      	str	r3, [r6, #0]
 800bf46:	bf14      	ite	ne
 800bf48:	230a      	movne	r3, #10
 800bf4a:	2308      	moveq	r3, #8
 800bf4c:	2100      	movs	r1, #0
 800bf4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bf52:	6866      	ldr	r6, [r4, #4]
 800bf54:	60a6      	str	r6, [r4, #8]
 800bf56:	2e00      	cmp	r6, #0
 800bf58:	db05      	blt.n	800bf66 <_printf_i+0x10e>
 800bf5a:	6821      	ldr	r1, [r4, #0]
 800bf5c:	432e      	orrs	r6, r5
 800bf5e:	f021 0104 	bic.w	r1, r1, #4
 800bf62:	6021      	str	r1, [r4, #0]
 800bf64:	d04b      	beq.n	800bffe <_printf_i+0x1a6>
 800bf66:	4616      	mov	r6, r2
 800bf68:	fbb5 f1f3 	udiv	r1, r5, r3
 800bf6c:	fb03 5711 	mls	r7, r3, r1, r5
 800bf70:	5dc7      	ldrb	r7, [r0, r7]
 800bf72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bf76:	462f      	mov	r7, r5
 800bf78:	42bb      	cmp	r3, r7
 800bf7a:	460d      	mov	r5, r1
 800bf7c:	d9f4      	bls.n	800bf68 <_printf_i+0x110>
 800bf7e:	2b08      	cmp	r3, #8
 800bf80:	d10b      	bne.n	800bf9a <_printf_i+0x142>
 800bf82:	6823      	ldr	r3, [r4, #0]
 800bf84:	07df      	lsls	r7, r3, #31
 800bf86:	d508      	bpl.n	800bf9a <_printf_i+0x142>
 800bf88:	6923      	ldr	r3, [r4, #16]
 800bf8a:	6861      	ldr	r1, [r4, #4]
 800bf8c:	4299      	cmp	r1, r3
 800bf8e:	bfde      	ittt	le
 800bf90:	2330      	movle	r3, #48	@ 0x30
 800bf92:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bf96:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bf9a:	1b92      	subs	r2, r2, r6
 800bf9c:	6122      	str	r2, [r4, #16]
 800bf9e:	f8cd a000 	str.w	sl, [sp]
 800bfa2:	464b      	mov	r3, r9
 800bfa4:	aa03      	add	r2, sp, #12
 800bfa6:	4621      	mov	r1, r4
 800bfa8:	4640      	mov	r0, r8
 800bfaa:	f7ff fee7 	bl	800bd7c <_printf_common>
 800bfae:	3001      	adds	r0, #1
 800bfb0:	d14a      	bne.n	800c048 <_printf_i+0x1f0>
 800bfb2:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb6:	b004      	add	sp, #16
 800bfb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfbc:	6823      	ldr	r3, [r4, #0]
 800bfbe:	f043 0320 	orr.w	r3, r3, #32
 800bfc2:	6023      	str	r3, [r4, #0]
 800bfc4:	4832      	ldr	r0, [pc, #200]	@ (800c090 <_printf_i+0x238>)
 800bfc6:	2778      	movs	r7, #120	@ 0x78
 800bfc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bfcc:	6823      	ldr	r3, [r4, #0]
 800bfce:	6831      	ldr	r1, [r6, #0]
 800bfd0:	061f      	lsls	r7, r3, #24
 800bfd2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bfd6:	d402      	bmi.n	800bfde <_printf_i+0x186>
 800bfd8:	065f      	lsls	r7, r3, #25
 800bfda:	bf48      	it	mi
 800bfdc:	b2ad      	uxthmi	r5, r5
 800bfde:	6031      	str	r1, [r6, #0]
 800bfe0:	07d9      	lsls	r1, r3, #31
 800bfe2:	bf44      	itt	mi
 800bfe4:	f043 0320 	orrmi.w	r3, r3, #32
 800bfe8:	6023      	strmi	r3, [r4, #0]
 800bfea:	b11d      	cbz	r5, 800bff4 <_printf_i+0x19c>
 800bfec:	2310      	movs	r3, #16
 800bfee:	e7ad      	b.n	800bf4c <_printf_i+0xf4>
 800bff0:	4826      	ldr	r0, [pc, #152]	@ (800c08c <_printf_i+0x234>)
 800bff2:	e7e9      	b.n	800bfc8 <_printf_i+0x170>
 800bff4:	6823      	ldr	r3, [r4, #0]
 800bff6:	f023 0320 	bic.w	r3, r3, #32
 800bffa:	6023      	str	r3, [r4, #0]
 800bffc:	e7f6      	b.n	800bfec <_printf_i+0x194>
 800bffe:	4616      	mov	r6, r2
 800c000:	e7bd      	b.n	800bf7e <_printf_i+0x126>
 800c002:	6833      	ldr	r3, [r6, #0]
 800c004:	6825      	ldr	r5, [r4, #0]
 800c006:	6961      	ldr	r1, [r4, #20]
 800c008:	1d18      	adds	r0, r3, #4
 800c00a:	6030      	str	r0, [r6, #0]
 800c00c:	062e      	lsls	r6, r5, #24
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	d501      	bpl.n	800c016 <_printf_i+0x1be>
 800c012:	6019      	str	r1, [r3, #0]
 800c014:	e002      	b.n	800c01c <_printf_i+0x1c4>
 800c016:	0668      	lsls	r0, r5, #25
 800c018:	d5fb      	bpl.n	800c012 <_printf_i+0x1ba>
 800c01a:	8019      	strh	r1, [r3, #0]
 800c01c:	2300      	movs	r3, #0
 800c01e:	6123      	str	r3, [r4, #16]
 800c020:	4616      	mov	r6, r2
 800c022:	e7bc      	b.n	800bf9e <_printf_i+0x146>
 800c024:	6833      	ldr	r3, [r6, #0]
 800c026:	1d1a      	adds	r2, r3, #4
 800c028:	6032      	str	r2, [r6, #0]
 800c02a:	681e      	ldr	r6, [r3, #0]
 800c02c:	6862      	ldr	r2, [r4, #4]
 800c02e:	2100      	movs	r1, #0
 800c030:	4630      	mov	r0, r6
 800c032:	f7f4 f8e5 	bl	8000200 <memchr>
 800c036:	b108      	cbz	r0, 800c03c <_printf_i+0x1e4>
 800c038:	1b80      	subs	r0, r0, r6
 800c03a:	6060      	str	r0, [r4, #4]
 800c03c:	6863      	ldr	r3, [r4, #4]
 800c03e:	6123      	str	r3, [r4, #16]
 800c040:	2300      	movs	r3, #0
 800c042:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c046:	e7aa      	b.n	800bf9e <_printf_i+0x146>
 800c048:	6923      	ldr	r3, [r4, #16]
 800c04a:	4632      	mov	r2, r6
 800c04c:	4649      	mov	r1, r9
 800c04e:	4640      	mov	r0, r8
 800c050:	47d0      	blx	sl
 800c052:	3001      	adds	r0, #1
 800c054:	d0ad      	beq.n	800bfb2 <_printf_i+0x15a>
 800c056:	6823      	ldr	r3, [r4, #0]
 800c058:	079b      	lsls	r3, r3, #30
 800c05a:	d413      	bmi.n	800c084 <_printf_i+0x22c>
 800c05c:	68e0      	ldr	r0, [r4, #12]
 800c05e:	9b03      	ldr	r3, [sp, #12]
 800c060:	4298      	cmp	r0, r3
 800c062:	bfb8      	it	lt
 800c064:	4618      	movlt	r0, r3
 800c066:	e7a6      	b.n	800bfb6 <_printf_i+0x15e>
 800c068:	2301      	movs	r3, #1
 800c06a:	4632      	mov	r2, r6
 800c06c:	4649      	mov	r1, r9
 800c06e:	4640      	mov	r0, r8
 800c070:	47d0      	blx	sl
 800c072:	3001      	adds	r0, #1
 800c074:	d09d      	beq.n	800bfb2 <_printf_i+0x15a>
 800c076:	3501      	adds	r5, #1
 800c078:	68e3      	ldr	r3, [r4, #12]
 800c07a:	9903      	ldr	r1, [sp, #12]
 800c07c:	1a5b      	subs	r3, r3, r1
 800c07e:	42ab      	cmp	r3, r5
 800c080:	dcf2      	bgt.n	800c068 <_printf_i+0x210>
 800c082:	e7eb      	b.n	800c05c <_printf_i+0x204>
 800c084:	2500      	movs	r5, #0
 800c086:	f104 0619 	add.w	r6, r4, #25
 800c08a:	e7f5      	b.n	800c078 <_printf_i+0x220>
 800c08c:	0800f4da 	.word	0x0800f4da
 800c090:	0800f4eb 	.word	0x0800f4eb

0800c094 <std>:
 800c094:	2300      	movs	r3, #0
 800c096:	b510      	push	{r4, lr}
 800c098:	4604      	mov	r4, r0
 800c09a:	e9c0 3300 	strd	r3, r3, [r0]
 800c09e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c0a2:	6083      	str	r3, [r0, #8]
 800c0a4:	8181      	strh	r1, [r0, #12]
 800c0a6:	6643      	str	r3, [r0, #100]	@ 0x64
 800c0a8:	81c2      	strh	r2, [r0, #14]
 800c0aa:	6183      	str	r3, [r0, #24]
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	2208      	movs	r2, #8
 800c0b0:	305c      	adds	r0, #92	@ 0x5c
 800c0b2:	f000 f93c 	bl	800c32e <memset>
 800c0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c0ec <std+0x58>)
 800c0b8:	6263      	str	r3, [r4, #36]	@ 0x24
 800c0ba:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f0 <std+0x5c>)
 800c0bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c0be:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f4 <std+0x60>)
 800c0c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c0c2:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f8 <std+0x64>)
 800c0c4:	6323      	str	r3, [r4, #48]	@ 0x30
 800c0c6:	4b0d      	ldr	r3, [pc, #52]	@ (800c0fc <std+0x68>)
 800c0c8:	6224      	str	r4, [r4, #32]
 800c0ca:	429c      	cmp	r4, r3
 800c0cc:	d006      	beq.n	800c0dc <std+0x48>
 800c0ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c0d2:	4294      	cmp	r4, r2
 800c0d4:	d002      	beq.n	800c0dc <std+0x48>
 800c0d6:	33d0      	adds	r3, #208	@ 0xd0
 800c0d8:	429c      	cmp	r4, r3
 800c0da:	d105      	bne.n	800c0e8 <std+0x54>
 800c0dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c0e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0e4:	f000 b9fe 	b.w	800c4e4 <__retarget_lock_init_recursive>
 800c0e8:	bd10      	pop	{r4, pc}
 800c0ea:	bf00      	nop
 800c0ec:	0800c2a9 	.word	0x0800c2a9
 800c0f0:	0800c2cb 	.word	0x0800c2cb
 800c0f4:	0800c303 	.word	0x0800c303
 800c0f8:	0800c327 	.word	0x0800c327
 800c0fc:	20008a30 	.word	0x20008a30

0800c100 <stdio_exit_handler>:
 800c100:	4a02      	ldr	r2, [pc, #8]	@ (800c10c <stdio_exit_handler+0xc>)
 800c102:	4903      	ldr	r1, [pc, #12]	@ (800c110 <stdio_exit_handler+0x10>)
 800c104:	4803      	ldr	r0, [pc, #12]	@ (800c114 <stdio_exit_handler+0x14>)
 800c106:	f000 b869 	b.w	800c1dc <_fwalk_sglue>
 800c10a:	bf00      	nop
 800c10c:	200000dc 	.word	0x200000dc
 800c110:	0800e0f9 	.word	0x0800e0f9
 800c114:	200000ec 	.word	0x200000ec

0800c118 <cleanup_stdio>:
 800c118:	6841      	ldr	r1, [r0, #4]
 800c11a:	4b0c      	ldr	r3, [pc, #48]	@ (800c14c <cleanup_stdio+0x34>)
 800c11c:	4299      	cmp	r1, r3
 800c11e:	b510      	push	{r4, lr}
 800c120:	4604      	mov	r4, r0
 800c122:	d001      	beq.n	800c128 <cleanup_stdio+0x10>
 800c124:	f001 ffe8 	bl	800e0f8 <_fflush_r>
 800c128:	68a1      	ldr	r1, [r4, #8]
 800c12a:	4b09      	ldr	r3, [pc, #36]	@ (800c150 <cleanup_stdio+0x38>)
 800c12c:	4299      	cmp	r1, r3
 800c12e:	d002      	beq.n	800c136 <cleanup_stdio+0x1e>
 800c130:	4620      	mov	r0, r4
 800c132:	f001 ffe1 	bl	800e0f8 <_fflush_r>
 800c136:	68e1      	ldr	r1, [r4, #12]
 800c138:	4b06      	ldr	r3, [pc, #24]	@ (800c154 <cleanup_stdio+0x3c>)
 800c13a:	4299      	cmp	r1, r3
 800c13c:	d004      	beq.n	800c148 <cleanup_stdio+0x30>
 800c13e:	4620      	mov	r0, r4
 800c140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c144:	f001 bfd8 	b.w	800e0f8 <_fflush_r>
 800c148:	bd10      	pop	{r4, pc}
 800c14a:	bf00      	nop
 800c14c:	20008a30 	.word	0x20008a30
 800c150:	20008a98 	.word	0x20008a98
 800c154:	20008b00 	.word	0x20008b00

0800c158 <global_stdio_init.part.0>:
 800c158:	b510      	push	{r4, lr}
 800c15a:	4b0b      	ldr	r3, [pc, #44]	@ (800c188 <global_stdio_init.part.0+0x30>)
 800c15c:	4c0b      	ldr	r4, [pc, #44]	@ (800c18c <global_stdio_init.part.0+0x34>)
 800c15e:	4a0c      	ldr	r2, [pc, #48]	@ (800c190 <global_stdio_init.part.0+0x38>)
 800c160:	601a      	str	r2, [r3, #0]
 800c162:	4620      	mov	r0, r4
 800c164:	2200      	movs	r2, #0
 800c166:	2104      	movs	r1, #4
 800c168:	f7ff ff94 	bl	800c094 <std>
 800c16c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c170:	2201      	movs	r2, #1
 800c172:	2109      	movs	r1, #9
 800c174:	f7ff ff8e 	bl	800c094 <std>
 800c178:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c17c:	2202      	movs	r2, #2
 800c17e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c182:	2112      	movs	r1, #18
 800c184:	f7ff bf86 	b.w	800c094 <std>
 800c188:	20008b68 	.word	0x20008b68
 800c18c:	20008a30 	.word	0x20008a30
 800c190:	0800c101 	.word	0x0800c101

0800c194 <__sfp_lock_acquire>:
 800c194:	4801      	ldr	r0, [pc, #4]	@ (800c19c <__sfp_lock_acquire+0x8>)
 800c196:	f000 b9a6 	b.w	800c4e6 <__retarget_lock_acquire_recursive>
 800c19a:	bf00      	nop
 800c19c:	20008b71 	.word	0x20008b71

0800c1a0 <__sfp_lock_release>:
 800c1a0:	4801      	ldr	r0, [pc, #4]	@ (800c1a8 <__sfp_lock_release+0x8>)
 800c1a2:	f000 b9a1 	b.w	800c4e8 <__retarget_lock_release_recursive>
 800c1a6:	bf00      	nop
 800c1a8:	20008b71 	.word	0x20008b71

0800c1ac <__sinit>:
 800c1ac:	b510      	push	{r4, lr}
 800c1ae:	4604      	mov	r4, r0
 800c1b0:	f7ff fff0 	bl	800c194 <__sfp_lock_acquire>
 800c1b4:	6a23      	ldr	r3, [r4, #32]
 800c1b6:	b11b      	cbz	r3, 800c1c0 <__sinit+0x14>
 800c1b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1bc:	f7ff bff0 	b.w	800c1a0 <__sfp_lock_release>
 800c1c0:	4b04      	ldr	r3, [pc, #16]	@ (800c1d4 <__sinit+0x28>)
 800c1c2:	6223      	str	r3, [r4, #32]
 800c1c4:	4b04      	ldr	r3, [pc, #16]	@ (800c1d8 <__sinit+0x2c>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d1f5      	bne.n	800c1b8 <__sinit+0xc>
 800c1cc:	f7ff ffc4 	bl	800c158 <global_stdio_init.part.0>
 800c1d0:	e7f2      	b.n	800c1b8 <__sinit+0xc>
 800c1d2:	bf00      	nop
 800c1d4:	0800c119 	.word	0x0800c119
 800c1d8:	20008b68 	.word	0x20008b68

0800c1dc <_fwalk_sglue>:
 800c1dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1e0:	4607      	mov	r7, r0
 800c1e2:	4688      	mov	r8, r1
 800c1e4:	4614      	mov	r4, r2
 800c1e6:	2600      	movs	r6, #0
 800c1e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c1ec:	f1b9 0901 	subs.w	r9, r9, #1
 800c1f0:	d505      	bpl.n	800c1fe <_fwalk_sglue+0x22>
 800c1f2:	6824      	ldr	r4, [r4, #0]
 800c1f4:	2c00      	cmp	r4, #0
 800c1f6:	d1f7      	bne.n	800c1e8 <_fwalk_sglue+0xc>
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1fe:	89ab      	ldrh	r3, [r5, #12]
 800c200:	2b01      	cmp	r3, #1
 800c202:	d907      	bls.n	800c214 <_fwalk_sglue+0x38>
 800c204:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c208:	3301      	adds	r3, #1
 800c20a:	d003      	beq.n	800c214 <_fwalk_sglue+0x38>
 800c20c:	4629      	mov	r1, r5
 800c20e:	4638      	mov	r0, r7
 800c210:	47c0      	blx	r8
 800c212:	4306      	orrs	r6, r0
 800c214:	3568      	adds	r5, #104	@ 0x68
 800c216:	e7e9      	b.n	800c1ec <_fwalk_sglue+0x10>

0800c218 <iprintf>:
 800c218:	b40f      	push	{r0, r1, r2, r3}
 800c21a:	b507      	push	{r0, r1, r2, lr}
 800c21c:	4906      	ldr	r1, [pc, #24]	@ (800c238 <iprintf+0x20>)
 800c21e:	ab04      	add	r3, sp, #16
 800c220:	6808      	ldr	r0, [r1, #0]
 800c222:	f853 2b04 	ldr.w	r2, [r3], #4
 800c226:	6881      	ldr	r1, [r0, #8]
 800c228:	9301      	str	r3, [sp, #4]
 800c22a:	f001 fdc9 	bl	800ddc0 <_vfiprintf_r>
 800c22e:	b003      	add	sp, #12
 800c230:	f85d eb04 	ldr.w	lr, [sp], #4
 800c234:	b004      	add	sp, #16
 800c236:	4770      	bx	lr
 800c238:	200000e8 	.word	0x200000e8

0800c23c <sniprintf>:
 800c23c:	b40c      	push	{r2, r3}
 800c23e:	b530      	push	{r4, r5, lr}
 800c240:	4b18      	ldr	r3, [pc, #96]	@ (800c2a4 <sniprintf+0x68>)
 800c242:	1e0c      	subs	r4, r1, #0
 800c244:	681d      	ldr	r5, [r3, #0]
 800c246:	b09d      	sub	sp, #116	@ 0x74
 800c248:	da08      	bge.n	800c25c <sniprintf+0x20>
 800c24a:	238b      	movs	r3, #139	@ 0x8b
 800c24c:	602b      	str	r3, [r5, #0]
 800c24e:	f04f 30ff 	mov.w	r0, #4294967295
 800c252:	b01d      	add	sp, #116	@ 0x74
 800c254:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c258:	b002      	add	sp, #8
 800c25a:	4770      	bx	lr
 800c25c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c260:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c264:	f04f 0300 	mov.w	r3, #0
 800c268:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c26a:	bf14      	ite	ne
 800c26c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c270:	4623      	moveq	r3, r4
 800c272:	9304      	str	r3, [sp, #16]
 800c274:	9307      	str	r3, [sp, #28]
 800c276:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c27a:	9002      	str	r0, [sp, #8]
 800c27c:	9006      	str	r0, [sp, #24]
 800c27e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c282:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c284:	ab21      	add	r3, sp, #132	@ 0x84
 800c286:	a902      	add	r1, sp, #8
 800c288:	4628      	mov	r0, r5
 800c28a:	9301      	str	r3, [sp, #4]
 800c28c:	f001 fc72 	bl	800db74 <_svfiprintf_r>
 800c290:	1c43      	adds	r3, r0, #1
 800c292:	bfbc      	itt	lt
 800c294:	238b      	movlt	r3, #139	@ 0x8b
 800c296:	602b      	strlt	r3, [r5, #0]
 800c298:	2c00      	cmp	r4, #0
 800c29a:	d0da      	beq.n	800c252 <sniprintf+0x16>
 800c29c:	9b02      	ldr	r3, [sp, #8]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	701a      	strb	r2, [r3, #0]
 800c2a2:	e7d6      	b.n	800c252 <sniprintf+0x16>
 800c2a4:	200000e8 	.word	0x200000e8

0800c2a8 <__sread>:
 800c2a8:	b510      	push	{r4, lr}
 800c2aa:	460c      	mov	r4, r1
 800c2ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2b0:	f000 f8ca 	bl	800c448 <_read_r>
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	bfab      	itete	ge
 800c2b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c2ba:	89a3      	ldrhlt	r3, [r4, #12]
 800c2bc:	181b      	addge	r3, r3, r0
 800c2be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c2c2:	bfac      	ite	ge
 800c2c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c2c6:	81a3      	strhlt	r3, [r4, #12]
 800c2c8:	bd10      	pop	{r4, pc}

0800c2ca <__swrite>:
 800c2ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2ce:	461f      	mov	r7, r3
 800c2d0:	898b      	ldrh	r3, [r1, #12]
 800c2d2:	05db      	lsls	r3, r3, #23
 800c2d4:	4605      	mov	r5, r0
 800c2d6:	460c      	mov	r4, r1
 800c2d8:	4616      	mov	r6, r2
 800c2da:	d505      	bpl.n	800c2e8 <__swrite+0x1e>
 800c2dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2e0:	2302      	movs	r3, #2
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	f000 f89e 	bl	800c424 <_lseek_r>
 800c2e8:	89a3      	ldrh	r3, [r4, #12]
 800c2ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c2f2:	81a3      	strh	r3, [r4, #12]
 800c2f4:	4632      	mov	r2, r6
 800c2f6:	463b      	mov	r3, r7
 800c2f8:	4628      	mov	r0, r5
 800c2fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2fe:	f000 b8b5 	b.w	800c46c <_write_r>

0800c302 <__sseek>:
 800c302:	b510      	push	{r4, lr}
 800c304:	460c      	mov	r4, r1
 800c306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c30a:	f000 f88b 	bl	800c424 <_lseek_r>
 800c30e:	1c43      	adds	r3, r0, #1
 800c310:	89a3      	ldrh	r3, [r4, #12]
 800c312:	bf15      	itete	ne
 800c314:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c316:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c31a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c31e:	81a3      	strheq	r3, [r4, #12]
 800c320:	bf18      	it	ne
 800c322:	81a3      	strhne	r3, [r4, #12]
 800c324:	bd10      	pop	{r4, pc}

0800c326 <__sclose>:
 800c326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c32a:	f000 b80d 	b.w	800c348 <_close_r>

0800c32e <memset>:
 800c32e:	4402      	add	r2, r0
 800c330:	4603      	mov	r3, r0
 800c332:	4293      	cmp	r3, r2
 800c334:	d100      	bne.n	800c338 <memset+0xa>
 800c336:	4770      	bx	lr
 800c338:	f803 1b01 	strb.w	r1, [r3], #1
 800c33c:	e7f9      	b.n	800c332 <memset+0x4>
	...

0800c340 <_localeconv_r>:
 800c340:	4800      	ldr	r0, [pc, #0]	@ (800c344 <_localeconv_r+0x4>)
 800c342:	4770      	bx	lr
 800c344:	20000228 	.word	0x20000228

0800c348 <_close_r>:
 800c348:	b538      	push	{r3, r4, r5, lr}
 800c34a:	4d06      	ldr	r5, [pc, #24]	@ (800c364 <_close_r+0x1c>)
 800c34c:	2300      	movs	r3, #0
 800c34e:	4604      	mov	r4, r0
 800c350:	4608      	mov	r0, r1
 800c352:	602b      	str	r3, [r5, #0]
 800c354:	f7f7 fe84 	bl	8004060 <_close>
 800c358:	1c43      	adds	r3, r0, #1
 800c35a:	d102      	bne.n	800c362 <_close_r+0x1a>
 800c35c:	682b      	ldr	r3, [r5, #0]
 800c35e:	b103      	cbz	r3, 800c362 <_close_r+0x1a>
 800c360:	6023      	str	r3, [r4, #0]
 800c362:	bd38      	pop	{r3, r4, r5, pc}
 800c364:	20008b6c 	.word	0x20008b6c

0800c368 <_reclaim_reent>:
 800c368:	4b2d      	ldr	r3, [pc, #180]	@ (800c420 <_reclaim_reent+0xb8>)
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	4283      	cmp	r3, r0
 800c36e:	b570      	push	{r4, r5, r6, lr}
 800c370:	4604      	mov	r4, r0
 800c372:	d053      	beq.n	800c41c <_reclaim_reent+0xb4>
 800c374:	69c3      	ldr	r3, [r0, #28]
 800c376:	b31b      	cbz	r3, 800c3c0 <_reclaim_reent+0x58>
 800c378:	68db      	ldr	r3, [r3, #12]
 800c37a:	b163      	cbz	r3, 800c396 <_reclaim_reent+0x2e>
 800c37c:	2500      	movs	r5, #0
 800c37e:	69e3      	ldr	r3, [r4, #28]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	5959      	ldr	r1, [r3, r5]
 800c384:	b9b1      	cbnz	r1, 800c3b4 <_reclaim_reent+0x4c>
 800c386:	3504      	adds	r5, #4
 800c388:	2d80      	cmp	r5, #128	@ 0x80
 800c38a:	d1f8      	bne.n	800c37e <_reclaim_reent+0x16>
 800c38c:	69e3      	ldr	r3, [r4, #28]
 800c38e:	4620      	mov	r0, r4
 800c390:	68d9      	ldr	r1, [r3, #12]
 800c392:	f000 ff19 	bl	800d1c8 <_free_r>
 800c396:	69e3      	ldr	r3, [r4, #28]
 800c398:	6819      	ldr	r1, [r3, #0]
 800c39a:	b111      	cbz	r1, 800c3a2 <_reclaim_reent+0x3a>
 800c39c:	4620      	mov	r0, r4
 800c39e:	f000 ff13 	bl	800d1c8 <_free_r>
 800c3a2:	69e3      	ldr	r3, [r4, #28]
 800c3a4:	689d      	ldr	r5, [r3, #8]
 800c3a6:	b15d      	cbz	r5, 800c3c0 <_reclaim_reent+0x58>
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	682d      	ldr	r5, [r5, #0]
 800c3ae:	f000 ff0b 	bl	800d1c8 <_free_r>
 800c3b2:	e7f8      	b.n	800c3a6 <_reclaim_reent+0x3e>
 800c3b4:	680e      	ldr	r6, [r1, #0]
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	f000 ff06 	bl	800d1c8 <_free_r>
 800c3bc:	4631      	mov	r1, r6
 800c3be:	e7e1      	b.n	800c384 <_reclaim_reent+0x1c>
 800c3c0:	6961      	ldr	r1, [r4, #20]
 800c3c2:	b111      	cbz	r1, 800c3ca <_reclaim_reent+0x62>
 800c3c4:	4620      	mov	r0, r4
 800c3c6:	f000 feff 	bl	800d1c8 <_free_r>
 800c3ca:	69e1      	ldr	r1, [r4, #28]
 800c3cc:	b111      	cbz	r1, 800c3d4 <_reclaim_reent+0x6c>
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	f000 fefa 	bl	800d1c8 <_free_r>
 800c3d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c3d6:	b111      	cbz	r1, 800c3de <_reclaim_reent+0x76>
 800c3d8:	4620      	mov	r0, r4
 800c3da:	f000 fef5 	bl	800d1c8 <_free_r>
 800c3de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3e0:	b111      	cbz	r1, 800c3e8 <_reclaim_reent+0x80>
 800c3e2:	4620      	mov	r0, r4
 800c3e4:	f000 fef0 	bl	800d1c8 <_free_r>
 800c3e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c3ea:	b111      	cbz	r1, 800c3f2 <_reclaim_reent+0x8a>
 800c3ec:	4620      	mov	r0, r4
 800c3ee:	f000 feeb 	bl	800d1c8 <_free_r>
 800c3f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c3f4:	b111      	cbz	r1, 800c3fc <_reclaim_reent+0x94>
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	f000 fee6 	bl	800d1c8 <_free_r>
 800c3fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c3fe:	b111      	cbz	r1, 800c406 <_reclaim_reent+0x9e>
 800c400:	4620      	mov	r0, r4
 800c402:	f000 fee1 	bl	800d1c8 <_free_r>
 800c406:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c408:	b111      	cbz	r1, 800c410 <_reclaim_reent+0xa8>
 800c40a:	4620      	mov	r0, r4
 800c40c:	f000 fedc 	bl	800d1c8 <_free_r>
 800c410:	6a23      	ldr	r3, [r4, #32]
 800c412:	b11b      	cbz	r3, 800c41c <_reclaim_reent+0xb4>
 800c414:	4620      	mov	r0, r4
 800c416:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c41a:	4718      	bx	r3
 800c41c:	bd70      	pop	{r4, r5, r6, pc}
 800c41e:	bf00      	nop
 800c420:	200000e8 	.word	0x200000e8

0800c424 <_lseek_r>:
 800c424:	b538      	push	{r3, r4, r5, lr}
 800c426:	4d07      	ldr	r5, [pc, #28]	@ (800c444 <_lseek_r+0x20>)
 800c428:	4604      	mov	r4, r0
 800c42a:	4608      	mov	r0, r1
 800c42c:	4611      	mov	r1, r2
 800c42e:	2200      	movs	r2, #0
 800c430:	602a      	str	r2, [r5, #0]
 800c432:	461a      	mov	r2, r3
 800c434:	f7f7 fe3b 	bl	80040ae <_lseek>
 800c438:	1c43      	adds	r3, r0, #1
 800c43a:	d102      	bne.n	800c442 <_lseek_r+0x1e>
 800c43c:	682b      	ldr	r3, [r5, #0]
 800c43e:	b103      	cbz	r3, 800c442 <_lseek_r+0x1e>
 800c440:	6023      	str	r3, [r4, #0]
 800c442:	bd38      	pop	{r3, r4, r5, pc}
 800c444:	20008b6c 	.word	0x20008b6c

0800c448 <_read_r>:
 800c448:	b538      	push	{r3, r4, r5, lr}
 800c44a:	4d07      	ldr	r5, [pc, #28]	@ (800c468 <_read_r+0x20>)
 800c44c:	4604      	mov	r4, r0
 800c44e:	4608      	mov	r0, r1
 800c450:	4611      	mov	r1, r2
 800c452:	2200      	movs	r2, #0
 800c454:	602a      	str	r2, [r5, #0]
 800c456:	461a      	mov	r2, r3
 800c458:	f7f7 fde5 	bl	8004026 <_read>
 800c45c:	1c43      	adds	r3, r0, #1
 800c45e:	d102      	bne.n	800c466 <_read_r+0x1e>
 800c460:	682b      	ldr	r3, [r5, #0]
 800c462:	b103      	cbz	r3, 800c466 <_read_r+0x1e>
 800c464:	6023      	str	r3, [r4, #0]
 800c466:	bd38      	pop	{r3, r4, r5, pc}
 800c468:	20008b6c 	.word	0x20008b6c

0800c46c <_write_r>:
 800c46c:	b538      	push	{r3, r4, r5, lr}
 800c46e:	4d07      	ldr	r5, [pc, #28]	@ (800c48c <_write_r+0x20>)
 800c470:	4604      	mov	r4, r0
 800c472:	4608      	mov	r0, r1
 800c474:	4611      	mov	r1, r2
 800c476:	2200      	movs	r2, #0
 800c478:	602a      	str	r2, [r5, #0]
 800c47a:	461a      	mov	r2, r3
 800c47c:	f7f5 fff5 	bl	800246a <_write>
 800c480:	1c43      	adds	r3, r0, #1
 800c482:	d102      	bne.n	800c48a <_write_r+0x1e>
 800c484:	682b      	ldr	r3, [r5, #0]
 800c486:	b103      	cbz	r3, 800c48a <_write_r+0x1e>
 800c488:	6023      	str	r3, [r4, #0]
 800c48a:	bd38      	pop	{r3, r4, r5, pc}
 800c48c:	20008b6c 	.word	0x20008b6c

0800c490 <__errno>:
 800c490:	4b01      	ldr	r3, [pc, #4]	@ (800c498 <__errno+0x8>)
 800c492:	6818      	ldr	r0, [r3, #0]
 800c494:	4770      	bx	lr
 800c496:	bf00      	nop
 800c498:	200000e8 	.word	0x200000e8

0800c49c <__libc_init_array>:
 800c49c:	b570      	push	{r4, r5, r6, lr}
 800c49e:	4d0d      	ldr	r5, [pc, #52]	@ (800c4d4 <__libc_init_array+0x38>)
 800c4a0:	4c0d      	ldr	r4, [pc, #52]	@ (800c4d8 <__libc_init_array+0x3c>)
 800c4a2:	1b64      	subs	r4, r4, r5
 800c4a4:	10a4      	asrs	r4, r4, #2
 800c4a6:	2600      	movs	r6, #0
 800c4a8:	42a6      	cmp	r6, r4
 800c4aa:	d109      	bne.n	800c4c0 <__libc_init_array+0x24>
 800c4ac:	4d0b      	ldr	r5, [pc, #44]	@ (800c4dc <__libc_init_array+0x40>)
 800c4ae:	4c0c      	ldr	r4, [pc, #48]	@ (800c4e0 <__libc_init_array+0x44>)
 800c4b0:	f002 fe0a 	bl	800f0c8 <_init>
 800c4b4:	1b64      	subs	r4, r4, r5
 800c4b6:	10a4      	asrs	r4, r4, #2
 800c4b8:	2600      	movs	r6, #0
 800c4ba:	42a6      	cmp	r6, r4
 800c4bc:	d105      	bne.n	800c4ca <__libc_init_array+0x2e>
 800c4be:	bd70      	pop	{r4, r5, r6, pc}
 800c4c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4c4:	4798      	blx	r3
 800c4c6:	3601      	adds	r6, #1
 800c4c8:	e7ee      	b.n	800c4a8 <__libc_init_array+0xc>
 800c4ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4ce:	4798      	blx	r3
 800c4d0:	3601      	adds	r6, #1
 800c4d2:	e7f2      	b.n	800c4ba <__libc_init_array+0x1e>
 800c4d4:	0800fc14 	.word	0x0800fc14
 800c4d8:	0800fc14 	.word	0x0800fc14
 800c4dc:	0800fc14 	.word	0x0800fc14
 800c4e0:	0800fc18 	.word	0x0800fc18

0800c4e4 <__retarget_lock_init_recursive>:
 800c4e4:	4770      	bx	lr

0800c4e6 <__retarget_lock_acquire_recursive>:
 800c4e6:	4770      	bx	lr

0800c4e8 <__retarget_lock_release_recursive>:
 800c4e8:	4770      	bx	lr

0800c4ea <strcpy>:
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4f0:	f803 2b01 	strb.w	r2, [r3], #1
 800c4f4:	2a00      	cmp	r2, #0
 800c4f6:	d1f9      	bne.n	800c4ec <strcpy+0x2>
 800c4f8:	4770      	bx	lr

0800c4fa <memcpy>:
 800c4fa:	440a      	add	r2, r1
 800c4fc:	4291      	cmp	r1, r2
 800c4fe:	f100 33ff 	add.w	r3, r0, #4294967295
 800c502:	d100      	bne.n	800c506 <memcpy+0xc>
 800c504:	4770      	bx	lr
 800c506:	b510      	push	{r4, lr}
 800c508:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c50c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c510:	4291      	cmp	r1, r2
 800c512:	d1f9      	bne.n	800c508 <memcpy+0xe>
 800c514:	bd10      	pop	{r4, pc}

0800c516 <quorem>:
 800c516:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c51a:	6903      	ldr	r3, [r0, #16]
 800c51c:	690c      	ldr	r4, [r1, #16]
 800c51e:	42a3      	cmp	r3, r4
 800c520:	4607      	mov	r7, r0
 800c522:	db7e      	blt.n	800c622 <quorem+0x10c>
 800c524:	3c01      	subs	r4, #1
 800c526:	f101 0814 	add.w	r8, r1, #20
 800c52a:	00a3      	lsls	r3, r4, #2
 800c52c:	f100 0514 	add.w	r5, r0, #20
 800c530:	9300      	str	r3, [sp, #0]
 800c532:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c536:	9301      	str	r3, [sp, #4]
 800c538:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c53c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c540:	3301      	adds	r3, #1
 800c542:	429a      	cmp	r2, r3
 800c544:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c548:	fbb2 f6f3 	udiv	r6, r2, r3
 800c54c:	d32e      	bcc.n	800c5ac <quorem+0x96>
 800c54e:	f04f 0a00 	mov.w	sl, #0
 800c552:	46c4      	mov	ip, r8
 800c554:	46ae      	mov	lr, r5
 800c556:	46d3      	mov	fp, sl
 800c558:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c55c:	b298      	uxth	r0, r3
 800c55e:	fb06 a000 	mla	r0, r6, r0, sl
 800c562:	0c02      	lsrs	r2, r0, #16
 800c564:	0c1b      	lsrs	r3, r3, #16
 800c566:	fb06 2303 	mla	r3, r6, r3, r2
 800c56a:	f8de 2000 	ldr.w	r2, [lr]
 800c56e:	b280      	uxth	r0, r0
 800c570:	b292      	uxth	r2, r2
 800c572:	1a12      	subs	r2, r2, r0
 800c574:	445a      	add	r2, fp
 800c576:	f8de 0000 	ldr.w	r0, [lr]
 800c57a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c57e:	b29b      	uxth	r3, r3
 800c580:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c584:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c588:	b292      	uxth	r2, r2
 800c58a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c58e:	45e1      	cmp	r9, ip
 800c590:	f84e 2b04 	str.w	r2, [lr], #4
 800c594:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c598:	d2de      	bcs.n	800c558 <quorem+0x42>
 800c59a:	9b00      	ldr	r3, [sp, #0]
 800c59c:	58eb      	ldr	r3, [r5, r3]
 800c59e:	b92b      	cbnz	r3, 800c5ac <quorem+0x96>
 800c5a0:	9b01      	ldr	r3, [sp, #4]
 800c5a2:	3b04      	subs	r3, #4
 800c5a4:	429d      	cmp	r5, r3
 800c5a6:	461a      	mov	r2, r3
 800c5a8:	d32f      	bcc.n	800c60a <quorem+0xf4>
 800c5aa:	613c      	str	r4, [r7, #16]
 800c5ac:	4638      	mov	r0, r7
 800c5ae:	f001 f97d 	bl	800d8ac <__mcmp>
 800c5b2:	2800      	cmp	r0, #0
 800c5b4:	db25      	blt.n	800c602 <quorem+0xec>
 800c5b6:	4629      	mov	r1, r5
 800c5b8:	2000      	movs	r0, #0
 800c5ba:	f858 2b04 	ldr.w	r2, [r8], #4
 800c5be:	f8d1 c000 	ldr.w	ip, [r1]
 800c5c2:	fa1f fe82 	uxth.w	lr, r2
 800c5c6:	fa1f f38c 	uxth.w	r3, ip
 800c5ca:	eba3 030e 	sub.w	r3, r3, lr
 800c5ce:	4403      	add	r3, r0
 800c5d0:	0c12      	lsrs	r2, r2, #16
 800c5d2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c5d6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c5da:	b29b      	uxth	r3, r3
 800c5dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5e0:	45c1      	cmp	r9, r8
 800c5e2:	f841 3b04 	str.w	r3, [r1], #4
 800c5e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c5ea:	d2e6      	bcs.n	800c5ba <quorem+0xa4>
 800c5ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5f4:	b922      	cbnz	r2, 800c600 <quorem+0xea>
 800c5f6:	3b04      	subs	r3, #4
 800c5f8:	429d      	cmp	r5, r3
 800c5fa:	461a      	mov	r2, r3
 800c5fc:	d30b      	bcc.n	800c616 <quorem+0x100>
 800c5fe:	613c      	str	r4, [r7, #16]
 800c600:	3601      	adds	r6, #1
 800c602:	4630      	mov	r0, r6
 800c604:	b003      	add	sp, #12
 800c606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c60a:	6812      	ldr	r2, [r2, #0]
 800c60c:	3b04      	subs	r3, #4
 800c60e:	2a00      	cmp	r2, #0
 800c610:	d1cb      	bne.n	800c5aa <quorem+0x94>
 800c612:	3c01      	subs	r4, #1
 800c614:	e7c6      	b.n	800c5a4 <quorem+0x8e>
 800c616:	6812      	ldr	r2, [r2, #0]
 800c618:	3b04      	subs	r3, #4
 800c61a:	2a00      	cmp	r2, #0
 800c61c:	d1ef      	bne.n	800c5fe <quorem+0xe8>
 800c61e:	3c01      	subs	r4, #1
 800c620:	e7ea      	b.n	800c5f8 <quorem+0xe2>
 800c622:	2000      	movs	r0, #0
 800c624:	e7ee      	b.n	800c604 <quorem+0xee>
	...

0800c628 <_dtoa_r>:
 800c628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62c:	69c7      	ldr	r7, [r0, #28]
 800c62e:	b097      	sub	sp, #92	@ 0x5c
 800c630:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c634:	ec55 4b10 	vmov	r4, r5, d0
 800c638:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c63a:	9107      	str	r1, [sp, #28]
 800c63c:	4681      	mov	r9, r0
 800c63e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c640:	9311      	str	r3, [sp, #68]	@ 0x44
 800c642:	b97f      	cbnz	r7, 800c664 <_dtoa_r+0x3c>
 800c644:	2010      	movs	r0, #16
 800c646:	f000 fe09 	bl	800d25c <malloc>
 800c64a:	4602      	mov	r2, r0
 800c64c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c650:	b920      	cbnz	r0, 800c65c <_dtoa_r+0x34>
 800c652:	4ba9      	ldr	r3, [pc, #676]	@ (800c8f8 <_dtoa_r+0x2d0>)
 800c654:	21ef      	movs	r1, #239	@ 0xef
 800c656:	48a9      	ldr	r0, [pc, #676]	@ (800c8fc <_dtoa_r+0x2d4>)
 800c658:	f001 fe34 	bl	800e2c4 <__assert_func>
 800c65c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c660:	6007      	str	r7, [r0, #0]
 800c662:	60c7      	str	r7, [r0, #12]
 800c664:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c668:	6819      	ldr	r1, [r3, #0]
 800c66a:	b159      	cbz	r1, 800c684 <_dtoa_r+0x5c>
 800c66c:	685a      	ldr	r2, [r3, #4]
 800c66e:	604a      	str	r2, [r1, #4]
 800c670:	2301      	movs	r3, #1
 800c672:	4093      	lsls	r3, r2
 800c674:	608b      	str	r3, [r1, #8]
 800c676:	4648      	mov	r0, r9
 800c678:	f000 fee6 	bl	800d448 <_Bfree>
 800c67c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c680:	2200      	movs	r2, #0
 800c682:	601a      	str	r2, [r3, #0]
 800c684:	1e2b      	subs	r3, r5, #0
 800c686:	bfb9      	ittee	lt
 800c688:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c68c:	9305      	strlt	r3, [sp, #20]
 800c68e:	2300      	movge	r3, #0
 800c690:	6033      	strge	r3, [r6, #0]
 800c692:	9f05      	ldr	r7, [sp, #20]
 800c694:	4b9a      	ldr	r3, [pc, #616]	@ (800c900 <_dtoa_r+0x2d8>)
 800c696:	bfbc      	itt	lt
 800c698:	2201      	movlt	r2, #1
 800c69a:	6032      	strlt	r2, [r6, #0]
 800c69c:	43bb      	bics	r3, r7
 800c69e:	d112      	bne.n	800c6c6 <_dtoa_r+0x9e>
 800c6a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c6a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c6a6:	6013      	str	r3, [r2, #0]
 800c6a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c6ac:	4323      	orrs	r3, r4
 800c6ae:	f000 855a 	beq.w	800d166 <_dtoa_r+0xb3e>
 800c6b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c6b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c914 <_dtoa_r+0x2ec>
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	f000 855c 	beq.w	800d176 <_dtoa_r+0xb4e>
 800c6be:	f10a 0303 	add.w	r3, sl, #3
 800c6c2:	f000 bd56 	b.w	800d172 <_dtoa_r+0xb4a>
 800c6c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	ec51 0b17 	vmov	r0, r1, d7
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c6d6:	f7f4 fa0f 	bl	8000af8 <__aeabi_dcmpeq>
 800c6da:	4680      	mov	r8, r0
 800c6dc:	b158      	cbz	r0, 800c6f6 <_dtoa_r+0xce>
 800c6de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	6013      	str	r3, [r2, #0]
 800c6e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c6e6:	b113      	cbz	r3, 800c6ee <_dtoa_r+0xc6>
 800c6e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c6ea:	4b86      	ldr	r3, [pc, #536]	@ (800c904 <_dtoa_r+0x2dc>)
 800c6ec:	6013      	str	r3, [r2, #0]
 800c6ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c918 <_dtoa_r+0x2f0>
 800c6f2:	f000 bd40 	b.w	800d176 <_dtoa_r+0xb4e>
 800c6f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c6fa:	aa14      	add	r2, sp, #80	@ 0x50
 800c6fc:	a915      	add	r1, sp, #84	@ 0x54
 800c6fe:	4648      	mov	r0, r9
 800c700:	f001 f984 	bl	800da0c <__d2b>
 800c704:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c708:	9002      	str	r0, [sp, #8]
 800c70a:	2e00      	cmp	r6, #0
 800c70c:	d078      	beq.n	800c800 <_dtoa_r+0x1d8>
 800c70e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c710:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c718:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c71c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c720:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c724:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c728:	4619      	mov	r1, r3
 800c72a:	2200      	movs	r2, #0
 800c72c:	4b76      	ldr	r3, [pc, #472]	@ (800c908 <_dtoa_r+0x2e0>)
 800c72e:	f7f3 fdc3 	bl	80002b8 <__aeabi_dsub>
 800c732:	a36b      	add	r3, pc, #428	@ (adr r3, 800c8e0 <_dtoa_r+0x2b8>)
 800c734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c738:	f7f3 ff76 	bl	8000628 <__aeabi_dmul>
 800c73c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c8e8 <_dtoa_r+0x2c0>)
 800c73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c742:	f7f3 fdbb 	bl	80002bc <__adddf3>
 800c746:	4604      	mov	r4, r0
 800c748:	4630      	mov	r0, r6
 800c74a:	460d      	mov	r5, r1
 800c74c:	f7f3 ff02 	bl	8000554 <__aeabi_i2d>
 800c750:	a367      	add	r3, pc, #412	@ (adr r3, 800c8f0 <_dtoa_r+0x2c8>)
 800c752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c756:	f7f3 ff67 	bl	8000628 <__aeabi_dmul>
 800c75a:	4602      	mov	r2, r0
 800c75c:	460b      	mov	r3, r1
 800c75e:	4620      	mov	r0, r4
 800c760:	4629      	mov	r1, r5
 800c762:	f7f3 fdab 	bl	80002bc <__adddf3>
 800c766:	4604      	mov	r4, r0
 800c768:	460d      	mov	r5, r1
 800c76a:	f7f4 fa0d 	bl	8000b88 <__aeabi_d2iz>
 800c76e:	2200      	movs	r2, #0
 800c770:	4607      	mov	r7, r0
 800c772:	2300      	movs	r3, #0
 800c774:	4620      	mov	r0, r4
 800c776:	4629      	mov	r1, r5
 800c778:	f7f4 f9c8 	bl	8000b0c <__aeabi_dcmplt>
 800c77c:	b140      	cbz	r0, 800c790 <_dtoa_r+0x168>
 800c77e:	4638      	mov	r0, r7
 800c780:	f7f3 fee8 	bl	8000554 <__aeabi_i2d>
 800c784:	4622      	mov	r2, r4
 800c786:	462b      	mov	r3, r5
 800c788:	f7f4 f9b6 	bl	8000af8 <__aeabi_dcmpeq>
 800c78c:	b900      	cbnz	r0, 800c790 <_dtoa_r+0x168>
 800c78e:	3f01      	subs	r7, #1
 800c790:	2f16      	cmp	r7, #22
 800c792:	d852      	bhi.n	800c83a <_dtoa_r+0x212>
 800c794:	4b5d      	ldr	r3, [pc, #372]	@ (800c90c <_dtoa_r+0x2e4>)
 800c796:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c7a2:	f7f4 f9b3 	bl	8000b0c <__aeabi_dcmplt>
 800c7a6:	2800      	cmp	r0, #0
 800c7a8:	d049      	beq.n	800c83e <_dtoa_r+0x216>
 800c7aa:	3f01      	subs	r7, #1
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c7b2:	1b9b      	subs	r3, r3, r6
 800c7b4:	1e5a      	subs	r2, r3, #1
 800c7b6:	bf45      	ittet	mi
 800c7b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c7bc:	9300      	strmi	r3, [sp, #0]
 800c7be:	2300      	movpl	r3, #0
 800c7c0:	2300      	movmi	r3, #0
 800c7c2:	9206      	str	r2, [sp, #24]
 800c7c4:	bf54      	ite	pl
 800c7c6:	9300      	strpl	r3, [sp, #0]
 800c7c8:	9306      	strmi	r3, [sp, #24]
 800c7ca:	2f00      	cmp	r7, #0
 800c7cc:	db39      	blt.n	800c842 <_dtoa_r+0x21a>
 800c7ce:	9b06      	ldr	r3, [sp, #24]
 800c7d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800c7d2:	443b      	add	r3, r7
 800c7d4:	9306      	str	r3, [sp, #24]
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	9308      	str	r3, [sp, #32]
 800c7da:	9b07      	ldr	r3, [sp, #28]
 800c7dc:	2b09      	cmp	r3, #9
 800c7de:	d863      	bhi.n	800c8a8 <_dtoa_r+0x280>
 800c7e0:	2b05      	cmp	r3, #5
 800c7e2:	bfc4      	itt	gt
 800c7e4:	3b04      	subgt	r3, #4
 800c7e6:	9307      	strgt	r3, [sp, #28]
 800c7e8:	9b07      	ldr	r3, [sp, #28]
 800c7ea:	f1a3 0302 	sub.w	r3, r3, #2
 800c7ee:	bfcc      	ite	gt
 800c7f0:	2400      	movgt	r4, #0
 800c7f2:	2401      	movle	r4, #1
 800c7f4:	2b03      	cmp	r3, #3
 800c7f6:	d863      	bhi.n	800c8c0 <_dtoa_r+0x298>
 800c7f8:	e8df f003 	tbb	[pc, r3]
 800c7fc:	2b375452 	.word	0x2b375452
 800c800:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c804:	441e      	add	r6, r3
 800c806:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c80a:	2b20      	cmp	r3, #32
 800c80c:	bfc1      	itttt	gt
 800c80e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c812:	409f      	lslgt	r7, r3
 800c814:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c818:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c81c:	bfd6      	itet	le
 800c81e:	f1c3 0320 	rsble	r3, r3, #32
 800c822:	ea47 0003 	orrgt.w	r0, r7, r3
 800c826:	fa04 f003 	lslle.w	r0, r4, r3
 800c82a:	f7f3 fe83 	bl	8000534 <__aeabi_ui2d>
 800c82e:	2201      	movs	r2, #1
 800c830:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c834:	3e01      	subs	r6, #1
 800c836:	9212      	str	r2, [sp, #72]	@ 0x48
 800c838:	e776      	b.n	800c728 <_dtoa_r+0x100>
 800c83a:	2301      	movs	r3, #1
 800c83c:	e7b7      	b.n	800c7ae <_dtoa_r+0x186>
 800c83e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c840:	e7b6      	b.n	800c7b0 <_dtoa_r+0x188>
 800c842:	9b00      	ldr	r3, [sp, #0]
 800c844:	1bdb      	subs	r3, r3, r7
 800c846:	9300      	str	r3, [sp, #0]
 800c848:	427b      	negs	r3, r7
 800c84a:	9308      	str	r3, [sp, #32]
 800c84c:	2300      	movs	r3, #0
 800c84e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c850:	e7c3      	b.n	800c7da <_dtoa_r+0x1b2>
 800c852:	2301      	movs	r3, #1
 800c854:	9309      	str	r3, [sp, #36]	@ 0x24
 800c856:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c858:	eb07 0b03 	add.w	fp, r7, r3
 800c85c:	f10b 0301 	add.w	r3, fp, #1
 800c860:	2b01      	cmp	r3, #1
 800c862:	9303      	str	r3, [sp, #12]
 800c864:	bfb8      	it	lt
 800c866:	2301      	movlt	r3, #1
 800c868:	e006      	b.n	800c878 <_dtoa_r+0x250>
 800c86a:	2301      	movs	r3, #1
 800c86c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c86e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c870:	2b00      	cmp	r3, #0
 800c872:	dd28      	ble.n	800c8c6 <_dtoa_r+0x29e>
 800c874:	469b      	mov	fp, r3
 800c876:	9303      	str	r3, [sp, #12]
 800c878:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c87c:	2100      	movs	r1, #0
 800c87e:	2204      	movs	r2, #4
 800c880:	f102 0514 	add.w	r5, r2, #20
 800c884:	429d      	cmp	r5, r3
 800c886:	d926      	bls.n	800c8d6 <_dtoa_r+0x2ae>
 800c888:	6041      	str	r1, [r0, #4]
 800c88a:	4648      	mov	r0, r9
 800c88c:	f000 fd9c 	bl	800d3c8 <_Balloc>
 800c890:	4682      	mov	sl, r0
 800c892:	2800      	cmp	r0, #0
 800c894:	d142      	bne.n	800c91c <_dtoa_r+0x2f4>
 800c896:	4b1e      	ldr	r3, [pc, #120]	@ (800c910 <_dtoa_r+0x2e8>)
 800c898:	4602      	mov	r2, r0
 800c89a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c89e:	e6da      	b.n	800c656 <_dtoa_r+0x2e>
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	e7e3      	b.n	800c86c <_dtoa_r+0x244>
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	e7d5      	b.n	800c854 <_dtoa_r+0x22c>
 800c8a8:	2401      	movs	r4, #1
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	9307      	str	r3, [sp, #28]
 800c8ae:	9409      	str	r4, [sp, #36]	@ 0x24
 800c8b0:	f04f 3bff 	mov.w	fp, #4294967295
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c8ba:	2312      	movs	r3, #18
 800c8bc:	920c      	str	r2, [sp, #48]	@ 0x30
 800c8be:	e7db      	b.n	800c878 <_dtoa_r+0x250>
 800c8c0:	2301      	movs	r3, #1
 800c8c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8c4:	e7f4      	b.n	800c8b0 <_dtoa_r+0x288>
 800c8c6:	f04f 0b01 	mov.w	fp, #1
 800c8ca:	f8cd b00c 	str.w	fp, [sp, #12]
 800c8ce:	465b      	mov	r3, fp
 800c8d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c8d4:	e7d0      	b.n	800c878 <_dtoa_r+0x250>
 800c8d6:	3101      	adds	r1, #1
 800c8d8:	0052      	lsls	r2, r2, #1
 800c8da:	e7d1      	b.n	800c880 <_dtoa_r+0x258>
 800c8dc:	f3af 8000 	nop.w
 800c8e0:	636f4361 	.word	0x636f4361
 800c8e4:	3fd287a7 	.word	0x3fd287a7
 800c8e8:	8b60c8b3 	.word	0x8b60c8b3
 800c8ec:	3fc68a28 	.word	0x3fc68a28
 800c8f0:	509f79fb 	.word	0x509f79fb
 800c8f4:	3fd34413 	.word	0x3fd34413
 800c8f8:	0800f509 	.word	0x0800f509
 800c8fc:	0800f520 	.word	0x0800f520
 800c900:	7ff00000 	.word	0x7ff00000
 800c904:	0800f4d9 	.word	0x0800f4d9
 800c908:	3ff80000 	.word	0x3ff80000
 800c90c:	0800f670 	.word	0x0800f670
 800c910:	0800f578 	.word	0x0800f578
 800c914:	0800f505 	.word	0x0800f505
 800c918:	0800f4d8 	.word	0x0800f4d8
 800c91c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c920:	6018      	str	r0, [r3, #0]
 800c922:	9b03      	ldr	r3, [sp, #12]
 800c924:	2b0e      	cmp	r3, #14
 800c926:	f200 80a1 	bhi.w	800ca6c <_dtoa_r+0x444>
 800c92a:	2c00      	cmp	r4, #0
 800c92c:	f000 809e 	beq.w	800ca6c <_dtoa_r+0x444>
 800c930:	2f00      	cmp	r7, #0
 800c932:	dd33      	ble.n	800c99c <_dtoa_r+0x374>
 800c934:	4b9c      	ldr	r3, [pc, #624]	@ (800cba8 <_dtoa_r+0x580>)
 800c936:	f007 020f 	and.w	r2, r7, #15
 800c93a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c93e:	ed93 7b00 	vldr	d7, [r3]
 800c942:	05f8      	lsls	r0, r7, #23
 800c944:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c948:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c94c:	d516      	bpl.n	800c97c <_dtoa_r+0x354>
 800c94e:	4b97      	ldr	r3, [pc, #604]	@ (800cbac <_dtoa_r+0x584>)
 800c950:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c954:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c958:	f7f3 ff90 	bl	800087c <__aeabi_ddiv>
 800c95c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c960:	f004 040f 	and.w	r4, r4, #15
 800c964:	2603      	movs	r6, #3
 800c966:	4d91      	ldr	r5, [pc, #580]	@ (800cbac <_dtoa_r+0x584>)
 800c968:	b954      	cbnz	r4, 800c980 <_dtoa_r+0x358>
 800c96a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c96e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c972:	f7f3 ff83 	bl	800087c <__aeabi_ddiv>
 800c976:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c97a:	e028      	b.n	800c9ce <_dtoa_r+0x3a6>
 800c97c:	2602      	movs	r6, #2
 800c97e:	e7f2      	b.n	800c966 <_dtoa_r+0x33e>
 800c980:	07e1      	lsls	r1, r4, #31
 800c982:	d508      	bpl.n	800c996 <_dtoa_r+0x36e>
 800c984:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c988:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c98c:	f7f3 fe4c 	bl	8000628 <__aeabi_dmul>
 800c990:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c994:	3601      	adds	r6, #1
 800c996:	1064      	asrs	r4, r4, #1
 800c998:	3508      	adds	r5, #8
 800c99a:	e7e5      	b.n	800c968 <_dtoa_r+0x340>
 800c99c:	f000 80af 	beq.w	800cafe <_dtoa_r+0x4d6>
 800c9a0:	427c      	negs	r4, r7
 800c9a2:	4b81      	ldr	r3, [pc, #516]	@ (800cba8 <_dtoa_r+0x580>)
 800c9a4:	4d81      	ldr	r5, [pc, #516]	@ (800cbac <_dtoa_r+0x584>)
 800c9a6:	f004 020f 	and.w	r2, r4, #15
 800c9aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9b6:	f7f3 fe37 	bl	8000628 <__aeabi_dmul>
 800c9ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9be:	1124      	asrs	r4, r4, #4
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	2602      	movs	r6, #2
 800c9c4:	2c00      	cmp	r4, #0
 800c9c6:	f040 808f 	bne.w	800cae8 <_dtoa_r+0x4c0>
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1d3      	bne.n	800c976 <_dtoa_r+0x34e>
 800c9ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c9d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	f000 8094 	beq.w	800cb02 <_dtoa_r+0x4da>
 800c9da:	4b75      	ldr	r3, [pc, #468]	@ (800cbb0 <_dtoa_r+0x588>)
 800c9dc:	2200      	movs	r2, #0
 800c9de:	4620      	mov	r0, r4
 800c9e0:	4629      	mov	r1, r5
 800c9e2:	f7f4 f893 	bl	8000b0c <__aeabi_dcmplt>
 800c9e6:	2800      	cmp	r0, #0
 800c9e8:	f000 808b 	beq.w	800cb02 <_dtoa_r+0x4da>
 800c9ec:	9b03      	ldr	r3, [sp, #12]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	f000 8087 	beq.w	800cb02 <_dtoa_r+0x4da>
 800c9f4:	f1bb 0f00 	cmp.w	fp, #0
 800c9f8:	dd34      	ble.n	800ca64 <_dtoa_r+0x43c>
 800c9fa:	4620      	mov	r0, r4
 800c9fc:	4b6d      	ldr	r3, [pc, #436]	@ (800cbb4 <_dtoa_r+0x58c>)
 800c9fe:	2200      	movs	r2, #0
 800ca00:	4629      	mov	r1, r5
 800ca02:	f7f3 fe11 	bl	8000628 <__aeabi_dmul>
 800ca06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca0a:	f107 38ff 	add.w	r8, r7, #4294967295
 800ca0e:	3601      	adds	r6, #1
 800ca10:	465c      	mov	r4, fp
 800ca12:	4630      	mov	r0, r6
 800ca14:	f7f3 fd9e 	bl	8000554 <__aeabi_i2d>
 800ca18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca1c:	f7f3 fe04 	bl	8000628 <__aeabi_dmul>
 800ca20:	4b65      	ldr	r3, [pc, #404]	@ (800cbb8 <_dtoa_r+0x590>)
 800ca22:	2200      	movs	r2, #0
 800ca24:	f7f3 fc4a 	bl	80002bc <__adddf3>
 800ca28:	4605      	mov	r5, r0
 800ca2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ca2e:	2c00      	cmp	r4, #0
 800ca30:	d16a      	bne.n	800cb08 <_dtoa_r+0x4e0>
 800ca32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca36:	4b61      	ldr	r3, [pc, #388]	@ (800cbbc <_dtoa_r+0x594>)
 800ca38:	2200      	movs	r2, #0
 800ca3a:	f7f3 fc3d 	bl	80002b8 <__aeabi_dsub>
 800ca3e:	4602      	mov	r2, r0
 800ca40:	460b      	mov	r3, r1
 800ca42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca46:	462a      	mov	r2, r5
 800ca48:	4633      	mov	r3, r6
 800ca4a:	f7f4 f87d 	bl	8000b48 <__aeabi_dcmpgt>
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	f040 8298 	bne.w	800cf84 <_dtoa_r+0x95c>
 800ca54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca58:	462a      	mov	r2, r5
 800ca5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ca5e:	f7f4 f855 	bl	8000b0c <__aeabi_dcmplt>
 800ca62:	bb38      	cbnz	r0, 800cab4 <_dtoa_r+0x48c>
 800ca64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ca68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ca6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	f2c0 8157 	blt.w	800cd22 <_dtoa_r+0x6fa>
 800ca74:	2f0e      	cmp	r7, #14
 800ca76:	f300 8154 	bgt.w	800cd22 <_dtoa_r+0x6fa>
 800ca7a:	4b4b      	ldr	r3, [pc, #300]	@ (800cba8 <_dtoa_r+0x580>)
 800ca7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca80:	ed93 7b00 	vldr	d7, [r3]
 800ca84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	ed8d 7b00 	vstr	d7, [sp]
 800ca8c:	f280 80e5 	bge.w	800cc5a <_dtoa_r+0x632>
 800ca90:	9b03      	ldr	r3, [sp, #12]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	f300 80e1 	bgt.w	800cc5a <_dtoa_r+0x632>
 800ca98:	d10c      	bne.n	800cab4 <_dtoa_r+0x48c>
 800ca9a:	4b48      	ldr	r3, [pc, #288]	@ (800cbbc <_dtoa_r+0x594>)
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	ec51 0b17 	vmov	r0, r1, d7
 800caa2:	f7f3 fdc1 	bl	8000628 <__aeabi_dmul>
 800caa6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800caaa:	f7f4 f843 	bl	8000b34 <__aeabi_dcmpge>
 800caae:	2800      	cmp	r0, #0
 800cab0:	f000 8266 	beq.w	800cf80 <_dtoa_r+0x958>
 800cab4:	2400      	movs	r4, #0
 800cab6:	4625      	mov	r5, r4
 800cab8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800caba:	4656      	mov	r6, sl
 800cabc:	ea6f 0803 	mvn.w	r8, r3
 800cac0:	2700      	movs	r7, #0
 800cac2:	4621      	mov	r1, r4
 800cac4:	4648      	mov	r0, r9
 800cac6:	f000 fcbf 	bl	800d448 <_Bfree>
 800caca:	2d00      	cmp	r5, #0
 800cacc:	f000 80bd 	beq.w	800cc4a <_dtoa_r+0x622>
 800cad0:	b12f      	cbz	r7, 800cade <_dtoa_r+0x4b6>
 800cad2:	42af      	cmp	r7, r5
 800cad4:	d003      	beq.n	800cade <_dtoa_r+0x4b6>
 800cad6:	4639      	mov	r1, r7
 800cad8:	4648      	mov	r0, r9
 800cada:	f000 fcb5 	bl	800d448 <_Bfree>
 800cade:	4629      	mov	r1, r5
 800cae0:	4648      	mov	r0, r9
 800cae2:	f000 fcb1 	bl	800d448 <_Bfree>
 800cae6:	e0b0      	b.n	800cc4a <_dtoa_r+0x622>
 800cae8:	07e2      	lsls	r2, r4, #31
 800caea:	d505      	bpl.n	800caf8 <_dtoa_r+0x4d0>
 800caec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800caf0:	f7f3 fd9a 	bl	8000628 <__aeabi_dmul>
 800caf4:	3601      	adds	r6, #1
 800caf6:	2301      	movs	r3, #1
 800caf8:	1064      	asrs	r4, r4, #1
 800cafa:	3508      	adds	r5, #8
 800cafc:	e762      	b.n	800c9c4 <_dtoa_r+0x39c>
 800cafe:	2602      	movs	r6, #2
 800cb00:	e765      	b.n	800c9ce <_dtoa_r+0x3a6>
 800cb02:	9c03      	ldr	r4, [sp, #12]
 800cb04:	46b8      	mov	r8, r7
 800cb06:	e784      	b.n	800ca12 <_dtoa_r+0x3ea>
 800cb08:	4b27      	ldr	r3, [pc, #156]	@ (800cba8 <_dtoa_r+0x580>)
 800cb0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb14:	4454      	add	r4, sl
 800cb16:	2900      	cmp	r1, #0
 800cb18:	d054      	beq.n	800cbc4 <_dtoa_r+0x59c>
 800cb1a:	4929      	ldr	r1, [pc, #164]	@ (800cbc0 <_dtoa_r+0x598>)
 800cb1c:	2000      	movs	r0, #0
 800cb1e:	f7f3 fead 	bl	800087c <__aeabi_ddiv>
 800cb22:	4633      	mov	r3, r6
 800cb24:	462a      	mov	r2, r5
 800cb26:	f7f3 fbc7 	bl	80002b8 <__aeabi_dsub>
 800cb2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb2e:	4656      	mov	r6, sl
 800cb30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb34:	f7f4 f828 	bl	8000b88 <__aeabi_d2iz>
 800cb38:	4605      	mov	r5, r0
 800cb3a:	f7f3 fd0b 	bl	8000554 <__aeabi_i2d>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb46:	f7f3 fbb7 	bl	80002b8 <__aeabi_dsub>
 800cb4a:	3530      	adds	r5, #48	@ 0x30
 800cb4c:	4602      	mov	r2, r0
 800cb4e:	460b      	mov	r3, r1
 800cb50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb54:	f806 5b01 	strb.w	r5, [r6], #1
 800cb58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb5c:	f7f3 ffd6 	bl	8000b0c <__aeabi_dcmplt>
 800cb60:	2800      	cmp	r0, #0
 800cb62:	d172      	bne.n	800cc4a <_dtoa_r+0x622>
 800cb64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb68:	4911      	ldr	r1, [pc, #68]	@ (800cbb0 <_dtoa_r+0x588>)
 800cb6a:	2000      	movs	r0, #0
 800cb6c:	f7f3 fba4 	bl	80002b8 <__aeabi_dsub>
 800cb70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb74:	f7f3 ffca 	bl	8000b0c <__aeabi_dcmplt>
 800cb78:	2800      	cmp	r0, #0
 800cb7a:	f040 80b4 	bne.w	800cce6 <_dtoa_r+0x6be>
 800cb7e:	42a6      	cmp	r6, r4
 800cb80:	f43f af70 	beq.w	800ca64 <_dtoa_r+0x43c>
 800cb84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb88:	4b0a      	ldr	r3, [pc, #40]	@ (800cbb4 <_dtoa_r+0x58c>)
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	f7f3 fd4c 	bl	8000628 <__aeabi_dmul>
 800cb90:	4b08      	ldr	r3, [pc, #32]	@ (800cbb4 <_dtoa_r+0x58c>)
 800cb92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb96:	2200      	movs	r2, #0
 800cb98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb9c:	f7f3 fd44 	bl	8000628 <__aeabi_dmul>
 800cba0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cba4:	e7c4      	b.n	800cb30 <_dtoa_r+0x508>
 800cba6:	bf00      	nop
 800cba8:	0800f670 	.word	0x0800f670
 800cbac:	0800f648 	.word	0x0800f648
 800cbb0:	3ff00000 	.word	0x3ff00000
 800cbb4:	40240000 	.word	0x40240000
 800cbb8:	401c0000 	.word	0x401c0000
 800cbbc:	40140000 	.word	0x40140000
 800cbc0:	3fe00000 	.word	0x3fe00000
 800cbc4:	4631      	mov	r1, r6
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	f7f3 fd2e 	bl	8000628 <__aeabi_dmul>
 800cbcc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cbd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cbd2:	4656      	mov	r6, sl
 800cbd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbd8:	f7f3 ffd6 	bl	8000b88 <__aeabi_d2iz>
 800cbdc:	4605      	mov	r5, r0
 800cbde:	f7f3 fcb9 	bl	8000554 <__aeabi_i2d>
 800cbe2:	4602      	mov	r2, r0
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbea:	f7f3 fb65 	bl	80002b8 <__aeabi_dsub>
 800cbee:	3530      	adds	r5, #48	@ 0x30
 800cbf0:	f806 5b01 	strb.w	r5, [r6], #1
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	460b      	mov	r3, r1
 800cbf8:	42a6      	cmp	r6, r4
 800cbfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbfe:	f04f 0200 	mov.w	r2, #0
 800cc02:	d124      	bne.n	800cc4e <_dtoa_r+0x626>
 800cc04:	4baf      	ldr	r3, [pc, #700]	@ (800cec4 <_dtoa_r+0x89c>)
 800cc06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc0a:	f7f3 fb57 	bl	80002bc <__adddf3>
 800cc0e:	4602      	mov	r2, r0
 800cc10:	460b      	mov	r3, r1
 800cc12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc16:	f7f3 ff97 	bl	8000b48 <__aeabi_dcmpgt>
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	d163      	bne.n	800cce6 <_dtoa_r+0x6be>
 800cc1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc22:	49a8      	ldr	r1, [pc, #672]	@ (800cec4 <_dtoa_r+0x89c>)
 800cc24:	2000      	movs	r0, #0
 800cc26:	f7f3 fb47 	bl	80002b8 <__aeabi_dsub>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc32:	f7f3 ff6b 	bl	8000b0c <__aeabi_dcmplt>
 800cc36:	2800      	cmp	r0, #0
 800cc38:	f43f af14 	beq.w	800ca64 <_dtoa_r+0x43c>
 800cc3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cc3e:	1e73      	subs	r3, r6, #1
 800cc40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cc46:	2b30      	cmp	r3, #48	@ 0x30
 800cc48:	d0f8      	beq.n	800cc3c <_dtoa_r+0x614>
 800cc4a:	4647      	mov	r7, r8
 800cc4c:	e03b      	b.n	800ccc6 <_dtoa_r+0x69e>
 800cc4e:	4b9e      	ldr	r3, [pc, #632]	@ (800cec8 <_dtoa_r+0x8a0>)
 800cc50:	f7f3 fcea 	bl	8000628 <__aeabi_dmul>
 800cc54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc58:	e7bc      	b.n	800cbd4 <_dtoa_r+0x5ac>
 800cc5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cc5e:	4656      	mov	r6, sl
 800cc60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc64:	4620      	mov	r0, r4
 800cc66:	4629      	mov	r1, r5
 800cc68:	f7f3 fe08 	bl	800087c <__aeabi_ddiv>
 800cc6c:	f7f3 ff8c 	bl	8000b88 <__aeabi_d2iz>
 800cc70:	4680      	mov	r8, r0
 800cc72:	f7f3 fc6f 	bl	8000554 <__aeabi_i2d>
 800cc76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc7a:	f7f3 fcd5 	bl	8000628 <__aeabi_dmul>
 800cc7e:	4602      	mov	r2, r0
 800cc80:	460b      	mov	r3, r1
 800cc82:	4620      	mov	r0, r4
 800cc84:	4629      	mov	r1, r5
 800cc86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cc8a:	f7f3 fb15 	bl	80002b8 <__aeabi_dsub>
 800cc8e:	f806 4b01 	strb.w	r4, [r6], #1
 800cc92:	9d03      	ldr	r5, [sp, #12]
 800cc94:	eba6 040a 	sub.w	r4, r6, sl
 800cc98:	42a5      	cmp	r5, r4
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	d133      	bne.n	800cd08 <_dtoa_r+0x6e0>
 800cca0:	f7f3 fb0c 	bl	80002bc <__adddf3>
 800cca4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cca8:	4604      	mov	r4, r0
 800ccaa:	460d      	mov	r5, r1
 800ccac:	f7f3 ff4c 	bl	8000b48 <__aeabi_dcmpgt>
 800ccb0:	b9c0      	cbnz	r0, 800cce4 <_dtoa_r+0x6bc>
 800ccb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	4629      	mov	r1, r5
 800ccba:	f7f3 ff1d 	bl	8000af8 <__aeabi_dcmpeq>
 800ccbe:	b110      	cbz	r0, 800ccc6 <_dtoa_r+0x69e>
 800ccc0:	f018 0f01 	tst.w	r8, #1
 800ccc4:	d10e      	bne.n	800cce4 <_dtoa_r+0x6bc>
 800ccc6:	9902      	ldr	r1, [sp, #8]
 800ccc8:	4648      	mov	r0, r9
 800ccca:	f000 fbbd 	bl	800d448 <_Bfree>
 800ccce:	2300      	movs	r3, #0
 800ccd0:	7033      	strb	r3, [r6, #0]
 800ccd2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ccd4:	3701      	adds	r7, #1
 800ccd6:	601f      	str	r7, [r3, #0]
 800ccd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	f000 824b 	beq.w	800d176 <_dtoa_r+0xb4e>
 800cce0:	601e      	str	r6, [r3, #0]
 800cce2:	e248      	b.n	800d176 <_dtoa_r+0xb4e>
 800cce4:	46b8      	mov	r8, r7
 800cce6:	4633      	mov	r3, r6
 800cce8:	461e      	mov	r6, r3
 800ccea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ccee:	2a39      	cmp	r2, #57	@ 0x39
 800ccf0:	d106      	bne.n	800cd00 <_dtoa_r+0x6d8>
 800ccf2:	459a      	cmp	sl, r3
 800ccf4:	d1f8      	bne.n	800cce8 <_dtoa_r+0x6c0>
 800ccf6:	2230      	movs	r2, #48	@ 0x30
 800ccf8:	f108 0801 	add.w	r8, r8, #1
 800ccfc:	f88a 2000 	strb.w	r2, [sl]
 800cd00:	781a      	ldrb	r2, [r3, #0]
 800cd02:	3201      	adds	r2, #1
 800cd04:	701a      	strb	r2, [r3, #0]
 800cd06:	e7a0      	b.n	800cc4a <_dtoa_r+0x622>
 800cd08:	4b6f      	ldr	r3, [pc, #444]	@ (800cec8 <_dtoa_r+0x8a0>)
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f7f3 fc8c 	bl	8000628 <__aeabi_dmul>
 800cd10:	2200      	movs	r2, #0
 800cd12:	2300      	movs	r3, #0
 800cd14:	4604      	mov	r4, r0
 800cd16:	460d      	mov	r5, r1
 800cd18:	f7f3 feee 	bl	8000af8 <__aeabi_dcmpeq>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	d09f      	beq.n	800cc60 <_dtoa_r+0x638>
 800cd20:	e7d1      	b.n	800ccc6 <_dtoa_r+0x69e>
 800cd22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd24:	2a00      	cmp	r2, #0
 800cd26:	f000 80ea 	beq.w	800cefe <_dtoa_r+0x8d6>
 800cd2a:	9a07      	ldr	r2, [sp, #28]
 800cd2c:	2a01      	cmp	r2, #1
 800cd2e:	f300 80cd 	bgt.w	800cecc <_dtoa_r+0x8a4>
 800cd32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd34:	2a00      	cmp	r2, #0
 800cd36:	f000 80c1 	beq.w	800cebc <_dtoa_r+0x894>
 800cd3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cd3e:	9c08      	ldr	r4, [sp, #32]
 800cd40:	9e00      	ldr	r6, [sp, #0]
 800cd42:	9a00      	ldr	r2, [sp, #0]
 800cd44:	441a      	add	r2, r3
 800cd46:	9200      	str	r2, [sp, #0]
 800cd48:	9a06      	ldr	r2, [sp, #24]
 800cd4a:	2101      	movs	r1, #1
 800cd4c:	441a      	add	r2, r3
 800cd4e:	4648      	mov	r0, r9
 800cd50:	9206      	str	r2, [sp, #24]
 800cd52:	f000 fc2d 	bl	800d5b0 <__i2b>
 800cd56:	4605      	mov	r5, r0
 800cd58:	b166      	cbz	r6, 800cd74 <_dtoa_r+0x74c>
 800cd5a:	9b06      	ldr	r3, [sp, #24]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	dd09      	ble.n	800cd74 <_dtoa_r+0x74c>
 800cd60:	42b3      	cmp	r3, r6
 800cd62:	9a00      	ldr	r2, [sp, #0]
 800cd64:	bfa8      	it	ge
 800cd66:	4633      	movge	r3, r6
 800cd68:	1ad2      	subs	r2, r2, r3
 800cd6a:	9200      	str	r2, [sp, #0]
 800cd6c:	9a06      	ldr	r2, [sp, #24]
 800cd6e:	1af6      	subs	r6, r6, r3
 800cd70:	1ad3      	subs	r3, r2, r3
 800cd72:	9306      	str	r3, [sp, #24]
 800cd74:	9b08      	ldr	r3, [sp, #32]
 800cd76:	b30b      	cbz	r3, 800cdbc <_dtoa_r+0x794>
 800cd78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	f000 80c6 	beq.w	800cf0c <_dtoa_r+0x8e4>
 800cd80:	2c00      	cmp	r4, #0
 800cd82:	f000 80c0 	beq.w	800cf06 <_dtoa_r+0x8de>
 800cd86:	4629      	mov	r1, r5
 800cd88:	4622      	mov	r2, r4
 800cd8a:	4648      	mov	r0, r9
 800cd8c:	f000 fcc8 	bl	800d720 <__pow5mult>
 800cd90:	9a02      	ldr	r2, [sp, #8]
 800cd92:	4601      	mov	r1, r0
 800cd94:	4605      	mov	r5, r0
 800cd96:	4648      	mov	r0, r9
 800cd98:	f000 fc20 	bl	800d5dc <__multiply>
 800cd9c:	9902      	ldr	r1, [sp, #8]
 800cd9e:	4680      	mov	r8, r0
 800cda0:	4648      	mov	r0, r9
 800cda2:	f000 fb51 	bl	800d448 <_Bfree>
 800cda6:	9b08      	ldr	r3, [sp, #32]
 800cda8:	1b1b      	subs	r3, r3, r4
 800cdaa:	9308      	str	r3, [sp, #32]
 800cdac:	f000 80b1 	beq.w	800cf12 <_dtoa_r+0x8ea>
 800cdb0:	9a08      	ldr	r2, [sp, #32]
 800cdb2:	4641      	mov	r1, r8
 800cdb4:	4648      	mov	r0, r9
 800cdb6:	f000 fcb3 	bl	800d720 <__pow5mult>
 800cdba:	9002      	str	r0, [sp, #8]
 800cdbc:	2101      	movs	r1, #1
 800cdbe:	4648      	mov	r0, r9
 800cdc0:	f000 fbf6 	bl	800d5b0 <__i2b>
 800cdc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cdc6:	4604      	mov	r4, r0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f000 81d8 	beq.w	800d17e <_dtoa_r+0xb56>
 800cdce:	461a      	mov	r2, r3
 800cdd0:	4601      	mov	r1, r0
 800cdd2:	4648      	mov	r0, r9
 800cdd4:	f000 fca4 	bl	800d720 <__pow5mult>
 800cdd8:	9b07      	ldr	r3, [sp, #28]
 800cdda:	2b01      	cmp	r3, #1
 800cddc:	4604      	mov	r4, r0
 800cdde:	f300 809f 	bgt.w	800cf20 <_dtoa_r+0x8f8>
 800cde2:	9b04      	ldr	r3, [sp, #16]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	f040 8097 	bne.w	800cf18 <_dtoa_r+0x8f0>
 800cdea:	9b05      	ldr	r3, [sp, #20]
 800cdec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	f040 8093 	bne.w	800cf1c <_dtoa_r+0x8f4>
 800cdf6:	9b05      	ldr	r3, [sp, #20]
 800cdf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cdfc:	0d1b      	lsrs	r3, r3, #20
 800cdfe:	051b      	lsls	r3, r3, #20
 800ce00:	b133      	cbz	r3, 800ce10 <_dtoa_r+0x7e8>
 800ce02:	9b00      	ldr	r3, [sp, #0]
 800ce04:	3301      	adds	r3, #1
 800ce06:	9300      	str	r3, [sp, #0]
 800ce08:	9b06      	ldr	r3, [sp, #24]
 800ce0a:	3301      	adds	r3, #1
 800ce0c:	9306      	str	r3, [sp, #24]
 800ce0e:	2301      	movs	r3, #1
 800ce10:	9308      	str	r3, [sp, #32]
 800ce12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	f000 81b8 	beq.w	800d18a <_dtoa_r+0xb62>
 800ce1a:	6923      	ldr	r3, [r4, #16]
 800ce1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce20:	6918      	ldr	r0, [r3, #16]
 800ce22:	f000 fb79 	bl	800d518 <__hi0bits>
 800ce26:	f1c0 0020 	rsb	r0, r0, #32
 800ce2a:	9b06      	ldr	r3, [sp, #24]
 800ce2c:	4418      	add	r0, r3
 800ce2e:	f010 001f 	ands.w	r0, r0, #31
 800ce32:	f000 8082 	beq.w	800cf3a <_dtoa_r+0x912>
 800ce36:	f1c0 0320 	rsb	r3, r0, #32
 800ce3a:	2b04      	cmp	r3, #4
 800ce3c:	dd73      	ble.n	800cf26 <_dtoa_r+0x8fe>
 800ce3e:	9b00      	ldr	r3, [sp, #0]
 800ce40:	f1c0 001c 	rsb	r0, r0, #28
 800ce44:	4403      	add	r3, r0
 800ce46:	9300      	str	r3, [sp, #0]
 800ce48:	9b06      	ldr	r3, [sp, #24]
 800ce4a:	4403      	add	r3, r0
 800ce4c:	4406      	add	r6, r0
 800ce4e:	9306      	str	r3, [sp, #24]
 800ce50:	9b00      	ldr	r3, [sp, #0]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	dd05      	ble.n	800ce62 <_dtoa_r+0x83a>
 800ce56:	9902      	ldr	r1, [sp, #8]
 800ce58:	461a      	mov	r2, r3
 800ce5a:	4648      	mov	r0, r9
 800ce5c:	f000 fcba 	bl	800d7d4 <__lshift>
 800ce60:	9002      	str	r0, [sp, #8]
 800ce62:	9b06      	ldr	r3, [sp, #24]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	dd05      	ble.n	800ce74 <_dtoa_r+0x84c>
 800ce68:	4621      	mov	r1, r4
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	4648      	mov	r0, r9
 800ce6e:	f000 fcb1 	bl	800d7d4 <__lshift>
 800ce72:	4604      	mov	r4, r0
 800ce74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d061      	beq.n	800cf3e <_dtoa_r+0x916>
 800ce7a:	9802      	ldr	r0, [sp, #8]
 800ce7c:	4621      	mov	r1, r4
 800ce7e:	f000 fd15 	bl	800d8ac <__mcmp>
 800ce82:	2800      	cmp	r0, #0
 800ce84:	da5b      	bge.n	800cf3e <_dtoa_r+0x916>
 800ce86:	2300      	movs	r3, #0
 800ce88:	9902      	ldr	r1, [sp, #8]
 800ce8a:	220a      	movs	r2, #10
 800ce8c:	4648      	mov	r0, r9
 800ce8e:	f000 fafd 	bl	800d48c <__multadd>
 800ce92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce94:	9002      	str	r0, [sp, #8]
 800ce96:	f107 38ff 	add.w	r8, r7, #4294967295
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	f000 8177 	beq.w	800d18e <_dtoa_r+0xb66>
 800cea0:	4629      	mov	r1, r5
 800cea2:	2300      	movs	r3, #0
 800cea4:	220a      	movs	r2, #10
 800cea6:	4648      	mov	r0, r9
 800cea8:	f000 faf0 	bl	800d48c <__multadd>
 800ceac:	f1bb 0f00 	cmp.w	fp, #0
 800ceb0:	4605      	mov	r5, r0
 800ceb2:	dc6f      	bgt.n	800cf94 <_dtoa_r+0x96c>
 800ceb4:	9b07      	ldr	r3, [sp, #28]
 800ceb6:	2b02      	cmp	r3, #2
 800ceb8:	dc49      	bgt.n	800cf4e <_dtoa_r+0x926>
 800ceba:	e06b      	b.n	800cf94 <_dtoa_r+0x96c>
 800cebc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cebe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cec2:	e73c      	b.n	800cd3e <_dtoa_r+0x716>
 800cec4:	3fe00000 	.word	0x3fe00000
 800cec8:	40240000 	.word	0x40240000
 800cecc:	9b03      	ldr	r3, [sp, #12]
 800cece:	1e5c      	subs	r4, r3, #1
 800ced0:	9b08      	ldr	r3, [sp, #32]
 800ced2:	42a3      	cmp	r3, r4
 800ced4:	db09      	blt.n	800ceea <_dtoa_r+0x8c2>
 800ced6:	1b1c      	subs	r4, r3, r4
 800ced8:	9b03      	ldr	r3, [sp, #12]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	f6bf af30 	bge.w	800cd40 <_dtoa_r+0x718>
 800cee0:	9b00      	ldr	r3, [sp, #0]
 800cee2:	9a03      	ldr	r2, [sp, #12]
 800cee4:	1a9e      	subs	r6, r3, r2
 800cee6:	2300      	movs	r3, #0
 800cee8:	e72b      	b.n	800cd42 <_dtoa_r+0x71a>
 800ceea:	9b08      	ldr	r3, [sp, #32]
 800ceec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ceee:	9408      	str	r4, [sp, #32]
 800cef0:	1ae3      	subs	r3, r4, r3
 800cef2:	441a      	add	r2, r3
 800cef4:	9e00      	ldr	r6, [sp, #0]
 800cef6:	9b03      	ldr	r3, [sp, #12]
 800cef8:	920d      	str	r2, [sp, #52]	@ 0x34
 800cefa:	2400      	movs	r4, #0
 800cefc:	e721      	b.n	800cd42 <_dtoa_r+0x71a>
 800cefe:	9c08      	ldr	r4, [sp, #32]
 800cf00:	9e00      	ldr	r6, [sp, #0]
 800cf02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cf04:	e728      	b.n	800cd58 <_dtoa_r+0x730>
 800cf06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cf0a:	e751      	b.n	800cdb0 <_dtoa_r+0x788>
 800cf0c:	9a08      	ldr	r2, [sp, #32]
 800cf0e:	9902      	ldr	r1, [sp, #8]
 800cf10:	e750      	b.n	800cdb4 <_dtoa_r+0x78c>
 800cf12:	f8cd 8008 	str.w	r8, [sp, #8]
 800cf16:	e751      	b.n	800cdbc <_dtoa_r+0x794>
 800cf18:	2300      	movs	r3, #0
 800cf1a:	e779      	b.n	800ce10 <_dtoa_r+0x7e8>
 800cf1c:	9b04      	ldr	r3, [sp, #16]
 800cf1e:	e777      	b.n	800ce10 <_dtoa_r+0x7e8>
 800cf20:	2300      	movs	r3, #0
 800cf22:	9308      	str	r3, [sp, #32]
 800cf24:	e779      	b.n	800ce1a <_dtoa_r+0x7f2>
 800cf26:	d093      	beq.n	800ce50 <_dtoa_r+0x828>
 800cf28:	9a00      	ldr	r2, [sp, #0]
 800cf2a:	331c      	adds	r3, #28
 800cf2c:	441a      	add	r2, r3
 800cf2e:	9200      	str	r2, [sp, #0]
 800cf30:	9a06      	ldr	r2, [sp, #24]
 800cf32:	441a      	add	r2, r3
 800cf34:	441e      	add	r6, r3
 800cf36:	9206      	str	r2, [sp, #24]
 800cf38:	e78a      	b.n	800ce50 <_dtoa_r+0x828>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	e7f4      	b.n	800cf28 <_dtoa_r+0x900>
 800cf3e:	9b03      	ldr	r3, [sp, #12]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	46b8      	mov	r8, r7
 800cf44:	dc20      	bgt.n	800cf88 <_dtoa_r+0x960>
 800cf46:	469b      	mov	fp, r3
 800cf48:	9b07      	ldr	r3, [sp, #28]
 800cf4a:	2b02      	cmp	r3, #2
 800cf4c:	dd1e      	ble.n	800cf8c <_dtoa_r+0x964>
 800cf4e:	f1bb 0f00 	cmp.w	fp, #0
 800cf52:	f47f adb1 	bne.w	800cab8 <_dtoa_r+0x490>
 800cf56:	4621      	mov	r1, r4
 800cf58:	465b      	mov	r3, fp
 800cf5a:	2205      	movs	r2, #5
 800cf5c:	4648      	mov	r0, r9
 800cf5e:	f000 fa95 	bl	800d48c <__multadd>
 800cf62:	4601      	mov	r1, r0
 800cf64:	4604      	mov	r4, r0
 800cf66:	9802      	ldr	r0, [sp, #8]
 800cf68:	f000 fca0 	bl	800d8ac <__mcmp>
 800cf6c:	2800      	cmp	r0, #0
 800cf6e:	f77f ada3 	ble.w	800cab8 <_dtoa_r+0x490>
 800cf72:	4656      	mov	r6, sl
 800cf74:	2331      	movs	r3, #49	@ 0x31
 800cf76:	f806 3b01 	strb.w	r3, [r6], #1
 800cf7a:	f108 0801 	add.w	r8, r8, #1
 800cf7e:	e59f      	b.n	800cac0 <_dtoa_r+0x498>
 800cf80:	9c03      	ldr	r4, [sp, #12]
 800cf82:	46b8      	mov	r8, r7
 800cf84:	4625      	mov	r5, r4
 800cf86:	e7f4      	b.n	800cf72 <_dtoa_r+0x94a>
 800cf88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cf8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	f000 8101 	beq.w	800d196 <_dtoa_r+0xb6e>
 800cf94:	2e00      	cmp	r6, #0
 800cf96:	dd05      	ble.n	800cfa4 <_dtoa_r+0x97c>
 800cf98:	4629      	mov	r1, r5
 800cf9a:	4632      	mov	r2, r6
 800cf9c:	4648      	mov	r0, r9
 800cf9e:	f000 fc19 	bl	800d7d4 <__lshift>
 800cfa2:	4605      	mov	r5, r0
 800cfa4:	9b08      	ldr	r3, [sp, #32]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d05c      	beq.n	800d064 <_dtoa_r+0xa3c>
 800cfaa:	6869      	ldr	r1, [r5, #4]
 800cfac:	4648      	mov	r0, r9
 800cfae:	f000 fa0b 	bl	800d3c8 <_Balloc>
 800cfb2:	4606      	mov	r6, r0
 800cfb4:	b928      	cbnz	r0, 800cfc2 <_dtoa_r+0x99a>
 800cfb6:	4b82      	ldr	r3, [pc, #520]	@ (800d1c0 <_dtoa_r+0xb98>)
 800cfb8:	4602      	mov	r2, r0
 800cfba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cfbe:	f7ff bb4a 	b.w	800c656 <_dtoa_r+0x2e>
 800cfc2:	692a      	ldr	r2, [r5, #16]
 800cfc4:	3202      	adds	r2, #2
 800cfc6:	0092      	lsls	r2, r2, #2
 800cfc8:	f105 010c 	add.w	r1, r5, #12
 800cfcc:	300c      	adds	r0, #12
 800cfce:	f7ff fa94 	bl	800c4fa <memcpy>
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	4631      	mov	r1, r6
 800cfd6:	4648      	mov	r0, r9
 800cfd8:	f000 fbfc 	bl	800d7d4 <__lshift>
 800cfdc:	f10a 0301 	add.w	r3, sl, #1
 800cfe0:	9300      	str	r3, [sp, #0]
 800cfe2:	eb0a 030b 	add.w	r3, sl, fp
 800cfe6:	9308      	str	r3, [sp, #32]
 800cfe8:	9b04      	ldr	r3, [sp, #16]
 800cfea:	f003 0301 	and.w	r3, r3, #1
 800cfee:	462f      	mov	r7, r5
 800cff0:	9306      	str	r3, [sp, #24]
 800cff2:	4605      	mov	r5, r0
 800cff4:	9b00      	ldr	r3, [sp, #0]
 800cff6:	9802      	ldr	r0, [sp, #8]
 800cff8:	4621      	mov	r1, r4
 800cffa:	f103 3bff 	add.w	fp, r3, #4294967295
 800cffe:	f7ff fa8a 	bl	800c516 <quorem>
 800d002:	4603      	mov	r3, r0
 800d004:	3330      	adds	r3, #48	@ 0x30
 800d006:	9003      	str	r0, [sp, #12]
 800d008:	4639      	mov	r1, r7
 800d00a:	9802      	ldr	r0, [sp, #8]
 800d00c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d00e:	f000 fc4d 	bl	800d8ac <__mcmp>
 800d012:	462a      	mov	r2, r5
 800d014:	9004      	str	r0, [sp, #16]
 800d016:	4621      	mov	r1, r4
 800d018:	4648      	mov	r0, r9
 800d01a:	f000 fc63 	bl	800d8e4 <__mdiff>
 800d01e:	68c2      	ldr	r2, [r0, #12]
 800d020:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d022:	4606      	mov	r6, r0
 800d024:	bb02      	cbnz	r2, 800d068 <_dtoa_r+0xa40>
 800d026:	4601      	mov	r1, r0
 800d028:	9802      	ldr	r0, [sp, #8]
 800d02a:	f000 fc3f 	bl	800d8ac <__mcmp>
 800d02e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d030:	4602      	mov	r2, r0
 800d032:	4631      	mov	r1, r6
 800d034:	4648      	mov	r0, r9
 800d036:	920c      	str	r2, [sp, #48]	@ 0x30
 800d038:	9309      	str	r3, [sp, #36]	@ 0x24
 800d03a:	f000 fa05 	bl	800d448 <_Bfree>
 800d03e:	9b07      	ldr	r3, [sp, #28]
 800d040:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d042:	9e00      	ldr	r6, [sp, #0]
 800d044:	ea42 0103 	orr.w	r1, r2, r3
 800d048:	9b06      	ldr	r3, [sp, #24]
 800d04a:	4319      	orrs	r1, r3
 800d04c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d04e:	d10d      	bne.n	800d06c <_dtoa_r+0xa44>
 800d050:	2b39      	cmp	r3, #57	@ 0x39
 800d052:	d027      	beq.n	800d0a4 <_dtoa_r+0xa7c>
 800d054:	9a04      	ldr	r2, [sp, #16]
 800d056:	2a00      	cmp	r2, #0
 800d058:	dd01      	ble.n	800d05e <_dtoa_r+0xa36>
 800d05a:	9b03      	ldr	r3, [sp, #12]
 800d05c:	3331      	adds	r3, #49	@ 0x31
 800d05e:	f88b 3000 	strb.w	r3, [fp]
 800d062:	e52e      	b.n	800cac2 <_dtoa_r+0x49a>
 800d064:	4628      	mov	r0, r5
 800d066:	e7b9      	b.n	800cfdc <_dtoa_r+0x9b4>
 800d068:	2201      	movs	r2, #1
 800d06a:	e7e2      	b.n	800d032 <_dtoa_r+0xa0a>
 800d06c:	9904      	ldr	r1, [sp, #16]
 800d06e:	2900      	cmp	r1, #0
 800d070:	db04      	blt.n	800d07c <_dtoa_r+0xa54>
 800d072:	9807      	ldr	r0, [sp, #28]
 800d074:	4301      	orrs	r1, r0
 800d076:	9806      	ldr	r0, [sp, #24]
 800d078:	4301      	orrs	r1, r0
 800d07a:	d120      	bne.n	800d0be <_dtoa_r+0xa96>
 800d07c:	2a00      	cmp	r2, #0
 800d07e:	ddee      	ble.n	800d05e <_dtoa_r+0xa36>
 800d080:	9902      	ldr	r1, [sp, #8]
 800d082:	9300      	str	r3, [sp, #0]
 800d084:	2201      	movs	r2, #1
 800d086:	4648      	mov	r0, r9
 800d088:	f000 fba4 	bl	800d7d4 <__lshift>
 800d08c:	4621      	mov	r1, r4
 800d08e:	9002      	str	r0, [sp, #8]
 800d090:	f000 fc0c 	bl	800d8ac <__mcmp>
 800d094:	2800      	cmp	r0, #0
 800d096:	9b00      	ldr	r3, [sp, #0]
 800d098:	dc02      	bgt.n	800d0a0 <_dtoa_r+0xa78>
 800d09a:	d1e0      	bne.n	800d05e <_dtoa_r+0xa36>
 800d09c:	07da      	lsls	r2, r3, #31
 800d09e:	d5de      	bpl.n	800d05e <_dtoa_r+0xa36>
 800d0a0:	2b39      	cmp	r3, #57	@ 0x39
 800d0a2:	d1da      	bne.n	800d05a <_dtoa_r+0xa32>
 800d0a4:	2339      	movs	r3, #57	@ 0x39
 800d0a6:	f88b 3000 	strb.w	r3, [fp]
 800d0aa:	4633      	mov	r3, r6
 800d0ac:	461e      	mov	r6, r3
 800d0ae:	3b01      	subs	r3, #1
 800d0b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d0b4:	2a39      	cmp	r2, #57	@ 0x39
 800d0b6:	d04e      	beq.n	800d156 <_dtoa_r+0xb2e>
 800d0b8:	3201      	adds	r2, #1
 800d0ba:	701a      	strb	r2, [r3, #0]
 800d0bc:	e501      	b.n	800cac2 <_dtoa_r+0x49a>
 800d0be:	2a00      	cmp	r2, #0
 800d0c0:	dd03      	ble.n	800d0ca <_dtoa_r+0xaa2>
 800d0c2:	2b39      	cmp	r3, #57	@ 0x39
 800d0c4:	d0ee      	beq.n	800d0a4 <_dtoa_r+0xa7c>
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	e7c9      	b.n	800d05e <_dtoa_r+0xa36>
 800d0ca:	9a00      	ldr	r2, [sp, #0]
 800d0cc:	9908      	ldr	r1, [sp, #32]
 800d0ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d0d2:	428a      	cmp	r2, r1
 800d0d4:	d028      	beq.n	800d128 <_dtoa_r+0xb00>
 800d0d6:	9902      	ldr	r1, [sp, #8]
 800d0d8:	2300      	movs	r3, #0
 800d0da:	220a      	movs	r2, #10
 800d0dc:	4648      	mov	r0, r9
 800d0de:	f000 f9d5 	bl	800d48c <__multadd>
 800d0e2:	42af      	cmp	r7, r5
 800d0e4:	9002      	str	r0, [sp, #8]
 800d0e6:	f04f 0300 	mov.w	r3, #0
 800d0ea:	f04f 020a 	mov.w	r2, #10
 800d0ee:	4639      	mov	r1, r7
 800d0f0:	4648      	mov	r0, r9
 800d0f2:	d107      	bne.n	800d104 <_dtoa_r+0xadc>
 800d0f4:	f000 f9ca 	bl	800d48c <__multadd>
 800d0f8:	4607      	mov	r7, r0
 800d0fa:	4605      	mov	r5, r0
 800d0fc:	9b00      	ldr	r3, [sp, #0]
 800d0fe:	3301      	adds	r3, #1
 800d100:	9300      	str	r3, [sp, #0]
 800d102:	e777      	b.n	800cff4 <_dtoa_r+0x9cc>
 800d104:	f000 f9c2 	bl	800d48c <__multadd>
 800d108:	4629      	mov	r1, r5
 800d10a:	4607      	mov	r7, r0
 800d10c:	2300      	movs	r3, #0
 800d10e:	220a      	movs	r2, #10
 800d110:	4648      	mov	r0, r9
 800d112:	f000 f9bb 	bl	800d48c <__multadd>
 800d116:	4605      	mov	r5, r0
 800d118:	e7f0      	b.n	800d0fc <_dtoa_r+0xad4>
 800d11a:	f1bb 0f00 	cmp.w	fp, #0
 800d11e:	bfcc      	ite	gt
 800d120:	465e      	movgt	r6, fp
 800d122:	2601      	movle	r6, #1
 800d124:	4456      	add	r6, sl
 800d126:	2700      	movs	r7, #0
 800d128:	9902      	ldr	r1, [sp, #8]
 800d12a:	9300      	str	r3, [sp, #0]
 800d12c:	2201      	movs	r2, #1
 800d12e:	4648      	mov	r0, r9
 800d130:	f000 fb50 	bl	800d7d4 <__lshift>
 800d134:	4621      	mov	r1, r4
 800d136:	9002      	str	r0, [sp, #8]
 800d138:	f000 fbb8 	bl	800d8ac <__mcmp>
 800d13c:	2800      	cmp	r0, #0
 800d13e:	dcb4      	bgt.n	800d0aa <_dtoa_r+0xa82>
 800d140:	d102      	bne.n	800d148 <_dtoa_r+0xb20>
 800d142:	9b00      	ldr	r3, [sp, #0]
 800d144:	07db      	lsls	r3, r3, #31
 800d146:	d4b0      	bmi.n	800d0aa <_dtoa_r+0xa82>
 800d148:	4633      	mov	r3, r6
 800d14a:	461e      	mov	r6, r3
 800d14c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d150:	2a30      	cmp	r2, #48	@ 0x30
 800d152:	d0fa      	beq.n	800d14a <_dtoa_r+0xb22>
 800d154:	e4b5      	b.n	800cac2 <_dtoa_r+0x49a>
 800d156:	459a      	cmp	sl, r3
 800d158:	d1a8      	bne.n	800d0ac <_dtoa_r+0xa84>
 800d15a:	2331      	movs	r3, #49	@ 0x31
 800d15c:	f108 0801 	add.w	r8, r8, #1
 800d160:	f88a 3000 	strb.w	r3, [sl]
 800d164:	e4ad      	b.n	800cac2 <_dtoa_r+0x49a>
 800d166:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d168:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d1c4 <_dtoa_r+0xb9c>
 800d16c:	b11b      	cbz	r3, 800d176 <_dtoa_r+0xb4e>
 800d16e:	f10a 0308 	add.w	r3, sl, #8
 800d172:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d174:	6013      	str	r3, [r2, #0]
 800d176:	4650      	mov	r0, sl
 800d178:	b017      	add	sp, #92	@ 0x5c
 800d17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d17e:	9b07      	ldr	r3, [sp, #28]
 800d180:	2b01      	cmp	r3, #1
 800d182:	f77f ae2e 	ble.w	800cde2 <_dtoa_r+0x7ba>
 800d186:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d188:	9308      	str	r3, [sp, #32]
 800d18a:	2001      	movs	r0, #1
 800d18c:	e64d      	b.n	800ce2a <_dtoa_r+0x802>
 800d18e:	f1bb 0f00 	cmp.w	fp, #0
 800d192:	f77f aed9 	ble.w	800cf48 <_dtoa_r+0x920>
 800d196:	4656      	mov	r6, sl
 800d198:	9802      	ldr	r0, [sp, #8]
 800d19a:	4621      	mov	r1, r4
 800d19c:	f7ff f9bb 	bl	800c516 <quorem>
 800d1a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d1a4:	f806 3b01 	strb.w	r3, [r6], #1
 800d1a8:	eba6 020a 	sub.w	r2, r6, sl
 800d1ac:	4593      	cmp	fp, r2
 800d1ae:	ddb4      	ble.n	800d11a <_dtoa_r+0xaf2>
 800d1b0:	9902      	ldr	r1, [sp, #8]
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	220a      	movs	r2, #10
 800d1b6:	4648      	mov	r0, r9
 800d1b8:	f000 f968 	bl	800d48c <__multadd>
 800d1bc:	9002      	str	r0, [sp, #8]
 800d1be:	e7eb      	b.n	800d198 <_dtoa_r+0xb70>
 800d1c0:	0800f578 	.word	0x0800f578
 800d1c4:	0800f4fc 	.word	0x0800f4fc

0800d1c8 <_free_r>:
 800d1c8:	b538      	push	{r3, r4, r5, lr}
 800d1ca:	4605      	mov	r5, r0
 800d1cc:	2900      	cmp	r1, #0
 800d1ce:	d041      	beq.n	800d254 <_free_r+0x8c>
 800d1d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1d4:	1f0c      	subs	r4, r1, #4
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	bfb8      	it	lt
 800d1da:	18e4      	addlt	r4, r4, r3
 800d1dc:	f000 f8e8 	bl	800d3b0 <__malloc_lock>
 800d1e0:	4a1d      	ldr	r2, [pc, #116]	@ (800d258 <_free_r+0x90>)
 800d1e2:	6813      	ldr	r3, [r2, #0]
 800d1e4:	b933      	cbnz	r3, 800d1f4 <_free_r+0x2c>
 800d1e6:	6063      	str	r3, [r4, #4]
 800d1e8:	6014      	str	r4, [r2, #0]
 800d1ea:	4628      	mov	r0, r5
 800d1ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1f0:	f000 b8e4 	b.w	800d3bc <__malloc_unlock>
 800d1f4:	42a3      	cmp	r3, r4
 800d1f6:	d908      	bls.n	800d20a <_free_r+0x42>
 800d1f8:	6820      	ldr	r0, [r4, #0]
 800d1fa:	1821      	adds	r1, r4, r0
 800d1fc:	428b      	cmp	r3, r1
 800d1fe:	bf01      	itttt	eq
 800d200:	6819      	ldreq	r1, [r3, #0]
 800d202:	685b      	ldreq	r3, [r3, #4]
 800d204:	1809      	addeq	r1, r1, r0
 800d206:	6021      	streq	r1, [r4, #0]
 800d208:	e7ed      	b.n	800d1e6 <_free_r+0x1e>
 800d20a:	461a      	mov	r2, r3
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	b10b      	cbz	r3, 800d214 <_free_r+0x4c>
 800d210:	42a3      	cmp	r3, r4
 800d212:	d9fa      	bls.n	800d20a <_free_r+0x42>
 800d214:	6811      	ldr	r1, [r2, #0]
 800d216:	1850      	adds	r0, r2, r1
 800d218:	42a0      	cmp	r0, r4
 800d21a:	d10b      	bne.n	800d234 <_free_r+0x6c>
 800d21c:	6820      	ldr	r0, [r4, #0]
 800d21e:	4401      	add	r1, r0
 800d220:	1850      	adds	r0, r2, r1
 800d222:	4283      	cmp	r3, r0
 800d224:	6011      	str	r1, [r2, #0]
 800d226:	d1e0      	bne.n	800d1ea <_free_r+0x22>
 800d228:	6818      	ldr	r0, [r3, #0]
 800d22a:	685b      	ldr	r3, [r3, #4]
 800d22c:	6053      	str	r3, [r2, #4]
 800d22e:	4408      	add	r0, r1
 800d230:	6010      	str	r0, [r2, #0]
 800d232:	e7da      	b.n	800d1ea <_free_r+0x22>
 800d234:	d902      	bls.n	800d23c <_free_r+0x74>
 800d236:	230c      	movs	r3, #12
 800d238:	602b      	str	r3, [r5, #0]
 800d23a:	e7d6      	b.n	800d1ea <_free_r+0x22>
 800d23c:	6820      	ldr	r0, [r4, #0]
 800d23e:	1821      	adds	r1, r4, r0
 800d240:	428b      	cmp	r3, r1
 800d242:	bf04      	itt	eq
 800d244:	6819      	ldreq	r1, [r3, #0]
 800d246:	685b      	ldreq	r3, [r3, #4]
 800d248:	6063      	str	r3, [r4, #4]
 800d24a:	bf04      	itt	eq
 800d24c:	1809      	addeq	r1, r1, r0
 800d24e:	6021      	streq	r1, [r4, #0]
 800d250:	6054      	str	r4, [r2, #4]
 800d252:	e7ca      	b.n	800d1ea <_free_r+0x22>
 800d254:	bd38      	pop	{r3, r4, r5, pc}
 800d256:	bf00      	nop
 800d258:	20008b78 	.word	0x20008b78

0800d25c <malloc>:
 800d25c:	4b02      	ldr	r3, [pc, #8]	@ (800d268 <malloc+0xc>)
 800d25e:	4601      	mov	r1, r0
 800d260:	6818      	ldr	r0, [r3, #0]
 800d262:	f000 b825 	b.w	800d2b0 <_malloc_r>
 800d266:	bf00      	nop
 800d268:	200000e8 	.word	0x200000e8

0800d26c <sbrk_aligned>:
 800d26c:	b570      	push	{r4, r5, r6, lr}
 800d26e:	4e0f      	ldr	r6, [pc, #60]	@ (800d2ac <sbrk_aligned+0x40>)
 800d270:	460c      	mov	r4, r1
 800d272:	6831      	ldr	r1, [r6, #0]
 800d274:	4605      	mov	r5, r0
 800d276:	b911      	cbnz	r1, 800d27e <sbrk_aligned+0x12>
 800d278:	f001 f814 	bl	800e2a4 <_sbrk_r>
 800d27c:	6030      	str	r0, [r6, #0]
 800d27e:	4621      	mov	r1, r4
 800d280:	4628      	mov	r0, r5
 800d282:	f001 f80f 	bl	800e2a4 <_sbrk_r>
 800d286:	1c43      	adds	r3, r0, #1
 800d288:	d103      	bne.n	800d292 <sbrk_aligned+0x26>
 800d28a:	f04f 34ff 	mov.w	r4, #4294967295
 800d28e:	4620      	mov	r0, r4
 800d290:	bd70      	pop	{r4, r5, r6, pc}
 800d292:	1cc4      	adds	r4, r0, #3
 800d294:	f024 0403 	bic.w	r4, r4, #3
 800d298:	42a0      	cmp	r0, r4
 800d29a:	d0f8      	beq.n	800d28e <sbrk_aligned+0x22>
 800d29c:	1a21      	subs	r1, r4, r0
 800d29e:	4628      	mov	r0, r5
 800d2a0:	f001 f800 	bl	800e2a4 <_sbrk_r>
 800d2a4:	3001      	adds	r0, #1
 800d2a6:	d1f2      	bne.n	800d28e <sbrk_aligned+0x22>
 800d2a8:	e7ef      	b.n	800d28a <sbrk_aligned+0x1e>
 800d2aa:	bf00      	nop
 800d2ac:	20008b74 	.word	0x20008b74

0800d2b0 <_malloc_r>:
 800d2b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2b4:	1ccd      	adds	r5, r1, #3
 800d2b6:	f025 0503 	bic.w	r5, r5, #3
 800d2ba:	3508      	adds	r5, #8
 800d2bc:	2d0c      	cmp	r5, #12
 800d2be:	bf38      	it	cc
 800d2c0:	250c      	movcc	r5, #12
 800d2c2:	2d00      	cmp	r5, #0
 800d2c4:	4606      	mov	r6, r0
 800d2c6:	db01      	blt.n	800d2cc <_malloc_r+0x1c>
 800d2c8:	42a9      	cmp	r1, r5
 800d2ca:	d904      	bls.n	800d2d6 <_malloc_r+0x26>
 800d2cc:	230c      	movs	r3, #12
 800d2ce:	6033      	str	r3, [r6, #0]
 800d2d0:	2000      	movs	r0, #0
 800d2d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d3ac <_malloc_r+0xfc>
 800d2da:	f000 f869 	bl	800d3b0 <__malloc_lock>
 800d2de:	f8d8 3000 	ldr.w	r3, [r8]
 800d2e2:	461c      	mov	r4, r3
 800d2e4:	bb44      	cbnz	r4, 800d338 <_malloc_r+0x88>
 800d2e6:	4629      	mov	r1, r5
 800d2e8:	4630      	mov	r0, r6
 800d2ea:	f7ff ffbf 	bl	800d26c <sbrk_aligned>
 800d2ee:	1c43      	adds	r3, r0, #1
 800d2f0:	4604      	mov	r4, r0
 800d2f2:	d158      	bne.n	800d3a6 <_malloc_r+0xf6>
 800d2f4:	f8d8 4000 	ldr.w	r4, [r8]
 800d2f8:	4627      	mov	r7, r4
 800d2fa:	2f00      	cmp	r7, #0
 800d2fc:	d143      	bne.n	800d386 <_malloc_r+0xd6>
 800d2fe:	2c00      	cmp	r4, #0
 800d300:	d04b      	beq.n	800d39a <_malloc_r+0xea>
 800d302:	6823      	ldr	r3, [r4, #0]
 800d304:	4639      	mov	r1, r7
 800d306:	4630      	mov	r0, r6
 800d308:	eb04 0903 	add.w	r9, r4, r3
 800d30c:	f000 ffca 	bl	800e2a4 <_sbrk_r>
 800d310:	4581      	cmp	r9, r0
 800d312:	d142      	bne.n	800d39a <_malloc_r+0xea>
 800d314:	6821      	ldr	r1, [r4, #0]
 800d316:	1a6d      	subs	r5, r5, r1
 800d318:	4629      	mov	r1, r5
 800d31a:	4630      	mov	r0, r6
 800d31c:	f7ff ffa6 	bl	800d26c <sbrk_aligned>
 800d320:	3001      	adds	r0, #1
 800d322:	d03a      	beq.n	800d39a <_malloc_r+0xea>
 800d324:	6823      	ldr	r3, [r4, #0]
 800d326:	442b      	add	r3, r5
 800d328:	6023      	str	r3, [r4, #0]
 800d32a:	f8d8 3000 	ldr.w	r3, [r8]
 800d32e:	685a      	ldr	r2, [r3, #4]
 800d330:	bb62      	cbnz	r2, 800d38c <_malloc_r+0xdc>
 800d332:	f8c8 7000 	str.w	r7, [r8]
 800d336:	e00f      	b.n	800d358 <_malloc_r+0xa8>
 800d338:	6822      	ldr	r2, [r4, #0]
 800d33a:	1b52      	subs	r2, r2, r5
 800d33c:	d420      	bmi.n	800d380 <_malloc_r+0xd0>
 800d33e:	2a0b      	cmp	r2, #11
 800d340:	d917      	bls.n	800d372 <_malloc_r+0xc2>
 800d342:	1961      	adds	r1, r4, r5
 800d344:	42a3      	cmp	r3, r4
 800d346:	6025      	str	r5, [r4, #0]
 800d348:	bf18      	it	ne
 800d34a:	6059      	strne	r1, [r3, #4]
 800d34c:	6863      	ldr	r3, [r4, #4]
 800d34e:	bf08      	it	eq
 800d350:	f8c8 1000 	streq.w	r1, [r8]
 800d354:	5162      	str	r2, [r4, r5]
 800d356:	604b      	str	r3, [r1, #4]
 800d358:	4630      	mov	r0, r6
 800d35a:	f000 f82f 	bl	800d3bc <__malloc_unlock>
 800d35e:	f104 000b 	add.w	r0, r4, #11
 800d362:	1d23      	adds	r3, r4, #4
 800d364:	f020 0007 	bic.w	r0, r0, #7
 800d368:	1ac2      	subs	r2, r0, r3
 800d36a:	bf1c      	itt	ne
 800d36c:	1a1b      	subne	r3, r3, r0
 800d36e:	50a3      	strne	r3, [r4, r2]
 800d370:	e7af      	b.n	800d2d2 <_malloc_r+0x22>
 800d372:	6862      	ldr	r2, [r4, #4]
 800d374:	42a3      	cmp	r3, r4
 800d376:	bf0c      	ite	eq
 800d378:	f8c8 2000 	streq.w	r2, [r8]
 800d37c:	605a      	strne	r2, [r3, #4]
 800d37e:	e7eb      	b.n	800d358 <_malloc_r+0xa8>
 800d380:	4623      	mov	r3, r4
 800d382:	6864      	ldr	r4, [r4, #4]
 800d384:	e7ae      	b.n	800d2e4 <_malloc_r+0x34>
 800d386:	463c      	mov	r4, r7
 800d388:	687f      	ldr	r7, [r7, #4]
 800d38a:	e7b6      	b.n	800d2fa <_malloc_r+0x4a>
 800d38c:	461a      	mov	r2, r3
 800d38e:	685b      	ldr	r3, [r3, #4]
 800d390:	42a3      	cmp	r3, r4
 800d392:	d1fb      	bne.n	800d38c <_malloc_r+0xdc>
 800d394:	2300      	movs	r3, #0
 800d396:	6053      	str	r3, [r2, #4]
 800d398:	e7de      	b.n	800d358 <_malloc_r+0xa8>
 800d39a:	230c      	movs	r3, #12
 800d39c:	6033      	str	r3, [r6, #0]
 800d39e:	4630      	mov	r0, r6
 800d3a0:	f000 f80c 	bl	800d3bc <__malloc_unlock>
 800d3a4:	e794      	b.n	800d2d0 <_malloc_r+0x20>
 800d3a6:	6005      	str	r5, [r0, #0]
 800d3a8:	e7d6      	b.n	800d358 <_malloc_r+0xa8>
 800d3aa:	bf00      	nop
 800d3ac:	20008b78 	.word	0x20008b78

0800d3b0 <__malloc_lock>:
 800d3b0:	4801      	ldr	r0, [pc, #4]	@ (800d3b8 <__malloc_lock+0x8>)
 800d3b2:	f7ff b898 	b.w	800c4e6 <__retarget_lock_acquire_recursive>
 800d3b6:	bf00      	nop
 800d3b8:	20008b70 	.word	0x20008b70

0800d3bc <__malloc_unlock>:
 800d3bc:	4801      	ldr	r0, [pc, #4]	@ (800d3c4 <__malloc_unlock+0x8>)
 800d3be:	f7ff b893 	b.w	800c4e8 <__retarget_lock_release_recursive>
 800d3c2:	bf00      	nop
 800d3c4:	20008b70 	.word	0x20008b70

0800d3c8 <_Balloc>:
 800d3c8:	b570      	push	{r4, r5, r6, lr}
 800d3ca:	69c6      	ldr	r6, [r0, #28]
 800d3cc:	4604      	mov	r4, r0
 800d3ce:	460d      	mov	r5, r1
 800d3d0:	b976      	cbnz	r6, 800d3f0 <_Balloc+0x28>
 800d3d2:	2010      	movs	r0, #16
 800d3d4:	f7ff ff42 	bl	800d25c <malloc>
 800d3d8:	4602      	mov	r2, r0
 800d3da:	61e0      	str	r0, [r4, #28]
 800d3dc:	b920      	cbnz	r0, 800d3e8 <_Balloc+0x20>
 800d3de:	4b18      	ldr	r3, [pc, #96]	@ (800d440 <_Balloc+0x78>)
 800d3e0:	4818      	ldr	r0, [pc, #96]	@ (800d444 <_Balloc+0x7c>)
 800d3e2:	216b      	movs	r1, #107	@ 0x6b
 800d3e4:	f000 ff6e 	bl	800e2c4 <__assert_func>
 800d3e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3ec:	6006      	str	r6, [r0, #0]
 800d3ee:	60c6      	str	r6, [r0, #12]
 800d3f0:	69e6      	ldr	r6, [r4, #28]
 800d3f2:	68f3      	ldr	r3, [r6, #12]
 800d3f4:	b183      	cbz	r3, 800d418 <_Balloc+0x50>
 800d3f6:	69e3      	ldr	r3, [r4, #28]
 800d3f8:	68db      	ldr	r3, [r3, #12]
 800d3fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d3fe:	b9b8      	cbnz	r0, 800d430 <_Balloc+0x68>
 800d400:	2101      	movs	r1, #1
 800d402:	fa01 f605 	lsl.w	r6, r1, r5
 800d406:	1d72      	adds	r2, r6, #5
 800d408:	0092      	lsls	r2, r2, #2
 800d40a:	4620      	mov	r0, r4
 800d40c:	f000 ff78 	bl	800e300 <_calloc_r>
 800d410:	b160      	cbz	r0, 800d42c <_Balloc+0x64>
 800d412:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d416:	e00e      	b.n	800d436 <_Balloc+0x6e>
 800d418:	2221      	movs	r2, #33	@ 0x21
 800d41a:	2104      	movs	r1, #4
 800d41c:	4620      	mov	r0, r4
 800d41e:	f000 ff6f 	bl	800e300 <_calloc_r>
 800d422:	69e3      	ldr	r3, [r4, #28]
 800d424:	60f0      	str	r0, [r6, #12]
 800d426:	68db      	ldr	r3, [r3, #12]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d1e4      	bne.n	800d3f6 <_Balloc+0x2e>
 800d42c:	2000      	movs	r0, #0
 800d42e:	bd70      	pop	{r4, r5, r6, pc}
 800d430:	6802      	ldr	r2, [r0, #0]
 800d432:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d436:	2300      	movs	r3, #0
 800d438:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d43c:	e7f7      	b.n	800d42e <_Balloc+0x66>
 800d43e:	bf00      	nop
 800d440:	0800f509 	.word	0x0800f509
 800d444:	0800f589 	.word	0x0800f589

0800d448 <_Bfree>:
 800d448:	b570      	push	{r4, r5, r6, lr}
 800d44a:	69c6      	ldr	r6, [r0, #28]
 800d44c:	4605      	mov	r5, r0
 800d44e:	460c      	mov	r4, r1
 800d450:	b976      	cbnz	r6, 800d470 <_Bfree+0x28>
 800d452:	2010      	movs	r0, #16
 800d454:	f7ff ff02 	bl	800d25c <malloc>
 800d458:	4602      	mov	r2, r0
 800d45a:	61e8      	str	r0, [r5, #28]
 800d45c:	b920      	cbnz	r0, 800d468 <_Bfree+0x20>
 800d45e:	4b09      	ldr	r3, [pc, #36]	@ (800d484 <_Bfree+0x3c>)
 800d460:	4809      	ldr	r0, [pc, #36]	@ (800d488 <_Bfree+0x40>)
 800d462:	218f      	movs	r1, #143	@ 0x8f
 800d464:	f000 ff2e 	bl	800e2c4 <__assert_func>
 800d468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d46c:	6006      	str	r6, [r0, #0]
 800d46e:	60c6      	str	r6, [r0, #12]
 800d470:	b13c      	cbz	r4, 800d482 <_Bfree+0x3a>
 800d472:	69eb      	ldr	r3, [r5, #28]
 800d474:	6862      	ldr	r2, [r4, #4]
 800d476:	68db      	ldr	r3, [r3, #12]
 800d478:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d47c:	6021      	str	r1, [r4, #0]
 800d47e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d482:	bd70      	pop	{r4, r5, r6, pc}
 800d484:	0800f509 	.word	0x0800f509
 800d488:	0800f589 	.word	0x0800f589

0800d48c <__multadd>:
 800d48c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d490:	690d      	ldr	r5, [r1, #16]
 800d492:	4607      	mov	r7, r0
 800d494:	460c      	mov	r4, r1
 800d496:	461e      	mov	r6, r3
 800d498:	f101 0c14 	add.w	ip, r1, #20
 800d49c:	2000      	movs	r0, #0
 800d49e:	f8dc 3000 	ldr.w	r3, [ip]
 800d4a2:	b299      	uxth	r1, r3
 800d4a4:	fb02 6101 	mla	r1, r2, r1, r6
 800d4a8:	0c1e      	lsrs	r6, r3, #16
 800d4aa:	0c0b      	lsrs	r3, r1, #16
 800d4ac:	fb02 3306 	mla	r3, r2, r6, r3
 800d4b0:	b289      	uxth	r1, r1
 800d4b2:	3001      	adds	r0, #1
 800d4b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d4b8:	4285      	cmp	r5, r0
 800d4ba:	f84c 1b04 	str.w	r1, [ip], #4
 800d4be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d4c2:	dcec      	bgt.n	800d49e <__multadd+0x12>
 800d4c4:	b30e      	cbz	r6, 800d50a <__multadd+0x7e>
 800d4c6:	68a3      	ldr	r3, [r4, #8]
 800d4c8:	42ab      	cmp	r3, r5
 800d4ca:	dc19      	bgt.n	800d500 <__multadd+0x74>
 800d4cc:	6861      	ldr	r1, [r4, #4]
 800d4ce:	4638      	mov	r0, r7
 800d4d0:	3101      	adds	r1, #1
 800d4d2:	f7ff ff79 	bl	800d3c8 <_Balloc>
 800d4d6:	4680      	mov	r8, r0
 800d4d8:	b928      	cbnz	r0, 800d4e6 <__multadd+0x5a>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	4b0c      	ldr	r3, [pc, #48]	@ (800d510 <__multadd+0x84>)
 800d4de:	480d      	ldr	r0, [pc, #52]	@ (800d514 <__multadd+0x88>)
 800d4e0:	21ba      	movs	r1, #186	@ 0xba
 800d4e2:	f000 feef 	bl	800e2c4 <__assert_func>
 800d4e6:	6922      	ldr	r2, [r4, #16]
 800d4e8:	3202      	adds	r2, #2
 800d4ea:	f104 010c 	add.w	r1, r4, #12
 800d4ee:	0092      	lsls	r2, r2, #2
 800d4f0:	300c      	adds	r0, #12
 800d4f2:	f7ff f802 	bl	800c4fa <memcpy>
 800d4f6:	4621      	mov	r1, r4
 800d4f8:	4638      	mov	r0, r7
 800d4fa:	f7ff ffa5 	bl	800d448 <_Bfree>
 800d4fe:	4644      	mov	r4, r8
 800d500:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d504:	3501      	adds	r5, #1
 800d506:	615e      	str	r6, [r3, #20]
 800d508:	6125      	str	r5, [r4, #16]
 800d50a:	4620      	mov	r0, r4
 800d50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d510:	0800f578 	.word	0x0800f578
 800d514:	0800f589 	.word	0x0800f589

0800d518 <__hi0bits>:
 800d518:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d51c:	4603      	mov	r3, r0
 800d51e:	bf36      	itet	cc
 800d520:	0403      	lslcc	r3, r0, #16
 800d522:	2000      	movcs	r0, #0
 800d524:	2010      	movcc	r0, #16
 800d526:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d52a:	bf3c      	itt	cc
 800d52c:	021b      	lslcc	r3, r3, #8
 800d52e:	3008      	addcc	r0, #8
 800d530:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d534:	bf3c      	itt	cc
 800d536:	011b      	lslcc	r3, r3, #4
 800d538:	3004      	addcc	r0, #4
 800d53a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d53e:	bf3c      	itt	cc
 800d540:	009b      	lslcc	r3, r3, #2
 800d542:	3002      	addcc	r0, #2
 800d544:	2b00      	cmp	r3, #0
 800d546:	db05      	blt.n	800d554 <__hi0bits+0x3c>
 800d548:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d54c:	f100 0001 	add.w	r0, r0, #1
 800d550:	bf08      	it	eq
 800d552:	2020      	moveq	r0, #32
 800d554:	4770      	bx	lr

0800d556 <__lo0bits>:
 800d556:	6803      	ldr	r3, [r0, #0]
 800d558:	4602      	mov	r2, r0
 800d55a:	f013 0007 	ands.w	r0, r3, #7
 800d55e:	d00b      	beq.n	800d578 <__lo0bits+0x22>
 800d560:	07d9      	lsls	r1, r3, #31
 800d562:	d421      	bmi.n	800d5a8 <__lo0bits+0x52>
 800d564:	0798      	lsls	r0, r3, #30
 800d566:	bf49      	itett	mi
 800d568:	085b      	lsrmi	r3, r3, #1
 800d56a:	089b      	lsrpl	r3, r3, #2
 800d56c:	2001      	movmi	r0, #1
 800d56e:	6013      	strmi	r3, [r2, #0]
 800d570:	bf5c      	itt	pl
 800d572:	6013      	strpl	r3, [r2, #0]
 800d574:	2002      	movpl	r0, #2
 800d576:	4770      	bx	lr
 800d578:	b299      	uxth	r1, r3
 800d57a:	b909      	cbnz	r1, 800d580 <__lo0bits+0x2a>
 800d57c:	0c1b      	lsrs	r3, r3, #16
 800d57e:	2010      	movs	r0, #16
 800d580:	b2d9      	uxtb	r1, r3
 800d582:	b909      	cbnz	r1, 800d588 <__lo0bits+0x32>
 800d584:	3008      	adds	r0, #8
 800d586:	0a1b      	lsrs	r3, r3, #8
 800d588:	0719      	lsls	r1, r3, #28
 800d58a:	bf04      	itt	eq
 800d58c:	091b      	lsreq	r3, r3, #4
 800d58e:	3004      	addeq	r0, #4
 800d590:	0799      	lsls	r1, r3, #30
 800d592:	bf04      	itt	eq
 800d594:	089b      	lsreq	r3, r3, #2
 800d596:	3002      	addeq	r0, #2
 800d598:	07d9      	lsls	r1, r3, #31
 800d59a:	d403      	bmi.n	800d5a4 <__lo0bits+0x4e>
 800d59c:	085b      	lsrs	r3, r3, #1
 800d59e:	f100 0001 	add.w	r0, r0, #1
 800d5a2:	d003      	beq.n	800d5ac <__lo0bits+0x56>
 800d5a4:	6013      	str	r3, [r2, #0]
 800d5a6:	4770      	bx	lr
 800d5a8:	2000      	movs	r0, #0
 800d5aa:	4770      	bx	lr
 800d5ac:	2020      	movs	r0, #32
 800d5ae:	4770      	bx	lr

0800d5b0 <__i2b>:
 800d5b0:	b510      	push	{r4, lr}
 800d5b2:	460c      	mov	r4, r1
 800d5b4:	2101      	movs	r1, #1
 800d5b6:	f7ff ff07 	bl	800d3c8 <_Balloc>
 800d5ba:	4602      	mov	r2, r0
 800d5bc:	b928      	cbnz	r0, 800d5ca <__i2b+0x1a>
 800d5be:	4b05      	ldr	r3, [pc, #20]	@ (800d5d4 <__i2b+0x24>)
 800d5c0:	4805      	ldr	r0, [pc, #20]	@ (800d5d8 <__i2b+0x28>)
 800d5c2:	f240 1145 	movw	r1, #325	@ 0x145
 800d5c6:	f000 fe7d 	bl	800e2c4 <__assert_func>
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	6144      	str	r4, [r0, #20]
 800d5ce:	6103      	str	r3, [r0, #16]
 800d5d0:	bd10      	pop	{r4, pc}
 800d5d2:	bf00      	nop
 800d5d4:	0800f578 	.word	0x0800f578
 800d5d8:	0800f589 	.word	0x0800f589

0800d5dc <__multiply>:
 800d5dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5e0:	4617      	mov	r7, r2
 800d5e2:	690a      	ldr	r2, [r1, #16]
 800d5e4:	693b      	ldr	r3, [r7, #16]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	bfa8      	it	ge
 800d5ea:	463b      	movge	r3, r7
 800d5ec:	4689      	mov	r9, r1
 800d5ee:	bfa4      	itt	ge
 800d5f0:	460f      	movge	r7, r1
 800d5f2:	4699      	movge	r9, r3
 800d5f4:	693d      	ldr	r5, [r7, #16]
 800d5f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	6879      	ldr	r1, [r7, #4]
 800d5fe:	eb05 060a 	add.w	r6, r5, sl
 800d602:	42b3      	cmp	r3, r6
 800d604:	b085      	sub	sp, #20
 800d606:	bfb8      	it	lt
 800d608:	3101      	addlt	r1, #1
 800d60a:	f7ff fedd 	bl	800d3c8 <_Balloc>
 800d60e:	b930      	cbnz	r0, 800d61e <__multiply+0x42>
 800d610:	4602      	mov	r2, r0
 800d612:	4b41      	ldr	r3, [pc, #260]	@ (800d718 <__multiply+0x13c>)
 800d614:	4841      	ldr	r0, [pc, #260]	@ (800d71c <__multiply+0x140>)
 800d616:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d61a:	f000 fe53 	bl	800e2c4 <__assert_func>
 800d61e:	f100 0414 	add.w	r4, r0, #20
 800d622:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d626:	4623      	mov	r3, r4
 800d628:	2200      	movs	r2, #0
 800d62a:	4573      	cmp	r3, lr
 800d62c:	d320      	bcc.n	800d670 <__multiply+0x94>
 800d62e:	f107 0814 	add.w	r8, r7, #20
 800d632:	f109 0114 	add.w	r1, r9, #20
 800d636:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d63a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d63e:	9302      	str	r3, [sp, #8]
 800d640:	1beb      	subs	r3, r5, r7
 800d642:	3b15      	subs	r3, #21
 800d644:	f023 0303 	bic.w	r3, r3, #3
 800d648:	3304      	adds	r3, #4
 800d64a:	3715      	adds	r7, #21
 800d64c:	42bd      	cmp	r5, r7
 800d64e:	bf38      	it	cc
 800d650:	2304      	movcc	r3, #4
 800d652:	9301      	str	r3, [sp, #4]
 800d654:	9b02      	ldr	r3, [sp, #8]
 800d656:	9103      	str	r1, [sp, #12]
 800d658:	428b      	cmp	r3, r1
 800d65a:	d80c      	bhi.n	800d676 <__multiply+0x9a>
 800d65c:	2e00      	cmp	r6, #0
 800d65e:	dd03      	ble.n	800d668 <__multiply+0x8c>
 800d660:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d664:	2b00      	cmp	r3, #0
 800d666:	d055      	beq.n	800d714 <__multiply+0x138>
 800d668:	6106      	str	r6, [r0, #16]
 800d66a:	b005      	add	sp, #20
 800d66c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d670:	f843 2b04 	str.w	r2, [r3], #4
 800d674:	e7d9      	b.n	800d62a <__multiply+0x4e>
 800d676:	f8b1 a000 	ldrh.w	sl, [r1]
 800d67a:	f1ba 0f00 	cmp.w	sl, #0
 800d67e:	d01f      	beq.n	800d6c0 <__multiply+0xe4>
 800d680:	46c4      	mov	ip, r8
 800d682:	46a1      	mov	r9, r4
 800d684:	2700      	movs	r7, #0
 800d686:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d68a:	f8d9 3000 	ldr.w	r3, [r9]
 800d68e:	fa1f fb82 	uxth.w	fp, r2
 800d692:	b29b      	uxth	r3, r3
 800d694:	fb0a 330b 	mla	r3, sl, fp, r3
 800d698:	443b      	add	r3, r7
 800d69a:	f8d9 7000 	ldr.w	r7, [r9]
 800d69e:	0c12      	lsrs	r2, r2, #16
 800d6a0:	0c3f      	lsrs	r7, r7, #16
 800d6a2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d6a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d6aa:	b29b      	uxth	r3, r3
 800d6ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6b0:	4565      	cmp	r5, ip
 800d6b2:	f849 3b04 	str.w	r3, [r9], #4
 800d6b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d6ba:	d8e4      	bhi.n	800d686 <__multiply+0xaa>
 800d6bc:	9b01      	ldr	r3, [sp, #4]
 800d6be:	50e7      	str	r7, [r4, r3]
 800d6c0:	9b03      	ldr	r3, [sp, #12]
 800d6c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d6c6:	3104      	adds	r1, #4
 800d6c8:	f1b9 0f00 	cmp.w	r9, #0
 800d6cc:	d020      	beq.n	800d710 <__multiply+0x134>
 800d6ce:	6823      	ldr	r3, [r4, #0]
 800d6d0:	4647      	mov	r7, r8
 800d6d2:	46a4      	mov	ip, r4
 800d6d4:	f04f 0a00 	mov.w	sl, #0
 800d6d8:	f8b7 b000 	ldrh.w	fp, [r7]
 800d6dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d6e0:	fb09 220b 	mla	r2, r9, fp, r2
 800d6e4:	4452      	add	r2, sl
 800d6e6:	b29b      	uxth	r3, r3
 800d6e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6ec:	f84c 3b04 	str.w	r3, [ip], #4
 800d6f0:	f857 3b04 	ldr.w	r3, [r7], #4
 800d6f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6f8:	f8bc 3000 	ldrh.w	r3, [ip]
 800d6fc:	fb09 330a 	mla	r3, r9, sl, r3
 800d700:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d704:	42bd      	cmp	r5, r7
 800d706:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d70a:	d8e5      	bhi.n	800d6d8 <__multiply+0xfc>
 800d70c:	9a01      	ldr	r2, [sp, #4]
 800d70e:	50a3      	str	r3, [r4, r2]
 800d710:	3404      	adds	r4, #4
 800d712:	e79f      	b.n	800d654 <__multiply+0x78>
 800d714:	3e01      	subs	r6, #1
 800d716:	e7a1      	b.n	800d65c <__multiply+0x80>
 800d718:	0800f578 	.word	0x0800f578
 800d71c:	0800f589 	.word	0x0800f589

0800d720 <__pow5mult>:
 800d720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d724:	4615      	mov	r5, r2
 800d726:	f012 0203 	ands.w	r2, r2, #3
 800d72a:	4607      	mov	r7, r0
 800d72c:	460e      	mov	r6, r1
 800d72e:	d007      	beq.n	800d740 <__pow5mult+0x20>
 800d730:	4c25      	ldr	r4, [pc, #148]	@ (800d7c8 <__pow5mult+0xa8>)
 800d732:	3a01      	subs	r2, #1
 800d734:	2300      	movs	r3, #0
 800d736:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d73a:	f7ff fea7 	bl	800d48c <__multadd>
 800d73e:	4606      	mov	r6, r0
 800d740:	10ad      	asrs	r5, r5, #2
 800d742:	d03d      	beq.n	800d7c0 <__pow5mult+0xa0>
 800d744:	69fc      	ldr	r4, [r7, #28]
 800d746:	b97c      	cbnz	r4, 800d768 <__pow5mult+0x48>
 800d748:	2010      	movs	r0, #16
 800d74a:	f7ff fd87 	bl	800d25c <malloc>
 800d74e:	4602      	mov	r2, r0
 800d750:	61f8      	str	r0, [r7, #28]
 800d752:	b928      	cbnz	r0, 800d760 <__pow5mult+0x40>
 800d754:	4b1d      	ldr	r3, [pc, #116]	@ (800d7cc <__pow5mult+0xac>)
 800d756:	481e      	ldr	r0, [pc, #120]	@ (800d7d0 <__pow5mult+0xb0>)
 800d758:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d75c:	f000 fdb2 	bl	800e2c4 <__assert_func>
 800d760:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d764:	6004      	str	r4, [r0, #0]
 800d766:	60c4      	str	r4, [r0, #12]
 800d768:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d76c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d770:	b94c      	cbnz	r4, 800d786 <__pow5mult+0x66>
 800d772:	f240 2171 	movw	r1, #625	@ 0x271
 800d776:	4638      	mov	r0, r7
 800d778:	f7ff ff1a 	bl	800d5b0 <__i2b>
 800d77c:	2300      	movs	r3, #0
 800d77e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d782:	4604      	mov	r4, r0
 800d784:	6003      	str	r3, [r0, #0]
 800d786:	f04f 0900 	mov.w	r9, #0
 800d78a:	07eb      	lsls	r3, r5, #31
 800d78c:	d50a      	bpl.n	800d7a4 <__pow5mult+0x84>
 800d78e:	4631      	mov	r1, r6
 800d790:	4622      	mov	r2, r4
 800d792:	4638      	mov	r0, r7
 800d794:	f7ff ff22 	bl	800d5dc <__multiply>
 800d798:	4631      	mov	r1, r6
 800d79a:	4680      	mov	r8, r0
 800d79c:	4638      	mov	r0, r7
 800d79e:	f7ff fe53 	bl	800d448 <_Bfree>
 800d7a2:	4646      	mov	r6, r8
 800d7a4:	106d      	asrs	r5, r5, #1
 800d7a6:	d00b      	beq.n	800d7c0 <__pow5mult+0xa0>
 800d7a8:	6820      	ldr	r0, [r4, #0]
 800d7aa:	b938      	cbnz	r0, 800d7bc <__pow5mult+0x9c>
 800d7ac:	4622      	mov	r2, r4
 800d7ae:	4621      	mov	r1, r4
 800d7b0:	4638      	mov	r0, r7
 800d7b2:	f7ff ff13 	bl	800d5dc <__multiply>
 800d7b6:	6020      	str	r0, [r4, #0]
 800d7b8:	f8c0 9000 	str.w	r9, [r0]
 800d7bc:	4604      	mov	r4, r0
 800d7be:	e7e4      	b.n	800d78a <__pow5mult+0x6a>
 800d7c0:	4630      	mov	r0, r6
 800d7c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7c6:	bf00      	nop
 800d7c8:	0800f63c 	.word	0x0800f63c
 800d7cc:	0800f509 	.word	0x0800f509
 800d7d0:	0800f589 	.word	0x0800f589

0800d7d4 <__lshift>:
 800d7d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7d8:	460c      	mov	r4, r1
 800d7da:	6849      	ldr	r1, [r1, #4]
 800d7dc:	6923      	ldr	r3, [r4, #16]
 800d7de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d7e2:	68a3      	ldr	r3, [r4, #8]
 800d7e4:	4607      	mov	r7, r0
 800d7e6:	4691      	mov	r9, r2
 800d7e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d7ec:	f108 0601 	add.w	r6, r8, #1
 800d7f0:	42b3      	cmp	r3, r6
 800d7f2:	db0b      	blt.n	800d80c <__lshift+0x38>
 800d7f4:	4638      	mov	r0, r7
 800d7f6:	f7ff fde7 	bl	800d3c8 <_Balloc>
 800d7fa:	4605      	mov	r5, r0
 800d7fc:	b948      	cbnz	r0, 800d812 <__lshift+0x3e>
 800d7fe:	4602      	mov	r2, r0
 800d800:	4b28      	ldr	r3, [pc, #160]	@ (800d8a4 <__lshift+0xd0>)
 800d802:	4829      	ldr	r0, [pc, #164]	@ (800d8a8 <__lshift+0xd4>)
 800d804:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d808:	f000 fd5c 	bl	800e2c4 <__assert_func>
 800d80c:	3101      	adds	r1, #1
 800d80e:	005b      	lsls	r3, r3, #1
 800d810:	e7ee      	b.n	800d7f0 <__lshift+0x1c>
 800d812:	2300      	movs	r3, #0
 800d814:	f100 0114 	add.w	r1, r0, #20
 800d818:	f100 0210 	add.w	r2, r0, #16
 800d81c:	4618      	mov	r0, r3
 800d81e:	4553      	cmp	r3, sl
 800d820:	db33      	blt.n	800d88a <__lshift+0xb6>
 800d822:	6920      	ldr	r0, [r4, #16]
 800d824:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d828:	f104 0314 	add.w	r3, r4, #20
 800d82c:	f019 091f 	ands.w	r9, r9, #31
 800d830:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d834:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d838:	d02b      	beq.n	800d892 <__lshift+0xbe>
 800d83a:	f1c9 0e20 	rsb	lr, r9, #32
 800d83e:	468a      	mov	sl, r1
 800d840:	2200      	movs	r2, #0
 800d842:	6818      	ldr	r0, [r3, #0]
 800d844:	fa00 f009 	lsl.w	r0, r0, r9
 800d848:	4310      	orrs	r0, r2
 800d84a:	f84a 0b04 	str.w	r0, [sl], #4
 800d84e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d852:	459c      	cmp	ip, r3
 800d854:	fa22 f20e 	lsr.w	r2, r2, lr
 800d858:	d8f3      	bhi.n	800d842 <__lshift+0x6e>
 800d85a:	ebac 0304 	sub.w	r3, ip, r4
 800d85e:	3b15      	subs	r3, #21
 800d860:	f023 0303 	bic.w	r3, r3, #3
 800d864:	3304      	adds	r3, #4
 800d866:	f104 0015 	add.w	r0, r4, #21
 800d86a:	4560      	cmp	r0, ip
 800d86c:	bf88      	it	hi
 800d86e:	2304      	movhi	r3, #4
 800d870:	50ca      	str	r2, [r1, r3]
 800d872:	b10a      	cbz	r2, 800d878 <__lshift+0xa4>
 800d874:	f108 0602 	add.w	r6, r8, #2
 800d878:	3e01      	subs	r6, #1
 800d87a:	4638      	mov	r0, r7
 800d87c:	612e      	str	r6, [r5, #16]
 800d87e:	4621      	mov	r1, r4
 800d880:	f7ff fde2 	bl	800d448 <_Bfree>
 800d884:	4628      	mov	r0, r5
 800d886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d88a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d88e:	3301      	adds	r3, #1
 800d890:	e7c5      	b.n	800d81e <__lshift+0x4a>
 800d892:	3904      	subs	r1, #4
 800d894:	f853 2b04 	ldr.w	r2, [r3], #4
 800d898:	f841 2f04 	str.w	r2, [r1, #4]!
 800d89c:	459c      	cmp	ip, r3
 800d89e:	d8f9      	bhi.n	800d894 <__lshift+0xc0>
 800d8a0:	e7ea      	b.n	800d878 <__lshift+0xa4>
 800d8a2:	bf00      	nop
 800d8a4:	0800f578 	.word	0x0800f578
 800d8a8:	0800f589 	.word	0x0800f589

0800d8ac <__mcmp>:
 800d8ac:	690a      	ldr	r2, [r1, #16]
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	6900      	ldr	r0, [r0, #16]
 800d8b2:	1a80      	subs	r0, r0, r2
 800d8b4:	b530      	push	{r4, r5, lr}
 800d8b6:	d10e      	bne.n	800d8d6 <__mcmp+0x2a>
 800d8b8:	3314      	adds	r3, #20
 800d8ba:	3114      	adds	r1, #20
 800d8bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d8c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d8c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d8c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d8cc:	4295      	cmp	r5, r2
 800d8ce:	d003      	beq.n	800d8d8 <__mcmp+0x2c>
 800d8d0:	d205      	bcs.n	800d8de <__mcmp+0x32>
 800d8d2:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d6:	bd30      	pop	{r4, r5, pc}
 800d8d8:	42a3      	cmp	r3, r4
 800d8da:	d3f3      	bcc.n	800d8c4 <__mcmp+0x18>
 800d8dc:	e7fb      	b.n	800d8d6 <__mcmp+0x2a>
 800d8de:	2001      	movs	r0, #1
 800d8e0:	e7f9      	b.n	800d8d6 <__mcmp+0x2a>
	...

0800d8e4 <__mdiff>:
 800d8e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e8:	4689      	mov	r9, r1
 800d8ea:	4606      	mov	r6, r0
 800d8ec:	4611      	mov	r1, r2
 800d8ee:	4648      	mov	r0, r9
 800d8f0:	4614      	mov	r4, r2
 800d8f2:	f7ff ffdb 	bl	800d8ac <__mcmp>
 800d8f6:	1e05      	subs	r5, r0, #0
 800d8f8:	d112      	bne.n	800d920 <__mdiff+0x3c>
 800d8fa:	4629      	mov	r1, r5
 800d8fc:	4630      	mov	r0, r6
 800d8fe:	f7ff fd63 	bl	800d3c8 <_Balloc>
 800d902:	4602      	mov	r2, r0
 800d904:	b928      	cbnz	r0, 800d912 <__mdiff+0x2e>
 800d906:	4b3f      	ldr	r3, [pc, #252]	@ (800da04 <__mdiff+0x120>)
 800d908:	f240 2137 	movw	r1, #567	@ 0x237
 800d90c:	483e      	ldr	r0, [pc, #248]	@ (800da08 <__mdiff+0x124>)
 800d90e:	f000 fcd9 	bl	800e2c4 <__assert_func>
 800d912:	2301      	movs	r3, #1
 800d914:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d918:	4610      	mov	r0, r2
 800d91a:	b003      	add	sp, #12
 800d91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d920:	bfbc      	itt	lt
 800d922:	464b      	movlt	r3, r9
 800d924:	46a1      	movlt	r9, r4
 800d926:	4630      	mov	r0, r6
 800d928:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d92c:	bfba      	itte	lt
 800d92e:	461c      	movlt	r4, r3
 800d930:	2501      	movlt	r5, #1
 800d932:	2500      	movge	r5, #0
 800d934:	f7ff fd48 	bl	800d3c8 <_Balloc>
 800d938:	4602      	mov	r2, r0
 800d93a:	b918      	cbnz	r0, 800d944 <__mdiff+0x60>
 800d93c:	4b31      	ldr	r3, [pc, #196]	@ (800da04 <__mdiff+0x120>)
 800d93e:	f240 2145 	movw	r1, #581	@ 0x245
 800d942:	e7e3      	b.n	800d90c <__mdiff+0x28>
 800d944:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d948:	6926      	ldr	r6, [r4, #16]
 800d94a:	60c5      	str	r5, [r0, #12]
 800d94c:	f109 0310 	add.w	r3, r9, #16
 800d950:	f109 0514 	add.w	r5, r9, #20
 800d954:	f104 0e14 	add.w	lr, r4, #20
 800d958:	f100 0b14 	add.w	fp, r0, #20
 800d95c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d960:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d964:	9301      	str	r3, [sp, #4]
 800d966:	46d9      	mov	r9, fp
 800d968:	f04f 0c00 	mov.w	ip, #0
 800d96c:	9b01      	ldr	r3, [sp, #4]
 800d96e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d972:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d976:	9301      	str	r3, [sp, #4]
 800d978:	fa1f f38a 	uxth.w	r3, sl
 800d97c:	4619      	mov	r1, r3
 800d97e:	b283      	uxth	r3, r0
 800d980:	1acb      	subs	r3, r1, r3
 800d982:	0c00      	lsrs	r0, r0, #16
 800d984:	4463      	add	r3, ip
 800d986:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d98a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d98e:	b29b      	uxth	r3, r3
 800d990:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d994:	4576      	cmp	r6, lr
 800d996:	f849 3b04 	str.w	r3, [r9], #4
 800d99a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d99e:	d8e5      	bhi.n	800d96c <__mdiff+0x88>
 800d9a0:	1b33      	subs	r3, r6, r4
 800d9a2:	3b15      	subs	r3, #21
 800d9a4:	f023 0303 	bic.w	r3, r3, #3
 800d9a8:	3415      	adds	r4, #21
 800d9aa:	3304      	adds	r3, #4
 800d9ac:	42a6      	cmp	r6, r4
 800d9ae:	bf38      	it	cc
 800d9b0:	2304      	movcc	r3, #4
 800d9b2:	441d      	add	r5, r3
 800d9b4:	445b      	add	r3, fp
 800d9b6:	461e      	mov	r6, r3
 800d9b8:	462c      	mov	r4, r5
 800d9ba:	4544      	cmp	r4, r8
 800d9bc:	d30e      	bcc.n	800d9dc <__mdiff+0xf8>
 800d9be:	f108 0103 	add.w	r1, r8, #3
 800d9c2:	1b49      	subs	r1, r1, r5
 800d9c4:	f021 0103 	bic.w	r1, r1, #3
 800d9c8:	3d03      	subs	r5, #3
 800d9ca:	45a8      	cmp	r8, r5
 800d9cc:	bf38      	it	cc
 800d9ce:	2100      	movcc	r1, #0
 800d9d0:	440b      	add	r3, r1
 800d9d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d9d6:	b191      	cbz	r1, 800d9fe <__mdiff+0x11a>
 800d9d8:	6117      	str	r7, [r2, #16]
 800d9da:	e79d      	b.n	800d918 <__mdiff+0x34>
 800d9dc:	f854 1b04 	ldr.w	r1, [r4], #4
 800d9e0:	46e6      	mov	lr, ip
 800d9e2:	0c08      	lsrs	r0, r1, #16
 800d9e4:	fa1c fc81 	uxtah	ip, ip, r1
 800d9e8:	4471      	add	r1, lr
 800d9ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d9ee:	b289      	uxth	r1, r1
 800d9f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d9f4:	f846 1b04 	str.w	r1, [r6], #4
 800d9f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d9fc:	e7dd      	b.n	800d9ba <__mdiff+0xd6>
 800d9fe:	3f01      	subs	r7, #1
 800da00:	e7e7      	b.n	800d9d2 <__mdiff+0xee>
 800da02:	bf00      	nop
 800da04:	0800f578 	.word	0x0800f578
 800da08:	0800f589 	.word	0x0800f589

0800da0c <__d2b>:
 800da0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800da10:	460f      	mov	r7, r1
 800da12:	2101      	movs	r1, #1
 800da14:	ec59 8b10 	vmov	r8, r9, d0
 800da18:	4616      	mov	r6, r2
 800da1a:	f7ff fcd5 	bl	800d3c8 <_Balloc>
 800da1e:	4604      	mov	r4, r0
 800da20:	b930      	cbnz	r0, 800da30 <__d2b+0x24>
 800da22:	4602      	mov	r2, r0
 800da24:	4b23      	ldr	r3, [pc, #140]	@ (800dab4 <__d2b+0xa8>)
 800da26:	4824      	ldr	r0, [pc, #144]	@ (800dab8 <__d2b+0xac>)
 800da28:	f240 310f 	movw	r1, #783	@ 0x30f
 800da2c:	f000 fc4a 	bl	800e2c4 <__assert_func>
 800da30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800da34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800da38:	b10d      	cbz	r5, 800da3e <__d2b+0x32>
 800da3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800da3e:	9301      	str	r3, [sp, #4]
 800da40:	f1b8 0300 	subs.w	r3, r8, #0
 800da44:	d023      	beq.n	800da8e <__d2b+0x82>
 800da46:	4668      	mov	r0, sp
 800da48:	9300      	str	r3, [sp, #0]
 800da4a:	f7ff fd84 	bl	800d556 <__lo0bits>
 800da4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800da52:	b1d0      	cbz	r0, 800da8a <__d2b+0x7e>
 800da54:	f1c0 0320 	rsb	r3, r0, #32
 800da58:	fa02 f303 	lsl.w	r3, r2, r3
 800da5c:	430b      	orrs	r3, r1
 800da5e:	40c2      	lsrs	r2, r0
 800da60:	6163      	str	r3, [r4, #20]
 800da62:	9201      	str	r2, [sp, #4]
 800da64:	9b01      	ldr	r3, [sp, #4]
 800da66:	61a3      	str	r3, [r4, #24]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	bf0c      	ite	eq
 800da6c:	2201      	moveq	r2, #1
 800da6e:	2202      	movne	r2, #2
 800da70:	6122      	str	r2, [r4, #16]
 800da72:	b1a5      	cbz	r5, 800da9e <__d2b+0x92>
 800da74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800da78:	4405      	add	r5, r0
 800da7a:	603d      	str	r5, [r7, #0]
 800da7c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800da80:	6030      	str	r0, [r6, #0]
 800da82:	4620      	mov	r0, r4
 800da84:	b003      	add	sp, #12
 800da86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da8a:	6161      	str	r1, [r4, #20]
 800da8c:	e7ea      	b.n	800da64 <__d2b+0x58>
 800da8e:	a801      	add	r0, sp, #4
 800da90:	f7ff fd61 	bl	800d556 <__lo0bits>
 800da94:	9b01      	ldr	r3, [sp, #4]
 800da96:	6163      	str	r3, [r4, #20]
 800da98:	3020      	adds	r0, #32
 800da9a:	2201      	movs	r2, #1
 800da9c:	e7e8      	b.n	800da70 <__d2b+0x64>
 800da9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800daa2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800daa6:	6038      	str	r0, [r7, #0]
 800daa8:	6918      	ldr	r0, [r3, #16]
 800daaa:	f7ff fd35 	bl	800d518 <__hi0bits>
 800daae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dab2:	e7e5      	b.n	800da80 <__d2b+0x74>
 800dab4:	0800f578 	.word	0x0800f578
 800dab8:	0800f589 	.word	0x0800f589

0800dabc <__ssputs_r>:
 800dabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dac0:	688e      	ldr	r6, [r1, #8]
 800dac2:	461f      	mov	r7, r3
 800dac4:	42be      	cmp	r6, r7
 800dac6:	680b      	ldr	r3, [r1, #0]
 800dac8:	4682      	mov	sl, r0
 800daca:	460c      	mov	r4, r1
 800dacc:	4690      	mov	r8, r2
 800dace:	d82d      	bhi.n	800db2c <__ssputs_r+0x70>
 800dad0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dad4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dad8:	d026      	beq.n	800db28 <__ssputs_r+0x6c>
 800dada:	6965      	ldr	r5, [r4, #20]
 800dadc:	6909      	ldr	r1, [r1, #16]
 800dade:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dae2:	eba3 0901 	sub.w	r9, r3, r1
 800dae6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800daea:	1c7b      	adds	r3, r7, #1
 800daec:	444b      	add	r3, r9
 800daee:	106d      	asrs	r5, r5, #1
 800daf0:	429d      	cmp	r5, r3
 800daf2:	bf38      	it	cc
 800daf4:	461d      	movcc	r5, r3
 800daf6:	0553      	lsls	r3, r2, #21
 800daf8:	d527      	bpl.n	800db4a <__ssputs_r+0x8e>
 800dafa:	4629      	mov	r1, r5
 800dafc:	f7ff fbd8 	bl	800d2b0 <_malloc_r>
 800db00:	4606      	mov	r6, r0
 800db02:	b360      	cbz	r0, 800db5e <__ssputs_r+0xa2>
 800db04:	6921      	ldr	r1, [r4, #16]
 800db06:	464a      	mov	r2, r9
 800db08:	f7fe fcf7 	bl	800c4fa <memcpy>
 800db0c:	89a3      	ldrh	r3, [r4, #12]
 800db0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800db12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db16:	81a3      	strh	r3, [r4, #12]
 800db18:	6126      	str	r6, [r4, #16]
 800db1a:	6165      	str	r5, [r4, #20]
 800db1c:	444e      	add	r6, r9
 800db1e:	eba5 0509 	sub.w	r5, r5, r9
 800db22:	6026      	str	r6, [r4, #0]
 800db24:	60a5      	str	r5, [r4, #8]
 800db26:	463e      	mov	r6, r7
 800db28:	42be      	cmp	r6, r7
 800db2a:	d900      	bls.n	800db2e <__ssputs_r+0x72>
 800db2c:	463e      	mov	r6, r7
 800db2e:	6820      	ldr	r0, [r4, #0]
 800db30:	4632      	mov	r2, r6
 800db32:	4641      	mov	r1, r8
 800db34:	f000 fb9c 	bl	800e270 <memmove>
 800db38:	68a3      	ldr	r3, [r4, #8]
 800db3a:	1b9b      	subs	r3, r3, r6
 800db3c:	60a3      	str	r3, [r4, #8]
 800db3e:	6823      	ldr	r3, [r4, #0]
 800db40:	4433      	add	r3, r6
 800db42:	6023      	str	r3, [r4, #0]
 800db44:	2000      	movs	r0, #0
 800db46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db4a:	462a      	mov	r2, r5
 800db4c:	f000 fbfe 	bl	800e34c <_realloc_r>
 800db50:	4606      	mov	r6, r0
 800db52:	2800      	cmp	r0, #0
 800db54:	d1e0      	bne.n	800db18 <__ssputs_r+0x5c>
 800db56:	6921      	ldr	r1, [r4, #16]
 800db58:	4650      	mov	r0, sl
 800db5a:	f7ff fb35 	bl	800d1c8 <_free_r>
 800db5e:	230c      	movs	r3, #12
 800db60:	f8ca 3000 	str.w	r3, [sl]
 800db64:	89a3      	ldrh	r3, [r4, #12]
 800db66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db6a:	81a3      	strh	r3, [r4, #12]
 800db6c:	f04f 30ff 	mov.w	r0, #4294967295
 800db70:	e7e9      	b.n	800db46 <__ssputs_r+0x8a>
	...

0800db74 <_svfiprintf_r>:
 800db74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db78:	4698      	mov	r8, r3
 800db7a:	898b      	ldrh	r3, [r1, #12]
 800db7c:	061b      	lsls	r3, r3, #24
 800db7e:	b09d      	sub	sp, #116	@ 0x74
 800db80:	4607      	mov	r7, r0
 800db82:	460d      	mov	r5, r1
 800db84:	4614      	mov	r4, r2
 800db86:	d510      	bpl.n	800dbaa <_svfiprintf_r+0x36>
 800db88:	690b      	ldr	r3, [r1, #16]
 800db8a:	b973      	cbnz	r3, 800dbaa <_svfiprintf_r+0x36>
 800db8c:	2140      	movs	r1, #64	@ 0x40
 800db8e:	f7ff fb8f 	bl	800d2b0 <_malloc_r>
 800db92:	6028      	str	r0, [r5, #0]
 800db94:	6128      	str	r0, [r5, #16]
 800db96:	b930      	cbnz	r0, 800dba6 <_svfiprintf_r+0x32>
 800db98:	230c      	movs	r3, #12
 800db9a:	603b      	str	r3, [r7, #0]
 800db9c:	f04f 30ff 	mov.w	r0, #4294967295
 800dba0:	b01d      	add	sp, #116	@ 0x74
 800dba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba6:	2340      	movs	r3, #64	@ 0x40
 800dba8:	616b      	str	r3, [r5, #20]
 800dbaa:	2300      	movs	r3, #0
 800dbac:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbae:	2320      	movs	r3, #32
 800dbb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dbb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbb8:	2330      	movs	r3, #48	@ 0x30
 800dbba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800dd58 <_svfiprintf_r+0x1e4>
 800dbbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dbc2:	f04f 0901 	mov.w	r9, #1
 800dbc6:	4623      	mov	r3, r4
 800dbc8:	469a      	mov	sl, r3
 800dbca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbce:	b10a      	cbz	r2, 800dbd4 <_svfiprintf_r+0x60>
 800dbd0:	2a25      	cmp	r2, #37	@ 0x25
 800dbd2:	d1f9      	bne.n	800dbc8 <_svfiprintf_r+0x54>
 800dbd4:	ebba 0b04 	subs.w	fp, sl, r4
 800dbd8:	d00b      	beq.n	800dbf2 <_svfiprintf_r+0x7e>
 800dbda:	465b      	mov	r3, fp
 800dbdc:	4622      	mov	r2, r4
 800dbde:	4629      	mov	r1, r5
 800dbe0:	4638      	mov	r0, r7
 800dbe2:	f7ff ff6b 	bl	800dabc <__ssputs_r>
 800dbe6:	3001      	adds	r0, #1
 800dbe8:	f000 80a7 	beq.w	800dd3a <_svfiprintf_r+0x1c6>
 800dbec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbee:	445a      	add	r2, fp
 800dbf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800dbf2:	f89a 3000 	ldrb.w	r3, [sl]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	f000 809f 	beq.w	800dd3a <_svfiprintf_r+0x1c6>
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	f04f 32ff 	mov.w	r2, #4294967295
 800dc02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc06:	f10a 0a01 	add.w	sl, sl, #1
 800dc0a:	9304      	str	r3, [sp, #16]
 800dc0c:	9307      	str	r3, [sp, #28]
 800dc0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc12:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc14:	4654      	mov	r4, sl
 800dc16:	2205      	movs	r2, #5
 800dc18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc1c:	484e      	ldr	r0, [pc, #312]	@ (800dd58 <_svfiprintf_r+0x1e4>)
 800dc1e:	f7f2 faef 	bl	8000200 <memchr>
 800dc22:	9a04      	ldr	r2, [sp, #16]
 800dc24:	b9d8      	cbnz	r0, 800dc5e <_svfiprintf_r+0xea>
 800dc26:	06d0      	lsls	r0, r2, #27
 800dc28:	bf44      	itt	mi
 800dc2a:	2320      	movmi	r3, #32
 800dc2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc30:	0711      	lsls	r1, r2, #28
 800dc32:	bf44      	itt	mi
 800dc34:	232b      	movmi	r3, #43	@ 0x2b
 800dc36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc3a:	f89a 3000 	ldrb.w	r3, [sl]
 800dc3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc40:	d015      	beq.n	800dc6e <_svfiprintf_r+0xfa>
 800dc42:	9a07      	ldr	r2, [sp, #28]
 800dc44:	4654      	mov	r4, sl
 800dc46:	2000      	movs	r0, #0
 800dc48:	f04f 0c0a 	mov.w	ip, #10
 800dc4c:	4621      	mov	r1, r4
 800dc4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc52:	3b30      	subs	r3, #48	@ 0x30
 800dc54:	2b09      	cmp	r3, #9
 800dc56:	d94b      	bls.n	800dcf0 <_svfiprintf_r+0x17c>
 800dc58:	b1b0      	cbz	r0, 800dc88 <_svfiprintf_r+0x114>
 800dc5a:	9207      	str	r2, [sp, #28]
 800dc5c:	e014      	b.n	800dc88 <_svfiprintf_r+0x114>
 800dc5e:	eba0 0308 	sub.w	r3, r0, r8
 800dc62:	fa09 f303 	lsl.w	r3, r9, r3
 800dc66:	4313      	orrs	r3, r2
 800dc68:	9304      	str	r3, [sp, #16]
 800dc6a:	46a2      	mov	sl, r4
 800dc6c:	e7d2      	b.n	800dc14 <_svfiprintf_r+0xa0>
 800dc6e:	9b03      	ldr	r3, [sp, #12]
 800dc70:	1d19      	adds	r1, r3, #4
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	9103      	str	r1, [sp, #12]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	bfbb      	ittet	lt
 800dc7a:	425b      	neglt	r3, r3
 800dc7c:	f042 0202 	orrlt.w	r2, r2, #2
 800dc80:	9307      	strge	r3, [sp, #28]
 800dc82:	9307      	strlt	r3, [sp, #28]
 800dc84:	bfb8      	it	lt
 800dc86:	9204      	strlt	r2, [sp, #16]
 800dc88:	7823      	ldrb	r3, [r4, #0]
 800dc8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800dc8c:	d10a      	bne.n	800dca4 <_svfiprintf_r+0x130>
 800dc8e:	7863      	ldrb	r3, [r4, #1]
 800dc90:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc92:	d132      	bne.n	800dcfa <_svfiprintf_r+0x186>
 800dc94:	9b03      	ldr	r3, [sp, #12]
 800dc96:	1d1a      	adds	r2, r3, #4
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	9203      	str	r2, [sp, #12]
 800dc9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dca0:	3402      	adds	r4, #2
 800dca2:	9305      	str	r3, [sp, #20]
 800dca4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800dd68 <_svfiprintf_r+0x1f4>
 800dca8:	7821      	ldrb	r1, [r4, #0]
 800dcaa:	2203      	movs	r2, #3
 800dcac:	4650      	mov	r0, sl
 800dcae:	f7f2 faa7 	bl	8000200 <memchr>
 800dcb2:	b138      	cbz	r0, 800dcc4 <_svfiprintf_r+0x150>
 800dcb4:	9b04      	ldr	r3, [sp, #16]
 800dcb6:	eba0 000a 	sub.w	r0, r0, sl
 800dcba:	2240      	movs	r2, #64	@ 0x40
 800dcbc:	4082      	lsls	r2, r0
 800dcbe:	4313      	orrs	r3, r2
 800dcc0:	3401      	adds	r4, #1
 800dcc2:	9304      	str	r3, [sp, #16]
 800dcc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcc8:	4824      	ldr	r0, [pc, #144]	@ (800dd5c <_svfiprintf_r+0x1e8>)
 800dcca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dcce:	2206      	movs	r2, #6
 800dcd0:	f7f2 fa96 	bl	8000200 <memchr>
 800dcd4:	2800      	cmp	r0, #0
 800dcd6:	d036      	beq.n	800dd46 <_svfiprintf_r+0x1d2>
 800dcd8:	4b21      	ldr	r3, [pc, #132]	@ (800dd60 <_svfiprintf_r+0x1ec>)
 800dcda:	bb1b      	cbnz	r3, 800dd24 <_svfiprintf_r+0x1b0>
 800dcdc:	9b03      	ldr	r3, [sp, #12]
 800dcde:	3307      	adds	r3, #7
 800dce0:	f023 0307 	bic.w	r3, r3, #7
 800dce4:	3308      	adds	r3, #8
 800dce6:	9303      	str	r3, [sp, #12]
 800dce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcea:	4433      	add	r3, r6
 800dcec:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcee:	e76a      	b.n	800dbc6 <_svfiprintf_r+0x52>
 800dcf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800dcf4:	460c      	mov	r4, r1
 800dcf6:	2001      	movs	r0, #1
 800dcf8:	e7a8      	b.n	800dc4c <_svfiprintf_r+0xd8>
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	3401      	adds	r4, #1
 800dcfe:	9305      	str	r3, [sp, #20]
 800dd00:	4619      	mov	r1, r3
 800dd02:	f04f 0c0a 	mov.w	ip, #10
 800dd06:	4620      	mov	r0, r4
 800dd08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd0c:	3a30      	subs	r2, #48	@ 0x30
 800dd0e:	2a09      	cmp	r2, #9
 800dd10:	d903      	bls.n	800dd1a <_svfiprintf_r+0x1a6>
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d0c6      	beq.n	800dca4 <_svfiprintf_r+0x130>
 800dd16:	9105      	str	r1, [sp, #20]
 800dd18:	e7c4      	b.n	800dca4 <_svfiprintf_r+0x130>
 800dd1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd1e:	4604      	mov	r4, r0
 800dd20:	2301      	movs	r3, #1
 800dd22:	e7f0      	b.n	800dd06 <_svfiprintf_r+0x192>
 800dd24:	ab03      	add	r3, sp, #12
 800dd26:	9300      	str	r3, [sp, #0]
 800dd28:	462a      	mov	r2, r5
 800dd2a:	4b0e      	ldr	r3, [pc, #56]	@ (800dd64 <_svfiprintf_r+0x1f0>)
 800dd2c:	a904      	add	r1, sp, #16
 800dd2e:	4638      	mov	r0, r7
 800dd30:	f7fd fdfa 	bl	800b928 <_printf_float>
 800dd34:	1c42      	adds	r2, r0, #1
 800dd36:	4606      	mov	r6, r0
 800dd38:	d1d6      	bne.n	800dce8 <_svfiprintf_r+0x174>
 800dd3a:	89ab      	ldrh	r3, [r5, #12]
 800dd3c:	065b      	lsls	r3, r3, #25
 800dd3e:	f53f af2d 	bmi.w	800db9c <_svfiprintf_r+0x28>
 800dd42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd44:	e72c      	b.n	800dba0 <_svfiprintf_r+0x2c>
 800dd46:	ab03      	add	r3, sp, #12
 800dd48:	9300      	str	r3, [sp, #0]
 800dd4a:	462a      	mov	r2, r5
 800dd4c:	4b05      	ldr	r3, [pc, #20]	@ (800dd64 <_svfiprintf_r+0x1f0>)
 800dd4e:	a904      	add	r1, sp, #16
 800dd50:	4638      	mov	r0, r7
 800dd52:	f7fe f881 	bl	800be58 <_printf_i>
 800dd56:	e7ed      	b.n	800dd34 <_svfiprintf_r+0x1c0>
 800dd58:	0800f5e2 	.word	0x0800f5e2
 800dd5c:	0800f5ec 	.word	0x0800f5ec
 800dd60:	0800b929 	.word	0x0800b929
 800dd64:	0800dabd 	.word	0x0800dabd
 800dd68:	0800f5e8 	.word	0x0800f5e8

0800dd6c <__sfputc_r>:
 800dd6c:	6893      	ldr	r3, [r2, #8]
 800dd6e:	3b01      	subs	r3, #1
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	b410      	push	{r4}
 800dd74:	6093      	str	r3, [r2, #8]
 800dd76:	da08      	bge.n	800dd8a <__sfputc_r+0x1e>
 800dd78:	6994      	ldr	r4, [r2, #24]
 800dd7a:	42a3      	cmp	r3, r4
 800dd7c:	db01      	blt.n	800dd82 <__sfputc_r+0x16>
 800dd7e:	290a      	cmp	r1, #10
 800dd80:	d103      	bne.n	800dd8a <__sfputc_r+0x1e>
 800dd82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd86:	f000 b9df 	b.w	800e148 <__swbuf_r>
 800dd8a:	6813      	ldr	r3, [r2, #0]
 800dd8c:	1c58      	adds	r0, r3, #1
 800dd8e:	6010      	str	r0, [r2, #0]
 800dd90:	7019      	strb	r1, [r3, #0]
 800dd92:	4608      	mov	r0, r1
 800dd94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd98:	4770      	bx	lr

0800dd9a <__sfputs_r>:
 800dd9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd9c:	4606      	mov	r6, r0
 800dd9e:	460f      	mov	r7, r1
 800dda0:	4614      	mov	r4, r2
 800dda2:	18d5      	adds	r5, r2, r3
 800dda4:	42ac      	cmp	r4, r5
 800dda6:	d101      	bne.n	800ddac <__sfputs_r+0x12>
 800dda8:	2000      	movs	r0, #0
 800ddaa:	e007      	b.n	800ddbc <__sfputs_r+0x22>
 800ddac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddb0:	463a      	mov	r2, r7
 800ddb2:	4630      	mov	r0, r6
 800ddb4:	f7ff ffda 	bl	800dd6c <__sfputc_r>
 800ddb8:	1c43      	adds	r3, r0, #1
 800ddba:	d1f3      	bne.n	800dda4 <__sfputs_r+0xa>
 800ddbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ddc0 <_vfiprintf_r>:
 800ddc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddc4:	460d      	mov	r5, r1
 800ddc6:	b09d      	sub	sp, #116	@ 0x74
 800ddc8:	4614      	mov	r4, r2
 800ddca:	4698      	mov	r8, r3
 800ddcc:	4606      	mov	r6, r0
 800ddce:	b118      	cbz	r0, 800ddd8 <_vfiprintf_r+0x18>
 800ddd0:	6a03      	ldr	r3, [r0, #32]
 800ddd2:	b90b      	cbnz	r3, 800ddd8 <_vfiprintf_r+0x18>
 800ddd4:	f7fe f9ea 	bl	800c1ac <__sinit>
 800ddd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddda:	07d9      	lsls	r1, r3, #31
 800dddc:	d405      	bmi.n	800ddea <_vfiprintf_r+0x2a>
 800ddde:	89ab      	ldrh	r3, [r5, #12]
 800dde0:	059a      	lsls	r2, r3, #22
 800dde2:	d402      	bmi.n	800ddea <_vfiprintf_r+0x2a>
 800dde4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dde6:	f7fe fb7e 	bl	800c4e6 <__retarget_lock_acquire_recursive>
 800ddea:	89ab      	ldrh	r3, [r5, #12]
 800ddec:	071b      	lsls	r3, r3, #28
 800ddee:	d501      	bpl.n	800ddf4 <_vfiprintf_r+0x34>
 800ddf0:	692b      	ldr	r3, [r5, #16]
 800ddf2:	b99b      	cbnz	r3, 800de1c <_vfiprintf_r+0x5c>
 800ddf4:	4629      	mov	r1, r5
 800ddf6:	4630      	mov	r0, r6
 800ddf8:	f000 f9e4 	bl	800e1c4 <__swsetup_r>
 800ddfc:	b170      	cbz	r0, 800de1c <_vfiprintf_r+0x5c>
 800ddfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de00:	07dc      	lsls	r4, r3, #31
 800de02:	d504      	bpl.n	800de0e <_vfiprintf_r+0x4e>
 800de04:	f04f 30ff 	mov.w	r0, #4294967295
 800de08:	b01d      	add	sp, #116	@ 0x74
 800de0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de0e:	89ab      	ldrh	r3, [r5, #12]
 800de10:	0598      	lsls	r0, r3, #22
 800de12:	d4f7      	bmi.n	800de04 <_vfiprintf_r+0x44>
 800de14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de16:	f7fe fb67 	bl	800c4e8 <__retarget_lock_release_recursive>
 800de1a:	e7f3      	b.n	800de04 <_vfiprintf_r+0x44>
 800de1c:	2300      	movs	r3, #0
 800de1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800de20:	2320      	movs	r3, #32
 800de22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800de26:	f8cd 800c 	str.w	r8, [sp, #12]
 800de2a:	2330      	movs	r3, #48	@ 0x30
 800de2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dfdc <_vfiprintf_r+0x21c>
 800de30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800de34:	f04f 0901 	mov.w	r9, #1
 800de38:	4623      	mov	r3, r4
 800de3a:	469a      	mov	sl, r3
 800de3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de40:	b10a      	cbz	r2, 800de46 <_vfiprintf_r+0x86>
 800de42:	2a25      	cmp	r2, #37	@ 0x25
 800de44:	d1f9      	bne.n	800de3a <_vfiprintf_r+0x7a>
 800de46:	ebba 0b04 	subs.w	fp, sl, r4
 800de4a:	d00b      	beq.n	800de64 <_vfiprintf_r+0xa4>
 800de4c:	465b      	mov	r3, fp
 800de4e:	4622      	mov	r2, r4
 800de50:	4629      	mov	r1, r5
 800de52:	4630      	mov	r0, r6
 800de54:	f7ff ffa1 	bl	800dd9a <__sfputs_r>
 800de58:	3001      	adds	r0, #1
 800de5a:	f000 80a7 	beq.w	800dfac <_vfiprintf_r+0x1ec>
 800de5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de60:	445a      	add	r2, fp
 800de62:	9209      	str	r2, [sp, #36]	@ 0x24
 800de64:	f89a 3000 	ldrb.w	r3, [sl]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	f000 809f 	beq.w	800dfac <_vfiprintf_r+0x1ec>
 800de6e:	2300      	movs	r3, #0
 800de70:	f04f 32ff 	mov.w	r2, #4294967295
 800de74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de78:	f10a 0a01 	add.w	sl, sl, #1
 800de7c:	9304      	str	r3, [sp, #16]
 800de7e:	9307      	str	r3, [sp, #28]
 800de80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800de84:	931a      	str	r3, [sp, #104]	@ 0x68
 800de86:	4654      	mov	r4, sl
 800de88:	2205      	movs	r2, #5
 800de8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de8e:	4853      	ldr	r0, [pc, #332]	@ (800dfdc <_vfiprintf_r+0x21c>)
 800de90:	f7f2 f9b6 	bl	8000200 <memchr>
 800de94:	9a04      	ldr	r2, [sp, #16]
 800de96:	b9d8      	cbnz	r0, 800ded0 <_vfiprintf_r+0x110>
 800de98:	06d1      	lsls	r1, r2, #27
 800de9a:	bf44      	itt	mi
 800de9c:	2320      	movmi	r3, #32
 800de9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dea2:	0713      	lsls	r3, r2, #28
 800dea4:	bf44      	itt	mi
 800dea6:	232b      	movmi	r3, #43	@ 0x2b
 800dea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800deac:	f89a 3000 	ldrb.w	r3, [sl]
 800deb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800deb2:	d015      	beq.n	800dee0 <_vfiprintf_r+0x120>
 800deb4:	9a07      	ldr	r2, [sp, #28]
 800deb6:	4654      	mov	r4, sl
 800deb8:	2000      	movs	r0, #0
 800deba:	f04f 0c0a 	mov.w	ip, #10
 800debe:	4621      	mov	r1, r4
 800dec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dec4:	3b30      	subs	r3, #48	@ 0x30
 800dec6:	2b09      	cmp	r3, #9
 800dec8:	d94b      	bls.n	800df62 <_vfiprintf_r+0x1a2>
 800deca:	b1b0      	cbz	r0, 800defa <_vfiprintf_r+0x13a>
 800decc:	9207      	str	r2, [sp, #28]
 800dece:	e014      	b.n	800defa <_vfiprintf_r+0x13a>
 800ded0:	eba0 0308 	sub.w	r3, r0, r8
 800ded4:	fa09 f303 	lsl.w	r3, r9, r3
 800ded8:	4313      	orrs	r3, r2
 800deda:	9304      	str	r3, [sp, #16]
 800dedc:	46a2      	mov	sl, r4
 800dede:	e7d2      	b.n	800de86 <_vfiprintf_r+0xc6>
 800dee0:	9b03      	ldr	r3, [sp, #12]
 800dee2:	1d19      	adds	r1, r3, #4
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	9103      	str	r1, [sp, #12]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	bfbb      	ittet	lt
 800deec:	425b      	neglt	r3, r3
 800deee:	f042 0202 	orrlt.w	r2, r2, #2
 800def2:	9307      	strge	r3, [sp, #28]
 800def4:	9307      	strlt	r3, [sp, #28]
 800def6:	bfb8      	it	lt
 800def8:	9204      	strlt	r2, [sp, #16]
 800defa:	7823      	ldrb	r3, [r4, #0]
 800defc:	2b2e      	cmp	r3, #46	@ 0x2e
 800defe:	d10a      	bne.n	800df16 <_vfiprintf_r+0x156>
 800df00:	7863      	ldrb	r3, [r4, #1]
 800df02:	2b2a      	cmp	r3, #42	@ 0x2a
 800df04:	d132      	bne.n	800df6c <_vfiprintf_r+0x1ac>
 800df06:	9b03      	ldr	r3, [sp, #12]
 800df08:	1d1a      	adds	r2, r3, #4
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	9203      	str	r2, [sp, #12]
 800df0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800df12:	3402      	adds	r4, #2
 800df14:	9305      	str	r3, [sp, #20]
 800df16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dfec <_vfiprintf_r+0x22c>
 800df1a:	7821      	ldrb	r1, [r4, #0]
 800df1c:	2203      	movs	r2, #3
 800df1e:	4650      	mov	r0, sl
 800df20:	f7f2 f96e 	bl	8000200 <memchr>
 800df24:	b138      	cbz	r0, 800df36 <_vfiprintf_r+0x176>
 800df26:	9b04      	ldr	r3, [sp, #16]
 800df28:	eba0 000a 	sub.w	r0, r0, sl
 800df2c:	2240      	movs	r2, #64	@ 0x40
 800df2e:	4082      	lsls	r2, r0
 800df30:	4313      	orrs	r3, r2
 800df32:	3401      	adds	r4, #1
 800df34:	9304      	str	r3, [sp, #16]
 800df36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df3a:	4829      	ldr	r0, [pc, #164]	@ (800dfe0 <_vfiprintf_r+0x220>)
 800df3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800df40:	2206      	movs	r2, #6
 800df42:	f7f2 f95d 	bl	8000200 <memchr>
 800df46:	2800      	cmp	r0, #0
 800df48:	d03f      	beq.n	800dfca <_vfiprintf_r+0x20a>
 800df4a:	4b26      	ldr	r3, [pc, #152]	@ (800dfe4 <_vfiprintf_r+0x224>)
 800df4c:	bb1b      	cbnz	r3, 800df96 <_vfiprintf_r+0x1d6>
 800df4e:	9b03      	ldr	r3, [sp, #12]
 800df50:	3307      	adds	r3, #7
 800df52:	f023 0307 	bic.w	r3, r3, #7
 800df56:	3308      	adds	r3, #8
 800df58:	9303      	str	r3, [sp, #12]
 800df5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df5c:	443b      	add	r3, r7
 800df5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800df60:	e76a      	b.n	800de38 <_vfiprintf_r+0x78>
 800df62:	fb0c 3202 	mla	r2, ip, r2, r3
 800df66:	460c      	mov	r4, r1
 800df68:	2001      	movs	r0, #1
 800df6a:	e7a8      	b.n	800debe <_vfiprintf_r+0xfe>
 800df6c:	2300      	movs	r3, #0
 800df6e:	3401      	adds	r4, #1
 800df70:	9305      	str	r3, [sp, #20]
 800df72:	4619      	mov	r1, r3
 800df74:	f04f 0c0a 	mov.w	ip, #10
 800df78:	4620      	mov	r0, r4
 800df7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df7e:	3a30      	subs	r2, #48	@ 0x30
 800df80:	2a09      	cmp	r2, #9
 800df82:	d903      	bls.n	800df8c <_vfiprintf_r+0x1cc>
 800df84:	2b00      	cmp	r3, #0
 800df86:	d0c6      	beq.n	800df16 <_vfiprintf_r+0x156>
 800df88:	9105      	str	r1, [sp, #20]
 800df8a:	e7c4      	b.n	800df16 <_vfiprintf_r+0x156>
 800df8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800df90:	4604      	mov	r4, r0
 800df92:	2301      	movs	r3, #1
 800df94:	e7f0      	b.n	800df78 <_vfiprintf_r+0x1b8>
 800df96:	ab03      	add	r3, sp, #12
 800df98:	9300      	str	r3, [sp, #0]
 800df9a:	462a      	mov	r2, r5
 800df9c:	4b12      	ldr	r3, [pc, #72]	@ (800dfe8 <_vfiprintf_r+0x228>)
 800df9e:	a904      	add	r1, sp, #16
 800dfa0:	4630      	mov	r0, r6
 800dfa2:	f7fd fcc1 	bl	800b928 <_printf_float>
 800dfa6:	4607      	mov	r7, r0
 800dfa8:	1c78      	adds	r0, r7, #1
 800dfaa:	d1d6      	bne.n	800df5a <_vfiprintf_r+0x19a>
 800dfac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfae:	07d9      	lsls	r1, r3, #31
 800dfb0:	d405      	bmi.n	800dfbe <_vfiprintf_r+0x1fe>
 800dfb2:	89ab      	ldrh	r3, [r5, #12]
 800dfb4:	059a      	lsls	r2, r3, #22
 800dfb6:	d402      	bmi.n	800dfbe <_vfiprintf_r+0x1fe>
 800dfb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dfba:	f7fe fa95 	bl	800c4e8 <__retarget_lock_release_recursive>
 800dfbe:	89ab      	ldrh	r3, [r5, #12]
 800dfc0:	065b      	lsls	r3, r3, #25
 800dfc2:	f53f af1f 	bmi.w	800de04 <_vfiprintf_r+0x44>
 800dfc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dfc8:	e71e      	b.n	800de08 <_vfiprintf_r+0x48>
 800dfca:	ab03      	add	r3, sp, #12
 800dfcc:	9300      	str	r3, [sp, #0]
 800dfce:	462a      	mov	r2, r5
 800dfd0:	4b05      	ldr	r3, [pc, #20]	@ (800dfe8 <_vfiprintf_r+0x228>)
 800dfd2:	a904      	add	r1, sp, #16
 800dfd4:	4630      	mov	r0, r6
 800dfd6:	f7fd ff3f 	bl	800be58 <_printf_i>
 800dfda:	e7e4      	b.n	800dfa6 <_vfiprintf_r+0x1e6>
 800dfdc:	0800f5e2 	.word	0x0800f5e2
 800dfe0:	0800f5ec 	.word	0x0800f5ec
 800dfe4:	0800b929 	.word	0x0800b929
 800dfe8:	0800dd9b 	.word	0x0800dd9b
 800dfec:	0800f5e8 	.word	0x0800f5e8

0800dff0 <__sflush_r>:
 800dff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dff8:	0716      	lsls	r6, r2, #28
 800dffa:	4605      	mov	r5, r0
 800dffc:	460c      	mov	r4, r1
 800dffe:	d454      	bmi.n	800e0aa <__sflush_r+0xba>
 800e000:	684b      	ldr	r3, [r1, #4]
 800e002:	2b00      	cmp	r3, #0
 800e004:	dc02      	bgt.n	800e00c <__sflush_r+0x1c>
 800e006:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e008:	2b00      	cmp	r3, #0
 800e00a:	dd48      	ble.n	800e09e <__sflush_r+0xae>
 800e00c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e00e:	2e00      	cmp	r6, #0
 800e010:	d045      	beq.n	800e09e <__sflush_r+0xae>
 800e012:	2300      	movs	r3, #0
 800e014:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e018:	682f      	ldr	r7, [r5, #0]
 800e01a:	6a21      	ldr	r1, [r4, #32]
 800e01c:	602b      	str	r3, [r5, #0]
 800e01e:	d030      	beq.n	800e082 <__sflush_r+0x92>
 800e020:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e022:	89a3      	ldrh	r3, [r4, #12]
 800e024:	0759      	lsls	r1, r3, #29
 800e026:	d505      	bpl.n	800e034 <__sflush_r+0x44>
 800e028:	6863      	ldr	r3, [r4, #4]
 800e02a:	1ad2      	subs	r2, r2, r3
 800e02c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e02e:	b10b      	cbz	r3, 800e034 <__sflush_r+0x44>
 800e030:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e032:	1ad2      	subs	r2, r2, r3
 800e034:	2300      	movs	r3, #0
 800e036:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e038:	6a21      	ldr	r1, [r4, #32]
 800e03a:	4628      	mov	r0, r5
 800e03c:	47b0      	blx	r6
 800e03e:	1c43      	adds	r3, r0, #1
 800e040:	89a3      	ldrh	r3, [r4, #12]
 800e042:	d106      	bne.n	800e052 <__sflush_r+0x62>
 800e044:	6829      	ldr	r1, [r5, #0]
 800e046:	291d      	cmp	r1, #29
 800e048:	d82b      	bhi.n	800e0a2 <__sflush_r+0xb2>
 800e04a:	4a2a      	ldr	r2, [pc, #168]	@ (800e0f4 <__sflush_r+0x104>)
 800e04c:	40ca      	lsrs	r2, r1
 800e04e:	07d6      	lsls	r6, r2, #31
 800e050:	d527      	bpl.n	800e0a2 <__sflush_r+0xb2>
 800e052:	2200      	movs	r2, #0
 800e054:	6062      	str	r2, [r4, #4]
 800e056:	04d9      	lsls	r1, r3, #19
 800e058:	6922      	ldr	r2, [r4, #16]
 800e05a:	6022      	str	r2, [r4, #0]
 800e05c:	d504      	bpl.n	800e068 <__sflush_r+0x78>
 800e05e:	1c42      	adds	r2, r0, #1
 800e060:	d101      	bne.n	800e066 <__sflush_r+0x76>
 800e062:	682b      	ldr	r3, [r5, #0]
 800e064:	b903      	cbnz	r3, 800e068 <__sflush_r+0x78>
 800e066:	6560      	str	r0, [r4, #84]	@ 0x54
 800e068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e06a:	602f      	str	r7, [r5, #0]
 800e06c:	b1b9      	cbz	r1, 800e09e <__sflush_r+0xae>
 800e06e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e072:	4299      	cmp	r1, r3
 800e074:	d002      	beq.n	800e07c <__sflush_r+0x8c>
 800e076:	4628      	mov	r0, r5
 800e078:	f7ff f8a6 	bl	800d1c8 <_free_r>
 800e07c:	2300      	movs	r3, #0
 800e07e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e080:	e00d      	b.n	800e09e <__sflush_r+0xae>
 800e082:	2301      	movs	r3, #1
 800e084:	4628      	mov	r0, r5
 800e086:	47b0      	blx	r6
 800e088:	4602      	mov	r2, r0
 800e08a:	1c50      	adds	r0, r2, #1
 800e08c:	d1c9      	bne.n	800e022 <__sflush_r+0x32>
 800e08e:	682b      	ldr	r3, [r5, #0]
 800e090:	2b00      	cmp	r3, #0
 800e092:	d0c6      	beq.n	800e022 <__sflush_r+0x32>
 800e094:	2b1d      	cmp	r3, #29
 800e096:	d001      	beq.n	800e09c <__sflush_r+0xac>
 800e098:	2b16      	cmp	r3, #22
 800e09a:	d11e      	bne.n	800e0da <__sflush_r+0xea>
 800e09c:	602f      	str	r7, [r5, #0]
 800e09e:	2000      	movs	r0, #0
 800e0a0:	e022      	b.n	800e0e8 <__sflush_r+0xf8>
 800e0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0a6:	b21b      	sxth	r3, r3
 800e0a8:	e01b      	b.n	800e0e2 <__sflush_r+0xf2>
 800e0aa:	690f      	ldr	r7, [r1, #16]
 800e0ac:	2f00      	cmp	r7, #0
 800e0ae:	d0f6      	beq.n	800e09e <__sflush_r+0xae>
 800e0b0:	0793      	lsls	r3, r2, #30
 800e0b2:	680e      	ldr	r6, [r1, #0]
 800e0b4:	bf08      	it	eq
 800e0b6:	694b      	ldreq	r3, [r1, #20]
 800e0b8:	600f      	str	r7, [r1, #0]
 800e0ba:	bf18      	it	ne
 800e0bc:	2300      	movne	r3, #0
 800e0be:	eba6 0807 	sub.w	r8, r6, r7
 800e0c2:	608b      	str	r3, [r1, #8]
 800e0c4:	f1b8 0f00 	cmp.w	r8, #0
 800e0c8:	dde9      	ble.n	800e09e <__sflush_r+0xae>
 800e0ca:	6a21      	ldr	r1, [r4, #32]
 800e0cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e0ce:	4643      	mov	r3, r8
 800e0d0:	463a      	mov	r2, r7
 800e0d2:	4628      	mov	r0, r5
 800e0d4:	47b0      	blx	r6
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	dc08      	bgt.n	800e0ec <__sflush_r+0xfc>
 800e0da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0e2:	81a3      	strh	r3, [r4, #12]
 800e0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e0e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0ec:	4407      	add	r7, r0
 800e0ee:	eba8 0800 	sub.w	r8, r8, r0
 800e0f2:	e7e7      	b.n	800e0c4 <__sflush_r+0xd4>
 800e0f4:	20400001 	.word	0x20400001

0800e0f8 <_fflush_r>:
 800e0f8:	b538      	push	{r3, r4, r5, lr}
 800e0fa:	690b      	ldr	r3, [r1, #16]
 800e0fc:	4605      	mov	r5, r0
 800e0fe:	460c      	mov	r4, r1
 800e100:	b913      	cbnz	r3, 800e108 <_fflush_r+0x10>
 800e102:	2500      	movs	r5, #0
 800e104:	4628      	mov	r0, r5
 800e106:	bd38      	pop	{r3, r4, r5, pc}
 800e108:	b118      	cbz	r0, 800e112 <_fflush_r+0x1a>
 800e10a:	6a03      	ldr	r3, [r0, #32]
 800e10c:	b90b      	cbnz	r3, 800e112 <_fflush_r+0x1a>
 800e10e:	f7fe f84d 	bl	800c1ac <__sinit>
 800e112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d0f3      	beq.n	800e102 <_fflush_r+0xa>
 800e11a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e11c:	07d0      	lsls	r0, r2, #31
 800e11e:	d404      	bmi.n	800e12a <_fflush_r+0x32>
 800e120:	0599      	lsls	r1, r3, #22
 800e122:	d402      	bmi.n	800e12a <_fflush_r+0x32>
 800e124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e126:	f7fe f9de 	bl	800c4e6 <__retarget_lock_acquire_recursive>
 800e12a:	4628      	mov	r0, r5
 800e12c:	4621      	mov	r1, r4
 800e12e:	f7ff ff5f 	bl	800dff0 <__sflush_r>
 800e132:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e134:	07da      	lsls	r2, r3, #31
 800e136:	4605      	mov	r5, r0
 800e138:	d4e4      	bmi.n	800e104 <_fflush_r+0xc>
 800e13a:	89a3      	ldrh	r3, [r4, #12]
 800e13c:	059b      	lsls	r3, r3, #22
 800e13e:	d4e1      	bmi.n	800e104 <_fflush_r+0xc>
 800e140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e142:	f7fe f9d1 	bl	800c4e8 <__retarget_lock_release_recursive>
 800e146:	e7dd      	b.n	800e104 <_fflush_r+0xc>

0800e148 <__swbuf_r>:
 800e148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e14a:	460e      	mov	r6, r1
 800e14c:	4614      	mov	r4, r2
 800e14e:	4605      	mov	r5, r0
 800e150:	b118      	cbz	r0, 800e15a <__swbuf_r+0x12>
 800e152:	6a03      	ldr	r3, [r0, #32]
 800e154:	b90b      	cbnz	r3, 800e15a <__swbuf_r+0x12>
 800e156:	f7fe f829 	bl	800c1ac <__sinit>
 800e15a:	69a3      	ldr	r3, [r4, #24]
 800e15c:	60a3      	str	r3, [r4, #8]
 800e15e:	89a3      	ldrh	r3, [r4, #12]
 800e160:	071a      	lsls	r2, r3, #28
 800e162:	d501      	bpl.n	800e168 <__swbuf_r+0x20>
 800e164:	6923      	ldr	r3, [r4, #16]
 800e166:	b943      	cbnz	r3, 800e17a <__swbuf_r+0x32>
 800e168:	4621      	mov	r1, r4
 800e16a:	4628      	mov	r0, r5
 800e16c:	f000 f82a 	bl	800e1c4 <__swsetup_r>
 800e170:	b118      	cbz	r0, 800e17a <__swbuf_r+0x32>
 800e172:	f04f 37ff 	mov.w	r7, #4294967295
 800e176:	4638      	mov	r0, r7
 800e178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e17a:	6823      	ldr	r3, [r4, #0]
 800e17c:	6922      	ldr	r2, [r4, #16]
 800e17e:	1a98      	subs	r0, r3, r2
 800e180:	6963      	ldr	r3, [r4, #20]
 800e182:	b2f6      	uxtb	r6, r6
 800e184:	4283      	cmp	r3, r0
 800e186:	4637      	mov	r7, r6
 800e188:	dc05      	bgt.n	800e196 <__swbuf_r+0x4e>
 800e18a:	4621      	mov	r1, r4
 800e18c:	4628      	mov	r0, r5
 800e18e:	f7ff ffb3 	bl	800e0f8 <_fflush_r>
 800e192:	2800      	cmp	r0, #0
 800e194:	d1ed      	bne.n	800e172 <__swbuf_r+0x2a>
 800e196:	68a3      	ldr	r3, [r4, #8]
 800e198:	3b01      	subs	r3, #1
 800e19a:	60a3      	str	r3, [r4, #8]
 800e19c:	6823      	ldr	r3, [r4, #0]
 800e19e:	1c5a      	adds	r2, r3, #1
 800e1a0:	6022      	str	r2, [r4, #0]
 800e1a2:	701e      	strb	r6, [r3, #0]
 800e1a4:	6962      	ldr	r2, [r4, #20]
 800e1a6:	1c43      	adds	r3, r0, #1
 800e1a8:	429a      	cmp	r2, r3
 800e1aa:	d004      	beq.n	800e1b6 <__swbuf_r+0x6e>
 800e1ac:	89a3      	ldrh	r3, [r4, #12]
 800e1ae:	07db      	lsls	r3, r3, #31
 800e1b0:	d5e1      	bpl.n	800e176 <__swbuf_r+0x2e>
 800e1b2:	2e0a      	cmp	r6, #10
 800e1b4:	d1df      	bne.n	800e176 <__swbuf_r+0x2e>
 800e1b6:	4621      	mov	r1, r4
 800e1b8:	4628      	mov	r0, r5
 800e1ba:	f7ff ff9d 	bl	800e0f8 <_fflush_r>
 800e1be:	2800      	cmp	r0, #0
 800e1c0:	d0d9      	beq.n	800e176 <__swbuf_r+0x2e>
 800e1c2:	e7d6      	b.n	800e172 <__swbuf_r+0x2a>

0800e1c4 <__swsetup_r>:
 800e1c4:	b538      	push	{r3, r4, r5, lr}
 800e1c6:	4b29      	ldr	r3, [pc, #164]	@ (800e26c <__swsetup_r+0xa8>)
 800e1c8:	4605      	mov	r5, r0
 800e1ca:	6818      	ldr	r0, [r3, #0]
 800e1cc:	460c      	mov	r4, r1
 800e1ce:	b118      	cbz	r0, 800e1d8 <__swsetup_r+0x14>
 800e1d0:	6a03      	ldr	r3, [r0, #32]
 800e1d2:	b90b      	cbnz	r3, 800e1d8 <__swsetup_r+0x14>
 800e1d4:	f7fd ffea 	bl	800c1ac <__sinit>
 800e1d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1dc:	0719      	lsls	r1, r3, #28
 800e1de:	d422      	bmi.n	800e226 <__swsetup_r+0x62>
 800e1e0:	06da      	lsls	r2, r3, #27
 800e1e2:	d407      	bmi.n	800e1f4 <__swsetup_r+0x30>
 800e1e4:	2209      	movs	r2, #9
 800e1e6:	602a      	str	r2, [r5, #0]
 800e1e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1ec:	81a3      	strh	r3, [r4, #12]
 800e1ee:	f04f 30ff 	mov.w	r0, #4294967295
 800e1f2:	e033      	b.n	800e25c <__swsetup_r+0x98>
 800e1f4:	0758      	lsls	r0, r3, #29
 800e1f6:	d512      	bpl.n	800e21e <__swsetup_r+0x5a>
 800e1f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e1fa:	b141      	cbz	r1, 800e20e <__swsetup_r+0x4a>
 800e1fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e200:	4299      	cmp	r1, r3
 800e202:	d002      	beq.n	800e20a <__swsetup_r+0x46>
 800e204:	4628      	mov	r0, r5
 800e206:	f7fe ffdf 	bl	800d1c8 <_free_r>
 800e20a:	2300      	movs	r3, #0
 800e20c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e20e:	89a3      	ldrh	r3, [r4, #12]
 800e210:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e214:	81a3      	strh	r3, [r4, #12]
 800e216:	2300      	movs	r3, #0
 800e218:	6063      	str	r3, [r4, #4]
 800e21a:	6923      	ldr	r3, [r4, #16]
 800e21c:	6023      	str	r3, [r4, #0]
 800e21e:	89a3      	ldrh	r3, [r4, #12]
 800e220:	f043 0308 	orr.w	r3, r3, #8
 800e224:	81a3      	strh	r3, [r4, #12]
 800e226:	6923      	ldr	r3, [r4, #16]
 800e228:	b94b      	cbnz	r3, 800e23e <__swsetup_r+0x7a>
 800e22a:	89a3      	ldrh	r3, [r4, #12]
 800e22c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e234:	d003      	beq.n	800e23e <__swsetup_r+0x7a>
 800e236:	4621      	mov	r1, r4
 800e238:	4628      	mov	r0, r5
 800e23a:	f000 f8fb 	bl	800e434 <__smakebuf_r>
 800e23e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e242:	f013 0201 	ands.w	r2, r3, #1
 800e246:	d00a      	beq.n	800e25e <__swsetup_r+0x9a>
 800e248:	2200      	movs	r2, #0
 800e24a:	60a2      	str	r2, [r4, #8]
 800e24c:	6962      	ldr	r2, [r4, #20]
 800e24e:	4252      	negs	r2, r2
 800e250:	61a2      	str	r2, [r4, #24]
 800e252:	6922      	ldr	r2, [r4, #16]
 800e254:	b942      	cbnz	r2, 800e268 <__swsetup_r+0xa4>
 800e256:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e25a:	d1c5      	bne.n	800e1e8 <__swsetup_r+0x24>
 800e25c:	bd38      	pop	{r3, r4, r5, pc}
 800e25e:	0799      	lsls	r1, r3, #30
 800e260:	bf58      	it	pl
 800e262:	6962      	ldrpl	r2, [r4, #20]
 800e264:	60a2      	str	r2, [r4, #8]
 800e266:	e7f4      	b.n	800e252 <__swsetup_r+0x8e>
 800e268:	2000      	movs	r0, #0
 800e26a:	e7f7      	b.n	800e25c <__swsetup_r+0x98>
 800e26c:	200000e8 	.word	0x200000e8

0800e270 <memmove>:
 800e270:	4288      	cmp	r0, r1
 800e272:	b510      	push	{r4, lr}
 800e274:	eb01 0402 	add.w	r4, r1, r2
 800e278:	d902      	bls.n	800e280 <memmove+0x10>
 800e27a:	4284      	cmp	r4, r0
 800e27c:	4623      	mov	r3, r4
 800e27e:	d807      	bhi.n	800e290 <memmove+0x20>
 800e280:	1e43      	subs	r3, r0, #1
 800e282:	42a1      	cmp	r1, r4
 800e284:	d008      	beq.n	800e298 <memmove+0x28>
 800e286:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e28a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e28e:	e7f8      	b.n	800e282 <memmove+0x12>
 800e290:	4402      	add	r2, r0
 800e292:	4601      	mov	r1, r0
 800e294:	428a      	cmp	r2, r1
 800e296:	d100      	bne.n	800e29a <memmove+0x2a>
 800e298:	bd10      	pop	{r4, pc}
 800e29a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e29e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e2a2:	e7f7      	b.n	800e294 <memmove+0x24>

0800e2a4 <_sbrk_r>:
 800e2a4:	b538      	push	{r3, r4, r5, lr}
 800e2a6:	4d06      	ldr	r5, [pc, #24]	@ (800e2c0 <_sbrk_r+0x1c>)
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	4604      	mov	r4, r0
 800e2ac:	4608      	mov	r0, r1
 800e2ae:	602b      	str	r3, [r5, #0]
 800e2b0:	f7f5 ff0a 	bl	80040c8 <_sbrk>
 800e2b4:	1c43      	adds	r3, r0, #1
 800e2b6:	d102      	bne.n	800e2be <_sbrk_r+0x1a>
 800e2b8:	682b      	ldr	r3, [r5, #0]
 800e2ba:	b103      	cbz	r3, 800e2be <_sbrk_r+0x1a>
 800e2bc:	6023      	str	r3, [r4, #0]
 800e2be:	bd38      	pop	{r3, r4, r5, pc}
 800e2c0:	20008b6c 	.word	0x20008b6c

0800e2c4 <__assert_func>:
 800e2c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e2c6:	4614      	mov	r4, r2
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	4b09      	ldr	r3, [pc, #36]	@ (800e2f0 <__assert_func+0x2c>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	4605      	mov	r5, r0
 800e2d0:	68d8      	ldr	r0, [r3, #12]
 800e2d2:	b14c      	cbz	r4, 800e2e8 <__assert_func+0x24>
 800e2d4:	4b07      	ldr	r3, [pc, #28]	@ (800e2f4 <__assert_func+0x30>)
 800e2d6:	9100      	str	r1, [sp, #0]
 800e2d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e2dc:	4906      	ldr	r1, [pc, #24]	@ (800e2f8 <__assert_func+0x34>)
 800e2de:	462b      	mov	r3, r5
 800e2e0:	f000 f870 	bl	800e3c4 <fiprintf>
 800e2e4:	f000 f904 	bl	800e4f0 <abort>
 800e2e8:	4b04      	ldr	r3, [pc, #16]	@ (800e2fc <__assert_func+0x38>)
 800e2ea:	461c      	mov	r4, r3
 800e2ec:	e7f3      	b.n	800e2d6 <__assert_func+0x12>
 800e2ee:	bf00      	nop
 800e2f0:	200000e8 	.word	0x200000e8
 800e2f4:	0800f5fd 	.word	0x0800f5fd
 800e2f8:	0800f60a 	.word	0x0800f60a
 800e2fc:	0800f638 	.word	0x0800f638

0800e300 <_calloc_r>:
 800e300:	b570      	push	{r4, r5, r6, lr}
 800e302:	fba1 5402 	umull	r5, r4, r1, r2
 800e306:	b934      	cbnz	r4, 800e316 <_calloc_r+0x16>
 800e308:	4629      	mov	r1, r5
 800e30a:	f7fe ffd1 	bl	800d2b0 <_malloc_r>
 800e30e:	4606      	mov	r6, r0
 800e310:	b928      	cbnz	r0, 800e31e <_calloc_r+0x1e>
 800e312:	4630      	mov	r0, r6
 800e314:	bd70      	pop	{r4, r5, r6, pc}
 800e316:	220c      	movs	r2, #12
 800e318:	6002      	str	r2, [r0, #0]
 800e31a:	2600      	movs	r6, #0
 800e31c:	e7f9      	b.n	800e312 <_calloc_r+0x12>
 800e31e:	462a      	mov	r2, r5
 800e320:	4621      	mov	r1, r4
 800e322:	f7fe f804 	bl	800c32e <memset>
 800e326:	e7f4      	b.n	800e312 <_calloc_r+0x12>

0800e328 <__ascii_mbtowc>:
 800e328:	b082      	sub	sp, #8
 800e32a:	b901      	cbnz	r1, 800e32e <__ascii_mbtowc+0x6>
 800e32c:	a901      	add	r1, sp, #4
 800e32e:	b142      	cbz	r2, 800e342 <__ascii_mbtowc+0x1a>
 800e330:	b14b      	cbz	r3, 800e346 <__ascii_mbtowc+0x1e>
 800e332:	7813      	ldrb	r3, [r2, #0]
 800e334:	600b      	str	r3, [r1, #0]
 800e336:	7812      	ldrb	r2, [r2, #0]
 800e338:	1e10      	subs	r0, r2, #0
 800e33a:	bf18      	it	ne
 800e33c:	2001      	movne	r0, #1
 800e33e:	b002      	add	sp, #8
 800e340:	4770      	bx	lr
 800e342:	4610      	mov	r0, r2
 800e344:	e7fb      	b.n	800e33e <__ascii_mbtowc+0x16>
 800e346:	f06f 0001 	mvn.w	r0, #1
 800e34a:	e7f8      	b.n	800e33e <__ascii_mbtowc+0x16>

0800e34c <_realloc_r>:
 800e34c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e350:	4607      	mov	r7, r0
 800e352:	4614      	mov	r4, r2
 800e354:	460d      	mov	r5, r1
 800e356:	b921      	cbnz	r1, 800e362 <_realloc_r+0x16>
 800e358:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e35c:	4611      	mov	r1, r2
 800e35e:	f7fe bfa7 	b.w	800d2b0 <_malloc_r>
 800e362:	b92a      	cbnz	r2, 800e370 <_realloc_r+0x24>
 800e364:	f7fe ff30 	bl	800d1c8 <_free_r>
 800e368:	4625      	mov	r5, r4
 800e36a:	4628      	mov	r0, r5
 800e36c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e370:	f000 f8c5 	bl	800e4fe <_malloc_usable_size_r>
 800e374:	4284      	cmp	r4, r0
 800e376:	4606      	mov	r6, r0
 800e378:	d802      	bhi.n	800e380 <_realloc_r+0x34>
 800e37a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e37e:	d8f4      	bhi.n	800e36a <_realloc_r+0x1e>
 800e380:	4621      	mov	r1, r4
 800e382:	4638      	mov	r0, r7
 800e384:	f7fe ff94 	bl	800d2b0 <_malloc_r>
 800e388:	4680      	mov	r8, r0
 800e38a:	b908      	cbnz	r0, 800e390 <_realloc_r+0x44>
 800e38c:	4645      	mov	r5, r8
 800e38e:	e7ec      	b.n	800e36a <_realloc_r+0x1e>
 800e390:	42b4      	cmp	r4, r6
 800e392:	4622      	mov	r2, r4
 800e394:	4629      	mov	r1, r5
 800e396:	bf28      	it	cs
 800e398:	4632      	movcs	r2, r6
 800e39a:	f7fe f8ae 	bl	800c4fa <memcpy>
 800e39e:	4629      	mov	r1, r5
 800e3a0:	4638      	mov	r0, r7
 800e3a2:	f7fe ff11 	bl	800d1c8 <_free_r>
 800e3a6:	e7f1      	b.n	800e38c <_realloc_r+0x40>

0800e3a8 <__ascii_wctomb>:
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	4608      	mov	r0, r1
 800e3ac:	b141      	cbz	r1, 800e3c0 <__ascii_wctomb+0x18>
 800e3ae:	2aff      	cmp	r2, #255	@ 0xff
 800e3b0:	d904      	bls.n	800e3bc <__ascii_wctomb+0x14>
 800e3b2:	228a      	movs	r2, #138	@ 0x8a
 800e3b4:	601a      	str	r2, [r3, #0]
 800e3b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ba:	4770      	bx	lr
 800e3bc:	700a      	strb	r2, [r1, #0]
 800e3be:	2001      	movs	r0, #1
 800e3c0:	4770      	bx	lr
	...

0800e3c4 <fiprintf>:
 800e3c4:	b40e      	push	{r1, r2, r3}
 800e3c6:	b503      	push	{r0, r1, lr}
 800e3c8:	4601      	mov	r1, r0
 800e3ca:	ab03      	add	r3, sp, #12
 800e3cc:	4805      	ldr	r0, [pc, #20]	@ (800e3e4 <fiprintf+0x20>)
 800e3ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3d2:	6800      	ldr	r0, [r0, #0]
 800e3d4:	9301      	str	r3, [sp, #4]
 800e3d6:	f7ff fcf3 	bl	800ddc0 <_vfiprintf_r>
 800e3da:	b002      	add	sp, #8
 800e3dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3e0:	b003      	add	sp, #12
 800e3e2:	4770      	bx	lr
 800e3e4:	200000e8 	.word	0x200000e8

0800e3e8 <__swhatbuf_r>:
 800e3e8:	b570      	push	{r4, r5, r6, lr}
 800e3ea:	460c      	mov	r4, r1
 800e3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3f0:	2900      	cmp	r1, #0
 800e3f2:	b096      	sub	sp, #88	@ 0x58
 800e3f4:	4615      	mov	r5, r2
 800e3f6:	461e      	mov	r6, r3
 800e3f8:	da0d      	bge.n	800e416 <__swhatbuf_r+0x2e>
 800e3fa:	89a3      	ldrh	r3, [r4, #12]
 800e3fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e400:	f04f 0100 	mov.w	r1, #0
 800e404:	bf14      	ite	ne
 800e406:	2340      	movne	r3, #64	@ 0x40
 800e408:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e40c:	2000      	movs	r0, #0
 800e40e:	6031      	str	r1, [r6, #0]
 800e410:	602b      	str	r3, [r5, #0]
 800e412:	b016      	add	sp, #88	@ 0x58
 800e414:	bd70      	pop	{r4, r5, r6, pc}
 800e416:	466a      	mov	r2, sp
 800e418:	f000 f848 	bl	800e4ac <_fstat_r>
 800e41c:	2800      	cmp	r0, #0
 800e41e:	dbec      	blt.n	800e3fa <__swhatbuf_r+0x12>
 800e420:	9901      	ldr	r1, [sp, #4]
 800e422:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e426:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e42a:	4259      	negs	r1, r3
 800e42c:	4159      	adcs	r1, r3
 800e42e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e432:	e7eb      	b.n	800e40c <__swhatbuf_r+0x24>

0800e434 <__smakebuf_r>:
 800e434:	898b      	ldrh	r3, [r1, #12]
 800e436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e438:	079d      	lsls	r5, r3, #30
 800e43a:	4606      	mov	r6, r0
 800e43c:	460c      	mov	r4, r1
 800e43e:	d507      	bpl.n	800e450 <__smakebuf_r+0x1c>
 800e440:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e444:	6023      	str	r3, [r4, #0]
 800e446:	6123      	str	r3, [r4, #16]
 800e448:	2301      	movs	r3, #1
 800e44a:	6163      	str	r3, [r4, #20]
 800e44c:	b003      	add	sp, #12
 800e44e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e450:	ab01      	add	r3, sp, #4
 800e452:	466a      	mov	r2, sp
 800e454:	f7ff ffc8 	bl	800e3e8 <__swhatbuf_r>
 800e458:	9f00      	ldr	r7, [sp, #0]
 800e45a:	4605      	mov	r5, r0
 800e45c:	4639      	mov	r1, r7
 800e45e:	4630      	mov	r0, r6
 800e460:	f7fe ff26 	bl	800d2b0 <_malloc_r>
 800e464:	b948      	cbnz	r0, 800e47a <__smakebuf_r+0x46>
 800e466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e46a:	059a      	lsls	r2, r3, #22
 800e46c:	d4ee      	bmi.n	800e44c <__smakebuf_r+0x18>
 800e46e:	f023 0303 	bic.w	r3, r3, #3
 800e472:	f043 0302 	orr.w	r3, r3, #2
 800e476:	81a3      	strh	r3, [r4, #12]
 800e478:	e7e2      	b.n	800e440 <__smakebuf_r+0xc>
 800e47a:	89a3      	ldrh	r3, [r4, #12]
 800e47c:	6020      	str	r0, [r4, #0]
 800e47e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e482:	81a3      	strh	r3, [r4, #12]
 800e484:	9b01      	ldr	r3, [sp, #4]
 800e486:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e48a:	b15b      	cbz	r3, 800e4a4 <__smakebuf_r+0x70>
 800e48c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e490:	4630      	mov	r0, r6
 800e492:	f000 f81d 	bl	800e4d0 <_isatty_r>
 800e496:	b128      	cbz	r0, 800e4a4 <__smakebuf_r+0x70>
 800e498:	89a3      	ldrh	r3, [r4, #12]
 800e49a:	f023 0303 	bic.w	r3, r3, #3
 800e49e:	f043 0301 	orr.w	r3, r3, #1
 800e4a2:	81a3      	strh	r3, [r4, #12]
 800e4a4:	89a3      	ldrh	r3, [r4, #12]
 800e4a6:	431d      	orrs	r5, r3
 800e4a8:	81a5      	strh	r5, [r4, #12]
 800e4aa:	e7cf      	b.n	800e44c <__smakebuf_r+0x18>

0800e4ac <_fstat_r>:
 800e4ac:	b538      	push	{r3, r4, r5, lr}
 800e4ae:	4d07      	ldr	r5, [pc, #28]	@ (800e4cc <_fstat_r+0x20>)
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	4604      	mov	r4, r0
 800e4b4:	4608      	mov	r0, r1
 800e4b6:	4611      	mov	r1, r2
 800e4b8:	602b      	str	r3, [r5, #0]
 800e4ba:	f7f5 fddd 	bl	8004078 <_fstat>
 800e4be:	1c43      	adds	r3, r0, #1
 800e4c0:	d102      	bne.n	800e4c8 <_fstat_r+0x1c>
 800e4c2:	682b      	ldr	r3, [r5, #0]
 800e4c4:	b103      	cbz	r3, 800e4c8 <_fstat_r+0x1c>
 800e4c6:	6023      	str	r3, [r4, #0]
 800e4c8:	bd38      	pop	{r3, r4, r5, pc}
 800e4ca:	bf00      	nop
 800e4cc:	20008b6c 	.word	0x20008b6c

0800e4d0 <_isatty_r>:
 800e4d0:	b538      	push	{r3, r4, r5, lr}
 800e4d2:	4d06      	ldr	r5, [pc, #24]	@ (800e4ec <_isatty_r+0x1c>)
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	4604      	mov	r4, r0
 800e4d8:	4608      	mov	r0, r1
 800e4da:	602b      	str	r3, [r5, #0]
 800e4dc:	f7f5 fddc 	bl	8004098 <_isatty>
 800e4e0:	1c43      	adds	r3, r0, #1
 800e4e2:	d102      	bne.n	800e4ea <_isatty_r+0x1a>
 800e4e4:	682b      	ldr	r3, [r5, #0]
 800e4e6:	b103      	cbz	r3, 800e4ea <_isatty_r+0x1a>
 800e4e8:	6023      	str	r3, [r4, #0]
 800e4ea:	bd38      	pop	{r3, r4, r5, pc}
 800e4ec:	20008b6c 	.word	0x20008b6c

0800e4f0 <abort>:
 800e4f0:	b508      	push	{r3, lr}
 800e4f2:	2006      	movs	r0, #6
 800e4f4:	f000 f834 	bl	800e560 <raise>
 800e4f8:	2001      	movs	r0, #1
 800e4fa:	f7f5 fd89 	bl	8004010 <_exit>

0800e4fe <_malloc_usable_size_r>:
 800e4fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e502:	1f18      	subs	r0, r3, #4
 800e504:	2b00      	cmp	r3, #0
 800e506:	bfbc      	itt	lt
 800e508:	580b      	ldrlt	r3, [r1, r0]
 800e50a:	18c0      	addlt	r0, r0, r3
 800e50c:	4770      	bx	lr

0800e50e <_raise_r>:
 800e50e:	291f      	cmp	r1, #31
 800e510:	b538      	push	{r3, r4, r5, lr}
 800e512:	4605      	mov	r5, r0
 800e514:	460c      	mov	r4, r1
 800e516:	d904      	bls.n	800e522 <_raise_r+0x14>
 800e518:	2316      	movs	r3, #22
 800e51a:	6003      	str	r3, [r0, #0]
 800e51c:	f04f 30ff 	mov.w	r0, #4294967295
 800e520:	bd38      	pop	{r3, r4, r5, pc}
 800e522:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e524:	b112      	cbz	r2, 800e52c <_raise_r+0x1e>
 800e526:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e52a:	b94b      	cbnz	r3, 800e540 <_raise_r+0x32>
 800e52c:	4628      	mov	r0, r5
 800e52e:	f000 f831 	bl	800e594 <_getpid_r>
 800e532:	4622      	mov	r2, r4
 800e534:	4601      	mov	r1, r0
 800e536:	4628      	mov	r0, r5
 800e538:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e53c:	f000 b818 	b.w	800e570 <_kill_r>
 800e540:	2b01      	cmp	r3, #1
 800e542:	d00a      	beq.n	800e55a <_raise_r+0x4c>
 800e544:	1c59      	adds	r1, r3, #1
 800e546:	d103      	bne.n	800e550 <_raise_r+0x42>
 800e548:	2316      	movs	r3, #22
 800e54a:	6003      	str	r3, [r0, #0]
 800e54c:	2001      	movs	r0, #1
 800e54e:	e7e7      	b.n	800e520 <_raise_r+0x12>
 800e550:	2100      	movs	r1, #0
 800e552:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e556:	4620      	mov	r0, r4
 800e558:	4798      	blx	r3
 800e55a:	2000      	movs	r0, #0
 800e55c:	e7e0      	b.n	800e520 <_raise_r+0x12>
	...

0800e560 <raise>:
 800e560:	4b02      	ldr	r3, [pc, #8]	@ (800e56c <raise+0xc>)
 800e562:	4601      	mov	r1, r0
 800e564:	6818      	ldr	r0, [r3, #0]
 800e566:	f7ff bfd2 	b.w	800e50e <_raise_r>
 800e56a:	bf00      	nop
 800e56c:	200000e8 	.word	0x200000e8

0800e570 <_kill_r>:
 800e570:	b538      	push	{r3, r4, r5, lr}
 800e572:	4d07      	ldr	r5, [pc, #28]	@ (800e590 <_kill_r+0x20>)
 800e574:	2300      	movs	r3, #0
 800e576:	4604      	mov	r4, r0
 800e578:	4608      	mov	r0, r1
 800e57a:	4611      	mov	r1, r2
 800e57c:	602b      	str	r3, [r5, #0]
 800e57e:	f7f5 fd37 	bl	8003ff0 <_kill>
 800e582:	1c43      	adds	r3, r0, #1
 800e584:	d102      	bne.n	800e58c <_kill_r+0x1c>
 800e586:	682b      	ldr	r3, [r5, #0]
 800e588:	b103      	cbz	r3, 800e58c <_kill_r+0x1c>
 800e58a:	6023      	str	r3, [r4, #0]
 800e58c:	bd38      	pop	{r3, r4, r5, pc}
 800e58e:	bf00      	nop
 800e590:	20008b6c 	.word	0x20008b6c

0800e594 <_getpid_r>:
 800e594:	f7f5 bd24 	b.w	8003fe0 <_getpid>

0800e598 <cosf>:
 800e598:	ee10 3a10 	vmov	r3, s0
 800e59c:	b507      	push	{r0, r1, r2, lr}
 800e59e:	4a1e      	ldr	r2, [pc, #120]	@ (800e618 <cosf+0x80>)
 800e5a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d806      	bhi.n	800e5b6 <cosf+0x1e>
 800e5a8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800e61c <cosf+0x84>
 800e5ac:	b003      	add	sp, #12
 800e5ae:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5b2:	f000 b89f 	b.w	800e6f4 <__kernel_cosf>
 800e5b6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e5ba:	d304      	bcc.n	800e5c6 <cosf+0x2e>
 800e5bc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e5c0:	b003      	add	sp, #12
 800e5c2:	f85d fb04 	ldr.w	pc, [sp], #4
 800e5c6:	4668      	mov	r0, sp
 800e5c8:	f000 f934 	bl	800e834 <__ieee754_rem_pio2f>
 800e5cc:	f000 0003 	and.w	r0, r0, #3
 800e5d0:	2801      	cmp	r0, #1
 800e5d2:	d009      	beq.n	800e5e8 <cosf+0x50>
 800e5d4:	2802      	cmp	r0, #2
 800e5d6:	d010      	beq.n	800e5fa <cosf+0x62>
 800e5d8:	b9b0      	cbnz	r0, 800e608 <cosf+0x70>
 800e5da:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5de:	ed9d 0a00 	vldr	s0, [sp]
 800e5e2:	f000 f887 	bl	800e6f4 <__kernel_cosf>
 800e5e6:	e7eb      	b.n	800e5c0 <cosf+0x28>
 800e5e8:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5ec:	ed9d 0a00 	vldr	s0, [sp]
 800e5f0:	f000 f8d8 	bl	800e7a4 <__kernel_sinf>
 800e5f4:	eeb1 0a40 	vneg.f32	s0, s0
 800e5f8:	e7e2      	b.n	800e5c0 <cosf+0x28>
 800e5fa:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5fe:	ed9d 0a00 	vldr	s0, [sp]
 800e602:	f000 f877 	bl	800e6f4 <__kernel_cosf>
 800e606:	e7f5      	b.n	800e5f4 <cosf+0x5c>
 800e608:	eddd 0a01 	vldr	s1, [sp, #4]
 800e60c:	ed9d 0a00 	vldr	s0, [sp]
 800e610:	2001      	movs	r0, #1
 800e612:	f000 f8c7 	bl	800e7a4 <__kernel_sinf>
 800e616:	e7d3      	b.n	800e5c0 <cosf+0x28>
 800e618:	3f490fd8 	.word	0x3f490fd8
 800e61c:	00000000 	.word	0x00000000

0800e620 <sinf>:
 800e620:	ee10 3a10 	vmov	r3, s0
 800e624:	b507      	push	{r0, r1, r2, lr}
 800e626:	4a1f      	ldr	r2, [pc, #124]	@ (800e6a4 <sinf+0x84>)
 800e628:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d807      	bhi.n	800e640 <sinf+0x20>
 800e630:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e6a8 <sinf+0x88>
 800e634:	2000      	movs	r0, #0
 800e636:	b003      	add	sp, #12
 800e638:	f85d eb04 	ldr.w	lr, [sp], #4
 800e63c:	f000 b8b2 	b.w	800e7a4 <__kernel_sinf>
 800e640:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e644:	d304      	bcc.n	800e650 <sinf+0x30>
 800e646:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e64a:	b003      	add	sp, #12
 800e64c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e650:	4668      	mov	r0, sp
 800e652:	f000 f8ef 	bl	800e834 <__ieee754_rem_pio2f>
 800e656:	f000 0003 	and.w	r0, r0, #3
 800e65a:	2801      	cmp	r0, #1
 800e65c:	d00a      	beq.n	800e674 <sinf+0x54>
 800e65e:	2802      	cmp	r0, #2
 800e660:	d00f      	beq.n	800e682 <sinf+0x62>
 800e662:	b9c0      	cbnz	r0, 800e696 <sinf+0x76>
 800e664:	eddd 0a01 	vldr	s1, [sp, #4]
 800e668:	ed9d 0a00 	vldr	s0, [sp]
 800e66c:	2001      	movs	r0, #1
 800e66e:	f000 f899 	bl	800e7a4 <__kernel_sinf>
 800e672:	e7ea      	b.n	800e64a <sinf+0x2a>
 800e674:	eddd 0a01 	vldr	s1, [sp, #4]
 800e678:	ed9d 0a00 	vldr	s0, [sp]
 800e67c:	f000 f83a 	bl	800e6f4 <__kernel_cosf>
 800e680:	e7e3      	b.n	800e64a <sinf+0x2a>
 800e682:	eddd 0a01 	vldr	s1, [sp, #4]
 800e686:	ed9d 0a00 	vldr	s0, [sp]
 800e68a:	2001      	movs	r0, #1
 800e68c:	f000 f88a 	bl	800e7a4 <__kernel_sinf>
 800e690:	eeb1 0a40 	vneg.f32	s0, s0
 800e694:	e7d9      	b.n	800e64a <sinf+0x2a>
 800e696:	eddd 0a01 	vldr	s1, [sp, #4]
 800e69a:	ed9d 0a00 	vldr	s0, [sp]
 800e69e:	f000 f829 	bl	800e6f4 <__kernel_cosf>
 800e6a2:	e7f5      	b.n	800e690 <sinf+0x70>
 800e6a4:	3f490fd8 	.word	0x3f490fd8
 800e6a8:	00000000 	.word	0x00000000

0800e6ac <roundf>:
 800e6ac:	ee10 0a10 	vmov	r0, s0
 800e6b0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800e6b4:	3a7f      	subs	r2, #127	@ 0x7f
 800e6b6:	2a16      	cmp	r2, #22
 800e6b8:	dc15      	bgt.n	800e6e6 <roundf+0x3a>
 800e6ba:	2a00      	cmp	r2, #0
 800e6bc:	da08      	bge.n	800e6d0 <roundf+0x24>
 800e6be:	3201      	adds	r2, #1
 800e6c0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800e6c4:	d101      	bne.n	800e6ca <roundf+0x1e>
 800e6c6:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800e6ca:	ee00 3a10 	vmov	s0, r3
 800e6ce:	4770      	bx	lr
 800e6d0:	4907      	ldr	r1, [pc, #28]	@ (800e6f0 <roundf+0x44>)
 800e6d2:	4111      	asrs	r1, r2
 800e6d4:	4201      	tst	r1, r0
 800e6d6:	d0fa      	beq.n	800e6ce <roundf+0x22>
 800e6d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e6dc:	4113      	asrs	r3, r2
 800e6de:	4403      	add	r3, r0
 800e6e0:	ea23 0301 	bic.w	r3, r3, r1
 800e6e4:	e7f1      	b.n	800e6ca <roundf+0x1e>
 800e6e6:	2a80      	cmp	r2, #128	@ 0x80
 800e6e8:	d1f1      	bne.n	800e6ce <roundf+0x22>
 800e6ea:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e6ee:	4770      	bx	lr
 800e6f0:	007fffff 	.word	0x007fffff

0800e6f4 <__kernel_cosf>:
 800e6f4:	ee10 3a10 	vmov	r3, s0
 800e6f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e6fc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e700:	eef0 6a40 	vmov.f32	s13, s0
 800e704:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e708:	d204      	bcs.n	800e714 <__kernel_cosf+0x20>
 800e70a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e70e:	ee17 2a90 	vmov	r2, s15
 800e712:	b342      	cbz	r2, 800e766 <__kernel_cosf+0x72>
 800e714:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e718:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e784 <__kernel_cosf+0x90>
 800e71c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e788 <__kernel_cosf+0x94>
 800e720:	4a1a      	ldr	r2, [pc, #104]	@ (800e78c <__kernel_cosf+0x98>)
 800e722:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e726:	4293      	cmp	r3, r2
 800e728:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e790 <__kernel_cosf+0x9c>
 800e72c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e730:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e794 <__kernel_cosf+0xa0>
 800e734:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e738:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e798 <__kernel_cosf+0xa4>
 800e73c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e740:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e79c <__kernel_cosf+0xa8>
 800e744:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e748:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e74c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e750:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e754:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e75c:	d804      	bhi.n	800e768 <__kernel_cosf+0x74>
 800e75e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e762:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e766:	4770      	bx	lr
 800e768:	4a0d      	ldr	r2, [pc, #52]	@ (800e7a0 <__kernel_cosf+0xac>)
 800e76a:	4293      	cmp	r3, r2
 800e76c:	bf9a      	itte	ls
 800e76e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e772:	ee07 3a10 	vmovls	s14, r3
 800e776:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e77a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e77e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e782:	e7ec      	b.n	800e75e <__kernel_cosf+0x6a>
 800e784:	ad47d74e 	.word	0xad47d74e
 800e788:	310f74f6 	.word	0x310f74f6
 800e78c:	3e999999 	.word	0x3e999999
 800e790:	b493f27c 	.word	0xb493f27c
 800e794:	37d00d01 	.word	0x37d00d01
 800e798:	bab60b61 	.word	0xbab60b61
 800e79c:	3d2aaaab 	.word	0x3d2aaaab
 800e7a0:	3f480000 	.word	0x3f480000

0800e7a4 <__kernel_sinf>:
 800e7a4:	ee10 3a10 	vmov	r3, s0
 800e7a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e7ac:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e7b0:	d204      	bcs.n	800e7bc <__kernel_sinf+0x18>
 800e7b2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e7b6:	ee17 3a90 	vmov	r3, s15
 800e7ba:	b35b      	cbz	r3, 800e814 <__kernel_sinf+0x70>
 800e7bc:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e7c0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e818 <__kernel_sinf+0x74>
 800e7c4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e81c <__kernel_sinf+0x78>
 800e7c8:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e7cc:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e820 <__kernel_sinf+0x7c>
 800e7d0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e7d4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e824 <__kernel_sinf+0x80>
 800e7d8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e7dc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e828 <__kernel_sinf+0x84>
 800e7e0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e7e4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e7e8:	b930      	cbnz	r0, 800e7f8 <__kernel_sinf+0x54>
 800e7ea:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e82c <__kernel_sinf+0x88>
 800e7ee:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e7f2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e7f6:	4770      	bx	lr
 800e7f8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e7fc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e800:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e804:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e808:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e830 <__kernel_sinf+0x8c>
 800e80c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e810:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	2f2ec9d3 	.word	0x2f2ec9d3
 800e81c:	b2d72f34 	.word	0xb2d72f34
 800e820:	3638ef1b 	.word	0x3638ef1b
 800e824:	b9500d01 	.word	0xb9500d01
 800e828:	3c088889 	.word	0x3c088889
 800e82c:	be2aaaab 	.word	0xbe2aaaab
 800e830:	3e2aaaab 	.word	0x3e2aaaab

0800e834 <__ieee754_rem_pio2f>:
 800e834:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e836:	ee10 6a10 	vmov	r6, s0
 800e83a:	4b88      	ldr	r3, [pc, #544]	@ (800ea5c <__ieee754_rem_pio2f+0x228>)
 800e83c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800e840:	429d      	cmp	r5, r3
 800e842:	b087      	sub	sp, #28
 800e844:	4604      	mov	r4, r0
 800e846:	d805      	bhi.n	800e854 <__ieee754_rem_pio2f+0x20>
 800e848:	2300      	movs	r3, #0
 800e84a:	ed80 0a00 	vstr	s0, [r0]
 800e84e:	6043      	str	r3, [r0, #4]
 800e850:	2000      	movs	r0, #0
 800e852:	e022      	b.n	800e89a <__ieee754_rem_pio2f+0x66>
 800e854:	4b82      	ldr	r3, [pc, #520]	@ (800ea60 <__ieee754_rem_pio2f+0x22c>)
 800e856:	429d      	cmp	r5, r3
 800e858:	d83a      	bhi.n	800e8d0 <__ieee754_rem_pio2f+0x9c>
 800e85a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e85e:	2e00      	cmp	r6, #0
 800e860:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ea64 <__ieee754_rem_pio2f+0x230>
 800e864:	4a80      	ldr	r2, [pc, #512]	@ (800ea68 <__ieee754_rem_pio2f+0x234>)
 800e866:	f023 030f 	bic.w	r3, r3, #15
 800e86a:	dd18      	ble.n	800e89e <__ieee754_rem_pio2f+0x6a>
 800e86c:	4293      	cmp	r3, r2
 800e86e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e872:	bf09      	itett	eq
 800e874:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ea6c <__ieee754_rem_pio2f+0x238>
 800e878:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ea70 <__ieee754_rem_pio2f+0x23c>
 800e87c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800ea74 <__ieee754_rem_pio2f+0x240>
 800e880:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e884:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e888:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e88c:	ed80 7a00 	vstr	s14, [r0]
 800e890:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e894:	edc0 7a01 	vstr	s15, [r0, #4]
 800e898:	2001      	movs	r0, #1
 800e89a:	b007      	add	sp, #28
 800e89c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e89e:	4293      	cmp	r3, r2
 800e8a0:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e8a4:	bf09      	itett	eq
 800e8a6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ea6c <__ieee754_rem_pio2f+0x238>
 800e8aa:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ea70 <__ieee754_rem_pio2f+0x23c>
 800e8ae:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800ea74 <__ieee754_rem_pio2f+0x240>
 800e8b2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e8b6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e8ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e8be:	ed80 7a00 	vstr	s14, [r0]
 800e8c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e8c6:	edc0 7a01 	vstr	s15, [r0, #4]
 800e8ca:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ce:	e7e4      	b.n	800e89a <__ieee754_rem_pio2f+0x66>
 800e8d0:	4b69      	ldr	r3, [pc, #420]	@ (800ea78 <__ieee754_rem_pio2f+0x244>)
 800e8d2:	429d      	cmp	r5, r3
 800e8d4:	d873      	bhi.n	800e9be <__ieee754_rem_pio2f+0x18a>
 800e8d6:	f000 f8dd 	bl	800ea94 <fabsf>
 800e8da:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800ea7c <__ieee754_rem_pio2f+0x248>
 800e8de:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e8e2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e8e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e8ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e8ee:	ee17 0a90 	vmov	r0, s15
 800e8f2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ea64 <__ieee754_rem_pio2f+0x230>
 800e8f6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e8fa:	281f      	cmp	r0, #31
 800e8fc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ea70 <__ieee754_rem_pio2f+0x23c>
 800e900:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e904:	eeb1 6a47 	vneg.f32	s12, s14
 800e908:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e90c:	ee16 1a90 	vmov	r1, s13
 800e910:	dc09      	bgt.n	800e926 <__ieee754_rem_pio2f+0xf2>
 800e912:	4a5b      	ldr	r2, [pc, #364]	@ (800ea80 <__ieee754_rem_pio2f+0x24c>)
 800e914:	1e47      	subs	r7, r0, #1
 800e916:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e91a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e91e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e922:	4293      	cmp	r3, r2
 800e924:	d107      	bne.n	800e936 <__ieee754_rem_pio2f+0x102>
 800e926:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e92a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e92e:	2a08      	cmp	r2, #8
 800e930:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e934:	dc14      	bgt.n	800e960 <__ieee754_rem_pio2f+0x12c>
 800e936:	6021      	str	r1, [r4, #0]
 800e938:	ed94 7a00 	vldr	s14, [r4]
 800e93c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e940:	2e00      	cmp	r6, #0
 800e942:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e946:	ed84 0a01 	vstr	s0, [r4, #4]
 800e94a:	daa6      	bge.n	800e89a <__ieee754_rem_pio2f+0x66>
 800e94c:	eeb1 7a47 	vneg.f32	s14, s14
 800e950:	eeb1 0a40 	vneg.f32	s0, s0
 800e954:	ed84 7a00 	vstr	s14, [r4]
 800e958:	ed84 0a01 	vstr	s0, [r4, #4]
 800e95c:	4240      	negs	r0, r0
 800e95e:	e79c      	b.n	800e89a <__ieee754_rem_pio2f+0x66>
 800e960:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ea6c <__ieee754_rem_pio2f+0x238>
 800e964:	eef0 6a40 	vmov.f32	s13, s0
 800e968:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e96c:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e970:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e974:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ea74 <__ieee754_rem_pio2f+0x240>
 800e978:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e97c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e980:	ee15 2a90 	vmov	r2, s11
 800e984:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e988:	1a5b      	subs	r3, r3, r1
 800e98a:	2b19      	cmp	r3, #25
 800e98c:	dc04      	bgt.n	800e998 <__ieee754_rem_pio2f+0x164>
 800e98e:	edc4 5a00 	vstr	s11, [r4]
 800e992:	eeb0 0a66 	vmov.f32	s0, s13
 800e996:	e7cf      	b.n	800e938 <__ieee754_rem_pio2f+0x104>
 800e998:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800ea84 <__ieee754_rem_pio2f+0x250>
 800e99c:	eeb0 0a66 	vmov.f32	s0, s13
 800e9a0:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e9a4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e9a8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800ea88 <__ieee754_rem_pio2f+0x254>
 800e9ac:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e9b0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e9b4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e9b8:	ed84 7a00 	vstr	s14, [r4]
 800e9bc:	e7bc      	b.n	800e938 <__ieee754_rem_pio2f+0x104>
 800e9be:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e9c2:	d306      	bcc.n	800e9d2 <__ieee754_rem_pio2f+0x19e>
 800e9c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e9c8:	edc0 7a01 	vstr	s15, [r0, #4]
 800e9cc:	edc0 7a00 	vstr	s15, [r0]
 800e9d0:	e73e      	b.n	800e850 <__ieee754_rem_pio2f+0x1c>
 800e9d2:	15ea      	asrs	r2, r5, #23
 800e9d4:	3a86      	subs	r2, #134	@ 0x86
 800e9d6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e9da:	ee07 3a90 	vmov	s15, r3
 800e9de:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e9e2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ea8c <__ieee754_rem_pio2f+0x258>
 800e9e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e9ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e9ee:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e9f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e9f6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e9fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e9fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea02:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ea06:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ea0a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ea0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea12:	edcd 7a05 	vstr	s15, [sp, #20]
 800ea16:	d11e      	bne.n	800ea56 <__ieee754_rem_pio2f+0x222>
 800ea18:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ea1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea20:	bf0c      	ite	eq
 800ea22:	2301      	moveq	r3, #1
 800ea24:	2302      	movne	r3, #2
 800ea26:	491a      	ldr	r1, [pc, #104]	@ (800ea90 <__ieee754_rem_pio2f+0x25c>)
 800ea28:	9101      	str	r1, [sp, #4]
 800ea2a:	2102      	movs	r1, #2
 800ea2c:	9100      	str	r1, [sp, #0]
 800ea2e:	a803      	add	r0, sp, #12
 800ea30:	4621      	mov	r1, r4
 800ea32:	f000 f837 	bl	800eaa4 <__kernel_rem_pio2f>
 800ea36:	2e00      	cmp	r6, #0
 800ea38:	f6bf af2f 	bge.w	800e89a <__ieee754_rem_pio2f+0x66>
 800ea3c:	edd4 7a00 	vldr	s15, [r4]
 800ea40:	eef1 7a67 	vneg.f32	s15, s15
 800ea44:	edc4 7a00 	vstr	s15, [r4]
 800ea48:	edd4 7a01 	vldr	s15, [r4, #4]
 800ea4c:	eef1 7a67 	vneg.f32	s15, s15
 800ea50:	edc4 7a01 	vstr	s15, [r4, #4]
 800ea54:	e782      	b.n	800e95c <__ieee754_rem_pio2f+0x128>
 800ea56:	2303      	movs	r3, #3
 800ea58:	e7e5      	b.n	800ea26 <__ieee754_rem_pio2f+0x1f2>
 800ea5a:	bf00      	nop
 800ea5c:	3f490fd8 	.word	0x3f490fd8
 800ea60:	4016cbe3 	.word	0x4016cbe3
 800ea64:	3fc90f80 	.word	0x3fc90f80
 800ea68:	3fc90fd0 	.word	0x3fc90fd0
 800ea6c:	37354400 	.word	0x37354400
 800ea70:	37354443 	.word	0x37354443
 800ea74:	2e85a308 	.word	0x2e85a308
 800ea78:	43490f80 	.word	0x43490f80
 800ea7c:	3f22f984 	.word	0x3f22f984
 800ea80:	0800f83c 	.word	0x0800f83c
 800ea84:	2e85a300 	.word	0x2e85a300
 800ea88:	248d3132 	.word	0x248d3132
 800ea8c:	43800000 	.word	0x43800000
 800ea90:	0800f8bc 	.word	0x0800f8bc

0800ea94 <fabsf>:
 800ea94:	ee10 3a10 	vmov	r3, s0
 800ea98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ea9c:	ee00 3a10 	vmov	s0, r3
 800eaa0:	4770      	bx	lr
	...

0800eaa4 <__kernel_rem_pio2f>:
 800eaa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaa8:	ed2d 8b04 	vpush	{d8-d9}
 800eaac:	b0d9      	sub	sp, #356	@ 0x164
 800eaae:	4690      	mov	r8, r2
 800eab0:	9001      	str	r0, [sp, #4]
 800eab2:	4ab6      	ldr	r2, [pc, #728]	@ (800ed8c <__kernel_rem_pio2f+0x2e8>)
 800eab4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800eab6:	f118 0f04 	cmn.w	r8, #4
 800eaba:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800eabe:	460f      	mov	r7, r1
 800eac0:	f103 3bff 	add.w	fp, r3, #4294967295
 800eac4:	db26      	blt.n	800eb14 <__kernel_rem_pio2f+0x70>
 800eac6:	f1b8 0203 	subs.w	r2, r8, #3
 800eaca:	bf48      	it	mi
 800eacc:	f108 0204 	addmi.w	r2, r8, #4
 800ead0:	10d2      	asrs	r2, r2, #3
 800ead2:	1c55      	adds	r5, r2, #1
 800ead4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ead6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800ed9c <__kernel_rem_pio2f+0x2f8>
 800eada:	00e8      	lsls	r0, r5, #3
 800eadc:	eba2 060b 	sub.w	r6, r2, fp
 800eae0:	9002      	str	r0, [sp, #8]
 800eae2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800eae6:	eb0a 0c0b 	add.w	ip, sl, fp
 800eaea:	ac1c      	add	r4, sp, #112	@ 0x70
 800eaec:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800eaf0:	2000      	movs	r0, #0
 800eaf2:	4560      	cmp	r0, ip
 800eaf4:	dd10      	ble.n	800eb18 <__kernel_rem_pio2f+0x74>
 800eaf6:	a91c      	add	r1, sp, #112	@ 0x70
 800eaf8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800eafc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800eb00:	2600      	movs	r6, #0
 800eb02:	4556      	cmp	r6, sl
 800eb04:	dc24      	bgt.n	800eb50 <__kernel_rem_pio2f+0xac>
 800eb06:	f8dd e004 	ldr.w	lr, [sp, #4]
 800eb0a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800ed9c <__kernel_rem_pio2f+0x2f8>
 800eb0e:	4684      	mov	ip, r0
 800eb10:	2400      	movs	r4, #0
 800eb12:	e016      	b.n	800eb42 <__kernel_rem_pio2f+0x9e>
 800eb14:	2200      	movs	r2, #0
 800eb16:	e7dc      	b.n	800ead2 <__kernel_rem_pio2f+0x2e>
 800eb18:	42c6      	cmn	r6, r0
 800eb1a:	bf5d      	ittte	pl
 800eb1c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800eb20:	ee07 1a90 	vmovpl	s15, r1
 800eb24:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800eb28:	eef0 7a47 	vmovmi.f32	s15, s14
 800eb2c:	ece4 7a01 	vstmia	r4!, {s15}
 800eb30:	3001      	adds	r0, #1
 800eb32:	e7de      	b.n	800eaf2 <__kernel_rem_pio2f+0x4e>
 800eb34:	ecfe 6a01 	vldmia	lr!, {s13}
 800eb38:	ed3c 7a01 	vldmdb	ip!, {s14}
 800eb3c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800eb40:	3401      	adds	r4, #1
 800eb42:	455c      	cmp	r4, fp
 800eb44:	ddf6      	ble.n	800eb34 <__kernel_rem_pio2f+0x90>
 800eb46:	ece9 7a01 	vstmia	r9!, {s15}
 800eb4a:	3601      	adds	r6, #1
 800eb4c:	3004      	adds	r0, #4
 800eb4e:	e7d8      	b.n	800eb02 <__kernel_rem_pio2f+0x5e>
 800eb50:	a908      	add	r1, sp, #32
 800eb52:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eb56:	9104      	str	r1, [sp, #16]
 800eb58:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800eb5a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800ed98 <__kernel_rem_pio2f+0x2f4>
 800eb5e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800ed94 <__kernel_rem_pio2f+0x2f0>
 800eb62:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800eb66:	9203      	str	r2, [sp, #12]
 800eb68:	4654      	mov	r4, sl
 800eb6a:	00a2      	lsls	r2, r4, #2
 800eb6c:	9205      	str	r2, [sp, #20]
 800eb6e:	aa58      	add	r2, sp, #352	@ 0x160
 800eb70:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800eb74:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800eb78:	a944      	add	r1, sp, #272	@ 0x110
 800eb7a:	aa08      	add	r2, sp, #32
 800eb7c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800eb80:	4694      	mov	ip, r2
 800eb82:	4626      	mov	r6, r4
 800eb84:	2e00      	cmp	r6, #0
 800eb86:	dc4c      	bgt.n	800ec22 <__kernel_rem_pio2f+0x17e>
 800eb88:	4628      	mov	r0, r5
 800eb8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eb8e:	f000 f9f1 	bl	800ef74 <scalbnf>
 800eb92:	eeb0 8a40 	vmov.f32	s16, s0
 800eb96:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800eb9a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800eb9e:	f000 fa4f 	bl	800f040 <floorf>
 800eba2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800eba6:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ebaa:	2d00      	cmp	r5, #0
 800ebac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebb0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ebb4:	ee17 9a90 	vmov	r9, s15
 800ebb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebbc:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ebc0:	dd41      	ble.n	800ec46 <__kernel_rem_pio2f+0x1a2>
 800ebc2:	f104 3cff 	add.w	ip, r4, #4294967295
 800ebc6:	a908      	add	r1, sp, #32
 800ebc8:	f1c5 0e08 	rsb	lr, r5, #8
 800ebcc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800ebd0:	fa46 f00e 	asr.w	r0, r6, lr
 800ebd4:	4481      	add	r9, r0
 800ebd6:	fa00 f00e 	lsl.w	r0, r0, lr
 800ebda:	1a36      	subs	r6, r6, r0
 800ebdc:	f1c5 0007 	rsb	r0, r5, #7
 800ebe0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800ebe4:	4106      	asrs	r6, r0
 800ebe6:	2e00      	cmp	r6, #0
 800ebe8:	dd3c      	ble.n	800ec64 <__kernel_rem_pio2f+0x1c0>
 800ebea:	f04f 0e00 	mov.w	lr, #0
 800ebee:	f109 0901 	add.w	r9, r9, #1
 800ebf2:	4670      	mov	r0, lr
 800ebf4:	4574      	cmp	r4, lr
 800ebf6:	dc68      	bgt.n	800ecca <__kernel_rem_pio2f+0x226>
 800ebf8:	2d00      	cmp	r5, #0
 800ebfa:	dd03      	ble.n	800ec04 <__kernel_rem_pio2f+0x160>
 800ebfc:	2d01      	cmp	r5, #1
 800ebfe:	d074      	beq.n	800ecea <__kernel_rem_pio2f+0x246>
 800ec00:	2d02      	cmp	r5, #2
 800ec02:	d07d      	beq.n	800ed00 <__kernel_rem_pio2f+0x25c>
 800ec04:	2e02      	cmp	r6, #2
 800ec06:	d12d      	bne.n	800ec64 <__kernel_rem_pio2f+0x1c0>
 800ec08:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ec0c:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ec10:	b340      	cbz	r0, 800ec64 <__kernel_rem_pio2f+0x1c0>
 800ec12:	4628      	mov	r0, r5
 800ec14:	9306      	str	r3, [sp, #24]
 800ec16:	f000 f9ad 	bl	800ef74 <scalbnf>
 800ec1a:	9b06      	ldr	r3, [sp, #24]
 800ec1c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ec20:	e020      	b.n	800ec64 <__kernel_rem_pio2f+0x1c0>
 800ec22:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ec26:	3e01      	subs	r6, #1
 800ec28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ec2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ec30:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ec34:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ec38:	ecac 0a01 	vstmia	ip!, {s0}
 800ec3c:	ed30 0a01 	vldmdb	r0!, {s0}
 800ec40:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ec44:	e79e      	b.n	800eb84 <__kernel_rem_pio2f+0xe0>
 800ec46:	d105      	bne.n	800ec54 <__kernel_rem_pio2f+0x1b0>
 800ec48:	1e60      	subs	r0, r4, #1
 800ec4a:	a908      	add	r1, sp, #32
 800ec4c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800ec50:	11f6      	asrs	r6, r6, #7
 800ec52:	e7c8      	b.n	800ebe6 <__kernel_rem_pio2f+0x142>
 800ec54:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ec58:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ec5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec60:	da31      	bge.n	800ecc6 <__kernel_rem_pio2f+0x222>
 800ec62:	2600      	movs	r6, #0
 800ec64:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ec68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec6c:	f040 8098 	bne.w	800eda0 <__kernel_rem_pio2f+0x2fc>
 800ec70:	1e60      	subs	r0, r4, #1
 800ec72:	2200      	movs	r2, #0
 800ec74:	4550      	cmp	r0, sl
 800ec76:	da4b      	bge.n	800ed10 <__kernel_rem_pio2f+0x26c>
 800ec78:	2a00      	cmp	r2, #0
 800ec7a:	d065      	beq.n	800ed48 <__kernel_rem_pio2f+0x2a4>
 800ec7c:	3c01      	subs	r4, #1
 800ec7e:	ab08      	add	r3, sp, #32
 800ec80:	3d08      	subs	r5, #8
 800ec82:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d0f8      	beq.n	800ec7c <__kernel_rem_pio2f+0x1d8>
 800ec8a:	4628      	mov	r0, r5
 800ec8c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ec90:	f000 f970 	bl	800ef74 <scalbnf>
 800ec94:	1c63      	adds	r3, r4, #1
 800ec96:	aa44      	add	r2, sp, #272	@ 0x110
 800ec98:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800ed98 <__kernel_rem_pio2f+0x2f4>
 800ec9c:	0099      	lsls	r1, r3, #2
 800ec9e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800eca2:	4623      	mov	r3, r4
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	f280 80a9 	bge.w	800edfc <__kernel_rem_pio2f+0x358>
 800ecaa:	4623      	mov	r3, r4
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	f2c0 80c7 	blt.w	800ee40 <__kernel_rem_pio2f+0x39c>
 800ecb2:	aa44      	add	r2, sp, #272	@ 0x110
 800ecb4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800ecb8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800ed90 <__kernel_rem_pio2f+0x2ec>
 800ecbc:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800ed9c <__kernel_rem_pio2f+0x2f8>
 800ecc0:	2000      	movs	r0, #0
 800ecc2:	1ae2      	subs	r2, r4, r3
 800ecc4:	e0b1      	b.n	800ee2a <__kernel_rem_pio2f+0x386>
 800ecc6:	2602      	movs	r6, #2
 800ecc8:	e78f      	b.n	800ebea <__kernel_rem_pio2f+0x146>
 800ecca:	f852 1b04 	ldr.w	r1, [r2], #4
 800ecce:	b948      	cbnz	r0, 800ece4 <__kernel_rem_pio2f+0x240>
 800ecd0:	b121      	cbz	r1, 800ecdc <__kernel_rem_pio2f+0x238>
 800ecd2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800ecd6:	f842 1c04 	str.w	r1, [r2, #-4]
 800ecda:	2101      	movs	r1, #1
 800ecdc:	f10e 0e01 	add.w	lr, lr, #1
 800ece0:	4608      	mov	r0, r1
 800ece2:	e787      	b.n	800ebf4 <__kernel_rem_pio2f+0x150>
 800ece4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800ece8:	e7f5      	b.n	800ecd6 <__kernel_rem_pio2f+0x232>
 800ecea:	f104 3cff 	add.w	ip, r4, #4294967295
 800ecee:	aa08      	add	r2, sp, #32
 800ecf0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ecf4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ecf8:	a908      	add	r1, sp, #32
 800ecfa:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800ecfe:	e781      	b.n	800ec04 <__kernel_rem_pio2f+0x160>
 800ed00:	f104 3cff 	add.w	ip, r4, #4294967295
 800ed04:	aa08      	add	r2, sp, #32
 800ed06:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ed0a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800ed0e:	e7f3      	b.n	800ecf8 <__kernel_rem_pio2f+0x254>
 800ed10:	a908      	add	r1, sp, #32
 800ed12:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ed16:	3801      	subs	r0, #1
 800ed18:	430a      	orrs	r2, r1
 800ed1a:	e7ab      	b.n	800ec74 <__kernel_rem_pio2f+0x1d0>
 800ed1c:	3201      	adds	r2, #1
 800ed1e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800ed22:	2e00      	cmp	r6, #0
 800ed24:	d0fa      	beq.n	800ed1c <__kernel_rem_pio2f+0x278>
 800ed26:	9905      	ldr	r1, [sp, #20]
 800ed28:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800ed2c:	eb0d 0001 	add.w	r0, sp, r1
 800ed30:	18e6      	adds	r6, r4, r3
 800ed32:	a91c      	add	r1, sp, #112	@ 0x70
 800ed34:	f104 0c01 	add.w	ip, r4, #1
 800ed38:	384c      	subs	r0, #76	@ 0x4c
 800ed3a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800ed3e:	4422      	add	r2, r4
 800ed40:	4562      	cmp	r2, ip
 800ed42:	da04      	bge.n	800ed4e <__kernel_rem_pio2f+0x2aa>
 800ed44:	4614      	mov	r4, r2
 800ed46:	e710      	b.n	800eb6a <__kernel_rem_pio2f+0xc6>
 800ed48:	9804      	ldr	r0, [sp, #16]
 800ed4a:	2201      	movs	r2, #1
 800ed4c:	e7e7      	b.n	800ed1e <__kernel_rem_pio2f+0x27a>
 800ed4e:	9903      	ldr	r1, [sp, #12]
 800ed50:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ed54:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ed58:	9105      	str	r1, [sp, #20]
 800ed5a:	ee07 1a90 	vmov	s15, r1
 800ed5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ed62:	2400      	movs	r4, #0
 800ed64:	ece6 7a01 	vstmia	r6!, {s15}
 800ed68:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800ed9c <__kernel_rem_pio2f+0x2f8>
 800ed6c:	46b1      	mov	r9, r6
 800ed6e:	455c      	cmp	r4, fp
 800ed70:	dd04      	ble.n	800ed7c <__kernel_rem_pio2f+0x2d8>
 800ed72:	ece0 7a01 	vstmia	r0!, {s15}
 800ed76:	f10c 0c01 	add.w	ip, ip, #1
 800ed7a:	e7e1      	b.n	800ed40 <__kernel_rem_pio2f+0x29c>
 800ed7c:	ecfe 6a01 	vldmia	lr!, {s13}
 800ed80:	ed39 7a01 	vldmdb	r9!, {s14}
 800ed84:	3401      	adds	r4, #1
 800ed86:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ed8a:	e7f0      	b.n	800ed6e <__kernel_rem_pio2f+0x2ca>
 800ed8c:	0800fc00 	.word	0x0800fc00
 800ed90:	0800fbd4 	.word	0x0800fbd4
 800ed94:	43800000 	.word	0x43800000
 800ed98:	3b800000 	.word	0x3b800000
 800ed9c:	00000000 	.word	0x00000000
 800eda0:	9b02      	ldr	r3, [sp, #8]
 800eda2:	eeb0 0a48 	vmov.f32	s0, s16
 800eda6:	eba3 0008 	sub.w	r0, r3, r8
 800edaa:	f000 f8e3 	bl	800ef74 <scalbnf>
 800edae:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800ed94 <__kernel_rem_pio2f+0x2f0>
 800edb2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800edb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edba:	db19      	blt.n	800edf0 <__kernel_rem_pio2f+0x34c>
 800edbc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800ed98 <__kernel_rem_pio2f+0x2f4>
 800edc0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800edc4:	aa08      	add	r2, sp, #32
 800edc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800edca:	3508      	adds	r5, #8
 800edcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800edd0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800edd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800edd8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800eddc:	ee10 3a10 	vmov	r3, s0
 800ede0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800ede4:	ee17 3a90 	vmov	r3, s15
 800ede8:	3401      	adds	r4, #1
 800edea:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800edee:	e74c      	b.n	800ec8a <__kernel_rem_pio2f+0x1e6>
 800edf0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800edf4:	aa08      	add	r2, sp, #32
 800edf6:	ee10 3a10 	vmov	r3, s0
 800edfa:	e7f6      	b.n	800edea <__kernel_rem_pio2f+0x346>
 800edfc:	a808      	add	r0, sp, #32
 800edfe:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800ee02:	9001      	str	r0, [sp, #4]
 800ee04:	ee07 0a90 	vmov	s15, r0
 800ee08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ee0c:	3b01      	subs	r3, #1
 800ee0e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ee12:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ee16:	ed62 7a01 	vstmdb	r2!, {s15}
 800ee1a:	e743      	b.n	800eca4 <__kernel_rem_pio2f+0x200>
 800ee1c:	ecfc 6a01 	vldmia	ip!, {s13}
 800ee20:	ecb5 7a01 	vldmia	r5!, {s14}
 800ee24:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ee28:	3001      	adds	r0, #1
 800ee2a:	4550      	cmp	r0, sl
 800ee2c:	dc01      	bgt.n	800ee32 <__kernel_rem_pio2f+0x38e>
 800ee2e:	4290      	cmp	r0, r2
 800ee30:	ddf4      	ble.n	800ee1c <__kernel_rem_pio2f+0x378>
 800ee32:	a858      	add	r0, sp, #352	@ 0x160
 800ee34:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ee38:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800ee3c:	3b01      	subs	r3, #1
 800ee3e:	e735      	b.n	800ecac <__kernel_rem_pio2f+0x208>
 800ee40:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ee42:	2b02      	cmp	r3, #2
 800ee44:	dc09      	bgt.n	800ee5a <__kernel_rem_pio2f+0x3b6>
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	dc27      	bgt.n	800ee9a <__kernel_rem_pio2f+0x3f6>
 800ee4a:	d040      	beq.n	800eece <__kernel_rem_pio2f+0x42a>
 800ee4c:	f009 0007 	and.w	r0, r9, #7
 800ee50:	b059      	add	sp, #356	@ 0x164
 800ee52:	ecbd 8b04 	vpop	{d8-d9}
 800ee56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee5a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ee5c:	2b03      	cmp	r3, #3
 800ee5e:	d1f5      	bne.n	800ee4c <__kernel_rem_pio2f+0x3a8>
 800ee60:	aa30      	add	r2, sp, #192	@ 0xc0
 800ee62:	1f0b      	subs	r3, r1, #4
 800ee64:	4413      	add	r3, r2
 800ee66:	461a      	mov	r2, r3
 800ee68:	4620      	mov	r0, r4
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	dc50      	bgt.n	800ef10 <__kernel_rem_pio2f+0x46c>
 800ee6e:	4622      	mov	r2, r4
 800ee70:	2a01      	cmp	r2, #1
 800ee72:	dc5d      	bgt.n	800ef30 <__kernel_rem_pio2f+0x48c>
 800ee74:	ab30      	add	r3, sp, #192	@ 0xc0
 800ee76:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800ed9c <__kernel_rem_pio2f+0x2f8>
 800ee7a:	440b      	add	r3, r1
 800ee7c:	2c01      	cmp	r4, #1
 800ee7e:	dc67      	bgt.n	800ef50 <__kernel_rem_pio2f+0x4ac>
 800ee80:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800ee84:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ee88:	2e00      	cmp	r6, #0
 800ee8a:	d167      	bne.n	800ef5c <__kernel_rem_pio2f+0x4b8>
 800ee8c:	edc7 6a00 	vstr	s13, [r7]
 800ee90:	ed87 7a01 	vstr	s14, [r7, #4]
 800ee94:	edc7 7a02 	vstr	s15, [r7, #8]
 800ee98:	e7d8      	b.n	800ee4c <__kernel_rem_pio2f+0x3a8>
 800ee9a:	ab30      	add	r3, sp, #192	@ 0xc0
 800ee9c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800ed9c <__kernel_rem_pio2f+0x2f8>
 800eea0:	440b      	add	r3, r1
 800eea2:	4622      	mov	r2, r4
 800eea4:	2a00      	cmp	r2, #0
 800eea6:	da24      	bge.n	800eef2 <__kernel_rem_pio2f+0x44e>
 800eea8:	b34e      	cbz	r6, 800eefe <__kernel_rem_pio2f+0x45a>
 800eeaa:	eef1 7a47 	vneg.f32	s15, s14
 800eeae:	edc7 7a00 	vstr	s15, [r7]
 800eeb2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800eeb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eeba:	aa31      	add	r2, sp, #196	@ 0xc4
 800eebc:	2301      	movs	r3, #1
 800eebe:	429c      	cmp	r4, r3
 800eec0:	da20      	bge.n	800ef04 <__kernel_rem_pio2f+0x460>
 800eec2:	b10e      	cbz	r6, 800eec8 <__kernel_rem_pio2f+0x424>
 800eec4:	eef1 7a67 	vneg.f32	s15, s15
 800eec8:	edc7 7a01 	vstr	s15, [r7, #4]
 800eecc:	e7be      	b.n	800ee4c <__kernel_rem_pio2f+0x3a8>
 800eece:	ab30      	add	r3, sp, #192	@ 0xc0
 800eed0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800ed9c <__kernel_rem_pio2f+0x2f8>
 800eed4:	440b      	add	r3, r1
 800eed6:	2c00      	cmp	r4, #0
 800eed8:	da05      	bge.n	800eee6 <__kernel_rem_pio2f+0x442>
 800eeda:	b10e      	cbz	r6, 800eee0 <__kernel_rem_pio2f+0x43c>
 800eedc:	eef1 7a67 	vneg.f32	s15, s15
 800eee0:	edc7 7a00 	vstr	s15, [r7]
 800eee4:	e7b2      	b.n	800ee4c <__kernel_rem_pio2f+0x3a8>
 800eee6:	ed33 7a01 	vldmdb	r3!, {s14}
 800eeea:	3c01      	subs	r4, #1
 800eeec:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eef0:	e7f1      	b.n	800eed6 <__kernel_rem_pio2f+0x432>
 800eef2:	ed73 7a01 	vldmdb	r3!, {s15}
 800eef6:	3a01      	subs	r2, #1
 800eef8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800eefc:	e7d2      	b.n	800eea4 <__kernel_rem_pio2f+0x400>
 800eefe:	eef0 7a47 	vmov.f32	s15, s14
 800ef02:	e7d4      	b.n	800eeae <__kernel_rem_pio2f+0x40a>
 800ef04:	ecb2 7a01 	vldmia	r2!, {s14}
 800ef08:	3301      	adds	r3, #1
 800ef0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef0e:	e7d6      	b.n	800eebe <__kernel_rem_pio2f+0x41a>
 800ef10:	ed72 7a01 	vldmdb	r2!, {s15}
 800ef14:	edd2 6a01 	vldr	s13, [r2, #4]
 800ef18:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ef1c:	3801      	subs	r0, #1
 800ef1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ef22:	ed82 7a00 	vstr	s14, [r2]
 800ef26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef2a:	edc2 7a01 	vstr	s15, [r2, #4]
 800ef2e:	e79c      	b.n	800ee6a <__kernel_rem_pio2f+0x3c6>
 800ef30:	ed73 7a01 	vldmdb	r3!, {s15}
 800ef34:	edd3 6a01 	vldr	s13, [r3, #4]
 800ef38:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ef3c:	3a01      	subs	r2, #1
 800ef3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ef42:	ed83 7a00 	vstr	s14, [r3]
 800ef46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef4a:	edc3 7a01 	vstr	s15, [r3, #4]
 800ef4e:	e78f      	b.n	800ee70 <__kernel_rem_pio2f+0x3cc>
 800ef50:	ed33 7a01 	vldmdb	r3!, {s14}
 800ef54:	3c01      	subs	r4, #1
 800ef56:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef5a:	e78f      	b.n	800ee7c <__kernel_rem_pio2f+0x3d8>
 800ef5c:	eef1 6a66 	vneg.f32	s13, s13
 800ef60:	eeb1 7a47 	vneg.f32	s14, s14
 800ef64:	edc7 6a00 	vstr	s13, [r7]
 800ef68:	ed87 7a01 	vstr	s14, [r7, #4]
 800ef6c:	eef1 7a67 	vneg.f32	s15, s15
 800ef70:	e790      	b.n	800ee94 <__kernel_rem_pio2f+0x3f0>
 800ef72:	bf00      	nop

0800ef74 <scalbnf>:
 800ef74:	ee10 3a10 	vmov	r3, s0
 800ef78:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ef7c:	d02b      	beq.n	800efd6 <scalbnf+0x62>
 800ef7e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ef82:	d302      	bcc.n	800ef8a <scalbnf+0x16>
 800ef84:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ef88:	4770      	bx	lr
 800ef8a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ef8e:	d123      	bne.n	800efd8 <scalbnf+0x64>
 800ef90:	4b24      	ldr	r3, [pc, #144]	@ (800f024 <scalbnf+0xb0>)
 800ef92:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f028 <scalbnf+0xb4>
 800ef96:	4298      	cmp	r0, r3
 800ef98:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ef9c:	db17      	blt.n	800efce <scalbnf+0x5a>
 800ef9e:	ee10 3a10 	vmov	r3, s0
 800efa2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800efa6:	3a19      	subs	r2, #25
 800efa8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800efac:	4288      	cmp	r0, r1
 800efae:	dd15      	ble.n	800efdc <scalbnf+0x68>
 800efb0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f02c <scalbnf+0xb8>
 800efb4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f030 <scalbnf+0xbc>
 800efb8:	ee10 3a10 	vmov	r3, s0
 800efbc:	eeb0 7a67 	vmov.f32	s14, s15
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	bfb8      	it	lt
 800efc4:	eef0 7a66 	vmovlt.f32	s15, s13
 800efc8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800efcc:	4770      	bx	lr
 800efce:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f034 <scalbnf+0xc0>
 800efd2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800efd6:	4770      	bx	lr
 800efd8:	0dd2      	lsrs	r2, r2, #23
 800efda:	e7e5      	b.n	800efa8 <scalbnf+0x34>
 800efdc:	4410      	add	r0, r2
 800efde:	28fe      	cmp	r0, #254	@ 0xfe
 800efe0:	dce6      	bgt.n	800efb0 <scalbnf+0x3c>
 800efe2:	2800      	cmp	r0, #0
 800efe4:	dd06      	ble.n	800eff4 <scalbnf+0x80>
 800efe6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800efea:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800efee:	ee00 3a10 	vmov	s0, r3
 800eff2:	4770      	bx	lr
 800eff4:	f110 0f16 	cmn.w	r0, #22
 800eff8:	da09      	bge.n	800f00e <scalbnf+0x9a>
 800effa:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f034 <scalbnf+0xc0>
 800effe:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f038 <scalbnf+0xc4>
 800f002:	ee10 3a10 	vmov	r3, s0
 800f006:	eeb0 7a67 	vmov.f32	s14, s15
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	e7d9      	b.n	800efc2 <scalbnf+0x4e>
 800f00e:	3019      	adds	r0, #25
 800f010:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f014:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f018:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f03c <scalbnf+0xc8>
 800f01c:	ee07 3a90 	vmov	s15, r3
 800f020:	e7d7      	b.n	800efd2 <scalbnf+0x5e>
 800f022:	bf00      	nop
 800f024:	ffff3cb0 	.word	0xffff3cb0
 800f028:	4c000000 	.word	0x4c000000
 800f02c:	7149f2ca 	.word	0x7149f2ca
 800f030:	f149f2ca 	.word	0xf149f2ca
 800f034:	0da24260 	.word	0x0da24260
 800f038:	8da24260 	.word	0x8da24260
 800f03c:	33000000 	.word	0x33000000

0800f040 <floorf>:
 800f040:	ee10 3a10 	vmov	r3, s0
 800f044:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f048:	3a7f      	subs	r2, #127	@ 0x7f
 800f04a:	2a16      	cmp	r2, #22
 800f04c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f050:	dc2b      	bgt.n	800f0aa <floorf+0x6a>
 800f052:	2a00      	cmp	r2, #0
 800f054:	da12      	bge.n	800f07c <floorf+0x3c>
 800f056:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f0bc <floorf+0x7c>
 800f05a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f05e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f066:	dd06      	ble.n	800f076 <floorf+0x36>
 800f068:	2b00      	cmp	r3, #0
 800f06a:	da24      	bge.n	800f0b6 <floorf+0x76>
 800f06c:	2900      	cmp	r1, #0
 800f06e:	4b14      	ldr	r3, [pc, #80]	@ (800f0c0 <floorf+0x80>)
 800f070:	bf08      	it	eq
 800f072:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f076:	ee00 3a10 	vmov	s0, r3
 800f07a:	4770      	bx	lr
 800f07c:	4911      	ldr	r1, [pc, #68]	@ (800f0c4 <floorf+0x84>)
 800f07e:	4111      	asrs	r1, r2
 800f080:	420b      	tst	r3, r1
 800f082:	d0fa      	beq.n	800f07a <floorf+0x3a>
 800f084:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f0bc <floorf+0x7c>
 800f088:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f08c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f094:	ddef      	ble.n	800f076 <floorf+0x36>
 800f096:	2b00      	cmp	r3, #0
 800f098:	bfbe      	ittt	lt
 800f09a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f09e:	fa40 f202 	asrlt.w	r2, r0, r2
 800f0a2:	189b      	addlt	r3, r3, r2
 800f0a4:	ea23 0301 	bic.w	r3, r3, r1
 800f0a8:	e7e5      	b.n	800f076 <floorf+0x36>
 800f0aa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f0ae:	d3e4      	bcc.n	800f07a <floorf+0x3a>
 800f0b0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f0b4:	4770      	bx	lr
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	e7dd      	b.n	800f076 <floorf+0x36>
 800f0ba:	bf00      	nop
 800f0bc:	7149f2ca 	.word	0x7149f2ca
 800f0c0:	bf800000 	.word	0xbf800000
 800f0c4:	007fffff 	.word	0x007fffff

0800f0c8 <_init>:
 800f0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ca:	bf00      	nop
 800f0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0ce:	bc08      	pop	{r3}
 800f0d0:	469e      	mov	lr, r3
 800f0d2:	4770      	bx	lr

0800f0d4 <_fini>:
 800f0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0d6:	bf00      	nop
 800f0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0da:	bc08      	pop	{r3}
 800f0dc:	469e      	mov	lr, r3
 800f0de:	4770      	bx	lr
