

================================================================
== Vivado HLS Report for 'A_IO_L1_in_0_0_s'
================================================================
* Date:           Wed Apr 14 11:56:13 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195| 0.650 us | 0.650 us |  195|  195|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      180|      180|        15|          -|          -|    12|    no    |
        | + Loop 1.1  |       12|       12|         2|          1|          1|    12|    yes   |
        | + Loop 1.2  |       12|       12|         2|          1|          1|    12|    yes   |
        |- Loop 2     |       12|       12|         2|          1|          1|    12|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       93|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|       65|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      176|    -|
|Register             |        -|      -|      429|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      429|      334|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |kernel0_mux_124_32_1_1_U10  |kernel0_mux_124_32_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c1_V_fu_187_p2                    |     +    |      0|  0|   6|           4|           1|
    |c2_V_21_fu_205_p2                 |     +    |      0|  0|   6|           4|           1|
    |c2_V_22_fu_217_p2                 |     +    |      0|  0|   6|           4|           1|
    |c2_V_fu_289_p2                    |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_193_p2              |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln899_23_fu_283_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_24_fu_211_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_25_fu_199_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_fu_181_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  93|          51|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  41|          8|    1|          8|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_p_02_0_i_phi_fu_173_p4   |   9|          2|    4|          8|
    |ap_phi_mux_p_050_0_i_phi_fu_161_p4  |   9|          2|    4|          8|
    |fifo_A_in_V_blk_n                   |   9|          2|    1|          2|
    |fifo_A_local_out_V_blk_n            |   9|          2|    1|          2|
    |fifo_A_out_V_blk_n                  |   9|          2|    1|          2|
    |p_02_0_i_reg_169                    |   9|          2|    4|          8|
    |p_039_0_i_reg_146                   |   9|          2|    4|          8|
    |p_04_0_i_reg_135                    |   9|          2|    4|          8|
    |p_050_0_i_reg_157                   |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 176|         37|   32|         73|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |c1_V_reg_438             |   4|   0|    4|          0|
    |c2_V_22_reg_460          |   4|   0|    4|          0|
    |c2_V_reg_469             |   4|   0|    4|          0|
    |icmp_ln899_23_reg_465    |   1|   0|    1|          0|
    |icmp_ln899_24_reg_456    |   1|   0|    1|          0|
    |icmp_ln899_25_reg_447    |   1|   0|    1|          0|
    |p_02_0_i_reg_169         |   4|   0|    4|          0|
    |p_039_0_i_reg_146        |   4|   0|    4|          0|
    |p_04_0_i_reg_135         |   4|   0|    4|          0|
    |p_050_0_i_reg_157        |   4|   0|    4|          0|
    |tmp_1388_fu_70           |  32|   0|   32|          0|
    |tmp_1389_fu_74           |  32|   0|   32|          0|
    |tmp_1390_fu_78           |  32|   0|   32|          0|
    |tmp_1391_fu_82           |  32|   0|   32|          0|
    |tmp_1392_fu_86           |  32|   0|   32|          0|
    |tmp_1393_fu_90           |  32|   0|   32|          0|
    |tmp_1394_fu_94           |  32|   0|   32|          0|
    |tmp_1395_fu_98           |  32|   0|   32|          0|
    |tmp_1396_fu_102          |  32|   0|   32|          0|
    |tmp_1397_fu_106          |  32|   0|   32|          0|
    |tmp_1398_fu_110          |  32|   0|   32|          0|
    |tmp_fu_66                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 429|   0|  429|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|fifo_A_in_V_dout           |  in |   32|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_read           | out |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_out_V_din           | out |   32|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_write         | out |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 8 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 
8 --> 10 9 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 11 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1388 = alloca float"   --->   Operation 12 'alloca' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1389 = alloca float"   --->   Operation 13 'alloca' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1390 = alloca float"   --->   Operation 14 'alloca' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1391 = alloca float"   --->   Operation 15 'alloca' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1392 = alloca float"   --->   Operation 16 'alloca' 'tmp_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1393 = alloca float"   --->   Operation 17 'alloca' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1394 = alloca float"   --->   Operation 18 'alloca' 'tmp_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1395 = alloca float"   --->   Operation 19 'alloca' 'tmp_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1396 = alloca float"   --->   Operation 20 'alloca' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1397 = alloca float"   --->   Operation 21 'alloca' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1398 = alloca float"   --->   Operation 22 'alloca' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "br label %.preheader94.i" [src/kernel_kernel.cpp:113->src/kernel_kernel.cpp:183]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.90>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i4 [ 0, %0 ], [ %c1_V, %.preheader94.i.backedge ]"   --->   Operation 27 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln899 = icmp eq i4 %p_04_0_i, -4" [src/kernel_kernel.cpp:115->src/kernel_kernel.cpp:183]   --->   Operation 28 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.33ns)   --->   "%c1_V = add i4 %p_04_0_i, 1" [src/kernel_kernel.cpp:115->src/kernel_kernel.cpp:183]   --->   Operation 30 'add' 'c1_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.preheader.i2.preheader, label %1" [src/kernel_kernel.cpp:115->src/kernel_kernel.cpp:183]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %p_04_0_i, 0" [src/kernel_kernel.cpp:117->src/kernel_kernel.cpp:183]   --->   Operation 32 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader92.i.preheader, label %.preheader.i.preheader" [src/kernel_kernel.cpp:117->src/kernel_kernel.cpp:183]   --->   Operation 33 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 34 'br' <Predicate = (!icmp_ln899 & !icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 35 [1/1] (0.60ns)   --->   "br label %.preheader92.i" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 35 'br' <Predicate = (!icmp_ln899 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 36 [1/1] (0.60ns)   --->   "br label %.preheader.i2" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 36 'br' <Predicate = (icmp_ln899)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_039_0_i = phi i4 [ %c2_V_21, %hls_label_5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 37 'phi' 'p_039_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln899_25 = icmp eq i4 %p_039_0_i, -4" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 38 'icmp' 'icmp_ln899_25' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_700 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 39 'speclooptripcount' 'empty_700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.33ns)   --->   "%c2_V_21 = add i4 %p_039_0_i, 1" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 40 'add' 'c2_V_21' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899_25, label %.preheader94.i.backedge.loopexit, label %hls_label_5" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_166 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str269)" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 42 'specregionbegin' 'tmp_166' <Predicate = (!icmp_ln899_25)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:127->src/kernel_kernel.cpp:183]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln899_25)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.21ns)   --->   "%tmp_1402 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_A_in_V)" [src/kernel_kernel.cpp:130->src/kernel_kernel.cpp:183]   --->   Operation 44 'read' 'tmp_1402' <Predicate = (!icmp_ln899_25)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_A_out_V, float %tmp_1402)" [src/kernel_kernel.cpp:131->src/kernel_kernel.cpp:183]   --->   Operation 45 'write' <Predicate = (!icmp_ln899_25)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_701 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str269, i32 %tmp_166)" [src/kernel_kernel.cpp:132->src/kernel_kernel.cpp:183]   --->   Operation 46 'specregionend' 'empty_701' <Predicate = (!icmp_ln899_25)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 47 'br' <Predicate = (!icmp_ln899_25)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader94.i.backedge"   --->   Operation 48 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader94.i.backedge"   --->   Operation 49 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader94.i"   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.65>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%p_050_0_i = phi i4 [ %c2_V_22, %hls_label_4_end ], [ 0, %.preheader92.i.preheader ]"   --->   Operation 51 'phi' 'p_050_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln899_24 = icmp eq i4 %p_050_0_i, -4" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 52 'icmp' 'icmp_ln899_24' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_698 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 53 'speclooptripcount' 'empty_698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.33ns)   --->   "%c2_V_22 = add i4 %p_050_0_i, 1" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 54 'add' 'c2_V_22' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899_24, label %.preheader94.i.backedge.loopexit4, label %hls_label_4_begin" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.63ns)   --->   "switch i4 %p_050_0_i, label %branch11 [
    i4 0, label %hls_label_4_begin.hls_label_4_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
  ]" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 56 'switch' <Predicate = (!icmp_ln899_24)> <Delay = 0.63>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 57 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 10)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 58 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 9)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 59 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 8)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 60 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 7)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 61 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 6)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 62 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 5)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 63 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 4)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 64 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 65 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 2)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 66 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 67 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 0)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 68 'br' <Predicate = (!icmp_ln899_24 & p_050_0_i == 15) | (!icmp_ln899_24 & p_050_0_i == 14) | (!icmp_ln899_24 & p_050_0_i == 13) | (!icmp_ln899_24 & p_050_0_i == 12) | (!icmp_ln899_24 & p_050_0_i == 11)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.21>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_165 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str268)" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 69 'specregionbegin' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:119->src/kernel_kernel.cpp:183]   --->   Operation 70 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.21ns)   --->   "%tmp_1403 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_A_in_V)" [src/kernel_kernel.cpp:122->src/kernel_kernel.cpp:183]   --->   Operation 71 'read' 'tmp_1403' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1397" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 72 'store' <Predicate = (p_050_0_i == 10)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1396" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 73 'store' <Predicate = (p_050_0_i == 9)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1395" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 74 'store' <Predicate = (p_050_0_i == 8)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1394" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 75 'store' <Predicate = (p_050_0_i == 7)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1393" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 76 'store' <Predicate = (p_050_0_i == 6)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1392" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 77 'store' <Predicate = (p_050_0_i == 5)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1391" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 78 'store' <Predicate = (p_050_0_i == 4)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1390" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 79 'store' <Predicate = (p_050_0_i == 3)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1389" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 80 'store' <Predicate = (p_050_0_i == 2)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1388" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 81 'store' <Predicate = (p_050_0_i == 1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 82 'store' <Predicate = (p_050_0_i == 0)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "store float %tmp_1403, float* %tmp_1398" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 83 'store' <Predicate = (p_050_0_i == 15) | (p_050_0_i == 14) | (p_050_0_i == 13) | (p_050_0_i == 12) | (p_050_0_i == 11)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty_699 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str268, i32 %tmp_165)" [src/kernel_kernel.cpp:124->src/kernel_kernel.cpp:183]   --->   Operation 84 'specregionend' 'empty_699' <Predicate = (!icmp_ln899_24)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader92.i" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 85 'br' <Predicate = (!icmp_ln899_24)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.65>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i4 [ %c2_V, %hls_label_6 ], [ 0, %.preheader.i2.preheader ]"   --->   Operation 86 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.65ns)   --->   "%icmp_ln899_23 = icmp eq i4 %p_02_0_i, -4" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 87 'icmp' 'icmp_ln899_23' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty_702 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 88 'speclooptripcount' 'empty_702' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_02_0_i, 1" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 89 'add' 'c2_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899_23, label %"A_IO_L1_in_intra_trans<0, 0>.exit", label %hls_label_6" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.83>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_pong_0_0_01_load = load float* %tmp" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 91 'load' 'local_A_pong_0_0_01_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1388_load = load float* %tmp_1388" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 92 'load' 'tmp_1388_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1389_load = load float* %tmp_1389" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 93 'load' 'tmp_1389_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1390_load = load float* %tmp_1390" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 94 'load' 'tmp_1390_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1391_load = load float* %tmp_1391" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 95 'load' 'tmp_1391_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1392_load = load float* %tmp_1392" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 96 'load' 'tmp_1392_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1393_load = load float* %tmp_1393" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 97 'load' 'tmp_1393_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1394_load = load float* %tmp_1394" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 98 'load' 'tmp_1394_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1395_load = load float* %tmp_1395" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 99 'load' 'tmp_1395_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1396_load = load float* %tmp_1396" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 100 'load' 'tmp_1396_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1397_load = load float* %tmp_1397" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 101 'load' 'tmp_1397_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1398_load = load float* %tmp_1398" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 102 'load' 'tmp_1398_load' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str267)" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 103 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:95->src/kernel_kernel.cpp:218]   --->   Operation 104 'specpipeline' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.61ns)   --->   "%fifo_data = call float @_ssdm_op_Mux.ap_auto.12float.i4(float %local_A_pong_0_0_01_load, float %tmp_1388_load, float %tmp_1389_load, float %tmp_1390_load, float %tmp_1391_load, float %tmp_1392_load, float %tmp_1393_load, float %tmp_1394_load, float %tmp_1395_load, float %tmp_1396_load, float %tmp_1397_load, float %tmp_1398_load, i4 %p_02_0_i)" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 105 'mux' 'fifo_data' <Predicate = (!icmp_ln899_23)> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_A_local_out_V, float %fifo_data)" [src/kernel_kernel.cpp:99->src/kernel_kernel.cpp:218]   --->   Operation 106 'write' <Predicate = (!icmp_ln899_23)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_703 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str267, i32 %tmp_s)" [src/kernel_kernel.cpp:100->src/kernel_kernel.cpp:218]   --->   Operation 107 'specregionend' 'empty_703' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader.i2" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 108 'br' <Predicate = (!icmp_ln899_23)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:225]   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_local_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                      (alloca           ) [ 00111111110]
tmp_1388                 (alloca           ) [ 00111111110]
tmp_1389                 (alloca           ) [ 00111111110]
tmp_1390                 (alloca           ) [ 00111111110]
tmp_1391                 (alloca           ) [ 00111111110]
tmp_1392                 (alloca           ) [ 00111111110]
tmp_1393                 (alloca           ) [ 00111111110]
tmp_1394                 (alloca           ) [ 00111111110]
tmp_1395                 (alloca           ) [ 00111111110]
tmp_1396                 (alloca           ) [ 00111111110]
tmp_1397                 (alloca           ) [ 00111111110]
tmp_1398                 (alloca           ) [ 00111111110]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
br_ln113                 (br               ) [ 01111111000]
p_04_0_i                 (phi              ) [ 00100000000]
icmp_ln899               (icmp             ) [ 00111111110]
empty                    (speclooptripcount) [ 00000000000]
c1_V                     (add              ) [ 01111111000]
br_ln115                 (br               ) [ 00000000000]
icmp_ln879               (icmp             ) [ 00111111000]
br_ln117                 (br               ) [ 00000000000]
br_ln126                 (br               ) [ 00111111000]
br_ln118                 (br               ) [ 00111111000]
br_ln94                  (br               ) [ 00111111110]
p_039_0_i                (phi              ) [ 00010000000]
icmp_ln899_25            (icmp             ) [ 00111111000]
empty_700                (speclooptripcount) [ 00000000000]
c2_V_21                  (add              ) [ 00111111000]
br_ln126                 (br               ) [ 00000000000]
tmp_166                  (specregionbegin  ) [ 00000000000]
specpipeline_ln127       (specpipeline     ) [ 00000000000]
tmp_1402                 (read             ) [ 00000000000]
write_ln131              (write            ) [ 00000000000]
empty_701                (specregionend    ) [ 00000000000]
br_ln126                 (br               ) [ 00111111000]
br_ln0                   (br               ) [ 00000000000]
br_ln0                   (br               ) [ 00000000000]
br_ln0                   (br               ) [ 01111111000]
p_050_0_i                (phi              ) [ 00000011000]
icmp_ln899_24            (icmp             ) [ 00111111000]
empty_698                (speclooptripcount) [ 00000000000]
c2_V_22                  (add              ) [ 00111111000]
br_ln118                 (br               ) [ 00000000000]
switch_ln123             (switch           ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
tmp_165                  (specregionbegin  ) [ 00000000000]
specpipeline_ln119       (specpipeline     ) [ 00000000000]
tmp_1403                 (read             ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
empty_699                (specregionend    ) [ 00000000000]
br_ln118                 (br               ) [ 00111111000]
p_02_0_i                 (phi              ) [ 00000000110]
icmp_ln899_23            (icmp             ) [ 00000000110]
empty_702                (speclooptripcount) [ 00000000000]
c2_V                     (add              ) [ 00100000110]
br_ln94                  (br               ) [ 00000000000]
local_A_pong_0_0_01_load (load             ) [ 00000000000]
tmp_1388_load            (load             ) [ 00000000000]
tmp_1389_load            (load             ) [ 00000000000]
tmp_1390_load            (load             ) [ 00000000000]
tmp_1391_load            (load             ) [ 00000000000]
tmp_1392_load            (load             ) [ 00000000000]
tmp_1393_load            (load             ) [ 00000000000]
tmp_1394_load            (load             ) [ 00000000000]
tmp_1395_load            (load             ) [ 00000000000]
tmp_1396_load            (load             ) [ 00000000000]
tmp_1397_load            (load             ) [ 00000000000]
tmp_1398_load            (load             ) [ 00000000000]
tmp_s                    (specregionbegin  ) [ 00000000000]
specpipeline_ln95        (specpipeline     ) [ 00000000000]
fifo_data                (mux              ) [ 00000000000]
write_ln99               (write            ) [ 00000000000]
empty_703                (specregionend    ) [ 00000000000]
br_ln94                  (br               ) [ 00100000110]
ret_ln225                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_local_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12float.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_1388_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1388/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1389_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1389/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_1390_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1390/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_1391_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1391/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_1392_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1392/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_1393_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1393/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_1394_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1394/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1395_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1395/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_1396_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1396/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_1397_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1397/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_1398_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1398/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1402/4 tmp_1403/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln131_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln99_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/9 "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_04_0_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_04_0_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_039_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_039_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_039_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_039_0_i/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_050_0_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_050_0_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_050_0_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_050_0_i/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="p_02_0_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_02_0_i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln899_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="c1_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln879_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln899_25_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_25/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="c2_V_21_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V_21/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln899_24_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_24/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="c2_V_22_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V_22/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln123_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="3"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln123_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="3"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln123_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="3"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln123_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="3"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln123_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="3"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln123_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="3"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln123_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="3"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln123_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="3"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln123_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="3"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln123_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="3"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln123_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="3"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln123_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="3"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln899_23_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_23/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="c2_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="local_A_pong_0_0_01_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="3"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_A_pong_0_0_01_load/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_1388_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="3"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1388_load/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_1389_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="3"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1389_load/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1390_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="3"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1390_load/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_1391_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="3"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1391_load/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1392_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="3"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1392_load/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1393_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="3"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1393_load/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_1394_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="3"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1394_load/9 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_1395_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="3"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1395_load/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_1396_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="3"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1396_load/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_1397_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="3"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1397_load/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_1398_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="3"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1398_load/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="fifo_data_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="0" index="3" bw="32" slack="0"/>
<pin id="336" dir="0" index="4" bw="32" slack="0"/>
<pin id="337" dir="0" index="5" bw="32" slack="0"/>
<pin id="338" dir="0" index="6" bw="32" slack="0"/>
<pin id="339" dir="0" index="7" bw="32" slack="0"/>
<pin id="340" dir="0" index="8" bw="32" slack="0"/>
<pin id="341" dir="0" index="9" bw="32" slack="0"/>
<pin id="342" dir="0" index="10" bw="32" slack="0"/>
<pin id="343" dir="0" index="11" bw="32" slack="0"/>
<pin id="344" dir="0" index="12" bw="32" slack="0"/>
<pin id="345" dir="0" index="13" bw="4" slack="1"/>
<pin id="346" dir="1" index="14" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="fifo_data/9 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="3"/>
<pin id="364" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_1388_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="3"/>
<pin id="370" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1388 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_1389_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="3"/>
<pin id="376" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1389 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_1390_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="3"/>
<pin id="382" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1390 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_1391_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="3"/>
<pin id="388" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1391 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_1392_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="3"/>
<pin id="394" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1392 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_1393_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="3"/>
<pin id="400" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1393 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_1394_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="3"/>
<pin id="406" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1394 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_1395_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1395 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_1396_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="3"/>
<pin id="418" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1396 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_1397_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1397 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_1398_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="3"/>
<pin id="430" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1398 "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln899_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="438" class="1005" name="c1_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c1_V "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln879_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln899_25_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899_25 "/>
</bind>
</comp>

<comp id="451" class="1005" name="c2_V_21_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_21 "/>
</bind>
</comp>

<comp id="456" class="1005" name="icmp_ln899_24_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899_24 "/>
</bind>
</comp>

<comp id="460" class="1005" name="c2_V_22_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_22 "/>
</bind>
</comp>

<comp id="465" class="1005" name="icmp_ln899_23_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899_23 "/>
</bind>
</comp>

<comp id="469" class="1005" name="c2_V_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="185"><net_src comp="139" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="139" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="139" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="150" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="150" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="161" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="161" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="114" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="114" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="114" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="114" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="114" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="114" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="114" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="114" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="114" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="114" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="114" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="114" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="173" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="173" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="348"><net_src comp="295" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="349"><net_src comp="298" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="350"><net_src comp="301" pin="1"/><net_sink comp="331" pin=3"/></net>

<net id="351"><net_src comp="304" pin="1"/><net_sink comp="331" pin=4"/></net>

<net id="352"><net_src comp="307" pin="1"/><net_sink comp="331" pin=5"/></net>

<net id="353"><net_src comp="310" pin="1"/><net_sink comp="331" pin=6"/></net>

<net id="354"><net_src comp="313" pin="1"/><net_sink comp="331" pin=7"/></net>

<net id="355"><net_src comp="316" pin="1"/><net_sink comp="331" pin=8"/></net>

<net id="356"><net_src comp="319" pin="1"/><net_sink comp="331" pin=9"/></net>

<net id="357"><net_src comp="322" pin="1"/><net_sink comp="331" pin=10"/></net>

<net id="358"><net_src comp="325" pin="1"/><net_sink comp="331" pin=11"/></net>

<net id="359"><net_src comp="328" pin="1"/><net_sink comp="331" pin=12"/></net>

<net id="360"><net_src comp="169" pin="1"/><net_sink comp="331" pin=13"/></net>

<net id="361"><net_src comp="331" pin="14"/><net_sink comp="128" pin=2"/></net>

<net id="365"><net_src comp="66" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="371"><net_src comp="70" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="377"><net_src comp="74" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="383"><net_src comp="78" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="389"><net_src comp="82" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="395"><net_src comp="86" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="401"><net_src comp="90" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="407"><net_src comp="94" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="413"><net_src comp="98" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="419"><net_src comp="102" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="425"><net_src comp="106" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="431"><net_src comp="110" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="437"><net_src comp="181" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="187" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="446"><net_src comp="193" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="199" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="205" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="459"><net_src comp="211" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="217" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="468"><net_src comp="283" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="289" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_out_V | {4 }
	Port: fifo_A_local_out_V | {9 }
 - Input state : 
	Port: A_IO_L1_in<0, 0> : fifo_A_in_V | {4 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln899 : 1
		c1_V : 1
		br_ln115 : 2
		icmp_ln879 : 1
		br_ln117 : 2
	State 3
		icmp_ln899_25 : 1
		c2_V_21 : 1
		br_ln126 : 2
	State 4
		empty_701 : 1
	State 5
	State 6
		icmp_ln899_24 : 1
		c2_V_22 : 1
		br_ln118 : 2
		switch_ln123 : 1
	State 7
		empty_699 : 1
	State 8
		icmp_ln899_23 : 1
		c2_V : 1
		br_ln94 : 2
	State 9
		fifo_data : 1
		write_ln99 : 2
		empty_703 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    mux   |     fifo_data_fu_331     |    0    |    65   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln899_fu_181    |    0    |    9    |
|          |     icmp_ln879_fu_193    |    0    |    9    |
|   icmp   |   icmp_ln899_25_fu_199   |    0    |    9    |
|          |   icmp_ln899_24_fu_211   |    0    |    9    |
|          |   icmp_ln899_23_fu_283   |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |        c1_V_fu_187       |    0    |    6    |
|    add   |      c2_V_21_fu_205      |    0    |    6    |
|          |      c2_V_22_fu_217      |    0    |    6    |
|          |        c2_V_fu_289       |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_114     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln131_write_fu_120 |    0    |    0    |
|          |  write_ln99_write_fu_128 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   134   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     c1_V_reg_438    |    4   |
|   c2_V_21_reg_451   |    4   |
|   c2_V_22_reg_460   |    4   |
|     c2_V_reg_469    |    4   |
|  icmp_ln879_reg_443 |    1   |
|icmp_ln899_23_reg_465|    1   |
|icmp_ln899_24_reg_456|    1   |
|icmp_ln899_25_reg_447|    1   |
|  icmp_ln899_reg_434 |    1   |
|   p_02_0_i_reg_169  |    4   |
|  p_039_0_i_reg_146  |    4   |
|   p_04_0_i_reg_135  |    4   |
|  p_050_0_i_reg_157  |    4   |
|   tmp_1388_reg_368  |   32   |
|   tmp_1389_reg_374  |   32   |
|   tmp_1390_reg_380  |   32   |
|   tmp_1391_reg_386  |   32   |
|   tmp_1392_reg_392  |   32   |
|   tmp_1393_reg_398  |   32   |
|   tmp_1394_reg_404  |   32   |
|   tmp_1395_reg_410  |   32   |
|   tmp_1396_reg_416  |   32   |
|   tmp_1397_reg_422  |   32   |
|   tmp_1398_reg_428  |   32   |
|     tmp_reg_362     |   32   |
+---------------------+--------+
|        Total        |   421  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| p_050_0_i_reg_157 |  p0  |   2  |   4  |    8   ||    9    |
|  p_02_0_i_reg_169 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  1.206  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   134  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   421  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   421  |   152  |
+-----------+--------+--------+--------+
