{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457469127020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457469127021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 15:32:06 2016 " "Processing started: Tue Mar 08 15:32:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457469127021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457469127021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 374_Phase1 -c 374_Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 374_Phase1 -c 374_Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457469127021 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1457469127344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-cardgames " "Found design unit 1: reg32-cardgames" {  } { { "reg32.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127730 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdatareg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdatareg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemDataReg-jesus " "Found design unit 1: MemDataReg-jesus" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127732 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemDataReg " "Found entity 1: MemDataReg" {  } { { "MemDataReg.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/MemDataReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boothmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoothMultiplier-operation " "Found design unit 1: BoothMultiplier-operation" {  } { { "BoothMultiplier.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127734 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplier " "Found entity 1: BoothMultiplier" {  } { { "BoothMultiplier.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sigdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigdiv-SYN " "Found design unit 1: sigdiv-SYN" {  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127736 ""} { "Info" "ISGN_ENTITY_NAME" "1 SigDiv " "Found entity 1: SigDiv" {  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-SYN " "Found design unit 1: div-SYN" {  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-SYN " "Found design unit 1: addsub-SYN" {  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127740 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-SYN " "Found design unit 1: shifter-SYN" {  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127743 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithshift-SYN " "Found design unit 1: arithshift-SYN" {  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127745 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithShift " "Found entity 1: ArithShift" {  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotator-SYN " "Found design unit 1: rotator-SYN" {  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotator " "Found entity 1: Rotator" {  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incdec-SYN " "Found design unit 1: incdec-SYN" {  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127749 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncDec " "Found entity 1: IncDec" {  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "potatoalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file potatoalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PotatoALU-potato " "Found design unit 1: PotatoALU-potato" {  } { { "PotatoALU.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127751 ""} { "Info" "ISGN_ENTITY_NAME" "1 PotatoALU " "Found entity 1: PotatoALU" {  } { { "PotatoALU.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127753 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_add_sub1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127755 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr_bit_mult_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arr_bit_mult_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arr_bit_mult_tb-fucked " "Found design unit 1: arr_bit_mult_tb-fucked" {  } { { "arr_bit_mult_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/arr_bit_mult_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127757 ""} { "Info" "ISGN_ENTITY_NAME" "1 arr_bit_mult_tb " "Found entity 1: arr_bit_mult_tb" {  } { { "arr_bit_mult_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/arr_bit_mult_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arraymultblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arraymultblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArrayMultBlock-bdf_type " "Found design unit 1: ArrayMultBlock-bdf_type" {  } { { "ArrayMultBlock.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArrayMultBlock.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127758 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArrayMultBlock " "Found entity 1: ArrayMultBlock" {  } { { "ArrayMultBlock.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArrayMultBlock.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boothmultiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boothMultiplier_tb-testbench " "Found design unit 1: boothMultiplier_tb-testbench" {  } { { "BoothMultiplier_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127761 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplier_tb " "Found entity 1: BoothMultiplier_tb" {  } { { "BoothMultiplier_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/BoothMultiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "potatoalu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file potatoalu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PotatoALU_tb-yoloswag " "Found design unit 1: PotatoALU_tb-yoloswag" {  } { { "PotatoALU_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127762 ""} { "Info" "ISGN_ENTITY_NAME" "1 PotatoALU_tb " "Found entity 1: PotatoALU_tb" {  } { { "PotatoALU_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_3bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_3bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath_3Bus-structure " "Found design unit 1: Datapath_3Bus-structure" {  } { { "Datapath_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_3Bus " "Found entity 1: Datapath_3Bus" {  } { { "Datapath_3Bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_3bus_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_3bus_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath_3bus_tb-yolo " "Found design unit 1: Datapath_3bus_tb-yolo" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_3bus_tb " "Found entity 1: Datapath_3bus_tb" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_r0-cardgames " "Found design unit 1: reg32_r0-cardgames" {  } { { "reg32_r0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_r0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127768 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_r0 " "Found entity 1: reg32_r0" {  } { { "reg32_r0.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/reg32_r0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rammemory-SYN " "Found design unit 1: rammemory-SYN" {  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127770 ""} { "Info" "ISGN_ENTITY_NAME" "1 RamMemory " "Found entity 1: RamMemory" {  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectdecode_3bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectdecode_3bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectDecode_3bus-swag " "Found design unit 1: SelectDecode_3bus-swag" {  } { { "SelectDecode_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SelectDecode_3bus.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127772 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectDecode_3bus " "Found entity 1: SelectDecode_3bus" {  } { { "SelectDecode_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SelectDecode_3bus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_3bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_3bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConFF_3Bus-swag " "Found design unit 1: ConFF_3Bus-swag" {  } { { "ConFF_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ConFF_3bus.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127774 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConFF_3Bus " "Found entity 1: ConFF_3Bus" {  } { { "ConFF_3bus.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ConFF_3bus.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469127774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469127774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath_3Bus_tb " "Elaborating entity \"Datapath_3Bus_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457469127993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "testbench_done Datapath_3Bus_tb.vhd(14) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(14): object \"testbench_done\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_state Datapath_3Bus_tb.vhd(17) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(17): object \"cur_state\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_instr Datapath_3Bus_tb.vhd(18) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(18): object \"cur_instr\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"b\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"c\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"pc\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r0\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r1\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r2\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r3\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127995 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r4\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127996 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r5\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127996 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r6\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127996 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"r7\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127996 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rHI Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"rHI\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127996 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLO Datapath_3Bus_tb.vhd(21) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(21): object \"rLO\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127996 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_bus Datapath_3Bus_tb.vhd(24) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(24): used explicit default value for signal \"a_bus\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127996 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r0 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r0\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r1 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r1\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r2 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r2\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r3 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r3\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r4 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r4\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r5 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r5\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r6 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r6\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r7 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r7\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r8 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r8\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r9 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r9\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r10 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r10\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r11 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r11\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r12 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r12\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r13 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r13\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127997 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r14 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r14\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_r15 Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_r15\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_hilo Datapath_3Bus_tb.vhd(29) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(29): used explicit default value for signal \"c_hilo\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RAM_we Datapath_3Bus_tb.vhd(38) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(38): used explicit default value for signal \"RAM_we\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_gAra Datapath_3Bus_tb.vhd(46) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(46): used explicit default value for signal \"sd_gAra\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_gArc Datapath_3Bus_tb.vhd(46) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(46): used explicit default value for signal \"sd_gArc\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_gBra Datapath_3Bus_tb.vhd(46) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(46): used explicit default value for signal \"sd_gBra\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_gBrb Datapath_3Bus_tb.vhd(46) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(46): used explicit default value for signal \"sd_gBrb\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sd_gBrc Datapath_3Bus_tb.vhd(46) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(46): used explicit default value for signal \"sd_gBrc\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "in_port_en Datapath_3Bus_tb.vhd(49) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(49): used explicit default value for signal \"in_port_en\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_port_en Datapath_3Bus_tb.vhd(49) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(49): used explicit default value for signal \"out_port_en\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "in_port Datapath_3Bus_tb.vhd(50) " "VHDL Signal Declaration warning at Datapath_3Bus_tb.vhd(50): used explicit default value for signal \"in_port\" because signal was never assigned a value" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_port Datapath_3Bus_tb.vhd(51) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(51): object \"out_port\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127998 "|Datapath_3Bus_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_result Datapath_3Bus_tb.vhd(54) " "Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(54): object \"branch_result\" assigned a value but never read" {  } { { "Datapath_3Bus_tb.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457469127999 "|Datapath_3Bus_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFF_3Bus ConFF_3Bus:TheConFF " "Elaborating entity \"ConFF_3Bus\" for hierarchy \"ConFF_3Bus:TheConFF\"" {  } { { "Datapath_3Bus_tb.vhd" "TheConFF" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_3Bus Datapath_3Bus:TheDatapath " "Elaborating entity \"Datapath_3Bus\" for hierarchy \"Datapath_3Bus:TheDatapath\"" {  } { { "Datapath_3Bus_tb.vhd" "TheDatapath" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PotatoALU Datapath_3Bus:TheDatapath\|PotatoALU:TheALU " "Elaborating entity \"PotatoALU\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\"" {  } { { "Datapath_3Bus.vhd" "TheALU" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncDec Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator " "Elaborating entity \"IncDec\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\"" {  } { { "PotatoALU.vhd" "Negator" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "IncDec.vhd" "LPM_ADD_SUB_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128104 ""}  } { { "IncDec.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tih " "Found entity 1: add_sub_tih" {  } { { "db/add_sub_tih.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/add_sub_tih.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tih Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tih:auto_generated " "Elaborating entity \"add_sub_tih\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|IncDec:Negator\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor " "Elaborating entity \"AddSub\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\"" {  } { { "PotatoALU.vhd" "AdderSubtractor" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "AddSub.vhd" "LPM_ADD_SUB_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128188 ""}  } { { "AddSub.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8lh " "Found entity 1: add_sub_8lh" {  } { { "db/add_sub_8lh.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/add_sub_8lh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8lh Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_8lh:auto_generated " "Elaborating entity \"add_sub_8lh\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|AddSub:AdderSubtractor\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_8lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothMultiplier Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|BoothMultiplier:Mult " "Elaborating entity \"BoothMultiplier\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|BoothMultiplier:Mult\"" {  } { { "PotatoALU.vhd" "Mult" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SigDiv Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS " "Elaborating entity \"SigDiv\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\"" {  } { { "PotatoALU.vhd" "DIVS" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "SigDiv.vhd" "LPM_DIVIDE_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128289 ""}  } { { "SigDiv.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j0r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j0r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j0r " "Found entity 1: lpm_divide_j0r" {  } { { "db/lpm_divide_j0r.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_j0r.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_j0r Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated " "Elaborating entity \"lpm_divide_j0r\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_49h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_49h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_49h " "Found entity 1: sign_div_unsign_49h" {  } { { "db/sign_div_unsign_49h.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/sign_div_unsign_49h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_49h Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider " "Elaborating entity \"sign_div_unsign_49h\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider\"" {  } { { "db/lpm_divide_j0r.tdf" "divider" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_j0r.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/alt_u_div_p2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p2f Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider\|alt_u_div_p2f:divider " "Elaborating entity \"alt_u_div_p2f\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|SigDiv:DIVS\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_j0r:auto_generated\|sign_div_unsign_49h:divider\|alt_u_div_p2f:divider\"" {  } { { "db/sign_div_unsign_49h.tdf" "divider" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/sign_div_unsign_49h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU " "Elaborating entity \"Div\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\"" {  } { { "PotatoALU.vhd" "DIVU" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div.vhd" "LPM_DIVIDE_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128474 ""}  } { { "Div.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_per.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_per.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_per " "Found entity 1: lpm_divide_per" {  } { { "db/lpm_divide_per.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_per.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_per Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated " "Elaborating entity \"lpm_divide_per\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_anh Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated\|sign_div_unsign_anh:divider " "Elaborating entity \"sign_div_unsign_anh\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Div:DIVU\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_per:auto_generated\|sign_div_unsign_anh:divider\"" {  } { { "db/lpm_divide_per.tdf" "divider" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_divide_per.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR " "Elaborating entity \"Shifter\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\"" {  } { { "PotatoALU.vhd" "SHLR" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shifter.vhd" "LPM_CLSHIFT_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128552 ""}  } { { "Shifter.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_9ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_9ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_9ge " "Found entity 1: lpm_clshift_9ge" {  } { { "db/lpm_clshift_9ge.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_clshift_9ge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_9ge Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_9ge:auto_generated " "Elaborating entity \"lpm_clshift_9ge\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Shifter:SHLR\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_9ge:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithShift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA " "Elaborating entity \"ArithShift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\"" {  } { { "PotatoALU.vhd" "SHLRA" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ArithShift.vhd" "LPM_CLSHIFT_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128574 ""}  } { { "ArithShift.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_oqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_oqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_oqe " "Found entity 1: lpm_clshift_oqe" {  } { { "db/lpm_clshift_oqe.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_clshift_oqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_oqe Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_oqe:auto_generated " "Elaborating entity \"lpm_clshift_oqe\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|ArithShift:SHLRA\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_oqe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotator Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE " "Elaborating entity \"Rotator\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\"" {  } { { "PotatoALU.vhd" "ROTATE" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/PotatoALU.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Rotator.vhd" "LPM_CLSHIFT_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128590 ""}  } { { "Rotator.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/lpm_clshift_jhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"Datapath_3Bus:TheDatapath\|PotatoALU:TheALU\|Rotator:ROTATE\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_r0 Datapath_3Bus:TheDatapath\|reg32_r0:Register0 " "Elaborating entity \"reg32_r0\" for hierarchy \"Datapath_3Bus:TheDatapath\|reg32_r0:Register0\"" {  } { { "Datapath_3Bus.vhd" "Register0" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 Datapath_3Bus:TheDatapath\|reg32:Register1 " "Elaborating entity \"reg32\" for hierarchy \"Datapath_3Bus:TheDatapath\|reg32:Register1\"" {  } { { "Datapath_3Bus.vhd" "Register1" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDataReg Datapath_3Bus:TheDatapath\|MemDataReg:MemoryAddressReg " "Elaborating entity \"MemDataReg\" for hierarchy \"Datapath_3Bus:TheDatapath\|MemDataReg:MemoryAddressReg\"" {  } { { "Datapath_3Bus.vhd" "MemoryAddressReg" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamMemory RamMemory:TheMemory " "Elaborating entity \"RamMemory\" for hierarchy \"RamMemory:TheMemory\"" {  } { { "Datapath_3Bus_tb.vhd" "TheMemory" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamMemory:TheMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RamMemory:TheMemory\|altsyncram:altsyncram_component\"" {  } { { "RamMemory.vhd" "altsyncram_component" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamMemory:TheMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RamMemory:TheMemory\|altsyncram:altsyncram_component\"" {  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamMemory:TheMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RamMemory:TheMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 374_Phase2RAM.hex " "Parameter \"init_file\" = \"374_Phase2RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128674 ""}  } { { "RamMemory.vhd" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457469128674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv04 " "Found entity 1: altsyncram_cv04" {  } { { "db/altsyncram_cv04.tdf" "" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/db/altsyncram_cv04.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457469128752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457469128752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv04 RamMemory:TheMemory\|altsyncram:altsyncram_component\|altsyncram_cv04:auto_generated " "Elaborating entity \"altsyncram_cv04\" for hierarchy \"RamMemory:TheMemory\|altsyncram:altsyncram_component\|altsyncram_cv04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectDecode_3bus SelectDecode_3bus:TheSelector " "Elaborating entity \"SelectDecode_3bus\" for hierarchy \"SelectDecode_3bus:TheSelector\"" {  } { { "Datapath_3Bus_tb.vhd" "TheSelector" { Text "D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Datapath_3Bus_tb.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457469128752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457469129607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 15:32:09 2016 " "Processing ended: Tue Mar 08 15:32:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457469129607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457469129607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457469129607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457469129607 ""}
