OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/advaith/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/sub_module16/runs/RUN_2025.05.19_03.49.23/tmp/routing/22-fill.odb'…
Reading design constraints file at '/openlane/designs/sub_module16/src/spm.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   sub_module16
Die area:                 ( 0 0 ) ( 300000 400000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     13450
Number of terminals:      587
Number of snets:          2
Number of nets:           3592

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 414.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 149731.
[INFO DRT-0033] mcon shape region query size = 90768.
[INFO DRT-0033] met1 shape region query size = 30125.
[INFO DRT-0033] via shape region query size = 4200.
[INFO DRT-0033] met2 shape region query size = 2830.
[INFO DRT-0033] via2 shape region query size = 3360.
[INFO DRT-0033] met3 shape region query size = 2795.
[INFO DRT-0033] via3 shape region query size = 3360.
[INFO DRT-0033] met4 shape region query size = 960.
[INFO DRT-0033] via4 shape region query size = 96.
[INFO DRT-0033] met5 shape region query size = 128.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1547 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 396 unique inst patterns.
[INFO DRT-0084]   Complete 2158 groups.
#scanned instances     = 13450
#unique  instances     = 414
#stdCellGenAp          = 11644
#stdCellValidPlanarAp  = 57
#stdCellValidViaAp     = 8857
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11409
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:40, elapsed time = 00:00:49, memory = 161.97 (MB), peak = 161.97 (MB)

Number of guides:     31063

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 57 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 9562.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 8292.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5288.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 914.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 257.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 6.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 15107 vertical wires in 1 frboxes and 9212 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 2060 vertical wires in 1 frboxes and 2991 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 224.28 (MB), peak = 224.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 224.28 (MB), peak = 224.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 275.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 294.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:15, memory = 340.80 (MB).
    Completing 40% with 526 violations.
    elapsed time = 00:00:22, memory = 348.21 (MB).
    Completing 50% with 526 violations.
    elapsed time = 00:00:25, memory = 370.21 (MB).
    Completing 60% with 908 violations.
    elapsed time = 00:00:45, memory = 370.46 (MB).
    Completing 70% with 908 violations.
    elapsed time = 00:00:52, memory = 371.96 (MB).
    Completing 80% with 908 violations.
    elapsed time = 00:01:03, memory = 379.95 (MB).
    Completing 90% with 1530 violations.
    elapsed time = 00:01:22, memory = 413.68 (MB).
    Completing 100% with 2022 violations.
    elapsed time = 00:01:29, memory = 415.93 (MB).
[INFO DRT-0199]   Number of violations = 2781.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      2      0      0      0      0
Metal Spacing       10      0    312    128     98      0
Recheck              1      0    494    212     19     33
Short                0      0   1229    230      6      7
[INFO DRT-0267] cpu time = 00:02:46, elapsed time = 00:01:30, memory = 667.54 (MB), peak = 667.54 (MB)
Total wire length = 204063 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72553 um.
Total wire length on LAYER met2 = 88176 um.
Total wire length on LAYER met3 = 17925 um.
Total wire length on LAYER met4 = 24971 um.
Total wire length on LAYER met5 = 436 um.
Total number of vias = 27136.
Up-via summary (total 27136):

------------------------
 FR_MASTERSLICE        0
            li1    11373
           met1    14037
           met2     1247
           met3      469
           met4       10
------------------------
                   27136


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2781 violations.
    elapsed time = 00:00:12, memory = 667.54 (MB).
    Completing 20% with 2781 violations.
    elapsed time = 00:00:20, memory = 667.54 (MB).
    Completing 30% with 2781 violations.
    elapsed time = 00:00:22, memory = 667.54 (MB).
    Completing 40% with 2476 violations.
    elapsed time = 00:00:28, memory = 667.54 (MB).
    Completing 50% with 2476 violations.
    elapsed time = 00:00:29, memory = 667.54 (MB).
    Completing 60% with 2089 violations.
    elapsed time = 00:00:53, memory = 667.75 (MB).
    Completing 70% with 2089 violations.
    elapsed time = 00:01:00, memory = 667.75 (MB).
    Completing 80% with 2089 violations.
    elapsed time = 00:01:09, memory = 667.75 (MB).
    Completing 90% with 1688 violations.
    elapsed time = 00:01:25, memory = 670.33 (MB).
    Completing 100% with 1203 violations.
    elapsed time = 00:01:31, memory = 670.33 (MB).
[INFO DRT-0199]   Number of violations = 1203.
Viol/Layer        met1   met2   met3   met4
Metal Spacing      131     70     87      0
Short              834     78      0      3
[INFO DRT-0267] cpu time = 00:02:49, elapsed time = 00:01:32, memory = 676.57 (MB), peak = 697.34 (MB)
Total wire length = 202858 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72022 um.
Total wire length on LAYER met2 = 87680 um.
Total wire length on LAYER met3 = 17855 um.
Total wire length on LAYER met4 = 24877 um.
Total wire length on LAYER met5 = 422 um.
Total number of vias = 27068.
Up-via summary (total 27068):

------------------------
 FR_MASTERSLICE        0
            li1    11372
           met1    13986
           met2     1248
           met3      452
           met4       10
------------------------
                   27068


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1203 violations.
    elapsed time = 00:00:01, memory = 676.57 (MB).
    Completing 20% with 1203 violations.
    elapsed time = 00:00:14, memory = 676.57 (MB).
    Completing 30% with 1203 violations.
    elapsed time = 00:00:16, memory = 676.57 (MB).
    Completing 40% with 1193 violations.
    elapsed time = 00:00:25, memory = 676.57 (MB).
    Completing 50% with 1193 violations.
    elapsed time = 00:00:44, memory = 676.57 (MB).
    Completing 60% with 1232 violations.
    elapsed time = 00:00:49, memory = 676.57 (MB).
    Completing 70% with 1232 violations.
    elapsed time = 00:00:56, memory = 676.57 (MB).
    Completing 80% with 1232 violations.
    elapsed time = 00:00:59, memory = 676.57 (MB).
    Completing 90% with 1207 violations.
    elapsed time = 00:01:21, memory = 677.54 (MB).
    Completing 100% with 1255 violations.
    elapsed time = 00:01:27, memory = 677.54 (MB).
[INFO DRT-0199]   Number of violations = 1255.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          2      0      0      0      0
Metal Spacing        0    152     67    100      2
Short                0    830    100      1      1
[INFO DRT-0267] cpu time = 00:02:46, elapsed time = 00:01:27, memory = 677.54 (MB), peak = 697.34 (MB)
Total wire length = 202740 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72111 um.
Total wire length on LAYER met2 = 87443 um.
Total wire length on LAYER met3 = 17769 um.
Total wire length on LAYER met4 = 24976 um.
Total wire length on LAYER met5 = 439 um.
Total number of vias = 27075.
Up-via summary (total 27075):

------------------------
 FR_MASTERSLICE        0
            li1    11372
           met1    13984
           met2     1240
           met3      469
           met4       10
------------------------
                   27075


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1255 violations.
    elapsed time = 00:00:12, memory = 677.54 (MB).
    Completing 20% with 1255 violations.
    elapsed time = 00:00:12, memory = 677.54 (MB).
    Completing 30% with 1255 violations.
    elapsed time = 00:00:31, memory = 677.54 (MB).
    Completing 40% with 959 violations.
    elapsed time = 00:00:34, memory = 677.54 (MB).
    Completing 50% with 959 violations.
    elapsed time = 00:00:37, memory = 702.26 (MB).
    Completing 60% with 733 violations.
    elapsed time = 00:01:05, memory = 696.79 (MB).
    Completing 70% with 733 violations.
    elapsed time = 00:01:25, memory = 677.54 (MB).
    Completing 80% with 733 violations.
    elapsed time = 00:01:45, memory = 679.43 (MB).
    Completing 90% with 380 violations.
    elapsed time = 00:01:57, memory = 679.43 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:02:01, memory = 679.43 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     25     12
Short                0     78      6
[INFO DRT-0267] cpu time = 00:03:43, elapsed time = 00:02:02, memory = 679.43 (MB), peak = 702.26 (MB)
Total wire length = 202590 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 69329 um.
Total wire length on LAYER met2 = 87158 um.
Total wire length on LAYER met3 = 20313 um.
Total wire length on LAYER met4 = 25338 um.
Total wire length on LAYER met5 = 449 um.
Total number of vias = 27683.
Up-via summary (total 27683):

------------------------
 FR_MASTERSLICE        0
            li1    11372
           met1    14094
           met2     1676
           met3      529
           met4       12
------------------------
                   27683


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:01, memory = 679.43 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:01, memory = 679.43 (MB).
    Completing 60% with 114 violations.
    elapsed time = 00:00:04, memory = 679.43 (MB).
    Completing 70% with 114 violations.
    elapsed time = 00:00:09, memory = 679.43 (MB).
    Completing 80% with 114 violations.
    elapsed time = 00:00:13, memory = 679.43 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:14, memory = 679.43 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:16, memory = 679.43 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        4
Short                5
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:17, memory = 679.43 (MB), peak = 702.26 (MB)
Total wire length = 202570 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 69186 um.
Total wire length on LAYER met2 = 87172 um.
Total wire length on LAYER met3 = 20422 um.
Total wire length on LAYER met4 = 25338 um.
Total wire length on LAYER met5 = 449 um.
Total number of vias = 27696.
Up-via summary (total 27696):

------------------------
 FR_MASTERSLICE        0
            li1    11372
           met1    14093
           met2     1690
           met3      529
           met4       12
------------------------
                   27696


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 679.43 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:04, memory = 679.43 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:04, memory = 679.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 679.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 679.43 (MB), peak = 702.26 (MB)
Total wire length = 202579 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 69194 um.
Total wire length on LAYER met2 = 87174 um.
Total wire length on LAYER met3 = 20422 um.
Total wire length on LAYER met4 = 25338 um.
Total wire length on LAYER met5 = 449 um.
Total number of vias = 27696.
Up-via summary (total 27696):

------------------------
 FR_MASTERSLICE        0
            li1    11372
           met1    14093
           met2     1690
           met3      529
           met4       12
------------------------
                   27696


[INFO DRT-0198] Complete detail routing.
Total wire length = 202579 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 69194 um.
Total wire length on LAYER met2 = 87174 um.
Total wire length on LAYER met3 = 20422 um.
Total wire length on LAYER met4 = 25338 um.
Total wire length on LAYER met5 = 449 um.
Total number of vias = 27696.
Up-via summary (total 27696):

------------------------
 FR_MASTERSLICE        0
            li1    11372
           met1    14093
           met2     1690
           met3      529
           met4       12
------------------------
                   27696


[INFO DRT-0267] cpu time = 00:12:41, elapsed time = 00:06:54, memory = 679.43 (MB), peak = 702.26 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/sub_module16/runs/RUN_2025.05.19_03.49.23/results/routing/sub_module16.odb'…
Writing netlist to '/openlane/designs/sub_module16/runs/RUN_2025.05.19_03.49.23/results/routing/sub_module16.nl.v'…
Writing powered netlist to '/openlane/designs/sub_module16/runs/RUN_2025.05.19_03.49.23/results/routing/sub_module16.pnl.v'…
Writing layout to '/openlane/designs/sub_module16/runs/RUN_2025.05.19_03.49.23/results/routing/sub_module16.def'…
