# Reading D:/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do uart_tx_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {uart_tx.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:55 on Apr 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." uart_tx.vo 
# -- Compiling module uart_tx
# -- Compiling module hard_block
# 
# Top level modules:
# 	uart_tx
# End time: 16:50:55 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Desktop/uart_tx {C:/Users/USER/Desktop/uart_tx/hw1_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:55 on Apr 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Desktop/uart_tx" C:/Users/USER/Desktop/uart_tx/hw1_tb.v 
# -- Compiling module hw1_tb
# 
# Top level modules:
# 	hw1_tb
# End time: 16:50:56 on Apr 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  hw1_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" hw1_tb 
# Start time: 16:50:56 on Apr 20,2020
# Loading work.hw1_tb
# Loading work.uart_tx
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from uart_tx_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from uart_tx_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb File: C:/Users/USER/Desktop/uart_tx/hw1_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=  0 reset_n=0 write=0 write_value= 33 uart_txd=x
# time=  4 reset_n=0 write=0 write_value= 33 uart_txd=1
# time= 30 reset_n=1 write=0 write_value= 33 uart_txd=1
# time=235 reset_n=1 write=1 write_value= 33 uart_txd=1
# time=747 reset_n=1 write=0 write_value= 33 uart_txd=1
# time=82016 reset_n=1 write=0 write_value= 33 uart_txd=0
# time=186196 reset_n=1 write=0 write_value= 33 uart_txd=1
# time=290376 reset_n=1 write=0 write_value= 33 uart_txd=0
# time=707096 reset_n=1 write=0 write_value= 33 uart_txd=1
# time=811276 reset_n=1 write=0 write_value= 33 uart_txd=0
# time=1019636 reset_n=1 write=0 write_value= 33 uart_txd=1
# uart rx data = 21 
# time=1500747 reset_n=1 write=0 write_value= 67 uart_txd=1
# time=1501092 reset_n=1 write=1 write_value= 67 uart_txd=1
# time=1501365 reset_n=1 write=0 write_value= 67 uart_txd=1
# time=1540536 reset_n=1 write=0 write_value= 67 uart_txd=0
# time=1644716 reset_n=1 write=0 write_value= 67 uart_txd=1
# time=1853076 reset_n=1 write=0 write_value= 67 uart_txd=0
# time=2269796 reset_n=1 write=0 write_value= 67 uart_txd=1
# time=2373976 reset_n=1 write=0 write_value= 67 uart_txd=0
# time=2478156 reset_n=1 write=0 write_value= 67 uart_txd=1
# uart rx data = 43 
# time=3001365 reset_n=1 write=0 write_value=101 uart_txd=1
# time=3001810 reset_n=1 write=1 write_value=101 uart_txd=1
# time=3001983 reset_n=1 write=0 write_value=101 uart_txd=1
# time=3103236 reset_n=1 write=0 write_value=101 uart_txd=0
# time=3207416 reset_n=1 write=0 write_value=101 uart_txd=1
# time=3311596 reset_n=1 write=0 write_value=101 uart_txd=0
# time=3415776 reset_n=1 write=0 write_value=101 uart_txd=1
# time=3519956 reset_n=1 write=0 write_value=101 uart_txd=0
# Break key hit
# Break in Module cycloneive_lcell_comb at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v line 4250
# End time: 16:51:21 on Apr 20,2020, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
