INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module meta_harden
INFO: [VRFC 10-311] analyzing module clk_div_1
INFO: [VRFC 10-311] analyzing module clk_div_100
INFO: [VRFC 10-311] analyzing module clk_div_1k
INFO: [VRFC 10-311] analyzing module tb_clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yoon/xilinx/project_3_full/project_3_full.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
