// Seed: 1409579789
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_7, id_8;
  assign id_1 = id_7;
  logic id_9;
  initial SystemTFIdentifier(id_7, {1, 1}, 1'b0);
  logic id_10;
  assign id_3 = id_2;
  always @(id_8 or posedge id_2) begin
    id_3 = id_7 - id_10;
  end
  type_13(
      id_2, id_1 !== id_3, 1 & (1'b0)
  );
endmodule
