{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709946994828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709946994829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 19:16:34 2024 " "Processing started: Fri Mar 08 19:16:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709946994829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709946994829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709946994830 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709946995133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709946996604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709946996604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709946996694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709946996694 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1709946997883 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709946997932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709946997932 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in1\[0\] in1\[0\] " "create_clock -period 1.000 -name in1\[0\] in1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709946997933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mode\[0\] mode\[0\] " "create_clock -period 1.000 -name mode\[0\] mode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709946997933 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709946997933 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datae  to: combout " "Cell: Add0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datac  to: combout " "Cell: Equal1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datad  to: combout " "Cell: Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datae  to: combout " "Cell: Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: dataf  to: combout " "Cell: Mux7~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709946997936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709946997936 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709946997940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709946997940 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709946997942 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709946997971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709946998021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709946998021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.462 " "Worst-case setup slack is -13.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.462             -29.882 mode\[0\]  " "  -13.462             -29.882 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.531             -24.277 in1\[0\]  " "  -12.531             -24.277 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709946998029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.456 " "Worst-case hold slack is 1.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.456               0.000 mode\[0\]  " "    1.456               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.573               0.000 in1\[0\]  " "    2.573               0.000 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709946998058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709946998062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709946998078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.649 " "Worst-case minimum pulse width slack is -3.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.649             -93.538 mode\[0\]  " "   -3.649             -93.538 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802            -150.414 in1\[0\]  " "   -2.802            -150.414 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709946998082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709946998082 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709946998123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709946998192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709947000170 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datae  to: combout " "Cell: Add0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datac  to: combout " "Cell: Equal1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datad  to: combout " "Cell: Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datae  to: combout " "Cell: Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: dataf  to: combout " "Cell: Mux7~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947000279 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709947000279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709947000284 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709947000303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709947000303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.051 " "Worst-case setup slack is -13.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.051             -29.046 mode\[0\]  " "  -13.051             -29.046 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.179             -23.613 in1\[0\]  " "  -12.179             -23.613 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947000322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.385 " "Worst-case hold slack is 1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.385               0.000 mode\[0\]  " "    1.385               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.183               0.000 in1\[0\]  " "    2.183               0.000 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947000333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709947000349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709947000355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.664 " "Worst-case minimum pulse width slack is -3.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.664             -93.092 mode\[0\]  " "   -3.664             -93.092 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831            -151.003 in1\[0\]  " "   -2.831            -151.003 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947000372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947000372 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709947000390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709947000697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709947002900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datae  to: combout " "Cell: Add0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datac  to: combout " "Cell: Equal1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datad  to: combout " "Cell: Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datae  to: combout " "Cell: Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: dataf  to: combout " "Cell: Mux7~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003048 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709947003048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709947003051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709947003058 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709947003058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.831 " "Worst-case setup slack is -8.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.831             -19.633 mode\[0\]  " "   -8.831             -19.633 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.354             -16.174 in1\[0\]  " "   -8.354             -16.174 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947003062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.708 " "Worst-case hold slack is 0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 mode\[0\]  " "    0.708               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.956               0.000 in1\[0\]  " "    1.956               0.000 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947003078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709947003086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709947003098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.100 " "Worst-case minimum pulse width slack is -2.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100             -59.675 mode\[0\]  " "   -2.100             -59.675 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632             -72.153 in1\[0\]  " "   -1.632             -72.153 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947003106 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709947003132 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datae  to: combout " "Cell: Add0~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datac  to: combout " "Cell: Equal1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datad  to: combout " "Cell: Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datae  to: combout " "Cell: Mux7~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: dataf  to: combout " "Cell: Mux7~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709947003480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709947003480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709947003484 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709947003493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709947003493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.815 " "Worst-case setup slack is -7.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.815             -17.488 mode\[0\]  " "   -7.815             -17.488 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.374             -14.342 in1\[0\]  " "   -7.374             -14.342 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947003497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.634 " "Worst-case hold slack is 0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 mode\[0\]  " "    0.634               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.634               0.000 in1\[0\]  " "    1.634               0.000 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947003545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709947003549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709947003553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.953 " "Worst-case minimum pulse width slack is -1.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.953             -54.347 mode\[0\]  " "   -1.953             -54.347 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533             -64.601 in1\[0\]  " "   -1.533             -64.601 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709947003558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709947003558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709947006581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709947006585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5116 " "Peak virtual memory: 5116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709947006702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 19:16:46 2024 " "Processing ended: Fri Mar 08 19:16:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709947006702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709947006702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709947006702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709947006702 ""}
