// Seed: 2681121329
module module_0 ();
  assign (strong1, highz0) id_1 = id_1;
  module_2();
endmodule
module module_1;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ;
  module_0();
  wire id_17;
endmodule
module module_2;
endmodule
module module_3 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output wor id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    output wand id_9,
    input wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input uwire id_15,
    output supply0 id_16,
    input supply1 id_17,
    input tri1 id_18,
    output supply0 id_19,
    input supply0 id_20,
    input wor id_21
    , id_36,
    input tri1 id_22,
    input wor id_23,
    output supply1 id_24
    , id_37,
    input wor id_25,
    output tri1 id_26,
    output tri1 id_27,
    input tri id_28,
    input wor id_29,
    output tri id_30,
    output supply1 id_31,
    input wor id_32,
    output uwire id_33,
    output supply1 id_34
);
  assign id_34 = 1'b0 % id_13 != 1'b0;
  module_2();
endmodule
