{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699880500273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699880500273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 22:01:39 2023 " "Processing started: Mon Nov 13 22:01:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699880500273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699880500273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mmRISC -c mmRISC " "Command: quartus_sta mmRISC -c mmRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699880500273 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699880500339 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1699880501355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880501398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880501398 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699880502864 ""}
{ "Info" "ISTA_SDC_FOUND" "mmRISC.sdc " "Reading SDC File: 'mmRISC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699880503931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mmRISC.sdc 2 U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] net " "Ignored filter at mmRISC.sdc(2): U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] could not be matched with a net" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mmRISC.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at mmRISC.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK   -period  50.000 \[get_nets \{U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\] " "create_clock -name CLK   -period  50.000 \[get_nets \{U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504055 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504055 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1699880504056 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1699880504056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1699880504056 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 26 Set_input_delay/set_output_delay has replaced one or more delays on port \"RESOUT_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(26): Set_input_delay/set_output_delay has replaced one or more delays on port \"RESOUT_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\}  0 \[get_ports \{RESOUT_N\}\] " "set_output_delay -clock \{CLKLO\}  0 \[get_ports \{RESOUT_N\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504058 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 26 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504058 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[7\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{GPIO0\[*\] GPIO1\[*\] GPIO2\[*\]\}\] " "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{GPIO0\[*\] GPIO1\[*\] GPIO2\[*\]\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504059 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504059 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504059 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[21\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[21\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[22\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[22\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[30\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[30\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[30\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[30\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[30\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[30\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504060 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[31\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[31\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[31\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[31\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[31\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[31\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[19\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[19\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[19\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[19\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[19\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[19\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[17\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[17\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[17\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[17\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[17\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[17\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504061 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[18\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[18\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[18\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[18\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[18\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[18\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[29\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[29\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[29\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[29\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[29\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[29\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[16\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[16\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[16\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[16\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[16\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[16\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[25\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[25\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[25\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[25\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504063 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[25\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[25\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[26\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[26\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[26\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[26\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[26\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[26\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[22\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[22\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[22\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[22\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[27\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[27\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[27\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[27\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504064 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[27\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[27\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[23\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[23\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[23\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[23\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[23\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[23\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[24\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[24\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[24\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[24\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[24\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[24\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[28\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[28\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[28\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[28\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504065 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[28\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[28\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[21\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[21\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[21\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[21\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[20\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[20\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[20\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[20\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 27 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[20\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(27): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[20\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 27 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504066 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[7\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{GPIO0\[*\] GPIO1\[*\] GPIO2\[*\]\}\] " "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{GPIO0\[*\] GPIO1\[*\] GPIO2\[*\]\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504067 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504067 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504067 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[21\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[21\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504067 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[22\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[22\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[30\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[30\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[30\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[30\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[30\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[30\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[31\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[31\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[31\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[31\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[31\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[31\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504068 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[19\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[19\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[19\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[19\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[19\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[19\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[17\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[17\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[17\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[17\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[17\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[17\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[18\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[18\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[18\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[18\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504069 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[18\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[18\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[29\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[29\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[29\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[29\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[29\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[29\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504070 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[16\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[16\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[16\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[16\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[16\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[16\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[25\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[25\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[25\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[25\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[25\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[25\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[26\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[26\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504071 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[26\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[26\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[26\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[26\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[22\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[22\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[22\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[22\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[27\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[27\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[27\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[27\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[27\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[27\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[23\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[23\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[23\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[23\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[23\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[23\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504072 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[24\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[24\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[24\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[24\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[24\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[24\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[28\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[28\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[28\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[28\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[28\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[28\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[21\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[21\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[21\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[21\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504073 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504074 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504074 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504074 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[20\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO2\[20\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504074 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[20\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO0\[20\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504074 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 28 Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[20\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(28): Set_input_delay/set_output_delay has replaced one or more delays on port \"GPIO1\[20\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 28 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504074 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 29 Set_input_delay/set_output_delay has replaced one or more delays on port \"RXD\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(29): Set_input_delay/set_output_delay has replaced one or more delays on port \"RXD\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{RXD\}\] " "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{RXD\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504074 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 29 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504074 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 30 Set_input_delay/set_output_delay has replaced one or more delays on port \"TXD\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(30): Set_input_delay/set_output_delay has replaced one or more delays on port \"TXD\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{TXD\}\] " "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{TXD\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504075 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 30 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504075 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{I2C0_SCL I2C0_SDA I2C0_INT1 I2C0_INT2\}\] " "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{I2C0_SCL I2C0_SDA I2C0_INT1 I2C0_INT2\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504075 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504075 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504075 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_INT2\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_INT2\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504075 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_INT1\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_INT1\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504075 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 32 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(32): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{I2C0_SCL I2C0_SDA\}\] " "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{I2C0_SCL I2C0_SDA\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504075 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 32 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504075 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 32 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(32): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C0_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 32 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504075 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 33 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(33): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{I2C1_SCL I2C1_SDA\}\] " "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{I2C1_SCL I2C1_SDA\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504076 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 33 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504076 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 33 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(33): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 33 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504076 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 34 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(34): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{I2C1_SCL I2C1_SDA\}\] " "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{I2C1_SCL I2C1_SDA\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504076 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 34 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504076 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 34 Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(34): Set_input_delay/set_output_delay has replaced one or more delays on port \"I2C1_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 34 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504076 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 35 Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_MISO\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(35): Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_MISO\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{SPI_MISO\}\] " "set_input_delay  -clock \{CLKLO\} 10 \[get_ports \{SPI_MISO\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504076 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 35 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504076 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 36 Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(36): Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{SPI_CSN\[*\] SPI_SCK SPI_MOSI\}\] " "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{SPI_CSN\[*\] SPI_SCK SPI_MOSI\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504077 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 36 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 36 Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(36): Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 36 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 36 Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(36): Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 36 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 36 Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(36): Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_CSN\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 36 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 36 Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_SCK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(36): Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_SCK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 36 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 36 Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_MOSI\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(36): Set_input_delay/set_output_delay has replaced one or more delays on port \"SPI_MOSI\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 36 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\} 20 \[get_ports \{SDRAM_DQ\[*\]\}\] " "set_input_delay  -clock \{CLKLO\} 20 \[get_ports \{SDRAM_DQ\[*\]\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504077 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 37 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(37): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 20 \[get_ports \{SDRAM_DQ\[*\] SDRAM_ADDR\[*\]\}\] " "set_output_delay -clock \{CLKLO\} 20 \[get_ports \{SDRAM_DQ\[*\] SDRAM_ADDR\[*\]\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504079 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 38 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(38): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_ADDR\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 39 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CSn\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(39): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CSn\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 20 \[get_ports \{SDRAM_CSn SDRAM_RASn SDRAM_CASn SDRAM_WEn\}\] " "set_output_delay -clock \{CLKLO\} 20 \[get_ports \{SDRAM_CSn SDRAM_RASn SDRAM_CASn SDRAM_WEn\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504081 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 39 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_RASn\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(39): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_RASn\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 39 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CASn\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(39): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CASn\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 39 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_WEn\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(39): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_WEn\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 40 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CKE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(40): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CKE\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 20 \[get_ports \{SDRAM_CKE SDRAM_BA\[*\] SDRAM_DQM\[*\]\}\] " "set_output_delay -clock \{CLKLO\} 20 \[get_ports \{SDRAM_CKE SDRAM_BA\[*\] SDRAM_DQM\[*\]\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504082 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 40 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQM\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(40): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQM\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 40 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQM\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(40): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_DQM\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 40 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_BA\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(40): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_BA\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 40 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_BA\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(40): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_BA\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 41 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(41): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{SDRAM_CLK\}\] " "set_output_delay -clock \{CLKLO\} 10 \[get_ports \{SDRAM_CLK\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504082 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 41 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 57 Set_input_delay/set_output_delay has replaced one or more delays on port \"TDI\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(57): Set_input_delay/set_output_delay has replaced one or more delays on port \"TDI\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{TCKo \}  5 \[get_ports \{TRSTn TMS TDI\}\] " "set_input_delay  -clock \{TCKo \}  5 \[get_ports \{TRSTn TMS TDI\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504083 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 57 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 57 Set_input_delay/set_output_delay has replaced one or more delays on port \"TMS\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(57): Set_input_delay/set_output_delay has replaced one or more delays on port \"TMS\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 57 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 57 Set_input_delay/set_output_delay has replaced one or more delays on port \"TRSTn\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(57): Set_input_delay/set_output_delay has replaced one or more delays on port \"TRSTn\". Please use -add_delay option if you meant to add additional constraints." {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 57 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 59 Set_input_delay/set_output_delay has replaced one or more delays on port \"TDO\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(59): Set_input_delay/set_output_delay has replaced one or more delays on port \"TDO\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{TCKo \}  5 \[get_ports \{TDO\}\] " "set_output_delay -clock \{TCKo \}  5 \[get_ports \{TDO\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504084 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 59 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 69 Set_input_delay/set_output_delay has replaced one or more delays on port \"RES_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(69): Set_input_delay/set_output_delay has replaced one or more delays on port \"RES_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLK  \}  5 \[get_ports \{RES_N\}\] " "set_input_delay  -clock \{CLK  \}  5 \[get_ports \{RES_N\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504085 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 69 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 72 Set_input_delay/set_output_delay has replaced one or more delays on port \"TCKC_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port \"TCKC_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{TCKC_rep\}\] " "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{TCKC_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504085 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 73 Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{TMSC_rep\}\] " "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{TMSC_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504085 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 74 Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(74): Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{TMSC_rep\}\] " "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{TMSC_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504085 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 74 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 75 Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_PUP_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(75): Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_PUP_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{TMSC_PUP_rep\}\] " "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{TMSC_PUP_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504086 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 75 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 76 Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_PDN_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(76): Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_PDN_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{TMSC_PDN_rep\}\] " "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{TMSC_PDN_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504086 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 76 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 77 Set_input_delay/set_output_delay has replaced one or more delays on port \"RES_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(77): Set_input_delay/set_output_delay has replaced one or more delays on port \"RES_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{RES_N\}\] " "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{RES_N\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504086 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 77 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 78 Set_input_delay/set_output_delay has replaced one or more delays on port \"STBY_REQ\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(78): Set_input_delay/set_output_delay has replaced one or more delays on port \"STBY_REQ\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{STBY_REQ  \}\] " "set_input_delay  -clock \{CLKLO\}  5 \[get_ports \{STBY_REQ  \}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504086 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 78 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 79 Set_input_delay/set_output_delay has replaced one or more delays on port \"STBY_ACK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port \"STBY_ACK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{STBY_ACK_N\}\] " "set_output_delay -clock \{CLKLO\}  5 \[get_ports \{STBY_ACK_N\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504087 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 79 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 90 Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(90): Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{TCKC \}  5 \[get_ports \{TMSC_rep\}\] " "set_input_delay  -clock \{TCKC \}  5 \[get_ports \{TMSC_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504087 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 90 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 91 Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at mmRISC.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port \"TMSC_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{TCKC \}  5 \[get_ports \{TMSC_rep\}\] " "set_output_delay -clock \{TCKC \}  5 \[get_ports \{TMSC_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504088 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 91 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay mmRISC.sdc 92 Set_input_delay/set_output_delay has replaced one or more delays on port \"TCKC_rep\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at mmRISC.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port \"TCKC_rep\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{TMSC \}  5 \[get_ports \{TCKC_rep\}\] " "set_input_delay  -clock \{TMSC \}  5 \[get_ports \{TCKC_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504088 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 92 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay mmRISC.sdc 93 Positional argument: object_list targets with value \[get_ports \{TCKC_rep\}\] contains no output ports " "Ignored set_output_delay at mmRISC.sdc(93): Positional argument: object_list targets with value \[get_ports \{TCKC_rep\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{TMSC \}  5 \[get_ports \{TCKC_rep\}\] " "set_output_delay -clock \{TMSC \}  5 \[get_ports \{TCKC_rep\}\]" {  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699880504088 ""}  } { { "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" "" { Text "//Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699880504088 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TMSC_rep~output  from: oe  to: o " "Cell: TMSC_rep~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699880504384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699880504384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880504529 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 60.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: CLK with period: 60.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699880504563 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLKLO with period: 10000.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: CLKLO with period: 10000.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699880504563 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880504563 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699880504565 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699880504611 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699880505215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.963 " "Worst-case setup slack is 1.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.963               0.000 CLK  " "    1.963               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.382               0.000 CLKLO  " "    9.382               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.979               0.000 CLK50  " "   16.979               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.622               0.000 TCKC  " "   34.622               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.207               0.000 TCKo  " "   45.207               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.023               0.000 TMSC  " "   47.023               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880505536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 CLK  " "    0.323               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 CLKLO  " "    0.323               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 TCKo  " "    0.340               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLK50  " "    0.355               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 TCKC  " "    0.378               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 TMSC  " "    0.378               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880505870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880505870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.310 " "Worst-case recovery slack is 3.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.310               0.000 TCKo  " "    3.310               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.833               0.000 TMSC  " "    4.833               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.621               0.000 TCKC  " "    6.621               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.671               0.000 CLK  " "   12.671               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.746               0.000 CLKLO  " "   12.746               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.273               0.000 LOCK  " "   14.273               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880506025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.965 " "Worst-case removal slack is 0.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 CLK  " "    0.965               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 CLKLO  " "    0.965               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.804               0.000 TCKC  " "    2.804               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.824               0.000 TCKo  " "    3.824               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.485               0.000 TMSC  " "    4.485               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.175               0.000 LOCK  " "    5.175               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880506170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.699 " "Worst-case minimum pulse width slack is 9.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.699               0.000 CLK50  " "    9.699               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.643               0.000 CLK  " "   29.643               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.657               0.000 TCKC  " "   49.657               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.703               0.000 TMSC  " "   49.703               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.747               0.000 TCKo  " "   49.747               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.764               0.000 LOCK  " "   49.764               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 TCKi  " "   96.000               0.000 TCKi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.670               0.000 CLKLO  " " 4999.670               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880506191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880506191 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880506338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880506338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880506338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880506338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 88.177 ns " "Worst Case Available Settling Time: 88.177 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880506338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880506338 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880506338 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699880506346 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699880506489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699880548868 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TMSC_rep~output  from: oe  to: o " "Cell: TMSC_rep~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699880550719 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699880550719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880550720 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 60.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: CLK with period: 60.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699880550749 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLKLO with period: 10000.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: CLKLO with period: 10000.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699880550749 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880550749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.724 " "Worst-case setup slack is 6.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.724               0.000 CLK  " "    6.724               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.018               0.000 CLKLO  " "   10.018               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.264               0.000 CLK50  " "   17.264               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.651               0.000 TCKC  " "   35.651               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.567               0.000 TCKo  " "   45.567               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.164               0.000 TMSC  " "   47.164               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880551669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CLK  " "    0.290               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CLKLO  " "    0.290               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 TCKo  " "    0.305               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 CLK50  " "    0.321               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 TMSC  " "    0.338               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 TCKC  " "    0.339               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880551988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880551988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.836 " "Worst-case recovery slack is 3.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.836               0.000 TCKo  " "    3.836               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.252               0.000 TMSC  " "    5.252               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.849               0.000 TCKC  " "    6.849               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.205               0.000 CLK  " "   13.205               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.284               0.000 CLKLO  " "   13.284               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.760               0.000 LOCK  " "   14.760               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880552128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.890 " "Worst-case removal slack is 0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 CLK  " "    0.890               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 CLKLO  " "    0.890               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.505               0.000 TCKC  " "    2.505               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.487               0.000 TCKo  " "    3.487               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.944               0.000 TMSC  " "    3.944               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.725               0.000 LOCK  " "    4.725               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880552264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.717 " "Worst-case minimum pulse width slack is 9.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.717               0.000 CLK50  " "    9.717               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.668               0.000 CLK  " "   29.668               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.673               0.000 TCKo  " "   49.673               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.695               0.000 TMSC  " "   49.695               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.732               0.000 TCKC  " "   49.732               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.755               0.000 LOCK  " "   49.755               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 TCKi  " "   96.000               0.000 TCKi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.617               0.000 CLKLO  " " 4999.617               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880552285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880552285 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880552430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880552430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880552430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880552430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 88.306 ns " "Worst Case Available Settling Time: 88.306 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880552430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880552430 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880552430 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699880552436 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TMSC_rep~output  from: oe  to: o " "Cell: TMSC_rep~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699880553648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699880553648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880553649 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 60.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: CLK with period: 60.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699880553678 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLKLO with period: 10000.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: CLKLO with period: 10000.000 found on PLL node: U_CHIP_TOP\|U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699880553678 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880553678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.163 " "Worst-case setup slack is 15.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.163               0.000 CLK  " "   15.163               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.185               0.000 CLKLO  " "   15.185               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.677               0.000 CLK50  " "   18.677               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.060               0.000 TCKC  " "   39.060               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.935               0.000 TCKo  " "   47.935               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.707               0.000 TMSC  " "   48.707               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880554016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLK  " "    0.140               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLKLO  " "    0.140               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 TCKo  " "    0.146               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK50  " "    0.151               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 TMSC  " "    0.165               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 TCKC  " "    0.166               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880554334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.891 " "Worst-case recovery slack is 6.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.891               0.000 TCKo  " "    6.891               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.726               0.000 TMSC  " "    7.726               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.589               0.000 TCKC  " "    8.589               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.451               0.000 CLK  " "   16.451               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.473               0.000 CLKLO  " "   16.473               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.294               0.000 LOCK  " "   17.294               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880554476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.420 " "Worst-case removal slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 CLK  " "    0.420               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 CLKLO  " "    0.420               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 TCKC  " "    1.356               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.840               0.000 TCKo  " "    1.840               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.205               0.000 TMSC  " "    2.205               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.423               0.000 LOCK  " "    2.423               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880554617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.469 " "Worst-case minimum pulse width slack is 9.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.469               0.000 CLK50  " "    9.469               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.620               0.000 CLK  " "   29.620               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.378               0.000 TCKC  " "   49.378               0.000 TCKC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385               0.000 TMSC  " "   49.385               0.000 TMSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.620               0.000 TCKo  " "   49.620               0.000 TCKo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.775               0.000 LOCK  " "   49.775               0.000 LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 TCKi  " "   96.000               0.000 TCKi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.623               0.000 CLKLO  " " 4999.623               0.000 CLKLO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699880554638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699880554638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880554783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880554783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880554783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880554783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 89.216 ns " "Worst Case Available Settling Time: 89.216 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880554783 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699880554783 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699880554783 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699880556805 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699880556807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 296 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13760 " "Peak virtual memory: 13760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699880557297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 22:02:37 2023 " "Processing ended: Mon Nov 13 22:02:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699880557297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699880557297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699880557297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699880557297 ""}
