
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Practica3.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b Practica3.vhd -u Practica3.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Sat May 14 09:09:38 2022

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Sat May 14 09:09:39 2022

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Sat May 14 09:09:40 2022

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 18 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (09:09:42)

Input File(s): Practica3.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : Practica3.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:09:42)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         b(0) b(1) b(2) b(3) cf s(0) s(1) s(2) s(3)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:09:43)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (09:09:44)
</CYPRESSTAG>

    b(0) =
          b(0) * ci 
        + /b(0) * /ci 

    b(1) =
          b(1) * ci 
        + /b(1) * /ci 

    b(2) =
          b(2) * ci 
        + /b(2) * /ci 

    b(3) =
          b(3) * ci 
        + /b(3) * /ci 

    cf =
          b(0) * b(1) * b(2) * b(3) * ci 
        + a(3) * b(0) * b(1) * b(2) * ci 
        + a(2) * b(0) * b(1) * b(3) * ci 
        + a(2) * a(3) * b(0) * b(1) * ci 
        + a(1) * b(0) * b(2) * b(3) * ci 
        + a(1) * a(3) * b(0) * b(2) * ci 
        + a(1) * a(2) * b(0) * b(3) * ci 
        + a(1) * a(2) * a(3) * b(0) * ci 
        + a(0) * b(1) * b(2) * b(3) * ci 
        + a(0) * b(0) * b(1) * b(2) * b(3) 
        + a(0) * a(3) * b(1) * b(2) * ci 
        + a(0) * a(3) * b(0) * b(1) * b(2) 
        + a(0) * a(2) * b(1) * b(3) * ci 
        + a(0) * a(2) * b(0) * b(1) * b(3) 
        + a(0) * a(2) * a(3) * b(1) * ci 
        + a(0) * a(2) * a(3) * b(0) * b(1) 
        + a(0) * a(1) * b(2) * b(3) * ci 
        + a(0) * a(1) * b(0) * b(2) * b(3) 
        + a(0) * a(1) * a(3) * b(2) * ci 
        + a(0) * a(1) * a(3) * b(0) * b(2) 
        + a(0) * a(1) * a(2) * b(3) * ci 
        + a(0) * a(1) * a(2) * b(0) * b(3) 
        + a(0) * a(1) * a(2) * a(3) * ci 
        + a(0) * a(1) * a(2) * a(3) * b(0) 
        + a(1) * b(1) * b(2) * b(3) 
        + a(1) * a(3) * b(1) * b(2) 
        + a(1) * a(2) * b(1) * b(3) 
        + a(1) * a(2) * a(3) * b(1) 
        + a(2) * b(2) * b(3) 
        + a(2) * a(3) * b(2) 
        + a(3) * b(3) 

    s(0) =
          a(0) * b(0) * ci 
        + /a(0) * /b(0) * ci 
        + /a(0) * b(0) * /ci 
        + a(0) * /b(0) * /ci 

    s(1) =
          a(1) * b(0) * b(1) * ci 
        + a(0) * a(1) * b(1) * ci 
        + a(0) * a(1) * b(0) * b(1) 
        + /a(0) * /a(1) * /b(0) * b(1) 
        + /a(1) * b(0) * /b(1) * ci 
        + a(0) * /a(1) * /b(1) * ci 
        + a(0) * /a(1) * b(0) * /b(1) 
        + /a(0) * a(1) * /b(0) * /b(1) 
        + /a(0) * /a(1) * b(1) * /ci 
        + /a(1) * /b(0) * b(1) * /ci 
        + /a(0) * a(1) * /b(1) * /ci 
        + a(1) * /b(0) * /b(1) * /ci 

    s(2) =
          a(2) * b(0) * b(1) * b(2) * ci 
        + a(1) * a(2) * b(0) * b(2) * ci 
        + a(0) * a(2) * b(1) * b(2) * ci 
        + a(0) * a(2) * b(0) * b(1) * b(2) 
        + a(0) * a(1) * a(2) * b(2) * ci 
        + a(0) * a(1) * a(2) * b(0) * b(2) 
        + /a(0) * /a(1) * /a(2) * /b(0) * b(2) 
        + /a(0) * /a(2) * /b(0) * /b(1) * b(2) 
        + /a(2) * b(0) * b(1) * /b(2) * ci 
        + a(1) * /a(2) * b(0) * /b(2) * ci 
        + a(0) * /a(2) * b(1) * /b(2) * ci 
        + a(0) * /a(2) * b(0) * b(1) * /b(2) 
        + a(0) * a(1) * /a(2) * /b(2) * ci 
        + a(0) * a(1) * /a(2) * b(0) * /b(2) 
        + /a(0) * /a(1) * a(2) * /b(0) * /b(2) 
        + /a(0) * a(2) * /b(0) * /b(1) * /b(2) 
        + /a(0) * /a(1) * /a(2) * b(2) * /ci 
        + /a(1) * /a(2) * /b(0) * b(2) * /ci 
        + /a(0) * /a(2) * /b(1) * b(2) * /ci 
        + /a(2) * /b(0) * /b(1) * b(2) * /ci 
        + /a(0) * /a(1) * a(2) * /b(2) * /ci 
        + /a(1) * a(2) * /b(0) * /b(2) * /ci 
        + /a(0) * a(2) * /b(1) * /b(2) * /ci 
        + a(2) * /b(0) * /b(1) * /b(2) * /ci 
        + a(1) * a(2) * b(1) * b(2) 
        + /a(1) * /a(2) * /b(1) * b(2) 
        + a(1) * /a(2) * b(1) * /b(2) 
        + /a(1) * a(2) * /b(1) * /b(2) 

    s(3) =
          a(3) * b(0) * b(1) * b(2) * b(3) * ci 
        + a(2) * a(3) * b(0) * b(1) * b(3) * ci 
        + a(1) * a(3) * b(0) * b(2) * b(3) * ci 
        + a(1) * a(2) * a(3) * b(0) * b(3) * ci 
        + a(0) * a(3) * b(1) * b(2) * b(3) * ci 
        + a(0) * a(3) * b(0) * b(1) * b(2) * b(3) 
        + a(0) * a(2) * a(3) * b(1) * b(3) * ci 
        + a(0) * a(2) * a(3) * b(0) * b(1) * b(3) 
        + a(0) * a(1) * a(3) * b(2) * b(3) * ci 
        + a(0) * a(1) * a(3) * b(0) * b(2) * b(3) 
        + a(0) * a(1) * a(2) * a(3) * b(3) * ci 
        + a(0) * a(1) * a(2) * a(3) * b(0) * b(3) 
        + /a(0) * /a(1) * /a(2) * /a(3) * /b(0) * b(3) 
        + /a(0) * /a(2) * /a(3) * /b(0) * /b(1) * b(3) 
        + /a(0) * /a(1) * /a(3) * /b(0) * /b(2) * b(3) 
        + /a(0) * /a(3) * /b(0) * /b(1) * /b(2) * b(3) 
        + /a(3) * b(0) * b(1) * b(2) * /b(3) * ci 
        + a(2) * /a(3) * b(0) * b(1) * /b(3) * ci 
        + a(1) * /a(3) * b(0) * b(2) * /b(3) * ci 
        + a(1) * a(2) * /a(3) * b(0) * /b(3) * ci 
        + a(0) * /a(3) * b(1) * b(2) * /b(3) * ci 
        + a(0) * /a(3) * b(0) * b(1) * b(2) * /b(3) 
        + a(0) * a(2) * /a(3) * b(1) * /b(3) * ci 
        + a(0) * a(2) * /a(3) * b(0) * b(1) * /b(3) 
        + a(0) * a(1) * /a(3) * b(2) * /b(3) * ci 
        + a(0) * a(1) * /a(3) * b(0) * b(2) * /b(3) 
        + a(0) * a(1) * a(2) * /a(3) * /b(3) * ci 
        + a(0) * a(1) * a(2) * /a(3) * b(0) * /b(3) 
        + /a(0) * /a(1) * /a(2) * a(3) * /b(0) * /b(3) 
        + /a(0) * /a(2) * a(3) * /b(0) * /b(1) * /b(3) 
        + /a(0) * /a(1) * a(3) * /b(0) * /b(2) * /b(3) 
        + /a(0) * a(3) * /b(0) * /b(1) * /b(2) * /b(3) 
        + /a(0) * /a(1) * /a(2) * /a(3) * b(3) * /ci 
        + /a(1) * /a(2) * /a(3) * /b(0) * b(3) * /ci 
        + /a(0) * /a(2) * /a(3) * /b(1) * b(3) * /ci 
        + /a(2) * /a(3) * /b(0) * /b(1) * b(3) * /ci 
        + /a(0) * /a(1) * /a(3) * /b(2) * b(3) * /ci 
        + /a(1) * /a(3) * /b(0) * /b(2) * b(3) * /ci 
        + /a(0) * /a(3) * /b(1) * /b(2) * b(3) * /ci 
        + /a(3) * /b(0) * /b(1) * /b(2) * b(3) * /ci 
        + /a(0) * /a(1) * /a(2) * a(3) * /b(3) * /ci 
        + /a(1) * /a(2) * a(3) * /b(0) * /b(3) * /ci 
        + /a(0) * /a(2) * a(3) * /b(1) * /b(3) * /ci 
        + /a(2) * a(3) * /b(0) * /b(1) * /b(3) * /ci 
        + /a(0) * /a(1) * a(3) * /b(2) * /b(3) * /ci 
        + /a(1) * a(3) * /b(0) * /b(2) * /b(3) * /ci 
        + /a(0) * a(3) * /b(1) * /b(2) * /b(3) * /ci 
        + a(3) * /b(0) * /b(1) * /b(2) * /b(3) * /ci 
        + a(1) * a(3) * b(1) * b(2) * b(3) 
        + a(1) * a(2) * a(3) * b(1) * b(3) 
        + /a(1) * /a(2) * /a(3) * /b(1) * b(3) 
        + /a(1) * /a(3) * /b(1) * /b(2) * b(3) 
        + a(1) * /a(3) * b(1) * b(2) * /b(3) 
        + a(1) * a(2) * /a(3) * b(1) * /b(3) 
        + /a(1) * /a(2) * a(3) * /b(1) * /b(3) 
        + /a(1) * a(3) * /b(1) * /b(2) * /b(3) 
        + a(2) * a(3) * b(2) * b(3) 
        + /a(2) * /a(3) * /b(2) * b(3) 
        + a(2) * /a(3) * b(2) * /b(3) 
        + /a(2) * a(3) * /b(2) * /b(3) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (09:09:44)

Messages:
  Error: Logic equation has too many product terms on signal s(3).
         Found = 60  ,  Maximum = 16
  Error: Logic equation has too many product terms on signal s(2).
         Found = 28  ,  Maximum = 16
  Error: Logic equation has too many product terms on signal cf.
         Found = 31  ,  Maximum = 16


Summary:
                 Error Count = 3      Warning Count = 0

Errors Detected.
