module wideexpr_00786(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?(+(6'sb111011))|(4'sb0001):(($signed(s4))<<<(-($signed({2'b00}))))<<($signed(3'sb011)));
  assign y1 = (6'sb111110)==(($signed(3'sb010))<<<({6'sb111101,s0,(4'sb1001)-($signed(((ctrl[2]?{3{{2{4'sb1000}}}}:(2'b01)^~({2{u7}})))<<({2{((6'sb011101)&(s6))&((ctrl[1]?3'sb100:3'sb001))}})))}));
  assign y2 = {s2};
  assign y3 = {3{4'sb0011}};
  assign y4 = {3{$signed(s2)}};
  assign y5 = u5;
  assign y6 = {2{(u4)>>>((ctrl[2]?5'sb00011:(ctrl[1]?$signed(s1):(ctrl[6]?($signed(s7))^~($signed(((u0)>=(u6))>>>($signed(s3)))):((s1)>>(((4'sb1001)>(3'sb100))+((ctrl[1]?u7:6'b101001))))&((ctrl[0]?-((s7)+(5'sb00010)):(s2)^((6'sb001010)+(s0))))))))}};
  assign y7 = 5'sb01110;
endmodule
