"cse463_project.8_bit_bus_inverter.schematic.termorder" (("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "[@inh_bn:%:gnd!]") ("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "[@inh_bn:%:gnd!]"))
"cse463_project.min_and.schematic.termorder" (("A" "B" "Out" "[@inh_bn:%:gnd!]") ("A" "B" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.8_bit_reg_v1.schematic.termorder" (("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.PC_trigate.schematic.termorder" (("inv_in" "N0" "N0B" "N1" "N1B" "Out" "[@inh_bn:%:gnd!]") ("inv_in" "N0" "N0B" "N1" "N1B" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.7_1_mux_alt.schematic.termorder" (("Adder" "DM_AC_AND" "DM_AC_OR" "DR_AC_XOR" "DR_COM" "DR_direct" "INPR_direct" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]") ("Adder" "DM_AC_AND" "DM_AC_OR" "DR_AC_XOR" "DR_COM" "DR_direct" "INPR_direct" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]"))
"cse463_project.IR_reg.extracted.termorder" (("Control_Out0" "Control_Out1" "Control_Out5" "Control_Out6" "Control_Out7" "F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B") ("Control_Out0" "Control_Out1" "Control_Out5" "Control_Out6" "Control_Out7" "F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B"))
"cse463_project.min_or.schematic.termorder" (("A" "B" "Out" "[@inh_bn:%:gnd!]") ("A" "B" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.IR_trigate.schematic.termorder" (("inv_in" "N0" "N0B" "N1" "N1B" "Out" "[@inh_bn:%:gnd!]") ("inv_in" "N0" "N0B" "N1" "N1B" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.5_1_mux.schematic.termorder" (("Hold" "Load" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "ShiftL" "ShiftR" "[@inh_bn:%:gnd!]") ("Hold" "Load" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "ShiftL" "ShiftR" "[@inh_bn:%:gnd!]"))
"cse463_project.bus_top.schematic.termorder" (("AR_S0" "AR_S0B" "AR_S1" "AR_S1B" "DR_S0" "DR_S0B" "DR_S1" "DR_S1B" "F1" "F2" "IR_N0" "IR_N0B" "IR_N1" "IR_N1B" "IR_S0" "IR_S0B" "IR_S1" "IR_S1B" "Input_S0" "Input_S0B" "Input_S1" "Input_S1B" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "OUTP_S0" "OUTP_S0B" "OUTP_S1" "OUTP_S1B" "PC_N0" "PC_N0B" "PC_N1" "PC_N1B" "PC_S0" "PC_S0B" "PC_S1" "PC_S1B" "[@inh_bn:%:gnd!]") ("AR_S0" "AR_S0B" "AR_S1" "AR_S1B" "DR_S0" "DR_S0B" "DR_S1" "DR_S1B" "F1" "F2" "IR_N0" "IR_N0B" "IR_N1" "IR_N1B" "IR_S0" "IR_S0B" "IR_S1" "IR_S1B" "Input_S0" "Input_S0B" "Input_S1" "Input_S1B" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "OUTP_S0" "OUTP_S0B" "OUTP_S1" "OUTP_S1B" "PC_N0" "PC_N0B" "PC_N1" "PC_N1B" "PC_S0" "PC_S0B" "PC_S1" "PC_S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.8_bit_ALU.schematic.termorder" (("AC_In0" "AC_In1" "AC_In2" "AC_In3" "AC_In4" "AC_In5" "AC_In6" "AC_In7" "DR_In0" "DR_In1" "DR_In2" "DR_In3" "DR_In4" "DR_In5" "DR_In6" "DR_In7" "Input_In0" "Input_In1" "Input_In2" "Input_In3" "Input_In4" "Input_In5" "Input_In6" "Input_In7" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]") ("AC_In0" "AC_In1" "AC_In2" "AC_In3" "AC_In4" "AC_In5" "AC_In6" "AC_In7" "DR_In0" "DR_In1" "DR_In2" "DR_In3" "DR_In4" "DR_In5" "DR_In6" "DR_In7" "Input_In0" "Input_In1" "Input_In2" "Input_In3" "Input_In4" "Input_In5" "Input_In6" "Input_In7" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]"))
"cse463_project.ALU_to_AC.schematic.termorder" (("ACS0" "ACS0B" "ACS1" "ACS1B" "ACS2" "ACS2B" "DR_In<0>" "DR_In<1>" "DR_In<2>" "DR_In<3>" "DR_In<4>" "DR_In<5>" "DR_In<6>" "DR_In<7>" "F1" "F2" "Input_In<0>" "Input_In<1>" "Input_In<2>" "Input_In<3>" "Input_In<4>" "Input_In<5>" "Input_In<6>" "Input_In<7>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]") ("ACS0" "ACS0B" "ACS1" "ACS1B" "ACS2" "ACS2B" "DR_In<0>" "DR_In<1>" "DR_In<2>" "DR_In<3>" "DR_In<4>" "DR_In<5>" "DR_In<6>" "DR_In<7>" "F1" "F2" "Input_In<0>" "Input_In<1>" "Input_In<2>" "Input_In<3>" "Input_In<4>" "Input_In<5>" "Input_In<6>" "Input_In<7>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]"))
"cse463_project.4_1_mux.schematic.termorder" (("Hold" "Incr" "Load" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("Hold" "Incr" "Load" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.min_xor2.schematic.termorder" (("A" "A'" "B" "B'" "Out" "[@inh_bn:%:gnd!]") ("A" "A'" "B" "B'" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.8bit_reg_AC_1.schematic.termorder" (("F1" "F2" "Load" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "ShftL" "ShftR" "[@inh_bn:%:gnd!]") ("F1" "F2" "Load" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "ShftL" "ShftR" "[@inh_bn:%:gnd!]"))
"cse463_project.PC_5_bit_with_trigate.schematic.termorder" (("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.AR_reg.schematic.termorder" (("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.PC_last_bit.schematic.termorder" (("CarryIn" "F1" "F2" "In" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("CarryIn" "F1" "F2" "In" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.Adder_2.schematic.termorder" (("A" "B" "C" "CarryOut" "Set" "[@inh_bn:%:gnd!]") ("A" "B" "C" "CarryOut" "Set" "[@inh_bn:%:gnd!]"))
"cse463_project.d_flip_flop.schematic.termorder" (("D" "F1" "F2" "Q") ("D" "F1" "F2" "Q"))
"cse463_project.half_adder.schematic.termorder" (("Carry" "Inc" "Other" "Reg" "[@inh_bn:%:gnd!]") ("Carry" "Inc" "Other" "Reg" "[@inh_bn:%:gnd!]"))
"cse463_project.1_bit_ALU.schematic.termorder" (("AC_In" "CarryOut" "Carry_In" "DR_In" "Input_In" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]") ("AC_In" "CarryOut" "Carry_In" "DR_In" "Input_In" "Out" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]"))
"cse463_project.8bit_AC.schematic.termorder" (("ALU_Out0" "ALU_Out1" "ALU_Out2" "ALU_Out3" "ALU_Out4" "ALU_Out5" "ALU_Out6" "ALU_Out7" "F1" "F2" "In0" "In1" "In2" "In3" "In4" "In5" "In6" "In7" "N0" "N0B" "N1" "N1B" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]") ("ALU_Out0" "ALU_Out1" "ALU_Out2" "ALU_Out3" "ALU_Out4" "ALU_Out5" "ALU_Out6" "ALU_Out7" "F1" "F2" "In0" "In1" "In2" "In3" "In4" "In5" "In6" "In7" "N0" "N0B" "N1" "N1B" "Out0" "Out1" "Out2" "Out3" "Out4" "Out5" "Out6" "Out7" "S0" "S0B" "S1" "S1B" "S2" "S2B" "[@inh_bn:%:gnd!]"))
"cse463_project.single_muxed_ff.schematic.termorder" (("F1" "F2" "Load" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("F1" "F2" "Load" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.bus_top.extracted.termorder" (("AR_S0" "AR_S0B" "AR_S1" "AR_S1B" "DR_S0" "DR_S0B" "DR_S1" "DR_S1B" "F1" "F2" "IR_N0" "IR_N0B" "IR_N1" "IR_N1B" "IR_S0" "IR_S0B" "IR_S1" "IR_S1B" "Input_S0" "Input_S0B" "Input_S1" "Input_S1B" "Memory<0>" "Memory<1>" "Memory<2>" "Memory<3>" "Memory<4>" "Memory<5>" "Memory<6>" "Memory<7>" "OUTP_S0" "OUTP_S0B" "OUTP_S1" "OUTP_S1B" "PC_N0" "PC_N0B" "PC_N1" "PC_N1B" "PC_S0" "PC_S0B" "PC_S1" "PC_S1B") ("AR_S0" "AR_S0B" "AR_S1" "AR_S1B" "DR_S0" "DR_S0B" "DR_S1" "DR_S1B" "F1" "F2" "IR_N0" "IR_N0B" "IR_N1" "IR_N1B" "IR_S0" "IR_S0B" "IR_S1" "IR_S1B" "Input_S0" "Input_S0B" "Input_S1" "Input_S1B" "Memory<0>" "Memory<1>" "Memory<2>" "Memory<3>" "Memory<4>" "Memory<5>" "Memory<6>" "Memory<7>" "OUTP_S0" "OUTP_S0B" "OUTP_S1" "OUTP_S1B" "PC_N0" "PC_N0B" "PC_N1" "PC_N1B" "PC_S0" "PC_S0B" "PC_S1" "PC_S1B"))
"cse463_project.PC_1_bit.schematic.termorder" (("CarryIn" "CarryOut" "F1" "F2" "In" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("CarryIn" "CarryOut" "F1" "F2" "In" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.PC_5_bit.schematic.termorder" (("F1" "F2" "In0" "In1" "In2" "In3" "In4" "Out0" "Out1" "Out2" "Out3" "Out4" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("F1" "F2" "In0" "In1" "In2" "In3" "In4" "Out0" "Out1" "Out2" "Out3" "Out4" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.min_inv.schematic.termorder" (("In" "out") ("In" "out"))
"cse463_project.3_1_mux_alt.schematic.termorder" (("Hold" "Load" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("Hold" "Load" "Out" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
"cse463_project.AC_trigate.schematic.termorder" (("inv_in" "N0" "N0B" "N1" "N1B" "Out" "[@inh_bn:%:gnd!]") ("inv_in" "N0" "N0B" "N1" "N1B" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.bus_inverter.schematic.termorder" (("F1" "F2" "inv_in" "Out" "[@inh_bn:%:gnd!]") ("F1" "F2" "inv_in" "Out" "[@inh_bn:%:gnd!]"))
"cse463_project.IR_reg.schematic.termorder" (("mux_0_out" "Control_Out1" "Control_Out5" "Control_Out6" "Control_Out7" "F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]") ("mux_0_out" "Control_Out1" "Control_Out5" "Control_Out6" "Control_Out7" "F1" "F2" "In<0>" "In<1>" "In<2>" "In<3>" "In<4>" "In<5>" "In<6>" "In<7>" "N0" "N0B" "N1" "N1B" "Out<0>" "Out<1>" "Out<2>" "Out<3>" "Out<4>" "Out<5>" "Out<6>" "Out<7>" "S0" "S0B" "S1" "S1B" "[@inh_bn:%:gnd!]"))
