
Traffic_Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fd4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080030e0  080030e0  000040e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003104  08003104  000050cc  2**0
                  CONTENTS
  4 .ARM          00000000  08003104  08003104  000050cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003104  08003104  000050cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003104  08003104  00004104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003108  08003108  00004108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  0800310c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  200000cc  080031d8  000050cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  080031d8  00005190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000050cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000940c  00000000  00000000  000050f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020b5  00000000  00000000  0000e501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  000105b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000888  00000000  00000000  000110f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170b7  00000000  00000000  00011980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e057  00000000  00000000  00028a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082991  00000000  00000000  00036a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b941f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ba4  00000000  00000000  000b9464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000bc008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000cc 	.word	0x200000cc
 8000128:	00000000 	.word	0x00000000
 800012c:	080030c8 	.word	0x080030c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d0 	.word	0x200000d0
 8000148:	080030c8 	.word	0x080030c8

0800014c <isButtonPressed>:
        500,
        BTN4_GPIO_Port,
        BTN4_Pin
    }
};
int isButtonPressed(struct ButtonStruct* button){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button -> isPressed){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	691b      	ldr	r3, [r3, #16]
 8000158:	2b00      	cmp	r3, #0
 800015a:	d004      	beq.n	8000166 <isButtonPressed+0x1a>
		 button -> isPressed = 0;
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	2200      	movs	r2, #0
 8000160:	611a      	str	r2, [r3, #16]
		return 1;
 8000162:	2301      	movs	r3, #1
 8000164:	e000      	b.n	8000168 <isButtonPressed+0x1c>

	}
	return 0;
 8000166:	2300      	movs	r3, #0
}
 8000168:	4618      	mov	r0, r3
 800016a:	370c      	adds	r7, #12
 800016c:	46bd      	mov	sp, r7
 800016e:	bc80      	pop	{r7}
 8000170:	4770      	bx	lr

08000172 <isLongPressed>:
int isLongPressed(struct ButtonStruct* button){
 8000172:	b480      	push	{r7}
 8000174:	b083      	sub	sp, #12
 8000176:	af00      	add	r7, sp, #0
 8000178:	6078      	str	r0, [r7, #4]
	if(button -> isLongPressed){
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	695b      	ldr	r3, [r3, #20]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d004      	beq.n	800018c <isLongPressed+0x1a>
		 button -> isLongPressed = 0;
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	2200      	movs	r2, #0
 8000186:	615a      	str	r2, [r3, #20]
		 return 1;
 8000188:	2301      	movs	r3, #1
 800018a:	e000      	b.n	800018e <isLongPressed+0x1c>
	}
	return 0;
 800018c:	2300      	movs	r3, #0
}
 800018e:	4618      	mov	r0, r3
 8000190:	370c      	adds	r7, #12
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <resetButton>:

void resetButton(struct ButtonStruct* button){
 8000198:	b480      	push	{r7}
 800019a:	b083      	sub	sp, #12
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
	button -> isPressed = 0;
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	2200      	movs	r2, #0
 80001a4:	611a      	str	r2, [r3, #16]
	button -> isLongPressed = 0;
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2200      	movs	r2, #0
 80001aa:	615a      	str	r2, [r3, #20]
}
 80001ac:	bf00      	nop
 80001ae:	370c      	adds	r7, #12
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bc80      	pop	{r7}
 80001b4:	4770      	bx	lr

080001b6 <getKeyInput>:
void getKeyInput(struct ButtonStruct* button){
 80001b6:	b580      	push	{r7, lr}
 80001b8:	b082      	sub	sp, #8
 80001ba:	af00      	add	r7, sp, #0
 80001bc:	6078      	str	r0, [r7, #4]
	button -> keyButton[2] = button -> keyButton[1];
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	685a      	ldr	r2, [r3, #4]
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	609a      	str	r2, [r3, #8]
	button -> keyButton[1] = button -> keyButton[0];
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	681a      	ldr	r2, [r3, #0]
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	605a      	str	r2, [r3, #4]
	button -> keyButton[0] = HAL_GPIO_ReadPin(button -> PORT, button -> PIN);
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	69da      	ldr	r2, [r3, #28]
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	8c1b      	ldrh	r3, [r3, #32]
 80001d6:	4619      	mov	r1, r3
 80001d8:	4610      	mov	r0, r2
 80001da:	f001 ff47 	bl	800206c <HAL_GPIO_ReadPin>
 80001de:	4603      	mov	r3, r0
 80001e0:	461a      	mov	r2, r3
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	601a      	str	r2, [r3, #0]

	if(button -> keyButton[0] == button -> keyButton[1] && button -> keyButton[1] == button -> keyButton[2]){
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	681a      	ldr	r2, [r3, #0]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	685b      	ldr	r3, [r3, #4]
 80001ee:	429a      	cmp	r2, r3
 80001f0:	d12f      	bne.n	8000252 <getKeyInput+0x9c>
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	685a      	ldr	r2, [r3, #4]
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	689b      	ldr	r3, [r3, #8]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d129      	bne.n	8000252 <getKeyInput+0x9c>
		if(button -> keyButton[2] != button -> keyButton[3]){
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	689a      	ldr	r2, [r3, #8]
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	68db      	ldr	r3, [r3, #12]
 8000206:	429a      	cmp	r2, r3
 8000208:	d00f      	beq.n	800022a <getKeyInput+0x74>
			button -> keyButton[3] = button -> keyButton[2];
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	689a      	ldr	r2, [r3, #8]
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	60da      	str	r2, [r3, #12]
			if(button -> keyButton[3] == PRESSED_STATE){
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	68db      	ldr	r3, [r3, #12]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d11b      	bne.n	8000252 <getKeyInput+0x9c>
				button -> timeOutLongPressed = 500;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000220:	619a      	str	r2, [r3, #24]
				button -> isPressed = 1;
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2201      	movs	r2, #1
 8000226:	611a      	str	r2, [r3, #16]
					}
				}

			}
	}
}
 8000228:	e013      	b.n	8000252 <getKeyInput+0x9c>
				button -> timeOutLongPressed --;
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	699b      	ldr	r3, [r3, #24]
 800022e:	1e5a      	subs	r2, r3, #1
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	619a      	str	r2, [r3, #24]
				if(button -> timeOutLongPressed <= 0){
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	2b00      	cmp	r3, #0
 800023a:	dc0a      	bgt.n	8000252 <getKeyInput+0x9c>
					button -> timeOutLongPressed = 500;
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000242:	619a      	str	r2, [r3, #24]
					if(button -> keyButton[3] == PRESSED_STATE){
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d102      	bne.n	8000252 <getKeyInput+0x9c>
						button -> isLongPressed = 1;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2201      	movs	r2, #1
 8000250:	615a      	str	r2, [r3, #20]
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
	...

0800025c <button_scan_all>:

void button_scan_all(){
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_BUTTONS; ++i){
 8000262:	2300      	movs	r3, #0
 8000264:	607b      	str	r3, [r7, #4]
 8000266:	e00c      	b.n	8000282 <button_scan_all+0x26>
		getKeyInput(&BTN[i]);
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	4613      	mov	r3, r2
 800026c:	00db      	lsls	r3, r3, #3
 800026e:	4413      	add	r3, r2
 8000270:	009b      	lsls	r3, r3, #2
 8000272:	4a08      	ldr	r2, [pc, #32]	@ (8000294 <button_scan_all+0x38>)
 8000274:	4413      	add	r3, r2
 8000276:	4618      	mov	r0, r3
 8000278:	f7ff ff9d 	bl	80001b6 <getKeyInput>
	for(int i = 0; i < NUM_BUTTONS; ++i){
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	3301      	adds	r3, #1
 8000280:	607b      	str	r3, [r7, #4]
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2b04      	cmp	r3, #4
 8000286:	ddef      	ble.n	8000268 <button_scan_all+0xc>
	}
}
 8000288:	bf00      	nop
 800028a:	bf00      	nop
 800028c:	3708      	adds	r7, #8
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	20000000 	.word	0x20000000

08000298 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b086      	sub	sp, #24
 800029c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	f107 0308 	add.w	r3, r7, #8
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ac:	4b29      	ldr	r3, [pc, #164]	@ (8000354 <MX_GPIO_Init+0xbc>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a28      	ldr	r2, [pc, #160]	@ (8000354 <MX_GPIO_Init+0xbc>)
 80002b2:	f043 0304 	orr.w	r3, r3, #4
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b26      	ldr	r3, [pc, #152]	@ (8000354 <MX_GPIO_Init+0xbc>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0304 	and.w	r3, r3, #4
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002c4:	4b23      	ldr	r3, [pc, #140]	@ (8000354 <MX_GPIO_Init+0xbc>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a22      	ldr	r2, [pc, #136]	@ (8000354 <MX_GPIO_Init+0xbc>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b20      	ldr	r3, [pc, #128]	@ (8000354 <MX_GPIO_Init+0xbc>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0308 	and.w	r3, r3, #8
 80002d8:	603b      	str	r3, [r7, #0]
 80002da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Signal_Pin|GRE0_Pin|YEL0_Pin|RED0_Pin
 80002dc:	2200      	movs	r2, #0
 80002de:	f640 71fe 	movw	r1, #4094	@ 0xffe
 80002e2:	481d      	ldr	r0, [pc, #116]	@ (8000358 <MX_GPIO_Init+0xc0>)
 80002e4:	f001 fed9 	bl	800209a <HAL_GPIO_WritePin>
                          |GRE1_Pin|YEL1_Pin|RED1_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|BTN4_Pin
 80002e8:	2200      	movs	r2, #0
 80002ea:	f641 01ff 	movw	r1, #6399	@ 0x18ff
 80002ee:	481b      	ldr	r0, [pc, #108]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002f0:	f001 fed3 	bl	800209a <HAL_GPIO_WritePin>
                          |SEG_6_Pin|SEG_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_RED_Signal_Pin|GRE0_Pin|YEL0_Pin|RED0_Pin
 80002f4:	f640 73fe 	movw	r3, #4094	@ 0xffe
 80002f8:	60bb      	str	r3, [r7, #8]
                          |GRE1_Pin|YEL1_Pin|RED1_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002fa:	2301      	movs	r3, #1
 80002fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fe:	2300      	movs	r3, #0
 8000300:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000302:	2302      	movs	r3, #2
 8000304:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000306:	f107 0308 	add.w	r3, r7, #8
 800030a:	4619      	mov	r1, r3
 800030c:	4812      	ldr	r0, [pc, #72]	@ (8000358 <MX_GPIO_Init+0xc0>)
 800030e:	f001 fd31 	bl	8001d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|BTN4_Pin
 8000312:	f641 03ff 	movw	r3, #6399	@ 0x18ff
 8000316:	60bb      	str	r3, [r7, #8]
                          |BTN3_Pin|SEG_3_Pin|SEG_4_Pin|SEG_5_Pin
                          |SEG_6_Pin|SEG_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000318:	2301      	movs	r3, #1
 800031a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800031c:	2300      	movs	r3, #0
 800031e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000320:	2302      	movs	r3, #2
 8000322:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000324:	f107 0308 	add.w	r3, r7, #8
 8000328:	4619      	mov	r1, r3
 800032a:	480c      	ldr	r0, [pc, #48]	@ (800035c <MX_GPIO_Init+0xc4>)
 800032c:	f001 fd22 	bl	8001d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN0_Pin|BTN1_Pin|BTN2_Pin;
 8000330:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000334:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000336:	2300      	movs	r3, #0
 8000338:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033a:	2300      	movs	r3, #0
 800033c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800033e:	f107 0308 	add.w	r3, r7, #8
 8000342:	4619      	mov	r1, r3
 8000344:	4805      	ldr	r0, [pc, #20]	@ (800035c <MX_GPIO_Init+0xc4>)
 8000346:	f001 fd15 	bl	8001d74 <HAL_GPIO_Init>

}
 800034a:	bf00      	nop
 800034c:	3718      	adds	r7, #24
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	40021000 	.word	0x40021000
 8000358:	40010800 	.word	0x40010800
 800035c:	40010c00 	.word	0x40010c00

08000360 <disable_led7_seg>:
uint8_t counter_way1 = 0;

uint8_t buffer_time[4];
uint8_t led_7seg_index = 0;

void disable_led7_seg(){
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000364:	2200      	movs	r2, #0
 8000366:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800036a:	480b      	ldr	r0, [pc, #44]	@ (8000398 <disable_led7_seg+0x38>)
 800036c:	f001 fe95 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000370:	2200      	movs	r2, #0
 8000372:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000376:	4808      	ldr	r0, [pc, #32]	@ (8000398 <disable_led7_seg+0x38>)
 8000378:	f001 fe8f 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 800037c:	2200      	movs	r2, #0
 800037e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000382:	4805      	ldr	r0, [pc, #20]	@ (8000398 <disable_led7_seg+0x38>)
 8000384:	f001 fe89 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000388:	2200      	movs	r2, #0
 800038a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800038e:	4802      	ldr	r0, [pc, #8]	@ (8000398 <disable_led7_seg+0x38>)
 8000390:	f001 fe83 	bl	800209a <HAL_GPIO_WritePin>
}
 8000394:	bf00      	nop
 8000396:	bd80      	pop	{r7, pc}
 8000398:	40010800 	.word	0x40010800

0800039c <enable_led7_seg>:
void enable_led7_seg(int idx){
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]

	switch (idx) {
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	2b03      	cmp	r3, #3
 80003a8:	d86e      	bhi.n	8000488 <enable_led7_seg+0xec>
 80003aa:	a201      	add	r2, pc, #4	@ (adr r2, 80003b0 <enable_led7_seg+0x14>)
 80003ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003b0:	080003c1 	.word	0x080003c1
 80003b4:	080003f3 	.word	0x080003f3
 80003b8:	08000425 	.word	0x08000425
 80003bc:	08000457 	.word	0x08000457
		case 0:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ENABLE);
 80003c0:	2201      	movs	r2, #1
 80003c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003c6:	4833      	ldr	r0, [pc, #204]	@ (8000494 <enable_led7_seg+0xf8>)
 80003c8:	f001 fe67 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, DISABLE);
 80003cc:	2200      	movs	r2, #0
 80003ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003d2:	4830      	ldr	r0, [pc, #192]	@ (8000494 <enable_led7_seg+0xf8>)
 80003d4:	f001 fe61 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, DISABLE);
 80003d8:	2200      	movs	r2, #0
 80003da:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003de:	482d      	ldr	r0, [pc, #180]	@ (8000494 <enable_led7_seg+0xf8>)
 80003e0:	f001 fe5b 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, DISABLE);
 80003e4:	2200      	movs	r2, #0
 80003e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003ea:	482a      	ldr	r0, [pc, #168]	@ (8000494 <enable_led7_seg+0xf8>)
 80003ec:	f001 fe55 	bl	800209a <HAL_GPIO_WritePin>
			break;
 80003f0:	e04b      	b.n	800048a <enable_led7_seg+0xee>
		case 1:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, DISABLE);
 80003f2:	2200      	movs	r2, #0
 80003f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003f8:	4826      	ldr	r0, [pc, #152]	@ (8000494 <enable_led7_seg+0xf8>)
 80003fa:	f001 fe4e 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ENABLE);
 80003fe:	2201      	movs	r2, #1
 8000400:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000404:	4823      	ldr	r0, [pc, #140]	@ (8000494 <enable_led7_seg+0xf8>)
 8000406:	f001 fe48 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, DISABLE);
 800040a:	2200      	movs	r2, #0
 800040c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000410:	4820      	ldr	r0, [pc, #128]	@ (8000494 <enable_led7_seg+0xf8>)
 8000412:	f001 fe42 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, DISABLE);
 8000416:	2200      	movs	r2, #0
 8000418:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800041c:	481d      	ldr	r0, [pc, #116]	@ (8000494 <enable_led7_seg+0xf8>)
 800041e:	f001 fe3c 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000422:	e032      	b.n	800048a <enable_led7_seg+0xee>
		case 2:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, DISABLE);
 8000424:	2200      	movs	r2, #0
 8000426:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800042a:	481a      	ldr	r0, [pc, #104]	@ (8000494 <enable_led7_seg+0xf8>)
 800042c:	f001 fe35 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, DISABLE);
 8000430:	2200      	movs	r2, #0
 8000432:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000436:	4817      	ldr	r0, [pc, #92]	@ (8000494 <enable_led7_seg+0xf8>)
 8000438:	f001 fe2f 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ENABLE);
 800043c:	2201      	movs	r2, #1
 800043e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000442:	4814      	ldr	r0, [pc, #80]	@ (8000494 <enable_led7_seg+0xf8>)
 8000444:	f001 fe29 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, DISABLE);
 8000448:	2200      	movs	r2, #0
 800044a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800044e:	4811      	ldr	r0, [pc, #68]	@ (8000494 <enable_led7_seg+0xf8>)
 8000450:	f001 fe23 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000454:	e019      	b.n	800048a <enable_led7_seg+0xee>
		case 3:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, DISABLE);
 8000456:	2200      	movs	r2, #0
 8000458:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800045c:	480d      	ldr	r0, [pc, #52]	@ (8000494 <enable_led7_seg+0xf8>)
 800045e:	f001 fe1c 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, DISABLE);
 8000462:	2200      	movs	r2, #0
 8000464:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000468:	480a      	ldr	r0, [pc, #40]	@ (8000494 <enable_led7_seg+0xf8>)
 800046a:	f001 fe16 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, DISABLE);
 800046e:	2200      	movs	r2, #0
 8000470:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000474:	4807      	ldr	r0, [pc, #28]	@ (8000494 <enable_led7_seg+0xf8>)
 8000476:	f001 fe10 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ENABLE);
 800047a:	2201      	movs	r2, #1
 800047c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000480:	4804      	ldr	r0, [pc, #16]	@ (8000494 <enable_led7_seg+0xf8>)
 8000482:	f001 fe0a 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000486:	e000      	b.n	800048a <enable_led7_seg+0xee>
		default:
			break;
 8000488:	bf00      	nop
	}
}
 800048a:	bf00      	nop
 800048c:	3708      	adds	r7, #8
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40010800 	.word	0x40010800

08000498 <update_led7_seg_buffer>:
void update_led7_seg_buffer(){
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
	buffer_time[0]= counter_way0 /10;
 800049c:	4b18      	ldr	r3, [pc, #96]	@ (8000500 <update_led7_seg_buffer+0x68>)
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	4a18      	ldr	r2, [pc, #96]	@ (8000504 <update_led7_seg_buffer+0x6c>)
 80004a2:	fba2 2303 	umull	r2, r3, r2, r3
 80004a6:	08db      	lsrs	r3, r3, #3
 80004a8:	b2da      	uxtb	r2, r3
 80004aa:	4b17      	ldr	r3, [pc, #92]	@ (8000508 <update_led7_seg_buffer+0x70>)
 80004ac:	701a      	strb	r2, [r3, #0]
	buffer_time[1] = counter_way0 %10;
 80004ae:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <update_led7_seg_buffer+0x68>)
 80004b0:	781a      	ldrb	r2, [r3, #0]
 80004b2:	4b14      	ldr	r3, [pc, #80]	@ (8000504 <update_led7_seg_buffer+0x6c>)
 80004b4:	fba3 1302 	umull	r1, r3, r3, r2
 80004b8:	08d9      	lsrs	r1, r3, #3
 80004ba:	460b      	mov	r3, r1
 80004bc:	009b      	lsls	r3, r3, #2
 80004be:	440b      	add	r3, r1
 80004c0:	005b      	lsls	r3, r3, #1
 80004c2:	1ad3      	subs	r3, r2, r3
 80004c4:	b2da      	uxtb	r2, r3
 80004c6:	4b10      	ldr	r3, [pc, #64]	@ (8000508 <update_led7_seg_buffer+0x70>)
 80004c8:	705a      	strb	r2, [r3, #1]
	buffer_time[2] = counter_way1/10;
 80004ca:	4b10      	ldr	r3, [pc, #64]	@ (800050c <update_led7_seg_buffer+0x74>)
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000504 <update_led7_seg_buffer+0x6c>)
 80004d0:	fba2 2303 	umull	r2, r3, r2, r3
 80004d4:	08db      	lsrs	r3, r3, #3
 80004d6:	b2da      	uxtb	r2, r3
 80004d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000508 <update_led7_seg_buffer+0x70>)
 80004da:	709a      	strb	r2, [r3, #2]
	buffer_time[3] = counter_way1%10;
 80004dc:	4b0b      	ldr	r3, [pc, #44]	@ (800050c <update_led7_seg_buffer+0x74>)
 80004de:	781a      	ldrb	r2, [r3, #0]
 80004e0:	4b08      	ldr	r3, [pc, #32]	@ (8000504 <update_led7_seg_buffer+0x6c>)
 80004e2:	fba3 1302 	umull	r1, r3, r3, r2
 80004e6:	08d9      	lsrs	r1, r3, #3
 80004e8:	460b      	mov	r3, r1
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	440b      	add	r3, r1
 80004ee:	005b      	lsls	r3, r3, #1
 80004f0:	1ad3      	subs	r3, r2, r3
 80004f2:	b2da      	uxtb	r2, r3
 80004f4:	4b04      	ldr	r3, [pc, #16]	@ (8000508 <update_led7_seg_buffer+0x70>)
 80004f6:	70da      	strb	r2, [r3, #3]
}
 80004f8:	bf00      	nop
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr
 8000500:	200000e8 	.word	0x200000e8
 8000504:	cccccccd 	.word	0xcccccccd
 8000508:	200000ec 	.word	0x200000ec
 800050c:	200000e9 	.word	0x200000e9

08000510 <display_4digits>:

void display_4digits(){
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	switch(led_7seg_index){
 8000514:	4b17      	ldr	r3, [pc, #92]	@ (8000574 <display_4digits+0x64>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	2b03      	cmp	r3, #3
 800051a:	d827      	bhi.n	800056c <display_4digits+0x5c>
 800051c:	a201      	add	r2, pc, #4	@ (adr r2, 8000524 <display_4digits+0x14>)
 800051e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000522:	bf00      	nop
 8000524:	08000535 	.word	0x08000535
 8000528:	08000543 	.word	0x08000543
 800052c:	08000551 	.word	0x08000551
 8000530:	0800055f 	.word	0x0800055f
	case 0:
		display_a_digits(0);
 8000534:	2000      	movs	r0, #0
 8000536:	f000 f81f 	bl	8000578 <display_a_digits>
		led_7seg_index = 1;
 800053a:	4b0e      	ldr	r3, [pc, #56]	@ (8000574 <display_4digits+0x64>)
 800053c:	2201      	movs	r2, #1
 800053e:	701a      	strb	r2, [r3, #0]
		break;
 8000540:	e015      	b.n	800056e <display_4digits+0x5e>
	case 1:
		display_a_digits(1);
 8000542:	2001      	movs	r0, #1
 8000544:	f000 f818 	bl	8000578 <display_a_digits>
		led_7seg_index= 2;
 8000548:	4b0a      	ldr	r3, [pc, #40]	@ (8000574 <display_4digits+0x64>)
 800054a:	2202      	movs	r2, #2
 800054c:	701a      	strb	r2, [r3, #0]
		break;
 800054e:	e00e      	b.n	800056e <display_4digits+0x5e>
	case 2:
		display_a_digits(2);
 8000550:	2002      	movs	r0, #2
 8000552:	f000 f811 	bl	8000578 <display_a_digits>
		led_7seg_index = 3;
 8000556:	4b07      	ldr	r3, [pc, #28]	@ (8000574 <display_4digits+0x64>)
 8000558:	2203      	movs	r2, #3
 800055a:	701a      	strb	r2, [r3, #0]
		break;
 800055c:	e007      	b.n	800056e <display_4digits+0x5e>
	case 3:

		display_a_digits(3);
 800055e:	2003      	movs	r0, #3
 8000560:	f000 f80a 	bl	8000578 <display_a_digits>
		led_7seg_index = 0;
 8000564:	4b03      	ldr	r3, [pc, #12]	@ (8000574 <display_4digits+0x64>)
 8000566:	2200      	movs	r2, #0
 8000568:	701a      	strb	r2, [r3, #0]
		break;
 800056a:	e000      	b.n	800056e <display_4digits+0x5e>
	default:
		break;
 800056c:	bf00      	nop
	}

}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	200000f0 	.word	0x200000f0

08000578 <display_a_digits>:
void display_a_digits(int idx){
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	disable_led7_seg();
 8000580:	f7ff feee 	bl	8000360 <disable_led7_seg>
	display_number(buffer_time[idx]);
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <display_a_digits+0x28>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4413      	add	r3, r2
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	4618      	mov	r0, r3
 800058e:	f000 f809 	bl	80005a4 <display_number>
	enable_led7_seg(idx);
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	f7ff ff02 	bl	800039c <enable_led7_seg>

}
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	200000ec 	.word	0x200000ec

080005a4 <display_number>:
//0-A, 1-B, 2-C, 3- D, 4- E, 5-F, 6-G
void display_number(int num){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	switch (num) {
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2b09      	cmp	r3, #9
 80005b0:	f200 81b4 	bhi.w	800091c <display_number+0x378>
 80005b4:	a201      	add	r2, pc, #4	@ (adr r2, 80005bc <display_number+0x18>)
 80005b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ba:	bf00      	nop
 80005bc:	080005e5 	.word	0x080005e5
 80005c0:	08000637 	.word	0x08000637
 80005c4:	08000689 	.word	0x08000689
 80005c8:	080006db 	.word	0x080006db
 80005cc:	0800072d 	.word	0x0800072d
 80005d0:	0800077f 	.word	0x0800077f
 80005d4:	080007d1 	.word	0x080007d1
 80005d8:	08000823 	.word	0x08000823
 80005dc:	08000875 	.word	0x08000875
 80005e0:	080008c7 	.word	0x080008c7
		case 0:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2101      	movs	r1, #1
 80005e8:	48cb      	ldr	r0, [pc, #812]	@ (8000918 <display_number+0x374>)
 80005ea:	f001 fd56 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2102      	movs	r1, #2
 80005f2:	48c9      	ldr	r0, [pc, #804]	@ (8000918 <display_number+0x374>)
 80005f4:	f001 fd51 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2104      	movs	r1, #4
 80005fc:	48c6      	ldr	r0, [pc, #792]	@ (8000918 <display_number+0x374>)
 80005fe:	f001 fd4c 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 8000602:	2200      	movs	r2, #0
 8000604:	2108      	movs	r1, #8
 8000606:	48c4      	ldr	r0, [pc, #784]	@ (8000918 <display_number+0x374>)
 8000608:	f001 fd47 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 800060c:	2200      	movs	r2, #0
 800060e:	2110      	movs	r1, #16
 8000610:	48c1      	ldr	r0, [pc, #772]	@ (8000918 <display_number+0x374>)
 8000612:	f001 fd42 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 8000616:	2200      	movs	r2, #0
 8000618:	2120      	movs	r1, #32
 800061a:	48bf      	ldr	r0, [pc, #764]	@ (8000918 <display_number+0x374>)
 800061c:	f001 fd3d 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 8000620:	2201      	movs	r2, #1
 8000622:	2140      	movs	r1, #64	@ 0x40
 8000624:	48bc      	ldr	r0, [pc, #752]	@ (8000918 <display_number+0x374>)
 8000626:	f001 fd38 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 800062a:	2201      	movs	r2, #1
 800062c:	2180      	movs	r1, #128	@ 0x80
 800062e:	48ba      	ldr	r0, [pc, #744]	@ (8000918 <display_number+0x374>)
 8000630:	f001 fd33 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000634:	e19b      	b.n	800096e <display_number+0x3ca>
		case 1:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, OFF);
 8000636:	2201      	movs	r2, #1
 8000638:	2101      	movs	r1, #1
 800063a:	48b7      	ldr	r0, [pc, #732]	@ (8000918 <display_number+0x374>)
 800063c:	f001 fd2d 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 8000640:	2200      	movs	r2, #0
 8000642:	2102      	movs	r1, #2
 8000644:	48b4      	ldr	r0, [pc, #720]	@ (8000918 <display_number+0x374>)
 8000646:	f001 fd28 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 800064a:	2200      	movs	r2, #0
 800064c:	2104      	movs	r1, #4
 800064e:	48b2      	ldr	r0, [pc, #712]	@ (8000918 <display_number+0x374>)
 8000650:	f001 fd23 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, OFF);
 8000654:	2201      	movs	r2, #1
 8000656:	2108      	movs	r1, #8
 8000658:	48af      	ldr	r0, [pc, #700]	@ (8000918 <display_number+0x374>)
 800065a:	f001 fd1e 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 800065e:	2201      	movs	r2, #1
 8000660:	2110      	movs	r1, #16
 8000662:	48ad      	ldr	r0, [pc, #692]	@ (8000918 <display_number+0x374>)
 8000664:	f001 fd19 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 8000668:	2201      	movs	r2, #1
 800066a:	2120      	movs	r1, #32
 800066c:	48aa      	ldr	r0, [pc, #680]	@ (8000918 <display_number+0x374>)
 800066e:	f001 fd14 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 8000672:	2201      	movs	r2, #1
 8000674:	2140      	movs	r1, #64	@ 0x40
 8000676:	48a8      	ldr	r0, [pc, #672]	@ (8000918 <display_number+0x374>)
 8000678:	f001 fd0f 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 800067c:	2201      	movs	r2, #1
 800067e:	2180      	movs	r1, #128	@ 0x80
 8000680:	48a5      	ldr	r0, [pc, #660]	@ (8000918 <display_number+0x374>)
 8000682:	f001 fd0a 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000686:	e172      	b.n	800096e <display_number+0x3ca>
		case 2:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 8000688:	2200      	movs	r2, #0
 800068a:	2101      	movs	r1, #1
 800068c:	48a2      	ldr	r0, [pc, #648]	@ (8000918 <display_number+0x374>)
 800068e:	f001 fd04 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 8000692:	2200      	movs	r2, #0
 8000694:	2102      	movs	r1, #2
 8000696:	48a0      	ldr	r0, [pc, #640]	@ (8000918 <display_number+0x374>)
 8000698:	f001 fcff 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, OFF);
 800069c:	2201      	movs	r2, #1
 800069e:	2104      	movs	r1, #4
 80006a0:	489d      	ldr	r0, [pc, #628]	@ (8000918 <display_number+0x374>)
 80006a2:	f001 fcfa 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2108      	movs	r1, #8
 80006aa:	489b      	ldr	r0, [pc, #620]	@ (8000918 <display_number+0x374>)
 80006ac:	f001 fcf5 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2110      	movs	r1, #16
 80006b4:	4898      	ldr	r0, [pc, #608]	@ (8000918 <display_number+0x374>)
 80006b6:	f001 fcf0 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2120      	movs	r1, #32
 80006be:	4896      	ldr	r0, [pc, #600]	@ (8000918 <display_number+0x374>)
 80006c0:	f001 fceb 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2140      	movs	r1, #64	@ 0x40
 80006c8:	4893      	ldr	r0, [pc, #588]	@ (8000918 <display_number+0x374>)
 80006ca:	f001 fce6 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 80006ce:	2201      	movs	r2, #1
 80006d0:	2180      	movs	r1, #128	@ 0x80
 80006d2:	4891      	ldr	r0, [pc, #580]	@ (8000918 <display_number+0x374>)
 80006d4:	f001 fce1 	bl	800209a <HAL_GPIO_WritePin>
			break;
 80006d8:	e149      	b.n	800096e <display_number+0x3ca>
		case 3:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80006da:	2200      	movs	r2, #0
 80006dc:	2101      	movs	r1, #1
 80006de:	488e      	ldr	r0, [pc, #568]	@ (8000918 <display_number+0x374>)
 80006e0:	f001 fcdb 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2102      	movs	r1, #2
 80006e8:	488b      	ldr	r0, [pc, #556]	@ (8000918 <display_number+0x374>)
 80006ea:	f001 fcd6 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80006ee:	2200      	movs	r2, #0
 80006f0:	2104      	movs	r1, #4
 80006f2:	4889      	ldr	r0, [pc, #548]	@ (8000918 <display_number+0x374>)
 80006f4:	f001 fcd1 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2108      	movs	r1, #8
 80006fc:	4886      	ldr	r0, [pc, #536]	@ (8000918 <display_number+0x374>)
 80006fe:	f001 fccc 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 8000702:	2201      	movs	r2, #1
 8000704:	2110      	movs	r1, #16
 8000706:	4884      	ldr	r0, [pc, #528]	@ (8000918 <display_number+0x374>)
 8000708:	f001 fcc7 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 800070c:	2201      	movs	r2, #1
 800070e:	2120      	movs	r1, #32
 8000710:	4881      	ldr	r0, [pc, #516]	@ (8000918 <display_number+0x374>)
 8000712:	f001 fcc2 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 8000716:	2200      	movs	r2, #0
 8000718:	2140      	movs	r1, #64	@ 0x40
 800071a:	487f      	ldr	r0, [pc, #508]	@ (8000918 <display_number+0x374>)
 800071c:	f001 fcbd 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000720:	2201      	movs	r2, #1
 8000722:	2180      	movs	r1, #128	@ 0x80
 8000724:	487c      	ldr	r0, [pc, #496]	@ (8000918 <display_number+0x374>)
 8000726:	f001 fcb8 	bl	800209a <HAL_GPIO_WritePin>
			break;
 800072a:	e120      	b.n	800096e <display_number+0x3ca>
		case 4:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, OFF);
 800072c:	2201      	movs	r2, #1
 800072e:	2101      	movs	r1, #1
 8000730:	4879      	ldr	r0, [pc, #484]	@ (8000918 <display_number+0x374>)
 8000732:	f001 fcb2 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 8000736:	2200      	movs	r2, #0
 8000738:	2102      	movs	r1, #2
 800073a:	4877      	ldr	r0, [pc, #476]	@ (8000918 <display_number+0x374>)
 800073c:	f001 fcad 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000740:	2200      	movs	r2, #0
 8000742:	2104      	movs	r1, #4
 8000744:	4874      	ldr	r0, [pc, #464]	@ (8000918 <display_number+0x374>)
 8000746:	f001 fca8 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, OFF);
 800074a:	2201      	movs	r2, #1
 800074c:	2108      	movs	r1, #8
 800074e:	4872      	ldr	r0, [pc, #456]	@ (8000918 <display_number+0x374>)
 8000750:	f001 fca3 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 8000754:	2201      	movs	r2, #1
 8000756:	2110      	movs	r1, #16
 8000758:	486f      	ldr	r0, [pc, #444]	@ (8000918 <display_number+0x374>)
 800075a:	f001 fc9e 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 800075e:	2200      	movs	r2, #0
 8000760:	2120      	movs	r1, #32
 8000762:	486d      	ldr	r0, [pc, #436]	@ (8000918 <display_number+0x374>)
 8000764:	f001 fc99 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 8000768:	2200      	movs	r2, #0
 800076a:	2140      	movs	r1, #64	@ 0x40
 800076c:	486a      	ldr	r0, [pc, #424]	@ (8000918 <display_number+0x374>)
 800076e:	f001 fc94 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000772:	2201      	movs	r2, #1
 8000774:	2180      	movs	r1, #128	@ 0x80
 8000776:	4868      	ldr	r0, [pc, #416]	@ (8000918 <display_number+0x374>)
 8000778:	f001 fc8f 	bl	800209a <HAL_GPIO_WritePin>
			break;
 800077c:	e0f7      	b.n	800096e <display_number+0x3ca>
		case 5:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 800077e:	2200      	movs	r2, #0
 8000780:	2101      	movs	r1, #1
 8000782:	4865      	ldr	r0, [pc, #404]	@ (8000918 <display_number+0x374>)
 8000784:	f001 fc89 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, OFF);
 8000788:	2201      	movs	r2, #1
 800078a:	2102      	movs	r1, #2
 800078c:	4862      	ldr	r0, [pc, #392]	@ (8000918 <display_number+0x374>)
 800078e:	f001 fc84 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000792:	2200      	movs	r2, #0
 8000794:	2104      	movs	r1, #4
 8000796:	4860      	ldr	r0, [pc, #384]	@ (8000918 <display_number+0x374>)
 8000798:	f001 fc7f 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 800079c:	2200      	movs	r2, #0
 800079e:	2108      	movs	r1, #8
 80007a0:	485d      	ldr	r0, [pc, #372]	@ (8000918 <display_number+0x374>)
 80007a2:	f001 fc7a 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 80007a6:	2201      	movs	r2, #1
 80007a8:	2110      	movs	r1, #16
 80007aa:	485b      	ldr	r0, [pc, #364]	@ (8000918 <display_number+0x374>)
 80007ac:	f001 fc75 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2120      	movs	r1, #32
 80007b4:	4858      	ldr	r0, [pc, #352]	@ (8000918 <display_number+0x374>)
 80007b6:	f001 fc70 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2140      	movs	r1, #64	@ 0x40
 80007be:	4856      	ldr	r0, [pc, #344]	@ (8000918 <display_number+0x374>)
 80007c0:	f001 fc6b 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 80007c4:	2201      	movs	r2, #1
 80007c6:	2180      	movs	r1, #128	@ 0x80
 80007c8:	4853      	ldr	r0, [pc, #332]	@ (8000918 <display_number+0x374>)
 80007ca:	f001 fc66 	bl	800209a <HAL_GPIO_WritePin>
			break;
 80007ce:	e0ce      	b.n	800096e <display_number+0x3ca>
		case 6:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2101      	movs	r1, #1
 80007d4:	4850      	ldr	r0, [pc, #320]	@ (8000918 <display_number+0x374>)
 80007d6:	f001 fc60 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, OFF);
 80007da:	2201      	movs	r2, #1
 80007dc:	2102      	movs	r1, #2
 80007de:	484e      	ldr	r0, [pc, #312]	@ (8000918 <display_number+0x374>)
 80007e0:	f001 fc5b 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2104      	movs	r1, #4
 80007e8:	484b      	ldr	r0, [pc, #300]	@ (8000918 <display_number+0x374>)
 80007ea:	f001 fc56 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2108      	movs	r1, #8
 80007f2:	4849      	ldr	r0, [pc, #292]	@ (8000918 <display_number+0x374>)
 80007f4:	f001 fc51 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2110      	movs	r1, #16
 80007fc:	4846      	ldr	r0, [pc, #280]	@ (8000918 <display_number+0x374>)
 80007fe:	f001 fc4c 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 8000802:	2200      	movs	r2, #0
 8000804:	2120      	movs	r1, #32
 8000806:	4844      	ldr	r0, [pc, #272]	@ (8000918 <display_number+0x374>)
 8000808:	f001 fc47 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 800080c:	2200      	movs	r2, #0
 800080e:	2140      	movs	r1, #64	@ 0x40
 8000810:	4841      	ldr	r0, [pc, #260]	@ (8000918 <display_number+0x374>)
 8000812:	f001 fc42 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000816:	2201      	movs	r2, #1
 8000818:	2180      	movs	r1, #128	@ 0x80
 800081a:	483f      	ldr	r0, [pc, #252]	@ (8000918 <display_number+0x374>)
 800081c:	f001 fc3d 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000820:	e0a5      	b.n	800096e <display_number+0x3ca>
		case 7:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 8000822:	2200      	movs	r2, #0
 8000824:	2101      	movs	r1, #1
 8000826:	483c      	ldr	r0, [pc, #240]	@ (8000918 <display_number+0x374>)
 8000828:	f001 fc37 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 800082c:	2200      	movs	r2, #0
 800082e:	2102      	movs	r1, #2
 8000830:	4839      	ldr	r0, [pc, #228]	@ (8000918 <display_number+0x374>)
 8000832:	f001 fc32 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000836:	2200      	movs	r2, #0
 8000838:	2104      	movs	r1, #4
 800083a:	4837      	ldr	r0, [pc, #220]	@ (8000918 <display_number+0x374>)
 800083c:	f001 fc2d 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, OFF);
 8000840:	2201      	movs	r2, #1
 8000842:	2108      	movs	r1, #8
 8000844:	4834      	ldr	r0, [pc, #208]	@ (8000918 <display_number+0x374>)
 8000846:	f001 fc28 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 800084a:	2201      	movs	r2, #1
 800084c:	2110      	movs	r1, #16
 800084e:	4832      	ldr	r0, [pc, #200]	@ (8000918 <display_number+0x374>)
 8000850:	f001 fc23 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 8000854:	2201      	movs	r2, #1
 8000856:	2120      	movs	r1, #32
 8000858:	482f      	ldr	r0, [pc, #188]	@ (8000918 <display_number+0x374>)
 800085a:	f001 fc1e 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 800085e:	2201      	movs	r2, #1
 8000860:	2140      	movs	r1, #64	@ 0x40
 8000862:	482d      	ldr	r0, [pc, #180]	@ (8000918 <display_number+0x374>)
 8000864:	f001 fc19 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000868:	2201      	movs	r2, #1
 800086a:	2180      	movs	r1, #128	@ 0x80
 800086c:	482a      	ldr	r0, [pc, #168]	@ (8000918 <display_number+0x374>)
 800086e:	f001 fc14 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000872:	e07c      	b.n	800096e <display_number+0x3ca>
		case 8:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 8000874:	2200      	movs	r2, #0
 8000876:	2101      	movs	r1, #1
 8000878:	4827      	ldr	r0, [pc, #156]	@ (8000918 <display_number+0x374>)
 800087a:	f001 fc0e 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 800087e:	2200      	movs	r2, #0
 8000880:	2102      	movs	r1, #2
 8000882:	4825      	ldr	r0, [pc, #148]	@ (8000918 <display_number+0x374>)
 8000884:	f001 fc09 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000888:	2200      	movs	r2, #0
 800088a:	2104      	movs	r1, #4
 800088c:	4822      	ldr	r0, [pc, #136]	@ (8000918 <display_number+0x374>)
 800088e:	f001 fc04 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 8000892:	2200      	movs	r2, #0
 8000894:	2108      	movs	r1, #8
 8000896:	4820      	ldr	r0, [pc, #128]	@ (8000918 <display_number+0x374>)
 8000898:	f001 fbff 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 800089c:	2200      	movs	r2, #0
 800089e:	2110      	movs	r1, #16
 80008a0:	481d      	ldr	r0, [pc, #116]	@ (8000918 <display_number+0x374>)
 80008a2:	f001 fbfa 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2120      	movs	r1, #32
 80008aa:	481b      	ldr	r0, [pc, #108]	@ (8000918 <display_number+0x374>)
 80008ac:	f001 fbf5 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2140      	movs	r1, #64	@ 0x40
 80008b4:	4818      	ldr	r0, [pc, #96]	@ (8000918 <display_number+0x374>)
 80008b6:	f001 fbf0 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 80008ba:	2201      	movs	r2, #1
 80008bc:	2180      	movs	r1, #128	@ 0x80
 80008be:	4816      	ldr	r0, [pc, #88]	@ (8000918 <display_number+0x374>)
 80008c0:	f001 fbeb 	bl	800209a <HAL_GPIO_WritePin>
			break;
 80008c4:	e053      	b.n	800096e <display_number+0x3ca>
		case 9:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2101      	movs	r1, #1
 80008ca:	4813      	ldr	r0, [pc, #76]	@ (8000918 <display_number+0x374>)
 80008cc:	f001 fbe5 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2102      	movs	r1, #2
 80008d4:	4810      	ldr	r0, [pc, #64]	@ (8000918 <display_number+0x374>)
 80008d6:	f001 fbe0 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80008da:	2200      	movs	r2, #0
 80008dc:	2104      	movs	r1, #4
 80008de:	480e      	ldr	r0, [pc, #56]	@ (8000918 <display_number+0x374>)
 80008e0:	f001 fbdb 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2108      	movs	r1, #8
 80008e8:	480b      	ldr	r0, [pc, #44]	@ (8000918 <display_number+0x374>)
 80008ea:	f001 fbd6 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 80008ee:	2201      	movs	r2, #1
 80008f0:	2110      	movs	r1, #16
 80008f2:	4809      	ldr	r0, [pc, #36]	@ (8000918 <display_number+0x374>)
 80008f4:	f001 fbd1 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2120      	movs	r1, #32
 80008fc:	4806      	ldr	r0, [pc, #24]	@ (8000918 <display_number+0x374>)
 80008fe:	f001 fbcc 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 8000902:	2200      	movs	r2, #0
 8000904:	2140      	movs	r1, #64	@ 0x40
 8000906:	4804      	ldr	r0, [pc, #16]	@ (8000918 <display_number+0x374>)
 8000908:	f001 fbc7 	bl	800209a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 800090c:	2201      	movs	r2, #1
 800090e:	2180      	movs	r1, #128	@ 0x80
 8000910:	4801      	ldr	r0, [pc, #4]	@ (8000918 <display_number+0x374>)
 8000912:	f001 fbc2 	bl	800209a <HAL_GPIO_WritePin>
			break;
 8000916:	e02a      	b.n	800096e <display_number+0x3ca>
 8000918:	40010c00 	.word	0x40010c00
		default:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 800091c:	2200      	movs	r2, #0
 800091e:	2101      	movs	r1, #1
 8000920:	4815      	ldr	r0, [pc, #84]	@ (8000978 <display_number+0x3d4>)
 8000922:	f001 fbba 	bl	800209a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 8000926:	2200      	movs	r2, #0
 8000928:	2102      	movs	r1, #2
 800092a:	4813      	ldr	r0, [pc, #76]	@ (8000978 <display_number+0x3d4>)
 800092c:	f001 fbb5 	bl	800209a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000930:	2200      	movs	r2, #0
 8000932:	2104      	movs	r1, #4
 8000934:	4810      	ldr	r0, [pc, #64]	@ (8000978 <display_number+0x3d4>)
 8000936:	f001 fbb0 	bl	800209a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 800093a:	2200      	movs	r2, #0
 800093c:	2108      	movs	r1, #8
 800093e:	480e      	ldr	r0, [pc, #56]	@ (8000978 <display_number+0x3d4>)
 8000940:	f001 fbab 	bl	800209a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 8000944:	2200      	movs	r2, #0
 8000946:	2110      	movs	r1, #16
 8000948:	480b      	ldr	r0, [pc, #44]	@ (8000978 <display_number+0x3d4>)
 800094a:	f001 fba6 	bl	800209a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 800094e:	2200      	movs	r2, #0
 8000950:	2120      	movs	r1, #32
 8000952:	4809      	ldr	r0, [pc, #36]	@ (8000978 <display_number+0x3d4>)
 8000954:	f001 fba1 	bl	800209a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 8000958:	2201      	movs	r2, #1
 800095a:	2140      	movs	r1, #64	@ 0x40
 800095c:	4806      	ldr	r0, [pc, #24]	@ (8000978 <display_number+0x3d4>)
 800095e:	f001 fb9c 	bl	800209a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000962:	2201      	movs	r2, #1
 8000964:	2180      	movs	r1, #128	@ 0x80
 8000966:	4804      	ldr	r0, [pc, #16]	@ (8000978 <display_number+0x3d4>)
 8000968:	f001 fb97 	bl	800209a <HAL_GPIO_WritePin>

			break;
 800096c:	bf00      	nop

	}
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40010c00 	.word	0x40010c00

0800097c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000980:	f001 f888 	bl	8001a94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000984:	f000 f817 	bl	80009b6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000988:	f7ff fc86 	bl	8000298 <MX_GPIO_Init>
  MX_TIM2_Init();
 800098c:	f000 f94e 	bl	8000c2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  init_system();
 8000990:	f000 f84c 	bl	8000a2c <init_system>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(isFlag(FLAG_BUTTON)){
 8000994:	2004      	movs	r0, #4
 8000996:	f000 f8b5 	bl	8000b04 <isFlag>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d005      	beq.n	80009ac <main+0x30>
		  	  button_scan_all();
 80009a0:	f7ff fc5c 	bl	800025c <button_scan_all>
		     setTimer(FLAG_BUTTON, 10);
 80009a4:	210a      	movs	r1, #10
 80009a6:	2004      	movs	r0, #4
 80009a8:	f000 f864 	bl	8000a74 <setTimer>
//		  HAL_GPIO_TogglePin(GPIOA, LED_RED_Signal_Pin);
//		  setTimer(LED_DEBUG, 500);
//	  }

//	 fsm_manual();
	 fsm_automatic();
 80009ac:	f000 f850 	bl	8000a50 <fsm_automatic>
	 fsm_config();
 80009b0:	f000 f854 	bl	8000a5c <fsm_config>
	  if(isFlag(FLAG_BUTTON)){
 80009b4:	e7ee      	b.n	8000994 <main+0x18>

080009b6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b090      	sub	sp, #64	@ 0x40
 80009ba:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009bc:	f107 0318 	add.w	r3, r7, #24
 80009c0:	2228      	movs	r2, #40	@ 0x28
 80009c2:	2100      	movs	r1, #0
 80009c4:	4618      	mov	r0, r3
 80009c6:	f002 fb53 	bl	8003070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009d8:	2302      	movs	r3, #2
 80009da:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009dc:	2301      	movs	r3, #1
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009e0:	2310      	movs	r3, #16
 80009e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009e4:	2300      	movs	r3, #0
 80009e6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e8:	f107 0318 	add.w	r3, r7, #24
 80009ec:	4618      	mov	r0, r3
 80009ee:	f001 fb85 	bl	80020fc <HAL_RCC_OscConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x46>
  {
    Error_Handler();
 80009f8:	f000 f836 	bl	8000a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fc:	230f      	movs	r3, #15
 80009fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a00:	2300      	movs	r3, #0
 8000a02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2100      	movs	r1, #0
 8000a14:	4618      	mov	r0, r3
 8000a16:	f001 fdf3 	bl	8002600 <HAL_RCC_ClockConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a20:	f000 f822 	bl	8000a68 <Error_Handler>
  }
}
 8000a24:	bf00      	nop
 8000a26:	3740      	adds	r7, #64	@ 0x40
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <init_system>:

/* USER CODE BEGIN 4 */
void init_system(){
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
	 HAL_TIM_Base_Start_IT(&htim2);
 8000a30:	4806      	ldr	r0, [pc, #24]	@ (8000a4c <init_system+0x20>)
 8000a32:	f001 ff91 	bl	8002958 <HAL_TIM_Base_Start_IT>
	  setTimer(FLAG_BUTTON, 10);
 8000a36:	210a      	movs	r1, #10
 8000a38:	2004      	movs	r0, #4
 8000a3a:	f000 f81b 	bl	8000a74 <setTimer>
	  setTimer(LED_DEBUG, 500);
 8000a3e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000a42:	2005      	movs	r0, #5
 8000a44:	f000 f816 	bl	8000a74 <setTimer>

}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000144 	.word	0x20000144

08000a50 <fsm_automatic>:
void fsm_manual(){
	fsm_traffic_manual();
}
void fsm_automatic(){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	traffic_light_automatic();
 8000a54:	f000 f95a 	bl	8000d0c <traffic_light_automatic>
}
 8000a58:	bf00      	nop
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <fsm_config>:
void fsm_config(){
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	fsm_traffic_config();
 8000a60:	f000 fc62 	bl	8001328 <fsm_traffic_config>
}
 8000a64:	bf00      	nop
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a6c:	b672      	cpsid	i
}
 8000a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a70:	bf00      	nop
 8000a72:	e7fd      	b.n	8000a70 <Error_Handler+0x8>

08000a74 <setTimer>:
#define MAX_TIMER 10
#define TIME_CYCLE 1
struct TimerStruct timer[MAX_TIMER];


void setTimer(int index, int duration){
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	6039      	str	r1, [r7, #0]
		timer[index].counter = duration / TIME_CYCLE;
 8000a7e:	4908      	ldr	r1, [pc, #32]	@ (8000aa0 <setTimer+0x2c>)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	683a      	ldr	r2, [r7, #0]
 8000a84:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		timer[index].flag = 0;
 8000a88:	4a05      	ldr	r2, [pc, #20]	@ (8000aa0 <setTimer+0x2c>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	00db      	lsls	r3, r3, #3
 8000a8e:	4413      	add	r3, r2
 8000a90:	2200      	movs	r2, #0
 8000a92:	605a      	str	r2, [r3, #4]
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bc80      	pop	{r7}
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	200000f4 	.word	0x200000f4

08000aa4 <timer_run>:
void timer_run(){
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_TIMER; ++i){
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	e01d      	b.n	8000aec <timer_run+0x48>
		if(timer[i].counter > 0){
 8000ab0:	4a13      	ldr	r2, [pc, #76]	@ (8000b00 <timer_run+0x5c>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	dd14      	ble.n	8000ae6 <timer_run+0x42>
			timer[i].counter --;
 8000abc:	4a10      	ldr	r2, [pc, #64]	@ (8000b00 <timer_run+0x5c>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ac4:	1e5a      	subs	r2, r3, #1
 8000ac6:	490e      	ldr	r1, [pc, #56]	@ (8000b00 <timer_run+0x5c>)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			if(timer[i].counter <= 0 ){
 8000ace:	4a0c      	ldr	r2, [pc, #48]	@ (8000b00 <timer_run+0x5c>)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	dc05      	bgt.n	8000ae6 <timer_run+0x42>
				timer[i].flag = 1;
 8000ada:	4a09      	ldr	r2, [pc, #36]	@ (8000b00 <timer_run+0x5c>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	00db      	lsls	r3, r3, #3
 8000ae0:	4413      	add	r3, r2
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	605a      	str	r2, [r3, #4]
	for(int i = 0; i < MAX_TIMER; ++i){
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2b09      	cmp	r3, #9
 8000af0:	ddde      	ble.n	8000ab0 <timer_run+0xc>
			}
		}
	}
}
 8000af2:	bf00      	nop
 8000af4:	bf00      	nop
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bc80      	pop	{r7}
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	200000f4 	.word	0x200000f4

08000b04 <isFlag>:
int isFlag(int idx){
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	if(timer[idx].flag){
 8000b0c:	4a07      	ldr	r2, [pc, #28]	@ (8000b2c <isFlag+0x28>)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	00db      	lsls	r3, r3, #3
 8000b12:	4413      	add	r3, r2
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <isFlag+0x1a>
		return 1;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	e000      	b.n	8000b20 <isFlag+0x1c>
	}
	return 0;
 8000b1e:	2300      	movs	r3, #0
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	200000f4 	.word	0x200000f4

08000b30 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  if (htim -> Instance == TIM2)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b40:	d101      	bne.n	8000b46 <HAL_TIM_PeriodElapsedCallback+0x16>
  {

    timer_run();
 8000b42:	f7ff ffaf 	bl	8000aa4 <timer_run>

  }
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b56:	4b15      	ldr	r3, [pc, #84]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b58:	699b      	ldr	r3, [r3, #24]
 8000b5a:	4a14      	ldr	r2, [pc, #80]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b5c:	f043 0301 	orr.w	r3, r3, #1
 8000b60:	6193      	str	r3, [r2, #24]
 8000b62:	4b12      	ldr	r3, [pc, #72]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b64:	699b      	ldr	r3, [r3, #24]
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	60bb      	str	r3, [r7, #8]
 8000b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b70:	69db      	ldr	r3, [r3, #28]
 8000b72:	4a0e      	ldr	r2, [pc, #56]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b78:	61d3      	str	r3, [r2, #28]
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <HAL_MspInit+0x5c>)
 8000b7c:	69db      	ldr	r3, [r3, #28]
 8000b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000b86:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb0 <HAL_MspInit+0x60>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b9a:	60fb      	str	r3, [r7, #12]
 8000b9c:	4a04      	ldr	r2, [pc, #16]	@ (8000bb0 <HAL_MspInit+0x60>)
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	3714      	adds	r7, #20
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	40010000 	.word	0x40010000

08000bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <NMI_Handler+0x4>

08000bbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <HardFault_Handler+0x4>

08000bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <MemManage_Handler+0x4>

08000bcc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <BusFault_Handler+0x4>

08000bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <UsageFault_Handler+0x4>

08000bdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr

08000be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr

08000bf4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr

08000c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c04:	f000 ff8c 	bl	8001b20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c10:	4802      	ldr	r0, [pc, #8]	@ (8000c1c <TIM2_IRQHandler+0x10>)
 8000c12:	f001 feed 	bl	80029f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000144 	.word	0x20000144

08000c20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bc80      	pop	{r7}
 8000c2a:	4770      	bx	lr

08000c2c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c32:	f107 0308 	add.w	r3, r7, #8
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c40:	463b      	mov	r3, r7
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c48:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8000c50:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c52:	f240 321f 	movw	r2, #799	@ 0x31f
 8000c56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c58:	4b19      	ldr	r3, [pc, #100]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000c5e:	4b18      	ldr	r3, [pc, #96]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c60:	2209      	movs	r2, #9
 8000c62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c6a:	4b15      	ldr	r3, [pc, #84]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c70:	4813      	ldr	r0, [pc, #76]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c72:	f001 fe21 	bl	80028b8 <HAL_TIM_Base_Init>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c7c:	f7ff fef4 	bl	8000a68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c86:	f107 0308 	add.w	r3, r7, #8
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	480c      	ldr	r0, [pc, #48]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000c8e:	f001 ff9f 	bl	8002bd0 <HAL_TIM_ConfigClockSource>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c98:	f7ff fee6 	bl	8000a68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ca4:	463b      	mov	r3, r7
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4805      	ldr	r0, [pc, #20]	@ (8000cc0 <MX_TIM2_Init+0x94>)
 8000caa:	f002 f977 	bl	8002f9c <HAL_TIMEx_MasterConfigSynchronization>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000cb4:	f7ff fed8 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000144 	.word	0x20000144

08000cc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cd4:	d113      	bne.n	8000cfe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <HAL_TIM_Base_MspInit+0x44>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	4a0b      	ldr	r2, [pc, #44]	@ (8000d08 <HAL_TIM_Base_MspInit+0x44>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	61d3      	str	r3, [r2, #28]
 8000ce2:	4b09      	ldr	r3, [pc, #36]	@ (8000d08 <HAL_TIM_Base_MspInit+0x44>)
 8000ce4:	69db      	ldr	r3, [r3, #28]
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	201c      	movs	r0, #28
 8000cf4:	f001 f807 	bl	8001d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cf8:	201c      	movs	r0, #28
 8000cfa:	f001 f820 	bl	8001d3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40021000 	.word	0x40021000

08000d0c <traffic_light_automatic>:

uint8_t gre_temp_time = 13;
uint8_t red_temp_time = 15;
uint8_t yel_temp_time = 2;

void traffic_light_automatic(){
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0

	if (system_state != AUTOMATIC_MODE) return;
 8000d10:	4b50      	ldr	r3, [pc, #320]	@ (8000e54 <traffic_light_automatic+0x148>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	f040 8091 	bne.w	8000e3c <traffic_light_automatic+0x130>

	switch(status_automatic){
 8000d1a:	4b4f      	ldr	r3, [pc, #316]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b07      	cmp	r3, #7
 8000d20:	f200 808e 	bhi.w	8000e40 <traffic_light_automatic+0x134>
 8000d24:	a201      	add	r2, pc, #4	@ (adr r2, 8000d2c <traffic_light_automatic+0x20>)
 8000d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d2a:	bf00      	nop
 8000d2c:	08000d4d 	.word	0x08000d4d
 8000d30:	08000d59 	.word	0x08000d59
 8000d34:	08000d89 	.word	0x08000d89
 8000d38:	08000d95 	.word	0x08000d95
 8000d3c:	08000dc5 	.word	0x08000dc5
 8000d40:	08000dd1 	.word	0x08000dd1
 8000d44:	08000e01 	.word	0x08000e01
 8000d48:	08000e0d 	.word	0x08000e0d
		case INIT_RED_GRE:
			init_red0_gre1();
 8000d4c:	f000 f88a 	bl	8000e64 <init_red0_gre1>
			status_automatic = RED_GRE;
 8000d50:	4b41      	ldr	r3, [pc, #260]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	701a      	strb	r2, [r3, #0]
//			HAL_Delay(5000);
			break;
 8000d56:	e07c      	b.n	8000e52 <traffic_light_automatic+0x146>
		case RED_GRE:
			//traffic RED0 - GRE1
			traffic_red0_gre1();
 8000d58:	f000 fa26 	bl	80011a8 <traffic_red0_gre1>
			if(isFlag(TRAFFIC_TIMER)){
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f7ff fed1 	bl	8000b04 <isFlag>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d002      	beq.n	8000d6e <traffic_light_automatic+0x62>
				status_automatic = INIT_RED_YEL;
 8000d68:	4b3b      	ldr	r3, [pc, #236]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000d6e:	483b      	ldr	r0, [pc, #236]	@ (8000e5c <traffic_light_automatic+0x150>)
 8000d70:	f7ff f9ec 	bl	800014c <isButtonPressed>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d064      	beq.n	8000e44 <traffic_light_automatic+0x138>
				system_state = CONFIG_MODE;
 8000d7a:	4b36      	ldr	r3, [pc, #216]	@ (8000e54 <traffic_light_automatic+0x148>)
 8000d7c:	2202      	movs	r2, #2
 8000d7e:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000d80:	4b37      	ldr	r3, [pc, #220]	@ (8000e60 <traffic_light_automatic+0x154>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
			}
//			HAL_Delay(500000);
			break;
 8000d86:	e05d      	b.n	8000e44 <traffic_light_automatic+0x138>
		case INIT_RED_YEL:
			init_red0_yel1();
 8000d88:	f000 f8aa 	bl	8000ee0 <init_red0_yel1>
			status_automatic = RED_YEL;
 8000d8c:	4b32      	ldr	r3, [pc, #200]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000d8e:	2203      	movs	r2, #3
 8000d90:	701a      	strb	r2, [r3, #0]
			break;
 8000d92:	e05e      	b.n	8000e52 <traffic_light_automatic+0x146>

		case RED_YEL:
			//function setTimer = yel_time + display RED0 + YEL1
			traffic_red0_yel1();
 8000d94:	f000 fa38 	bl	8001208 <traffic_red0_yel1>
			if(isFlag(TRAFFIC_TIMER)){
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f7ff feb3 	bl	8000b04 <isFlag>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d002      	beq.n	8000daa <traffic_light_automatic+0x9e>

				status_automatic = INIT_GRE_RED;
 8000da4:	4b2c      	ldr	r3, [pc, #176]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000da6:	2204      	movs	r2, #4
 8000da8:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000daa:	482c      	ldr	r0, [pc, #176]	@ (8000e5c <traffic_light_automatic+0x150>)
 8000dac:	f7ff f9ce 	bl	800014c <isButtonPressed>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d048      	beq.n	8000e48 <traffic_light_automatic+0x13c>
				system_state = CONFIG_MODE;
 8000db6:	4b27      	ldr	r3, [pc, #156]	@ (8000e54 <traffic_light_automatic+0x148>)
 8000db8:	2202      	movs	r2, #2
 8000dba:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000dbc:	4b28      	ldr	r3, [pc, #160]	@ (8000e60 <traffic_light_automatic+0x154>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000dc2:	e041      	b.n	8000e48 <traffic_light_automatic+0x13c>
		case INIT_GRE_RED:
			init_gre0_red1();
 8000dc4:	f000 f8c2 	bl	8000f4c <init_gre0_red1>
			status_automatic = GRE_RED;
 8000dc8:	4b23      	ldr	r3, [pc, #140]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000dca:	2205      	movs	r2, #5
 8000dcc:	701a      	strb	r2, [r3, #0]
			break;
 8000dce:	e040      	b.n	8000e52 <traffic_light_automatic+0x146>

		case GRE_RED:
			//function setTimer = gre_time + display GRE0 + RED1
			traffic_gre0_red1();
 8000dd0:	f000 fa4a 	bl	8001268 <traffic_gre0_red1>
			if(isFlag(TRAFFIC_TIMER)){
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f7ff fe95 	bl	8000b04 <isFlag>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d002      	beq.n	8000de6 <traffic_light_automatic+0xda>
				status_automatic = INIT_YEL_RED;
 8000de0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000de2:	2206      	movs	r2, #6
 8000de4:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000de6:	481d      	ldr	r0, [pc, #116]	@ (8000e5c <traffic_light_automatic+0x150>)
 8000de8:	f7ff f9b0 	bl	800014c <isButtonPressed>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d02c      	beq.n	8000e4c <traffic_light_automatic+0x140>
				system_state = CONFIG_MODE;
 8000df2:	4b18      	ldr	r3, [pc, #96]	@ (8000e54 <traffic_light_automatic+0x148>)
 8000df4:	2202      	movs	r2, #2
 8000df6:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000df8:	4b19      	ldr	r3, [pc, #100]	@ (8000e60 <traffic_light_automatic+0x154>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000dfe:	e025      	b.n	8000e4c <traffic_light_automatic+0x140>
		case INIT_YEL_RED:
			init_yel0_red1();
 8000e00:	f000 f8e2 	bl	8000fc8 <init_yel0_red1>
			status_automatic = YEL_RED;
 8000e04:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000e06:	2207      	movs	r2, #7
 8000e08:	701a      	strb	r2, [r3, #0]
			break;
 8000e0a:	e022      	b.n	8000e52 <traffic_light_automatic+0x146>

		case YEL_RED:
			//function setTimer = yel_time + display  YEL0 + RED1
			traffic_yel0_red1();
 8000e0c:	f000 fa5c 	bl	80012c8 <traffic_yel0_red1>
			if(isFlag(TRAFFIC_TIMER)){
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff fe77 	bl	8000b04 <isFlag>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d002      	beq.n	8000e22 <traffic_light_automatic+0x116>
				status_automatic = INIT_RED_GRE;
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <traffic_light_automatic+0x14c>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000e22:	480e      	ldr	r0, [pc, #56]	@ (8000e5c <traffic_light_automatic+0x150>)
 8000e24:	f7ff f992 	bl	800014c <isButtonPressed>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d010      	beq.n	8000e50 <traffic_light_automatic+0x144>
				system_state = CONFIG_MODE;
 8000e2e:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <traffic_light_automatic+0x148>)
 8000e30:	2202      	movs	r2, #2
 8000e32:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000e34:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <traffic_light_automatic+0x154>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000e3a:	e009      	b.n	8000e50 <traffic_light_automatic+0x144>
	if (system_state != AUTOMATIC_MODE) return;
 8000e3c:	bf00      	nop
 8000e3e:	e008      	b.n	8000e52 <traffic_light_automatic+0x146>

		default:
			break;
 8000e40:	bf00      	nop
 8000e42:	e006      	b.n	8000e52 <traffic_light_automatic+0x146>
			break;
 8000e44:	bf00      	nop
 8000e46:	e004      	b.n	8000e52 <traffic_light_automatic+0x146>
			break;
 8000e48:	bf00      	nop
 8000e4a:	e002      	b.n	8000e52 <traffic_light_automatic+0x146>
			break;
 8000e4c:	bf00      	nop
 8000e4e:	e000      	b.n	8000e52 <traffic_light_automatic+0x146>
			break;
 8000e50:	bf00      	nop
	}
}
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	200000b4 	.word	0x200000b4
 8000e58:	200000f1 	.word	0x200000f1
 8000e5c:	20000000 	.word	0x20000000
 8000e60:	200000f2 	.word	0x200000f2

08000e64 <init_red0_gre1>:





void init_red0_gre1(){
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
				disable_led7_seg();
 8000e68:	f7ff fa7a 	bl	8000360 <disable_led7_seg>
				turn_off_all_led();
 8000e6c:	f000 f8e2 	bl	8001034 <turn_off_all_led>

				//reset button
				resetButton(&BTN[0]);
 8000e70:	4814      	ldr	r0, [pc, #80]	@ (8000ec4 <init_red0_gre1+0x60>)
 8000e72:	f7ff f991 	bl	8000198 <resetButton>
				resetButton(&BTN[1]);
 8000e76:	4814      	ldr	r0, [pc, #80]	@ (8000ec8 <init_red0_gre1+0x64>)
 8000e78:	f7ff f98e 	bl	8000198 <resetButton>
				resetButton(&BTN[2]);
 8000e7c:	4813      	ldr	r0, [pc, #76]	@ (8000ecc <init_red0_gre1+0x68>)
 8000e7e:	f7ff f98b 	bl	8000198 <resetButton>
				//init software timer
				setTimer(TRAFFIC_TIMER, gre_time*1000);
 8000e82:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <init_red0_gre1+0x6c>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	461a      	mov	r2, r3
 8000e88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e8c:	fb02 f303 	mul.w	r3, r2, r3
 8000e90:	4619      	mov	r1, r3
 8000e92:	2000      	movs	r0, #0
 8000e94:	f7ff fdee 	bl	8000a74 <setTimer>
				setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 8000e98:	210a      	movs	r1, #10
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	f7ff fdea 	bl	8000a74 <setTimer>
				setTimer(TIMER_1SEC, 1000);
 8000ea0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ea4:	2002      	movs	r0, #2
 8000ea6:	f7ff fde5 	bl	8000a74 <setTimer>

			//counter way
				counter_way0 = red_time;
 8000eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed4 <init_red0_gre1+0x70>)
 8000eac:	781a      	ldrb	r2, [r3, #0]
 8000eae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <init_red0_gre1+0x74>)
 8000eb0:	701a      	strb	r2, [r3, #0]
				counter_way1 = gre_time;
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <init_red0_gre1+0x6c>)
 8000eb4:	781a      	ldrb	r2, [r3, #0]
 8000eb6:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <init_red0_gre1+0x78>)
 8000eb8:	701a      	strb	r2, [r3, #0]
//				counter_way0 = 0;
//				counter_way1 = 0;
				update_led7_seg_buffer();
 8000eba:	f7ff faed 	bl	8000498 <update_led7_seg_buffer>

}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	20000024 	.word	0x20000024
 8000ecc:	20000048 	.word	0x20000048
 8000ed0:	200000bc 	.word	0x200000bc
 8000ed4:	200000bd 	.word	0x200000bd
 8000ed8:	200000e8 	.word	0x200000e8
 8000edc:	200000e9 	.word	0x200000e9

08000ee0 <init_red0_yel1>:
void init_red0_yel1(){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	disable_led7_seg();
 8000ee4:	f7ff fa3c 	bl	8000360 <disable_led7_seg>
	turn_off_all_led();
 8000ee8:	f000 f8a4 	bl	8001034 <turn_off_all_led>

	//reset button
	resetButton(&BTN[0]);
 8000eec:	4812      	ldr	r0, [pc, #72]	@ (8000f38 <init_red0_yel1+0x58>)
 8000eee:	f7ff f953 	bl	8000198 <resetButton>
	resetButton(&BTN[1]);
 8000ef2:	4812      	ldr	r0, [pc, #72]	@ (8000f3c <init_red0_yel1+0x5c>)
 8000ef4:	f7ff f950 	bl	8000198 <resetButton>
	resetButton(&BTN[2]);
 8000ef8:	4811      	ldr	r0, [pc, #68]	@ (8000f40 <init_red0_yel1+0x60>)
 8000efa:	f7ff f94d 	bl	8000198 <resetButton>
	//init software timer
	setTimer(TRAFFIC_TIMER, yel_time*1000);
 8000efe:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <init_red0_yel1+0x64>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	461a      	mov	r2, r3
 8000f04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f08:	fb02 f303 	mul.w	r3, r2, r3
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f7ff fdb0 	bl	8000a74 <setTimer>
	setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 8000f14:	210a      	movs	r1, #10
 8000f16:	2001      	movs	r0, #1
 8000f18:	f7ff fdac 	bl	8000a74 <setTimer>
	setTimer(TIMER_1SEC, 1000);
 8000f1c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f20:	2002      	movs	r0, #2
 8000f22:	f7ff fda7 	bl	8000a74 <setTimer>


	counter_way1 = yel_time;
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <init_red0_yel1+0x64>)
 8000f28:	781a      	ldrb	r2, [r3, #0]
 8000f2a:	4b07      	ldr	r3, [pc, #28]	@ (8000f48 <init_red0_yel1+0x68>)
 8000f2c:	701a      	strb	r2, [r3, #0]
//				counter_way0 = 0;
//				counter_way1 = 0;
	update_led7_seg_buffer();
 8000f2e:	f7ff fab3 	bl	8000498 <update_led7_seg_buffer>
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	20000024 	.word	0x20000024
 8000f40:	20000048 	.word	0x20000048
 8000f44:	200000be 	.word	0x200000be
 8000f48:	200000e9 	.word	0x200000e9

08000f4c <init_gre0_red1>:
void init_gre0_red1(){
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	disable_led7_seg();
 8000f50:	f7ff fa06 	bl	8000360 <disable_led7_seg>
	turn_off_all_led();
 8000f54:	f000 f86e 	bl	8001034 <turn_off_all_led>

	//reset button
	resetButton(&BTN[0]);
 8000f58:	4814      	ldr	r0, [pc, #80]	@ (8000fac <init_gre0_red1+0x60>)
 8000f5a:	f7ff f91d 	bl	8000198 <resetButton>
	resetButton(&BTN[1]);
 8000f5e:	4814      	ldr	r0, [pc, #80]	@ (8000fb0 <init_gre0_red1+0x64>)
 8000f60:	f7ff f91a 	bl	8000198 <resetButton>
	resetButton(&BTN[2]);
 8000f64:	4813      	ldr	r0, [pc, #76]	@ (8000fb4 <init_gre0_red1+0x68>)
 8000f66:	f7ff f917 	bl	8000198 <resetButton>
	//init software timer
	setTimer(TRAFFIC_TIMER, gre_time*1000);
 8000f6a:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <init_gre0_red1+0x6c>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	461a      	mov	r2, r3
 8000f70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f74:	fb02 f303 	mul.w	r3, r2, r3
 8000f78:	4619      	mov	r1, r3
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f7ff fd7a 	bl	8000a74 <setTimer>
	setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 8000f80:	210a      	movs	r1, #10
 8000f82:	2001      	movs	r0, #1
 8000f84:	f7ff fd76 	bl	8000a74 <setTimer>
	setTimer(TIMER_1SEC, 1000);
 8000f88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	f7ff fd71 	bl	8000a74 <setTimer>

//counter way
	counter_way0 = gre_time;
 8000f92:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <init_gre0_red1+0x6c>)
 8000f94:	781a      	ldrb	r2, [r3, #0]
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <init_gre0_red1+0x70>)
 8000f98:	701a      	strb	r2, [r3, #0]
	counter_way1 = red_time;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <init_gre0_red1+0x74>)
 8000f9c:	781a      	ldrb	r2, [r3, #0]
 8000f9e:	4b09      	ldr	r3, [pc, #36]	@ (8000fc4 <init_gre0_red1+0x78>)
 8000fa0:	701a      	strb	r2, [r3, #0]
//				counter_way0 = 0;
//				counter_way1 = 0;
	update_led7_seg_buffer();
 8000fa2:	f7ff fa79 	bl	8000498 <update_led7_seg_buffer>
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000000 	.word	0x20000000
 8000fb0:	20000024 	.word	0x20000024
 8000fb4:	20000048 	.word	0x20000048
 8000fb8:	200000bc 	.word	0x200000bc
 8000fbc:	200000e8 	.word	0x200000e8
 8000fc0:	200000bd 	.word	0x200000bd
 8000fc4:	200000e9 	.word	0x200000e9

08000fc8 <init_yel0_red1>:
void init_yel0_red1(){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	disable_led7_seg();
 8000fcc:	f7ff f9c8 	bl	8000360 <disable_led7_seg>
	turn_off_all_led();
 8000fd0:	f000 f830 	bl	8001034 <turn_off_all_led>

	//reset button
	resetButton(&BTN[0]);
 8000fd4:	4812      	ldr	r0, [pc, #72]	@ (8001020 <init_yel0_red1+0x58>)
 8000fd6:	f7ff f8df 	bl	8000198 <resetButton>
	resetButton(&BTN[1]);
 8000fda:	4812      	ldr	r0, [pc, #72]	@ (8001024 <init_yel0_red1+0x5c>)
 8000fdc:	f7ff f8dc 	bl	8000198 <resetButton>
	resetButton(&BTN[2]);
 8000fe0:	4811      	ldr	r0, [pc, #68]	@ (8001028 <init_yel0_red1+0x60>)
 8000fe2:	f7ff f8d9 	bl	8000198 <resetButton>
	//init software timer
	setTimer(TRAFFIC_TIMER, yel_time*1000);
 8000fe6:	4b11      	ldr	r3, [pc, #68]	@ (800102c <init_yel0_red1+0x64>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	461a      	mov	r2, r3
 8000fec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff0:	fb02 f303 	mul.w	r3, r2, r3
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f7ff fd3c 	bl	8000a74 <setTimer>
	setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 8000ffc:	210a      	movs	r1, #10
 8000ffe:	2001      	movs	r0, #1
 8001000:	f7ff fd38 	bl	8000a74 <setTimer>
	setTimer(TIMER_1SEC, 1000);
 8001004:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001008:	2002      	movs	r0, #2
 800100a:	f7ff fd33 	bl	8000a74 <setTimer>

//counter way
	counter_way0 = yel_time;
 800100e:	4b07      	ldr	r3, [pc, #28]	@ (800102c <init_yel0_red1+0x64>)
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <init_yel0_red1+0x68>)
 8001014:	701a      	strb	r2, [r3, #0]
//	counter_way1 = gre_time;
//				counter_way0 = 0;
//				counter_way1 = 0;
	update_led7_seg_buffer();
 8001016:	f7ff fa3f 	bl	8000498 <update_led7_seg_buffer>
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000000 	.word	0x20000000
 8001024:	20000024 	.word	0x20000024
 8001028:	20000048 	.word	0x20000048
 800102c:	200000be 	.word	0x200000be
 8001030:	200000e8 	.word	0x200000e8

08001034 <turn_off_all_led>:

void turn_off_all_led(){
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001038:	2201      	movs	r2, #1
 800103a:	2104      	movs	r1, #4
 800103c:	4811      	ldr	r0, [pc, #68]	@ (8001084 <turn_off_all_led+0x50>)
 800103e:	f001 f82c 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 8001042:	2201      	movs	r2, #1
 8001044:	2108      	movs	r1, #8
 8001046:	480f      	ldr	r0, [pc, #60]	@ (8001084 <turn_off_all_led+0x50>)
 8001048:	f001 f827 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 800104c:	2201      	movs	r2, #1
 800104e:	2110      	movs	r1, #16
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <turn_off_all_led+0x50>)
 8001052:	f001 f822 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 8001056:	2201      	movs	r2, #1
 8001058:	2120      	movs	r1, #32
 800105a:	480a      	ldr	r0, [pc, #40]	@ (8001084 <turn_off_all_led+0x50>)
 800105c:	f001 f81d 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 8001060:	2201      	movs	r2, #1
 8001062:	2140      	movs	r1, #64	@ 0x40
 8001064:	4807      	ldr	r0, [pc, #28]	@ (8001084 <turn_off_all_led+0x50>)
 8001066:	f001 f818 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 800106a:	2201      	movs	r2, #1
 800106c:	2180      	movs	r1, #128	@ 0x80
 800106e:	4805      	ldr	r0, [pc, #20]	@ (8001084 <turn_off_all_led+0x50>)
 8001070:	f001 f813 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 8001074:	2201      	movs	r2, #1
 8001076:	2102      	movs	r1, #2
 8001078:	4802      	ldr	r0, [pc, #8]	@ (8001084 <turn_off_all_led+0x50>)
 800107a:	f001 f80e 	bl	800209a <HAL_GPIO_WritePin>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40010800 	.word	0x40010800

08001088 <turn_on_red0_gre1>:
void turn_on_red0_gre1(){
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 800108c:	2201      	movs	r2, #1
 800108e:	2104      	movs	r1, #4
 8001090:	480e      	ldr	r0, [pc, #56]	@ (80010cc <turn_on_red0_gre1+0x44>)
 8001092:	f001 f802 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 8001096:	2201      	movs	r2, #1
 8001098:	2108      	movs	r1, #8
 800109a:	480c      	ldr	r0, [pc, #48]	@ (80010cc <turn_on_red0_gre1+0x44>)
 800109c:	f000 fffd 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, ON);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2110      	movs	r1, #16
 80010a4:	4809      	ldr	r0, [pc, #36]	@ (80010cc <turn_on_red0_gre1+0x44>)
 80010a6:	f000 fff8 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, ON);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2120      	movs	r1, #32
 80010ae:	4807      	ldr	r0, [pc, #28]	@ (80010cc <turn_on_red0_gre1+0x44>)
 80010b0:	f000 fff3 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 80010b4:	2201      	movs	r2, #1
 80010b6:	2140      	movs	r1, #64	@ 0x40
 80010b8:	4804      	ldr	r0, [pc, #16]	@ (80010cc <turn_on_red0_gre1+0x44>)
 80010ba:	f000 ffee 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 80010be:	2201      	movs	r2, #1
 80010c0:	2180      	movs	r1, #128	@ 0x80
 80010c2:	4802      	ldr	r0, [pc, #8]	@ (80010cc <turn_on_red0_gre1+0x44>)
 80010c4:	f000 ffe9 	bl	800209a <HAL_GPIO_WritePin>
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40010800 	.word	0x40010800

080010d0 <turn_on_red0_yel1>:
void turn_on_red0_yel1(){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 80010d4:	2201      	movs	r2, #1
 80010d6:	2104      	movs	r1, #4
 80010d8:	480e      	ldr	r0, [pc, #56]	@ (8001114 <turn_on_red0_yel1+0x44>)
 80010da:	f000 ffde 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 80010de:	2201      	movs	r2, #1
 80010e0:	2108      	movs	r1, #8
 80010e2:	480c      	ldr	r0, [pc, #48]	@ (8001114 <turn_on_red0_yel1+0x44>)
 80010e4:	f000 ffd9 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, ON);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2110      	movs	r1, #16
 80010ec:	4809      	ldr	r0, [pc, #36]	@ (8001114 <turn_on_red0_yel1+0x44>)
 80010ee:	f000 ffd4 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 80010f2:	2201      	movs	r2, #1
 80010f4:	2120      	movs	r1, #32
 80010f6:	4807      	ldr	r0, [pc, #28]	@ (8001114 <turn_on_red0_yel1+0x44>)
 80010f8:	f000 ffcf 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, ON);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2140      	movs	r1, #64	@ 0x40
 8001100:	4804      	ldr	r0, [pc, #16]	@ (8001114 <turn_on_red0_yel1+0x44>)
 8001102:	f000 ffca 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 8001106:	2201      	movs	r2, #1
 8001108:	2180      	movs	r1, #128	@ 0x80
 800110a:	4802      	ldr	r0, [pc, #8]	@ (8001114 <turn_on_red0_yel1+0x44>)
 800110c:	f000 ffc5 	bl	800209a <HAL_GPIO_WritePin>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40010800 	.word	0x40010800

08001118 <turn_on_gre0_red1>:
void turn_on_gre0_red1(){
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, ON);
 800111c:	2200      	movs	r2, #0
 800111e:	2104      	movs	r1, #4
 8001120:	480e      	ldr	r0, [pc, #56]	@ (800115c <turn_on_gre0_red1+0x44>)
 8001122:	f000 ffba 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 8001126:	2201      	movs	r2, #1
 8001128:	2108      	movs	r1, #8
 800112a:	480c      	ldr	r0, [pc, #48]	@ (800115c <turn_on_gre0_red1+0x44>)
 800112c:	f000 ffb5 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 8001130:	2201      	movs	r2, #1
 8001132:	2110      	movs	r1, #16
 8001134:	4809      	ldr	r0, [pc, #36]	@ (800115c <turn_on_gre0_red1+0x44>)
 8001136:	f000 ffb0 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 800113a:	2201      	movs	r2, #1
 800113c:	2120      	movs	r1, #32
 800113e:	4807      	ldr	r0, [pc, #28]	@ (800115c <turn_on_gre0_red1+0x44>)
 8001140:	f000 ffab 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 8001144:	2201      	movs	r2, #1
 8001146:	2140      	movs	r1, #64	@ 0x40
 8001148:	4804      	ldr	r0, [pc, #16]	@ (800115c <turn_on_gre0_red1+0x44>)
 800114a:	f000 ffa6 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, ON);
 800114e:	2200      	movs	r2, #0
 8001150:	2180      	movs	r1, #128	@ 0x80
 8001152:	4802      	ldr	r0, [pc, #8]	@ (800115c <turn_on_gre0_red1+0x44>)
 8001154:	f000 ffa1 	bl	800209a <HAL_GPIO_WritePin>
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40010800 	.word	0x40010800

08001160 <turn_on_yel0_red1>:
void turn_on_yel0_red1(){
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001164:	2201      	movs	r2, #1
 8001166:	2104      	movs	r1, #4
 8001168:	480e      	ldr	r0, [pc, #56]	@ (80011a4 <turn_on_yel0_red1+0x44>)
 800116a:	f000 ff96 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, ON);
 800116e:	2200      	movs	r2, #0
 8001170:	2108      	movs	r1, #8
 8001172:	480c      	ldr	r0, [pc, #48]	@ (80011a4 <turn_on_yel0_red1+0x44>)
 8001174:	f000 ff91 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 8001178:	2201      	movs	r2, #1
 800117a:	2110      	movs	r1, #16
 800117c:	4809      	ldr	r0, [pc, #36]	@ (80011a4 <turn_on_yel0_red1+0x44>)
 800117e:	f000 ff8c 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 8001182:	2201      	movs	r2, #1
 8001184:	2120      	movs	r1, #32
 8001186:	4807      	ldr	r0, [pc, #28]	@ (80011a4 <turn_on_yel0_red1+0x44>)
 8001188:	f000 ff87 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 800118c:	2201      	movs	r2, #1
 800118e:	2140      	movs	r1, #64	@ 0x40
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <turn_on_yel0_red1+0x44>)
 8001192:	f000 ff82 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, ON);
 8001196:	2200      	movs	r2, #0
 8001198:	2180      	movs	r1, #128	@ 0x80
 800119a:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <turn_on_yel0_red1+0x44>)
 800119c:	f000 ff7d 	bl	800209a <HAL_GPIO_WritePin>
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40010800 	.word	0x40010800

080011a8 <traffic_red0_gre1>:

void traffic_red0_gre1(){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
	if(1){
		turn_on_red0_gre1();
 80011ac:	f7ff ff6c 	bl	8001088 <turn_on_red0_gre1>
	}
	if(isFlag(TIMER_1SEC)){
 80011b0:	2002      	movs	r0, #2
 80011b2:	f7ff fca7 	bl	8000b04 <isFlag>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d012      	beq.n	80011e2 <traffic_red0_gre1+0x3a>
		setTimer(TIMER_1SEC,1000);
 80011bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80011c0:	2002      	movs	r0, #2
 80011c2:	f7ff fc57 	bl	8000a74 <setTimer>
		counter_way0--;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <traffic_red0_gre1+0x58>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	3b01      	subs	r3, #1
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <traffic_red0_gre1+0x58>)
 80011d0:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 80011d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <traffic_red0_gre1+0x5c>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4b0a      	ldr	r3, [pc, #40]	@ (8001204 <traffic_red0_gre1+0x5c>)
 80011dc:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 80011de:	f7ff f95b 	bl	8000498 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 80011e2:	2001      	movs	r0, #1
 80011e4:	f7ff fc8e 	bl	8000b04 <isFlag>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d005      	beq.n	80011fa <traffic_red0_gre1+0x52>
		setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 80011ee:	210a      	movs	r1, #10
 80011f0:	2001      	movs	r0, #1
 80011f2:	f7ff fc3f 	bl	8000a74 <setTimer>
		display_4digits();
 80011f6:	f7ff f98b 	bl	8000510 <display_4digits>

	}


}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200000e8 	.word	0x200000e8
 8001204:	200000e9 	.word	0x200000e9

08001208 <traffic_red0_yel1>:
void traffic_red0_yel1(){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	if(1){
		turn_on_red0_yel1();
 800120c:	f7ff ff60 	bl	80010d0 <turn_on_red0_yel1>
	}
	if(isFlag(TIMER_1SEC)){
 8001210:	2002      	movs	r0, #2
 8001212:	f7ff fc77 	bl	8000b04 <isFlag>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d012      	beq.n	8001242 <traffic_red0_yel1+0x3a>
		setTimer(TIMER_1SEC,1000);
 800121c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001220:	2002      	movs	r0, #2
 8001222:	f7ff fc27 	bl	8000a74 <setTimer>
		counter_way0--;
 8001226:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <traffic_red0_yel1+0x58>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	3b01      	subs	r3, #1
 800122c:	b2da      	uxtb	r2, r3
 800122e:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <traffic_red0_yel1+0x58>)
 8001230:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 8001232:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <traffic_red0_yel1+0x5c>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	3b01      	subs	r3, #1
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4b0a      	ldr	r3, [pc, #40]	@ (8001264 <traffic_red0_yel1+0x5c>)
 800123c:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 800123e:	f7ff f92b 	bl	8000498 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 8001242:	2001      	movs	r0, #1
 8001244:	f7ff fc5e 	bl	8000b04 <isFlag>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d005      	beq.n	800125a <traffic_red0_yel1+0x52>
		setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 800124e:	210a      	movs	r1, #10
 8001250:	2001      	movs	r0, #1
 8001252:	f7ff fc0f 	bl	8000a74 <setTimer>
		display_4digits();
 8001256:	f7ff f95b 	bl	8000510 <display_4digits>

	}


}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	200000e8 	.word	0x200000e8
 8001264:	200000e9 	.word	0x200000e9

08001268 <traffic_gre0_red1>:
void traffic_gre0_red1(){
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	if(1){
		turn_on_gre0_red1();
 800126c:	f7ff ff54 	bl	8001118 <turn_on_gre0_red1>
	}
	if(isFlag(TIMER_1SEC)){
 8001270:	2002      	movs	r0, #2
 8001272:	f7ff fc47 	bl	8000b04 <isFlag>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d012      	beq.n	80012a2 <traffic_gre0_red1+0x3a>
		setTimer(TIMER_1SEC,1000);
 800127c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001280:	2002      	movs	r0, #2
 8001282:	f7ff fbf7 	bl	8000a74 <setTimer>
		counter_way0--;
 8001286:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <traffic_gre0_red1+0x58>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	3b01      	subs	r3, #1
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <traffic_gre0_red1+0x58>)
 8001290:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 8001292:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <traffic_gre0_red1+0x5c>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	3b01      	subs	r3, #1
 8001298:	b2da      	uxtb	r2, r3
 800129a:	4b0a      	ldr	r3, [pc, #40]	@ (80012c4 <traffic_gre0_red1+0x5c>)
 800129c:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 800129e:	f7ff f8fb 	bl	8000498 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 80012a2:	2001      	movs	r0, #1
 80012a4:	f7ff fc2e 	bl	8000b04 <isFlag>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d005      	beq.n	80012ba <traffic_gre0_red1+0x52>
		setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 80012ae:	210a      	movs	r1, #10
 80012b0:	2001      	movs	r0, #1
 80012b2:	f7ff fbdf 	bl	8000a74 <setTimer>
		display_4digits();
 80012b6:	f7ff f92b 	bl	8000510 <display_4digits>
	}


}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200000e8 	.word	0x200000e8
 80012c4:	200000e9 	.word	0x200000e9

080012c8 <traffic_yel0_red1>:
void traffic_yel0_red1(){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	if(1){
		turn_on_yel0_red1();
 80012cc:	f7ff ff48 	bl	8001160 <turn_on_yel0_red1>
	}
	if(isFlag(TIMER_1SEC)){
 80012d0:	2002      	movs	r0, #2
 80012d2:	f7ff fc17 	bl	8000b04 <isFlag>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d012      	beq.n	8001302 <traffic_yel0_red1+0x3a>
		setTimer(TIMER_1SEC,1000);
 80012dc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80012e0:	2002      	movs	r0, #2
 80012e2:	f7ff fbc7 	bl	8000a74 <setTimer>
		counter_way0--;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <traffic_yel0_red1+0x58>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	3b01      	subs	r3, #1
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <traffic_yel0_red1+0x58>)
 80012f0:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 80012f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <traffic_yel0_red1+0x5c>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <traffic_yel0_red1+0x5c>)
 80012fc:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 80012fe:	f7ff f8cb 	bl	8000498 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 8001302:	2001      	movs	r0, #1
 8001304:	f7ff fbfe 	bl	8000b04 <isFlag>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d005      	beq.n	800131a <traffic_yel0_red1+0x52>
		setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 800130e:	210a      	movs	r1, #10
 8001310:	2001      	movs	r0, #1
 8001312:	f7ff fbaf 	bl	8000a74 <setTimer>
		display_4digits();
 8001316:	f7ff f8fb 	bl	8000510 <display_4digits>
	}

}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200000e8 	.word	0x200000e8
 8001324:	200000e9 	.word	0x200000e9

08001328 <fsm_traffic_config>:

#ifndef SRC_TRAFFIC_LIGHT_CONFIG_C_
#define SRC_TRAFFIC_LIGHT_CONFIG_C_

#include "traffic_light_config.h"
void fsm_traffic_config(){
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	if (system_state != CONFIG_MODE) return;
 800132c:	4b5c      	ldr	r3, [pc, #368]	@ (80014a0 <fsm_traffic_config+0x178>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b02      	cmp	r3, #2
 8001332:	f040 80a5 	bne.w	8001480 <fsm_traffic_config+0x158>

	switch(status_config){
 8001336:	4b5b      	ldr	r3, [pc, #364]	@ (80014a4 <fsm_traffic_config+0x17c>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b0b      	cmp	r3, #11
 800133c:	f200 80a2 	bhi.w	8001484 <fsm_traffic_config+0x15c>
 8001340:	a201      	add	r2, pc, #4	@ (adr r2, 8001348 <fsm_traffic_config+0x20>)
 8001342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001346:	bf00      	nop
 8001348:	08001379 	.word	0x08001379
 800134c:	08001397 	.word	0x08001397
 8001350:	080013b5 	.word	0x080013b5
 8001354:	08001485 	.word	0x08001485
 8001358:	08001485 	.word	0x08001485
 800135c:	08001485 	.word	0x08001485
 8001360:	080013d3 	.word	0x080013d3
 8001364:	080013fd 	.word	0x080013fd
 8001368:	08001427 	.word	0x08001427
 800136c:	0800145d 	.word	0x0800145d
 8001370:	08001469 	.word	0x08001469
 8001374:	08001475 	.word	0x08001475
		case INIT_MODE2:
			init_mode2();
 8001378:	f000 f99e 	bl	80016b8 <init_mode2>
			status_config = BTN1_RED;
 800137c:	4b49      	ldr	r3, [pc, #292]	@ (80014a4 <fsm_traffic_config+0x17c>)
 800137e:	2206      	movs	r2, #6
 8001380:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(&BTN[0])){
 8001382:	4849      	ldr	r0, [pc, #292]	@ (80014a8 <fsm_traffic_config+0x180>)
 8001384:	f7fe fee2 	bl	800014c <isButtonPressed>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d07c      	beq.n	8001488 <fsm_traffic_config+0x160>
				status_config = INIT_MODE3;
 800138e:	4b45      	ldr	r3, [pc, #276]	@ (80014a4 <fsm_traffic_config+0x17c>)
 8001390:	2201      	movs	r2, #1
 8001392:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001394:	e078      	b.n	8001488 <fsm_traffic_config+0x160>
		case INIT_MODE3:
			init_mode3();
 8001396:	f000 f9c3 	bl	8001720 <init_mode3>
			status_config = BTN1_YEL;
 800139a:	4b42      	ldr	r3, [pc, #264]	@ (80014a4 <fsm_traffic_config+0x17c>)
 800139c:	2207      	movs	r2, #7
 800139e:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(&BTN[0])){
 80013a0:	4841      	ldr	r0, [pc, #260]	@ (80014a8 <fsm_traffic_config+0x180>)
 80013a2:	f7fe fed3 	bl	800014c <isButtonPressed>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d06f      	beq.n	800148c <fsm_traffic_config+0x164>
				status_config = INIT_MODE4;
 80013ac:	4b3d      	ldr	r3, [pc, #244]	@ (80014a4 <fsm_traffic_config+0x17c>)
 80013ae:	2202      	movs	r2, #2
 80013b0:	701a      	strb	r2, [r3, #0]
			}

			break;
 80013b2:	e06b      	b.n	800148c <fsm_traffic_config+0x164>
		case INIT_MODE4:
			init_mode4();
 80013b4:	f000 f9ea 	bl	800178c <init_mode4>
			status_config = BTN1_GRE;
 80013b8:	4b3a      	ldr	r3, [pc, #232]	@ (80014a4 <fsm_traffic_config+0x17c>)
 80013ba:	2208      	movs	r2, #8
 80013bc:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(&BTN[0])){
 80013be:	483a      	ldr	r0, [pc, #232]	@ (80014a8 <fsm_traffic_config+0x180>)
 80013c0:	f7fe fec4 	bl	800014c <isButtonPressed>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d062      	beq.n	8001490 <fsm_traffic_config+0x168>

					status_config = INIT_RED_GRE;
 80013ca:	4b36      	ldr	r3, [pc, #216]	@ (80014a4 <fsm_traffic_config+0x17c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
			}
			break;
 80013d0:	e05e      	b.n	8001490 <fsm_traffic_config+0x168>
		case BTN1_RED:
			behaviors_mode2();
 80013d2:	f000 f86f 	bl	80014b4 <behaviors_mode2>

			if(isButtonPressed(&BTN[2])){
 80013d6:	4835      	ldr	r0, [pc, #212]	@ (80014ac <fsm_traffic_config+0x184>)
 80013d8:	f7fe feb8 	bl	800014c <isButtonPressed>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <fsm_traffic_config+0xc0>

				status_config = BTN2_RED;
 80013e2:	4b30      	ldr	r3, [pc, #192]	@ (80014a4 <fsm_traffic_config+0x17c>)
 80013e4:	2209      	movs	r2, #9
 80013e6:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 80013e8:	482f      	ldr	r0, [pc, #188]	@ (80014a8 <fsm_traffic_config+0x180>)
 80013ea:	f7fe feaf 	bl	800014c <isButtonPressed>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d04f      	beq.n	8001494 <fsm_traffic_config+0x16c>
				//x l khi ang trong trng thi MODE2 m thot ra
					status_config = INIT_MODE3;
 80013f4:	4b2b      	ldr	r3, [pc, #172]	@ (80014a4 <fsm_traffic_config+0x17c>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80013fa:	e04b      	b.n	8001494 <fsm_traffic_config+0x16c>
		case BTN1_YEL:
			behaviors_mode3();
 80013fc:	f000 f8b0 	bl	8001560 <behaviors_mode3>
			if(isButtonPressed(&BTN[2])){
 8001400:	482a      	ldr	r0, [pc, #168]	@ (80014ac <fsm_traffic_config+0x184>)
 8001402:	f7fe fea3 	bl	800014c <isButtonPressed>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d002      	beq.n	8001412 <fsm_traffic_config+0xea>

				status_config = BTN2_YEL;
 800140c:	4b25      	ldr	r3, [pc, #148]	@ (80014a4 <fsm_traffic_config+0x17c>)
 800140e:	220a      	movs	r2, #10
 8001410:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8001412:	4825      	ldr	r0, [pc, #148]	@ (80014a8 <fsm_traffic_config+0x180>)
 8001414:	f7fe fe9a 	bl	800014c <isButtonPressed>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d03c      	beq.n	8001498 <fsm_traffic_config+0x170>
				status_config = INIT_MODE4;
 800141e:	4b21      	ldr	r3, [pc, #132]	@ (80014a4 <fsm_traffic_config+0x17c>)
 8001420:	2202      	movs	r2, #2
 8001422:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001424:	e038      	b.n	8001498 <fsm_traffic_config+0x170>
		case BTN1_GRE:
			behaviors_mode4();
 8001426:	f000 f8f1 	bl	800160c <behaviors_mode4>
			if(isButtonPressed(&BTN[2])){
 800142a:	4820      	ldr	r0, [pc, #128]	@ (80014ac <fsm_traffic_config+0x184>)
 800142c:	f7fe fe8e 	bl	800014c <isButtonPressed>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d002      	beq.n	800143c <fsm_traffic_config+0x114>

				status_config = BTN2_GRE;
 8001436:	4b1b      	ldr	r3, [pc, #108]	@ (80014a4 <fsm_traffic_config+0x17c>)
 8001438:	220b      	movs	r2, #11
 800143a:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 800143c:	481a      	ldr	r0, [pc, #104]	@ (80014a8 <fsm_traffic_config+0x180>)
 800143e:	f7fe fe85 	bl	800014c <isButtonPressed>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d029      	beq.n	800149c <fsm_traffic_config+0x174>
				system_state = AUTOMATIC_MODE;
 8001448:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <fsm_traffic_config+0x178>)
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
				status_automatic = INIT_RED_GRE;
 800144e:	4b18      	ldr	r3, [pc, #96]	@ (80014b0 <fsm_traffic_config+0x188>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8001454:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <fsm_traffic_config+0x17c>)
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
			}
			break;
 800145a:	e01f      	b.n	800149c <fsm_traffic_config+0x174>
		case BTN2_RED:
			update_change_red();
 800145c:	f000 f9cc 	bl	80017f8 <update_change_red>
			if(1){
				status_config = INIT_MODE2;
 8001460:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <fsm_traffic_config+0x17c>)
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]

			}
			break;
 8001466:	e01a      	b.n	800149e <fsm_traffic_config+0x176>
		case BTN2_YEL:
			update_change_yel();
 8001468:	f000 fa0c 	bl	8001884 <update_change_yel>
			if(1){
				status_config = INIT_MODE3;
 800146c:	4b0d      	ldr	r3, [pc, #52]	@ (80014a4 <fsm_traffic_config+0x17c>)
 800146e:	2201      	movs	r2, #1
 8001470:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001472:	e014      	b.n	800149e <fsm_traffic_config+0x176>
		case BTN2_GRE:
			update_change_gre();
 8001474:	f000 fa38 	bl	80018e8 <update_change_gre>
			if(1){
				status_config = INIT_MODE4;
 8001478:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <fsm_traffic_config+0x17c>)
 800147a:	2202      	movs	r2, #2
 800147c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800147e:	e00e      	b.n	800149e <fsm_traffic_config+0x176>
	if (system_state != CONFIG_MODE) return;
 8001480:	bf00      	nop
 8001482:	e00c      	b.n	800149e <fsm_traffic_config+0x176>
		default:
			break;
 8001484:	bf00      	nop
 8001486:	e00a      	b.n	800149e <fsm_traffic_config+0x176>
			break;
 8001488:	bf00      	nop
 800148a:	e008      	b.n	800149e <fsm_traffic_config+0x176>
			break;
 800148c:	bf00      	nop
 800148e:	e006      	b.n	800149e <fsm_traffic_config+0x176>
			break;
 8001490:	bf00      	nop
 8001492:	e004      	b.n	800149e <fsm_traffic_config+0x176>
			break;
 8001494:	bf00      	nop
 8001496:	e002      	b.n	800149e <fsm_traffic_config+0x176>
			break;
 8001498:	bf00      	nop
 800149a:	e000      	b.n	800149e <fsm_traffic_config+0x176>
			break;
 800149c:	bf00      	nop
	}
}
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	200000b4 	.word	0x200000b4
 80014a4:	200000f2 	.word	0x200000f2
 80014a8:	20000000 	.word	0x20000000
 80014ac:	20000048 	.word	0x20000048
 80014b0:	200000f1 	.word	0x200000f1

080014b4 <behaviors_mode2>:
void behaviors_mode2(){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0

		if(1){
			if(isButtonPressed(&BTN[1])){
 80014b8:	4825      	ldr	r0, [pc, #148]	@ (8001550 <behaviors_mode2+0x9c>)
 80014ba:	f7fe fe47 	bl	800014c <isButtonPressed>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d005      	beq.n	80014d0 <behaviors_mode2+0x1c>
				red_temp_time++;
 80014c4:	4b23      	ldr	r3, [pc, #140]	@ (8001554 <behaviors_mode2+0xa0>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	3301      	adds	r3, #1
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	4b21      	ldr	r3, [pc, #132]	@ (8001554 <behaviors_mode2+0xa0>)
 80014ce:	701a      	strb	r2, [r3, #0]
			}
			if(isLongPressed(&BTN[1])){
 80014d0:	481f      	ldr	r0, [pc, #124]	@ (8001550 <behaviors_mode2+0x9c>)
 80014d2:	f7fe fe4e 	bl	8000172 <isLongPressed>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <behaviors_mode2+0x34>
				red_temp_time+= 5;
 80014dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001554 <behaviors_mode2+0xa0>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	3305      	adds	r3, #5
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <behaviors_mode2+0xa0>)
 80014e6:	701a      	strb	r2, [r3, #0]
			}

			if(red_temp_time > MAX_COUNTER){
 80014e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001554 <behaviors_mode2+0xa0>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b63      	cmp	r3, #99	@ 0x63
 80014ee:	d902      	bls.n	80014f6 <behaviors_mode2+0x42>
				red_temp_time = MIN_OCOUNTER;
 80014f0:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <behaviors_mode2+0xa0>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	701a      	strb	r2, [r3, #0]
			}


			counter_way0 = red_temp_time;
 80014f6:	4b17      	ldr	r3, [pc, #92]	@ (8001554 <behaviors_mode2+0xa0>)
 80014f8:	781a      	ldrb	r2, [r3, #0]
 80014fa:	4b17      	ldr	r3, [pc, #92]	@ (8001558 <behaviors_mode2+0xa4>)
 80014fc:	701a      	strb	r2, [r3, #0]
			update_led7_seg_buffer();
 80014fe:	f7fe ffcb 	bl	8000498 <update_led7_seg_buffer>

		}


		if(isFlag(TIMER_BLINK)){
 8001502:	2003      	movs	r0, #3
 8001504:	f7ff fafe 	bl	8000b04 <isFlag>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d00c      	beq.n	8001528 <behaviors_mode2+0x74>
			HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 800150e:	2180      	movs	r1, #128	@ 0x80
 8001510:	4812      	ldr	r0, [pc, #72]	@ (800155c <behaviors_mode2+0xa8>)
 8001512:	f000 fdda 	bl	80020ca <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED0_GPIO_Port, RED0_Pin);
 8001516:	2110      	movs	r1, #16
 8001518:	4810      	ldr	r0, [pc, #64]	@ (800155c <behaviors_mode2+0xa8>)
 800151a:	f000 fdd6 	bl	80020ca <HAL_GPIO_TogglePin>
				setTimer(TIMER_BLINK, 500);
 800151e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001522:	2003      	movs	r0, #3
 8001524:	f7ff faa6 	bl	8000a74 <setTimer>
		}

		if(isFlag(TIMER_7SEG)){
 8001528:	2001      	movs	r0, #1
 800152a:	f7ff faeb 	bl	8000b04 <isFlag>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00a      	beq.n	800154a <behaviors_mode2+0x96>
			setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 8001534:	210a      	movs	r1, #10
 8001536:	2001      	movs	r0, #1
 8001538:	f7ff fa9c 	bl	8000a74 <setTimer>
			HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, ON);
 800153c:	2200      	movs	r2, #0
 800153e:	2102      	movs	r1, #2
 8001540:	4806      	ldr	r0, [pc, #24]	@ (800155c <behaviors_mode2+0xa8>)
 8001542:	f000 fdaa 	bl	800209a <HAL_GPIO_WritePin>
			display_4digits();
 8001546:	f7fe ffe3 	bl	8000510 <display_4digits>
		}
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000024 	.word	0x20000024
 8001554:	200000c0 	.word	0x200000c0
 8001558:	200000e8 	.word	0x200000e8
 800155c:	40010800 	.word	0x40010800

08001560 <behaviors_mode3>:
void behaviors_mode3(){
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	if(1){
		if(isButtonPressed(&BTN[1])){
 8001564:	4825      	ldr	r0, [pc, #148]	@ (80015fc <behaviors_mode3+0x9c>)
 8001566:	f7fe fdf1 	bl	800014c <isButtonPressed>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d005      	beq.n	800157c <behaviors_mode3+0x1c>
			yel_temp_time++;
 8001570:	4b23      	ldr	r3, [pc, #140]	@ (8001600 <behaviors_mode3+0xa0>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	3301      	adds	r3, #1
 8001576:	b2da      	uxtb	r2, r3
 8001578:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <behaviors_mode3+0xa0>)
 800157a:	701a      	strb	r2, [r3, #0]
		}
		if(isLongPressed(&BTN[1])){
 800157c:	481f      	ldr	r0, [pc, #124]	@ (80015fc <behaviors_mode3+0x9c>)
 800157e:	f7fe fdf8 	bl	8000172 <isLongPressed>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <behaviors_mode3+0x34>
			yel_temp_time+= 5;
 8001588:	4b1d      	ldr	r3, [pc, #116]	@ (8001600 <behaviors_mode3+0xa0>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	3305      	adds	r3, #5
 800158e:	b2da      	uxtb	r2, r3
 8001590:	4b1b      	ldr	r3, [pc, #108]	@ (8001600 <behaviors_mode3+0xa0>)
 8001592:	701a      	strb	r2, [r3, #0]
		}
		if(yel_temp_time > MAX_COUNTER){
 8001594:	4b1a      	ldr	r3, [pc, #104]	@ (8001600 <behaviors_mode3+0xa0>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b63      	cmp	r3, #99	@ 0x63
 800159a:	d902      	bls.n	80015a2 <behaviors_mode3+0x42>
			yel_temp_time = MIN_OCOUNTER;
 800159c:	4b18      	ldr	r3, [pc, #96]	@ (8001600 <behaviors_mode3+0xa0>)
 800159e:	2201      	movs	r2, #1
 80015a0:	701a      	strb	r2, [r3, #0]
		}

		counter_way0 = yel_temp_time;
 80015a2:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <behaviors_mode3+0xa0>)
 80015a4:	781a      	ldrb	r2, [r3, #0]
 80015a6:	4b17      	ldr	r3, [pc, #92]	@ (8001604 <behaviors_mode3+0xa4>)
 80015a8:	701a      	strb	r2, [r3, #0]

		update_led7_seg_buffer();
 80015aa:	f7fe ff75 	bl	8000498 <update_led7_seg_buffer>

	}


	if(isFlag(TIMER_BLINK)){
 80015ae:	2003      	movs	r0, #3
 80015b0:	f7ff faa8 	bl	8000b04 <isFlag>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00c      	beq.n	80015d4 <behaviors_mode3+0x74>
		HAL_GPIO_TogglePin(YEL1_GPIO_Port, YEL1_Pin);
 80015ba:	2140      	movs	r1, #64	@ 0x40
 80015bc:	4812      	ldr	r0, [pc, #72]	@ (8001608 <behaviors_mode3+0xa8>)
 80015be:	f000 fd84 	bl	80020ca <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(YEL0_GPIO_Port, YEL0_Pin);
 80015c2:	2108      	movs	r1, #8
 80015c4:	4810      	ldr	r0, [pc, #64]	@ (8001608 <behaviors_mode3+0xa8>)
 80015c6:	f000 fd80 	bl	80020ca <HAL_GPIO_TogglePin>
			setTimer(TIMER_BLINK, 500);
 80015ca:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80015ce:	2003      	movs	r0, #3
 80015d0:	f7ff fa50 	bl	8000a74 <setTimer>
	}

	if(isFlag(TIMER_7SEG)){
 80015d4:	2001      	movs	r0, #1
 80015d6:	f7ff fa95 	bl	8000b04 <isFlag>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d00a      	beq.n	80015f6 <behaviors_mode3+0x96>
		setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 80015e0:	210a      	movs	r1, #10
 80015e2:	2001      	movs	r0, #1
 80015e4:	f7ff fa46 	bl	8000a74 <setTimer>
		HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, ON);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2102      	movs	r1, #2
 80015ec:	4806      	ldr	r0, [pc, #24]	@ (8001608 <behaviors_mode3+0xa8>)
 80015ee:	f000 fd54 	bl	800209a <HAL_GPIO_WritePin>
		display_4digits();
 80015f2:	f7fe ff8d 	bl	8000510 <display_4digits>
	}
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000024 	.word	0x20000024
 8001600:	200000c1 	.word	0x200000c1
 8001604:	200000e8 	.word	0x200000e8
 8001608:	40010800 	.word	0x40010800

0800160c <behaviors_mode4>:
void behaviors_mode4(){
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0

		if(1){
			if(isButtonPressed(&BTN[1])){
 8001610:	4825      	ldr	r0, [pc, #148]	@ (80016a8 <behaviors_mode4+0x9c>)
 8001612:	f7fe fd9b 	bl	800014c <isButtonPressed>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d005      	beq.n	8001628 <behaviors_mode4+0x1c>
				gre_temp_time++;
 800161c:	4b23      	ldr	r3, [pc, #140]	@ (80016ac <behaviors_mode4+0xa0>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	3301      	adds	r3, #1
 8001622:	b2da      	uxtb	r2, r3
 8001624:	4b21      	ldr	r3, [pc, #132]	@ (80016ac <behaviors_mode4+0xa0>)
 8001626:	701a      	strb	r2, [r3, #0]
			}
			if(isLongPressed(&BTN[1])){
 8001628:	481f      	ldr	r0, [pc, #124]	@ (80016a8 <behaviors_mode4+0x9c>)
 800162a:	f7fe fda2 	bl	8000172 <isLongPressed>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d005      	beq.n	8001640 <behaviors_mode4+0x34>
				gre_temp_time+= 5;
 8001634:	4b1d      	ldr	r3, [pc, #116]	@ (80016ac <behaviors_mode4+0xa0>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	3305      	adds	r3, #5
 800163a:	b2da      	uxtb	r2, r3
 800163c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <behaviors_mode4+0xa0>)
 800163e:	701a      	strb	r2, [r3, #0]
			}

			if(gre_temp_time > MAX_COUNTER){
 8001640:	4b1a      	ldr	r3, [pc, #104]	@ (80016ac <behaviors_mode4+0xa0>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b63      	cmp	r3, #99	@ 0x63
 8001646:	d902      	bls.n	800164e <behaviors_mode4+0x42>
				gre_temp_time = MIN_OCOUNTER;
 8001648:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <behaviors_mode4+0xa0>)
 800164a:	2201      	movs	r2, #1
 800164c:	701a      	strb	r2, [r3, #0]
			}

			counter_way0 = gre_temp_time;
 800164e:	4b17      	ldr	r3, [pc, #92]	@ (80016ac <behaviors_mode4+0xa0>)
 8001650:	781a      	ldrb	r2, [r3, #0]
 8001652:	4b17      	ldr	r3, [pc, #92]	@ (80016b0 <behaviors_mode4+0xa4>)
 8001654:	701a      	strb	r2, [r3, #0]
			update_led7_seg_buffer();
 8001656:	f7fe ff1f 	bl	8000498 <update_led7_seg_buffer>

		}


		if(isFlag(TIMER_BLINK)){
 800165a:	2003      	movs	r0, #3
 800165c:	f7ff fa52 	bl	8000b04 <isFlag>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00c      	beq.n	8001680 <behaviors_mode4+0x74>
			HAL_GPIO_TogglePin(GRE1_GPIO_Port, GRE1_Pin);
 8001666:	2120      	movs	r1, #32
 8001668:	4812      	ldr	r0, [pc, #72]	@ (80016b4 <behaviors_mode4+0xa8>)
 800166a:	f000 fd2e 	bl	80020ca <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GRE0_GPIO_Port, GRE0_Pin);
 800166e:	2104      	movs	r1, #4
 8001670:	4810      	ldr	r0, [pc, #64]	@ (80016b4 <behaviors_mode4+0xa8>)
 8001672:	f000 fd2a 	bl	80020ca <HAL_GPIO_TogglePin>
				setTimer(TIMER_BLINK, 500);
 8001676:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800167a:	2003      	movs	r0, #3
 800167c:	f7ff f9fa 	bl	8000a74 <setTimer>
		}

		if(isFlag(TIMER_7SEG)){
 8001680:	2001      	movs	r0, #1
 8001682:	f7ff fa3f 	bl	8000b04 <isFlag>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00a      	beq.n	80016a2 <behaviors_mode4+0x96>
			setTimer(TIMER_7SEG,TIME_TIMER_7SEG);
 800168c:	210a      	movs	r1, #10
 800168e:	2001      	movs	r0, #1
 8001690:	f7ff f9f0 	bl	8000a74 <setTimer>
			HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, ON);
 8001694:	2200      	movs	r2, #0
 8001696:	2102      	movs	r1, #2
 8001698:	4806      	ldr	r0, [pc, #24]	@ (80016b4 <behaviors_mode4+0xa8>)
 800169a:	f000 fcfe 	bl	800209a <HAL_GPIO_WritePin>
			display_4digits();
 800169e:	f7fe ff37 	bl	8000510 <display_4digits>
		}
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000024 	.word	0x20000024
 80016ac:	200000bf 	.word	0x200000bf
 80016b0:	200000e8 	.word	0x200000e8
 80016b4:	40010800 	.word	0x40010800

080016b8 <init_mode2>:
void init_mode2(){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	if(1){

		turn_on_red();
 80016bc:	f000 f946 	bl	800194c <turn_on_red>

		resetButton(&BTN[0]);
 80016c0:	4810      	ldr	r0, [pc, #64]	@ (8001704 <init_mode2+0x4c>)
 80016c2:	f7fe fd69 	bl	8000198 <resetButton>
		resetButton(&BTN[1]);
 80016c6:	4810      	ldr	r0, [pc, #64]	@ (8001708 <init_mode2+0x50>)
 80016c8:	f7fe fd66 	bl	8000198 <resetButton>
		resetButton(&BTN[2]);
 80016cc:	480f      	ldr	r0, [pc, #60]	@ (800170c <init_mode2+0x54>)
 80016ce:	f7fe fd63 	bl	8000198 <resetButton>

		setTimer(TIMER_BLINK, 500);
 80016d2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016d6:	2003      	movs	r0, #3
 80016d8:	f7ff f9cc 	bl	8000a74 <setTimer>
		setTimer(TIMER_7SEG, 10);
 80016dc:	210a      	movs	r1, #10
 80016de:	2001      	movs	r0, #1
 80016e0:	f7ff f9c8 	bl	8000a74 <setTimer>

		red_temp_time = red_time;
 80016e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001710 <init_mode2+0x58>)
 80016e6:	781a      	ldrb	r2, [r3, #0]
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <init_mode2+0x5c>)
 80016ea:	701a      	strb	r2, [r3, #0]
		counter_way0 = red_temp_time;
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <init_mode2+0x5c>)
 80016ee:	781a      	ldrb	r2, [r3, #0]
 80016f0:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <init_mode2+0x60>)
 80016f2:	701a      	strb	r2, [r3, #0]
		counter_way1 = 2;
 80016f4:	4b09      	ldr	r3, [pc, #36]	@ (800171c <init_mode2+0x64>)
 80016f6:	2202      	movs	r2, #2
 80016f8:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 80016fa:	f7fe fecd 	bl	8000498 <update_led7_seg_buffer>
	}
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000000 	.word	0x20000000
 8001708:	20000024 	.word	0x20000024
 800170c:	20000048 	.word	0x20000048
 8001710:	200000bd 	.word	0x200000bd
 8001714:	200000c0 	.word	0x200000c0
 8001718:	200000e8 	.word	0x200000e8
 800171c:	200000e9 	.word	0x200000e9

08001720 <init_mode3>:
void init_mode3(){
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	if(1){
		enable_led7_seg();
 8001724:	f7fe fe3a 	bl	800039c <enable_led7_seg>
		turn_on_yel();
 8001728:	f000 f93a 	bl	80019a0 <turn_on_yel>

		resetButton(&BTN[0]);
 800172c:	4810      	ldr	r0, [pc, #64]	@ (8001770 <init_mode3+0x50>)
 800172e:	f7fe fd33 	bl	8000198 <resetButton>
		resetButton(&BTN[1]);
 8001732:	4810      	ldr	r0, [pc, #64]	@ (8001774 <init_mode3+0x54>)
 8001734:	f7fe fd30 	bl	8000198 <resetButton>
		resetButton(&BTN[2]);
 8001738:	480f      	ldr	r0, [pc, #60]	@ (8001778 <init_mode3+0x58>)
 800173a:	f7fe fd2d 	bl	8000198 <resetButton>

		setTimer(TIMER_BLINK, 500);
 800173e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001742:	2003      	movs	r0, #3
 8001744:	f7ff f996 	bl	8000a74 <setTimer>
		setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 8001748:	210a      	movs	r1, #10
 800174a:	2001      	movs	r0, #1
 800174c:	f7ff f992 	bl	8000a74 <setTimer>

		yel_temp_time = yel_time;
 8001750:	4b0a      	ldr	r3, [pc, #40]	@ (800177c <init_mode3+0x5c>)
 8001752:	781a      	ldrb	r2, [r3, #0]
 8001754:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <init_mode3+0x60>)
 8001756:	701a      	strb	r2, [r3, #0]
		counter_way0 = yel_temp_time;
 8001758:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <init_mode3+0x60>)
 800175a:	781a      	ldrb	r2, [r3, #0]
 800175c:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <init_mode3+0x64>)
 800175e:	701a      	strb	r2, [r3, #0]

		counter_way1 = 3;
 8001760:	4b09      	ldr	r3, [pc, #36]	@ (8001788 <init_mode3+0x68>)
 8001762:	2203      	movs	r2, #3
 8001764:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 8001766:	f7fe fe97 	bl	8000498 <update_led7_seg_buffer>
	}
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000000 	.word	0x20000000
 8001774:	20000024 	.word	0x20000024
 8001778:	20000048 	.word	0x20000048
 800177c:	200000be 	.word	0x200000be
 8001780:	200000c1 	.word	0x200000c1
 8001784:	200000e8 	.word	0x200000e8
 8001788:	200000e9 	.word	0x200000e9

0800178c <init_mode4>:
void init_mode4(){
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	if(1){
		enable_led7_seg();
 8001790:	f7fe fe04 	bl	800039c <enable_led7_seg>
		turn_on_gre();
 8001794:	f000 f92e 	bl	80019f4 <turn_on_gre>

		resetButton(&BTN[0]);
 8001798:	4810      	ldr	r0, [pc, #64]	@ (80017dc <init_mode4+0x50>)
 800179a:	f7fe fcfd 	bl	8000198 <resetButton>
		resetButton(&BTN[1]);
 800179e:	4810      	ldr	r0, [pc, #64]	@ (80017e0 <init_mode4+0x54>)
 80017a0:	f7fe fcfa 	bl	8000198 <resetButton>
		resetButton(&BTN[2]);
 80017a4:	480f      	ldr	r0, [pc, #60]	@ (80017e4 <init_mode4+0x58>)
 80017a6:	f7fe fcf7 	bl	8000198 <resetButton>

		setTimer(TIMER_BLINK, 500);
 80017aa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80017ae:	2003      	movs	r0, #3
 80017b0:	f7ff f960 	bl	8000a74 <setTimer>
		setTimer(TIMER_7SEG, TIME_TIMER_7SEG);
 80017b4:	210a      	movs	r1, #10
 80017b6:	2001      	movs	r0, #1
 80017b8:	f7ff f95c 	bl	8000a74 <setTimer>

		gre_temp_time = gre_time;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <init_mode4+0x5c>)
 80017be:	781a      	ldrb	r2, [r3, #0]
 80017c0:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <init_mode4+0x60>)
 80017c2:	701a      	strb	r2, [r3, #0]
		counter_way0 = gre_temp_time;
 80017c4:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <init_mode4+0x60>)
 80017c6:	781a      	ldrb	r2, [r3, #0]
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <init_mode4+0x64>)
 80017ca:	701a      	strb	r2, [r3, #0]
		counter_way1 = 4;
 80017cc:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <init_mode4+0x68>)
 80017ce:	2204      	movs	r2, #4
 80017d0:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 80017d2:	f7fe fe61 	bl	8000498 <update_led7_seg_buffer>
	}
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000000 	.word	0x20000000
 80017e0:	20000024 	.word	0x20000024
 80017e4:	20000048 	.word	0x20000048
 80017e8:	200000bc 	.word	0x200000bc
 80017ec:	200000bf 	.word	0x200000bf
 80017f0:	200000e8 	.word	0x200000e8
 80017f4:	200000e9 	.word	0x200000e9

080017f8 <update_change_red>:

void update_change_red(){
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
	if(red_temp_time > yel_time){
 80017fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001874 <update_change_red+0x7c>)
 80017fe:	781a      	ldrb	r2, [r3, #0]
 8001800:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <update_change_red+0x80>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d90b      	bls.n	8001820 <update_change_red+0x28>
		red_time = red_temp_time;
 8001808:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <update_change_red+0x7c>)
 800180a:	781a      	ldrb	r2, [r3, #0]
 800180c:	4b1b      	ldr	r3, [pc, #108]	@ (800187c <update_change_red+0x84>)
 800180e:	701a      	strb	r2, [r3, #0]
		gre_time = red_time - yel_time;
 8001810:	4b1a      	ldr	r3, [pc, #104]	@ (800187c <update_change_red+0x84>)
 8001812:	781a      	ldrb	r2, [r3, #0]
 8001814:	4b18      	ldr	r3, [pc, #96]	@ (8001878 <update_change_red+0x80>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	b2da      	uxtb	r2, r3
 800181c:	4b18      	ldr	r3, [pc, #96]	@ (8001880 <update_change_red+0x88>)
 800181e:	701a      	strb	r2, [r3, #0]
	}
	if(red_temp_time <= yel_time){
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <update_change_red+0x7c>)
 8001822:	781a      	ldrb	r2, [r3, #0]
 8001824:	4b14      	ldr	r3, [pc, #80]	@ (8001878 <update_change_red+0x80>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d81f      	bhi.n	800186c <update_change_red+0x74>
		if(red_temp_time <= 1){
 800182c:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <update_change_red+0x7c>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d80a      	bhi.n	800184a <update_change_red+0x52>
			red_time = red_temp_time;
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <update_change_red+0x7c>)
 8001836:	781a      	ldrb	r2, [r3, #0]
 8001838:	4b10      	ldr	r3, [pc, #64]	@ (800187c <update_change_red+0x84>)
 800183a:	701a      	strb	r2, [r3, #0]
			gre_time = red_time;
 800183c:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <update_change_red+0x84>)
 800183e:	781a      	ldrb	r2, [r3, #0]
 8001840:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <update_change_red+0x88>)
 8001842:	701a      	strb	r2, [r3, #0]
			yel_time = 0;
 8001844:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <update_change_red+0x80>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
		}
		if(red_temp_time > 1){
 800184a:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <update_change_red+0x7c>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d90c      	bls.n	800186c <update_change_red+0x74>
			red_time = red_temp_time;
 8001852:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <update_change_red+0x7c>)
 8001854:	781a      	ldrb	r2, [r3, #0]
 8001856:	4b09      	ldr	r3, [pc, #36]	@ (800187c <update_change_red+0x84>)
 8001858:	701a      	strb	r2, [r3, #0]
			gre_time = red_time - 1;
 800185a:	4b08      	ldr	r3, [pc, #32]	@ (800187c <update_change_red+0x84>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	3b01      	subs	r3, #1
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4b07      	ldr	r3, [pc, #28]	@ (8001880 <update_change_red+0x88>)
 8001864:	701a      	strb	r2, [r3, #0]
			yel_time = 1;
 8001866:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <update_change_red+0x80>)
 8001868:	2201      	movs	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	200000c0 	.word	0x200000c0
 8001878:	200000be 	.word	0x200000be
 800187c:	200000bd 	.word	0x200000bd
 8001880:	200000bc 	.word	0x200000bc

08001884 <update_change_yel>:
void update_change_yel(){
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
	if(yel_temp_time >= red_time){
 8001888:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <update_change_yel+0x54>)
 800188a:	781a      	ldrb	r2, [r3, #0]
 800188c:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <update_change_yel+0x58>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d30b      	bcc.n	80018ac <update_change_yel+0x28>
		yel_time = yel_temp_time;
 8001894:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <update_change_yel+0x54>)
 8001896:	781a      	ldrb	r2, [r3, #0]
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <update_change_yel+0x5c>)
 800189a:	701a      	strb	r2, [r3, #0]
		red_time = yel_time + gre_time;
 800189c:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <update_change_yel+0x5c>)
 800189e:	781a      	ldrb	r2, [r3, #0]
 80018a0:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <update_change_yel+0x60>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	4413      	add	r3, r2
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <update_change_yel+0x58>)
 80018aa:	701a      	strb	r2, [r3, #0]
	}
	if(yel_temp_time < red_time){
 80018ac:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <update_change_yel+0x54>)
 80018ae:	781a      	ldrb	r2, [r3, #0]
 80018b0:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <update_change_yel+0x58>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d20b      	bcs.n	80018d0 <update_change_yel+0x4c>
		yel_time = yel_temp_time;
 80018b8:	4b07      	ldr	r3, [pc, #28]	@ (80018d8 <update_change_yel+0x54>)
 80018ba:	781a      	ldrb	r2, [r3, #0]
 80018bc:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <update_change_yel+0x5c>)
 80018be:	701a      	strb	r2, [r3, #0]
		red_time = yel_time + gre_time;
 80018c0:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <update_change_yel+0x5c>)
 80018c2:	781a      	ldrb	r2, [r3, #0]
 80018c4:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <update_change_yel+0x60>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	4413      	add	r3, r2
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	4b03      	ldr	r3, [pc, #12]	@ (80018dc <update_change_yel+0x58>)
 80018ce:	701a      	strb	r2, [r3, #0]
	}
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr
 80018d8:	200000c1 	.word	0x200000c1
 80018dc:	200000bd 	.word	0x200000bd
 80018e0:	200000be 	.word	0x200000be
 80018e4:	200000bc 	.word	0x200000bc

080018e8 <update_change_gre>:
void update_change_gre(){
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
	if(gre_temp_time >= red_time){
 80018ec:	4b13      	ldr	r3, [pc, #76]	@ (800193c <update_change_gre+0x54>)
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	4b13      	ldr	r3, [pc, #76]	@ (8001940 <update_change_gre+0x58>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d30b      	bcc.n	8001910 <update_change_gre+0x28>
		gre_time = gre_temp_time;
 80018f8:	4b10      	ldr	r3, [pc, #64]	@ (800193c <update_change_gre+0x54>)
 80018fa:	781a      	ldrb	r2, [r3, #0]
 80018fc:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <update_change_gre+0x5c>)
 80018fe:	701a      	strb	r2, [r3, #0]
		red_time = yel_time + gre_time;
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <update_change_gre+0x60>)
 8001902:	781a      	ldrb	r2, [r3, #0]
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <update_change_gre+0x5c>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4413      	add	r3, r2
 800190a:	b2da      	uxtb	r2, r3
 800190c:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <update_change_gre+0x58>)
 800190e:	701a      	strb	r2, [r3, #0]
	}
	if(gre_temp_time < red_time){
 8001910:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <update_change_gre+0x54>)
 8001912:	781a      	ldrb	r2, [r3, #0]
 8001914:	4b0a      	ldr	r3, [pc, #40]	@ (8001940 <update_change_gre+0x58>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	429a      	cmp	r2, r3
 800191a:	d20b      	bcs.n	8001934 <update_change_gre+0x4c>
		gre_time = gre_temp_time;
 800191c:	4b07      	ldr	r3, [pc, #28]	@ (800193c <update_change_gre+0x54>)
 800191e:	781a      	ldrb	r2, [r3, #0]
 8001920:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <update_change_gre+0x5c>)
 8001922:	701a      	strb	r2, [r3, #0]
		yel_time = red_time - gre_time;
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <update_change_gre+0x58>)
 8001926:	781a      	ldrb	r2, [r3, #0]
 8001928:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <update_change_gre+0x5c>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	b2da      	uxtb	r2, r3
 8001930:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <update_change_gre+0x60>)
 8001932:	701a      	strb	r2, [r3, #0]
	}
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr
 800193c:	200000bf 	.word	0x200000bf
 8001940:	200000bd 	.word	0x200000bd
 8001944:	200000bc 	.word	0x200000bc
 8001948:	200000be 	.word	0x200000be

0800194c <turn_on_red>:
void turn_on_red(){
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001950:	2201      	movs	r2, #1
 8001952:	2104      	movs	r1, #4
 8001954:	4811      	ldr	r0, [pc, #68]	@ (800199c <turn_on_red+0x50>)
 8001956:	f000 fba0 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 800195a:	2201      	movs	r2, #1
 800195c:	2108      	movs	r1, #8
 800195e:	480f      	ldr	r0, [pc, #60]	@ (800199c <turn_on_red+0x50>)
 8001960:	f000 fb9b 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, ON);
 8001964:	2200      	movs	r2, #0
 8001966:	2110      	movs	r1, #16
 8001968:	480c      	ldr	r0, [pc, #48]	@ (800199c <turn_on_red+0x50>)
 800196a:	f000 fb96 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 800196e:	2201      	movs	r2, #1
 8001970:	2120      	movs	r1, #32
 8001972:	480a      	ldr	r0, [pc, #40]	@ (800199c <turn_on_red+0x50>)
 8001974:	f000 fb91 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 8001978:	2201      	movs	r2, #1
 800197a:	2140      	movs	r1, #64	@ 0x40
 800197c:	4807      	ldr	r0, [pc, #28]	@ (800199c <turn_on_red+0x50>)
 800197e:	f000 fb8c 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, ON);
 8001982:	2200      	movs	r2, #0
 8001984:	2180      	movs	r1, #128	@ 0x80
 8001986:	4805      	ldr	r0, [pc, #20]	@ (800199c <turn_on_red+0x50>)
 8001988:	f000 fb87 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 800198c:	2201      	movs	r2, #1
 800198e:	2102      	movs	r1, #2
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <turn_on_red+0x50>)
 8001992:	f000 fb82 	bl	800209a <HAL_GPIO_WritePin>
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40010800 	.word	0x40010800

080019a0 <turn_on_yel>:
void turn_on_yel(){
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2104      	movs	r1, #4
 80019a8:	4811      	ldr	r0, [pc, #68]	@ (80019f0 <turn_on_yel+0x50>)
 80019aa:	f000 fb76 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, ON);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2108      	movs	r1, #8
 80019b2:	480f      	ldr	r0, [pc, #60]	@ (80019f0 <turn_on_yel+0x50>)
 80019b4:	f000 fb71 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 80019b8:	2201      	movs	r2, #1
 80019ba:	2110      	movs	r1, #16
 80019bc:	480c      	ldr	r0, [pc, #48]	@ (80019f0 <turn_on_yel+0x50>)
 80019be:	f000 fb6c 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 80019c2:	2201      	movs	r2, #1
 80019c4:	2120      	movs	r1, #32
 80019c6:	480a      	ldr	r0, [pc, #40]	@ (80019f0 <turn_on_yel+0x50>)
 80019c8:	f000 fb67 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, ON);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2140      	movs	r1, #64	@ 0x40
 80019d0:	4807      	ldr	r0, [pc, #28]	@ (80019f0 <turn_on_yel+0x50>)
 80019d2:	f000 fb62 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2180      	movs	r1, #128	@ 0x80
 80019da:	4805      	ldr	r0, [pc, #20]	@ (80019f0 <turn_on_yel+0x50>)
 80019dc:	f000 fb5d 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 80019e0:	2201      	movs	r2, #1
 80019e2:	2102      	movs	r1, #2
 80019e4:	4802      	ldr	r0, [pc, #8]	@ (80019f0 <turn_on_yel+0x50>)
 80019e6:	f000 fb58 	bl	800209a <HAL_GPIO_WritePin>
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40010800 	.word	0x40010800

080019f4 <turn_on_gre>:
void turn_on_gre(){
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, ON);
 80019f8:	2200      	movs	r2, #0
 80019fa:	2104      	movs	r1, #4
 80019fc:	4811      	ldr	r0, [pc, #68]	@ (8001a44 <turn_on_gre+0x50>)
 80019fe:	f000 fb4c 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 8001a02:	2201      	movs	r2, #1
 8001a04:	2108      	movs	r1, #8
 8001a06:	480f      	ldr	r0, [pc, #60]	@ (8001a44 <turn_on_gre+0x50>)
 8001a08:	f000 fb47 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	2110      	movs	r1, #16
 8001a10:	480c      	ldr	r0, [pc, #48]	@ (8001a44 <turn_on_gre+0x50>)
 8001a12:	f000 fb42 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, ON);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2120      	movs	r1, #32
 8001a1a:	480a      	ldr	r0, [pc, #40]	@ (8001a44 <turn_on_gre+0x50>)
 8001a1c:	f000 fb3d 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 8001a20:	2201      	movs	r2, #1
 8001a22:	2140      	movs	r1, #64	@ 0x40
 8001a24:	4807      	ldr	r0, [pc, #28]	@ (8001a44 <turn_on_gre+0x50>)
 8001a26:	f000 fb38 	bl	800209a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	2180      	movs	r1, #128	@ 0x80
 8001a2e:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <turn_on_gre+0x50>)
 8001a30:	f000 fb33 	bl	800209a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 8001a34:	2201      	movs	r2, #1
 8001a36:	2102      	movs	r1, #2
 8001a38:	4802      	ldr	r0, [pc, #8]	@ (8001a44 <turn_on_gre+0x50>)
 8001a3a:	f000 fb2e 	bl	800209a <HAL_GPIO_WritePin>
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40010800 	.word	0x40010800

08001a48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a48:	f7ff f8ea 	bl	8000c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a4c:	480b      	ldr	r0, [pc, #44]	@ (8001a7c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a4e:	490c      	ldr	r1, [pc, #48]	@ (8001a80 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a50:	4a0c      	ldr	r2, [pc, #48]	@ (8001a84 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a54:	e002      	b.n	8001a5c <LoopCopyDataInit>

08001a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a5a:	3304      	adds	r3, #4

08001a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a60:	d3f9      	bcc.n	8001a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a62:	4a09      	ldr	r2, [pc, #36]	@ (8001a88 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a64:	4c09      	ldr	r4, [pc, #36]	@ (8001a8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a68:	e001      	b.n	8001a6e <LoopFillZerobss>

08001a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a6c:	3204      	adds	r2, #4

08001a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a70:	d3fb      	bcc.n	8001a6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a72:	f001 fb05 	bl	8003080 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a76:	f7fe ff81 	bl	800097c <main>
  bx lr
 8001a7a:	4770      	bx	lr
  ldr r0, =_sdata
 8001a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a80:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8001a84:	0800310c 	.word	0x0800310c
  ldr r2, =_sbss
 8001a88:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8001a8c:	20000190 	.word	0x20000190

08001a90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a90:	e7fe      	b.n	8001a90 <ADC1_2_IRQHandler>
	...

08001a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a98:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <HAL_Init+0x28>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a07      	ldr	r2, [pc, #28]	@ (8001abc <HAL_Init+0x28>)
 8001a9e:	f043 0310 	orr.w	r3, r3, #16
 8001aa2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa4:	2003      	movs	r0, #3
 8001aa6:	f000 f923 	bl	8001cf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aaa:	200f      	movs	r0, #15
 8001aac:	f000 f808 	bl	8001ac0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab0:	f7ff f84e 	bl	8000b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40022000 	.word	0x40022000

08001ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <HAL_InitTick+0x54>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <HAL_InitTick+0x58>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ad6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 f93b 	bl	8001d5a <HAL_SYSTICK_Config>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00e      	b.n	8001b0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b0f      	cmp	r3, #15
 8001af2:	d80a      	bhi.n	8001b0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001af4:	2200      	movs	r2, #0
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f000 f903 	bl	8001d06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b00:	4a06      	ldr	r2, [pc, #24]	@ (8001b1c <HAL_InitTick+0x5c>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	e000      	b.n	8001b0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	200000b8 	.word	0x200000b8
 8001b18:	200000c8 	.word	0x200000c8
 8001b1c:	200000c4 	.word	0x200000c4

08001b20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <HAL_IncTick+0x1c>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b05      	ldr	r3, [pc, #20]	@ (8001b40 <HAL_IncTick+0x20>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4413      	add	r3, r2
 8001b30:	4a03      	ldr	r2, [pc, #12]	@ (8001b40 <HAL_IncTick+0x20>)
 8001b32:	6013      	str	r3, [r2, #0]
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	200000c8 	.word	0x200000c8
 8001b40:	2000018c 	.word	0x2000018c

08001b44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return uwTick;
 8001b48:	4b02      	ldr	r3, [pc, #8]	@ (8001b54 <HAL_GetTick+0x10>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	2000018c 	.word	0x2000018c

08001b58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b68:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <__NVIC_SetPriorityGrouping+0x44>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b74:	4013      	ands	r3, r2
 8001b76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b8a:	4a04      	ldr	r2, [pc, #16]	@ (8001b9c <__NVIC_SetPriorityGrouping+0x44>)
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	60d3      	str	r3, [r2, #12]
}
 8001b90:	bf00      	nop
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ba4:	4b04      	ldr	r3, [pc, #16]	@ (8001bb8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	0a1b      	lsrs	r3, r3, #8
 8001baa:	f003 0307 	and.w	r3, r3, #7
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	e000ed00 	.word	0xe000ed00

08001bbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	db0b      	blt.n	8001be6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	f003 021f 	and.w	r2, r3, #31
 8001bd4:	4906      	ldr	r1, [pc, #24]	@ (8001bf0 <__NVIC_EnableIRQ+0x34>)
 8001bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bda:	095b      	lsrs	r3, r3, #5
 8001bdc:	2001      	movs	r0, #1
 8001bde:	fa00 f202 	lsl.w	r2, r0, r2
 8001be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr
 8001bf0:	e000e100 	.word	0xe000e100

08001bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	6039      	str	r1, [r7, #0]
 8001bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	db0a      	blt.n	8001c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	490c      	ldr	r1, [pc, #48]	@ (8001c40 <__NVIC_SetPriority+0x4c>)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	0112      	lsls	r2, r2, #4
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	440b      	add	r3, r1
 8001c18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c1c:	e00a      	b.n	8001c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	4908      	ldr	r1, [pc, #32]	@ (8001c44 <__NVIC_SetPriority+0x50>)
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	3b04      	subs	r3, #4
 8001c2c:	0112      	lsls	r2, r2, #4
 8001c2e:	b2d2      	uxtb	r2, r2
 8001c30:	440b      	add	r3, r1
 8001c32:	761a      	strb	r2, [r3, #24]
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	e000e100 	.word	0xe000e100
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b089      	sub	sp, #36	@ 0x24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	f1c3 0307 	rsb	r3, r3, #7
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	bf28      	it	cs
 8001c66:	2304      	movcs	r3, #4
 8001c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	2b06      	cmp	r3, #6
 8001c70:	d902      	bls.n	8001c78 <NVIC_EncodePriority+0x30>
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3b03      	subs	r3, #3
 8001c76:	e000      	b.n	8001c7a <NVIC_EncodePriority+0x32>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43da      	mvns	r2, r3
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9a:	43d9      	mvns	r1, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca0:	4313      	orrs	r3, r2
         );
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3724      	adds	r7, #36	@ 0x24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cbc:	d301      	bcc.n	8001cc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e00f      	b.n	8001ce2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cec <SysTick_Config+0x40>)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cca:	210f      	movs	r1, #15
 8001ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd0:	f7ff ff90 	bl	8001bf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cd4:	4b05      	ldr	r3, [pc, #20]	@ (8001cec <SysTick_Config+0x40>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cda:	4b04      	ldr	r3, [pc, #16]	@ (8001cec <SysTick_Config+0x40>)
 8001cdc:	2207      	movs	r2, #7
 8001cde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	e000e010 	.word	0xe000e010

08001cf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff ff2d 	bl	8001b58 <__NVIC_SetPriorityGrouping>
}
 8001cfe:	bf00      	nop
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b086      	sub	sp, #24
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	60b9      	str	r1, [r7, #8]
 8001d10:	607a      	str	r2, [r7, #4]
 8001d12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d18:	f7ff ff42 	bl	8001ba0 <__NVIC_GetPriorityGrouping>
 8001d1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	68b9      	ldr	r1, [r7, #8]
 8001d22:	6978      	ldr	r0, [r7, #20]
 8001d24:	f7ff ff90 	bl	8001c48 <NVIC_EncodePriority>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d2e:	4611      	mov	r1, r2
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff5f 	bl	8001bf4 <__NVIC_SetPriority>
}
 8001d36:	bf00      	nop
 8001d38:	3718      	adds	r7, #24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	4603      	mov	r3, r0
 8001d46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff ff35 	bl	8001bbc <__NVIC_EnableIRQ>
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff ffa2 	bl	8001cac <SysTick_Config>
 8001d68:	4603      	mov	r3, r0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b08b      	sub	sp, #44	@ 0x2c
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d82:	2300      	movs	r3, #0
 8001d84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d86:	e161      	b.n	800204c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d88:	2201      	movs	r2, #1
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	69fa      	ldr	r2, [r7, #28]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	f040 8150 	bne.w	8002046 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	4a97      	ldr	r2, [pc, #604]	@ (8002008 <HAL_GPIO_Init+0x294>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d05e      	beq.n	8001e6e <HAL_GPIO_Init+0xfa>
 8001db0:	4a95      	ldr	r2, [pc, #596]	@ (8002008 <HAL_GPIO_Init+0x294>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d875      	bhi.n	8001ea2 <HAL_GPIO_Init+0x12e>
 8001db6:	4a95      	ldr	r2, [pc, #596]	@ (800200c <HAL_GPIO_Init+0x298>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d058      	beq.n	8001e6e <HAL_GPIO_Init+0xfa>
 8001dbc:	4a93      	ldr	r2, [pc, #588]	@ (800200c <HAL_GPIO_Init+0x298>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d86f      	bhi.n	8001ea2 <HAL_GPIO_Init+0x12e>
 8001dc2:	4a93      	ldr	r2, [pc, #588]	@ (8002010 <HAL_GPIO_Init+0x29c>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d052      	beq.n	8001e6e <HAL_GPIO_Init+0xfa>
 8001dc8:	4a91      	ldr	r2, [pc, #580]	@ (8002010 <HAL_GPIO_Init+0x29c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d869      	bhi.n	8001ea2 <HAL_GPIO_Init+0x12e>
 8001dce:	4a91      	ldr	r2, [pc, #580]	@ (8002014 <HAL_GPIO_Init+0x2a0>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d04c      	beq.n	8001e6e <HAL_GPIO_Init+0xfa>
 8001dd4:	4a8f      	ldr	r2, [pc, #572]	@ (8002014 <HAL_GPIO_Init+0x2a0>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d863      	bhi.n	8001ea2 <HAL_GPIO_Init+0x12e>
 8001dda:	4a8f      	ldr	r2, [pc, #572]	@ (8002018 <HAL_GPIO_Init+0x2a4>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d046      	beq.n	8001e6e <HAL_GPIO_Init+0xfa>
 8001de0:	4a8d      	ldr	r2, [pc, #564]	@ (8002018 <HAL_GPIO_Init+0x2a4>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d85d      	bhi.n	8001ea2 <HAL_GPIO_Init+0x12e>
 8001de6:	2b12      	cmp	r3, #18
 8001de8:	d82a      	bhi.n	8001e40 <HAL_GPIO_Init+0xcc>
 8001dea:	2b12      	cmp	r3, #18
 8001dec:	d859      	bhi.n	8001ea2 <HAL_GPIO_Init+0x12e>
 8001dee:	a201      	add	r2, pc, #4	@ (adr r2, 8001df4 <HAL_GPIO_Init+0x80>)
 8001df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df4:	08001e6f 	.word	0x08001e6f
 8001df8:	08001e49 	.word	0x08001e49
 8001dfc:	08001e5b 	.word	0x08001e5b
 8001e00:	08001e9d 	.word	0x08001e9d
 8001e04:	08001ea3 	.word	0x08001ea3
 8001e08:	08001ea3 	.word	0x08001ea3
 8001e0c:	08001ea3 	.word	0x08001ea3
 8001e10:	08001ea3 	.word	0x08001ea3
 8001e14:	08001ea3 	.word	0x08001ea3
 8001e18:	08001ea3 	.word	0x08001ea3
 8001e1c:	08001ea3 	.word	0x08001ea3
 8001e20:	08001ea3 	.word	0x08001ea3
 8001e24:	08001ea3 	.word	0x08001ea3
 8001e28:	08001ea3 	.word	0x08001ea3
 8001e2c:	08001ea3 	.word	0x08001ea3
 8001e30:	08001ea3 	.word	0x08001ea3
 8001e34:	08001ea3 	.word	0x08001ea3
 8001e38:	08001e51 	.word	0x08001e51
 8001e3c:	08001e65 	.word	0x08001e65
 8001e40:	4a76      	ldr	r2, [pc, #472]	@ (800201c <HAL_GPIO_Init+0x2a8>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d013      	beq.n	8001e6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e46:	e02c      	b.n	8001ea2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	623b      	str	r3, [r7, #32]
          break;
 8001e4e:	e029      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	3304      	adds	r3, #4
 8001e56:	623b      	str	r3, [r7, #32]
          break;
 8001e58:	e024      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	3308      	adds	r3, #8
 8001e60:	623b      	str	r3, [r7, #32]
          break;
 8001e62:	e01f      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	330c      	adds	r3, #12
 8001e6a:	623b      	str	r3, [r7, #32]
          break;
 8001e6c:	e01a      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d102      	bne.n	8001e7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e76:	2304      	movs	r3, #4
 8001e78:	623b      	str	r3, [r7, #32]
          break;
 8001e7a:	e013      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d105      	bne.n	8001e90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e84:	2308      	movs	r3, #8
 8001e86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69fa      	ldr	r2, [r7, #28]
 8001e8c:	611a      	str	r2, [r3, #16]
          break;
 8001e8e:	e009      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e90:	2308      	movs	r3, #8
 8001e92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	69fa      	ldr	r2, [r7, #28]
 8001e98:	615a      	str	r2, [r3, #20]
          break;
 8001e9a:	e003      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	623b      	str	r3, [r7, #32]
          break;
 8001ea0:	e000      	b.n	8001ea4 <HAL_GPIO_Init+0x130>
          break;
 8001ea2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	2bff      	cmp	r3, #255	@ 0xff
 8001ea8:	d801      	bhi.n	8001eae <HAL_GPIO_Init+0x13a>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	e001      	b.n	8001eb2 <HAL_GPIO_Init+0x13e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	2bff      	cmp	r3, #255	@ 0xff
 8001eb8:	d802      	bhi.n	8001ec0 <HAL_GPIO_Init+0x14c>
 8001eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	e002      	b.n	8001ec6 <HAL_GPIO_Init+0x152>
 8001ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec2:	3b08      	subs	r3, #8
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	210f      	movs	r1, #15
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	6a39      	ldr	r1, [r7, #32]
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 80a9 	beq.w	8002046 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ef4:	4b4a      	ldr	r3, [pc, #296]	@ (8002020 <HAL_GPIO_Init+0x2ac>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	4a49      	ldr	r2, [pc, #292]	@ (8002020 <HAL_GPIO_Init+0x2ac>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6193      	str	r3, [r2, #24]
 8001f00:	4b47      	ldr	r3, [pc, #284]	@ (8002020 <HAL_GPIO_Init+0x2ac>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f0c:	4a45      	ldr	r2, [pc, #276]	@ (8002024 <HAL_GPIO_Init+0x2b0>)
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	089b      	lsrs	r3, r3, #2
 8001f12:	3302      	adds	r3, #2
 8001f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	220f      	movs	r2, #15
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a3d      	ldr	r2, [pc, #244]	@ (8002028 <HAL_GPIO_Init+0x2b4>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d00d      	beq.n	8001f54 <HAL_GPIO_Init+0x1e0>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a3c      	ldr	r2, [pc, #240]	@ (800202c <HAL_GPIO_Init+0x2b8>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d007      	beq.n	8001f50 <HAL_GPIO_Init+0x1dc>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a3b      	ldr	r2, [pc, #236]	@ (8002030 <HAL_GPIO_Init+0x2bc>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d101      	bne.n	8001f4c <HAL_GPIO_Init+0x1d8>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	e004      	b.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e002      	b.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f50:	2301      	movs	r3, #1
 8001f52:	e000      	b.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f54:	2300      	movs	r3, #0
 8001f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f58:	f002 0203 	and.w	r2, r2, #3
 8001f5c:	0092      	lsls	r2, r2, #2
 8001f5e:	4093      	lsls	r3, r2
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f66:	492f      	ldr	r1, [pc, #188]	@ (8002024 <HAL_GPIO_Init+0x2b0>)
 8001f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6a:	089b      	lsrs	r3, r3, #2
 8001f6c:	3302      	adds	r3, #2
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d006      	beq.n	8001f8e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f80:	4b2c      	ldr	r3, [pc, #176]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	492b      	ldr	r1, [pc, #172]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	608b      	str	r3, [r1, #8]
 8001f8c:	e006      	b.n	8001f9c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f8e:	4b29      	ldr	r3, [pc, #164]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	4927      	ldr	r1, [pc, #156]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001f98:	4013      	ands	r3, r2
 8001f9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d006      	beq.n	8001fb6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fa8:	4b22      	ldr	r3, [pc, #136]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	4921      	ldr	r1, [pc, #132]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	60cb      	str	r3, [r1, #12]
 8001fb4:	e006      	b.n	8001fc4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	491d      	ldr	r1, [pc, #116]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d006      	beq.n	8001fde <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fd0:	4b18      	ldr	r3, [pc, #96]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	4917      	ldr	r1, [pc, #92]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	604b      	str	r3, [r1, #4]
 8001fdc:	e006      	b.n	8001fec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fde:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	43db      	mvns	r3, r3
 8001fe6:	4913      	ldr	r1, [pc, #76]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d01f      	beq.n	8002038 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	490d      	ldr	r1, [pc, #52]	@ (8002034 <HAL_GPIO_Init+0x2c0>)
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	4313      	orrs	r3, r2
 8002002:	600b      	str	r3, [r1, #0]
 8002004:	e01f      	b.n	8002046 <HAL_GPIO_Init+0x2d2>
 8002006:	bf00      	nop
 8002008:	10320000 	.word	0x10320000
 800200c:	10310000 	.word	0x10310000
 8002010:	10220000 	.word	0x10220000
 8002014:	10210000 	.word	0x10210000
 8002018:	10120000 	.word	0x10120000
 800201c:	10110000 	.word	0x10110000
 8002020:	40021000 	.word	0x40021000
 8002024:	40010000 	.word	0x40010000
 8002028:	40010800 	.word	0x40010800
 800202c:	40010c00 	.word	0x40010c00
 8002030:	40011000 	.word	0x40011000
 8002034:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002038:	4b0b      	ldr	r3, [pc, #44]	@ (8002068 <HAL_GPIO_Init+0x2f4>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	43db      	mvns	r3, r3
 8002040:	4909      	ldr	r1, [pc, #36]	@ (8002068 <HAL_GPIO_Init+0x2f4>)
 8002042:	4013      	ands	r3, r2
 8002044:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	3301      	adds	r3, #1
 800204a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002052:	fa22 f303 	lsr.w	r3, r2, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	f47f ae96 	bne.w	8001d88 <HAL_GPIO_Init+0x14>
  }
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	372c      	adds	r7, #44	@ 0x2c
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr
 8002068:	40010400 	.word	0x40010400

0800206c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	4013      	ands	r3, r2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002084:	2301      	movs	r3, #1
 8002086:	73fb      	strb	r3, [r7, #15]
 8002088:	e001      	b.n	800208e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800208e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	bc80      	pop	{r7}
 8002098:	4770      	bx	lr

0800209a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	460b      	mov	r3, r1
 80020a4:	807b      	strh	r3, [r7, #2]
 80020a6:	4613      	mov	r3, r2
 80020a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020aa:	787b      	ldrb	r3, [r7, #1]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020b0:	887a      	ldrh	r2, [r7, #2]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020b6:	e003      	b.n	80020c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020b8:	887b      	ldrh	r3, [r7, #2]
 80020ba:	041a      	lsls	r2, r3, #16
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	611a      	str	r2, [r3, #16]
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc80      	pop	{r7}
 80020c8:	4770      	bx	lr

080020ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b085      	sub	sp, #20
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	460b      	mov	r3, r1
 80020d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020dc:	887a      	ldrh	r2, [r7, #2]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	4013      	ands	r3, r2
 80020e2:	041a      	lsls	r2, r3, #16
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	43d9      	mvns	r1, r3
 80020e8:	887b      	ldrh	r3, [r7, #2]
 80020ea:	400b      	ands	r3, r1
 80020ec:	431a      	orrs	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	611a      	str	r2, [r3, #16]
}
 80020f2:	bf00      	nop
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e272      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	f000 8087 	beq.w	800222a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800211c:	4b92      	ldr	r3, [pc, #584]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 030c 	and.w	r3, r3, #12
 8002124:	2b04      	cmp	r3, #4
 8002126:	d00c      	beq.n	8002142 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002128:	4b8f      	ldr	r3, [pc, #572]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 030c 	and.w	r3, r3, #12
 8002130:	2b08      	cmp	r3, #8
 8002132:	d112      	bne.n	800215a <HAL_RCC_OscConfig+0x5e>
 8002134:	4b8c      	ldr	r3, [pc, #560]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800213c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002140:	d10b      	bne.n	800215a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002142:	4b89      	ldr	r3, [pc, #548]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d06c      	beq.n	8002228 <HAL_RCC_OscConfig+0x12c>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d168      	bne.n	8002228 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e24c      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002162:	d106      	bne.n	8002172 <HAL_RCC_OscConfig+0x76>
 8002164:	4b80      	ldr	r3, [pc, #512]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a7f      	ldr	r2, [pc, #508]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 800216a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800216e:	6013      	str	r3, [r2, #0]
 8002170:	e02e      	b.n	80021d0 <HAL_RCC_OscConfig+0xd4>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10c      	bne.n	8002194 <HAL_RCC_OscConfig+0x98>
 800217a:	4b7b      	ldr	r3, [pc, #492]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a7a      	ldr	r2, [pc, #488]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002180:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	4b78      	ldr	r3, [pc, #480]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a77      	ldr	r2, [pc, #476]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 800218c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	e01d      	b.n	80021d0 <HAL_RCC_OscConfig+0xd4>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800219c:	d10c      	bne.n	80021b8 <HAL_RCC_OscConfig+0xbc>
 800219e:	4b72      	ldr	r3, [pc, #456]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a71      	ldr	r2, [pc, #452]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	4b6f      	ldr	r3, [pc, #444]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a6e      	ldr	r2, [pc, #440]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b4:	6013      	str	r3, [r2, #0]
 80021b6:	e00b      	b.n	80021d0 <HAL_RCC_OscConfig+0xd4>
 80021b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021c2:	6013      	str	r3, [r2, #0]
 80021c4:	4b68      	ldr	r3, [pc, #416]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a67      	ldr	r2, [pc, #412]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d013      	beq.n	8002200 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7ff fcb4 	bl	8001b44 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e0:	f7ff fcb0 	bl	8001b44 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b64      	cmp	r3, #100	@ 0x64
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e200      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f0      	beq.n	80021e0 <HAL_RCC_OscConfig+0xe4>
 80021fe:	e014      	b.n	800222a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002200:	f7ff fca0 	bl	8001b44 <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002208:	f7ff fc9c 	bl	8001b44 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b64      	cmp	r3, #100	@ 0x64
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e1ec      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800221a:	4b53      	ldr	r3, [pc, #332]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1f0      	bne.n	8002208 <HAL_RCC_OscConfig+0x10c>
 8002226:	e000      	b.n	800222a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d063      	beq.n	80022fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002236:	4b4c      	ldr	r3, [pc, #304]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f003 030c 	and.w	r3, r3, #12
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00b      	beq.n	800225a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002242:	4b49      	ldr	r3, [pc, #292]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f003 030c 	and.w	r3, r3, #12
 800224a:	2b08      	cmp	r3, #8
 800224c:	d11c      	bne.n	8002288 <HAL_RCC_OscConfig+0x18c>
 800224e:	4b46      	ldr	r3, [pc, #280]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d116      	bne.n	8002288 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800225a:	4b43      	ldr	r3, [pc, #268]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d005      	beq.n	8002272 <HAL_RCC_OscConfig+0x176>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d001      	beq.n	8002272 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e1c0      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002272:	4b3d      	ldr	r3, [pc, #244]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	4939      	ldr	r1, [pc, #228]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002282:	4313      	orrs	r3, r2
 8002284:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002286:	e03a      	b.n	80022fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d020      	beq.n	80022d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002290:	4b36      	ldr	r3, [pc, #216]	@ (800236c <HAL_RCC_OscConfig+0x270>)
 8002292:	2201      	movs	r2, #1
 8002294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002296:	f7ff fc55 	bl	8001b44 <HAL_GetTick>
 800229a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800229c:	e008      	b.n	80022b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800229e:	f7ff fc51 	bl	8001b44 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e1a1      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0f0      	beq.n	800229e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	4927      	ldr	r1, [pc, #156]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	600b      	str	r3, [r1, #0]
 80022d0:	e015      	b.n	80022fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022d2:	4b26      	ldr	r3, [pc, #152]	@ (800236c <HAL_RCC_OscConfig+0x270>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d8:	f7ff fc34 	bl	8001b44 <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e0:	f7ff fc30 	bl	8001b44 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e180      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f0      	bne.n	80022e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	2b00      	cmp	r3, #0
 8002308:	d03a      	beq.n	8002380 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d019      	beq.n	8002346 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002312:	4b17      	ldr	r3, [pc, #92]	@ (8002370 <HAL_RCC_OscConfig+0x274>)
 8002314:	2201      	movs	r2, #1
 8002316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002318:	f7ff fc14 	bl	8001b44 <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002320:	f7ff fc10 	bl	8001b44 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e160      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002332:	4b0d      	ldr	r3, [pc, #52]	@ (8002368 <HAL_RCC_OscConfig+0x26c>)
 8002334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d0f0      	beq.n	8002320 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800233e:	2001      	movs	r0, #1
 8002340:	f000 fa9c 	bl	800287c <RCC_Delay>
 8002344:	e01c      	b.n	8002380 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002346:	4b0a      	ldr	r3, [pc, #40]	@ (8002370 <HAL_RCC_OscConfig+0x274>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234c:	f7ff fbfa 	bl	8001b44 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002352:	e00f      	b.n	8002374 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002354:	f7ff fbf6 	bl	8001b44 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d908      	bls.n	8002374 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e146      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
 8002366:	bf00      	nop
 8002368:	40021000 	.word	0x40021000
 800236c:	42420000 	.word	0x42420000
 8002370:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002374:	4b92      	ldr	r3, [pc, #584]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1e9      	bne.n	8002354 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	2b00      	cmp	r3, #0
 800238a:	f000 80a6 	beq.w	80024da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800238e:	2300      	movs	r3, #0
 8002390:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002392:	4b8b      	ldr	r3, [pc, #556]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10d      	bne.n	80023ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800239e:	4b88      	ldr	r3, [pc, #544]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	4a87      	ldr	r2, [pc, #540]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80023a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023a8:	61d3      	str	r3, [r2, #28]
 80023aa:	4b85      	ldr	r3, [pc, #532]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023b6:	2301      	movs	r3, #1
 80023b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ba:	4b82      	ldr	r3, [pc, #520]	@ (80025c4 <HAL_RCC_OscConfig+0x4c8>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d118      	bne.n	80023f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023c6:	4b7f      	ldr	r3, [pc, #508]	@ (80025c4 <HAL_RCC_OscConfig+0x4c8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a7e      	ldr	r2, [pc, #504]	@ (80025c4 <HAL_RCC_OscConfig+0x4c8>)
 80023cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023d2:	f7ff fbb7 	bl	8001b44 <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023da:	f7ff fbb3 	bl	8001b44 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b64      	cmp	r3, #100	@ 0x64
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e103      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ec:	4b75      	ldr	r3, [pc, #468]	@ (80025c4 <HAL_RCC_OscConfig+0x4c8>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d0f0      	beq.n	80023da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d106      	bne.n	800240e <HAL_RCC_OscConfig+0x312>
 8002400:	4b6f      	ldr	r3, [pc, #444]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	4a6e      	ldr	r2, [pc, #440]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002406:	f043 0301 	orr.w	r3, r3, #1
 800240a:	6213      	str	r3, [r2, #32]
 800240c:	e02d      	b.n	800246a <HAL_RCC_OscConfig+0x36e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10c      	bne.n	8002430 <HAL_RCC_OscConfig+0x334>
 8002416:	4b6a      	ldr	r3, [pc, #424]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002418:	6a1b      	ldr	r3, [r3, #32]
 800241a:	4a69      	ldr	r2, [pc, #420]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 800241c:	f023 0301 	bic.w	r3, r3, #1
 8002420:	6213      	str	r3, [r2, #32]
 8002422:	4b67      	ldr	r3, [pc, #412]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	4a66      	ldr	r2, [pc, #408]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002428:	f023 0304 	bic.w	r3, r3, #4
 800242c:	6213      	str	r3, [r2, #32]
 800242e:	e01c      	b.n	800246a <HAL_RCC_OscConfig+0x36e>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	2b05      	cmp	r3, #5
 8002436:	d10c      	bne.n	8002452 <HAL_RCC_OscConfig+0x356>
 8002438:	4b61      	ldr	r3, [pc, #388]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	4a60      	ldr	r2, [pc, #384]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 800243e:	f043 0304 	orr.w	r3, r3, #4
 8002442:	6213      	str	r3, [r2, #32]
 8002444:	4b5e      	ldr	r3, [pc, #376]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	4a5d      	ldr	r2, [pc, #372]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 800244a:	f043 0301 	orr.w	r3, r3, #1
 800244e:	6213      	str	r3, [r2, #32]
 8002450:	e00b      	b.n	800246a <HAL_RCC_OscConfig+0x36e>
 8002452:	4b5b      	ldr	r3, [pc, #364]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	4a5a      	ldr	r2, [pc, #360]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002458:	f023 0301 	bic.w	r3, r3, #1
 800245c:	6213      	str	r3, [r2, #32]
 800245e:	4b58      	ldr	r3, [pc, #352]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	4a57      	ldr	r2, [pc, #348]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	f023 0304 	bic.w	r3, r3, #4
 8002468:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d015      	beq.n	800249e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002472:	f7ff fb67 	bl	8001b44 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002478:	e00a      	b.n	8002490 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800247a:	f7ff fb63 	bl	8001b44 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002488:	4293      	cmp	r3, r2
 800248a:	d901      	bls.n	8002490 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e0b1      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002490:	4b4b      	ldr	r3, [pc, #300]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002492:	6a1b      	ldr	r3, [r3, #32]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0ee      	beq.n	800247a <HAL_RCC_OscConfig+0x37e>
 800249c:	e014      	b.n	80024c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249e:	f7ff fb51 	bl	8001b44 <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024a4:	e00a      	b.n	80024bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024a6:	f7ff fb4d 	bl	8001b44 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e09b      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024bc:	4b40      	ldr	r3, [pc, #256]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1ee      	bne.n	80024a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024c8:	7dfb      	ldrb	r3, [r7, #23]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d105      	bne.n	80024da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024ce:	4b3c      	ldr	r3, [pc, #240]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	4a3b      	ldr	r2, [pc, #236]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f000 8087 	beq.w	80025f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024e4:	4b36      	ldr	r3, [pc, #216]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 030c 	and.w	r3, r3, #12
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d061      	beq.n	80025b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d146      	bne.n	8002586 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024f8:	4b33      	ldr	r3, [pc, #204]	@ (80025c8 <HAL_RCC_OscConfig+0x4cc>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fe:	f7ff fb21 	bl	8001b44 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002506:	f7ff fb1d 	bl	8001b44 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e06d      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002518:	4b29      	ldr	r3, [pc, #164]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1f0      	bne.n	8002506 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800252c:	d108      	bne.n	8002540 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800252e:	4b24      	ldr	r3, [pc, #144]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	4921      	ldr	r1, [pc, #132]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 800253c:	4313      	orrs	r3, r2
 800253e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002540:	4b1f      	ldr	r3, [pc, #124]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a19      	ldr	r1, [r3, #32]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002550:	430b      	orrs	r3, r1
 8002552:	491b      	ldr	r1, [pc, #108]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 8002554:	4313      	orrs	r3, r2
 8002556:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002558:	4b1b      	ldr	r3, [pc, #108]	@ (80025c8 <HAL_RCC_OscConfig+0x4cc>)
 800255a:	2201      	movs	r2, #1
 800255c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255e:	f7ff faf1 	bl	8001b44 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002566:	f7ff faed 	bl	8001b44 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e03d      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0f0      	beq.n	8002566 <HAL_RCC_OscConfig+0x46a>
 8002584:	e035      	b.n	80025f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002586:	4b10      	ldr	r3, [pc, #64]	@ (80025c8 <HAL_RCC_OscConfig+0x4cc>)
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258c:	f7ff fada 	bl	8001b44 <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002594:	f7ff fad6 	bl	8001b44 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e026      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a6:	4b06      	ldr	r3, [pc, #24]	@ (80025c0 <HAL_RCC_OscConfig+0x4c4>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1f0      	bne.n	8002594 <HAL_RCC_OscConfig+0x498>
 80025b2:	e01e      	b.n	80025f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d107      	bne.n	80025cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e019      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40007000 	.word	0x40007000
 80025c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025cc:	4b0b      	ldr	r3, [pc, #44]	@ (80025fc <HAL_RCC_OscConfig+0x500>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d106      	bne.n	80025ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d001      	beq.n	80025f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3718      	adds	r7, #24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000

08002600 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d101      	bne.n	8002614 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e0d0      	b.n	80027b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002614:	4b6a      	ldr	r3, [pc, #424]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0307 	and.w	r3, r3, #7
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	429a      	cmp	r2, r3
 8002620:	d910      	bls.n	8002644 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002622:	4b67      	ldr	r3, [pc, #412]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f023 0207 	bic.w	r2, r3, #7
 800262a:	4965      	ldr	r1, [pc, #404]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	4313      	orrs	r3, r2
 8002630:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002632:	4b63      	ldr	r3, [pc, #396]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	429a      	cmp	r2, r3
 800263e:	d001      	beq.n	8002644 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e0b8      	b.n	80027b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d020      	beq.n	8002692 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	2b00      	cmp	r3, #0
 800265a:	d005      	beq.n	8002668 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800265c:	4b59      	ldr	r3, [pc, #356]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	4a58      	ldr	r2, [pc, #352]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002662:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002666:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0308 	and.w	r3, r3, #8
 8002670:	2b00      	cmp	r3, #0
 8002672:	d005      	beq.n	8002680 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002674:	4b53      	ldr	r3, [pc, #332]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	4a52      	ldr	r2, [pc, #328]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800267e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002680:	4b50      	ldr	r3, [pc, #320]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	494d      	ldr	r1, [pc, #308]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800268e:	4313      	orrs	r3, r2
 8002690:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d040      	beq.n	8002720 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d107      	bne.n	80026b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a6:	4b47      	ldr	r3, [pc, #284]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d115      	bne.n	80026de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e07f      	b.n	80027b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d107      	bne.n	80026ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026be:	4b41      	ldr	r3, [pc, #260]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d109      	bne.n	80026de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e073      	b.n	80027b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ce:	4b3d      	ldr	r3, [pc, #244]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e06b      	b.n	80027b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026de:	4b39      	ldr	r3, [pc, #228]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f023 0203 	bic.w	r2, r3, #3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	4936      	ldr	r1, [pc, #216]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026f0:	f7ff fa28 	bl	8001b44 <HAL_GetTick>
 80026f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f6:	e00a      	b.n	800270e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026f8:	f7ff fa24 	bl	8001b44 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002706:	4293      	cmp	r3, r2
 8002708:	d901      	bls.n	800270e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e053      	b.n	80027b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800270e:	4b2d      	ldr	r3, [pc, #180]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f003 020c 	and.w	r2, r3, #12
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	429a      	cmp	r2, r3
 800271e:	d1eb      	bne.n	80026f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002720:	4b27      	ldr	r3, [pc, #156]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	429a      	cmp	r2, r3
 800272c:	d210      	bcs.n	8002750 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272e:	4b24      	ldr	r3, [pc, #144]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f023 0207 	bic.w	r2, r3, #7
 8002736:	4922      	ldr	r1, [pc, #136]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	4313      	orrs	r3, r2
 800273c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800273e:	4b20      	ldr	r3, [pc, #128]	@ (80027c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	429a      	cmp	r2, r3
 800274a:	d001      	beq.n	8002750 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e032      	b.n	80027b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b00      	cmp	r3, #0
 800275a:	d008      	beq.n	800276e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800275c:	4b19      	ldr	r3, [pc, #100]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	4916      	ldr	r1, [pc, #88]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800276a:	4313      	orrs	r3, r2
 800276c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b00      	cmp	r3, #0
 8002778:	d009      	beq.n	800278e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800277a:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	490e      	ldr	r1, [pc, #56]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	4313      	orrs	r3, r2
 800278c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800278e:	f000 f821 	bl	80027d4 <HAL_RCC_GetSysClockFreq>
 8002792:	4602      	mov	r2, r0
 8002794:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	091b      	lsrs	r3, r3, #4
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	490a      	ldr	r1, [pc, #40]	@ (80027c8 <HAL_RCC_ClockConfig+0x1c8>)
 80027a0:	5ccb      	ldrb	r3, [r1, r3]
 80027a2:	fa22 f303 	lsr.w	r3, r2, r3
 80027a6:	4a09      	ldr	r2, [pc, #36]	@ (80027cc <HAL_RCC_ClockConfig+0x1cc>)
 80027a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027aa:	4b09      	ldr	r3, [pc, #36]	@ (80027d0 <HAL_RCC_ClockConfig+0x1d0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff f986 	bl	8001ac0 <HAL_InitTick>

  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40022000 	.word	0x40022000
 80027c4:	40021000 	.word	0x40021000
 80027c8:	080030e0 	.word	0x080030e0
 80027cc:	200000b8 	.word	0x200000b8
 80027d0:	200000c4 	.word	0x200000c4

080027d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b087      	sub	sp, #28
 80027d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	2300      	movs	r3, #0
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	2300      	movs	r3, #0
 80027e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002868 <HAL_RCC_GetSysClockFreq+0x94>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	d002      	beq.n	8002804 <HAL_RCC_GetSysClockFreq+0x30>
 80027fe:	2b08      	cmp	r3, #8
 8002800:	d003      	beq.n	800280a <HAL_RCC_GetSysClockFreq+0x36>
 8002802:	e027      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002804:	4b19      	ldr	r3, [pc, #100]	@ (800286c <HAL_RCC_GetSysClockFreq+0x98>)
 8002806:	613b      	str	r3, [r7, #16]
      break;
 8002808:	e027      	b.n	800285a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	0c9b      	lsrs	r3, r3, #18
 800280e:	f003 030f 	and.w	r3, r3, #15
 8002812:	4a17      	ldr	r2, [pc, #92]	@ (8002870 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002814:	5cd3      	ldrb	r3, [r2, r3]
 8002816:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d010      	beq.n	8002844 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002822:	4b11      	ldr	r3, [pc, #68]	@ (8002868 <HAL_RCC_GetSysClockFreq+0x94>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	0c5b      	lsrs	r3, r3, #17
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	4a11      	ldr	r2, [pc, #68]	@ (8002874 <HAL_RCC_GetSysClockFreq+0xa0>)
 800282e:	5cd3      	ldrb	r3, [r2, r3]
 8002830:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a0d      	ldr	r2, [pc, #52]	@ (800286c <HAL_RCC_GetSysClockFreq+0x98>)
 8002836:	fb03 f202 	mul.w	r2, r3, r2
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	e004      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a0c      	ldr	r2, [pc, #48]	@ (8002878 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002848:	fb02 f303 	mul.w	r3, r2, r3
 800284c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	613b      	str	r3, [r7, #16]
      break;
 8002852:	e002      	b.n	800285a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002854:	4b05      	ldr	r3, [pc, #20]	@ (800286c <HAL_RCC_GetSysClockFreq+0x98>)
 8002856:	613b      	str	r3, [r7, #16]
      break;
 8002858:	bf00      	nop
    }
  }
  return sysclockfreq;
 800285a:	693b      	ldr	r3, [r7, #16]
}
 800285c:	4618      	mov	r0, r3
 800285e:	371c      	adds	r7, #28
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40021000 	.word	0x40021000
 800286c:	007a1200 	.word	0x007a1200
 8002870:	080030f0 	.word	0x080030f0
 8002874:	08003100 	.word	0x08003100
 8002878:	003d0900 	.word	0x003d0900

0800287c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002884:	4b0a      	ldr	r3, [pc, #40]	@ (80028b0 <RCC_Delay+0x34>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a0a      	ldr	r2, [pc, #40]	@ (80028b4 <RCC_Delay+0x38>)
 800288a:	fba2 2303 	umull	r2, r3, r2, r3
 800288e:	0a5b      	lsrs	r3, r3, #9
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	fb02 f303 	mul.w	r3, r2, r3
 8002896:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002898:	bf00      	nop
  }
  while (Delay --);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	1e5a      	subs	r2, r3, #1
 800289e:	60fa      	str	r2, [r7, #12]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1f9      	bne.n	8002898 <RCC_Delay+0x1c>
}
 80028a4:	bf00      	nop
 80028a6:	bf00      	nop
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr
 80028b0:	200000b8 	.word	0x200000b8
 80028b4:	10624dd3 	.word	0x10624dd3

080028b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e041      	b.n	800294e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d106      	bne.n	80028e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7fe f9f0 	bl	8000cc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2202      	movs	r2, #2
 80028e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	3304      	adds	r3, #4
 80028f4:	4619      	mov	r1, r3
 80028f6:	4610      	mov	r0, r2
 80028f8:	f000 fa56 	bl	8002da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
	...

08002958 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b01      	cmp	r3, #1
 800296a:	d001      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e035      	b.n	80029dc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2202      	movs	r2, #2
 8002974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68da      	ldr	r2, [r3, #12]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 0201 	orr.w	r2, r2, #1
 8002986:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a16      	ldr	r2, [pc, #88]	@ (80029e8 <HAL_TIM_Base_Start_IT+0x90>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d009      	beq.n	80029a6 <HAL_TIM_Base_Start_IT+0x4e>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800299a:	d004      	beq.n	80029a6 <HAL_TIM_Base_Start_IT+0x4e>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a12      	ldr	r2, [pc, #72]	@ (80029ec <HAL_TIM_Base_Start_IT+0x94>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d111      	bne.n	80029ca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2b06      	cmp	r3, #6
 80029b6:	d010      	beq.n	80029da <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0201 	orr.w	r2, r2, #1
 80029c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c8:	e007      	b.n	80029da <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f042 0201 	orr.w	r2, r2, #1
 80029d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40012c00 	.word	0x40012c00
 80029ec:	40000400 	.word	0x40000400

080029f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d020      	beq.n	8002a54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d01b      	beq.n	8002a54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f06f 0202 	mvn.w	r2, #2
 8002a24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f998 	bl	8002d70 <HAL_TIM_IC_CaptureCallback>
 8002a40:	e005      	b.n	8002a4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 f98b 	bl	8002d5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 f99a 	bl	8002d82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	f003 0304 	and.w	r3, r3, #4
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d020      	beq.n	8002aa0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d01b      	beq.n	8002aa0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f06f 0204 	mvn.w	r2, #4
 8002a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2202      	movs	r2, #2
 8002a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f972 	bl	8002d70 <HAL_TIM_IC_CaptureCallback>
 8002a8c:	e005      	b.n	8002a9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f965 	bl	8002d5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f974 	bl	8002d82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d020      	beq.n	8002aec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f003 0308 	and.w	r3, r3, #8
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d01b      	beq.n	8002aec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f06f 0208 	mvn.w	r2, #8
 8002abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f94c 	bl	8002d70 <HAL_TIM_IC_CaptureCallback>
 8002ad8:	e005      	b.n	8002ae6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f93f 	bl	8002d5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f94e 	bl	8002d82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	f003 0310 	and.w	r3, r3, #16
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d020      	beq.n	8002b38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f003 0310 	and.w	r3, r3, #16
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d01b      	beq.n	8002b38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f06f 0210 	mvn.w	r2, #16
 8002b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2208      	movs	r2, #8
 8002b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f926 	bl	8002d70 <HAL_TIM_IC_CaptureCallback>
 8002b24:	e005      	b.n	8002b32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f919 	bl	8002d5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 f928 	bl	8002d82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00c      	beq.n	8002b5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d007      	beq.n	8002b5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f06f 0201 	mvn.w	r2, #1
 8002b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7fd ffea 	bl	8000b30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00c      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d007      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 fa6f 	bl	800305e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00c      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f8f8 	bl	8002d94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f003 0320 	and.w	r3, r3, #32
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00c      	beq.n	8002bc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f003 0320 	and.w	r3, r3, #32
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d007      	beq.n	8002bc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f06f 0220 	mvn.w	r2, #32
 8002bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 fa42 	bl	800304c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bc8:	bf00      	nop
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_TIM_ConfigClockSource+0x1c>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e0b4      	b.n	8002d56 <HAL_TIM_ConfigClockSource+0x186>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002c0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c24:	d03e      	beq.n	8002ca4 <HAL_TIM_ConfigClockSource+0xd4>
 8002c26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c2a:	f200 8087 	bhi.w	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c32:	f000 8086 	beq.w	8002d42 <HAL_TIM_ConfigClockSource+0x172>
 8002c36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c3a:	d87f      	bhi.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c3c:	2b70      	cmp	r3, #112	@ 0x70
 8002c3e:	d01a      	beq.n	8002c76 <HAL_TIM_ConfigClockSource+0xa6>
 8002c40:	2b70      	cmp	r3, #112	@ 0x70
 8002c42:	d87b      	bhi.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c44:	2b60      	cmp	r3, #96	@ 0x60
 8002c46:	d050      	beq.n	8002cea <HAL_TIM_ConfigClockSource+0x11a>
 8002c48:	2b60      	cmp	r3, #96	@ 0x60
 8002c4a:	d877      	bhi.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c4c:	2b50      	cmp	r3, #80	@ 0x50
 8002c4e:	d03c      	beq.n	8002cca <HAL_TIM_ConfigClockSource+0xfa>
 8002c50:	2b50      	cmp	r3, #80	@ 0x50
 8002c52:	d873      	bhi.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c54:	2b40      	cmp	r3, #64	@ 0x40
 8002c56:	d058      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x13a>
 8002c58:	2b40      	cmp	r3, #64	@ 0x40
 8002c5a:	d86f      	bhi.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c5c:	2b30      	cmp	r3, #48	@ 0x30
 8002c5e:	d064      	beq.n	8002d2a <HAL_TIM_ConfigClockSource+0x15a>
 8002c60:	2b30      	cmp	r3, #48	@ 0x30
 8002c62:	d86b      	bhi.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c64:	2b20      	cmp	r3, #32
 8002c66:	d060      	beq.n	8002d2a <HAL_TIM_ConfigClockSource+0x15a>
 8002c68:	2b20      	cmp	r3, #32
 8002c6a:	d867      	bhi.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d05c      	beq.n	8002d2a <HAL_TIM_ConfigClockSource+0x15a>
 8002c70:	2b10      	cmp	r3, #16
 8002c72:	d05a      	beq.n	8002d2a <HAL_TIM_ConfigClockSource+0x15a>
 8002c74:	e062      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c86:	f000 f96a 	bl	8002f5e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002c98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	609a      	str	r2, [r3, #8]
      break;
 8002ca2:	e04f      	b.n	8002d44 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002cb4:	f000 f953 	bl	8002f5e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cc6:	609a      	str	r2, [r3, #8]
      break;
 8002cc8:	e03c      	b.n	8002d44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f000 f8ca 	bl	8002e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2150      	movs	r1, #80	@ 0x50
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 f921 	bl	8002f2a <TIM_ITRx_SetConfig>
      break;
 8002ce8:	e02c      	b.n	8002d44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	f000 f8e8 	bl	8002ecc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2160      	movs	r1, #96	@ 0x60
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 f911 	bl	8002f2a <TIM_ITRx_SetConfig>
      break;
 8002d08:	e01c      	b.n	8002d44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d16:	461a      	mov	r2, r3
 8002d18:	f000 f8aa 	bl	8002e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2140      	movs	r1, #64	@ 0x40
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 f901 	bl	8002f2a <TIM_ITRx_SetConfig>
      break;
 8002d28:	e00c      	b.n	8002d44 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4619      	mov	r1, r3
 8002d34:	4610      	mov	r0, r2
 8002d36:	f000 f8f8 	bl	8002f2a <TIM_ITRx_SetConfig>
      break;
 8002d3a:	e003      	b.n	8002d44 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d40:	e000      	b.n	8002d44 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}

08002d5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b083      	sub	sp, #12
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr

08002d82 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr

08002d94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr
	...

08002da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a2b      	ldr	r2, [pc, #172]	@ (8002e68 <TIM_Base_SetConfig+0xc0>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d007      	beq.n	8002dd0 <TIM_Base_SetConfig+0x28>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dc6:	d003      	beq.n	8002dd0 <TIM_Base_SetConfig+0x28>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a28      	ldr	r2, [pc, #160]	@ (8002e6c <TIM_Base_SetConfig+0xc4>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d108      	bne.n	8002de2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a20      	ldr	r2, [pc, #128]	@ (8002e68 <TIM_Base_SetConfig+0xc0>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d007      	beq.n	8002dfa <TIM_Base_SetConfig+0x52>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002df0:	d003      	beq.n	8002dfa <TIM_Base_SetConfig+0x52>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e6c <TIM_Base_SetConfig+0xc4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d108      	bne.n	8002e0c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a0d      	ldr	r2, [pc, #52]	@ (8002e68 <TIM_Base_SetConfig+0xc0>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d103      	bne.n	8002e40 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	691a      	ldr	r2, [r3, #16]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d005      	beq.n	8002e5e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f023 0201 	bic.w	r2, r3, #1
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	611a      	str	r2, [r3, #16]
  }
}
 8002e5e:	bf00      	nop
 8002e60:	3714      	adds	r7, #20
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr
 8002e68:	40012c00 	.word	0x40012c00
 8002e6c:	40000400 	.word	0x40000400

08002e70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b087      	sub	sp, #28
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	f023 0201 	bic.w	r2, r3, #1
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	011b      	lsls	r3, r3, #4
 8002ea0:	693a      	ldr	r2, [r7, #16]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f023 030a 	bic.w	r3, r3, #10
 8002eac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	621a      	str	r2, [r3, #32]
}
 8002ec2:	bf00      	nop
 8002ec4:	371c      	adds	r7, #28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b087      	sub	sp, #28
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	f023 0210 	bic.w	r2, r3, #16
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	031b      	lsls	r3, r3, #12
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f08:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	011b      	lsls	r3, r3, #4
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	621a      	str	r2, [r3, #32]
}
 8002f20:	bf00      	nop
 8002f22:	371c      	adds	r7, #28
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr

08002f2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b085      	sub	sp, #20
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
 8002f32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f043 0307 	orr.w	r3, r3, #7
 8002f4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	609a      	str	r2, [r3, #8]
}
 8002f54:	bf00      	nop
 8002f56:	3714      	adds	r7, #20
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr

08002f5e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b087      	sub	sp, #28
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	60f8      	str	r0, [r7, #12]
 8002f66:	60b9      	str	r1, [r7, #8]
 8002f68:	607a      	str	r2, [r7, #4]
 8002f6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	021a      	lsls	r2, r3, #8
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	431a      	orrs	r2, r3
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	609a      	str	r2, [r3, #8]
}
 8002f92:	bf00      	nop
 8002f94:	371c      	adds	r7, #28
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bc80      	pop	{r7}
 8002f9a:	4770      	bx	lr

08002f9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d101      	bne.n	8002fb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	e041      	b.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a14      	ldr	r2, [pc, #80]	@ (8003044 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d009      	beq.n	800300c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003000:	d004      	beq.n	800300c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a10      	ldr	r2, [pc, #64]	@ (8003048 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d10c      	bne.n	8003026 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003012:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	4313      	orrs	r3, r2
 800301c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	40012c00 	.word	0x40012c00
 8003048:	40000400 	.word	0x40000400

0800304c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003054:	bf00      	nop
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	bc80      	pop	{r7}
 800305c:	4770      	bx	lr

0800305e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <memset>:
 8003070:	4603      	mov	r3, r0
 8003072:	4402      	add	r2, r0
 8003074:	4293      	cmp	r3, r2
 8003076:	d100      	bne.n	800307a <memset+0xa>
 8003078:	4770      	bx	lr
 800307a:	f803 1b01 	strb.w	r1, [r3], #1
 800307e:	e7f9      	b.n	8003074 <memset+0x4>

08003080 <__libc_init_array>:
 8003080:	b570      	push	{r4, r5, r6, lr}
 8003082:	2600      	movs	r6, #0
 8003084:	4d0c      	ldr	r5, [pc, #48]	@ (80030b8 <__libc_init_array+0x38>)
 8003086:	4c0d      	ldr	r4, [pc, #52]	@ (80030bc <__libc_init_array+0x3c>)
 8003088:	1b64      	subs	r4, r4, r5
 800308a:	10a4      	asrs	r4, r4, #2
 800308c:	42a6      	cmp	r6, r4
 800308e:	d109      	bne.n	80030a4 <__libc_init_array+0x24>
 8003090:	f000 f81a 	bl	80030c8 <_init>
 8003094:	2600      	movs	r6, #0
 8003096:	4d0a      	ldr	r5, [pc, #40]	@ (80030c0 <__libc_init_array+0x40>)
 8003098:	4c0a      	ldr	r4, [pc, #40]	@ (80030c4 <__libc_init_array+0x44>)
 800309a:	1b64      	subs	r4, r4, r5
 800309c:	10a4      	asrs	r4, r4, #2
 800309e:	42a6      	cmp	r6, r4
 80030a0:	d105      	bne.n	80030ae <__libc_init_array+0x2e>
 80030a2:	bd70      	pop	{r4, r5, r6, pc}
 80030a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80030a8:	4798      	blx	r3
 80030aa:	3601      	adds	r6, #1
 80030ac:	e7ee      	b.n	800308c <__libc_init_array+0xc>
 80030ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80030b2:	4798      	blx	r3
 80030b4:	3601      	adds	r6, #1
 80030b6:	e7f2      	b.n	800309e <__libc_init_array+0x1e>
 80030b8:	08003104 	.word	0x08003104
 80030bc:	08003104 	.word	0x08003104
 80030c0:	08003104 	.word	0x08003104
 80030c4:	08003108 	.word	0x08003108

080030c8 <_init>:
 80030c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ca:	bf00      	nop
 80030cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ce:	bc08      	pop	{r3}
 80030d0:	469e      	mov	lr, r3
 80030d2:	4770      	bx	lr

080030d4 <_fini>:
 80030d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d6:	bf00      	nop
 80030d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030da:	bc08      	pop	{r3}
 80030dc:	469e      	mov	lr, r3
 80030de:	4770      	bx	lr
