<center>
    <h1 align="center">7-Segment Display</h1>
    <h4 align="center">A Verilog exercise for 7-Segment Display design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 20 June 2024<br>
        <strong>Last tested version:</strong> 0620
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

![0](./img/0.jpg)

![1](./img/1.jpg)

![2](./img/2.jpg)

![3](./img/3.jpg)

![4](./img/4.jpg)

![5](./img/5.jpg)

![6](./img/6.jpg)

![7](./img/7.jpg)

![8](./img/8.jpg)

![9](./img/9.jpg)

![a](./img/a.jpg)

![b](./img/b.jpg)

![c](./img/c.jpg)

![d](./img/d.jpg)

![e](./img/e.jpg)

![f](./img/f.jpg)
