

================================================================
== Vivado HLS Report for 'Loop_1_proc188'
================================================================
* Date:           Wed Aug 10 16:30:15 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.968 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075| 15.375 us | 15.375 us |  3075|  3075|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3073|     3073|         3|          1|          1|  3072|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     35|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      38|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      38|    110|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_85_p2                        |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln21_fu_79_p2                |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  35|          30|          19|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_i_i_reg_68           |   9|          2|   12|         24|
    |in_local_V_V_blk_n       |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   18|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ctype_V_reg_110                 |  16|   0|   16|          0|
    |i_0_i_i_reg_68                  |  12|   0|   12|          0|
    |icmp_ln21_reg_96                |   1|   0|    1|          0|
    |icmp_ln21_reg_96_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  38|   0|   38|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|start_out            | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|start_write          | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|in_V_address0        | out |   12|  ap_memory |      in_V      |     array    |
|in_V_ce0             | out |    1|  ap_memory |      in_V      |     array    |
|in_V_q0              |  in |   16|  ap_memory |      in_V      |     array    |
|in_local_V_V_din     | out |   16|   ap_fifo  |  in_local_V_V  |    pointer   |
|in_local_V_V_full_n  |  in |    1|   ap_fifo  |  in_local_V_V  |    pointer   |
|in_local_V_V_write   | out |    1|   ap_fifo  |  in_local_V_V  |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

