#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5627745dc120 .scope module, "microprocessor_tb" "microprocessor_tb" 2 2;
 .timescale -9 -12;
v0x5627746e5890_0 .var "clk", 0 0;
v0x5627746e5950_0 .var "en", 0 0;
v0x5627746e5a10_0 .var "rst", 0 0;
S_0x5627745e23e0 .scope module, "u_microprocessor" "Microprocessor" 2 9, 3 1 0, S_0x5627745dc120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "instruction"
v0x5627746e46e0_0 .net "address_out", 31 0, v0x5627746dac00_0;  1 drivers
v0x5627746e47c0_0 .net "clk", 0 0, v0x5627746e5890_0;  1 drivers
v0x5627746e4880_0 .net "data_mem_request", 0 0, v0x5627746ddb50_0;  1 drivers
v0x5627746e49b0_0 .net "data_mem_valid", 0 0, v0x5627746e2e00_0;  1 drivers
v0x5627746e4ae0_0 .net "data_mem_we_re", 0 0, v0x5627746ddd50_0;  1 drivers
v0x5627746e4c10_0 .net "data_out", 31 0, v0x5627746e39d0_0;  1 drivers
v0x5627746e4cb0_0 .net "en", 0 0, v0x5627746e5950_0;  1 drivers
v0x5627746e4d50_0 .net "instruc_mask_signal", 3 0, v0x5627746dc150_0;  1 drivers
v0x5627746e4ea0_0 .net "instruc_mem_request", 0 0, L_0x562774674420;  1 drivers
v0x5627746e4fd0_0 .net "instruc_mem_valid", 0 0, v0x5627746e4430_0;  1 drivers
v0x5627746e5070_0 .net "instruc_mem_we_re", 0 0, v0x5627746dc5b0_0;  1 drivers
o0x7fc8ab2f08e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5627746e51a0_0 .net "instruction", 31 0, o0x7fc8ab2f08e8;  0 drivers
v0x5627746e5260_0 .net "load_signal", 0 0, L_0x5627746e6b50;  1 drivers
v0x5627746e5300_0 .net "mask", 3 0, v0x5627746dd230_0;  1 drivers
v0x5627746e53c0_0 .net "res_o", 31 0, L_0x5627746e6db0;  1 drivers
v0x5627746e5480_0 .net "rst", 0 0, v0x5627746e5a10_0;  1 drivers
v0x5627746e5520_0 .net "wrap_load_out", 31 0, v0x5627746e2230_0;  1 drivers
v0x5627746e56d0_0 .net "wrap_out", 31 0, v0x5627746dd570_0;  1 drivers
o0x7fc8ab2f01f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5627746e5790_0 .net "write", 0 0, o0x7fc8ab2f01f8;  0 drivers
L_0x5627746e6ec0 .part L_0x5627746e6db0, 2, 12;
L_0x5627746e6f60 .part v0x5627746dac00_0, 2, 12;
S_0x5627745e17a0 .scope module, "u_core" "core" 3 32, 4 1 0, S_0x5627745e23e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 32 "load_data_in"
    .port_info 4 /INPUT 1 "instruc_mem_valid"
    .port_info 5 /INPUT 1 "data_mem_valid"
    .port_info 6 /OUTPUT 1 "write"
    .port_info 7 /OUTPUT 1 "load_signal"
    .port_info 8 /OUTPUT 4 "mask_signal"
    .port_info 9 /OUTPUT 32 "store_data_out"
    .port_info 10 /OUTPUT 32 "alu_out_address"
    .port_info 11 /OUTPUT 32 "pc_address"
    .port_info 12 /OUTPUT 1 "instruc_mem_we_re"
    .port_info 13 /OUTPUT 1 "instrucmem_req"
    .port_info 14 /OUTPUT 1 "data_mem_we_re"
    .port_info 15 /OUTPUT 1 "data_mem_request"
    .port_info 16 /OUTPUT 4 "instruc_mask_signal"
L_0x562774674420 .functor BUFZ 1, v0x5627746dc230_0, C4<0>, C4<0>, C4<0>;
L_0x5627746e5bc0 .functor BUFZ 32, v0x5627746e39d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5627746e6b50 .functor BUFZ 1, v0x5627746d0f60_0, C4<0>, C4<0>, C4<0>;
L_0x5627746e6db0 .functor BUFZ 32, v0x5627746d9cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5627746e6e50 .functor BUFZ 4, L_0x5627746e6e50, C4<0000>, C4<0000>, C4<0000>;
v0x5627746df460_0 .net "Jal", 0 0, v0x5627746d0510_0;  1 drivers
v0x5627746df520_0 .net "Jalr", 0 0, v0x5627746d05b0_0;  1 drivers
v0x5627746df5e0_0 .net "adder_out", 31 0, v0x5627746d9540_0;  1 drivers
o0x7fc8ab2ef208 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5627746df710_0 .net "address_in", 31 0, o0x7fc8ab2ef208;  0 drivers
v0x5627746df7b0_0 .net "address_out", 0 0, L_0x5627746e5c30;  1 drivers
v0x5627746df8c0_0 .net "alu_control", 3 0, v0x5627746d0780_0;  1 drivers
v0x5627746df980_0 .net "alu_out_address", 31 0, L_0x5627746e6db0;  alias, 1 drivers
v0x5627746dfa60_0 .net "branch_result", 0 0, v0x5627746915f0_0;  1 drivers
v0x5627746dfb00_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746dfcc0_0 .net "data_mem_request", 0 0, v0x5627746ddb50_0;  alias, 1 drivers
v0x5627746dfd60_0 .net "data_mem_valid", 0 0, v0x5627746e2e00_0;  alias, 1 drivers
v0x5627746dfe00_0 .net "data_mem_we_re", 0 0, v0x5627746ddd50_0;  alias, 1 drivers
v0x5627746dfea0_0 .net "instruc_mask_signal", 3 0, v0x5627746dc150_0;  alias, 1 drivers
v0x5627746dff40_0 .net "instruc_mem_valid", 0 0, v0x5627746e4430_0;  alias, 1 drivers
v0x5627746dffe0_0 .net "instruc_mem_we_re", 0 0, v0x5627746dc5b0_0;  alias, 1 drivers
v0x5627746e0080_0 .net "instrucmem_req", 0 0, L_0x562774674420;  alias, 1 drivers
v0x5627746e0120_0 .net "instruction", 31 0, v0x5627746e39d0_0;  alias, 1 drivers
v0x5627746e02d0_0 .net "instruction_memory_request", 0 0, v0x5627746dc230_0;  1 drivers
RS_0x7fc8ab2ef538 .resolv tri, v0x5627746dbf60_0, L_0x5627746e5bc0;
v0x5627746e0370_0 .net8 "instruction_out", 31 0, RS_0x7fc8ab2ef538;  2 drivers
v0x5627746e0410_0 .net "load", 0 0, v0x5627746d0f60_0;  1 drivers
v0x5627746e04b0_0 .net "load_data_in", 31 0, v0x5627746e2230_0;  alias, 1 drivers
v0x5627746e05a0_0 .net "load_signal", 0 0, L_0x5627746e6b50;  alias, 1 drivers
v0x5627746e0640_0 .net "mask", 3 0, L_0x5627746e6e50;  1 drivers
v0x5627746e0720_0 .net "mask_signal", 3 0, v0x5627746dd230_0;  alias, 1 drivers
v0x5627746e0830_0 .net "mem_to_reg", 1 0, v0x5627746d11a0_0;  1 drivers
v0x5627746e08f0_0 .net "op2_regfile_to_mem", 31 0, L_0x5627746e6750;  1 drivers
v0x5627746e09b0_0 .net "opa_mux_out", 31 0, L_0x5627746e6a20;  1 drivers
v0x5627746e0a70_0 .net "opb_mux_out", 31 0, L_0x5627746e68f0;  1 drivers
v0x5627746e0bc0_0 .net "pc_address", 31 0, v0x5627746dac00_0;  alias, 1 drivers
o0x7fc8ab2f01c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5627746e0c80_0 .net "pc_address_out", 31 0, o0x7fc8ab2f01c8;  0 drivers
v0x5627746e0d60_0 .net "pre_address", 31 0, v0x5627746db450_0;  1 drivers
v0x5627746e0e20_0 .net "res_o", 31 0, v0x5627746d9cc0_0;  1 drivers
v0x5627746e0ee0_0 .net "rst", 0 0, v0x5627746e5a10_0;  alias, 1 drivers
v0x5627746e1220_0 .net "store", 0 0, v0x5627746d1640_0;  1 drivers
v0x5627746e12c0_0 .net "store_data_out", 31 0, v0x5627746dd570_0;  alias, 1 drivers
v0x5627746e1380_0 .net "wb_mux_out", 31 0, v0x5627746debd0_0;  1 drivers
v0x5627746e14d0_0 .net "wrap_load_out", 31 0, v0x5627746dd490_0;  1 drivers
v0x5627746e1620_0 .net "write", 0 0, o0x7fc8ab2f01f8;  alias, 0 drivers
L_0x5627746e5c30 .part o0x7fc8ab2f01c8, 0, 1;
S_0x5627745e0ae0 .scope module, "u_decode" "decode" 4 74, 5 1 0, S_0x5627745e17a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 32 "wb_mux_out"
    .port_info 4 /INPUT 32 "address_out"
    .port_info 5 /OUTPUT 4 "alu_control"
    .port_info 6 /OUTPUT 32 "opa_mux_out"
    .port_info 7 /OUTPUT 32 "opb_mux_out"
    .port_info 8 /OUTPUT 32 "op2_regfile_to_mem"
    .port_info 9 /OUTPUT 1 "Jal"
    .port_info 10 /OUTPUT 1 "Jalr"
    .port_info 11 /OUTPUT 1 "Branch"
    .port_info 12 /OUTPUT 2 "mem_to_reg"
    .port_info 13 /OUTPUT 1 "load"
    .port_info 14 /OUTPUT 1 "store"
L_0x5627746e6750 .functor BUFZ 32, L_0x5627746e63f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5627746d72e0_0 .net "Auipc", 0 0, v0x5627746914f0_0;  1 drivers
v0x5627746d73a0_0 .net "Branch", 0 0, v0x5627746915f0_0;  alias, 1 drivers
v0x5627746d74b0_0 .net "Jal", 0 0, v0x5627746d0510_0;  alias, 1 drivers
v0x5627746d75a0_0 .net "Jalr", 0 0, v0x5627746d05b0_0;  alias, 1 drivers
v0x5627746d7690_0 .net "Lui", 0 0, v0x5627746d0670_0;  1 drivers
v0x5627746d77d0_0 .net "address_out", 31 0, v0x5627746db450_0;  alias, 1 drivers
v0x5627746d7870_0 .net "alu_control", 3 0, v0x5627746d0780_0;  alias, 1 drivers
o0x7fc8ab2ed048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5627746d7960_0 .net "branch", 0 0, o0x7fc8ab2ed048;  0 drivers
v0x5627746d7a00_0 .net "branch_out", 31 0, v0x5627746bb8b0_0;  1 drivers
v0x5627746d7aa0_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746d7b40_0 .net "enable", 0 0, v0x5627746d10e0_0;  1 drivers
v0x5627746d7be0_0 .net "i_type", 31 0, v0x5627746d3e90_0;  1 drivers
v0x5627746d7cd0_0 .net "imm_sel", 2 0, v0x5627746d0c40_0;  1 drivers
v0x5627746d7d70_0 .net "instruction", 31 0, v0x5627746e39d0_0;  alias, 1 drivers
v0x5627746d7e10_0 .net "load", 0 0, v0x5627746d0f60_0;  alias, 1 drivers
v0x5627746d7f00_0 .net "mem_to_reg", 1 0, v0x5627746d11a0_0;  alias, 1 drivers
v0x5627746d7ff0_0 .net "op1", 31 0, L_0x5627746e6170;  1 drivers
v0x5627746d81c0_0 .net "op2", 31 0, L_0x5627746e63f0;  1 drivers
v0x5627746d8280_0 .net "op2_regfile_to_mem", 31 0, L_0x5627746e6750;  alias, 1 drivers
v0x5627746d8360_0 .net "op_a", 0 0, v0x5627746d1340_0;  1 drivers
v0x5627746d8400_0 .net "op_b", 0 0, v0x5627746d1400_0;  1 drivers
v0x5627746d84a0_0 .net "opa_mux_out", 31 0, L_0x5627746e6a20;  alias, 1 drivers
v0x5627746d8560_0 .net "opb_mux_out", 31 0, L_0x5627746e68f0;  alias, 1 drivers
v0x5627746d8600_0 .net "out", 31 0, v0x5627746d4fe0_0;  1 drivers
v0x5627746d86f0_0 .net "reg_write", 0 0, v0x5627746d1580_0;  1 drivers
v0x5627746d8790_0 .net "rst", 0 0, v0x5627746e5a10_0;  alias, 1 drivers
v0x5627746d8830_0 .net "s_type", 31 0, v0x5627746d4140_0;  1 drivers
v0x5627746d8920_0 .net "sb_type", 31 0, v0x5627746d4270_0;  1 drivers
v0x5627746d8a30_0 .net "store", 0 0, v0x5627746d1640_0;  alias, 1 drivers
v0x5627746d8b20_0 .net "u_type", 31 0, v0x5627746d4350_0;  1 drivers
v0x5627746d8c30_0 .net "uj_type", 31 0, v0x5627746d4430_0;  1 drivers
v0x5627746d8d40_0 .net "wb_mux_out", 31 0, v0x5627746debd0_0;  alias, 1 drivers
L_0x5627746e5cd0 .part v0x5627746e39d0_0, 0, 7;
L_0x5627746e5e80 .part v0x5627746e39d0_0, 12, 3;
L_0x5627746e5f20 .part v0x5627746e39d0_0, 30, 1;
L_0x5627746e6460 .part v0x5627746e39d0_0, 15, 5;
L_0x5627746e6580 .part v0x5627746e39d0_0, 20, 5;
L_0x5627746e6670 .part v0x5627746e39d0_0, 7, 5;
L_0x5627746e6850 .part v0x5627746e39d0_0, 12, 3;
S_0x5627745e06a0 .scope module, "u_branch" "branch" 5 79, 6 1 0, S_0x5627745e0ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 32 "op1"
    .port_info 2 /INPUT 32 "op2"
    .port_info 3 /INPUT 3 "func3"
    .port_info 4 /OUTPUT 32 "branch_out"
v0x5627746bb8b0_0 .var "branch_out", 31 0;
v0x5627746bb980_0 .net "en", 0 0, o0x7fc8ab2ed048;  alias, 0 drivers
v0x5627746bb170_0 .net "func3", 2 0, L_0x5627746e6850;  1 drivers
v0x5627746b8a90_0 .net "op1", 31 0, L_0x5627746e6170;  alias, 1 drivers
v0x5627746b8b60_0 .net "op2", 31 0, L_0x5627746e63f0;  alias, 1 drivers
E_0x5627746401e0 .event edge, v0x5627746bb980_0, v0x5627746bb170_0, v0x5627746b8a90_0, v0x5627746b8b60_0;
S_0x5627746cfc50 .scope module, "u_control_unit0" "control_unit" 5 36, 7 1 0, S_0x5627745e0ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op"
    .port_info 1 /INPUT 3 "func3"
    .port_info 2 /INPUT 1 "func7"
    .port_info 3 /OUTPUT 1 "reg_write"
    .port_info 4 /OUTPUT 1 "op_b"
    .port_info 5 /OUTPUT 1 "op_a"
    .port_info 6 /OUTPUT 4 "alu_control"
    .port_info 7 /OUTPUT 1 "Auipc"
    .port_info 8 /OUTPUT 1 "Lui"
    .port_info 9 /OUTPUT 1 "Jal"
    .port_info 10 /OUTPUT 1 "Jalr"
    .port_info 11 /OUTPUT 3 "imm_sel"
    .port_info 12 /OUTPUT 2 "mem_to_reg"
    .port_info 13 /OUTPUT 1 "loadout"
    .port_info 14 /OUTPUT 1 "s"
    .port_info 15 /OUTPUT 1 "en"
    .port_info 16 /OUTPUT 1 "Branch"
v0x5627746d25f0_0 .net "Auipc", 0 0, v0x5627746914f0_0;  alias, 1 drivers
v0x5627746d26e0_0 .net "Branch", 0 0, v0x5627746915f0_0;  alias, 1 drivers
v0x5627746d27b0_0 .net "Jal", 0 0, v0x5627746d0510_0;  alias, 1 drivers
v0x5627746d28b0_0 .net "Jalr", 0 0, v0x5627746d05b0_0;  alias, 1 drivers
v0x5627746d2980_0 .net "Lui", 0 0, v0x5627746d0670_0;  alias, 1 drivers
v0x5627746d2a20_0 .net "alu_control", 3 0, v0x5627746d0780_0;  alias, 1 drivers
v0x5627746d2af0_0 .net "auipc", 0 0, v0x5627746d1ea0_0;  1 drivers
v0x5627746d2be0_0 .net "branch", 0 0, v0x5627746d24e0_0;  1 drivers
v0x5627746d2cd0_0 .net "en", 0 0, v0x5627746d10e0_0;  alias, 1 drivers
v0x5627746d2d70_0 .net "func3", 2 0, L_0x5627746e5e80;  1 drivers
v0x5627746d2e10_0 .net "func7", 0 0, L_0x5627746e5f20;  1 drivers
v0x5627746d2ee0_0 .net "i_type", 0 0, v0x5627746d1f60_0;  1 drivers
v0x5627746d2f80_0 .net "imm_sel", 2 0, v0x5627746d0c40_0;  alias, 1 drivers
v0x5627746d3020_0 .net "jal", 0 0, v0x5627746d2000_0;  1 drivers
v0x5627746d3110_0 .net "jalr", 0 0, v0x5627746d20a0_0;  1 drivers
v0x5627746d3200_0 .net "load", 0 0, v0x5627746d2140_0;  1 drivers
v0x5627746d32f0_0 .net "loadout", 0 0, v0x5627746d0f60_0;  alias, 1 drivers
v0x5627746d3390_0 .net "lui", 0 0, v0x5627746d2230_0;  1 drivers
v0x5627746d3480_0 .net "mem_to_reg", 1 0, v0x5627746d11a0_0;  alias, 1 drivers
v0x5627746d3520_0 .net "op", 6 0, L_0x5627746e5cd0;  1 drivers
v0x5627746d35c0_0 .net "op_a", 0 0, v0x5627746d1340_0;  alias, 1 drivers
v0x5627746d3660_0 .net "op_b", 0 0, v0x5627746d1400_0;  alias, 1 drivers
v0x5627746d3730_0 .net "r_type", 0 0, v0x5627746d2370_0;  1 drivers
v0x5627746d3820_0 .net "reg_write", 0 0, v0x5627746d1580_0;  alias, 1 drivers
v0x5627746d38c0_0 .net "s", 0 0, v0x5627746d1640_0;  alias, 1 drivers
v0x5627746d3990_0 .net "s_type", 0 0, v0x5627746d2410_0;  1 drivers
S_0x5627746cffe0 .scope module, "u_controldecode0" "controldecode" 7 44, 8 1 0, S_0x5627746cfc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "r_type"
    .port_info 1 /INPUT 1 "i_type"
    .port_info 2 /INPUT 1 "s_type"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 3 "func3"
    .port_info 5 /INPUT 1 "func7"
    .port_info 6 /INPUT 1 "lui"
    .port_info 7 /INPUT 1 "auipc"
    .port_info 8 /OUTPUT 1 "Lui"
    .port_info 9 /OUTPUT 1 "Auipc"
    .port_info 10 /OUTPUT 1 "reg_write"
    .port_info 11 /INPUT 1 "jal"
    .port_info 12 /INPUT 1 "jalr"
    .port_info 13 /OUTPUT 1 "Jal"
    .port_info 14 /OUTPUT 1 "Jalr"
    .port_info 15 /OUTPUT 1 "op_b"
    .port_info 16 /OUTPUT 1 "op_a"
    .port_info 17 /OUTPUT 4 "alu_control"
    .port_info 18 /OUTPUT 1 "next_sel"
    .port_info 19 /OUTPUT 1 "mem_en"
    .port_info 20 /OUTPUT 2 "mem_to_reg"
    .port_info 21 /OUTPUT 1 "s"
    .port_info 22 /OUTPUT 1 "loadout"
    .port_info 23 /OUTPUT 3 "imm_sel"
    .port_info 24 /INPUT 1 "branch"
    .port_info 25 /OUTPUT 1 "Branch"
v0x5627746914f0_0 .var "Auipc", 0 0;
v0x5627746915f0_0 .var "Branch", 0 0;
v0x5627746d0510_0 .var "Jal", 0 0;
v0x5627746d05b0_0 .var "Jalr", 0 0;
v0x5627746d0670_0 .var "Lui", 0 0;
v0x5627746d0780_0 .var "alu_control", 3 0;
v0x5627746d0860_0 .net "auipc", 0 0, v0x5627746d1ea0_0;  alias, 1 drivers
v0x5627746d0920_0 .net "branch", 0 0, v0x5627746d24e0_0;  alias, 1 drivers
v0x5627746d09e0_0 .net "func3", 2 0, L_0x5627746e5e80;  alias, 1 drivers
v0x5627746d0ac0_0 .net "func7", 0 0, L_0x5627746e5f20;  alias, 1 drivers
v0x5627746d0b80_0 .net "i_type", 0 0, v0x5627746d1f60_0;  alias, 1 drivers
v0x5627746d0c40_0 .var "imm_sel", 2 0;
v0x5627746d0d20_0 .net "jal", 0 0, v0x5627746d2000_0;  alias, 1 drivers
v0x5627746d0de0_0 .net "jalr", 0 0, v0x5627746d20a0_0;  alias, 1 drivers
v0x5627746d0ea0_0 .net "load", 0 0, v0x5627746d2140_0;  alias, 1 drivers
v0x5627746d0f60_0 .var "loadout", 0 0;
v0x5627746d1020_0 .net "lui", 0 0, v0x5627746d2230_0;  alias, 1 drivers
v0x5627746d10e0_0 .var "mem_en", 0 0;
v0x5627746d11a0_0 .var "mem_to_reg", 1 0;
v0x5627746d1280_0 .var "next_sel", 0 0;
v0x5627746d1340_0 .var "op_a", 0 0;
v0x5627746d1400_0 .var "op_b", 0 0;
v0x5627746d14c0_0 .net "r_type", 0 0, v0x5627746d2370_0;  alias, 1 drivers
v0x5627746d1580_0 .var "reg_write", 0 0;
v0x5627746d1640_0 .var "s", 0 0;
v0x5627746d1700_0 .net "s_type", 0 0, v0x5627746d2410_0;  alias, 1 drivers
E_0x562774640aa0/0 .event edge, v0x5627746d14c0_0, v0x5627746d0b80_0, v0x5627746d0ea0_0, v0x5627746d0d20_0;
E_0x562774640aa0/1 .event edge, v0x5627746d0de0_0, v0x5627746d1020_0, v0x5627746d0860_0, v0x5627746d0920_0;
E_0x562774640aa0/2 .event edge, v0x5627746d1700_0, v0x5627746d0ac0_0, v0x5627746d09e0_0;
E_0x562774640aa0 .event/or E_0x562774640aa0/0, E_0x562774640aa0/1, E_0x562774640aa0/2;
S_0x5627746d1be0 .scope module, "u_typedec0" "typedec" 7 31, 9 1 0, S_0x5627746cfc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op"
    .port_info 1 /OUTPUT 1 "r_type"
    .port_info 2 /OUTPUT 1 "i_type"
    .port_info 3 /OUTPUT 1 "s_type"
    .port_info 4 /OUTPUT 1 "load"
    .port_info 5 /OUTPUT 1 "sb_type"
    .port_info 6 /OUTPUT 1 "auipc"
    .port_info 7 /OUTPUT 1 "jal"
    .port_info 8 /OUTPUT 1 "jalr"
    .port_info 9 /OUTPUT 1 "lui"
v0x5627746d1ea0_0 .var "auipc", 0 0;
v0x5627746d1f60_0 .var "i_type", 0 0;
v0x5627746d2000_0 .var "jal", 0 0;
v0x5627746d20a0_0 .var "jalr", 0 0;
v0x5627746d2140_0 .var "load", 0 0;
v0x5627746d2230_0 .var "lui", 0 0;
v0x5627746d22d0_0 .net "op", 6 0, L_0x5627746e5cd0;  alias, 1 drivers
v0x5627746d2370_0 .var "r_type", 0 0;
v0x5627746d2410_0 .var "s_type", 0 0;
v0x5627746d24e0_0 .var "sb_type", 0 0;
E_0x5627746407b0 .event edge, v0x5627746d22d0_0;
S_0x5627746d3b00 .scope module, "u_imm_gen0" "imm_gen" 5 70, 10 1 0, S_0x5627745e0ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruc"
    .port_info 1 /OUTPUT 32 "i_type"
    .port_info 2 /OUTPUT 32 "s_type"
    .port_info 3 /OUTPUT 32 "sb_type"
    .port_info 4 /OUTPUT 32 "uj_type"
    .port_info 5 /OUTPUT 32 "u_type"
v0x5627746d3d90_0 .var "i", 11 0;
v0x5627746d3e90_0 .var "i_type", 31 0;
v0x5627746d3f70_0 .net "instruc", 31 0, v0x5627746e39d0_0;  alias, 1 drivers
v0x5627746d4060_0 .var "s", 11 0;
v0x5627746d4140_0 .var "s_type", 31 0;
v0x5627746d4270_0 .var "sb_type", 31 0;
v0x5627746d4350_0 .var "u_type", 31 0;
v0x5627746d4430_0 .var "uj_type", 31 0;
E_0x5627746bcdf0 .event edge, v0x5627746d3f70_0, v0x5627746d3d90_0, v0x5627746d4060_0;
S_0x5627746d45d0 .scope module, "u_mux1" "mux3_8" 5 88, 11 1 0, S_0x5627745e0ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /INPUT 32 "e"
    .port_info 5 /INPUT 32 "f"
    .port_info 6 /INPUT 32 "g"
    .port_info 7 /INPUT 32 "h"
    .port_info 8 /INPUT 3 "sel"
    .port_info 9 /OUTPUT 32 "out"
v0x5627746d4910_0 .net "a", 31 0, v0x5627746d3e90_0;  alias, 1 drivers
v0x5627746d49f0_0 .net "b", 31 0, v0x5627746d4140_0;  alias, 1 drivers
v0x5627746d4ac0_0 .net "c", 31 0, v0x5627746d4270_0;  alias, 1 drivers
v0x5627746d4bc0_0 .net "d", 31 0, v0x5627746d4430_0;  alias, 1 drivers
v0x5627746d4c90_0 .net "e", 31 0, v0x5627746d4350_0;  alias, 1 drivers
o0x7fc8ab2ee398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5627746d4d80_0 .net "f", 31 0, o0x7fc8ab2ee398;  0 drivers
o0x7fc8ab2ee3c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5627746d4e20_0 .net "g", 31 0, o0x7fc8ab2ee3c8;  0 drivers
o0x7fc8ab2ee3f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5627746d4f00_0 .net "h", 31 0, o0x7fc8ab2ee3f8;  0 drivers
v0x5627746d4fe0_0 .var "out", 31 0;
v0x5627746d50c0_0 .net "sel", 2 0, v0x5627746d0c40_0;  alias, 1 drivers
E_0x56277463ec10/0 .event edge, v0x5627746d0c40_0, v0x5627746d3e90_0, v0x5627746d4140_0, v0x5627746d4270_0;
E_0x56277463ec10/1 .event edge, v0x5627746d4430_0, v0x5627746d4350_0, v0x5627746d4d80_0, v0x5627746d4e20_0;
E_0x56277463ec10/2 .event edge, v0x5627746d4f00_0;
E_0x56277463ec10 .event/or E_0x56277463ec10/0, E_0x56277463ec10/1, E_0x56277463ec10/2;
S_0x5627746d52c0 .scope module, "u_mux2" "mux" 5 98, 12 1 0, S_0x5627745e0ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x5627746d54e0_0 .net "a", 31 0, L_0x5627746e63f0;  alias, 1 drivers
v0x5627746d55c0_0 .net "b", 31 0, v0x5627746d4fe0_0;  alias, 1 drivers
v0x5627746d5690_0 .net "out", 31 0, L_0x5627746e68f0;  alias, 1 drivers
v0x5627746d5760_0 .net "sel", 0 0, v0x5627746d1400_0;  alias, 1 drivers
L_0x5627746e68f0 .functor MUXZ 32, L_0x5627746e63f0, v0x5627746d4fe0_0, v0x5627746d1400_0, C4<>;
S_0x5627746d58d0 .scope module, "u_mux4" "mux" 5 105, 12 1 0, S_0x5627745e0ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x5627746d5aa0_0 .net "a", 31 0, L_0x5627746e6170;  alias, 1 drivers
v0x5627746d5bb0_0 .net "b", 31 0, v0x5627746db450_0;  alias, 1 drivers
v0x5627746d5c70_0 .net "out", 31 0, L_0x5627746e6a20;  alias, 1 drivers
v0x5627746d5d60_0 .net "sel", 0 0, v0x5627746d1340_0;  alias, 1 drivers
L_0x5627746e6a20 .functor MUXZ 32, L_0x5627746e6170, v0x5627746db450_0, v0x5627746d1340_0, C4<>;
S_0x5627746d5ed0 .scope module, "u_regfile0" "regfile" 5 56, 13 1 0, S_0x5627745e0ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 5 "rs1"
    .port_info 5 /INPUT 5 "rs2"
    .port_info 6 /INPUT 5 "rd"
    .port_info 7 /OUTPUT 32 "op1"
    .port_info 8 /OUTPUT 32 "op2"
L_0x5627746e6170 .functor BUFZ 32, L_0x5627746e5fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5627746e63f0 .functor BUFZ 32, L_0x5627746e61e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5627746d6170_0 .net *"_s0", 31 0, L_0x5627746e5fc0;  1 drivers
v0x5627746d6270_0 .net *"_s10", 6 0, L_0x5627746e6280;  1 drivers
L_0x7fc8ab2a4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5627746d6350_0 .net *"_s13", 1 0, L_0x7fc8ab2a4060;  1 drivers
v0x5627746d6410_0 .net *"_s2", 6 0, L_0x5627746e6080;  1 drivers
L_0x7fc8ab2a4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5627746d64f0_0 .net *"_s5", 1 0, L_0x7fc8ab2a4018;  1 drivers
v0x5627746d6620_0 .net *"_s8", 31 0, L_0x5627746e61e0;  1 drivers
v0x5627746d6700_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746d67c0_0 .net "en", 0 0, v0x5627746d1580_0;  alias, 1 drivers
v0x5627746d68b0_0 .var/i "i", 31 0;
v0x5627746d6990_0 .net "instruction", 31 0, v0x5627746debd0_0;  alias, 1 drivers
v0x5627746d6a70_0 .net "op1", 31 0, L_0x5627746e6170;  alias, 1 drivers
v0x5627746d6b30_0 .net "op2", 31 0, L_0x5627746e63f0;  alias, 1 drivers
v0x5627746d6c40_0 .net "rd", 4 0, L_0x5627746e6670;  1 drivers
v0x5627746d6d20 .array "reg_file", 0 31, 31 0;
v0x5627746d6de0_0 .net "rs1", 4 0, L_0x5627746e6460;  1 drivers
v0x5627746d6ec0_0 .net "rs2", 4 0, L_0x5627746e6580;  1 drivers
v0x5627746d6fa0_0 .net "rst", 0 0, v0x5627746e5a10_0;  alias, 1 drivers
E_0x5627746d60f0/0 .event negedge, v0x5627746d6fa0_0;
E_0x5627746d60f0/1 .event posedge, v0x5627746d6700_0;
E_0x5627746d60f0 .event/or E_0x5627746d60f0/0, E_0x5627746d60f0/1;
L_0x5627746e5fc0 .array/port v0x5627746d6d20, L_0x5627746e6080;
L_0x5627746e6080 .concat [ 5 2 0 0], L_0x5627746e6460, L_0x7fc8ab2a4018;
L_0x5627746e61e0 .array/port v0x5627746d6d20, L_0x5627746e6280;
L_0x5627746e6280 .concat [ 5 2 0 0], L_0x5627746e6580, L_0x7fc8ab2a4060;
S_0x5627746d8fc0 .scope module, "u_execute" "execute" 4 96, 14 1 0, S_0x5627745e17a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "opa_mux_out"
    .port_info 1 /INPUT 32 "opb_mux_out"
    .port_info 2 /INPUT 4 "alu_control"
    .port_info 3 /OUTPUT 32 "res_o"
    .port_info 4 /INPUT 32 "address_out"
    .port_info 5 /OUTPUT 32 "adder_out"
v0x5627746d9e20_0 .net "adder_out", 31 0, v0x5627746d9540_0;  alias, 1 drivers
v0x5627746d9f00_0 .net "address_out", 31 0, v0x5627746db450_0;  alias, 1 drivers
v0x5627746d9fa0_0 .net "alu_control", 3 0, v0x5627746d0780_0;  alias, 1 drivers
v0x5627746da040_0 .net "opa_mux_out", 31 0, L_0x5627746e6a20;  alias, 1 drivers
v0x5627746da100_0 .net "opb_mux_out", 31 0, L_0x5627746e68f0;  alias, 1 drivers
v0x5627746da1c0_0 .net "res_o", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
S_0x5627746d9290 .scope module, "u_adder0" "adder" 14 18, 15 1 0, S_0x5627746d8fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address_out"
    .port_info 1 /OUTPUT 32 "adder_out"
v0x5627746d9540_0 .var "adder_out", 31 0;
v0x5627746d9640_0 .net "address_out", 31 0, v0x5627746db450_0;  alias, 1 drivers
E_0x5627746d94c0 .event edge, v0x5627746d5bb0_0;
S_0x5627746d97b0 .scope module, "u_alu0" "alu" 14 11, 16 1 0, S_0x5627746d8fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 4 "op"
    .port_info 3 /OUTPUT 32 "res_o"
v0x5627746d99e0_0 .net "a", 31 0, L_0x5627746e6a20;  alias, 1 drivers
v0x5627746d9b10_0 .net "b", 31 0, L_0x5627746e68f0;  alias, 1 drivers
v0x5627746d9c20_0 .net "op", 3 0, v0x5627746d0780_0;  alias, 1 drivers
v0x5627746d9cc0_0 .var "res_o", 31 0;
E_0x5627746d9980 .event edge, v0x5627746d0780_0, v0x5627746d5c70_0, v0x5627746d5690_0;
S_0x5627746da360 .scope module, "u_fetch" "fetch" 4 49, 17 1 0, S_0x5627745e17a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 32 "instruction"
    .port_info 4 /INPUT 32 "address_in"
    .port_info 5 /INPUT 32 "res_o"
    .port_info 6 /INPUT 1 "Branch"
    .port_info 7 /INPUT 1 "Jal"
    .port_info 8 /INPUT 1 "Jalr"
    .port_info 9 /INPUT 1 "valid"
    .port_info 10 /OUTPUT 32 "address_out"
    .port_info 11 /OUTPUT 1 "mem_request"
    .port_info 12 /OUTPUT 1 "we_re"
    .port_info 13 /OUTPUT 32 "instruction_out"
    .port_info 14 /OUTPUT 32 "pre_address"
    .port_info 15 /OUTPUT 4 "mask"
v0x5627746db910_0 .net "Branch", 0 0, v0x5627746915f0_0;  alias, 1 drivers
v0x5627746dba60_0 .net "Jal", 0 0, v0x5627746d0510_0;  alias, 1 drivers
v0x5627746dbbb0_0 .net "Jalr", 0 0, v0x5627746d05b0_0;  alias, 1 drivers
v0x5627746dbce0_0 .net "address_in", 31 0, o0x7fc8ab2ef208;  alias, 0 drivers
v0x5627746dbd80_0 .net "address_out", 31 0, v0x5627746dac00_0;  alias, 1 drivers
v0x5627746dbe20_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746dbec0_0 .net "instruction", 31 0, v0x5627746e39d0_0;  alias, 1 drivers
v0x5627746dbf60_0 .var "instruction_out", 31 0;
v0x5627746dc020_0 .net "load", 0 0, v0x5627746d0f60_0;  alias, 1 drivers
v0x5627746dc150_0 .var "mask", 3 0;
v0x5627746dc230_0 .var "mem_request", 0 0;
v0x5627746dc2f0_0 .net "pre_address", 31 0, v0x5627746db450_0;  alias, 1 drivers
v0x5627746dc3b0_0 .net "res_o", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
v0x5627746dc470_0 .net "rst", 0 0, v0x5627746e5a10_0;  alias, 1 drivers
v0x5627746dc510_0 .net "valid", 0 0, v0x5627746e2e00_0;  alias, 1 drivers
v0x5627746dc5b0_0 .var "we_re", 0 0;
E_0x5627746d91b0 .event edge, v0x5627746d3f70_0;
E_0x5627746da770 .event edge, v0x5627746d0f60_0, v0x5627746db640_0;
S_0x5627746da7d0 .scope module, "u_program_counter" "program_counter" 17 23, 18 1 0, S_0x5627746da360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "address_in"
    .port_info 3 /INPUT 1 "jal"
    .port_info 4 /INPUT 1 "jalr"
    .port_info 5 /OUTPUT 32 "address_out"
    .port_info 6 /INPUT 32 "branch_address"
    .port_info 7 /INPUT 32 "jal_address"
    .port_info 8 /INPUT 32 "jalr_address"
    .port_info 9 /INPUT 1 "branch"
    .port_info 10 /INPUT 1 "valid"
    .port_info 11 /OUTPUT 32 "pre_address"
    .port_info 12 /INPUT 1 "load"
v0x5627746dab00_0 .net "address_in", 31 0, o0x7fc8ab2ef208;  alias, 0 drivers
v0x5627746dac00_0 .var "address_out", 31 0;
v0x5627746dace0_0 .net "branch", 0 0, v0x5627746915f0_0;  alias, 1 drivers
v0x5627746dad80_0 .net "branch_address", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
v0x5627746dae70_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746dafb0_0 .net "jal", 0 0, v0x5627746d0510_0;  alias, 1 drivers
v0x5627746db050_0 .net "jal_address", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
v0x5627746db110_0 .net "jalr", 0 0, v0x5627746d05b0_0;  alias, 1 drivers
v0x5627746db1b0_0 .net "jalr_address", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
o0x7fc8ab2ef268 .functor BUFZ 1, C4<z>; HiZ drive
v0x5627746db390_0 .net "load", 0 0, o0x7fc8ab2ef268;  0 drivers
v0x5627746db450_0 .var "pre_address", 31 0;
v0x5627746db5a0_0 .net "rst", 0 0, v0x5627746e5a10_0;  alias, 1 drivers
v0x5627746db640_0 .net "valid", 0 0, v0x5627746e2e00_0;  alias, 1 drivers
S_0x5627746dc8e0 .scope module, "u_memorystage" "mem_stage" 4 105, 19 1 0, S_0x5627745e17a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wrap_in"
    .port_info 1 /INPUT 32 "res_o"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "valid"
    .port_info 6 /INPUT 32 "wrap_load_in"
    .port_info 7 /OUTPUT 32 "wrap_load_out"
    .port_info 8 /OUTPUT 32 "wrap_out"
    .port_info 9 /OUTPUT 4 "mask"
    .port_info 10 /OUTPUT 1 "mem_request"
    .port_info 11 /OUTPUT 1 "we_re"
v0x5627746dd800_0 .net "en", 0 0, v0x5627746d1640_0;  alias, 1 drivers
v0x5627746dd950_0 .net8 "instruction", 31 0, RS_0x7fc8ab2ef538;  alias, 2 drivers
v0x5627746dda10_0 .net "load", 0 0, v0x5627746d0f60_0;  alias, 1 drivers
v0x5627746ddab0_0 .net "mask", 3 0, v0x5627746dd230_0;  alias, 1 drivers
v0x5627746ddb50_0 .var "mem_request", 0 0;
v0x5627746ddbf0_0 .net "res_o", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
v0x5627746ddc90_0 .net "valid", 0 0, v0x5627746e4430_0;  alias, 1 drivers
v0x5627746ddd50_0 .var "we_re", 0 0;
v0x5627746dde10_0 .net "wrap_in", 31 0, L_0x5627746e6750;  alias, 1 drivers
v0x5627746ddf60_0 .net "wrap_load_in", 31 0, v0x5627746e2230_0;  alias, 1 drivers
v0x5627746de020_0 .net "wrap_load_out", 31 0, v0x5627746dd490_0;  alias, 1 drivers
v0x5627746de0c0_0 .net "wrap_out", 31 0, v0x5627746dd570_0;  alias, 1 drivers
E_0x5627746dcb90 .event edge, v0x5627746ddc90_0, v0x5627746d0f60_0, v0x5627746d1640_0;
L_0x5627746e6be0 .part RS_0x7fc8ab2ef538, 12, 3;
L_0x5627746e6d10 .part v0x5627746d9cc0_0, 0, 2;
S_0x5627746dcc10 .scope module, "u_wrapmem" "wrapmem" 19 23, 20 1 0, S_0x5627746dc8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wrap_in"
    .port_info 1 /INPUT 3 "func3"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 32 "wrap_load_in"
    .port_info 5 /OUTPUT 4 "masking"
    .port_info 6 /OUTPUT 32 "wrap_out"
    .port_info 7 /OUTPUT 32 "wrap_load_out"
    .port_info 8 /INPUT 2 "byteadd"
v0x5627746dcf30_0 .net "byteadd", 1 0, L_0x5627746e6d10;  1 drivers
v0x5627746dd030_0 .net "en", 0 0, v0x5627746d1640_0;  alias, 1 drivers
v0x5627746dd0f0_0 .net "func3", 2 0, L_0x5627746e6be0;  1 drivers
v0x5627746dd190_0 .net "load", 0 0, v0x5627746d0f60_0;  alias, 1 drivers
v0x5627746dd230_0 .var "masking", 3 0;
v0x5627746dd310_0 .net "wrap_in", 31 0, L_0x5627746e6750;  alias, 1 drivers
v0x5627746dd3d0_0 .net "wrap_load_in", 31 0, v0x5627746e2230_0;  alias, 1 drivers
v0x5627746dd490_0 .var "wrap_load_out", 31 0;
v0x5627746dd570_0 .var "wrap_out", 31 0;
E_0x5627746dce90/0 .event edge, v0x5627746d1640_0, v0x5627746dd0f0_0, v0x5627746dcf30_0, v0x5627746d8280_0;
E_0x5627746dce90/1 .event edge, v0x5627746d0f60_0, v0x5627746dd3d0_0;
E_0x5627746dce90 .event/or E_0x5627746dce90/0, E_0x5627746dce90/1;
S_0x5627746de330 .scope module, "u_wbstage" "write_back" 4 123, 21 1 0, S_0x5627745e17a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_out"
    .port_info 1 /INPUT 32 "data_mem_out"
    .port_info 2 /INPUT 32 "adder_out"
    .port_info 3 /INPUT 2 "rd_sel"
    .port_info 4 /OUTPUT 32 "wb_mux_out"
v0x5627746deef0_0 .net "adder_out", 31 0, v0x5627746d9540_0;  alias, 1 drivers
v0x5627746defd0_0 .net "alu_out", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
v0x5627746df1a0_0 .net "data_mem_out", 31 0, v0x5627746dd490_0;  alias, 1 drivers
v0x5627746df240_0 .net "rd_sel", 1 0, v0x5627746d11a0_0;  alias, 1 drivers
v0x5627746df300_0 .net "wb_mux_out", 31 0, v0x5627746debd0_0;  alias, 1 drivers
S_0x5627746de4b0 .scope module, "u_muxrd" "mux2_4" 21 10, 22 1 0, S_0x5627746de330;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 32 "out"
v0x5627746de810_0 .net "a", 31 0, v0x5627746d9cc0_0;  alias, 1 drivers
v0x5627746de8f0_0 .net "b", 31 0, v0x5627746dd490_0;  alias, 1 drivers
v0x5627746dea00_0 .net "c", 31 0, v0x5627746d9540_0;  alias, 1 drivers
o0x7fc8ab2efe98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5627746deaf0_0 .net "d", 31 0, o0x7fc8ab2efe98;  0 drivers
v0x5627746debd0_0 .var "out", 31 0;
v0x5627746ded30_0 .net "sel", 1 0, v0x5627746d11a0_0;  alias, 1 drivers
E_0x5627746de780/0 .event edge, v0x5627746d11a0_0, v0x5627746d9cc0_0, v0x5627746dd490_0, v0x5627746d9540_0;
E_0x5627746de780/1 .event edge, v0x5627746deaf0_0;
E_0x5627746de780 .event/or E_0x5627746de780/0, E_0x5627746de780/1;
S_0x5627746e1990 .scope module, "u_datamem" "datamem_top" 3 53, 23 1 0, S_0x5627745e23e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we_re"
    .port_info 3 /INPUT 1 "request"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 4 "mask"
    .port_info 6 /INPUT 12 "address"
    .port_info 7 /INPUT 32 "data_in"
    .port_info 8 /OUTPUT 1 "valid"
    .port_info 9 /OUTPUT 32 "data_out"
P_0x5627746dece0 .param/l "INIT_MEM" 0 23 2, +C4<00000000000000000000000000000000>;
v0x5627746e27a0_0 .net "address", 11 0, L_0x5627746e6ec0;  1 drivers
v0x5627746e2880_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746e2920_0 .net "data_in", 31 0, v0x5627746dd570_0;  alias, 1 drivers
v0x5627746e29c0_0 .net "data_out", 31 0, v0x5627746e2230_0;  alias, 1 drivers
v0x5627746e2af0_0 .net "load", 0 0, L_0x5627746e6b50;  alias, 1 drivers
v0x5627746e2b90_0 .net "mask", 3 0, v0x5627746dd230_0;  alias, 1 drivers
v0x5627746e2cc0_0 .net "request", 0 0, v0x5627746ddb50_0;  alias, 1 drivers
v0x5627746e2d60_0 .net "rst", 0 0, v0x5627746e5a10_0;  alias, 1 drivers
v0x5627746e2e00_0 .var "valid", 0 0;
v0x5627746e2f30_0 .net "we_re", 0 0, v0x5627746ddd50_0;  alias, 1 drivers
S_0x5627746e1c80 .scope module, "u_memory" "memory" 23 28, 24 1 0, S_0x5627746e1990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 12 "address"
    .port_info 2 /INPUT 1 "we_re"
    .port_info 3 /INPUT 1 "request"
    .port_info 4 /INPUT 4 "mask"
    .port_info 5 /INPUT 32 "data_in"
    .port_info 6 /OUTPUT 32 "data_out"
P_0x5627746e1e00 .param/l "INIT_MEM" 0 24 2, +C4<00000000000000000000000000000000>;
v0x5627746e1fd0_0 .net "address", 11 0, L_0x5627746e6ec0;  alias, 1 drivers
v0x5627746e20d0_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746e2190_0 .net "data_in", 31 0, v0x5627746dd570_0;  alias, 1 drivers
v0x5627746e2230_0 .var "data_out", 31 0;
v0x5627746e22d0_0 .net "mask", 3 0, v0x5627746dd230_0;  alias, 1 drivers
v0x5627746e23e0 .array "mem", 4095 0, 31 0;
v0x5627746e24a0_0 .net "request", 0 0, v0x5627746ddb50_0;  alias, 1 drivers
v0x5627746e2590_0 .net "we_re", 0 0, v0x5627746ddd50_0;  alias, 1 drivers
E_0x5627746e1f50 .event posedge, v0x5627746d6700_0;
S_0x5627746e3110 .scope module, "u_instruc_mem" "instruc_mem_top" 3 70, 25 1 0, S_0x5627745e23e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we_re"
    .port_info 3 /INPUT 1 "request"
    .port_info 4 /INPUT 4 "mask"
    .port_info 5 /INPUT 12 "address"
    .port_info 6 /INPUT 32 "data_in"
    .port_info 7 /OUTPUT 1 "valid"
    .port_info 8 /OUTPUT 32 "data_out"
P_0x5627746e07e0 .param/l "INIT_MEM" 0 25 2, +C4<00000000000000000000000000000001>;
v0x5627746e3ef0_0 .net "address", 11 0, L_0x5627746e6f60;  1 drivers
v0x5627746e3fd0_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746e4070_0 .net "data_in", 31 0, o0x7fc8ab2f08e8;  alias, 0 drivers
v0x5627746e4110_0 .net "data_out", 31 0, v0x5627746e39d0_0;  alias, 1 drivers
v0x5627746e41b0_0 .net "mask", 3 0, v0x5627746dc150_0;  alias, 1 drivers
v0x5627746e42a0_0 .net "request", 0 0, L_0x562774674420;  alias, 1 drivers
v0x5627746e4390_0 .net "rst", 0 0, v0x5627746e5a10_0;  alias, 1 drivers
v0x5627746e4430_0 .var "valid", 0 0;
v0x5627746e4520_0 .net "we_re", 0 0, v0x5627746dc5b0_0;  alias, 1 drivers
S_0x5627746e3450 .scope module, "u_memory" "memory" 25 27, 24 1 0, S_0x5627746e3110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 12 "address"
    .port_info 2 /INPUT 1 "we_re"
    .port_info 3 /INPUT 1 "request"
    .port_info 4 /INPUT 4 "mask"
    .port_info 5 /INPUT 32 "data_in"
    .port_info 6 /OUTPUT 32 "data_out"
P_0x5627746e3620 .param/l "INIT_MEM" 0 24 2, +C4<00000000000000000000000000000001>;
v0x5627746e3770_0 .net "address", 11 0, L_0x5627746e6f60;  alias, 1 drivers
v0x5627746e3870_0 .net "clk", 0 0, v0x5627746e5890_0;  alias, 1 drivers
v0x5627746e3930_0 .net "data_in", 31 0, o0x7fc8ab2f08e8;  alias, 0 drivers
v0x5627746e39d0_0 .var "data_out", 31 0;
v0x5627746e3a90_0 .net "mask", 3 0, v0x5627746dc150_0;  alias, 1 drivers
v0x5627746e3ba0 .array "mem", 4095 0, 31 0;
v0x5627746e3c60_0 .net "request", 0 0, L_0x562774674420;  alias, 1 drivers
v0x5627746e3d00_0 .net "we_re", 0 0, v0x5627746dc5b0_0;  alias, 1 drivers
    .scope S_0x5627746da7d0;
T_0 ;
    %wait E_0x5627746d60f0;
    %load/vec4 v0x5627746db5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5627746dac00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5627746dace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5627746dad80_0;
    %assign/vec4 v0x5627746dac00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5627746dafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5627746db050_0;
    %assign/vec4 v0x5627746dac00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5627746db110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5627746db1b0_0;
    %assign/vec4 v0x5627746dac00_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5627746db390_0;
    %load/vec4 v0x5627746db640_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5627746dac00_0;
    %assign/vec4 v0x5627746dac00_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5627746dac00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5627746dac00_0, 0;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x5627746dac00_0;
    %assign/vec4 v0x5627746db450_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5627746da360;
T_1 ;
    %wait E_0x5627746da770;
    %load/vec4 v0x5627746dc020_0;
    %load/vec4 v0x5627746dc510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5627746dc150_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746dc5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746dc230_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5627746dc150_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746dc5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627746dc230_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5627746da360;
T_2 ;
    %wait E_0x5627746d91b0;
    %load/vec4 v0x5627746dbec0_0;
    %store/vec4 v0x5627746dbf60_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5627746d1be0;
T_3 ;
    %wait E_0x5627746407b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d1f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d20a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2230_0, 0, 1;
    %load/vec4 v0x5627746d22d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d1f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d24e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d20a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d2230_0, 0, 1;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627746d2370_0, 0, 1;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d1f60_0, 0;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d2410_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d2140_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d24e0_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d1ea0_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d2000_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d20a0_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627746d2230_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5627746cffe0;
T_4 ;
    %wait E_0x562774640aa0;
    %load/vec4 v0x5627746d14c0_0;
    %load/vec4 v0x5627746d0b80_0;
    %or;
    %load/vec4 v0x5627746d0ea0_0;
    %or;
    %load/vec4 v0x5627746d0d20_0;
    %or;
    %load/vec4 v0x5627746d0de0_0;
    %or;
    %load/vec4 v0x5627746d1020_0;
    %or;
    %load/vec4 v0x5627746d0860_0;
    %or;
    %store/vec4 v0x5627746d1580_0, 0, 1;
    %load/vec4 v0x5627746d0920_0;
    %load/vec4 v0x5627746d0d20_0;
    %or;
    %load/vec4 v0x5627746d0860_0;
    %or;
    %store/vec4 v0x5627746d1340_0, 0, 1;
    %load/vec4 v0x5627746d0b80_0;
    %load/vec4 v0x5627746d0ea0_0;
    %or;
    %load/vec4 v0x5627746d0920_0;
    %or;
    %load/vec4 v0x5627746d1700_0;
    %or;
    %load/vec4 v0x5627746d0d20_0;
    %or;
    %load/vec4 v0x5627746d0de0_0;
    %or;
    %load/vec4 v0x5627746d0860_0;
    %or;
    %load/vec4 v0x5627746d1020_0;
    %or;
    %store/vec4 v0x5627746d1400_0, 0, 1;
    %load/vec4 v0x5627746d0ea0_0;
    %store/vec4 v0x5627746d0f60_0, 0, 1;
    %load/vec4 v0x5627746d1700_0;
    %store/vec4 v0x5627746d1640_0, 0, 1;
    %load/vec4 v0x5627746d0ea0_0;
    %pad/u 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %load/vec4 v0x5627746d1700_0;
    %store/vec4 v0x5627746d10e0_0, 0, 1;
    %load/vec4 v0x5627746d0920_0;
    %store/vec4 v0x5627746915f0_0, 0, 1;
    %load/vec4 v0x5627746d0920_0;
    %store/vec4 v0x5627746d1280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746d05b0_0, 0, 1;
    %load/vec4 v0x5627746d14c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
T_4.0 ;
    %load/vec4 v0x5627746d0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5627746d09e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5627746d09e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.9 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
T_4.3 ;
    %load/vec4 v0x5627746d0b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
T_4.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %load/vec4 v0x5627746d0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0x5627746d09e0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x5627746d09e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.30;
T_4.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.27 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.30;
T_4.30 ;
    %pop/vec4 1;
T_4.19 ;
    %load/vec4 v0x5627746d1700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %load/vec4 v0x5627746d09e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
T_4.31 ;
    %load/vec4 v0x5627746d0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %load/vec4 v0x5627746d09e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
T_4.37 ;
    %load/vec4 v0x5627746d0920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.45, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
T_4.45 ;
    %load/vec4 v0x5627746d0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.47, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %load/vec4 v0x5627746d0d20_0;
    %store/vec4 v0x5627746d0510_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
T_4.47 ;
    %load/vec4 v0x5627746d0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.49, 8;
    %load/vec4 v0x5627746d0de0_0;
    %store/vec4 v0x5627746d05b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
    %jmp T_4.50;
T_4.49 ;
    %load/vec4 v0x5627746d1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.51, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %load/vec4 v0x5627746d1020_0;
    %store/vec4 v0x5627746d0670_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
    %jmp T_4.52;
T_4.51 ;
    %load/vec4 v0x5627746d0860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.53, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627746d11a0_0, 0, 2;
    %load/vec4 v0x5627746d0860_0;
    %store/vec4 v0x5627746914f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746d0780_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5627746d0c40_0, 0, 3;
T_4.53 ;
T_4.52 ;
T_4.50 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5627746d5ed0;
T_5 ;
    %wait E_0x5627746d60f0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746d6d20, 0, 4;
    %load/vec4 v0x5627746d6fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5627746d68b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5627746d68b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5627746d68b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746d6d20, 0, 4;
    %load/vec4 v0x5627746d68b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5627746d68b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5627746d67c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5627746d6990_0;
    %load/vec4 v0x5627746d6c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746d6d20, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5627746d3b00;
T_6 ;
    %wait E_0x5627746bcdf0;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5627746d4060_0, 4, 5;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5627746d4060_0, 4, 7;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x5627746d3d90_0, 0, 12;
    %load/vec4 v0x5627746d3d90_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x5627746d3d90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746d3e90_0, 0, 32;
    %load/vec4 v0x5627746d4060_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x5627746d4060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746d4140_0, 0, 32;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5627746d4270_0, 0, 32;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5627746d4430_0, 0, 32;
    %load/vec4 v0x5627746d3f70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5627746d4350_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5627745e06a0;
T_7 ;
    %wait E_0x5627746401e0;
    %load/vec4 v0x5627746bb980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5627746bb170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5627746bb8b0_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x5627746b8a90_0;
    %load/vec4 v0x5627746b8b60_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x5627746bb8b0_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x5627746b8a90_0;
    %load/vec4 v0x5627746b8b60_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x5627746bb8b0_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x5627746b8a90_0;
    %load/vec4 v0x5627746b8b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x5627746bb8b0_0, 0, 32;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x5627746b8b60_0;
    %load/vec4 v0x5627746b8a90_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v0x5627746bb8b0_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x5627746b8a90_0;
    %load/vec4 v0x5627746b8b60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x5627746bb8b0_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x5627746b8b60_0;
    %load/vec4 v0x5627746b8a90_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x5627746bb8b0_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5627746d45d0;
T_8 ;
    %wait E_0x56277463ec10;
    %load/vec4 v0x5627746d50c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x5627746d4910_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x5627746d49f0_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x5627746d4ac0_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x5627746d4bc0_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x5627746d4c90_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x5627746d4d80_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x5627746d4e20_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x5627746d4f00_0;
    %store/vec4 v0x5627746d4fe0_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5627746d97b0;
T_9 ;
    %wait E_0x5627746d9980;
    %load/vec4 v0x5627746d9c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %load/vec4 v0x5627746d99e0_0;
    %ix/getv 4, v0x5627746d9b10_0;
    %shiftr 4;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0x5627746d99e0_0;
    %load/vec4 v0x5627746d9b10_0;
    %add;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0x5627746d99e0_0;
    %load/vec4 v0x5627746d9b10_0;
    %sub;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0x5627746d99e0_0;
    %load/vec4 v0x5627746d9b10_0;
    %and;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0x5627746d99e0_0;
    %load/vec4 v0x5627746d9b10_0;
    %or;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0x5627746d99e0_0;
    %load/vec4 v0x5627746d9b10_0;
    %xor;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0x5627746d99e0_0;
    %ix/getv 4, v0x5627746d9b10_0;
    %shiftl 4;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0x5627746d99e0_0;
    %ix/getv 4, v0x5627746d9b10_0;
    %shiftr 4;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0x5627746d99e0_0;
    %ix/getv 4, v0x5627746d9b10_0;
    %shiftr 4;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x5627746d99e0_0;
    %load/vec4 v0x5627746d9b10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0x5627746d99e0_0;
    %load/vec4 v0x5627746d9b10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5627746d9cc0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5627746d9290;
T_10 ;
    %wait E_0x5627746d94c0;
    %load/vec4 v0x5627746d9640_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5627746d9540_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5627746dcc10;
T_11 ;
    %wait E_0x5627746dce90;
    %load/vec4 v0x5627746dd030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5627746dcf30_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %store/vec4 v0x5627746dd570_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746dd310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd570_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746dd310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd570_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd570_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v0x5627746dcf30_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %store/vec4 v0x5627746dd570_0, 0, 32;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627746dd310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd570_0, 0, 32;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5627746dd310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd570_0, 0, 32;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.9 ;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5627746dd230_0, 0, 4;
    %load/vec4 v0x5627746dd310_0;
    %store/vec4 v0x5627746dd570_0, 0, 32;
T_11.15 ;
T_11.0 ;
    %load/vec4 v0x5627746dd190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0x5627746dcf30_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %jmp T_11.25;
T_11.21 ;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.25;
T_11.22 ;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.25;
T_11.23 ;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.25;
T_11.25 ;
    %pop/vec4 1;
T_11.19 ;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.26, 4;
    %load/vec4 v0x5627746dcf30_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.30, 6;
    %jmp T_11.31;
T_11.28 ;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.31;
T_11.29 ;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.31;
T_11.31 ;
    %pop/vec4 1;
T_11.26 ;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.32, 4;
    %load/vec4 v0x5627746dd3d0_0;
    %store/vec4 v0x5627746dd490_0, 0, 32;
T_11.32 ;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.34, 4;
    %load/vec4 v0x5627746dcf30_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.39, 6;
    %jmp T_11.40;
T_11.36 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.40;
T_11.37 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.40;
T_11.38 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.40;
T_11.39 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.40;
T_11.40 ;
    %pop/vec4 1;
T_11.34 ;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.41, 4;
    %load/vec4 v0x5627746dcf30_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.44, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.45, 6;
    %jmp T_11.46;
T_11.43 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.46;
T_11.44 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.46;
T_11.45 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5627746dd3d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627746dd490_0, 0, 32;
    %jmp T_11.46;
T_11.46 ;
    %pop/vec4 1;
T_11.41 ;
    %load/vec4 v0x5627746dd0f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.47, 4;
    %load/vec4 v0x5627746dd3d0_0;
    %store/vec4 v0x5627746dd490_0, 0, 32;
T_11.47 ;
T_11.17 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5627746dc8e0;
T_12 ;
    %wait E_0x5627746dcb90;
    %load/vec4 v0x5627746ddc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746ddb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746ddd50_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5627746dda10_0;
    %load/vec4 v0x5627746dd800_0;
    %or;
    %store/vec4 v0x5627746ddb50_0, 0, 1;
    %load/vec4 v0x5627746dd800_0;
    %store/vec4 v0x5627746ddd50_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5627746de4b0;
T_13 ;
    %wait E_0x5627746de780;
    %load/vec4 v0x5627746ded30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5627746de810_0;
    %store/vec4 v0x5627746debd0_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5627746de8f0_0;
    %store/vec4 v0x5627746debd0_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5627746dea00_0;
    %store/vec4 v0x5627746debd0_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x5627746deaf0_0;
    %store/vec4 v0x5627746debd0_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5627746e1c80;
T_14 ;
    %end;
    .thread T_14;
    .scope S_0x5627746e1c80;
T_15 ;
    %wait E_0x5627746e1f50;
    %load/vec4 v0x5627746e24a0_0;
    %load/vec4 v0x5627746e2590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5627746e22d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5627746e2190_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5627746e1fd0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e23e0, 0, 4;
T_15.2 ;
    %load/vec4 v0x5627746e22d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5627746e2190_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5627746e1fd0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e23e0, 4, 5;
T_15.4 ;
    %load/vec4 v0x5627746e22d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x5627746e2190_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5627746e1fd0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e23e0, 4, 5;
T_15.6 ;
    %load/vec4 v0x5627746e22d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x5627746e2190_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5627746e1fd0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e23e0, 4, 5;
T_15.8 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5627746e24a0_0;
    %load/vec4 v0x5627746e2590_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x5627746e1fd0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x5627746e23e0, 4;
    %assign/vec4 v0x5627746e2230_0, 0;
T_15.10 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5627746e1990;
T_16 ;
    %wait E_0x5627746d60f0;
    %load/vec4 v0x5627746e2d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5627746e2e00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5627746e2af0_0;
    %assign/vec4 v0x5627746e2e00_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5627746e3450;
T_17 ;
    %vpi_call 24 17 "$readmemh", "tb/instruc.mem", v0x5627746e3ba0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5627746e3450;
T_18 ;
    %wait E_0x5627746e1f50;
    %load/vec4 v0x5627746e3c60_0;
    %load/vec4 v0x5627746e3d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5627746e3a90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5627746e3930_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5627746e3770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e3ba0, 0, 4;
T_18.2 ;
    %load/vec4 v0x5627746e3a90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x5627746e3930_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5627746e3770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e3ba0, 4, 5;
T_18.4 ;
    %load/vec4 v0x5627746e3a90_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x5627746e3930_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5627746e3770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e3ba0, 4, 5;
T_18.6 ;
    %load/vec4 v0x5627746e3a90_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x5627746e3930_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5627746e3770_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627746e3ba0, 4, 5;
T_18.8 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5627746e3c60_0;
    %load/vec4 v0x5627746e3d00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x5627746e3770_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x5627746e3ba0, 4;
    %assign/vec4 v0x5627746e39d0_0, 0;
T_18.10 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5627746e3110;
T_19 ;
    %wait E_0x5627746d60f0;
    %load/vec4 v0x5627746e4390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5627746e4430_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5627746e42a0_0;
    %assign/vec4 v0x5627746e4430_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5627745dc120;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746e5890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627746e5a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746e5950_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627746e5a10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627746e5a10_0, 0, 1;
    %delay 140000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x5627745dc120;
T_21 ;
    %vpi_call 2 30 "$dumpfile", "temp/microprocessor.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5627745dc120 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5627745dc120;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x5627746e5890_0;
    %inv;
    %store/vec4 v0x5627746e5890_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "/home/hajra/RISCV_RV32I/tb/microprocessor_tb.v";
    "/home/hajra/RISCV_RV32I/src/Microprocessor.v";
    "/home/hajra/RISCV_RV32I/src/core.v";
    "/home/hajra/RISCV_RV32I/src/decode.v";
    "/home/hajra/RISCV_RV32I/src/branch.v";
    "/home/hajra/RISCV_RV32I/src/control_unit.v";
    "/home/hajra/RISCV_RV32I/src/controldecode.v";
    "/home/hajra/RISCV_RV32I/src/typedec.v";
    "/home/hajra/RISCV_RV32I/src/imm_gen.v";
    "/home/hajra/RISCV_RV32I/src/mux3_8.v";
    "/home/hajra/RISCV_RV32I/src/mux.v";
    "/home/hajra/RISCV_RV32I/src/regfile.v";
    "/home/hajra/RISCV_RV32I/src/execute.v";
    "/home/hajra/RISCV_RV32I/src/adder.v";
    "/home/hajra/RISCV_RV32I/src/alu.v";
    "/home/hajra/RISCV_RV32I/src/fetch.v";
    "/home/hajra/RISCV_RV32I/src/program_counter.v";
    "/home/hajra/RISCV_RV32I/src/mem_stage.v";
    "/home/hajra/RISCV_RV32I/src/wrapmem.v";
    "/home/hajra/RISCV_RV32I/src/write_back.v";
    "/home/hajra/RISCV_RV32I/src/mux2.v";
    "/home/hajra/RISCV_RV32I/src/datamem_top.v";
    "/home/hajra/RISCV_RV32I/src/memory.v";
    "/home/hajra/RISCV_RV32I/src/instruc_mem_top.v";
