Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: cam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cam.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cam"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : cam
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/toc/Practica6/practica6kike/ram.vhd" in Library work.
Architecture circuito of Entity ram is up to date.
Compiling vhdl file "C:/hlocal/toc/Practica6/practica6kike/cam_prueba.vhd" in Library work.
Entity <cam> compiled.
Entity <cam> (Architecture <circuito_cam>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cam> in library <work> (architecture <circuito_cam>).

Analyzing hierarchy for entity <ram> in library <work> (architecture <circuito>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cam> in library <work> (Architecture <circuito_cam>).
Entity <cam> analyzed. Unit <cam> generated.

Analyzing Entity <ram> in library <work> (Architecture <circuito>).
Entity <ram> analyzed. Unit <ram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ram>.
    Related source file is "C:/hlocal/toc/Practica6/practica6kike/ram.vhd".
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 32x16-bit ROM for signal <$varindex0000> created at line 41.
    Found 16-bit register for signal <do>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <ram> synthesized.


Synthesizing Unit <cam>.
    Related source file is "C:/hlocal/toc/Practica6/practica6kike/cam_prueba.vhd".
WARNING:Xst:1781 - Signal <keys> is used but never assigned. Tied to default value.
Unit <cam> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x16-bit ROM                                         : 1
# Registers                                            : 1
 16-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x16-bit ROM                                         : 1
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cam> ...

Optimizing unit <ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cam, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cam.ngr
Top Level Output File Name         : cam
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 86
#      GND                         : 1
#      LUT2                        : 16
#      LUT4                        : 52
#      MUXF5                       : 17
# FlipFlops/Latches                : 16
#      FD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 9
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       37  out of   7680     0%  
 Number of Slice Flip Flops:             16  out of  15360     0%  
 Number of 4 input LUTs:                 68  out of  15360     0%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    173    15%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 6.964ns
   Maximum output required time after clock: 7.546ns
   Maximum combinational path delay: 9.562ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1872 / 16
-------------------------------------------------------------------------
Offset:              6.964ns (Levels of Logic = 5)
  Source:            read_enable (PAD)
  Destination:       data_ram/do_13 (FF)
  Destination Clock: clk rising

  Data Path: read_enable to data_ram/do_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.715   1.499  read_enable_IBUF (read_enable_IBUF)
     LUT4:I0->O            5   0.479   0.953  dir_ram<0>31 (N7)
     LUT4:I1->O           32   0.479   1.870  dir_ram<1> (dir_ram<1>)
     LUT4:I0->O            1   0.479   0.000  data_ram/Mrom__varindex00001_F (N96)
     MUXF5:I0->O           1   0.314   0.000  data_ram/Mrom__varindex00001 (data_ram/Mrom__varindex0000)
     FD:D                      0.176          data_ram/do_0
    ----------------------------------------
    Total                      6.964ns (2.642ns logic, 4.322ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.546ns (Levels of Logic = 2)
  Source:            data_ram/do_15 (FF)
  Destination:       data_out<15> (PAD)
  Source Clock:      clk rising

  Data Path: data_ram/do_15 to data_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.851  data_ram/do_15 (data_ram/do_15)
     LUT2:I1->O            1   0.479   0.681  data_out<15>1 (data_out_15_OBUF)
     OBUF:I->O                 4.909          data_out_15_OBUF (data_out<15>)
    ----------------------------------------
    Total                      7.546ns (6.014ns logic, 1.532ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 30 / 17
-------------------------------------------------------------------------
Delay:               9.562ns (Levels of Logic = 5)
  Source:            key<2> (PAD)
  Destination:       error (PAD)

  Data Path: key<2> to error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.715   1.245  key_2_IBUF (key_2_IBUF)
     LUT4:I0->O            1   0.479   0.000  error171 (error171)
     MUXF5:I1->O           1   0.314   0.740  error17_f5 (error17)
     LUT4:I2->O            1   0.479   0.681  error107 (error_OBUF)
     OBUF:I->O                 4.909          error_OBUF (error)
    ----------------------------------------
    Total                      9.562ns (6.896ns logic, 2.666ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.90 secs
 
--> 

Total memory usage is 254552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

