xpm_cdc.sv,systemverilog,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/2985/simulation/blk_mem_gen_v8_4.v,
UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v,
UFBmod_Decoder_xlconstant_val1_len1_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val1_len1_0/sim/UFBmod_Decoder_xlconstant_val1_len1_0.v,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd,
xbip_dsp48_acc_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_acc_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/9f2d/hdl/xbip_dsp48_acc_v3_0_vh_rfs.vhd,
xbip_accum_v3_0_vh_rfs.vhd,vhdl,xbip_accum_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ad2e/hdl/xbip_accum_v3_0_vh_rfs.vhd,
c_accum_v12_0_vh_rfs.vhd,vhdl,c_accum_v12_0_14,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/4f2e/hdl/c_accum_v12_0_vh_rfs.vhd,
UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0/sim/UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_16,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd,
UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0/sim/UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0.vhd,
axi_utils_v2_0_vh_rfs.vhd,vhdl,axi_utils_v2_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd,
floating_point_v7_0_vh_rfs.vhd,vhdl,floating_point_v7_0_17,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/096f/hdl/floating_point_v7_0_vh_rfs.vhd,
xbip_dsp48_mult_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_mult_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/490d/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd,
xbip_dsp48_multadd_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_multadd_v3_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd,
div_gen_v5_1_vh_rfs.vhd,vhdl,div_gen_v5_1_16,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/f5d9/hdl/div_gen_v5_1_vh_rfs.vhd,
UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0/sim/UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0.vhd,
UFBmod_Decoder_xlconstant_val256x32_len16_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val256x32_len16_0/sim/UFBmod_Decoder_xlconstant_val256x32_len16_0.v,
UFBmod_Decoder_xlconstant_val0_len1_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len1_0/sim/UFBmod_Decoder_xlconstant_val0_len1_0.v,
UFBmod_Decoder_xlconstant_val0_len16_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len16_0/sim/UFBmod_Decoder_xlconstant_val0_len16_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0/sim/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0.v,
c_mux_bit_v12_0_vh_rfs.vhd,vhdl,c_mux_bit_v12_0_6,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ecb4/hdl/c_mux_bit_v12_0_vh_rfs.vhd,
c_shift_ram_v12_0_vh_rfs.vhd,vhdl,c_shift_ram_v12_0_14,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd,
UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0/sim/UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0.vhd,
UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0/sim/UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0.vhd,
UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0.v,
UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0/sim/UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0.vhd,
UFBmod_Decoder_UFBmod_rx09_Decoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_UFBmod_rx09_Decoder_0_0/sim/UFBmod_Decoder_UFBmod_rx09_Decoder_0_0.vhd,
UFBmod_Decoder_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_blk_mem_gen_0_0/sim/UFBmod_Decoder_blk_mem_gen_0_0.v,
UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0/sim/UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0.vhd,
UFBmod_Decoder.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Decoder/sim/UFBmod_Decoder.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
