
009Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003774  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08003830  08003830  00013830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003904  08003904  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003904  08003904  00013904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800390c  0800390c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800390c  0800390c  0001390c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003910  08003910  00013910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003914  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  20000070  08003984  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  08003984  00020188  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e10  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000213a  00000000  00000000  00031ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00033fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf8  00000000  00000000  00034da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018dae  00000000  00000000  00035aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001097d  00000000  00000000  0004e84e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1499  00000000  00000000  0005f1cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00100664  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003578  00000000  00000000  001006b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003818 	.word	0x08003818

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	08003818 	.word	0x08003818

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	1c08      	adds	r0, r1, #0
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	469b      	mov	fp, r3
 800047a:	d433      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047c:	465a      	mov	r2, fp
 800047e:	4653      	mov	r3, sl
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83a      	bhi.n	8000506 <__udivmoddi4+0xc2>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e078      	b.n	8000588 <__udivmoddi4+0x144>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e075      	b.n	800058e <__udivmoddi4+0x14a>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e028      	b.n	800050e <__udivmoddi4+0xca>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	2320      	movs	r3, #32
 80004e8:	1a9b      	subs	r3, r3, r2
 80004ea:	4652      	mov	r2, sl
 80004ec:	40da      	lsrs	r2, r3
 80004ee:	4641      	mov	r1, r8
 80004f0:	0013      	movs	r3, r2
 80004f2:	464a      	mov	r2, r9
 80004f4:	408a      	lsls	r2, r1
 80004f6:	0017      	movs	r7, r2
 80004f8:	4642      	mov	r2, r8
 80004fa:	431f      	orrs	r7, r3
 80004fc:	4653      	mov	r3, sl
 80004fe:	4093      	lsls	r3, r2
 8000500:	001e      	movs	r6, r3
 8000502:	42af      	cmp	r7, r5
 8000504:	d9c4      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	4643      	mov	r3, r8
 8000510:	2b00      	cmp	r3, #0
 8000512:	d0d9      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000514:	07fb      	lsls	r3, r7, #31
 8000516:	0872      	lsrs	r2, r6, #1
 8000518:	431a      	orrs	r2, r3
 800051a:	4646      	mov	r6, r8
 800051c:	087b      	lsrs	r3, r7, #1
 800051e:	e00e      	b.n	800053e <__udivmoddi4+0xfa>
 8000520:	42ab      	cmp	r3, r5
 8000522:	d101      	bne.n	8000528 <__udivmoddi4+0xe4>
 8000524:	42a2      	cmp	r2, r4
 8000526:	d80c      	bhi.n	8000542 <__udivmoddi4+0xfe>
 8000528:	1aa4      	subs	r4, r4, r2
 800052a:	419d      	sbcs	r5, r3
 800052c:	2001      	movs	r0, #1
 800052e:	1924      	adds	r4, r4, r4
 8000530:	416d      	adcs	r5, r5
 8000532:	2100      	movs	r1, #0
 8000534:	3e01      	subs	r6, #1
 8000536:	1824      	adds	r4, r4, r0
 8000538:	414d      	adcs	r5, r1
 800053a:	2e00      	cmp	r6, #0
 800053c:	d006      	beq.n	800054c <__udivmoddi4+0x108>
 800053e:	42ab      	cmp	r3, r5
 8000540:	d9ee      	bls.n	8000520 <__udivmoddi4+0xdc>
 8000542:	3e01      	subs	r6, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2e00      	cmp	r6, #0
 800054a:	d1f8      	bne.n	800053e <__udivmoddi4+0xfa>
 800054c:	9800      	ldr	r0, [sp, #0]
 800054e:	9901      	ldr	r1, [sp, #4]
 8000550:	465b      	mov	r3, fp
 8000552:	1900      	adds	r0, r0, r4
 8000554:	4169      	adcs	r1, r5
 8000556:	2b00      	cmp	r3, #0
 8000558:	db24      	blt.n	80005a4 <__udivmoddi4+0x160>
 800055a:	002b      	movs	r3, r5
 800055c:	465a      	mov	r2, fp
 800055e:	4644      	mov	r4, r8
 8000560:	40d3      	lsrs	r3, r2
 8000562:	002a      	movs	r2, r5
 8000564:	40e2      	lsrs	r2, r4
 8000566:	001c      	movs	r4, r3
 8000568:	465b      	mov	r3, fp
 800056a:	0015      	movs	r5, r2
 800056c:	2b00      	cmp	r3, #0
 800056e:	db2a      	blt.n	80005c6 <__udivmoddi4+0x182>
 8000570:	0026      	movs	r6, r4
 8000572:	409e      	lsls	r6, r3
 8000574:	0033      	movs	r3, r6
 8000576:	0026      	movs	r6, r4
 8000578:	4647      	mov	r7, r8
 800057a:	40be      	lsls	r6, r7
 800057c:	0032      	movs	r2, r6
 800057e:	1a80      	subs	r0, r0, r2
 8000580:	4199      	sbcs	r1, r3
 8000582:	9000      	str	r0, [sp, #0]
 8000584:	9101      	str	r1, [sp, #4]
 8000586:	e79f      	b.n	80004c8 <__udivmoddi4+0x84>
 8000588:	42a3      	cmp	r3, r4
 800058a:	d8bc      	bhi.n	8000506 <__udivmoddi4+0xc2>
 800058c:	e783      	b.n	8000496 <__udivmoddi4+0x52>
 800058e:	4642      	mov	r2, r8
 8000590:	2320      	movs	r3, #32
 8000592:	2100      	movs	r1, #0
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	2200      	movs	r2, #0
 8000598:	9100      	str	r1, [sp, #0]
 800059a:	9201      	str	r2, [sp, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	40da      	lsrs	r2, r3
 80005a0:	9201      	str	r2, [sp, #4]
 80005a2:	e786      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	1a9b      	subs	r3, r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	4646      	mov	r6, r8
 80005ae:	409a      	lsls	r2, r3
 80005b0:	0023      	movs	r3, r4
 80005b2:	40f3      	lsrs	r3, r6
 80005b4:	4644      	mov	r4, r8
 80005b6:	4313      	orrs	r3, r2
 80005b8:	002a      	movs	r2, r5
 80005ba:	40e2      	lsrs	r2, r4
 80005bc:	001c      	movs	r4, r3
 80005be:	465b      	mov	r3, fp
 80005c0:	0015      	movs	r5, r2
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	dad4      	bge.n	8000570 <__udivmoddi4+0x12c>
 80005c6:	4642      	mov	r2, r8
 80005c8:	002f      	movs	r7, r5
 80005ca:	2320      	movs	r3, #32
 80005cc:	0026      	movs	r6, r4
 80005ce:	4097      	lsls	r7, r2
 80005d0:	1a9b      	subs	r3, r3, r2
 80005d2:	40de      	lsrs	r6, r3
 80005d4:	003b      	movs	r3, r7
 80005d6:	4333      	orrs	r3, r6
 80005d8:	e7cd      	b.n	8000576 <__udivmoddi4+0x132>
 80005da:	46c0      	nop			; (mov r8, r8)

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	1c08      	adds	r0, r1, #0
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	; (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b5b0      	push	{r4, r5, r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000636:	f000 faa5 	bl	8000b84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063a:	f000 f855 	bl	80006e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063e:	f000 f93d 	bl	80008bc <MX_GPIO_Init>
  MX_TIM6_Init();
 8000642:	f000 f8b1 	bl	80007a8 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8000646:	f000 f8eb 	bl	8000820 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 800064a:	4b22      	ldr	r3, [pc, #136]	; (80006d4 <main+0xa4>)
 800064c:	0018      	movs	r0, r3
 800064e:	f001 fc8b 	bl	8001f68 <HAL_TIM_Base_Start>
  {
    /* USER CODE END WHILE */

	  //exactly what time it is taken by HAL_Delay
	  //HAL_Delay(0);
	  time1 =__HAL_TIM_GET_COUNTER(&htim6); //taking the count of the timer before Hal_Delay()
 8000652:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <main+0xa4>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000658:	240e      	movs	r4, #14
 800065a:	193b      	adds	r3, r7, r4
 800065c:	801a      	strh	r2, [r3, #0]
	  sprintf(msg,"T1=%hu ",time1);
 800065e:	193b      	adds	r3, r7, r4
 8000660:	881a      	ldrh	r2, [r3, #0]
 8000662:	491d      	ldr	r1, [pc, #116]	; (80006d8 <main+0xa8>)
 8000664:	003b      	movs	r3, r7
 8000666:	0018      	movs	r0, r3
 8000668:	f002 fcb0 	bl	8002fcc <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, sizeof(msg),50);
 800066c:	0039      	movs	r1, r7
 800066e:	481b      	ldr	r0, [pc, #108]	; (80006dc <main+0xac>)
 8000670:	2332      	movs	r3, #50	; 0x32
 8000672:	220a      	movs	r2, #10
 8000674:	f001 fe10 	bl	8002298 <HAL_UART_Transmit>

	  //HAL_Delay(3);

	  time2 =__HAL_TIM_GET_COUNTER(&htim6); //taking the count of the timer after Hal_Delay()
 8000678:	4b16      	ldr	r3, [pc, #88]	; (80006d4 <main+0xa4>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800067e:	250c      	movs	r5, #12
 8000680:	197b      	adds	r3, r7, r5
 8000682:	801a      	strh	r2, [r3, #0]
	  sprintf(msg,"T2=%hu ",time2);
 8000684:	197b      	adds	r3, r7, r5
 8000686:	881a      	ldrh	r2, [r3, #0]
 8000688:	4915      	ldr	r1, [pc, #84]	; (80006e0 <main+0xb0>)
 800068a:	003b      	movs	r3, r7
 800068c:	0018      	movs	r0, r3
 800068e:	f002 fc9d 	bl	8002fcc <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, sizeof(msg), 50);
 8000692:	0039      	movs	r1, r7
 8000694:	4811      	ldr	r0, [pc, #68]	; (80006dc <main+0xac>)
 8000696:	2332      	movs	r3, #50	; 0x32
 8000698:	220a      	movs	r2, #10
 800069a:	f001 fdfd 	bl	8002298 <HAL_UART_Transmit>

	  final_time = time2 - time1;
 800069e:	200a      	movs	r0, #10
 80006a0:	183b      	adds	r3, r7, r0
 80006a2:	1979      	adds	r1, r7, r5
 80006a4:	193a      	adds	r2, r7, r4
 80006a6:	8809      	ldrh	r1, [r1, #0]
 80006a8:	8812      	ldrh	r2, [r2, #0]
 80006aa:	1a8a      	subs	r2, r1, r2
 80006ac:	801a      	strh	r2, [r3, #0]
	  //final_time=final_time/1000;

	  sprintf(msg,"D=%hu\r\n",final_time);
 80006ae:	183b      	adds	r3, r7, r0
 80006b0:	881a      	ldrh	r2, [r3, #0]
 80006b2:	490c      	ldr	r1, [pc, #48]	; (80006e4 <main+0xb4>)
 80006b4:	003b      	movs	r3, r7
 80006b6:	0018      	movs	r0, r3
 80006b8:	f002 fc88 	bl	8002fcc <siprintf>

	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, sizeof(msg), 50);
 80006bc:	0039      	movs	r1, r7
 80006be:	4807      	ldr	r0, [pc, #28]	; (80006dc <main+0xac>)
 80006c0:	2332      	movs	r3, #50	; 0x32
 80006c2:	220a      	movs	r2, #10
 80006c4:	f001 fde8 	bl	8002298 <HAL_UART_Transmit>
 80006c8:	2300      	movs	r3, #0

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80006ca:	0018      	movs	r0, r3
 80006cc:	46bd      	mov	sp, r7
 80006ce:	b004      	add	sp, #16
 80006d0:	bdb0      	pop	{r4, r5, r7, pc}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	20000098 	.word	0x20000098
 80006d8:	08003830 	.word	0x08003830
 80006dc:	200000e4 	.word	0x200000e4
 80006e0:	08003838 	.word	0x08003838
 80006e4:	08003840 	.word	0x08003840

080006e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e8:	b590      	push	{r4, r7, lr}
 80006ea:	b0a1      	sub	sp, #132	; 0x84
 80006ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ee:	2448      	movs	r4, #72	; 0x48
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	0018      	movs	r0, r3
 80006f4:	2338      	movs	r3, #56	; 0x38
 80006f6:	001a      	movs	r2, r3
 80006f8:	2100      	movs	r1, #0
 80006fa:	f002 fc5f 	bl	8002fbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fe:	2338      	movs	r3, #56	; 0x38
 8000700:	18fb      	adds	r3, r7, r3
 8000702:	0018      	movs	r0, r3
 8000704:	2310      	movs	r3, #16
 8000706:	001a      	movs	r2, r3
 8000708:	2100      	movs	r1, #0
 800070a:	f002 fc57 	bl	8002fbc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	0018      	movs	r0, r3
 8000712:	2334      	movs	r3, #52	; 0x34
 8000714:	001a      	movs	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f002 fc50 	bl	8002fbc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800071c:	2380      	movs	r3, #128	; 0x80
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	0018      	movs	r0, r3
 8000722:	f000 fd01 	bl	8001128 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000726:	193b      	adds	r3, r7, r4
 8000728:	2202      	movs	r2, #2
 800072a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800072c:	193b      	adds	r3, r7, r4
 800072e:	2280      	movs	r2, #128	; 0x80
 8000730:	0052      	lsls	r2, r2, #1
 8000732:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000734:	193b      	adds	r3, r7, r4
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800073a:	193b      	adds	r3, r7, r4
 800073c:	2240      	movs	r2, #64	; 0x40
 800073e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000740:	193b      	adds	r3, r7, r4
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000746:	193b      	adds	r3, r7, r4
 8000748:	0018      	movs	r0, r3
 800074a:	f000 fd39 	bl	80011c0 <HAL_RCC_OscConfig>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000752:	f000 f903 	bl	800095c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000756:	2138      	movs	r1, #56	; 0x38
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2207      	movs	r2, #7
 800075c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2200      	movs	r2, #0
 8000762:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2100      	movs	r1, #0
 8000774:	0018      	movs	r0, r3
 8000776:	f001 f83d 	bl	80017f4 <HAL_RCC_ClockConfig>
 800077a:	1e03      	subs	r3, r0, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800077e:	f000 f8ed 	bl	800095c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	2202      	movs	r2, #2
 8000786:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	0018      	movs	r0, r3
 8000792:	f001 f9d9 	bl	8001b48 <HAL_RCCEx_PeriphCLKConfig>
 8000796:	1e03      	subs	r3, r0, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800079a:	f000 f8df 	bl	800095c <Error_Handler>
  }
}
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	b021      	add	sp, #132	; 0x84
 80007a4:	bd90      	pop	{r4, r7, pc}
	...

080007a8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	0018      	movs	r0, r3
 80007b2:	230c      	movs	r3, #12
 80007b4:	001a      	movs	r2, r3
 80007b6:	2100      	movs	r1, #0
 80007b8:	f002 fc00 	bl	8002fbc <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80007bc:	4b15      	ldr	r3, [pc, #84]	; (8000814 <MX_TIM6_Init+0x6c>)
 80007be:	4a16      	ldr	r2, [pc, #88]	; (8000818 <MX_TIM6_Init+0x70>)
 80007c0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 80007c2:	4b14      	ldr	r3, [pc, #80]	; (8000814 <MX_TIM6_Init+0x6c>)
 80007c4:	220f      	movs	r2, #15
 80007c6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c8:	4b12      	ldr	r3, [pc, #72]	; (8000814 <MX_TIM6_Init+0x6c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80007ce:	4b11      	ldr	r3, [pc, #68]	; (8000814 <MX_TIM6_Init+0x6c>)
 80007d0:	4a12      	ldr	r2, [pc, #72]	; (800081c <MX_TIM6_Init+0x74>)
 80007d2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <MX_TIM6_Init+0x6c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80007da:	4b0e      	ldr	r3, [pc, #56]	; (8000814 <MX_TIM6_Init+0x6c>)
 80007dc:	0018      	movs	r0, r3
 80007de:	f001 fb6b 	bl	8001eb8 <HAL_TIM_Base_Init>
 80007e2:	1e03      	subs	r3, r0, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80007e6:	f000 f8b9 	bl	800095c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80007f6:	1d3a      	adds	r2, r7, #4
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <MX_TIM6_Init+0x6c>)
 80007fa:	0011      	movs	r1, r2
 80007fc:	0018      	movs	r0, r3
 80007fe:	f001 fc87 	bl	8002110 <HAL_TIMEx_MasterConfigSynchronization>
 8000802:	1e03      	subs	r3, r0, #0
 8000804:	d001      	beq.n	800080a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000806:	f000 f8a9 	bl	800095c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	46bd      	mov	sp, r7
 800080e:	b004      	add	sp, #16
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	20000098 	.word	0x20000098
 8000818:	40001000 	.word	0x40001000
 800081c:	0000ffff 	.word	0x0000ffff

08000820 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000824:	4b23      	ldr	r3, [pc, #140]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 8000826:	4a24      	ldr	r2, [pc, #144]	; (80008b8 <MX_USART2_UART_Init+0x98>)
 8000828:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800082a:	4b22      	ldr	r3, [pc, #136]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800082c:	22e1      	movs	r2, #225	; 0xe1
 800082e:	0252      	lsls	r2, r2, #9
 8000830:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000832:	4b20      	ldr	r3, [pc, #128]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000838:	4b1e      	ldr	r3, [pc, #120]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083e:	4b1d      	ldr	r3, [pc, #116]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000844:	4b1b      	ldr	r3, [pc, #108]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 8000846:	220c      	movs	r2, #12
 8000848:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084a:	4b1a      	ldr	r3, [pc, #104]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000850:	4b18      	ldr	r3, [pc, #96]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000856:	4b17      	ldr	r3, [pc, #92]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 8000858:	2200      	movs	r2, #0
 800085a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800085c:	4b15      	ldr	r3, [pc, #84]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800085e:	2200      	movs	r2, #0
 8000860:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000862:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 8000864:	2200      	movs	r2, #0
 8000866:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000868:	4b12      	ldr	r3, [pc, #72]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800086a:	0018      	movs	r0, r3
 800086c:	f001 fcbe 	bl	80021ec <HAL_UART_Init>
 8000870:	1e03      	subs	r3, r0, #0
 8000872:	d001      	beq.n	8000878 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000874:	f000 f872 	bl	800095c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000878:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800087a:	2100      	movs	r1, #0
 800087c:	0018      	movs	r0, r3
 800087e:	f002 fa93 	bl	8002da8 <HAL_UARTEx_SetTxFifoThreshold>
 8000882:	1e03      	subs	r3, r0, #0
 8000884:	d001      	beq.n	800088a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000886:	f000 f869 	bl	800095c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088a:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800088c:	2100      	movs	r1, #0
 800088e:	0018      	movs	r0, r3
 8000890:	f002 faca 	bl	8002e28 <HAL_UARTEx_SetRxFifoThreshold>
 8000894:	1e03      	subs	r3, r0, #0
 8000896:	d001      	beq.n	800089c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000898:	f000 f860 	bl	800095c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <MX_USART2_UART_Init+0x94>)
 800089e:	0018      	movs	r0, r3
 80008a0:	f002 fa48 	bl	8002d34 <HAL_UARTEx_DisableFifoMode>
 80008a4:	1e03      	subs	r3, r0, #0
 80008a6:	d001      	beq.n	80008ac <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008a8:	f000 f858 	bl	800095c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	200000e4 	.word	0x200000e4
 80008b8:	40004400 	.word	0x40004400

080008bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008bc:	b590      	push	{r4, r7, lr}
 80008be:	b089      	sub	sp, #36	; 0x24
 80008c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c2:	240c      	movs	r4, #12
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	0018      	movs	r0, r3
 80008c8:	2314      	movs	r3, #20
 80008ca:	001a      	movs	r2, r3
 80008cc:	2100      	movs	r1, #0
 80008ce:	f002 fb75 	bl	8002fbc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d2:	4b21      	ldr	r3, [pc, #132]	; (8000958 <MX_GPIO_Init+0x9c>)
 80008d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008d6:	4b20      	ldr	r3, [pc, #128]	; (8000958 <MX_GPIO_Init+0x9c>)
 80008d8:	2104      	movs	r1, #4
 80008da:	430a      	orrs	r2, r1
 80008dc:	635a      	str	r2, [r3, #52]	; 0x34
 80008de:	4b1e      	ldr	r3, [pc, #120]	; (8000958 <MX_GPIO_Init+0x9c>)
 80008e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e2:	2204      	movs	r2, #4
 80008e4:	4013      	ands	r3, r2
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ea:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <MX_GPIO_Init+0x9c>)
 80008ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008ee:	4b1a      	ldr	r3, [pc, #104]	; (8000958 <MX_GPIO_Init+0x9c>)
 80008f0:	2120      	movs	r1, #32
 80008f2:	430a      	orrs	r2, r1
 80008f4:	635a      	str	r2, [r3, #52]	; 0x34
 80008f6:	4b18      	ldr	r3, [pc, #96]	; (8000958 <MX_GPIO_Init+0x9c>)
 80008f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008fa:	2220      	movs	r2, #32
 80008fc:	4013      	ands	r3, r2
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	4b15      	ldr	r3, [pc, #84]	; (8000958 <MX_GPIO_Init+0x9c>)
 8000904:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000906:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_GPIO_Init+0x9c>)
 8000908:	2101      	movs	r1, #1
 800090a:	430a      	orrs	r2, r1
 800090c:	635a      	str	r2, [r3, #52]	; 0x34
 800090e:	4b12      	ldr	r3, [pc, #72]	; (8000958 <MX_GPIO_Init+0x9c>)
 8000910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000912:	2201      	movs	r2, #1
 8000914:	4013      	ands	r3, r2
 8000916:	603b      	str	r3, [r7, #0]
 8000918:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800091a:	23a0      	movs	r3, #160	; 0xa0
 800091c:	05db      	lsls	r3, r3, #23
 800091e:	2200      	movs	r2, #0
 8000920:	2120      	movs	r1, #32
 8000922:	0018      	movs	r0, r3
 8000924:	f000 fbe2 	bl	80010ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000928:	0021      	movs	r1, r4
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2220      	movs	r2, #32
 800092e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000930:	187b      	adds	r3, r7, r1
 8000932:	2201      	movs	r2, #1
 8000934:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	187b      	adds	r3, r7, r1
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800093c:	187b      	adds	r3, r7, r1
 800093e:	2202      	movs	r2, #2
 8000940:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000942:	187a      	adds	r2, r7, r1
 8000944:	23a0      	movs	r3, #160	; 0xa0
 8000946:	05db      	lsls	r3, r3, #23
 8000948:	0011      	movs	r1, r2
 800094a:	0018      	movs	r0, r3
 800094c:	f000 fa6a 	bl	8000e24 <HAL_GPIO_Init>

}
 8000950:	46c0      	nop			; (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	b009      	add	sp, #36	; 0x24
 8000956:	bd90      	pop	{r4, r7, pc}
 8000958:	40021000 	.word	0x40021000

0800095c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000960:	b672      	cpsid	i
}
 8000962:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000964:	e7fe      	b.n	8000964 <Error_Handler+0x8>
	...

08000968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096e:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <HAL_MspInit+0x4c>)
 8000970:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000972:	4b10      	ldr	r3, [pc, #64]	; (80009b4 <HAL_MspInit+0x4c>)
 8000974:	2101      	movs	r1, #1
 8000976:	430a      	orrs	r2, r1
 8000978:	641a      	str	r2, [r3, #64]	; 0x40
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <HAL_MspInit+0x4c>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097e:	2201      	movs	r2, #1
 8000980:	4013      	ands	r3, r2
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000986:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <HAL_MspInit+0x4c>)
 8000988:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800098a:	4b0a      	ldr	r3, [pc, #40]	; (80009b4 <HAL_MspInit+0x4c>)
 800098c:	2180      	movs	r1, #128	; 0x80
 800098e:	0549      	lsls	r1, r1, #21
 8000990:	430a      	orrs	r2, r1
 8000992:	63da      	str	r2, [r3, #60]	; 0x3c
 8000994:	4b07      	ldr	r3, [pc, #28]	; (80009b4 <HAL_MspInit+0x4c>)
 8000996:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000998:	2380      	movs	r3, #128	; 0x80
 800099a:	055b      	lsls	r3, r3, #21
 800099c:	4013      	ands	r3, r2
 800099e:	603b      	str	r3, [r7, #0]
 80009a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009a2:	23c0      	movs	r3, #192	; 0xc0
 80009a4:	00db      	lsls	r3, r3, #3
 80009a6:	0018      	movs	r0, r3
 80009a8:	f000 f972 	bl	8000c90 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ac:	46c0      	nop			; (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b002      	add	sp, #8
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40021000 	.word	0x40021000

080009b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a09      	ldr	r2, [pc, #36]	; (80009ec <HAL_TIM_Base_MspInit+0x34>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d10b      	bne.n	80009e2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80009ca:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <HAL_TIM_Base_MspInit+0x38>)
 80009cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009ce:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <HAL_TIM_Base_MspInit+0x38>)
 80009d0:	2110      	movs	r1, #16
 80009d2:	430a      	orrs	r2, r1
 80009d4:	63da      	str	r2, [r3, #60]	; 0x3c
 80009d6:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <HAL_TIM_Base_MspInit+0x38>)
 80009d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009da:	2210      	movs	r2, #16
 80009dc:	4013      	ands	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b004      	add	sp, #16
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	40001000 	.word	0x40001000
 80009f0:	40021000 	.word	0x40021000

080009f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009f4:	b590      	push	{r4, r7, lr}
 80009f6:	b08b      	sub	sp, #44	; 0x2c
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fc:	2414      	movs	r4, #20
 80009fe:	193b      	adds	r3, r7, r4
 8000a00:	0018      	movs	r0, r3
 8000a02:	2314      	movs	r3, #20
 8000a04:	001a      	movs	r2, r3
 8000a06:	2100      	movs	r1, #0
 8000a08:	f002 fad8 	bl	8002fbc <memset>
  if(huart->Instance==USART2)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a1b      	ldr	r2, [pc, #108]	; (8000a80 <HAL_UART_MspInit+0x8c>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d130      	bne.n	8000a78 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a16:	4b1b      	ldr	r3, [pc, #108]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a1a:	4b1a      	ldr	r3, [pc, #104]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a1c:	2180      	movs	r1, #128	; 0x80
 8000a1e:	0289      	lsls	r1, r1, #10
 8000a20:	430a      	orrs	r2, r1
 8000a22:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a24:	4b17      	ldr	r3, [pc, #92]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a28:	2380      	movs	r3, #128	; 0x80
 8000a2a:	029b      	lsls	r3, r3, #10
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a36:	4b13      	ldr	r3, [pc, #76]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a38:	2101      	movs	r1, #1
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a3e:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <HAL_UART_MspInit+0x90>)
 8000a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a42:	2201      	movs	r2, #1
 8000a44:	4013      	ands	r3, r2
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000a4a:	0021      	movs	r1, r4
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	220c      	movs	r2, #12
 8000a50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2202      	movs	r2, #2
 8000a56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2200      	movs	r2, #0
 8000a62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2201      	movs	r2, #1
 8000a68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	187a      	adds	r2, r7, r1
 8000a6c:	23a0      	movs	r3, #160	; 0xa0
 8000a6e:	05db      	lsls	r3, r3, #23
 8000a70:	0011      	movs	r1, r2
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 f9d6 	bl	8000e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a78:	46c0      	nop			; (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	b00b      	add	sp, #44	; 0x2c
 8000a7e:	bd90      	pop	{r4, r7, pc}
 8000a80:	40004400 	.word	0x40004400
 8000a84:	40021000 	.word	0x40021000

08000a88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <NMI_Handler+0x4>

08000a8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a92:	e7fe      	b.n	8000a92 <HardFault_Handler+0x4>

08000a94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aac:	f000 f8d4 	bl	8000c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
	...

08000ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac0:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <_sbrk+0x5c>)
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <_sbrk+0x60>)
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000acc:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d102      	bne.n	8000ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <_sbrk+0x64>)
 8000ad6:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <_sbrk+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	18d3      	adds	r3, r2, r3
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d207      	bcs.n	8000af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae8:	f002 fa3e 	bl	8002f68 <__errno>
 8000aec:	0003      	movs	r3, r0
 8000aee:	220c      	movs	r2, #12
 8000af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af2:	2301      	movs	r3, #1
 8000af4:	425b      	negs	r3, r3
 8000af6:	e009      	b.n	8000b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <_sbrk+0x64>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <_sbrk+0x64>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	18d2      	adds	r2, r2, r3
 8000b06:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <_sbrk+0x64>)
 8000b08:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
}
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	b006      	add	sp, #24
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20009000 	.word	0x20009000
 8000b18:	00000400 	.word	0x00000400
 8000b1c:	2000008c 	.word	0x2000008c
 8000b20:	20000188 	.word	0x20000188

08000b24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b28:	46c0      	nop			; (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b30:	480d      	ldr	r0, [pc, #52]	; (8000b68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b32:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b34:	f7ff fff6 	bl	8000b24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b38:	480c      	ldr	r0, [pc, #48]	; (8000b6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3a:	490d      	ldr	r1, [pc, #52]	; (8000b70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <LoopForever+0xe>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b40:	e002      	b.n	8000b48 <LoopCopyDataInit>

08000b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b46:	3304      	adds	r3, #4

08000b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b4c:	d3f9      	bcc.n	8000b42 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	; (8000b78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b50:	4c0a      	ldr	r4, [pc, #40]	; (8000b7c <LoopForever+0x16>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b54:	e001      	b.n	8000b5a <LoopFillZerobss>

08000b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b58:	3204      	adds	r2, #4

08000b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b5c:	d3fb      	bcc.n	8000b56 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b5e:	f002 fa09 	bl	8002f74 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b62:	f7ff fd65 	bl	8000630 <main>

08000b66 <LoopForever>:

LoopForever:
  b LoopForever
 8000b66:	e7fe      	b.n	8000b66 <LoopForever>
  ldr   r0, =_estack
 8000b68:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b74:	08003914 	.word	0x08003914
  ldr r2, =_sbss
 8000b78:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b7c:	20000188 	.word	0x20000188

08000b80 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC1_COMP_IRQHandler>
	...

08000b84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b8a:	1dfb      	adds	r3, r7, #7
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b90:	4b0b      	ldr	r3, [pc, #44]	; (8000bc0 <HAL_Init+0x3c>)
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	4b0a      	ldr	r3, [pc, #40]	; (8000bc0 <HAL_Init+0x3c>)
 8000b96:	2180      	movs	r1, #128	; 0x80
 8000b98:	0049      	lsls	r1, r1, #1
 8000b9a:	430a      	orrs	r2, r1
 8000b9c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 f810 	bl	8000bc4 <HAL_InitTick>
 8000ba4:	1e03      	subs	r3, r0, #0
 8000ba6:	d003      	beq.n	8000bb0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ba8:	1dfb      	adds	r3, r7, #7
 8000baa:	2201      	movs	r2, #1
 8000bac:	701a      	strb	r2, [r3, #0]
 8000bae:	e001      	b.n	8000bb4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000bb0:	f7ff feda 	bl	8000968 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bb4:	1dfb      	adds	r3, r7, #7
 8000bb6:	781b      	ldrb	r3, [r3, #0]
}
 8000bb8:	0018      	movs	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b002      	add	sp, #8
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40022000 	.word	0x40022000

08000bc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc4:	b590      	push	{r4, r7, lr}
 8000bc6:	b085      	sub	sp, #20
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bcc:	230f      	movs	r3, #15
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <HAL_InitTick+0x88>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d02b      	beq.n	8000c34 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000bdc:	4b1c      	ldr	r3, [pc, #112]	; (8000c50 <HAL_InitTick+0x8c>)
 8000bde:	681c      	ldr	r4, [r3, #0]
 8000be0:	4b1a      	ldr	r3, [pc, #104]	; (8000c4c <HAL_InitTick+0x88>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	0019      	movs	r1, r3
 8000be6:	23fa      	movs	r3, #250	; 0xfa
 8000be8:	0098      	lsls	r0, r3, #2
 8000bea:	f7ff fa95 	bl	8000118 <__udivsi3>
 8000bee:	0003      	movs	r3, r0
 8000bf0:	0019      	movs	r1, r3
 8000bf2:	0020      	movs	r0, r4
 8000bf4:	f7ff fa90 	bl	8000118 <__udivsi3>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f000 f905 	bl	8000e0a <HAL_SYSTICK_Config>
 8000c00:	1e03      	subs	r3, r0, #0
 8000c02:	d112      	bne.n	8000c2a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b03      	cmp	r3, #3
 8000c08:	d80a      	bhi.n	8000c20 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c0a:	6879      	ldr	r1, [r7, #4]
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	425b      	negs	r3, r3
 8000c10:	2200      	movs	r2, #0
 8000c12:	0018      	movs	r0, r3
 8000c14:	f000 f8e4 	bl	8000de0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c18:	4b0e      	ldr	r3, [pc, #56]	; (8000c54 <HAL_InitTick+0x90>)
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	e00d      	b.n	8000c3c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000c20:	230f      	movs	r3, #15
 8000c22:	18fb      	adds	r3, r7, r3
 8000c24:	2201      	movs	r2, #1
 8000c26:	701a      	strb	r2, [r3, #0]
 8000c28:	e008      	b.n	8000c3c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c2a:	230f      	movs	r3, #15
 8000c2c:	18fb      	adds	r3, r7, r3
 8000c2e:	2201      	movs	r2, #1
 8000c30:	701a      	strb	r2, [r3, #0]
 8000c32:	e003      	b.n	8000c3c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c34:	230f      	movs	r3, #15
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000c3c:	230f      	movs	r3, #15
 8000c3e:	18fb      	adds	r3, r7, r3
 8000c40:	781b      	ldrb	r3, [r3, #0]
}
 8000c42:	0018      	movs	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b005      	add	sp, #20
 8000c48:	bd90      	pop	{r4, r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	20000008 	.word	0x20000008
 8000c50:	20000000 	.word	0x20000000
 8000c54:	20000004 	.word	0x20000004

08000c58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c5c:	4b05      	ldr	r3, [pc, #20]	; (8000c74 <HAL_IncTick+0x1c>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	001a      	movs	r2, r3
 8000c62:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <HAL_IncTick+0x20>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	18d2      	adds	r2, r2, r3
 8000c68:	4b03      	ldr	r3, [pc, #12]	; (8000c78 <HAL_IncTick+0x20>)
 8000c6a:	601a      	str	r2, [r3, #0]
}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	20000008 	.word	0x20000008
 8000c78:	20000174 	.word	0x20000174

08000c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c80:	4b02      	ldr	r3, [pc, #8]	; (8000c8c <HAL_GetTick+0x10>)
 8000c82:	681b      	ldr	r3, [r3, #0]
}
 8000c84:	0018      	movs	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	20000174 	.word	0x20000174

08000c90 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a06      	ldr	r2, [pc, #24]	; (8000cb8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	601a      	str	r2, [r3, #0]
}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	40010000 	.word	0x40010000
 8000cb8:	fffff9ff 	.word	0xfffff9ff

08000cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	0002      	movs	r2, r0
 8000cc4:	6039      	str	r1, [r7, #0]
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cca:	1dfb      	adds	r3, r7, #7
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b7f      	cmp	r3, #127	; 0x7f
 8000cd0:	d828      	bhi.n	8000d24 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd2:	4a2f      	ldr	r2, [pc, #188]	; (8000d90 <__NVIC_SetPriority+0xd4>)
 8000cd4:	1dfb      	adds	r3, r7, #7
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	b25b      	sxtb	r3, r3
 8000cda:	089b      	lsrs	r3, r3, #2
 8000cdc:	33c0      	adds	r3, #192	; 0xc0
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	589b      	ldr	r3, [r3, r2]
 8000ce2:	1dfa      	adds	r2, r7, #7
 8000ce4:	7812      	ldrb	r2, [r2, #0]
 8000ce6:	0011      	movs	r1, r2
 8000ce8:	2203      	movs	r2, #3
 8000cea:	400a      	ands	r2, r1
 8000cec:	00d2      	lsls	r2, r2, #3
 8000cee:	21ff      	movs	r1, #255	; 0xff
 8000cf0:	4091      	lsls	r1, r2
 8000cf2:	000a      	movs	r2, r1
 8000cf4:	43d2      	mvns	r2, r2
 8000cf6:	401a      	ands	r2, r3
 8000cf8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	019b      	lsls	r3, r3, #6
 8000cfe:	22ff      	movs	r2, #255	; 0xff
 8000d00:	401a      	ands	r2, r3
 8000d02:	1dfb      	adds	r3, r7, #7
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	0018      	movs	r0, r3
 8000d08:	2303      	movs	r3, #3
 8000d0a:	4003      	ands	r3, r0
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d10:	481f      	ldr	r0, [pc, #124]	; (8000d90 <__NVIC_SetPriority+0xd4>)
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	b25b      	sxtb	r3, r3
 8000d18:	089b      	lsrs	r3, r3, #2
 8000d1a:	430a      	orrs	r2, r1
 8000d1c:	33c0      	adds	r3, #192	; 0xc0
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d22:	e031      	b.n	8000d88 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d24:	4a1b      	ldr	r2, [pc, #108]	; (8000d94 <__NVIC_SetPriority+0xd8>)
 8000d26:	1dfb      	adds	r3, r7, #7
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	400b      	ands	r3, r1
 8000d30:	3b08      	subs	r3, #8
 8000d32:	089b      	lsrs	r3, r3, #2
 8000d34:	3306      	adds	r3, #6
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	18d3      	adds	r3, r2, r3
 8000d3a:	3304      	adds	r3, #4
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	1dfa      	adds	r2, r7, #7
 8000d40:	7812      	ldrb	r2, [r2, #0]
 8000d42:	0011      	movs	r1, r2
 8000d44:	2203      	movs	r2, #3
 8000d46:	400a      	ands	r2, r1
 8000d48:	00d2      	lsls	r2, r2, #3
 8000d4a:	21ff      	movs	r1, #255	; 0xff
 8000d4c:	4091      	lsls	r1, r2
 8000d4e:	000a      	movs	r2, r1
 8000d50:	43d2      	mvns	r2, r2
 8000d52:	401a      	ands	r2, r3
 8000d54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	019b      	lsls	r3, r3, #6
 8000d5a:	22ff      	movs	r2, #255	; 0xff
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	0018      	movs	r0, r3
 8000d64:	2303      	movs	r3, #3
 8000d66:	4003      	ands	r3, r0
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d6c:	4809      	ldr	r0, [pc, #36]	; (8000d94 <__NVIC_SetPriority+0xd8>)
 8000d6e:	1dfb      	adds	r3, r7, #7
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	001c      	movs	r4, r3
 8000d74:	230f      	movs	r3, #15
 8000d76:	4023      	ands	r3, r4
 8000d78:	3b08      	subs	r3, #8
 8000d7a:	089b      	lsrs	r3, r3, #2
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	3306      	adds	r3, #6
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	18c3      	adds	r3, r0, r3
 8000d84:	3304      	adds	r3, #4
 8000d86:	601a      	str	r2, [r3, #0]
}
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	b003      	add	sp, #12
 8000d8e:	bd90      	pop	{r4, r7, pc}
 8000d90:	e000e100 	.word	0xe000e100
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	1e5a      	subs	r2, r3, #1
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	045b      	lsls	r3, r3, #17
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d301      	bcc.n	8000db0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dac:	2301      	movs	r3, #1
 8000dae:	e010      	b.n	8000dd2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000db0:	4b0a      	ldr	r3, [pc, #40]	; (8000ddc <SysTick_Config+0x44>)
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	3a01      	subs	r2, #1
 8000db6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000db8:	2301      	movs	r3, #1
 8000dba:	425b      	negs	r3, r3
 8000dbc:	2103      	movs	r1, #3
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f7ff ff7c 	bl	8000cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dc4:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <SysTick_Config+0x44>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dca:	4b04      	ldr	r3, [pc, #16]	; (8000ddc <SysTick_Config+0x44>)
 8000dcc:	2207      	movs	r2, #7
 8000dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b002      	add	sp, #8
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	e000e010 	.word	0xe000e010

08000de0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60b9      	str	r1, [r7, #8]
 8000de8:	607a      	str	r2, [r7, #4]
 8000dea:	210f      	movs	r1, #15
 8000dec:	187b      	adds	r3, r7, r1
 8000dee:	1c02      	adds	r2, r0, #0
 8000df0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000df2:	68ba      	ldr	r2, [r7, #8]
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b25b      	sxtb	r3, r3
 8000dfa:	0011      	movs	r1, r2
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f7ff ff5d 	bl	8000cbc <__NVIC_SetPriority>
}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b004      	add	sp, #16
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b082      	sub	sp, #8
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	0018      	movs	r0, r3
 8000e16:	f7ff ffbf 	bl	8000d98 <SysTick_Config>
 8000e1a:	0003      	movs	r3, r0
}
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	b002      	add	sp, #8
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b086      	sub	sp, #24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e32:	e147      	b.n	80010c4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2101      	movs	r1, #1
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4091      	lsls	r1, r2
 8000e3e:	000a      	movs	r2, r1
 8000e40:	4013      	ands	r3, r2
 8000e42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d100      	bne.n	8000e4c <HAL_GPIO_Init+0x28>
 8000e4a:	e138      	b.n	80010be <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2203      	movs	r2, #3
 8000e52:	4013      	ands	r3, r2
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d005      	beq.n	8000e64 <HAL_GPIO_Init+0x40>
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	2203      	movs	r2, #3
 8000e5e:	4013      	ands	r3, r2
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d130      	bne.n	8000ec6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	409a      	lsls	r2, r3
 8000e72:	0013      	movs	r3, r2
 8000e74:	43da      	mvns	r2, r3
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	409a      	lsls	r2, r3
 8000e86:	0013      	movs	r3, r2
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	409a      	lsls	r2, r3
 8000ea0:	0013      	movs	r3, r2
 8000ea2:	43da      	mvns	r2, r3
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	091b      	lsrs	r3, r3, #4
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	401a      	ands	r2, r3
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	409a      	lsls	r2, r3
 8000eb8:	0013      	movs	r3, r2
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	2203      	movs	r2, #3
 8000ecc:	4013      	ands	r3, r2
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	d017      	beq.n	8000f02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	2203      	movs	r2, #3
 8000ede:	409a      	lsls	r2, r3
 8000ee0:	0013      	movs	r3, r2
 8000ee2:	43da      	mvns	r2, r3
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	689a      	ldr	r2, [r3, #8]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	409a      	lsls	r2, r3
 8000ef4:	0013      	movs	r3, r2
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	2203      	movs	r2, #3
 8000f08:	4013      	ands	r3, r2
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d123      	bne.n	8000f56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	08da      	lsrs	r2, r3, #3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3208      	adds	r2, #8
 8000f16:	0092      	lsls	r2, r2, #2
 8000f18:	58d3      	ldr	r3, [r2, r3]
 8000f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	2207      	movs	r2, #7
 8000f20:	4013      	ands	r3, r2
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	220f      	movs	r2, #15
 8000f26:	409a      	lsls	r2, r3
 8000f28:	0013      	movs	r3, r2
 8000f2a:	43da      	mvns	r2, r3
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	691a      	ldr	r2, [r3, #16]
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	2107      	movs	r1, #7
 8000f3a:	400b      	ands	r3, r1
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	409a      	lsls	r2, r3
 8000f40:	0013      	movs	r3, r2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	08da      	lsrs	r2, r3, #3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3208      	adds	r2, #8
 8000f50:	0092      	lsls	r2, r2, #2
 8000f52:	6939      	ldr	r1, [r7, #16]
 8000f54:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	2203      	movs	r2, #3
 8000f62:	409a      	lsls	r2, r3
 8000f64:	0013      	movs	r3, r2
 8000f66:	43da      	mvns	r2, r3
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	2203      	movs	r2, #3
 8000f74:	401a      	ands	r2, r3
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	409a      	lsls	r2, r3
 8000f7c:	0013      	movs	r3, r2
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685a      	ldr	r2, [r3, #4]
 8000f8e:	23c0      	movs	r3, #192	; 0xc0
 8000f90:	029b      	lsls	r3, r3, #10
 8000f92:	4013      	ands	r3, r2
 8000f94:	d100      	bne.n	8000f98 <HAL_GPIO_Init+0x174>
 8000f96:	e092      	b.n	80010be <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f98:	4a50      	ldr	r2, [pc, #320]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	089b      	lsrs	r3, r3, #2
 8000f9e:	3318      	adds	r3, #24
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	589b      	ldr	r3, [r3, r2]
 8000fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	2203      	movs	r2, #3
 8000faa:	4013      	ands	r3, r2
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	220f      	movs	r2, #15
 8000fb0:	409a      	lsls	r2, r3
 8000fb2:	0013      	movs	r3, r2
 8000fb4:	43da      	mvns	r2, r3
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	23a0      	movs	r3, #160	; 0xa0
 8000fc0:	05db      	lsls	r3, r3, #23
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d013      	beq.n	8000fee <HAL_GPIO_Init+0x1ca>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a45      	ldr	r2, [pc, #276]	; (80010e0 <HAL_GPIO_Init+0x2bc>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d00d      	beq.n	8000fea <HAL_GPIO_Init+0x1c6>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a44      	ldr	r2, [pc, #272]	; (80010e4 <HAL_GPIO_Init+0x2c0>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d007      	beq.n	8000fe6 <HAL_GPIO_Init+0x1c2>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a43      	ldr	r2, [pc, #268]	; (80010e8 <HAL_GPIO_Init+0x2c4>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d101      	bne.n	8000fe2 <HAL_GPIO_Init+0x1be>
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e006      	b.n	8000ff0 <HAL_GPIO_Init+0x1cc>
 8000fe2:	2305      	movs	r3, #5
 8000fe4:	e004      	b.n	8000ff0 <HAL_GPIO_Init+0x1cc>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	e002      	b.n	8000ff0 <HAL_GPIO_Init+0x1cc>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <HAL_GPIO_Init+0x1cc>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	2103      	movs	r1, #3
 8000ff4:	400a      	ands	r2, r1
 8000ff6:	00d2      	lsls	r2, r2, #3
 8000ff8:	4093      	lsls	r3, r2
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001000:	4936      	ldr	r1, [pc, #216]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	089b      	lsrs	r3, r3, #2
 8001006:	3318      	adds	r3, #24
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800100e:	4b33      	ldr	r3, [pc, #204]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	43da      	mvns	r2, r3
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	035b      	lsls	r3, r3, #13
 8001026:	4013      	ands	r3, r2
 8001028:	d003      	beq.n	8001032 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4313      	orrs	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001032:	4b2a      	ldr	r3, [pc, #168]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001038:	4b28      	ldr	r3, [pc, #160]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	43da      	mvns	r2, r3
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	4013      	ands	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685a      	ldr	r2, [r3, #4]
 800104c:	2380      	movs	r3, #128	; 0x80
 800104e:	039b      	lsls	r3, r3, #14
 8001050:	4013      	ands	r3, r2
 8001052:	d003      	beq.n	800105c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	4313      	orrs	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800105c:	4b1f      	ldr	r3, [pc, #124]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001062:	4a1e      	ldr	r2, [pc, #120]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 8001064:	2384      	movs	r3, #132	; 0x84
 8001066:	58d3      	ldr	r3, [r2, r3]
 8001068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	43da      	mvns	r2, r3
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685a      	ldr	r2, [r3, #4]
 8001078:	2380      	movs	r3, #128	; 0x80
 800107a:	029b      	lsls	r3, r3, #10
 800107c:	4013      	ands	r3, r2
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001088:	4914      	ldr	r1, [pc, #80]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 800108a:	2284      	movs	r2, #132	; 0x84
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001090:	4a12      	ldr	r2, [pc, #72]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 8001092:	2380      	movs	r3, #128	; 0x80
 8001094:	58d3      	ldr	r3, [r2, r3]
 8001096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	43da      	mvns	r2, r3
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	4013      	ands	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685a      	ldr	r2, [r3, #4]
 80010a6:	2380      	movs	r3, #128	; 0x80
 80010a8:	025b      	lsls	r3, r3, #9
 80010aa:	4013      	ands	r3, r2
 80010ac:	d003      	beq.n	80010b6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010b6:	4909      	ldr	r1, [pc, #36]	; (80010dc <HAL_GPIO_Init+0x2b8>)
 80010b8:	2280      	movs	r2, #128	; 0x80
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	3301      	adds	r3, #1
 80010c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	40da      	lsrs	r2, r3
 80010cc:	1e13      	subs	r3, r2, #0
 80010ce:	d000      	beq.n	80010d2 <HAL_GPIO_Init+0x2ae>
 80010d0:	e6b0      	b.n	8000e34 <HAL_GPIO_Init+0x10>
  }
}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	46c0      	nop			; (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b006      	add	sp, #24
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40021800 	.word	0x40021800
 80010e0:	50000400 	.word	0x50000400
 80010e4:	50000800 	.word	0x50000800
 80010e8:	50000c00 	.word	0x50000c00

080010ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	0008      	movs	r0, r1
 80010f6:	0011      	movs	r1, r2
 80010f8:	1cbb      	adds	r3, r7, #2
 80010fa:	1c02      	adds	r2, r0, #0
 80010fc:	801a      	strh	r2, [r3, #0]
 80010fe:	1c7b      	adds	r3, r7, #1
 8001100:	1c0a      	adds	r2, r1, #0
 8001102:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001104:	1c7b      	adds	r3, r7, #1
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d004      	beq.n	8001116 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800110c:	1cbb      	adds	r3, r7, #2
 800110e:	881a      	ldrh	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001114:	e003      	b.n	800111e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001116:	1cbb      	adds	r3, r7, #2
 8001118:	881a      	ldrh	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	46bd      	mov	sp, r7
 8001122:	b002      	add	sp, #8
 8001124:	bd80      	pop	{r7, pc}
	...

08001128 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001130:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a19      	ldr	r2, [pc, #100]	; (800119c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001136:	4013      	ands	r3, r2
 8001138:	0019      	movs	r1, r3
 800113a:	4b17      	ldr	r3, [pc, #92]	; (8001198 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	430a      	orrs	r2, r1
 8001140:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	2380      	movs	r3, #128	; 0x80
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	429a      	cmp	r2, r3
 800114a:	d11f      	bne.n	800118c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800114c:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	0013      	movs	r3, r2
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	189b      	adds	r3, r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	4912      	ldr	r1, [pc, #72]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800115a:	0018      	movs	r0, r3
 800115c:	f7fe ffdc 	bl	8000118 <__udivsi3>
 8001160:	0003      	movs	r3, r0
 8001162:	3301      	adds	r3, #1
 8001164:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001166:	e008      	b.n	800117a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	3b01      	subs	r3, #1
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	e001      	b.n	800117a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e009      	b.n	800118e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800117a:	4b07      	ldr	r3, [pc, #28]	; (8001198 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800117c:	695a      	ldr	r2, [r3, #20]
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	401a      	ands	r2, r3
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	00db      	lsls	r3, r3, #3
 8001188:	429a      	cmp	r2, r3
 800118a:	d0ed      	beq.n	8001168 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	0018      	movs	r0, r3
 8001190:	46bd      	mov	sp, r7
 8001192:	b004      	add	sp, #16
 8001194:	bd80      	pop	{r7, pc}
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	40007000 	.word	0x40007000
 800119c:	fffff9ff 	.word	0xfffff9ff
 80011a0:	20000000 	.word	0x20000000
 80011a4:	000f4240 	.word	0x000f4240

080011a8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <LL_RCC_GetAPB1Prescaler+0x14>)
 80011ae:	689a      	ldr	r2, [r3, #8]
 80011b0:	23e0      	movs	r3, #224	; 0xe0
 80011b2:	01db      	lsls	r3, r3, #7
 80011b4:	4013      	ands	r3, r2
}
 80011b6:	0018      	movs	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021000 	.word	0x40021000

080011c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d101      	bne.n	80011d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e2fe      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2201      	movs	r2, #1
 80011d8:	4013      	ands	r3, r2
 80011da:	d100      	bne.n	80011de <HAL_RCC_OscConfig+0x1e>
 80011dc:	e07c      	b.n	80012d8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011de:	4bc3      	ldr	r3, [pc, #780]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	2238      	movs	r2, #56	; 0x38
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e8:	4bc0      	ldr	r3, [pc, #768]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	2203      	movs	r2, #3
 80011ee:	4013      	ands	r3, r2
 80011f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	2b10      	cmp	r3, #16
 80011f6:	d102      	bne.n	80011fe <HAL_RCC_OscConfig+0x3e>
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	2b03      	cmp	r3, #3
 80011fc:	d002      	beq.n	8001204 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	2b08      	cmp	r3, #8
 8001202:	d10b      	bne.n	800121c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001204:	4bb9      	ldr	r3, [pc, #740]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	029b      	lsls	r3, r3, #10
 800120c:	4013      	ands	r3, r2
 800120e:	d062      	beq.n	80012d6 <HAL_RCC_OscConfig+0x116>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d15e      	bne.n	80012d6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e2d9      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	2380      	movs	r3, #128	; 0x80
 8001222:	025b      	lsls	r3, r3, #9
 8001224:	429a      	cmp	r2, r3
 8001226:	d107      	bne.n	8001238 <HAL_RCC_OscConfig+0x78>
 8001228:	4bb0      	ldr	r3, [pc, #704]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4baf      	ldr	r3, [pc, #700]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800122e:	2180      	movs	r1, #128	; 0x80
 8001230:	0249      	lsls	r1, r1, #9
 8001232:	430a      	orrs	r2, r1
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	e020      	b.n	800127a <HAL_RCC_OscConfig+0xba>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	23a0      	movs	r3, #160	; 0xa0
 800123e:	02db      	lsls	r3, r3, #11
 8001240:	429a      	cmp	r2, r3
 8001242:	d10e      	bne.n	8001262 <HAL_RCC_OscConfig+0xa2>
 8001244:	4ba9      	ldr	r3, [pc, #676]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4ba8      	ldr	r3, [pc, #672]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800124a:	2180      	movs	r1, #128	; 0x80
 800124c:	02c9      	lsls	r1, r1, #11
 800124e:	430a      	orrs	r2, r1
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	4ba6      	ldr	r3, [pc, #664]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	4ba5      	ldr	r3, [pc, #660]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001258:	2180      	movs	r1, #128	; 0x80
 800125a:	0249      	lsls	r1, r1, #9
 800125c:	430a      	orrs	r2, r1
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	e00b      	b.n	800127a <HAL_RCC_OscConfig+0xba>
 8001262:	4ba2      	ldr	r3, [pc, #648]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4ba1      	ldr	r3, [pc, #644]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001268:	49a1      	ldr	r1, [pc, #644]	; (80014f0 <HAL_RCC_OscConfig+0x330>)
 800126a:	400a      	ands	r2, r1
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	4b9f      	ldr	r3, [pc, #636]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	4b9e      	ldr	r3, [pc, #632]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001274:	499f      	ldr	r1, [pc, #636]	; (80014f4 <HAL_RCC_OscConfig+0x334>)
 8001276:	400a      	ands	r2, r1
 8001278:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d014      	beq.n	80012ac <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001282:	f7ff fcfb 	bl	8000c7c <HAL_GetTick>
 8001286:	0003      	movs	r3, r0
 8001288:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800128c:	f7ff fcf6 	bl	8000c7c <HAL_GetTick>
 8001290:	0002      	movs	r2, r0
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b64      	cmp	r3, #100	; 0x64
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e298      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800129e:	4b93      	ldr	r3, [pc, #588]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	2380      	movs	r3, #128	; 0x80
 80012a4:	029b      	lsls	r3, r3, #10
 80012a6:	4013      	ands	r3, r2
 80012a8:	d0f0      	beq.n	800128c <HAL_RCC_OscConfig+0xcc>
 80012aa:	e015      	b.n	80012d8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ac:	f7ff fce6 	bl	8000c7c <HAL_GetTick>
 80012b0:	0003      	movs	r3, r0
 80012b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012b4:	e008      	b.n	80012c8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b6:	f7ff fce1 	bl	8000c7c <HAL_GetTick>
 80012ba:	0002      	movs	r2, r0
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b64      	cmp	r3, #100	; 0x64
 80012c2:	d901      	bls.n	80012c8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e283      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012c8:	4b88      	ldr	r3, [pc, #544]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	2380      	movs	r3, #128	; 0x80
 80012ce:	029b      	lsls	r3, r3, #10
 80012d0:	4013      	ands	r3, r2
 80012d2:	d1f0      	bne.n	80012b6 <HAL_RCC_OscConfig+0xf6>
 80012d4:	e000      	b.n	80012d8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2202      	movs	r2, #2
 80012de:	4013      	ands	r3, r2
 80012e0:	d100      	bne.n	80012e4 <HAL_RCC_OscConfig+0x124>
 80012e2:	e099      	b.n	8001418 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e4:	4b81      	ldr	r3, [pc, #516]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	2238      	movs	r2, #56	; 0x38
 80012ea:	4013      	ands	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ee:	4b7f      	ldr	r3, [pc, #508]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	2203      	movs	r2, #3
 80012f4:	4013      	ands	r3, r2
 80012f6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	2b10      	cmp	r3, #16
 80012fc:	d102      	bne.n	8001304 <HAL_RCC_OscConfig+0x144>
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d002      	beq.n	800130a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d135      	bne.n	8001376 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800130a:	4b78      	ldr	r3, [pc, #480]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	4013      	ands	r3, r2
 8001314:	d005      	beq.n	8001322 <HAL_RCC_OscConfig+0x162>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e256      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001322:	4b72      	ldr	r3, [pc, #456]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	4a74      	ldr	r2, [pc, #464]	; (80014f8 <HAL_RCC_OscConfig+0x338>)
 8001328:	4013      	ands	r3, r2
 800132a:	0019      	movs	r1, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	695b      	ldr	r3, [r3, #20]
 8001330:	021a      	lsls	r2, r3, #8
 8001332:	4b6e      	ldr	r3, [pc, #440]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001334:	430a      	orrs	r2, r1
 8001336:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d112      	bne.n	8001364 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800133e:	4b6b      	ldr	r3, [pc, #428]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a6e      	ldr	r2, [pc, #440]	; (80014fc <HAL_RCC_OscConfig+0x33c>)
 8001344:	4013      	ands	r3, r2
 8001346:	0019      	movs	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	691a      	ldr	r2, [r3, #16]
 800134c:	4b67      	ldr	r3, [pc, #412]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800134e:	430a      	orrs	r2, r1
 8001350:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001352:	4b66      	ldr	r3, [pc, #408]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	0adb      	lsrs	r3, r3, #11
 8001358:	2207      	movs	r2, #7
 800135a:	4013      	ands	r3, r2
 800135c:	4a68      	ldr	r2, [pc, #416]	; (8001500 <HAL_RCC_OscConfig+0x340>)
 800135e:	40da      	lsrs	r2, r3
 8001360:	4b68      	ldr	r3, [pc, #416]	; (8001504 <HAL_RCC_OscConfig+0x344>)
 8001362:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001364:	4b68      	ldr	r3, [pc, #416]	; (8001508 <HAL_RCC_OscConfig+0x348>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	0018      	movs	r0, r3
 800136a:	f7ff fc2b 	bl	8000bc4 <HAL_InitTick>
 800136e:	1e03      	subs	r3, r0, #0
 8001370:	d051      	beq.n	8001416 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e22c      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d030      	beq.n	80013e0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800137e:	4b5b      	ldr	r3, [pc, #364]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a5e      	ldr	r2, [pc, #376]	; (80014fc <HAL_RCC_OscConfig+0x33c>)
 8001384:	4013      	ands	r3, r2
 8001386:	0019      	movs	r1, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	691a      	ldr	r2, [r3, #16]
 800138c:	4b57      	ldr	r3, [pc, #348]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800138e:	430a      	orrs	r2, r1
 8001390:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001392:	4b56      	ldr	r3, [pc, #344]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4b55      	ldr	r3, [pc, #340]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001398:	2180      	movs	r1, #128	; 0x80
 800139a:	0049      	lsls	r1, r1, #1
 800139c:	430a      	orrs	r2, r1
 800139e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a0:	f7ff fc6c 	bl	8000c7c <HAL_GetTick>
 80013a4:	0003      	movs	r3, r0
 80013a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013a8:	e008      	b.n	80013bc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013aa:	f7ff fc67 	bl	8000c7c <HAL_GetTick>
 80013ae:	0002      	movs	r2, r0
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d901      	bls.n	80013bc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e209      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013bc:	4b4b      	ldr	r3, [pc, #300]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	4013      	ands	r3, r2
 80013c6:	d0f0      	beq.n	80013aa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c8:	4b48      	ldr	r3, [pc, #288]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	4a4a      	ldr	r2, [pc, #296]	; (80014f8 <HAL_RCC_OscConfig+0x338>)
 80013ce:	4013      	ands	r3, r2
 80013d0:	0019      	movs	r1, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	021a      	lsls	r2, r3, #8
 80013d8:	4b44      	ldr	r3, [pc, #272]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80013da:	430a      	orrs	r2, r1
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	e01b      	b.n	8001418 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80013e0:	4b42      	ldr	r3, [pc, #264]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4b41      	ldr	r3, [pc, #260]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80013e6:	4949      	ldr	r1, [pc, #292]	; (800150c <HAL_RCC_OscConfig+0x34c>)
 80013e8:	400a      	ands	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ec:	f7ff fc46 	bl	8000c7c <HAL_GetTick>
 80013f0:	0003      	movs	r3, r0
 80013f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013f4:	e008      	b.n	8001408 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f6:	f7ff fc41 	bl	8000c7c <HAL_GetTick>
 80013fa:	0002      	movs	r2, r0
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e1e3      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001408:	4b38      	ldr	r3, [pc, #224]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	2380      	movs	r3, #128	; 0x80
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	4013      	ands	r3, r2
 8001412:	d1f0      	bne.n	80013f6 <HAL_RCC_OscConfig+0x236>
 8001414:	e000      	b.n	8001418 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001416:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2208      	movs	r2, #8
 800141e:	4013      	ands	r3, r2
 8001420:	d047      	beq.n	80014b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001422:	4b32      	ldr	r3, [pc, #200]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	2238      	movs	r2, #56	; 0x38
 8001428:	4013      	ands	r3, r2
 800142a:	2b18      	cmp	r3, #24
 800142c:	d10a      	bne.n	8001444 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001430:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001432:	2202      	movs	r2, #2
 8001434:	4013      	ands	r3, r2
 8001436:	d03c      	beq.n	80014b2 <HAL_RCC_OscConfig+0x2f2>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d138      	bne.n	80014b2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e1c5      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d019      	beq.n	8001480 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800144c:	4b27      	ldr	r3, [pc, #156]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 800144e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001450:	4b26      	ldr	r3, [pc, #152]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001452:	2101      	movs	r1, #1
 8001454:	430a      	orrs	r2, r1
 8001456:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001458:	f7ff fc10 	bl	8000c7c <HAL_GetTick>
 800145c:	0003      	movs	r3, r0
 800145e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001460:	e008      	b.n	8001474 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001462:	f7ff fc0b 	bl	8000c7c <HAL_GetTick>
 8001466:	0002      	movs	r2, r0
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e1ad      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001474:	4b1d      	ldr	r3, [pc, #116]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001478:	2202      	movs	r2, #2
 800147a:	4013      	ands	r3, r2
 800147c:	d0f1      	beq.n	8001462 <HAL_RCC_OscConfig+0x2a2>
 800147e:	e018      	b.n	80014b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001480:	4b1a      	ldr	r3, [pc, #104]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001482:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001484:	4b19      	ldr	r3, [pc, #100]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 8001486:	2101      	movs	r1, #1
 8001488:	438a      	bics	r2, r1
 800148a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148c:	f7ff fbf6 	bl	8000c7c <HAL_GetTick>
 8001490:	0003      	movs	r3, r0
 8001492:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001496:	f7ff fbf1 	bl	8000c7c <HAL_GetTick>
 800149a:	0002      	movs	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e193      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80014aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ac:	2202      	movs	r2, #2
 80014ae:	4013      	ands	r3, r2
 80014b0:	d1f1      	bne.n	8001496 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2204      	movs	r2, #4
 80014b8:	4013      	ands	r3, r2
 80014ba:	d100      	bne.n	80014be <HAL_RCC_OscConfig+0x2fe>
 80014bc:	e0c6      	b.n	800164c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014be:	231f      	movs	r3, #31
 80014c0:	18fb      	adds	r3, r7, r3
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80014c6:	4b09      	ldr	r3, [pc, #36]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	2238      	movs	r2, #56	; 0x38
 80014cc:	4013      	ands	r3, r2
 80014ce:	2b20      	cmp	r3, #32
 80014d0:	d11e      	bne.n	8001510 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <HAL_RCC_OscConfig+0x32c>)
 80014d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d6:	2202      	movs	r2, #2
 80014d8:	4013      	ands	r3, r2
 80014da:	d100      	bne.n	80014de <HAL_RCC_OscConfig+0x31e>
 80014dc:	e0b6      	b.n	800164c <HAL_RCC_OscConfig+0x48c>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d000      	beq.n	80014e8 <HAL_RCC_OscConfig+0x328>
 80014e6:	e0b1      	b.n	800164c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e171      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
 80014ec:	40021000 	.word	0x40021000
 80014f0:	fffeffff 	.word	0xfffeffff
 80014f4:	fffbffff 	.word	0xfffbffff
 80014f8:	ffff80ff 	.word	0xffff80ff
 80014fc:	ffffc7ff 	.word	0xffffc7ff
 8001500:	00f42400 	.word	0x00f42400
 8001504:	20000000 	.word	0x20000000
 8001508:	20000004 	.word	0x20000004
 800150c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001510:	4bb1      	ldr	r3, [pc, #708]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001512:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	055b      	lsls	r3, r3, #21
 8001518:	4013      	ands	r3, r2
 800151a:	d101      	bne.n	8001520 <HAL_RCC_OscConfig+0x360>
 800151c:	2301      	movs	r3, #1
 800151e:	e000      	b.n	8001522 <HAL_RCC_OscConfig+0x362>
 8001520:	2300      	movs	r3, #0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d011      	beq.n	800154a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001526:	4bac      	ldr	r3, [pc, #688]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001528:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800152a:	4bab      	ldr	r3, [pc, #684]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 800152c:	2180      	movs	r1, #128	; 0x80
 800152e:	0549      	lsls	r1, r1, #21
 8001530:	430a      	orrs	r2, r1
 8001532:	63da      	str	r2, [r3, #60]	; 0x3c
 8001534:	4ba8      	ldr	r3, [pc, #672]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001536:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001538:	2380      	movs	r3, #128	; 0x80
 800153a:	055b      	lsls	r3, r3, #21
 800153c:	4013      	ands	r3, r2
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001542:	231f      	movs	r3, #31
 8001544:	18fb      	adds	r3, r7, r3
 8001546:	2201      	movs	r2, #1
 8001548:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800154a:	4ba4      	ldr	r3, [pc, #656]	; (80017dc <HAL_RCC_OscConfig+0x61c>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	2380      	movs	r3, #128	; 0x80
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4013      	ands	r3, r2
 8001554:	d11a      	bne.n	800158c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001556:	4ba1      	ldr	r3, [pc, #644]	; (80017dc <HAL_RCC_OscConfig+0x61c>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	4ba0      	ldr	r3, [pc, #640]	; (80017dc <HAL_RCC_OscConfig+0x61c>)
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	0049      	lsls	r1, r1, #1
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001564:	f7ff fb8a 	bl	8000c7c <HAL_GetTick>
 8001568:	0003      	movs	r3, r0
 800156a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800156c:	e008      	b.n	8001580 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800156e:	f7ff fb85 	bl	8000c7c <HAL_GetTick>
 8001572:	0002      	movs	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d901      	bls.n	8001580 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e127      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001580:	4b96      	ldr	r3, [pc, #600]	; (80017dc <HAL_RCC_OscConfig+0x61c>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	2380      	movs	r3, #128	; 0x80
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	4013      	ands	r3, r2
 800158a:	d0f0      	beq.n	800156e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d106      	bne.n	80015a2 <HAL_RCC_OscConfig+0x3e2>
 8001594:	4b90      	ldr	r3, [pc, #576]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001596:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001598:	4b8f      	ldr	r3, [pc, #572]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 800159a:	2101      	movs	r1, #1
 800159c:	430a      	orrs	r2, r1
 800159e:	65da      	str	r2, [r3, #92]	; 0x5c
 80015a0:	e01c      	b.n	80015dc <HAL_RCC_OscConfig+0x41c>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	2b05      	cmp	r3, #5
 80015a8:	d10c      	bne.n	80015c4 <HAL_RCC_OscConfig+0x404>
 80015aa:	4b8b      	ldr	r3, [pc, #556]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015ae:	4b8a      	ldr	r3, [pc, #552]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015b0:	2104      	movs	r1, #4
 80015b2:	430a      	orrs	r2, r1
 80015b4:	65da      	str	r2, [r3, #92]	; 0x5c
 80015b6:	4b88      	ldr	r3, [pc, #544]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015b8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015ba:	4b87      	ldr	r3, [pc, #540]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015bc:	2101      	movs	r1, #1
 80015be:	430a      	orrs	r2, r1
 80015c0:	65da      	str	r2, [r3, #92]	; 0x5c
 80015c2:	e00b      	b.n	80015dc <HAL_RCC_OscConfig+0x41c>
 80015c4:	4b84      	ldr	r3, [pc, #528]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015c8:	4b83      	ldr	r3, [pc, #524]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015ca:	2101      	movs	r1, #1
 80015cc:	438a      	bics	r2, r1
 80015ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80015d0:	4b81      	ldr	r3, [pc, #516]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015d4:	4b80      	ldr	r3, [pc, #512]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80015d6:	2104      	movs	r1, #4
 80015d8:	438a      	bics	r2, r1
 80015da:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d014      	beq.n	800160e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e4:	f7ff fb4a 	bl	8000c7c <HAL_GetTick>
 80015e8:	0003      	movs	r3, r0
 80015ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015ec:	e009      	b.n	8001602 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ee:	f7ff fb45 	bl	8000c7c <HAL_GetTick>
 80015f2:	0002      	movs	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	4a79      	ldr	r2, [pc, #484]	; (80017e0 <HAL_RCC_OscConfig+0x620>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d901      	bls.n	8001602 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e0e6      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001602:	4b75      	ldr	r3, [pc, #468]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001606:	2202      	movs	r2, #2
 8001608:	4013      	ands	r3, r2
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0x42e>
 800160c:	e013      	b.n	8001636 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160e:	f7ff fb35 	bl	8000c7c <HAL_GetTick>
 8001612:	0003      	movs	r3, r0
 8001614:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001616:	e009      	b.n	800162c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001618:	f7ff fb30 	bl	8000c7c <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	4a6f      	ldr	r2, [pc, #444]	; (80017e0 <HAL_RCC_OscConfig+0x620>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e0d1      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800162c:	4b6a      	ldr	r3, [pc, #424]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 800162e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001630:	2202      	movs	r2, #2
 8001632:	4013      	ands	r3, r2
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001636:	231f      	movs	r3, #31
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d105      	bne.n	800164c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001640:	4b65      	ldr	r3, [pc, #404]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001642:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001644:	4b64      	ldr	r3, [pc, #400]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001646:	4967      	ldr	r1, [pc, #412]	; (80017e4 <HAL_RCC_OscConfig+0x624>)
 8001648:	400a      	ands	r2, r1
 800164a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69db      	ldr	r3, [r3, #28]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d100      	bne.n	8001656 <HAL_RCC_OscConfig+0x496>
 8001654:	e0bb      	b.n	80017ce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001656:	4b60      	ldr	r3, [pc, #384]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	2238      	movs	r2, #56	; 0x38
 800165c:	4013      	ands	r3, r2
 800165e:	2b10      	cmp	r3, #16
 8001660:	d100      	bne.n	8001664 <HAL_RCC_OscConfig+0x4a4>
 8001662:	e07b      	b.n	800175c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69db      	ldr	r3, [r3, #28]
 8001668:	2b02      	cmp	r3, #2
 800166a:	d156      	bne.n	800171a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800166c:	4b5a      	ldr	r3, [pc, #360]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4b59      	ldr	r3, [pc, #356]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001672:	495d      	ldr	r1, [pc, #372]	; (80017e8 <HAL_RCC_OscConfig+0x628>)
 8001674:	400a      	ands	r2, r1
 8001676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001678:	f7ff fb00 	bl	8000c7c <HAL_GetTick>
 800167c:	0003      	movs	r3, r0
 800167e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001680:	e008      	b.n	8001694 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001682:	f7ff fafb 	bl	8000c7c <HAL_GetTick>
 8001686:	0002      	movs	r2, r0
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	2b02      	cmp	r3, #2
 800168e:	d901      	bls.n	8001694 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e09d      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001694:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	049b      	lsls	r3, r3, #18
 800169c:	4013      	ands	r3, r2
 800169e:	d1f0      	bne.n	8001682 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a0:	4b4d      	ldr	r3, [pc, #308]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	4a51      	ldr	r2, [pc, #324]	; (80017ec <HAL_RCC_OscConfig+0x62c>)
 80016a6:	4013      	ands	r3, r2
 80016a8:	0019      	movs	r1, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1a      	ldr	r2, [r3, #32]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	431a      	orrs	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b8:	021b      	lsls	r3, r3, #8
 80016ba:	431a      	orrs	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c0:	431a      	orrs	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016cc:	431a      	orrs	r2, r3
 80016ce:	4b42      	ldr	r3, [pc, #264]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80016d0:	430a      	orrs	r2, r1
 80016d2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d4:	4b40      	ldr	r3, [pc, #256]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4b3f      	ldr	r3, [pc, #252]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80016da:	2180      	movs	r1, #128	; 0x80
 80016dc:	0449      	lsls	r1, r1, #17
 80016de:	430a      	orrs	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80016e2:	4b3d      	ldr	r3, [pc, #244]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80016e4:	68da      	ldr	r2, [r3, #12]
 80016e6:	4b3c      	ldr	r3, [pc, #240]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	0549      	lsls	r1, r1, #21
 80016ec:	430a      	orrs	r2, r1
 80016ee:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f0:	f7ff fac4 	bl	8000c7c <HAL_GetTick>
 80016f4:	0003      	movs	r3, r0
 80016f6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fa:	f7ff fabf 	bl	8000c7c <HAL_GetTick>
 80016fe:	0002      	movs	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e061      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800170c:	4b32      	ldr	r3, [pc, #200]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	049b      	lsls	r3, r3, #18
 8001714:	4013      	ands	r3, r2
 8001716:	d0f0      	beq.n	80016fa <HAL_RCC_OscConfig+0x53a>
 8001718:	e059      	b.n	80017ce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800171a:	4b2f      	ldr	r3, [pc, #188]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4b2e      	ldr	r3, [pc, #184]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001720:	4931      	ldr	r1, [pc, #196]	; (80017e8 <HAL_RCC_OscConfig+0x628>)
 8001722:	400a      	ands	r2, r1
 8001724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001726:	f7ff faa9 	bl	8000c7c <HAL_GetTick>
 800172a:	0003      	movs	r3, r0
 800172c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001730:	f7ff faa4 	bl	8000c7c <HAL_GetTick>
 8001734:	0002      	movs	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b02      	cmp	r3, #2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e046      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001742:	4b25      	ldr	r3, [pc, #148]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	049b      	lsls	r3, r3, #18
 800174a:	4013      	ands	r3, r2
 800174c:	d1f0      	bne.n	8001730 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800174e:	4b22      	ldr	r3, [pc, #136]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001750:	68da      	ldr	r2, [r3, #12]
 8001752:	4b21      	ldr	r3, [pc, #132]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 8001754:	4926      	ldr	r1, [pc, #152]	; (80017f0 <HAL_RCC_OscConfig+0x630>)
 8001756:	400a      	ands	r2, r1
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	e038      	b.n	80017ce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d101      	bne.n	8001768 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e033      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_RCC_OscConfig+0x618>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	2203      	movs	r2, #3
 8001772:	401a      	ands	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a1b      	ldr	r3, [r3, #32]
 8001778:	429a      	cmp	r2, r3
 800177a:	d126      	bne.n	80017ca <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	2270      	movs	r2, #112	; 0x70
 8001780:	401a      	ands	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001786:	429a      	cmp	r2, r3
 8001788:	d11f      	bne.n	80017ca <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	23fe      	movs	r3, #254	; 0xfe
 800178e:	01db      	lsls	r3, r3, #7
 8001790:	401a      	ands	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001796:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001798:	429a      	cmp	r2, r3
 800179a:	d116      	bne.n	80017ca <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800179c:	697a      	ldr	r2, [r7, #20]
 800179e:	23f8      	movs	r3, #248	; 0xf8
 80017a0:	039b      	lsls	r3, r3, #14
 80017a2:	401a      	ands	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d10e      	bne.n	80017ca <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	23e0      	movs	r3, #224	; 0xe0
 80017b0:	051b      	lsls	r3, r3, #20
 80017b2:	401a      	ands	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d106      	bne.n	80017ca <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	0f5b      	lsrs	r3, r3, #29
 80017c0:	075a      	lsls	r2, r3, #29
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d001      	beq.n	80017ce <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e000      	b.n	80017d0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	0018      	movs	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b008      	add	sp, #32
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40007000 	.word	0x40007000
 80017e0:	00001388 	.word	0x00001388
 80017e4:	efffffff 	.word	0xefffffff
 80017e8:	feffffff 	.word	0xfeffffff
 80017ec:	11c1808c 	.word	0x11c1808c
 80017f0:	eefefffc 	.word	0xeefefffc

080017f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e0e9      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001808:	4b76      	ldr	r3, [pc, #472]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2207      	movs	r2, #7
 800180e:	4013      	ands	r3, r2
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d91e      	bls.n	8001854 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001816:	4b73      	ldr	r3, [pc, #460]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2207      	movs	r2, #7
 800181c:	4393      	bics	r3, r2
 800181e:	0019      	movs	r1, r3
 8001820:	4b70      	ldr	r3, [pc, #448]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001828:	f7ff fa28 	bl	8000c7c <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001830:	e009      	b.n	8001846 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001832:	f7ff fa23 	bl	8000c7c <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	4a6a      	ldr	r2, [pc, #424]	; (80019e8 <HAL_RCC_ClockConfig+0x1f4>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e0ca      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001846:	4b67      	ldr	r3, [pc, #412]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2207      	movs	r2, #7
 800184c:	4013      	ands	r3, r2
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	429a      	cmp	r2, r3
 8001852:	d1ee      	bne.n	8001832 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2202      	movs	r2, #2
 800185a:	4013      	ands	r3, r2
 800185c:	d015      	beq.n	800188a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2204      	movs	r2, #4
 8001864:	4013      	ands	r3, r2
 8001866:	d006      	beq.n	8001876 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001868:	4b60      	ldr	r3, [pc, #384]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	4b5f      	ldr	r3, [pc, #380]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 800186e:	21e0      	movs	r1, #224	; 0xe0
 8001870:	01c9      	lsls	r1, r1, #7
 8001872:	430a      	orrs	r2, r1
 8001874:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001876:	4b5d      	ldr	r3, [pc, #372]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	4a5d      	ldr	r2, [pc, #372]	; (80019f0 <HAL_RCC_ClockConfig+0x1fc>)
 800187c:	4013      	ands	r3, r2
 800187e:	0019      	movs	r1, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	4b59      	ldr	r3, [pc, #356]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 8001886:	430a      	orrs	r2, r1
 8001888:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2201      	movs	r2, #1
 8001890:	4013      	ands	r3, r2
 8001892:	d057      	beq.n	8001944 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d107      	bne.n	80018ac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800189c:	4b53      	ldr	r3, [pc, #332]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	029b      	lsls	r3, r3, #10
 80018a4:	4013      	ands	r3, r2
 80018a6:	d12b      	bne.n	8001900 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e097      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d107      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018b4:	4b4d      	ldr	r3, [pc, #308]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	049b      	lsls	r3, r3, #18
 80018bc:	4013      	ands	r3, r2
 80018be:	d11f      	bne.n	8001900 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e08b      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d107      	bne.n	80018dc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018cc:	4b47      	ldr	r3, [pc, #284]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	4013      	ands	r3, r2
 80018d6:	d113      	bne.n	8001900 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e07f      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	2b03      	cmp	r3, #3
 80018e2:	d106      	bne.n	80018f2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018e4:	4b41      	ldr	r3, [pc, #260]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 80018e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018e8:	2202      	movs	r2, #2
 80018ea:	4013      	ands	r3, r2
 80018ec:	d108      	bne.n	8001900 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e074      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018f2:	4b3e      	ldr	r3, [pc, #248]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 80018f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f6:	2202      	movs	r2, #2
 80018f8:	4013      	ands	r3, r2
 80018fa:	d101      	bne.n	8001900 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e06d      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001900:	4b3a      	ldr	r3, [pc, #232]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	2207      	movs	r2, #7
 8001906:	4393      	bics	r3, r2
 8001908:	0019      	movs	r1, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685a      	ldr	r2, [r3, #4]
 800190e:	4b37      	ldr	r3, [pc, #220]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 8001910:	430a      	orrs	r2, r1
 8001912:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001914:	f7ff f9b2 	bl	8000c7c <HAL_GetTick>
 8001918:	0003      	movs	r3, r0
 800191a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800191c:	e009      	b.n	8001932 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191e:	f7ff f9ad 	bl	8000c7c <HAL_GetTick>
 8001922:	0002      	movs	r2, r0
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	4a2f      	ldr	r2, [pc, #188]	; (80019e8 <HAL_RCC_ClockConfig+0x1f4>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e054      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001932:	4b2e      	ldr	r3, [pc, #184]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	2238      	movs	r2, #56	; 0x38
 8001938:	401a      	ands	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	429a      	cmp	r2, r3
 8001942:	d1ec      	bne.n	800191e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001944:	4b27      	ldr	r3, [pc, #156]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2207      	movs	r2, #7
 800194a:	4013      	ands	r3, r2
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	429a      	cmp	r2, r3
 8001950:	d21e      	bcs.n	8001990 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001952:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2207      	movs	r2, #7
 8001958:	4393      	bics	r3, r2
 800195a:	0019      	movs	r1, r3
 800195c:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	430a      	orrs	r2, r1
 8001962:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001964:	f7ff f98a 	bl	8000c7c <HAL_GetTick>
 8001968:	0003      	movs	r3, r0
 800196a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800196c:	e009      	b.n	8001982 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196e:	f7ff f985 	bl	8000c7c <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	4a1b      	ldr	r2, [pc, #108]	; (80019e8 <HAL_RCC_ClockConfig+0x1f4>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e02c      	b.n	80019dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001982:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2207      	movs	r2, #7
 8001988:	4013      	ands	r3, r2
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d1ee      	bne.n	800196e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2204      	movs	r2, #4
 8001996:	4013      	ands	r3, r2
 8001998:	d009      	beq.n	80019ae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	4a15      	ldr	r2, [pc, #84]	; (80019f4 <HAL_RCC_ClockConfig+0x200>)
 80019a0:	4013      	ands	r3, r2
 80019a2:	0019      	movs	r1, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68da      	ldr	r2, [r3, #12]
 80019a8:	4b10      	ldr	r3, [pc, #64]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 80019aa:	430a      	orrs	r2, r1
 80019ac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80019ae:	f000 f829 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 80019b2:	0001      	movs	r1, r0
 80019b4:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	220f      	movs	r2, #15
 80019bc:	401a      	ands	r2, r3
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <HAL_RCC_ClockConfig+0x204>)
 80019c0:	0092      	lsls	r2, r2, #2
 80019c2:	58d3      	ldr	r3, [r2, r3]
 80019c4:	221f      	movs	r2, #31
 80019c6:	4013      	ands	r3, r2
 80019c8:	000a      	movs	r2, r1
 80019ca:	40da      	lsrs	r2, r3
 80019cc:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_RCC_ClockConfig+0x208>)
 80019ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80019d0:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_RCC_ClockConfig+0x20c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	0018      	movs	r0, r3
 80019d6:	f7ff f8f5 	bl	8000bc4 <HAL_InitTick>
 80019da:	0003      	movs	r3, r0
}
 80019dc:	0018      	movs	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	b004      	add	sp, #16
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40022000 	.word	0x40022000
 80019e8:	00001388 	.word	0x00001388
 80019ec:	40021000 	.word	0x40021000
 80019f0:	fffff0ff 	.word	0xfffff0ff
 80019f4:	ffff8fff 	.word	0xffff8fff
 80019f8:	08003848 	.word	0x08003848
 80019fc:	20000000 	.word	0x20000000
 8001a00:	20000004 	.word	0x20000004

08001a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a0a:	4b3c      	ldr	r3, [pc, #240]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	2238      	movs	r2, #56	; 0x38
 8001a10:	4013      	ands	r3, r2
 8001a12:	d10f      	bne.n	8001a34 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a14:	4b39      	ldr	r3, [pc, #228]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	0adb      	lsrs	r3, r3, #11
 8001a1a:	2207      	movs	r2, #7
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	2201      	movs	r2, #1
 8001a20:	409a      	lsls	r2, r3
 8001a22:	0013      	movs	r3, r2
 8001a24:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001a26:	6839      	ldr	r1, [r7, #0]
 8001a28:	4835      	ldr	r0, [pc, #212]	; (8001b00 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a2a:	f7fe fb75 	bl	8000118 <__udivsi3>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	e05d      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a34:	4b31      	ldr	r3, [pc, #196]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2238      	movs	r2, #56	; 0x38
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d102      	bne.n	8001a46 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a40:	4b30      	ldr	r3, [pc, #192]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	e054      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a46:	4b2d      	ldr	r3, [pc, #180]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2238      	movs	r2, #56	; 0x38
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	2b10      	cmp	r3, #16
 8001a50:	d138      	bne.n	8001ac4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001a52:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	2203      	movs	r2, #3
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a5c:	4b27      	ldr	r3, [pc, #156]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	091b      	lsrs	r3, r3, #4
 8001a62:	2207      	movs	r2, #7
 8001a64:	4013      	ands	r3, r2
 8001a66:	3301      	adds	r3, #1
 8001a68:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2b03      	cmp	r3, #3
 8001a6e:	d10d      	bne.n	8001a8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a70:	68b9      	ldr	r1, [r7, #8]
 8001a72:	4824      	ldr	r0, [pc, #144]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a74:	f7fe fb50 	bl	8000118 <__udivsi3>
 8001a78:	0003      	movs	r3, r0
 8001a7a:	0019      	movs	r1, r3
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	0a1b      	lsrs	r3, r3, #8
 8001a82:	227f      	movs	r2, #127	; 0x7f
 8001a84:	4013      	ands	r3, r2
 8001a86:	434b      	muls	r3, r1
 8001a88:	617b      	str	r3, [r7, #20]
        break;
 8001a8a:	e00d      	b.n	8001aa8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	481c      	ldr	r0, [pc, #112]	; (8001b00 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a90:	f7fe fb42 	bl	8000118 <__udivsi3>
 8001a94:	0003      	movs	r3, r0
 8001a96:	0019      	movs	r1, r3
 8001a98:	4b18      	ldr	r3, [pc, #96]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	227f      	movs	r2, #127	; 0x7f
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	434b      	muls	r3, r1
 8001aa4:	617b      	str	r3, [r7, #20]
        break;
 8001aa6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001aa8:	4b14      	ldr	r3, [pc, #80]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	0f5b      	lsrs	r3, r3, #29
 8001aae:	2207      	movs	r2, #7
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	6978      	ldr	r0, [r7, #20]
 8001aba:	f7fe fb2d 	bl	8000118 <__udivsi3>
 8001abe:	0003      	movs	r3, r0
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	e015      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ac4:	4b0d      	ldr	r3, [pc, #52]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	2238      	movs	r2, #56	; 0x38
 8001aca:	4013      	ands	r3, r2
 8001acc:	2b20      	cmp	r3, #32
 8001ace:	d103      	bne.n	8001ad8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001ad0:	2380      	movs	r3, #128	; 0x80
 8001ad2:	021b      	lsls	r3, r3, #8
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	e00b      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	2238      	movs	r2, #56	; 0x38
 8001ade:	4013      	ands	r3, r2
 8001ae0:	2b18      	cmp	r3, #24
 8001ae2:	d103      	bne.n	8001aec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001ae4:	23fa      	movs	r3, #250	; 0xfa
 8001ae6:	01db      	lsls	r3, r3, #7
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	e001      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001aec:	2300      	movs	r3, #0
 8001aee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001af0:	693b      	ldr	r3, [r7, #16]
}
 8001af2:	0018      	movs	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	b006      	add	sp, #24
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	40021000 	.word	0x40021000
 8001b00:	00f42400 	.word	0x00f42400
 8001b04:	007a1200 	.word	0x007a1200

08001b08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b0c:	4b02      	ldr	r3, [pc, #8]	; (8001b18 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
}
 8001b10:	0018      	movs	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	20000000 	.word	0x20000000

08001b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b1c:	b5b0      	push	{r4, r5, r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001b20:	f7ff fff2 	bl	8001b08 <HAL_RCC_GetHCLKFreq>
 8001b24:	0004      	movs	r4, r0
 8001b26:	f7ff fb3f 	bl	80011a8 <LL_RCC_GetAPB1Prescaler>
 8001b2a:	0003      	movs	r3, r0
 8001b2c:	0b1a      	lsrs	r2, r3, #12
 8001b2e:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b30:	0092      	lsls	r2, r2, #2
 8001b32:	58d3      	ldr	r3, [r2, r3]
 8001b34:	221f      	movs	r2, #31
 8001b36:	4013      	ands	r3, r2
 8001b38:	40dc      	lsrs	r4, r3
 8001b3a:	0023      	movs	r3, r4
}
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bdb0      	pop	{r4, r5, r7, pc}
 8001b42:	46c0      	nop			; (mov r8, r8)
 8001b44:	08003888 	.word	0x08003888

08001b48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001b50:	2313      	movs	r3, #19
 8001b52:	18fb      	adds	r3, r7, r3
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001b58:	2312      	movs	r3, #18
 8001b5a:	18fb      	adds	r3, r7, r3
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	2380      	movs	r3, #128	; 0x80
 8001b66:	029b      	lsls	r3, r3, #10
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d100      	bne.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001b6c:	e0a3      	b.n	8001cb6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b6e:	2011      	movs	r0, #17
 8001b70:	183b      	adds	r3, r7, r0
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b76:	4bc3      	ldr	r3, [pc, #780]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	055b      	lsls	r3, r3, #21
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d110      	bne.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	4bc0      	ldr	r3, [pc, #768]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b86:	4bbf      	ldr	r3, [pc, #764]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b88:	2180      	movs	r1, #128	; 0x80
 8001b8a:	0549      	lsls	r1, r1, #21
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b90:	4bbc      	ldr	r3, [pc, #752]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	055b      	lsls	r3, r3, #21
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b9e:	183b      	adds	r3, r7, r0
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ba4:	4bb8      	ldr	r3, [pc, #736]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	4bb7      	ldr	r3, [pc, #732]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001baa:	2180      	movs	r1, #128	; 0x80
 8001bac:	0049      	lsls	r1, r1, #1
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001bb2:	f7ff f863 	bl	8000c7c <HAL_GetTick>
 8001bb6:	0003      	movs	r3, r0
 8001bb8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001bba:	e00b      	b.n	8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bbc:	f7ff f85e 	bl	8000c7c <HAL_GetTick>
 8001bc0:	0002      	movs	r2, r0
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d904      	bls.n	8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001bca:	2313      	movs	r3, #19
 8001bcc:	18fb      	adds	r3, r7, r3
 8001bce:	2203      	movs	r2, #3
 8001bd0:	701a      	strb	r2, [r3, #0]
        break;
 8001bd2:	e005      	b.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001bd4:	4bac      	ldr	r3, [pc, #688]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d0ed      	beq.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001be0:	2313      	movs	r3, #19
 8001be2:	18fb      	adds	r3, r7, r3
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d154      	bne.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001bea:	4ba6      	ldr	r3, [pc, #664]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bee:	23c0      	movs	r3, #192	; 0xc0
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d019      	beq.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c00:	697a      	ldr	r2, [r7, #20]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d014      	beq.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c06:	4b9f      	ldr	r3, [pc, #636]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c0a:	4aa0      	ldr	r2, [pc, #640]	; (8001e8c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001c10:	4b9c      	ldr	r3, [pc, #624]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c12:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c14:	4b9b      	ldr	r3, [pc, #620]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c16:	2180      	movs	r1, #128	; 0x80
 8001c18:	0249      	lsls	r1, r1, #9
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001c1e:	4b99      	ldr	r3, [pc, #612]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c20:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c22:	4b98      	ldr	r3, [pc, #608]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c24:	499a      	ldr	r1, [pc, #616]	; (8001e90 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001c26:	400a      	ands	r2, r1
 8001c28:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001c2a:	4b96      	ldr	r3, [pc, #600]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	2201      	movs	r2, #1
 8001c34:	4013      	ands	r3, r2
 8001c36:	d016      	beq.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c38:	f7ff f820 	bl	8000c7c <HAL_GetTick>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c40:	e00c      	b.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c42:	f7ff f81b 	bl	8000c7c <HAL_GetTick>
 8001c46:	0002      	movs	r2, r0
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	4a91      	ldr	r2, [pc, #580]	; (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d904      	bls.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001c52:	2313      	movs	r3, #19
 8001c54:	18fb      	adds	r3, r7, r3
 8001c56:	2203      	movs	r2, #3
 8001c58:	701a      	strb	r2, [r3, #0]
            break;
 8001c5a:	e004      	b.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c5c:	4b89      	ldr	r3, [pc, #548]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c60:	2202      	movs	r2, #2
 8001c62:	4013      	ands	r3, r2
 8001c64:	d0ed      	beq.n	8001c42 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001c66:	2313      	movs	r3, #19
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d10a      	bne.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c70:	4b84      	ldr	r3, [pc, #528]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c74:	4a85      	ldr	r2, [pc, #532]	; (8001e8c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001c76:	4013      	ands	r3, r2
 8001c78:	0019      	movs	r1, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c7e:	4b81      	ldr	r3, [pc, #516]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c80:	430a      	orrs	r2, r1
 8001c82:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c84:	e00c      	b.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001c86:	2312      	movs	r3, #18
 8001c88:	18fb      	adds	r3, r7, r3
 8001c8a:	2213      	movs	r2, #19
 8001c8c:	18ba      	adds	r2, r7, r2
 8001c8e:	7812      	ldrb	r2, [r2, #0]
 8001c90:	701a      	strb	r2, [r3, #0]
 8001c92:	e005      	b.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c94:	2312      	movs	r3, #18
 8001c96:	18fb      	adds	r3, r7, r3
 8001c98:	2213      	movs	r2, #19
 8001c9a:	18ba      	adds	r2, r7, r2
 8001c9c:	7812      	ldrb	r2, [r2, #0]
 8001c9e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ca0:	2311      	movs	r3, #17
 8001ca2:	18fb      	adds	r3, r7, r3
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d105      	bne.n	8001cb6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001caa:	4b76      	ldr	r3, [pc, #472]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001cae:	4b75      	ldr	r3, [pc, #468]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cb0:	4979      	ldr	r1, [pc, #484]	; (8001e98 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001cb2:	400a      	ands	r2, r1
 8001cb4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	d009      	beq.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001cc0:	4b70      	ldr	r3, [pc, #448]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	4393      	bics	r3, r2
 8001cc8:	0019      	movs	r1, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	4b6d      	ldr	r3, [pc, #436]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2202      	movs	r2, #2
 8001cda:	4013      	ands	r3, r2
 8001cdc:	d009      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001cde:	4b69      	ldr	r3, [pc, #420]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ce2:	220c      	movs	r2, #12
 8001ce4:	4393      	bics	r3, r2
 8001ce6:	0019      	movs	r1, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	4b65      	ldr	r3, [pc, #404]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2210      	movs	r2, #16
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d009      	beq.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001cfc:	4b61      	ldr	r3, [pc, #388]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d00:	4a66      	ldr	r2, [pc, #408]	; (8001e9c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001d02:	4013      	ands	r3, r2
 8001d04:	0019      	movs	r1, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	4b5e      	ldr	r3, [pc, #376]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d009      	beq.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001d1c:	4b59      	ldr	r3, [pc, #356]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d20:	4a5f      	ldr	r2, [pc, #380]	; (8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001d22:	4013      	ands	r3, r2
 8001d24:	0019      	movs	r1, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	699a      	ldr	r2, [r3, #24]
 8001d2a:	4b56      	ldr	r3, [pc, #344]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	2380      	movs	r3, #128	; 0x80
 8001d36:	00db      	lsls	r3, r3, #3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d009      	beq.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001d3c:	4b51      	ldr	r3, [pc, #324]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d40:	4a58      	ldr	r2, [pc, #352]	; (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001d42:	4013      	ands	r3, r2
 8001d44:	0019      	movs	r1, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69da      	ldr	r2, [r3, #28]
 8001d4a:	4b4e      	ldr	r3, [pc, #312]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2220      	movs	r2, #32
 8001d56:	4013      	ands	r3, r2
 8001d58:	d009      	beq.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d5a:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d5e:	4a52      	ldr	r2, [pc, #328]	; (8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	0019      	movs	r1, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691a      	ldr	r2, [r3, #16]
 8001d68:	4b46      	ldr	r3, [pc, #280]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	01db      	lsls	r3, r3, #7
 8001d76:	4013      	ands	r3, r2
 8001d78:	d015      	beq.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d7a:	4b42      	ldr	r3, [pc, #264]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	0899      	lsrs	r1, r3, #2
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a1a      	ldr	r2, [r3, #32]
 8001d86:	4b3f      	ldr	r3, [pc, #252]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a1a      	ldr	r2, [r3, #32]
 8001d90:	2380      	movs	r3, #128	; 0x80
 8001d92:	05db      	lsls	r3, r3, #23
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d106      	bne.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001d98:	4b3a      	ldr	r3, [pc, #232]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	4b39      	ldr	r3, [pc, #228]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d9e:	2180      	movs	r1, #128	; 0x80
 8001da0:	0249      	lsls	r1, r1, #9
 8001da2:	430a      	orrs	r2, r1
 8001da4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	2380      	movs	r3, #128	; 0x80
 8001dac:	031b      	lsls	r3, r3, #12
 8001dae:	4013      	ands	r3, r2
 8001db0:	d009      	beq.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001db2:	4b34      	ldr	r3, [pc, #208]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db6:	2240      	movs	r2, #64	; 0x40
 8001db8:	4393      	bics	r3, r2
 8001dba:	0019      	movs	r1, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dc0:	4b30      	ldr	r3, [pc, #192]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	039b      	lsls	r3, r3, #14
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d016      	beq.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001dd2:	4b2c      	ldr	r3, [pc, #176]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd6:	4a35      	ldr	r2, [pc, #212]	; (8001eac <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001dd8:	4013      	ands	r3, r2
 8001dda:	0019      	movs	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001de0:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001de2:	430a      	orrs	r2, r1
 8001de4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dea:	2380      	movs	r3, #128	; 0x80
 8001dec:	03db      	lsls	r3, r3, #15
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d106      	bne.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001df2:	4b24      	ldr	r3, [pc, #144]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	4b23      	ldr	r3, [pc, #140]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001df8:	2180      	movs	r1, #128	; 0x80
 8001dfa:	0449      	lsls	r1, r1, #17
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	03db      	lsls	r3, r3, #15
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d016      	beq.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e10:	4a27      	ldr	r2, [pc, #156]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	0019      	movs	r1, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e24:	2380      	movs	r3, #128	; 0x80
 8001e26:	045b      	lsls	r3, r3, #17
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d106      	bne.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001e2c:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e2e:	68da      	ldr	r2, [r3, #12]
 8001e30:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e32:	2180      	movs	r1, #128	; 0x80
 8001e34:	0449      	lsls	r1, r1, #17
 8001e36:	430a      	orrs	r2, r1
 8001e38:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	2380      	movs	r3, #128	; 0x80
 8001e40:	011b      	lsls	r3, r3, #4
 8001e42:	4013      	ands	r3, r2
 8001e44:	d016      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e4a:	4a1a      	ldr	r2, [pc, #104]	; (8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	0019      	movs	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	695a      	ldr	r2, [r3, #20]
 8001e54:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e56:	430a      	orrs	r2, r1
 8001e58:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695a      	ldr	r2, [r3, #20]
 8001e5e:	2380      	movs	r3, #128	; 0x80
 8001e60:	01db      	lsls	r3, r3, #7
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d106      	bne.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e66:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e68:	68da      	ldr	r2, [r3, #12]
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e6c:	2180      	movs	r1, #128	; 0x80
 8001e6e:	0249      	lsls	r1, r1, #9
 8001e70:	430a      	orrs	r2, r1
 8001e72:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001e74:	2312      	movs	r3, #18
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	781b      	ldrb	r3, [r3, #0]
}
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	b006      	add	sp, #24
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	fffffcff 	.word	0xfffffcff
 8001e90:	fffeffff 	.word	0xfffeffff
 8001e94:	00001388 	.word	0x00001388
 8001e98:	efffffff 	.word	0xefffffff
 8001e9c:	fffff3ff 	.word	0xfffff3ff
 8001ea0:	fff3ffff 	.word	0xfff3ffff
 8001ea4:	ffcfffff 	.word	0xffcfffff
 8001ea8:	ffffcfff 	.word	0xffffcfff
 8001eac:	ffbfffff 	.word	0xffbfffff
 8001eb0:	feffffff 	.word	0xfeffffff
 8001eb4:	ffff3fff 	.word	0xffff3fff

08001eb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e04a      	b.n	8001f60 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	223d      	movs	r2, #61	; 0x3d
 8001ece:	5c9b      	ldrb	r3, [r3, r2]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d107      	bne.n	8001ee6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	223c      	movs	r2, #60	; 0x3c
 8001eda:	2100      	movs	r1, #0
 8001edc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f7fe fd69 	bl	80009b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	223d      	movs	r2, #61	; 0x3d
 8001eea:	2102      	movs	r1, #2
 8001eec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	0019      	movs	r1, r3
 8001ef8:	0010      	movs	r0, r2
 8001efa:	f000 f889 	bl	8002010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2248      	movs	r2, #72	; 0x48
 8001f02:	2101      	movs	r1, #1
 8001f04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	223e      	movs	r2, #62	; 0x3e
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	5499      	strb	r1, [r3, r2]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	223f      	movs	r2, #63	; 0x3f
 8001f12:	2101      	movs	r1, #1
 8001f14:	5499      	strb	r1, [r3, r2]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2240      	movs	r2, #64	; 0x40
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	5499      	strb	r1, [r3, r2]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2241      	movs	r2, #65	; 0x41
 8001f22:	2101      	movs	r1, #1
 8001f24:	5499      	strb	r1, [r3, r2]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2242      	movs	r2, #66	; 0x42
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	5499      	strb	r1, [r3, r2]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2243      	movs	r2, #67	; 0x43
 8001f32:	2101      	movs	r1, #1
 8001f34:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2244      	movs	r2, #68	; 0x44
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	5499      	strb	r1, [r3, r2]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2245      	movs	r2, #69	; 0x45
 8001f42:	2101      	movs	r1, #1
 8001f44:	5499      	strb	r1, [r3, r2]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2246      	movs	r2, #70	; 0x46
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	5499      	strb	r1, [r3, r2]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2247      	movs	r2, #71	; 0x47
 8001f52:	2101      	movs	r1, #1
 8001f54:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	223d      	movs	r2, #61	; 0x3d
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	0018      	movs	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b002      	add	sp, #8
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	223d      	movs	r2, #61	; 0x3d
 8001f74:	5c9b      	ldrb	r3, [r3, r2]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d001      	beq.n	8001f80 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e03a      	b.n	8001ff6 <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	223d      	movs	r2, #61	; 0x3d
 8001f84:	2102      	movs	r1, #2
 8001f86:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a1c      	ldr	r2, [pc, #112]	; (8002000 <HAL_TIM_Base_Start+0x98>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d00f      	beq.n	8001fb2 <HAL_TIM_Base_Start+0x4a>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	05db      	lsls	r3, r3, #23
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d009      	beq.n	8001fb2 <HAL_TIM_Base_Start+0x4a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a18      	ldr	r2, [pc, #96]	; (8002004 <HAL_TIM_Base_Start+0x9c>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d004      	beq.n	8001fb2 <HAL_TIM_Base_Start+0x4a>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a16      	ldr	r2, [pc, #88]	; (8002008 <HAL_TIM_Base_Start+0xa0>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d116      	bne.n	8001fe0 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	4a14      	ldr	r2, [pc, #80]	; (800200c <HAL_TIM_Base_Start+0xa4>)
 8001fba:	4013      	ands	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2b06      	cmp	r3, #6
 8001fc2:	d016      	beq.n	8001ff2 <HAL_TIM_Base_Start+0x8a>
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	2380      	movs	r3, #128	; 0x80
 8001fc8:	025b      	lsls	r3, r3, #9
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d011      	beq.n	8001ff2 <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2101      	movs	r1, #1
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fde:	e008      	b.n	8001ff2 <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2101      	movs	r1, #1
 8001fec:	430a      	orrs	r2, r1
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	e000      	b.n	8001ff4 <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ff2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b004      	add	sp, #16
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	40012c00 	.word	0x40012c00
 8002004:	40000400 	.word	0x40000400
 8002008:	40014000 	.word	0x40014000
 800200c:	00010007 	.word	0x00010007

08002010 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a34      	ldr	r2, [pc, #208]	; (80020f4 <TIM_Base_SetConfig+0xe4>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d008      	beq.n	800203a <TIM_Base_SetConfig+0x2a>
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	2380      	movs	r3, #128	; 0x80
 800202c:	05db      	lsls	r3, r3, #23
 800202e:	429a      	cmp	r2, r3
 8002030:	d003      	beq.n	800203a <TIM_Base_SetConfig+0x2a>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a30      	ldr	r2, [pc, #192]	; (80020f8 <TIM_Base_SetConfig+0xe8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d108      	bne.n	800204c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2270      	movs	r2, #112	; 0x70
 800203e:	4393      	bics	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	4313      	orrs	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a29      	ldr	r2, [pc, #164]	; (80020f4 <TIM_Base_SetConfig+0xe4>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d018      	beq.n	8002086 <TIM_Base_SetConfig+0x76>
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	2380      	movs	r3, #128	; 0x80
 8002058:	05db      	lsls	r3, r3, #23
 800205a:	429a      	cmp	r2, r3
 800205c:	d013      	beq.n	8002086 <TIM_Base_SetConfig+0x76>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a25      	ldr	r2, [pc, #148]	; (80020f8 <TIM_Base_SetConfig+0xe8>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d00f      	beq.n	8002086 <TIM_Base_SetConfig+0x76>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a24      	ldr	r2, [pc, #144]	; (80020fc <TIM_Base_SetConfig+0xec>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d00b      	beq.n	8002086 <TIM_Base_SetConfig+0x76>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a23      	ldr	r2, [pc, #140]	; (8002100 <TIM_Base_SetConfig+0xf0>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d007      	beq.n	8002086 <TIM_Base_SetConfig+0x76>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a22      	ldr	r2, [pc, #136]	; (8002104 <TIM_Base_SetConfig+0xf4>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d003      	beq.n	8002086 <TIM_Base_SetConfig+0x76>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a21      	ldr	r2, [pc, #132]	; (8002108 <TIM_Base_SetConfig+0xf8>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d108      	bne.n	8002098 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	4a20      	ldr	r2, [pc, #128]	; (800210c <TIM_Base_SetConfig+0xfc>)
 800208a:	4013      	ands	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	4313      	orrs	r3, r2
 8002096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2280      	movs	r2, #128	; 0x80
 800209c:	4393      	bics	r3, r2
 800209e:	001a      	movs	r2, r3
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a0c      	ldr	r2, [pc, #48]	; (80020f4 <TIM_Base_SetConfig+0xe4>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d00b      	beq.n	80020de <TIM_Base_SetConfig+0xce>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a0d      	ldr	r2, [pc, #52]	; (8002100 <TIM_Base_SetConfig+0xf0>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d007      	beq.n	80020de <TIM_Base_SetConfig+0xce>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a0c      	ldr	r2, [pc, #48]	; (8002104 <TIM_Base_SetConfig+0xf4>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d003      	beq.n	80020de <TIM_Base_SetConfig+0xce>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a0b      	ldr	r2, [pc, #44]	; (8002108 <TIM_Base_SetConfig+0xf8>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d103      	bne.n	80020e6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	691a      	ldr	r2, [r3, #16]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	615a      	str	r2, [r3, #20]
}
 80020ec:	46c0      	nop			; (mov r8, r8)
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b004      	add	sp, #16
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40012c00 	.word	0x40012c00
 80020f8:	40000400 	.word	0x40000400
 80020fc:	40002000 	.word	0x40002000
 8002100:	40014000 	.word	0x40014000
 8002104:	40014400 	.word	0x40014400
 8002108:	40014800 	.word	0x40014800
 800210c:	fffffcff 	.word	0xfffffcff

08002110 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	223c      	movs	r2, #60	; 0x3c
 800211e:	5c9b      	ldrb	r3, [r3, r2]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d101      	bne.n	8002128 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002124:	2302      	movs	r3, #2
 8002126:	e055      	b.n	80021d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	223c      	movs	r2, #60	; 0x3c
 800212c:	2101      	movs	r1, #1
 800212e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	223d      	movs	r2, #61	; 0x3d
 8002134:	2102      	movs	r1, #2
 8002136:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a23      	ldr	r2, [pc, #140]	; (80021dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d108      	bne.n	8002164 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4a22      	ldr	r2, [pc, #136]	; (80021e0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002156:	4013      	ands	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	4313      	orrs	r3, r2
 8002162:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2270      	movs	r2, #112	; 0x70
 8002168:	4393      	bics	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	4313      	orrs	r3, r2
 8002174:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a16      	ldr	r2, [pc, #88]	; (80021dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d00f      	beq.n	80021a8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	2380      	movs	r3, #128	; 0x80
 800218e:	05db      	lsls	r3, r3, #23
 8002190:	429a      	cmp	r2, r3
 8002192:	d009      	beq.n	80021a8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a12      	ldr	r2, [pc, #72]	; (80021e4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d004      	beq.n	80021a8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a11      	ldr	r2, [pc, #68]	; (80021e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d10c      	bne.n	80021c2 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	2280      	movs	r2, #128	; 0x80
 80021ac:	4393      	bics	r3, r2
 80021ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	68ba      	ldr	r2, [r7, #8]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	223d      	movs	r2, #61	; 0x3d
 80021c6:	2101      	movs	r1, #1
 80021c8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	223c      	movs	r2, #60	; 0x3c
 80021ce:	2100      	movs	r1, #0
 80021d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	0018      	movs	r0, r3
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b004      	add	sp, #16
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40012c00 	.word	0x40012c00
 80021e0:	ff0fffff 	.word	0xff0fffff
 80021e4:	40000400 	.word	0x40000400
 80021e8:	40014000 	.word	0x40014000

080021ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e046      	b.n	800228c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2284      	movs	r2, #132	; 0x84
 8002202:	589b      	ldr	r3, [r3, r2]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d107      	bne.n	8002218 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2280      	movs	r2, #128	; 0x80
 800220c:	2100      	movs	r1, #0
 800220e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	0018      	movs	r0, r3
 8002214:	f7fe fbee 	bl	80009f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2284      	movs	r2, #132	; 0x84
 800221c:	2124      	movs	r1, #36	; 0x24
 800221e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2101      	movs	r1, #1
 800222c:	438a      	bics	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	0018      	movs	r0, r3
 8002234:	f000 f8dc 	bl	80023f0 <UART_SetConfig>
 8002238:	0003      	movs	r3, r0
 800223a:	2b01      	cmp	r3, #1
 800223c:	d101      	bne.n	8002242 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e024      	b.n	800228c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	0018      	movs	r0, r3
 800224e:	f000 fbab 	bl	80029a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	490d      	ldr	r1, [pc, #52]	; (8002294 <HAL_UART_Init+0xa8>)
 800225e:	400a      	ands	r2, r1
 8002260:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	212a      	movs	r1, #42	; 0x2a
 800226e:	438a      	bics	r2, r1
 8002270:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2101      	movs	r1, #1
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	0018      	movs	r0, r3
 8002286:	f000 fc43 	bl	8002b10 <UART_CheckIdleState>
 800228a:	0003      	movs	r3, r0
}
 800228c:	0018      	movs	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	b002      	add	sp, #8
 8002292:	bd80      	pop	{r7, pc}
 8002294:	ffffb7ff 	.word	0xffffb7ff

08002298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	; 0x28
 800229c:	af02      	add	r7, sp, #8
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	1dbb      	adds	r3, r7, #6
 80022a6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2284      	movs	r2, #132	; 0x84
 80022ac:	589b      	ldr	r3, [r3, r2]
 80022ae:	2b20      	cmp	r3, #32
 80022b0:	d000      	beq.n	80022b4 <HAL_UART_Transmit+0x1c>
 80022b2:	e097      	b.n	80023e4 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_UART_Transmit+0x2a>
 80022ba:	1dbb      	adds	r3, r7, #6
 80022bc:	881b      	ldrh	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e08f      	b.n	80023e6 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	015b      	lsls	r3, r3, #5
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d109      	bne.n	80022e6 <HAL_UART_Transmit+0x4e>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d105      	bne.n	80022e6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	2201      	movs	r2, #1
 80022de:	4013      	ands	r3, r2
 80022e0:	d001      	beq.n	80022e6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e07f      	b.n	80023e6 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2280      	movs	r2, #128	; 0x80
 80022ea:	5c9b      	ldrb	r3, [r3, r2]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d101      	bne.n	80022f4 <HAL_UART_Transmit+0x5c>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e078      	b.n	80023e6 <HAL_UART_Transmit+0x14e>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2280      	movs	r2, #128	; 0x80
 80022f8:	2101      	movs	r1, #1
 80022fa:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	228c      	movs	r2, #140	; 0x8c
 8002300:	2100      	movs	r1, #0
 8002302:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2284      	movs	r2, #132	; 0x84
 8002308:	2121      	movs	r1, #33	; 0x21
 800230a:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800230c:	f7fe fcb6 	bl	8000c7c <HAL_GetTick>
 8002310:	0003      	movs	r3, r0
 8002312:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1dba      	adds	r2, r7, #6
 8002318:	2154      	movs	r1, #84	; 0x54
 800231a:	8812      	ldrh	r2, [r2, #0]
 800231c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	1dba      	adds	r2, r7, #6
 8002322:	2156      	movs	r1, #86	; 0x56
 8002324:	8812      	ldrh	r2, [r2, #0]
 8002326:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	2380      	movs	r3, #128	; 0x80
 800232e:	015b      	lsls	r3, r3, #5
 8002330:	429a      	cmp	r2, r3
 8002332:	d108      	bne.n	8002346 <HAL_UART_Transmit+0xae>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d104      	bne.n	8002346 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 800233c:	2300      	movs	r3, #0
 800233e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	61bb      	str	r3, [r7, #24]
 8002344:	e003      	b.n	800234e <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800234a:	2300      	movs	r3, #0
 800234c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2280      	movs	r2, #128	; 0x80
 8002352:	2100      	movs	r1, #0
 8002354:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002356:	e02c      	b.n	80023b2 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	0013      	movs	r3, r2
 8002362:	2200      	movs	r2, #0
 8002364:	2180      	movs	r1, #128	; 0x80
 8002366:	f000 fc1d 	bl	8002ba4 <UART_WaitOnFlagUntilTimeout>
 800236a:	1e03      	subs	r3, r0, #0
 800236c:	d001      	beq.n	8002372 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e039      	b.n	80023e6 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10b      	bne.n	8002390 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	001a      	movs	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	05d2      	lsls	r2, r2, #23
 8002384:	0dd2      	lsrs	r2, r2, #23
 8002386:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	3302      	adds	r3, #2
 800238c:	61bb      	str	r3, [r7, #24]
 800238e:	e007      	b.n	80023a0 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	781a      	ldrb	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3301      	adds	r3, #1
 800239e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2256      	movs	r2, #86	; 0x56
 80023a4:	5a9b      	ldrh	r3, [r3, r2]
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	3b01      	subs	r3, #1
 80023aa:	b299      	uxth	r1, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2256      	movs	r2, #86	; 0x56
 80023b0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2256      	movs	r2, #86	; 0x56
 80023b6:	5a9b      	ldrh	r3, [r3, r2]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1cc      	bne.n	8002358 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	0013      	movs	r3, r2
 80023c8:	2200      	movs	r2, #0
 80023ca:	2140      	movs	r1, #64	; 0x40
 80023cc:	f000 fbea 	bl	8002ba4 <UART_WaitOnFlagUntilTimeout>
 80023d0:	1e03      	subs	r3, r0, #0
 80023d2:	d001      	beq.n	80023d8 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e006      	b.n	80023e6 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2284      	movs	r2, #132	; 0x84
 80023dc:	2120      	movs	r1, #32
 80023de:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80023e0:	2300      	movs	r3, #0
 80023e2:	e000      	b.n	80023e6 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80023e4:	2302      	movs	r3, #2
  }
}
 80023e6:	0018      	movs	r0, r3
 80023e8:	46bd      	mov	sp, r7
 80023ea:	b008      	add	sp, #32
 80023ec:	bd80      	pop	{r7, pc}
	...

080023f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023f0:	b5b0      	push	{r4, r5, r7, lr}
 80023f2:	b090      	sub	sp, #64	; 0x40
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80023f8:	231a      	movs	r3, #26
 80023fa:	2220      	movs	r2, #32
 80023fc:	4694      	mov	ip, r2
 80023fe:	44bc      	add	ip, r7
 8002400:	4463      	add	r3, ip
 8002402:	2200      	movs	r2, #0
 8002404:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	431a      	orrs	r2, r3
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	695b      	ldr	r3, [r3, #20]
 8002414:	431a      	orrs	r2, r3
 8002416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	4313      	orrs	r3, r2
 800241c:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4ab9      	ldr	r2, [pc, #740]	; (800270c <UART_SetConfig+0x31c>)
 8002426:	4013      	ands	r3, r2
 8002428:	0019      	movs	r1, r3
 800242a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002430:	430b      	orrs	r3, r1
 8002432:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	4ab5      	ldr	r2, [pc, #724]	; (8002710 <UART_SetConfig+0x320>)
 800243c:	4013      	ands	r3, r2
 800243e:	0018      	movs	r0, r3
 8002440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002442:	68d9      	ldr	r1, [r3, #12]
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	0003      	movs	r3, r0
 800244a:	430b      	orrs	r3, r1
 800244c:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800244e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4aae      	ldr	r2, [pc, #696]	; (8002714 <UART_SetConfig+0x324>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d004      	beq.n	8002468 <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002464:	4313      	orrs	r3, r2
 8002466:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	4aaa      	ldr	r2, [pc, #680]	; (8002718 <UART_SetConfig+0x328>)
 8002470:	4013      	ands	r3, r2
 8002472:	0019      	movs	r1, r3
 8002474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800247a:	430b      	orrs	r3, r1
 800247c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800247e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	220f      	movs	r2, #15
 8002486:	4393      	bics	r3, r2
 8002488:	0018      	movs	r0, r3
 800248a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800248e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	0003      	movs	r3, r0
 8002494:	430b      	orrs	r3, r1
 8002496:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a9f      	ldr	r2, [pc, #636]	; (800271c <UART_SetConfig+0x32c>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d136      	bne.n	8002510 <UART_SetConfig+0x120>
 80024a2:	4b9f      	ldr	r3, [pc, #636]	; (8002720 <UART_SetConfig+0x330>)
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	2203      	movs	r2, #3
 80024a8:	4013      	ands	r3, r2
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d020      	beq.n	80024f0 <UART_SetConfig+0x100>
 80024ae:	d827      	bhi.n	8002500 <UART_SetConfig+0x110>
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d00d      	beq.n	80024d0 <UART_SetConfig+0xe0>
 80024b4:	d824      	bhi.n	8002500 <UART_SetConfig+0x110>
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d002      	beq.n	80024c0 <UART_SetConfig+0xd0>
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d010      	beq.n	80024e0 <UART_SetConfig+0xf0>
 80024be:	e01f      	b.n	8002500 <UART_SetConfig+0x110>
 80024c0:	231b      	movs	r3, #27
 80024c2:	2220      	movs	r2, #32
 80024c4:	4694      	mov	ip, r2
 80024c6:	44bc      	add	ip, r7
 80024c8:	4463      	add	r3, ip
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]
 80024ce:	e0c5      	b.n	800265c <UART_SetConfig+0x26c>
 80024d0:	231b      	movs	r3, #27
 80024d2:	2220      	movs	r2, #32
 80024d4:	4694      	mov	ip, r2
 80024d6:	44bc      	add	ip, r7
 80024d8:	4463      	add	r3, ip
 80024da:	2202      	movs	r2, #2
 80024dc:	701a      	strb	r2, [r3, #0]
 80024de:	e0bd      	b.n	800265c <UART_SetConfig+0x26c>
 80024e0:	231b      	movs	r3, #27
 80024e2:	2220      	movs	r2, #32
 80024e4:	4694      	mov	ip, r2
 80024e6:	44bc      	add	ip, r7
 80024e8:	4463      	add	r3, ip
 80024ea:	2204      	movs	r2, #4
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	e0b5      	b.n	800265c <UART_SetConfig+0x26c>
 80024f0:	231b      	movs	r3, #27
 80024f2:	2220      	movs	r2, #32
 80024f4:	4694      	mov	ip, r2
 80024f6:	44bc      	add	ip, r7
 80024f8:	4463      	add	r3, ip
 80024fa:	2208      	movs	r2, #8
 80024fc:	701a      	strb	r2, [r3, #0]
 80024fe:	e0ad      	b.n	800265c <UART_SetConfig+0x26c>
 8002500:	231b      	movs	r3, #27
 8002502:	2220      	movs	r2, #32
 8002504:	4694      	mov	ip, r2
 8002506:	44bc      	add	ip, r7
 8002508:	4463      	add	r3, ip
 800250a:	2210      	movs	r2, #16
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	e0a5      	b.n	800265c <UART_SetConfig+0x26c>
 8002510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a83      	ldr	r2, [pc, #524]	; (8002724 <UART_SetConfig+0x334>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d136      	bne.n	8002588 <UART_SetConfig+0x198>
 800251a:	4b81      	ldr	r3, [pc, #516]	; (8002720 <UART_SetConfig+0x330>)
 800251c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251e:	220c      	movs	r2, #12
 8002520:	4013      	ands	r3, r2
 8002522:	2b0c      	cmp	r3, #12
 8002524:	d020      	beq.n	8002568 <UART_SetConfig+0x178>
 8002526:	d827      	bhi.n	8002578 <UART_SetConfig+0x188>
 8002528:	2b08      	cmp	r3, #8
 800252a:	d00d      	beq.n	8002548 <UART_SetConfig+0x158>
 800252c:	d824      	bhi.n	8002578 <UART_SetConfig+0x188>
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <UART_SetConfig+0x148>
 8002532:	2b04      	cmp	r3, #4
 8002534:	d010      	beq.n	8002558 <UART_SetConfig+0x168>
 8002536:	e01f      	b.n	8002578 <UART_SetConfig+0x188>
 8002538:	231b      	movs	r3, #27
 800253a:	2220      	movs	r2, #32
 800253c:	4694      	mov	ip, r2
 800253e:	44bc      	add	ip, r7
 8002540:	4463      	add	r3, ip
 8002542:	2200      	movs	r2, #0
 8002544:	701a      	strb	r2, [r3, #0]
 8002546:	e089      	b.n	800265c <UART_SetConfig+0x26c>
 8002548:	231b      	movs	r3, #27
 800254a:	2220      	movs	r2, #32
 800254c:	4694      	mov	ip, r2
 800254e:	44bc      	add	ip, r7
 8002550:	4463      	add	r3, ip
 8002552:	2202      	movs	r2, #2
 8002554:	701a      	strb	r2, [r3, #0]
 8002556:	e081      	b.n	800265c <UART_SetConfig+0x26c>
 8002558:	231b      	movs	r3, #27
 800255a:	2220      	movs	r2, #32
 800255c:	4694      	mov	ip, r2
 800255e:	44bc      	add	ip, r7
 8002560:	4463      	add	r3, ip
 8002562:	2204      	movs	r2, #4
 8002564:	701a      	strb	r2, [r3, #0]
 8002566:	e079      	b.n	800265c <UART_SetConfig+0x26c>
 8002568:	231b      	movs	r3, #27
 800256a:	2220      	movs	r2, #32
 800256c:	4694      	mov	ip, r2
 800256e:	44bc      	add	ip, r7
 8002570:	4463      	add	r3, ip
 8002572:	2208      	movs	r2, #8
 8002574:	701a      	strb	r2, [r3, #0]
 8002576:	e071      	b.n	800265c <UART_SetConfig+0x26c>
 8002578:	231b      	movs	r3, #27
 800257a:	2220      	movs	r2, #32
 800257c:	4694      	mov	ip, r2
 800257e:	44bc      	add	ip, r7
 8002580:	4463      	add	r3, ip
 8002582:	2210      	movs	r2, #16
 8002584:	701a      	strb	r2, [r3, #0]
 8002586:	e069      	b.n	800265c <UART_SetConfig+0x26c>
 8002588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a66      	ldr	r2, [pc, #408]	; (8002728 <UART_SetConfig+0x338>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d107      	bne.n	80025a2 <UART_SetConfig+0x1b2>
 8002592:	231b      	movs	r3, #27
 8002594:	2220      	movs	r2, #32
 8002596:	4694      	mov	ip, r2
 8002598:	44bc      	add	ip, r7
 800259a:	4463      	add	r3, ip
 800259c:	2200      	movs	r2, #0
 800259e:	701a      	strb	r2, [r3, #0]
 80025a0:	e05c      	b.n	800265c <UART_SetConfig+0x26c>
 80025a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a61      	ldr	r2, [pc, #388]	; (800272c <UART_SetConfig+0x33c>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d107      	bne.n	80025bc <UART_SetConfig+0x1cc>
 80025ac:	231b      	movs	r3, #27
 80025ae:	2220      	movs	r2, #32
 80025b0:	4694      	mov	ip, r2
 80025b2:	44bc      	add	ip, r7
 80025b4:	4463      	add	r3, ip
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]
 80025ba:	e04f      	b.n	800265c <UART_SetConfig+0x26c>
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a54      	ldr	r2, [pc, #336]	; (8002714 <UART_SetConfig+0x324>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d143      	bne.n	800264e <UART_SetConfig+0x25e>
 80025c6:	4b56      	ldr	r3, [pc, #344]	; (8002720 <UART_SetConfig+0x330>)
 80025c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80025ca:	23c0      	movs	r3, #192	; 0xc0
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	4013      	ands	r3, r2
 80025d0:	22c0      	movs	r2, #192	; 0xc0
 80025d2:	0112      	lsls	r2, r2, #4
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d02a      	beq.n	800262e <UART_SetConfig+0x23e>
 80025d8:	22c0      	movs	r2, #192	; 0xc0
 80025da:	0112      	lsls	r2, r2, #4
 80025dc:	4293      	cmp	r3, r2
 80025de:	d82e      	bhi.n	800263e <UART_SetConfig+0x24e>
 80025e0:	2280      	movs	r2, #128	; 0x80
 80025e2:	0112      	lsls	r2, r2, #4
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d012      	beq.n	800260e <UART_SetConfig+0x21e>
 80025e8:	2280      	movs	r2, #128	; 0x80
 80025ea:	0112      	lsls	r2, r2, #4
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d826      	bhi.n	800263e <UART_SetConfig+0x24e>
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d004      	beq.n	80025fe <UART_SetConfig+0x20e>
 80025f4:	2280      	movs	r2, #128	; 0x80
 80025f6:	00d2      	lsls	r2, r2, #3
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d010      	beq.n	800261e <UART_SetConfig+0x22e>
 80025fc:	e01f      	b.n	800263e <UART_SetConfig+0x24e>
 80025fe:	231b      	movs	r3, #27
 8002600:	2220      	movs	r2, #32
 8002602:	4694      	mov	ip, r2
 8002604:	44bc      	add	ip, r7
 8002606:	4463      	add	r3, ip
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
 800260c:	e026      	b.n	800265c <UART_SetConfig+0x26c>
 800260e:	231b      	movs	r3, #27
 8002610:	2220      	movs	r2, #32
 8002612:	4694      	mov	ip, r2
 8002614:	44bc      	add	ip, r7
 8002616:	4463      	add	r3, ip
 8002618:	2202      	movs	r2, #2
 800261a:	701a      	strb	r2, [r3, #0]
 800261c:	e01e      	b.n	800265c <UART_SetConfig+0x26c>
 800261e:	231b      	movs	r3, #27
 8002620:	2220      	movs	r2, #32
 8002622:	4694      	mov	ip, r2
 8002624:	44bc      	add	ip, r7
 8002626:	4463      	add	r3, ip
 8002628:	2204      	movs	r2, #4
 800262a:	701a      	strb	r2, [r3, #0]
 800262c:	e016      	b.n	800265c <UART_SetConfig+0x26c>
 800262e:	231b      	movs	r3, #27
 8002630:	2220      	movs	r2, #32
 8002632:	4694      	mov	ip, r2
 8002634:	44bc      	add	ip, r7
 8002636:	4463      	add	r3, ip
 8002638:	2208      	movs	r2, #8
 800263a:	701a      	strb	r2, [r3, #0]
 800263c:	e00e      	b.n	800265c <UART_SetConfig+0x26c>
 800263e:	231b      	movs	r3, #27
 8002640:	2220      	movs	r2, #32
 8002642:	4694      	mov	ip, r2
 8002644:	44bc      	add	ip, r7
 8002646:	4463      	add	r3, ip
 8002648:	2210      	movs	r2, #16
 800264a:	701a      	strb	r2, [r3, #0]
 800264c:	e006      	b.n	800265c <UART_SetConfig+0x26c>
 800264e:	231b      	movs	r3, #27
 8002650:	2220      	movs	r2, #32
 8002652:	4694      	mov	ip, r2
 8002654:	44bc      	add	ip, r7
 8002656:	4463      	add	r3, ip
 8002658:	2210      	movs	r2, #16
 800265a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a2c      	ldr	r2, [pc, #176]	; (8002714 <UART_SetConfig+0x324>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d000      	beq.n	8002668 <UART_SetConfig+0x278>
 8002666:	e0ad      	b.n	80027c4 <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002668:	231b      	movs	r3, #27
 800266a:	2220      	movs	r2, #32
 800266c:	4694      	mov	ip, r2
 800266e:	44bc      	add	ip, r7
 8002670:	4463      	add	r3, ip
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b08      	cmp	r3, #8
 8002676:	d015      	beq.n	80026a4 <UART_SetConfig+0x2b4>
 8002678:	dc18      	bgt.n	80026ac <UART_SetConfig+0x2bc>
 800267a:	2b04      	cmp	r3, #4
 800267c:	d00d      	beq.n	800269a <UART_SetConfig+0x2aa>
 800267e:	dc15      	bgt.n	80026ac <UART_SetConfig+0x2bc>
 8002680:	2b00      	cmp	r3, #0
 8002682:	d002      	beq.n	800268a <UART_SetConfig+0x29a>
 8002684:	2b02      	cmp	r3, #2
 8002686:	d005      	beq.n	8002694 <UART_SetConfig+0x2a4>
 8002688:	e010      	b.n	80026ac <UART_SetConfig+0x2bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800268a:	f7ff fa47 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 800268e:	0003      	movs	r3, r0
 8002690:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002692:	e015      	b.n	80026c0 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002694:	4b26      	ldr	r3, [pc, #152]	; (8002730 <UART_SetConfig+0x340>)
 8002696:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002698:	e012      	b.n	80026c0 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800269a:	f7ff f9b3 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 800269e:	0003      	movs	r3, r0
 80026a0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026a2:	e00d      	b.n	80026c0 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026a4:	2380      	movs	r3, #128	; 0x80
 80026a6:	021b      	lsls	r3, r3, #8
 80026a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026aa:	e009      	b.n	80026c0 <UART_SetConfig+0x2d0>
      default:
        pclk = 0U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80026b0:	231a      	movs	r3, #26
 80026b2:	2220      	movs	r2, #32
 80026b4:	4694      	mov	ip, r2
 80026b6:	44bc      	add	ip, r7
 80026b8:	4463      	add	r3, ip
 80026ba:	2201      	movs	r2, #1
 80026bc:	701a      	strb	r2, [r3, #0]
        break;
 80026be:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80026c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d100      	bne.n	80026c8 <UART_SetConfig+0x2d8>
 80026c6:	e153      	b.n	8002970 <UART_SetConfig+0x580>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026cc:	4b19      	ldr	r3, [pc, #100]	; (8002734 <UART_SetConfig+0x344>)
 80026ce:	0052      	lsls	r2, r2, #1
 80026d0:	5ad3      	ldrh	r3, [r2, r3]
 80026d2:	0019      	movs	r1, r3
 80026d4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80026d6:	f7fd fd1f 	bl	8000118 <__udivsi3>
 80026da:	0003      	movs	r3, r0
 80026dc:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	0013      	movs	r3, r2
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	189b      	adds	r3, r3, r2
 80026e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d305      	bcc.n	80026fa <UART_SetConfig+0x30a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80026ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80026f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d91e      	bls.n	8002738 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80026fa:	231a      	movs	r3, #26
 80026fc:	2220      	movs	r2, #32
 80026fe:	4694      	mov	ip, r2
 8002700:	44bc      	add	ip, r7
 8002702:	4463      	add	r3, ip
 8002704:	2201      	movs	r2, #1
 8002706:	701a      	strb	r2, [r3, #0]
 8002708:	e132      	b.n	8002970 <UART_SetConfig+0x580>
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	cfff69f3 	.word	0xcfff69f3
 8002710:	ffffcfff 	.word	0xffffcfff
 8002714:	40008000 	.word	0x40008000
 8002718:	11fff4ff 	.word	0x11fff4ff
 800271c:	40013800 	.word	0x40013800
 8002720:	40021000 	.word	0x40021000
 8002724:	40004400 	.word	0x40004400
 8002728:	40004800 	.word	0x40004800
 800272c:	40004c00 	.word	0x40004c00
 8002730:	00f42400 	.word	0x00f42400
 8002734:	080038a8 	.word	0x080038a8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800273a:	61bb      	str	r3, [r7, #24]
 800273c:	2300      	movs	r3, #0
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002742:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002744:	4b96      	ldr	r3, [pc, #600]	; (80029a0 <UART_SetConfig+0x5b0>)
 8002746:	0052      	lsls	r2, r2, #1
 8002748:	5ad3      	ldrh	r3, [r2, r3]
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	69b8      	ldr	r0, [r7, #24]
 8002756:	69f9      	ldr	r1, [r7, #28]
 8002758:	f7fd fe54 	bl	8000404 <__aeabi_uldivmod>
 800275c:	0002      	movs	r2, r0
 800275e:	000b      	movs	r3, r1
 8002760:	0e11      	lsrs	r1, r2, #24
 8002762:	021d      	lsls	r5, r3, #8
 8002764:	430d      	orrs	r5, r1
 8002766:	0214      	lsls	r4, r2, #8
 8002768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	085b      	lsrs	r3, r3, #1
 800276e:	60bb      	str	r3, [r7, #8]
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68b8      	ldr	r0, [r7, #8]
 8002776:	68f9      	ldr	r1, [r7, #12]
 8002778:	1900      	adds	r0, r0, r4
 800277a:	4169      	adcs	r1, r5
 800277c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	603b      	str	r3, [r7, #0]
 8002782:	2300      	movs	r3, #0
 8002784:	607b      	str	r3, [r7, #4]
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f7fd fe3b 	bl	8000404 <__aeabi_uldivmod>
 800278e:	0002      	movs	r2, r0
 8002790:	000b      	movs	r3, r1
 8002792:	0013      	movs	r3, r2
 8002794:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002798:	23c0      	movs	r3, #192	; 0xc0
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	429a      	cmp	r2, r3
 800279e:	d309      	bcc.n	80027b4 <UART_SetConfig+0x3c4>
 80027a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027a2:	2380      	movs	r3, #128	; 0x80
 80027a4:	035b      	lsls	r3, r3, #13
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d204      	bcs.n	80027b4 <UART_SetConfig+0x3c4>
        {
          huart->Instance->BRR = usartdiv;
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027b0:	60da      	str	r2, [r3, #12]
 80027b2:	e0dd      	b.n	8002970 <UART_SetConfig+0x580>
        }
        else
        {
          ret = HAL_ERROR;
 80027b4:	231a      	movs	r3, #26
 80027b6:	2220      	movs	r2, #32
 80027b8:	4694      	mov	ip, r2
 80027ba:	44bc      	add	ip, r7
 80027bc:	4463      	add	r3, ip
 80027be:	2201      	movs	r2, #1
 80027c0:	701a      	strb	r2, [r3, #0]
 80027c2:	e0d5      	b.n	8002970 <UART_SetConfig+0x580>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	69da      	ldr	r2, [r3, #28]
 80027c8:	2380      	movs	r3, #128	; 0x80
 80027ca:	021b      	lsls	r3, r3, #8
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d000      	beq.n	80027d2 <UART_SetConfig+0x3e2>
 80027d0:	e073      	b.n	80028ba <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 80027d2:	231b      	movs	r3, #27
 80027d4:	2220      	movs	r2, #32
 80027d6:	4694      	mov	ip, r2
 80027d8:	44bc      	add	ip, r7
 80027da:	4463      	add	r3, ip
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d015      	beq.n	800280e <UART_SetConfig+0x41e>
 80027e2:	dc18      	bgt.n	8002816 <UART_SetConfig+0x426>
 80027e4:	2b04      	cmp	r3, #4
 80027e6:	d00d      	beq.n	8002804 <UART_SetConfig+0x414>
 80027e8:	dc15      	bgt.n	8002816 <UART_SetConfig+0x426>
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d002      	beq.n	80027f4 <UART_SetConfig+0x404>
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d005      	beq.n	80027fe <UART_SetConfig+0x40e>
 80027f2:	e010      	b.n	8002816 <UART_SetConfig+0x426>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027f4:	f7ff f992 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 80027f8:	0003      	movs	r3, r0
 80027fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80027fc:	e015      	b.n	800282a <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027fe:	4b69      	ldr	r3, [pc, #420]	; (80029a4 <UART_SetConfig+0x5b4>)
 8002800:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002802:	e012      	b.n	800282a <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002804:	f7ff f8fe 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 8002808:	0003      	movs	r3, r0
 800280a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800280c:	e00d      	b.n	800282a <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800280e:	2380      	movs	r3, #128	; 0x80
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002814:	e009      	b.n	800282a <UART_SetConfig+0x43a>
      default:
        pclk = 0U;
 8002816:	2300      	movs	r3, #0
 8002818:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800281a:	231a      	movs	r3, #26
 800281c:	2220      	movs	r2, #32
 800281e:	4694      	mov	ip, r2
 8002820:	44bc      	add	ip, r7
 8002822:	4463      	add	r3, ip
 8002824:	2201      	movs	r2, #1
 8002826:	701a      	strb	r2, [r3, #0]
        break;
 8002828:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800282a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800282c:	2b00      	cmp	r3, #0
 800282e:	d100      	bne.n	8002832 <UART_SetConfig+0x442>
 8002830:	e09e      	b.n	8002970 <UART_SetConfig+0x580>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002836:	4b5a      	ldr	r3, [pc, #360]	; (80029a0 <UART_SetConfig+0x5b0>)
 8002838:	0052      	lsls	r2, r2, #1
 800283a:	5ad3      	ldrh	r3, [r2, r3]
 800283c:	0019      	movs	r1, r3
 800283e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002840:	f7fd fc6a 	bl	8000118 <__udivsi3>
 8002844:	0003      	movs	r3, r0
 8002846:	005a      	lsls	r2, r3, #1
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	085b      	lsrs	r3, r3, #1
 800284e:	18d2      	adds	r2, r2, r3
 8002850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	0019      	movs	r1, r3
 8002856:	0010      	movs	r0, r2
 8002858:	f7fd fc5e 	bl	8000118 <__udivsi3>
 800285c:	0003      	movs	r3, r0
 800285e:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002862:	2b0f      	cmp	r3, #15
 8002864:	d921      	bls.n	80028aa <UART_SetConfig+0x4ba>
 8002866:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	025b      	lsls	r3, r3, #9
 800286c:	429a      	cmp	r2, r3
 800286e:	d21c      	bcs.n	80028aa <UART_SetConfig+0x4ba>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002872:	b29a      	uxth	r2, r3
 8002874:	200e      	movs	r0, #14
 8002876:	2420      	movs	r4, #32
 8002878:	193b      	adds	r3, r7, r4
 800287a:	181b      	adds	r3, r3, r0
 800287c:	210f      	movs	r1, #15
 800287e:	438a      	bics	r2, r1
 8002880:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002884:	085b      	lsrs	r3, r3, #1
 8002886:	b29b      	uxth	r3, r3
 8002888:	2207      	movs	r2, #7
 800288a:	4013      	ands	r3, r2
 800288c:	b299      	uxth	r1, r3
 800288e:	193b      	adds	r3, r7, r4
 8002890:	181b      	adds	r3, r3, r0
 8002892:	193a      	adds	r2, r7, r4
 8002894:	1812      	adds	r2, r2, r0
 8002896:	8812      	ldrh	r2, [r2, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800289c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	193a      	adds	r2, r7, r4
 80028a2:	1812      	adds	r2, r2, r0
 80028a4:	8812      	ldrh	r2, [r2, #0]
 80028a6:	60da      	str	r2, [r3, #12]
 80028a8:	e062      	b.n	8002970 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 80028aa:	231a      	movs	r3, #26
 80028ac:	2220      	movs	r2, #32
 80028ae:	4694      	mov	ip, r2
 80028b0:	44bc      	add	ip, r7
 80028b2:	4463      	add	r3, ip
 80028b4:	2201      	movs	r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]
 80028b8:	e05a      	b.n	8002970 <UART_SetConfig+0x580>
      }
    }
  }
  else
  {
    switch (clocksource)
 80028ba:	231b      	movs	r3, #27
 80028bc:	2220      	movs	r2, #32
 80028be:	4694      	mov	ip, r2
 80028c0:	44bc      	add	ip, r7
 80028c2:	4463      	add	r3, ip
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d015      	beq.n	80028f6 <UART_SetConfig+0x506>
 80028ca:	dc18      	bgt.n	80028fe <UART_SetConfig+0x50e>
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d00d      	beq.n	80028ec <UART_SetConfig+0x4fc>
 80028d0:	dc15      	bgt.n	80028fe <UART_SetConfig+0x50e>
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d002      	beq.n	80028dc <UART_SetConfig+0x4ec>
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d005      	beq.n	80028e6 <UART_SetConfig+0x4f6>
 80028da:	e010      	b.n	80028fe <UART_SetConfig+0x50e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028dc:	f7ff f91e 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 80028e0:	0003      	movs	r3, r0
 80028e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80028e4:	e015      	b.n	8002912 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028e6:	4b2f      	ldr	r3, [pc, #188]	; (80029a4 <UART_SetConfig+0x5b4>)
 80028e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80028ea:	e012      	b.n	8002912 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028ec:	f7ff f88a 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 80028f0:	0003      	movs	r3, r0
 80028f2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80028f4:	e00d      	b.n	8002912 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028f6:	2380      	movs	r3, #128	; 0x80
 80028f8:	021b      	lsls	r3, r3, #8
 80028fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80028fc:	e009      	b.n	8002912 <UART_SetConfig+0x522>
      default:
        pclk = 0U;
 80028fe:	2300      	movs	r3, #0
 8002900:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002902:	231a      	movs	r3, #26
 8002904:	2220      	movs	r2, #32
 8002906:	4694      	mov	ip, r2
 8002908:	44bc      	add	ip, r7
 800290a:	4463      	add	r3, ip
 800290c:	2201      	movs	r2, #1
 800290e:	701a      	strb	r2, [r3, #0]
        break;
 8002910:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002914:	2b00      	cmp	r3, #0
 8002916:	d02b      	beq.n	8002970 <UART_SetConfig+0x580>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800291c:	4b20      	ldr	r3, [pc, #128]	; (80029a0 <UART_SetConfig+0x5b0>)
 800291e:	0052      	lsls	r2, r2, #1
 8002920:	5ad3      	ldrh	r3, [r2, r3]
 8002922:	0019      	movs	r1, r3
 8002924:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002926:	f7fd fbf7 	bl	8000118 <__udivsi3>
 800292a:	0003      	movs	r3, r0
 800292c:	001a      	movs	r2, r3
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	085b      	lsrs	r3, r3, #1
 8002934:	18d2      	adds	r2, r2, r3
 8002936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	0019      	movs	r1, r3
 800293c:	0010      	movs	r0, r2
 800293e:	f7fd fbeb 	bl	8000118 <__udivsi3>
 8002942:	0003      	movs	r3, r0
 8002944:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d90a      	bls.n	8002962 <UART_SetConfig+0x572>
 800294c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	025b      	lsls	r3, r3, #9
 8002952:	429a      	cmp	r2, r3
 8002954:	d205      	bcs.n	8002962 <UART_SetConfig+0x572>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002958:	b29a      	uxth	r2, r3
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60da      	str	r2, [r3, #12]
 8002960:	e006      	b.n	8002970 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 8002962:	231a      	movs	r3, #26
 8002964:	2220      	movs	r2, #32
 8002966:	4694      	mov	ip, r2
 8002968:	44bc      	add	ip, r7
 800296a:	4463      	add	r3, ip
 800296c:	2201      	movs	r2, #1
 800296e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	226a      	movs	r2, #106	; 0x6a
 8002974:	2101      	movs	r1, #1
 8002976:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	2268      	movs	r2, #104	; 0x68
 800297c:	2101      	movs	r1, #1
 800297e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002982:	2200      	movs	r2, #0
 8002984:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	2200      	movs	r2, #0
 800298a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800298c:	231a      	movs	r3, #26
 800298e:	2220      	movs	r2, #32
 8002990:	4694      	mov	ip, r2
 8002992:	44bc      	add	ip, r7
 8002994:	4463      	add	r3, ip
 8002996:	781b      	ldrb	r3, [r3, #0]
}
 8002998:	0018      	movs	r0, r3
 800299a:	46bd      	mov	sp, r7
 800299c:	b010      	add	sp, #64	; 0x40
 800299e:	bdb0      	pop	{r4, r5, r7, pc}
 80029a0:	080038a8 	.word	0x080038a8
 80029a4:	00f42400 	.word	0x00f42400

080029a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b4:	2201      	movs	r2, #1
 80029b6:	4013      	ands	r3, r2
 80029b8:	d00b      	beq.n	80029d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	4a4a      	ldr	r2, [pc, #296]	; (8002aec <UART_AdvFeatureConfig+0x144>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	0019      	movs	r1, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d6:	2202      	movs	r2, #2
 80029d8:	4013      	ands	r3, r2
 80029da:	d00b      	beq.n	80029f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	4a43      	ldr	r2, [pc, #268]	; (8002af0 <UART_AdvFeatureConfig+0x148>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	0019      	movs	r1, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f8:	2204      	movs	r2, #4
 80029fa:	4013      	ands	r3, r2
 80029fc:	d00b      	beq.n	8002a16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	4a3b      	ldr	r2, [pc, #236]	; (8002af4 <UART_AdvFeatureConfig+0x14c>)
 8002a06:	4013      	ands	r3, r2
 8002a08:	0019      	movs	r1, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1a:	2208      	movs	r2, #8
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	d00b      	beq.n	8002a38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4a34      	ldr	r2, [pc, #208]	; (8002af8 <UART_AdvFeatureConfig+0x150>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3c:	2210      	movs	r2, #16
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d00b      	beq.n	8002a5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	4a2c      	ldr	r2, [pc, #176]	; (8002afc <UART_AdvFeatureConfig+0x154>)
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5e:	2220      	movs	r2, #32
 8002a60:	4013      	ands	r3, r2
 8002a62:	d00b      	beq.n	8002a7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	4a25      	ldr	r2, [pc, #148]	; (8002b00 <UART_AdvFeatureConfig+0x158>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	0019      	movs	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a80:	2240      	movs	r2, #64	; 0x40
 8002a82:	4013      	ands	r3, r2
 8002a84:	d01d      	beq.n	8002ac2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	4a1d      	ldr	r2, [pc, #116]	; (8002b04 <UART_AdvFeatureConfig+0x15c>)
 8002a8e:	4013      	ands	r3, r2
 8002a90:	0019      	movs	r1, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002aa2:	2380      	movs	r3, #128	; 0x80
 8002aa4:	035b      	lsls	r3, r3, #13
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d10b      	bne.n	8002ac2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	4a15      	ldr	r2, [pc, #84]	; (8002b08 <UART_AdvFeatureConfig+0x160>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	0019      	movs	r1, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac6:	2280      	movs	r2, #128	; 0x80
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d00b      	beq.n	8002ae4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4a0e      	ldr	r2, [pc, #56]	; (8002b0c <UART_AdvFeatureConfig+0x164>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	0019      	movs	r1, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	605a      	str	r2, [r3, #4]
  }
}
 8002ae4:	46c0      	nop			; (mov r8, r8)
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	b002      	add	sp, #8
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	fffdffff 	.word	0xfffdffff
 8002af0:	fffeffff 	.word	0xfffeffff
 8002af4:	fffbffff 	.word	0xfffbffff
 8002af8:	ffff7fff 	.word	0xffff7fff
 8002afc:	ffffefff 	.word	0xffffefff
 8002b00:	ffffdfff 	.word	0xffffdfff
 8002b04:	ffefffff 	.word	0xffefffff
 8002b08:	ff9fffff 	.word	0xff9fffff
 8002b0c:	fff7ffff 	.word	0xfff7ffff

08002b10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af02      	add	r7, sp, #8
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	228c      	movs	r2, #140	; 0x8c
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b20:	f7fe f8ac 	bl	8000c7c <HAL_GetTick>
 8002b24:	0003      	movs	r3, r0
 8002b26:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2208      	movs	r2, #8
 8002b30:	4013      	ands	r3, r2
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d10c      	bne.n	8002b50 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2280      	movs	r2, #128	; 0x80
 8002b3a:	0391      	lsls	r1, r2, #14
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	4a18      	ldr	r2, [pc, #96]	; (8002ba0 <UART_CheckIdleState+0x90>)
 8002b40:	9200      	str	r2, [sp, #0]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f000 f82e 	bl	8002ba4 <UART_WaitOnFlagUntilTimeout>
 8002b48:	1e03      	subs	r3, r0, #0
 8002b4a:	d001      	beq.n	8002b50 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e023      	b.n	8002b98 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2204      	movs	r2, #4
 8002b58:	4013      	ands	r3, r2
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	d10c      	bne.n	8002b78 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2280      	movs	r2, #128	; 0x80
 8002b62:	03d1      	lsls	r1, r2, #15
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	4a0e      	ldr	r2, [pc, #56]	; (8002ba0 <UART_CheckIdleState+0x90>)
 8002b68:	9200      	str	r2, [sp, #0]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f000 f81a 	bl	8002ba4 <UART_WaitOnFlagUntilTimeout>
 8002b70:	1e03      	subs	r3, r0, #0
 8002b72:	d001      	beq.n	8002b78 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	e00f      	b.n	8002b98 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2284      	movs	r2, #132	; 0x84
 8002b7c:	2120      	movs	r1, #32
 8002b7e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2288      	movs	r2, #136	; 0x88
 8002b84:	2120      	movs	r1, #32
 8002b86:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2280      	movs	r2, #128	; 0x80
 8002b92:	2100      	movs	r1, #0
 8002b94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	0018      	movs	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	b004      	add	sp, #16
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	01ffffff 	.word	0x01ffffff

08002ba4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b094      	sub	sp, #80	; 0x50
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	603b      	str	r3, [r7, #0]
 8002bb0:	1dfb      	adds	r3, r7, #7
 8002bb2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bb4:	e0a7      	b.n	8002d06 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bb8:	3301      	adds	r3, #1
 8002bba:	d100      	bne.n	8002bbe <UART_WaitOnFlagUntilTimeout+0x1a>
 8002bbc:	e0a3      	b.n	8002d06 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bbe:	f7fe f85d 	bl	8000c7c <HAL_GetTick>
 8002bc2:	0002      	movs	r2, r0
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d302      	bcc.n	8002bd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002bce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d13f      	bne.n	8002c54 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8002bde:	2301      	movs	r3, #1
 8002be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be4:	f383 8810 	msr	PRIMASK, r3
}
 8002be8:	46c0      	nop			; (mov r8, r8)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	494e      	ldr	r1, [pc, #312]	; (8002d30 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002bf6:	400a      	ands	r2, r1
 8002bf8:	601a      	str	r2, [r3, #0]
 8002bfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bfc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c00:	f383 8810 	msr	PRIMASK, r3
}
 8002c04:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c06:	f3ef 8310 	mrs	r3, PRIMASK
 8002c0a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c0e:	643b      	str	r3, [r7, #64]	; 0x40
 8002c10:	2301      	movs	r3, #1
 8002c12:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c16:	f383 8810 	msr	PRIMASK, r3
}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2101      	movs	r1, #1
 8002c28:	438a      	bics	r2, r1
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c32:	f383 8810 	msr	PRIMASK, r3
}
 8002c36:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2284      	movs	r2, #132	; 0x84
 8002c3c:	2120      	movs	r1, #32
 8002c3e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2288      	movs	r2, #136	; 0x88
 8002c44:	2120      	movs	r1, #32
 8002c46:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2280      	movs	r2, #128	; 0x80
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e069      	b.n	8002d28 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d052      	beq.n	8002d06 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	69da      	ldr	r2, [r3, #28]
 8002c66:	2380      	movs	r3, #128	; 0x80
 8002c68:	011b      	lsls	r3, r3, #4
 8002c6a:	401a      	ands	r2, r3
 8002c6c:	2380      	movs	r3, #128	; 0x80
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d148      	bne.n	8002d06 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2280      	movs	r2, #128	; 0x80
 8002c7a:	0112      	lsls	r2, r2, #4
 8002c7c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c82:	613b      	str	r3, [r7, #16]
  return(result);
 8002c84:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002c86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c88:	2301      	movs	r3, #1
 8002c8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f383 8810 	msr	PRIMASK, r3
}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4924      	ldr	r1, [pc, #144]	; (8002d30 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002ca0:	400a      	ands	r2, r1
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ca6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	f383 8810 	msr	PRIMASK, r3
}
 8002cae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8002cb4:	61fb      	str	r3, [r7, #28]
  return(result);
 8002cb6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8002cba:	2301      	movs	r3, #1
 8002cbc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	f383 8810 	msr	PRIMASK, r3
}
 8002cc4:	46c0      	nop			; (mov r8, r8)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	438a      	bics	r2, r1
 8002cd4:	609a      	str	r2, [r3, #8]
 8002cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cd8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cdc:	f383 8810 	msr	PRIMASK, r3
}
 8002ce0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2284      	movs	r2, #132	; 0x84
 8002ce6:	2120      	movs	r1, #32
 8002ce8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2288      	movs	r2, #136	; 0x88
 8002cee:	2120      	movs	r1, #32
 8002cf0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	228c      	movs	r2, #140	; 0x8c
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	2100      	movs	r1, #0
 8002d00:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e010      	b.n	8002d28 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	425a      	negs	r2, r3
 8002d16:	4153      	adcs	r3, r2
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	001a      	movs	r2, r3
 8002d1c:	1dfb      	adds	r3, r7, #7
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d100      	bne.n	8002d26 <UART_WaitOnFlagUntilTimeout+0x182>
 8002d24:	e747      	b.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	0018      	movs	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	b014      	add	sp, #80	; 0x50
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	fffffe5f 	.word	0xfffffe5f

08002d34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2280      	movs	r2, #128	; 0x80
 8002d40:	5c9b      	ldrb	r3, [r3, r2]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_UARTEx_DisableFifoMode+0x16>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e027      	b.n	8002d9a <HAL_UARTEx_DisableFifoMode+0x66>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2280      	movs	r2, #128	; 0x80
 8002d4e:	2101      	movs	r1, #1
 8002d50:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2284      	movs	r2, #132	; 0x84
 8002d56:	2124      	movs	r1, #36	; 0x24
 8002d58:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	438a      	bics	r2, r1
 8002d70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	4a0b      	ldr	r2, [pc, #44]	; (8002da4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002d76:	4013      	ands	r3, r2
 8002d78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2284      	movs	r2, #132	; 0x84
 8002d8c:	2120      	movs	r1, #32
 8002d8e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2280      	movs	r2, #128	; 0x80
 8002d94:	2100      	movs	r1, #0
 8002d96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	b004      	add	sp, #16
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	dfffffff 	.word	0xdfffffff

08002da8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2280      	movs	r2, #128	; 0x80
 8002db6:	5c9b      	ldrb	r3, [r3, r2]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d101      	bne.n	8002dc0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e02e      	b.n	8002e1e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2280      	movs	r2, #128	; 0x80
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2284      	movs	r2, #132	; 0x84
 8002dcc:	2124      	movs	r1, #36	; 0x24
 8002dce:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2101      	movs	r1, #1
 8002de4:	438a      	bics	r2, r1
 8002de6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	08d9      	lsrs	r1, r3, #3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	0018      	movs	r0, r3
 8002e00:	f000 f854 	bl	8002eac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2284      	movs	r2, #132	; 0x84
 8002e10:	2120      	movs	r1, #32
 8002e12:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2280      	movs	r2, #128	; 0x80
 8002e18:	2100      	movs	r1, #0
 8002e1a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	0018      	movs	r0, r3
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b004      	add	sp, #16
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2280      	movs	r2, #128	; 0x80
 8002e36:	5c9b      	ldrb	r3, [r3, r2]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d101      	bne.n	8002e40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	e02f      	b.n	8002ea0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2280      	movs	r2, #128	; 0x80
 8002e44:	2101      	movs	r1, #1
 8002e46:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2284      	movs	r2, #132	; 0x84
 8002e4c:	2124      	movs	r1, #36	; 0x24
 8002e4e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2101      	movs	r1, #1
 8002e64:	438a      	bics	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	4a0e      	ldr	r2, [pc, #56]	; (8002ea8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002e70:	4013      	ands	r3, r2
 8002e72:	0019      	movs	r1, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	683a      	ldr	r2, [r7, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	0018      	movs	r0, r3
 8002e82:	f000 f813 	bl	8002eac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2284      	movs	r2, #132	; 0x84
 8002e92:	2120      	movs	r1, #32
 8002e94:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2280      	movs	r2, #128	; 0x80
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b004      	add	sp, #16
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	f1ffffff 	.word	0xf1ffffff

08002eac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d108      	bne.n	8002ece <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	226a      	movs	r2, #106	; 0x6a
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2268      	movs	r2, #104	; 0x68
 8002ec8:	2101      	movs	r1, #1
 8002eca:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002ecc:	e043      	b.n	8002f56 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002ece:	260f      	movs	r6, #15
 8002ed0:	19bb      	adds	r3, r7, r6
 8002ed2:	2208      	movs	r2, #8
 8002ed4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002ed6:	200e      	movs	r0, #14
 8002ed8:	183b      	adds	r3, r7, r0
 8002eda:	2208      	movs	r2, #8
 8002edc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	0e5b      	lsrs	r3, r3, #25
 8002ee6:	b2da      	uxtb	r2, r3
 8002ee8:	240d      	movs	r4, #13
 8002eea:	193b      	adds	r3, r7, r4
 8002eec:	2107      	movs	r1, #7
 8002eee:	400a      	ands	r2, r1
 8002ef0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	0f5b      	lsrs	r3, r3, #29
 8002efa:	b2da      	uxtb	r2, r3
 8002efc:	250c      	movs	r5, #12
 8002efe:	197b      	adds	r3, r7, r5
 8002f00:	2107      	movs	r1, #7
 8002f02:	400a      	ands	r2, r1
 8002f04:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002f06:	183b      	adds	r3, r7, r0
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	197a      	adds	r2, r7, r5
 8002f0c:	7812      	ldrb	r2, [r2, #0]
 8002f0e:	4914      	ldr	r1, [pc, #80]	; (8002f60 <UARTEx_SetNbDataToProcess+0xb4>)
 8002f10:	5c8a      	ldrb	r2, [r1, r2]
 8002f12:	435a      	muls	r2, r3
 8002f14:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002f16:	197b      	adds	r3, r7, r5
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	4a12      	ldr	r2, [pc, #72]	; (8002f64 <UARTEx_SetNbDataToProcess+0xb8>)
 8002f1c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002f1e:	0019      	movs	r1, r3
 8002f20:	f7fd f984 	bl	800022c <__divsi3>
 8002f24:	0003      	movs	r3, r0
 8002f26:	b299      	uxth	r1, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	226a      	movs	r2, #106	; 0x6a
 8002f2c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002f2e:	19bb      	adds	r3, r7, r6
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	193a      	adds	r2, r7, r4
 8002f34:	7812      	ldrb	r2, [r2, #0]
 8002f36:	490a      	ldr	r1, [pc, #40]	; (8002f60 <UARTEx_SetNbDataToProcess+0xb4>)
 8002f38:	5c8a      	ldrb	r2, [r1, r2]
 8002f3a:	435a      	muls	r2, r3
 8002f3c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002f3e:	193b      	adds	r3, r7, r4
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	4a08      	ldr	r2, [pc, #32]	; (8002f64 <UARTEx_SetNbDataToProcess+0xb8>)
 8002f44:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002f46:	0019      	movs	r1, r3
 8002f48:	f7fd f970 	bl	800022c <__divsi3>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	b299      	uxth	r1, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2268      	movs	r2, #104	; 0x68
 8002f54:	5299      	strh	r1, [r3, r2]
}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b005      	add	sp, #20
 8002f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	080038c0 	.word	0x080038c0
 8002f64:	080038c8 	.word	0x080038c8

08002f68 <__errno>:
 8002f68:	4b01      	ldr	r3, [pc, #4]	; (8002f70 <__errno+0x8>)
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	4770      	bx	lr
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	2000000c 	.word	0x2000000c

08002f74 <__libc_init_array>:
 8002f74:	b570      	push	{r4, r5, r6, lr}
 8002f76:	2600      	movs	r6, #0
 8002f78:	4d0c      	ldr	r5, [pc, #48]	; (8002fac <__libc_init_array+0x38>)
 8002f7a:	4c0d      	ldr	r4, [pc, #52]	; (8002fb0 <__libc_init_array+0x3c>)
 8002f7c:	1b64      	subs	r4, r4, r5
 8002f7e:	10a4      	asrs	r4, r4, #2
 8002f80:	42a6      	cmp	r6, r4
 8002f82:	d109      	bne.n	8002f98 <__libc_init_array+0x24>
 8002f84:	2600      	movs	r6, #0
 8002f86:	f000 fc47 	bl	8003818 <_init>
 8002f8a:	4d0a      	ldr	r5, [pc, #40]	; (8002fb4 <__libc_init_array+0x40>)
 8002f8c:	4c0a      	ldr	r4, [pc, #40]	; (8002fb8 <__libc_init_array+0x44>)
 8002f8e:	1b64      	subs	r4, r4, r5
 8002f90:	10a4      	asrs	r4, r4, #2
 8002f92:	42a6      	cmp	r6, r4
 8002f94:	d105      	bne.n	8002fa2 <__libc_init_array+0x2e>
 8002f96:	bd70      	pop	{r4, r5, r6, pc}
 8002f98:	00b3      	lsls	r3, r6, #2
 8002f9a:	58eb      	ldr	r3, [r5, r3]
 8002f9c:	4798      	blx	r3
 8002f9e:	3601      	adds	r6, #1
 8002fa0:	e7ee      	b.n	8002f80 <__libc_init_array+0xc>
 8002fa2:	00b3      	lsls	r3, r6, #2
 8002fa4:	58eb      	ldr	r3, [r5, r3]
 8002fa6:	4798      	blx	r3
 8002fa8:	3601      	adds	r6, #1
 8002faa:	e7f2      	b.n	8002f92 <__libc_init_array+0x1e>
 8002fac:	0800390c 	.word	0x0800390c
 8002fb0:	0800390c 	.word	0x0800390c
 8002fb4:	0800390c 	.word	0x0800390c
 8002fb8:	08003910 	.word	0x08003910

08002fbc <memset>:
 8002fbc:	0003      	movs	r3, r0
 8002fbe:	1882      	adds	r2, r0, r2
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d100      	bne.n	8002fc6 <memset+0xa>
 8002fc4:	4770      	bx	lr
 8002fc6:	7019      	strb	r1, [r3, #0]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	e7f9      	b.n	8002fc0 <memset+0x4>

08002fcc <siprintf>:
 8002fcc:	b40e      	push	{r1, r2, r3}
 8002fce:	b500      	push	{lr}
 8002fd0:	490b      	ldr	r1, [pc, #44]	; (8003000 <siprintf+0x34>)
 8002fd2:	b09c      	sub	sp, #112	; 0x70
 8002fd4:	ab1d      	add	r3, sp, #116	; 0x74
 8002fd6:	9002      	str	r0, [sp, #8]
 8002fd8:	9006      	str	r0, [sp, #24]
 8002fda:	9107      	str	r1, [sp, #28]
 8002fdc:	9104      	str	r1, [sp, #16]
 8002fde:	4809      	ldr	r0, [pc, #36]	; (8003004 <siprintf+0x38>)
 8002fe0:	4909      	ldr	r1, [pc, #36]	; (8003008 <siprintf+0x3c>)
 8002fe2:	cb04      	ldmia	r3!, {r2}
 8002fe4:	9105      	str	r1, [sp, #20]
 8002fe6:	6800      	ldr	r0, [r0, #0]
 8002fe8:	a902      	add	r1, sp, #8
 8002fea:	9301      	str	r3, [sp, #4]
 8002fec:	f000 f870 	bl	80030d0 <_svfiprintf_r>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	9a02      	ldr	r2, [sp, #8]
 8002ff4:	7013      	strb	r3, [r2, #0]
 8002ff6:	b01c      	add	sp, #112	; 0x70
 8002ff8:	bc08      	pop	{r3}
 8002ffa:	b003      	add	sp, #12
 8002ffc:	4718      	bx	r3
 8002ffe:	46c0      	nop			; (mov r8, r8)
 8003000:	7fffffff 	.word	0x7fffffff
 8003004:	2000000c 	.word	0x2000000c
 8003008:	ffff0208 	.word	0xffff0208

0800300c <__ssputs_r>:
 800300c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800300e:	688e      	ldr	r6, [r1, #8]
 8003010:	b085      	sub	sp, #20
 8003012:	0007      	movs	r7, r0
 8003014:	000c      	movs	r4, r1
 8003016:	9203      	str	r2, [sp, #12]
 8003018:	9301      	str	r3, [sp, #4]
 800301a:	429e      	cmp	r6, r3
 800301c:	d83c      	bhi.n	8003098 <__ssputs_r+0x8c>
 800301e:	2390      	movs	r3, #144	; 0x90
 8003020:	898a      	ldrh	r2, [r1, #12]
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	421a      	tst	r2, r3
 8003026:	d034      	beq.n	8003092 <__ssputs_r+0x86>
 8003028:	2503      	movs	r5, #3
 800302a:	6909      	ldr	r1, [r1, #16]
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	1a5b      	subs	r3, r3, r1
 8003030:	9302      	str	r3, [sp, #8]
 8003032:	6963      	ldr	r3, [r4, #20]
 8003034:	9802      	ldr	r0, [sp, #8]
 8003036:	435d      	muls	r5, r3
 8003038:	0feb      	lsrs	r3, r5, #31
 800303a:	195d      	adds	r5, r3, r5
 800303c:	9b01      	ldr	r3, [sp, #4]
 800303e:	106d      	asrs	r5, r5, #1
 8003040:	3301      	adds	r3, #1
 8003042:	181b      	adds	r3, r3, r0
 8003044:	42ab      	cmp	r3, r5
 8003046:	d900      	bls.n	800304a <__ssputs_r+0x3e>
 8003048:	001d      	movs	r5, r3
 800304a:	0553      	lsls	r3, r2, #21
 800304c:	d532      	bpl.n	80030b4 <__ssputs_r+0xa8>
 800304e:	0029      	movs	r1, r5
 8003050:	0038      	movs	r0, r7
 8003052:	f000 fb31 	bl	80036b8 <_malloc_r>
 8003056:	1e06      	subs	r6, r0, #0
 8003058:	d109      	bne.n	800306e <__ssputs_r+0x62>
 800305a:	230c      	movs	r3, #12
 800305c:	603b      	str	r3, [r7, #0]
 800305e:	2340      	movs	r3, #64	; 0x40
 8003060:	2001      	movs	r0, #1
 8003062:	89a2      	ldrh	r2, [r4, #12]
 8003064:	4240      	negs	r0, r0
 8003066:	4313      	orrs	r3, r2
 8003068:	81a3      	strh	r3, [r4, #12]
 800306a:	b005      	add	sp, #20
 800306c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800306e:	9a02      	ldr	r2, [sp, #8]
 8003070:	6921      	ldr	r1, [r4, #16]
 8003072:	f000 faba 	bl	80035ea <memcpy>
 8003076:	89a3      	ldrh	r3, [r4, #12]
 8003078:	4a14      	ldr	r2, [pc, #80]	; (80030cc <__ssputs_r+0xc0>)
 800307a:	401a      	ands	r2, r3
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	4313      	orrs	r3, r2
 8003080:	81a3      	strh	r3, [r4, #12]
 8003082:	9b02      	ldr	r3, [sp, #8]
 8003084:	6126      	str	r6, [r4, #16]
 8003086:	18f6      	adds	r6, r6, r3
 8003088:	6026      	str	r6, [r4, #0]
 800308a:	6165      	str	r5, [r4, #20]
 800308c:	9e01      	ldr	r6, [sp, #4]
 800308e:	1aed      	subs	r5, r5, r3
 8003090:	60a5      	str	r5, [r4, #8]
 8003092:	9b01      	ldr	r3, [sp, #4]
 8003094:	429e      	cmp	r6, r3
 8003096:	d900      	bls.n	800309a <__ssputs_r+0x8e>
 8003098:	9e01      	ldr	r6, [sp, #4]
 800309a:	0032      	movs	r2, r6
 800309c:	9903      	ldr	r1, [sp, #12]
 800309e:	6820      	ldr	r0, [r4, #0]
 80030a0:	f000 faac 	bl	80035fc <memmove>
 80030a4:	68a3      	ldr	r3, [r4, #8]
 80030a6:	2000      	movs	r0, #0
 80030a8:	1b9b      	subs	r3, r3, r6
 80030aa:	60a3      	str	r3, [r4, #8]
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	199e      	adds	r6, r3, r6
 80030b0:	6026      	str	r6, [r4, #0]
 80030b2:	e7da      	b.n	800306a <__ssputs_r+0x5e>
 80030b4:	002a      	movs	r2, r5
 80030b6:	0038      	movs	r0, r7
 80030b8:	f000 fb5c 	bl	8003774 <_realloc_r>
 80030bc:	1e06      	subs	r6, r0, #0
 80030be:	d1e0      	bne.n	8003082 <__ssputs_r+0x76>
 80030c0:	0038      	movs	r0, r7
 80030c2:	6921      	ldr	r1, [r4, #16]
 80030c4:	f000 faae 	bl	8003624 <_free_r>
 80030c8:	e7c7      	b.n	800305a <__ssputs_r+0x4e>
 80030ca:	46c0      	nop			; (mov r8, r8)
 80030cc:	fffffb7f 	.word	0xfffffb7f

080030d0 <_svfiprintf_r>:
 80030d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030d2:	b0a1      	sub	sp, #132	; 0x84
 80030d4:	9003      	str	r0, [sp, #12]
 80030d6:	001d      	movs	r5, r3
 80030d8:	898b      	ldrh	r3, [r1, #12]
 80030da:	000f      	movs	r7, r1
 80030dc:	0016      	movs	r6, r2
 80030de:	061b      	lsls	r3, r3, #24
 80030e0:	d511      	bpl.n	8003106 <_svfiprintf_r+0x36>
 80030e2:	690b      	ldr	r3, [r1, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10e      	bne.n	8003106 <_svfiprintf_r+0x36>
 80030e8:	2140      	movs	r1, #64	; 0x40
 80030ea:	f000 fae5 	bl	80036b8 <_malloc_r>
 80030ee:	6038      	str	r0, [r7, #0]
 80030f0:	6138      	str	r0, [r7, #16]
 80030f2:	2800      	cmp	r0, #0
 80030f4:	d105      	bne.n	8003102 <_svfiprintf_r+0x32>
 80030f6:	230c      	movs	r3, #12
 80030f8:	9a03      	ldr	r2, [sp, #12]
 80030fa:	3801      	subs	r0, #1
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	b021      	add	sp, #132	; 0x84
 8003100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003102:	2340      	movs	r3, #64	; 0x40
 8003104:	617b      	str	r3, [r7, #20]
 8003106:	2300      	movs	r3, #0
 8003108:	ac08      	add	r4, sp, #32
 800310a:	6163      	str	r3, [r4, #20]
 800310c:	3320      	adds	r3, #32
 800310e:	7663      	strb	r3, [r4, #25]
 8003110:	3310      	adds	r3, #16
 8003112:	76a3      	strb	r3, [r4, #26]
 8003114:	9507      	str	r5, [sp, #28]
 8003116:	0035      	movs	r5, r6
 8003118:	782b      	ldrb	r3, [r5, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <_svfiprintf_r+0x52>
 800311e:	2b25      	cmp	r3, #37	; 0x25
 8003120:	d147      	bne.n	80031b2 <_svfiprintf_r+0xe2>
 8003122:	1bab      	subs	r3, r5, r6
 8003124:	9305      	str	r3, [sp, #20]
 8003126:	42b5      	cmp	r5, r6
 8003128:	d00c      	beq.n	8003144 <_svfiprintf_r+0x74>
 800312a:	0032      	movs	r2, r6
 800312c:	0039      	movs	r1, r7
 800312e:	9803      	ldr	r0, [sp, #12]
 8003130:	f7ff ff6c 	bl	800300c <__ssputs_r>
 8003134:	1c43      	adds	r3, r0, #1
 8003136:	d100      	bne.n	800313a <_svfiprintf_r+0x6a>
 8003138:	e0ae      	b.n	8003298 <_svfiprintf_r+0x1c8>
 800313a:	6962      	ldr	r2, [r4, #20]
 800313c:	9b05      	ldr	r3, [sp, #20]
 800313e:	4694      	mov	ip, r2
 8003140:	4463      	add	r3, ip
 8003142:	6163      	str	r3, [r4, #20]
 8003144:	782b      	ldrb	r3, [r5, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d100      	bne.n	800314c <_svfiprintf_r+0x7c>
 800314a:	e0a5      	b.n	8003298 <_svfiprintf_r+0x1c8>
 800314c:	2201      	movs	r2, #1
 800314e:	2300      	movs	r3, #0
 8003150:	4252      	negs	r2, r2
 8003152:	6062      	str	r2, [r4, #4]
 8003154:	a904      	add	r1, sp, #16
 8003156:	3254      	adds	r2, #84	; 0x54
 8003158:	1852      	adds	r2, r2, r1
 800315a:	1c6e      	adds	r6, r5, #1
 800315c:	6023      	str	r3, [r4, #0]
 800315e:	60e3      	str	r3, [r4, #12]
 8003160:	60a3      	str	r3, [r4, #8]
 8003162:	7013      	strb	r3, [r2, #0]
 8003164:	65a3      	str	r3, [r4, #88]	; 0x58
 8003166:	2205      	movs	r2, #5
 8003168:	7831      	ldrb	r1, [r6, #0]
 800316a:	4854      	ldr	r0, [pc, #336]	; (80032bc <_svfiprintf_r+0x1ec>)
 800316c:	f000 fa32 	bl	80035d4 <memchr>
 8003170:	1c75      	adds	r5, r6, #1
 8003172:	2800      	cmp	r0, #0
 8003174:	d11f      	bne.n	80031b6 <_svfiprintf_r+0xe6>
 8003176:	6822      	ldr	r2, [r4, #0]
 8003178:	06d3      	lsls	r3, r2, #27
 800317a:	d504      	bpl.n	8003186 <_svfiprintf_r+0xb6>
 800317c:	2353      	movs	r3, #83	; 0x53
 800317e:	a904      	add	r1, sp, #16
 8003180:	185b      	adds	r3, r3, r1
 8003182:	2120      	movs	r1, #32
 8003184:	7019      	strb	r1, [r3, #0]
 8003186:	0713      	lsls	r3, r2, #28
 8003188:	d504      	bpl.n	8003194 <_svfiprintf_r+0xc4>
 800318a:	2353      	movs	r3, #83	; 0x53
 800318c:	a904      	add	r1, sp, #16
 800318e:	185b      	adds	r3, r3, r1
 8003190:	212b      	movs	r1, #43	; 0x2b
 8003192:	7019      	strb	r1, [r3, #0]
 8003194:	7833      	ldrb	r3, [r6, #0]
 8003196:	2b2a      	cmp	r3, #42	; 0x2a
 8003198:	d016      	beq.n	80031c8 <_svfiprintf_r+0xf8>
 800319a:	0035      	movs	r5, r6
 800319c:	2100      	movs	r1, #0
 800319e:	200a      	movs	r0, #10
 80031a0:	68e3      	ldr	r3, [r4, #12]
 80031a2:	782a      	ldrb	r2, [r5, #0]
 80031a4:	1c6e      	adds	r6, r5, #1
 80031a6:	3a30      	subs	r2, #48	; 0x30
 80031a8:	2a09      	cmp	r2, #9
 80031aa:	d94e      	bls.n	800324a <_svfiprintf_r+0x17a>
 80031ac:	2900      	cmp	r1, #0
 80031ae:	d111      	bne.n	80031d4 <_svfiprintf_r+0x104>
 80031b0:	e017      	b.n	80031e2 <_svfiprintf_r+0x112>
 80031b2:	3501      	adds	r5, #1
 80031b4:	e7b0      	b.n	8003118 <_svfiprintf_r+0x48>
 80031b6:	4b41      	ldr	r3, [pc, #260]	; (80032bc <_svfiprintf_r+0x1ec>)
 80031b8:	6822      	ldr	r2, [r4, #0]
 80031ba:	1ac0      	subs	r0, r0, r3
 80031bc:	2301      	movs	r3, #1
 80031be:	4083      	lsls	r3, r0
 80031c0:	4313      	orrs	r3, r2
 80031c2:	002e      	movs	r6, r5
 80031c4:	6023      	str	r3, [r4, #0]
 80031c6:	e7ce      	b.n	8003166 <_svfiprintf_r+0x96>
 80031c8:	9b07      	ldr	r3, [sp, #28]
 80031ca:	1d19      	adds	r1, r3, #4
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	9107      	str	r1, [sp, #28]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	db01      	blt.n	80031d8 <_svfiprintf_r+0x108>
 80031d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80031d6:	e004      	b.n	80031e2 <_svfiprintf_r+0x112>
 80031d8:	425b      	negs	r3, r3
 80031da:	60e3      	str	r3, [r4, #12]
 80031dc:	2302      	movs	r3, #2
 80031de:	4313      	orrs	r3, r2
 80031e0:	6023      	str	r3, [r4, #0]
 80031e2:	782b      	ldrb	r3, [r5, #0]
 80031e4:	2b2e      	cmp	r3, #46	; 0x2e
 80031e6:	d10a      	bne.n	80031fe <_svfiprintf_r+0x12e>
 80031e8:	786b      	ldrb	r3, [r5, #1]
 80031ea:	2b2a      	cmp	r3, #42	; 0x2a
 80031ec:	d135      	bne.n	800325a <_svfiprintf_r+0x18a>
 80031ee:	9b07      	ldr	r3, [sp, #28]
 80031f0:	3502      	adds	r5, #2
 80031f2:	1d1a      	adds	r2, r3, #4
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	9207      	str	r2, [sp, #28]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	db2b      	blt.n	8003254 <_svfiprintf_r+0x184>
 80031fc:	9309      	str	r3, [sp, #36]	; 0x24
 80031fe:	4e30      	ldr	r6, [pc, #192]	; (80032c0 <_svfiprintf_r+0x1f0>)
 8003200:	2203      	movs	r2, #3
 8003202:	0030      	movs	r0, r6
 8003204:	7829      	ldrb	r1, [r5, #0]
 8003206:	f000 f9e5 	bl	80035d4 <memchr>
 800320a:	2800      	cmp	r0, #0
 800320c:	d006      	beq.n	800321c <_svfiprintf_r+0x14c>
 800320e:	2340      	movs	r3, #64	; 0x40
 8003210:	1b80      	subs	r0, r0, r6
 8003212:	4083      	lsls	r3, r0
 8003214:	6822      	ldr	r2, [r4, #0]
 8003216:	3501      	adds	r5, #1
 8003218:	4313      	orrs	r3, r2
 800321a:	6023      	str	r3, [r4, #0]
 800321c:	7829      	ldrb	r1, [r5, #0]
 800321e:	2206      	movs	r2, #6
 8003220:	4828      	ldr	r0, [pc, #160]	; (80032c4 <_svfiprintf_r+0x1f4>)
 8003222:	1c6e      	adds	r6, r5, #1
 8003224:	7621      	strb	r1, [r4, #24]
 8003226:	f000 f9d5 	bl	80035d4 <memchr>
 800322a:	2800      	cmp	r0, #0
 800322c:	d03c      	beq.n	80032a8 <_svfiprintf_r+0x1d8>
 800322e:	4b26      	ldr	r3, [pc, #152]	; (80032c8 <_svfiprintf_r+0x1f8>)
 8003230:	2b00      	cmp	r3, #0
 8003232:	d125      	bne.n	8003280 <_svfiprintf_r+0x1b0>
 8003234:	2207      	movs	r2, #7
 8003236:	9b07      	ldr	r3, [sp, #28]
 8003238:	3307      	adds	r3, #7
 800323a:	4393      	bics	r3, r2
 800323c:	3308      	adds	r3, #8
 800323e:	9307      	str	r3, [sp, #28]
 8003240:	6963      	ldr	r3, [r4, #20]
 8003242:	9a04      	ldr	r2, [sp, #16]
 8003244:	189b      	adds	r3, r3, r2
 8003246:	6163      	str	r3, [r4, #20]
 8003248:	e765      	b.n	8003116 <_svfiprintf_r+0x46>
 800324a:	4343      	muls	r3, r0
 800324c:	0035      	movs	r5, r6
 800324e:	2101      	movs	r1, #1
 8003250:	189b      	adds	r3, r3, r2
 8003252:	e7a6      	b.n	80031a2 <_svfiprintf_r+0xd2>
 8003254:	2301      	movs	r3, #1
 8003256:	425b      	negs	r3, r3
 8003258:	e7d0      	b.n	80031fc <_svfiprintf_r+0x12c>
 800325a:	2300      	movs	r3, #0
 800325c:	200a      	movs	r0, #10
 800325e:	001a      	movs	r2, r3
 8003260:	3501      	adds	r5, #1
 8003262:	6063      	str	r3, [r4, #4]
 8003264:	7829      	ldrb	r1, [r5, #0]
 8003266:	1c6e      	adds	r6, r5, #1
 8003268:	3930      	subs	r1, #48	; 0x30
 800326a:	2909      	cmp	r1, #9
 800326c:	d903      	bls.n	8003276 <_svfiprintf_r+0x1a6>
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0c5      	beq.n	80031fe <_svfiprintf_r+0x12e>
 8003272:	9209      	str	r2, [sp, #36]	; 0x24
 8003274:	e7c3      	b.n	80031fe <_svfiprintf_r+0x12e>
 8003276:	4342      	muls	r2, r0
 8003278:	0035      	movs	r5, r6
 800327a:	2301      	movs	r3, #1
 800327c:	1852      	adds	r2, r2, r1
 800327e:	e7f1      	b.n	8003264 <_svfiprintf_r+0x194>
 8003280:	ab07      	add	r3, sp, #28
 8003282:	9300      	str	r3, [sp, #0]
 8003284:	003a      	movs	r2, r7
 8003286:	0021      	movs	r1, r4
 8003288:	4b10      	ldr	r3, [pc, #64]	; (80032cc <_svfiprintf_r+0x1fc>)
 800328a:	9803      	ldr	r0, [sp, #12]
 800328c:	e000      	b.n	8003290 <_svfiprintf_r+0x1c0>
 800328e:	bf00      	nop
 8003290:	9004      	str	r0, [sp, #16]
 8003292:	9b04      	ldr	r3, [sp, #16]
 8003294:	3301      	adds	r3, #1
 8003296:	d1d3      	bne.n	8003240 <_svfiprintf_r+0x170>
 8003298:	89bb      	ldrh	r3, [r7, #12]
 800329a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800329c:	065b      	lsls	r3, r3, #25
 800329e:	d400      	bmi.n	80032a2 <_svfiprintf_r+0x1d2>
 80032a0:	e72d      	b.n	80030fe <_svfiprintf_r+0x2e>
 80032a2:	2001      	movs	r0, #1
 80032a4:	4240      	negs	r0, r0
 80032a6:	e72a      	b.n	80030fe <_svfiprintf_r+0x2e>
 80032a8:	ab07      	add	r3, sp, #28
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	003a      	movs	r2, r7
 80032ae:	0021      	movs	r1, r4
 80032b0:	4b06      	ldr	r3, [pc, #24]	; (80032cc <_svfiprintf_r+0x1fc>)
 80032b2:	9803      	ldr	r0, [sp, #12]
 80032b4:	f000 f87c 	bl	80033b0 <_printf_i>
 80032b8:	e7ea      	b.n	8003290 <_svfiprintf_r+0x1c0>
 80032ba:	46c0      	nop			; (mov r8, r8)
 80032bc:	080038d0 	.word	0x080038d0
 80032c0:	080038d6 	.word	0x080038d6
 80032c4:	080038da 	.word	0x080038da
 80032c8:	00000000 	.word	0x00000000
 80032cc:	0800300d 	.word	0x0800300d

080032d0 <_printf_common>:
 80032d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032d2:	0015      	movs	r5, r2
 80032d4:	9301      	str	r3, [sp, #4]
 80032d6:	688a      	ldr	r2, [r1, #8]
 80032d8:	690b      	ldr	r3, [r1, #16]
 80032da:	000c      	movs	r4, r1
 80032dc:	9000      	str	r0, [sp, #0]
 80032de:	4293      	cmp	r3, r2
 80032e0:	da00      	bge.n	80032e4 <_printf_common+0x14>
 80032e2:	0013      	movs	r3, r2
 80032e4:	0022      	movs	r2, r4
 80032e6:	602b      	str	r3, [r5, #0]
 80032e8:	3243      	adds	r2, #67	; 0x43
 80032ea:	7812      	ldrb	r2, [r2, #0]
 80032ec:	2a00      	cmp	r2, #0
 80032ee:	d001      	beq.n	80032f4 <_printf_common+0x24>
 80032f0:	3301      	adds	r3, #1
 80032f2:	602b      	str	r3, [r5, #0]
 80032f4:	6823      	ldr	r3, [r4, #0]
 80032f6:	069b      	lsls	r3, r3, #26
 80032f8:	d502      	bpl.n	8003300 <_printf_common+0x30>
 80032fa:	682b      	ldr	r3, [r5, #0]
 80032fc:	3302      	adds	r3, #2
 80032fe:	602b      	str	r3, [r5, #0]
 8003300:	6822      	ldr	r2, [r4, #0]
 8003302:	2306      	movs	r3, #6
 8003304:	0017      	movs	r7, r2
 8003306:	401f      	ands	r7, r3
 8003308:	421a      	tst	r2, r3
 800330a:	d027      	beq.n	800335c <_printf_common+0x8c>
 800330c:	0023      	movs	r3, r4
 800330e:	3343      	adds	r3, #67	; 0x43
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	1e5a      	subs	r2, r3, #1
 8003314:	4193      	sbcs	r3, r2
 8003316:	6822      	ldr	r2, [r4, #0]
 8003318:	0692      	lsls	r2, r2, #26
 800331a:	d430      	bmi.n	800337e <_printf_common+0xae>
 800331c:	0022      	movs	r2, r4
 800331e:	9901      	ldr	r1, [sp, #4]
 8003320:	9800      	ldr	r0, [sp, #0]
 8003322:	9e08      	ldr	r6, [sp, #32]
 8003324:	3243      	adds	r2, #67	; 0x43
 8003326:	47b0      	blx	r6
 8003328:	1c43      	adds	r3, r0, #1
 800332a:	d025      	beq.n	8003378 <_printf_common+0xa8>
 800332c:	2306      	movs	r3, #6
 800332e:	6820      	ldr	r0, [r4, #0]
 8003330:	682a      	ldr	r2, [r5, #0]
 8003332:	68e1      	ldr	r1, [r4, #12]
 8003334:	2500      	movs	r5, #0
 8003336:	4003      	ands	r3, r0
 8003338:	2b04      	cmp	r3, #4
 800333a:	d103      	bne.n	8003344 <_printf_common+0x74>
 800333c:	1a8d      	subs	r5, r1, r2
 800333e:	43eb      	mvns	r3, r5
 8003340:	17db      	asrs	r3, r3, #31
 8003342:	401d      	ands	r5, r3
 8003344:	68a3      	ldr	r3, [r4, #8]
 8003346:	6922      	ldr	r2, [r4, #16]
 8003348:	4293      	cmp	r3, r2
 800334a:	dd01      	ble.n	8003350 <_printf_common+0x80>
 800334c:	1a9b      	subs	r3, r3, r2
 800334e:	18ed      	adds	r5, r5, r3
 8003350:	2700      	movs	r7, #0
 8003352:	42bd      	cmp	r5, r7
 8003354:	d120      	bne.n	8003398 <_printf_common+0xc8>
 8003356:	2000      	movs	r0, #0
 8003358:	e010      	b.n	800337c <_printf_common+0xac>
 800335a:	3701      	adds	r7, #1
 800335c:	68e3      	ldr	r3, [r4, #12]
 800335e:	682a      	ldr	r2, [r5, #0]
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	42bb      	cmp	r3, r7
 8003364:	ddd2      	ble.n	800330c <_printf_common+0x3c>
 8003366:	0022      	movs	r2, r4
 8003368:	2301      	movs	r3, #1
 800336a:	9901      	ldr	r1, [sp, #4]
 800336c:	9800      	ldr	r0, [sp, #0]
 800336e:	9e08      	ldr	r6, [sp, #32]
 8003370:	3219      	adds	r2, #25
 8003372:	47b0      	blx	r6
 8003374:	1c43      	adds	r3, r0, #1
 8003376:	d1f0      	bne.n	800335a <_printf_common+0x8a>
 8003378:	2001      	movs	r0, #1
 800337a:	4240      	negs	r0, r0
 800337c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800337e:	2030      	movs	r0, #48	; 0x30
 8003380:	18e1      	adds	r1, r4, r3
 8003382:	3143      	adds	r1, #67	; 0x43
 8003384:	7008      	strb	r0, [r1, #0]
 8003386:	0021      	movs	r1, r4
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	3145      	adds	r1, #69	; 0x45
 800338c:	7809      	ldrb	r1, [r1, #0]
 800338e:	18a2      	adds	r2, r4, r2
 8003390:	3243      	adds	r2, #67	; 0x43
 8003392:	3302      	adds	r3, #2
 8003394:	7011      	strb	r1, [r2, #0]
 8003396:	e7c1      	b.n	800331c <_printf_common+0x4c>
 8003398:	0022      	movs	r2, r4
 800339a:	2301      	movs	r3, #1
 800339c:	9901      	ldr	r1, [sp, #4]
 800339e:	9800      	ldr	r0, [sp, #0]
 80033a0:	9e08      	ldr	r6, [sp, #32]
 80033a2:	321a      	adds	r2, #26
 80033a4:	47b0      	blx	r6
 80033a6:	1c43      	adds	r3, r0, #1
 80033a8:	d0e6      	beq.n	8003378 <_printf_common+0xa8>
 80033aa:	3701      	adds	r7, #1
 80033ac:	e7d1      	b.n	8003352 <_printf_common+0x82>
	...

080033b0 <_printf_i>:
 80033b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033b2:	b08b      	sub	sp, #44	; 0x2c
 80033b4:	9206      	str	r2, [sp, #24]
 80033b6:	000a      	movs	r2, r1
 80033b8:	3243      	adds	r2, #67	; 0x43
 80033ba:	9307      	str	r3, [sp, #28]
 80033bc:	9005      	str	r0, [sp, #20]
 80033be:	9204      	str	r2, [sp, #16]
 80033c0:	7e0a      	ldrb	r2, [r1, #24]
 80033c2:	000c      	movs	r4, r1
 80033c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80033c6:	2a78      	cmp	r2, #120	; 0x78
 80033c8:	d806      	bhi.n	80033d8 <_printf_i+0x28>
 80033ca:	2a62      	cmp	r2, #98	; 0x62
 80033cc:	d808      	bhi.n	80033e0 <_printf_i+0x30>
 80033ce:	2a00      	cmp	r2, #0
 80033d0:	d100      	bne.n	80033d4 <_printf_i+0x24>
 80033d2:	e0c0      	b.n	8003556 <_printf_i+0x1a6>
 80033d4:	2a58      	cmp	r2, #88	; 0x58
 80033d6:	d052      	beq.n	800347e <_printf_i+0xce>
 80033d8:	0026      	movs	r6, r4
 80033da:	3642      	adds	r6, #66	; 0x42
 80033dc:	7032      	strb	r2, [r6, #0]
 80033de:	e022      	b.n	8003426 <_printf_i+0x76>
 80033e0:	0010      	movs	r0, r2
 80033e2:	3863      	subs	r0, #99	; 0x63
 80033e4:	2815      	cmp	r0, #21
 80033e6:	d8f7      	bhi.n	80033d8 <_printf_i+0x28>
 80033e8:	f7fc fe8c 	bl	8000104 <__gnu_thumb1_case_shi>
 80033ec:	001f0016 	.word	0x001f0016
 80033f0:	fff6fff6 	.word	0xfff6fff6
 80033f4:	fff6fff6 	.word	0xfff6fff6
 80033f8:	fff6001f 	.word	0xfff6001f
 80033fc:	fff6fff6 	.word	0xfff6fff6
 8003400:	00a8fff6 	.word	0x00a8fff6
 8003404:	009a0036 	.word	0x009a0036
 8003408:	fff6fff6 	.word	0xfff6fff6
 800340c:	fff600b9 	.word	0xfff600b9
 8003410:	fff60036 	.word	0xfff60036
 8003414:	009efff6 	.word	0x009efff6
 8003418:	0026      	movs	r6, r4
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	3642      	adds	r6, #66	; 0x42
 800341e:	1d11      	adds	r1, r2, #4
 8003420:	6019      	str	r1, [r3, #0]
 8003422:	6813      	ldr	r3, [r2, #0]
 8003424:	7033      	strb	r3, [r6, #0]
 8003426:	2301      	movs	r3, #1
 8003428:	e0a7      	b.n	800357a <_printf_i+0x1ca>
 800342a:	6808      	ldr	r0, [r1, #0]
 800342c:	6819      	ldr	r1, [r3, #0]
 800342e:	1d0a      	adds	r2, r1, #4
 8003430:	0605      	lsls	r5, r0, #24
 8003432:	d50b      	bpl.n	800344c <_printf_i+0x9c>
 8003434:	680d      	ldr	r5, [r1, #0]
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	2d00      	cmp	r5, #0
 800343a:	da03      	bge.n	8003444 <_printf_i+0x94>
 800343c:	232d      	movs	r3, #45	; 0x2d
 800343e:	9a04      	ldr	r2, [sp, #16]
 8003440:	426d      	negs	r5, r5
 8003442:	7013      	strb	r3, [r2, #0]
 8003444:	4b61      	ldr	r3, [pc, #388]	; (80035cc <_printf_i+0x21c>)
 8003446:	270a      	movs	r7, #10
 8003448:	9303      	str	r3, [sp, #12]
 800344a:	e032      	b.n	80034b2 <_printf_i+0x102>
 800344c:	680d      	ldr	r5, [r1, #0]
 800344e:	601a      	str	r2, [r3, #0]
 8003450:	0641      	lsls	r1, r0, #25
 8003452:	d5f1      	bpl.n	8003438 <_printf_i+0x88>
 8003454:	b22d      	sxth	r5, r5
 8003456:	e7ef      	b.n	8003438 <_printf_i+0x88>
 8003458:	680d      	ldr	r5, [r1, #0]
 800345a:	6819      	ldr	r1, [r3, #0]
 800345c:	1d08      	adds	r0, r1, #4
 800345e:	6018      	str	r0, [r3, #0]
 8003460:	062e      	lsls	r6, r5, #24
 8003462:	d501      	bpl.n	8003468 <_printf_i+0xb8>
 8003464:	680d      	ldr	r5, [r1, #0]
 8003466:	e003      	b.n	8003470 <_printf_i+0xc0>
 8003468:	066d      	lsls	r5, r5, #25
 800346a:	d5fb      	bpl.n	8003464 <_printf_i+0xb4>
 800346c:	680d      	ldr	r5, [r1, #0]
 800346e:	b2ad      	uxth	r5, r5
 8003470:	4b56      	ldr	r3, [pc, #344]	; (80035cc <_printf_i+0x21c>)
 8003472:	270a      	movs	r7, #10
 8003474:	9303      	str	r3, [sp, #12]
 8003476:	2a6f      	cmp	r2, #111	; 0x6f
 8003478:	d117      	bne.n	80034aa <_printf_i+0xfa>
 800347a:	2708      	movs	r7, #8
 800347c:	e015      	b.n	80034aa <_printf_i+0xfa>
 800347e:	3145      	adds	r1, #69	; 0x45
 8003480:	700a      	strb	r2, [r1, #0]
 8003482:	4a52      	ldr	r2, [pc, #328]	; (80035cc <_printf_i+0x21c>)
 8003484:	9203      	str	r2, [sp, #12]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	6821      	ldr	r1, [r4, #0]
 800348a:	ca20      	ldmia	r2!, {r5}
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	0608      	lsls	r0, r1, #24
 8003490:	d550      	bpl.n	8003534 <_printf_i+0x184>
 8003492:	07cb      	lsls	r3, r1, #31
 8003494:	d502      	bpl.n	800349c <_printf_i+0xec>
 8003496:	2320      	movs	r3, #32
 8003498:	4319      	orrs	r1, r3
 800349a:	6021      	str	r1, [r4, #0]
 800349c:	2710      	movs	r7, #16
 800349e:	2d00      	cmp	r5, #0
 80034a0:	d103      	bne.n	80034aa <_printf_i+0xfa>
 80034a2:	2320      	movs	r3, #32
 80034a4:	6822      	ldr	r2, [r4, #0]
 80034a6:	439a      	bics	r2, r3
 80034a8:	6022      	str	r2, [r4, #0]
 80034aa:	0023      	movs	r3, r4
 80034ac:	2200      	movs	r2, #0
 80034ae:	3343      	adds	r3, #67	; 0x43
 80034b0:	701a      	strb	r2, [r3, #0]
 80034b2:	6863      	ldr	r3, [r4, #4]
 80034b4:	60a3      	str	r3, [r4, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	db03      	blt.n	80034c2 <_printf_i+0x112>
 80034ba:	2204      	movs	r2, #4
 80034bc:	6821      	ldr	r1, [r4, #0]
 80034be:	4391      	bics	r1, r2
 80034c0:	6021      	str	r1, [r4, #0]
 80034c2:	2d00      	cmp	r5, #0
 80034c4:	d102      	bne.n	80034cc <_printf_i+0x11c>
 80034c6:	9e04      	ldr	r6, [sp, #16]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d00c      	beq.n	80034e6 <_printf_i+0x136>
 80034cc:	9e04      	ldr	r6, [sp, #16]
 80034ce:	0028      	movs	r0, r5
 80034d0:	0039      	movs	r1, r7
 80034d2:	f7fc fea7 	bl	8000224 <__aeabi_uidivmod>
 80034d6:	9b03      	ldr	r3, [sp, #12]
 80034d8:	3e01      	subs	r6, #1
 80034da:	5c5b      	ldrb	r3, [r3, r1]
 80034dc:	7033      	strb	r3, [r6, #0]
 80034de:	002b      	movs	r3, r5
 80034e0:	0005      	movs	r5, r0
 80034e2:	429f      	cmp	r7, r3
 80034e4:	d9f3      	bls.n	80034ce <_printf_i+0x11e>
 80034e6:	2f08      	cmp	r7, #8
 80034e8:	d109      	bne.n	80034fe <_printf_i+0x14e>
 80034ea:	6823      	ldr	r3, [r4, #0]
 80034ec:	07db      	lsls	r3, r3, #31
 80034ee:	d506      	bpl.n	80034fe <_printf_i+0x14e>
 80034f0:	6863      	ldr	r3, [r4, #4]
 80034f2:	6922      	ldr	r2, [r4, #16]
 80034f4:	4293      	cmp	r3, r2
 80034f6:	dc02      	bgt.n	80034fe <_printf_i+0x14e>
 80034f8:	2330      	movs	r3, #48	; 0x30
 80034fa:	3e01      	subs	r6, #1
 80034fc:	7033      	strb	r3, [r6, #0]
 80034fe:	9b04      	ldr	r3, [sp, #16]
 8003500:	1b9b      	subs	r3, r3, r6
 8003502:	6123      	str	r3, [r4, #16]
 8003504:	9b07      	ldr	r3, [sp, #28]
 8003506:	0021      	movs	r1, r4
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	9805      	ldr	r0, [sp, #20]
 800350c:	9b06      	ldr	r3, [sp, #24]
 800350e:	aa09      	add	r2, sp, #36	; 0x24
 8003510:	f7ff fede 	bl	80032d0 <_printf_common>
 8003514:	1c43      	adds	r3, r0, #1
 8003516:	d135      	bne.n	8003584 <_printf_i+0x1d4>
 8003518:	2001      	movs	r0, #1
 800351a:	4240      	negs	r0, r0
 800351c:	b00b      	add	sp, #44	; 0x2c
 800351e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003520:	2220      	movs	r2, #32
 8003522:	6809      	ldr	r1, [r1, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	6022      	str	r2, [r4, #0]
 8003528:	0022      	movs	r2, r4
 800352a:	2178      	movs	r1, #120	; 0x78
 800352c:	3245      	adds	r2, #69	; 0x45
 800352e:	7011      	strb	r1, [r2, #0]
 8003530:	4a27      	ldr	r2, [pc, #156]	; (80035d0 <_printf_i+0x220>)
 8003532:	e7a7      	b.n	8003484 <_printf_i+0xd4>
 8003534:	0648      	lsls	r0, r1, #25
 8003536:	d5ac      	bpl.n	8003492 <_printf_i+0xe2>
 8003538:	b2ad      	uxth	r5, r5
 800353a:	e7aa      	b.n	8003492 <_printf_i+0xe2>
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	680d      	ldr	r5, [r1, #0]
 8003540:	1d10      	adds	r0, r2, #4
 8003542:	6949      	ldr	r1, [r1, #20]
 8003544:	6018      	str	r0, [r3, #0]
 8003546:	6813      	ldr	r3, [r2, #0]
 8003548:	062e      	lsls	r6, r5, #24
 800354a:	d501      	bpl.n	8003550 <_printf_i+0x1a0>
 800354c:	6019      	str	r1, [r3, #0]
 800354e:	e002      	b.n	8003556 <_printf_i+0x1a6>
 8003550:	066d      	lsls	r5, r5, #25
 8003552:	d5fb      	bpl.n	800354c <_printf_i+0x19c>
 8003554:	8019      	strh	r1, [r3, #0]
 8003556:	2300      	movs	r3, #0
 8003558:	9e04      	ldr	r6, [sp, #16]
 800355a:	6123      	str	r3, [r4, #16]
 800355c:	e7d2      	b.n	8003504 <_printf_i+0x154>
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	1d11      	adds	r1, r2, #4
 8003562:	6019      	str	r1, [r3, #0]
 8003564:	6816      	ldr	r6, [r2, #0]
 8003566:	2100      	movs	r1, #0
 8003568:	0030      	movs	r0, r6
 800356a:	6862      	ldr	r2, [r4, #4]
 800356c:	f000 f832 	bl	80035d4 <memchr>
 8003570:	2800      	cmp	r0, #0
 8003572:	d001      	beq.n	8003578 <_printf_i+0x1c8>
 8003574:	1b80      	subs	r0, r0, r6
 8003576:	6060      	str	r0, [r4, #4]
 8003578:	6863      	ldr	r3, [r4, #4]
 800357a:	6123      	str	r3, [r4, #16]
 800357c:	2300      	movs	r3, #0
 800357e:	9a04      	ldr	r2, [sp, #16]
 8003580:	7013      	strb	r3, [r2, #0]
 8003582:	e7bf      	b.n	8003504 <_printf_i+0x154>
 8003584:	6923      	ldr	r3, [r4, #16]
 8003586:	0032      	movs	r2, r6
 8003588:	9906      	ldr	r1, [sp, #24]
 800358a:	9805      	ldr	r0, [sp, #20]
 800358c:	9d07      	ldr	r5, [sp, #28]
 800358e:	47a8      	blx	r5
 8003590:	1c43      	adds	r3, r0, #1
 8003592:	d0c1      	beq.n	8003518 <_printf_i+0x168>
 8003594:	6823      	ldr	r3, [r4, #0]
 8003596:	079b      	lsls	r3, r3, #30
 8003598:	d415      	bmi.n	80035c6 <_printf_i+0x216>
 800359a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800359c:	68e0      	ldr	r0, [r4, #12]
 800359e:	4298      	cmp	r0, r3
 80035a0:	dabc      	bge.n	800351c <_printf_i+0x16c>
 80035a2:	0018      	movs	r0, r3
 80035a4:	e7ba      	b.n	800351c <_printf_i+0x16c>
 80035a6:	0022      	movs	r2, r4
 80035a8:	2301      	movs	r3, #1
 80035aa:	9906      	ldr	r1, [sp, #24]
 80035ac:	9805      	ldr	r0, [sp, #20]
 80035ae:	9e07      	ldr	r6, [sp, #28]
 80035b0:	3219      	adds	r2, #25
 80035b2:	47b0      	blx	r6
 80035b4:	1c43      	adds	r3, r0, #1
 80035b6:	d0af      	beq.n	8003518 <_printf_i+0x168>
 80035b8:	3501      	adds	r5, #1
 80035ba:	68e3      	ldr	r3, [r4, #12]
 80035bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035be:	1a9b      	subs	r3, r3, r2
 80035c0:	42ab      	cmp	r3, r5
 80035c2:	dcf0      	bgt.n	80035a6 <_printf_i+0x1f6>
 80035c4:	e7e9      	b.n	800359a <_printf_i+0x1ea>
 80035c6:	2500      	movs	r5, #0
 80035c8:	e7f7      	b.n	80035ba <_printf_i+0x20a>
 80035ca:	46c0      	nop			; (mov r8, r8)
 80035cc:	080038e1 	.word	0x080038e1
 80035d0:	080038f2 	.word	0x080038f2

080035d4 <memchr>:
 80035d4:	b2c9      	uxtb	r1, r1
 80035d6:	1882      	adds	r2, r0, r2
 80035d8:	4290      	cmp	r0, r2
 80035da:	d101      	bne.n	80035e0 <memchr+0xc>
 80035dc:	2000      	movs	r0, #0
 80035de:	4770      	bx	lr
 80035e0:	7803      	ldrb	r3, [r0, #0]
 80035e2:	428b      	cmp	r3, r1
 80035e4:	d0fb      	beq.n	80035de <memchr+0xa>
 80035e6:	3001      	adds	r0, #1
 80035e8:	e7f6      	b.n	80035d8 <memchr+0x4>

080035ea <memcpy>:
 80035ea:	2300      	movs	r3, #0
 80035ec:	b510      	push	{r4, lr}
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d100      	bne.n	80035f4 <memcpy+0xa>
 80035f2:	bd10      	pop	{r4, pc}
 80035f4:	5ccc      	ldrb	r4, [r1, r3]
 80035f6:	54c4      	strb	r4, [r0, r3]
 80035f8:	3301      	adds	r3, #1
 80035fa:	e7f8      	b.n	80035ee <memcpy+0x4>

080035fc <memmove>:
 80035fc:	b510      	push	{r4, lr}
 80035fe:	4288      	cmp	r0, r1
 8003600:	d902      	bls.n	8003608 <memmove+0xc>
 8003602:	188b      	adds	r3, r1, r2
 8003604:	4298      	cmp	r0, r3
 8003606:	d303      	bcc.n	8003610 <memmove+0x14>
 8003608:	2300      	movs	r3, #0
 800360a:	e007      	b.n	800361c <memmove+0x20>
 800360c:	5c8b      	ldrb	r3, [r1, r2]
 800360e:	5483      	strb	r3, [r0, r2]
 8003610:	3a01      	subs	r2, #1
 8003612:	d2fb      	bcs.n	800360c <memmove+0x10>
 8003614:	bd10      	pop	{r4, pc}
 8003616:	5ccc      	ldrb	r4, [r1, r3]
 8003618:	54c4      	strb	r4, [r0, r3]
 800361a:	3301      	adds	r3, #1
 800361c:	429a      	cmp	r2, r3
 800361e:	d1fa      	bne.n	8003616 <memmove+0x1a>
 8003620:	e7f8      	b.n	8003614 <memmove+0x18>
	...

08003624 <_free_r>:
 8003624:	b570      	push	{r4, r5, r6, lr}
 8003626:	0005      	movs	r5, r0
 8003628:	2900      	cmp	r1, #0
 800362a:	d010      	beq.n	800364e <_free_r+0x2a>
 800362c:	1f0c      	subs	r4, r1, #4
 800362e:	6823      	ldr	r3, [r4, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	da00      	bge.n	8003636 <_free_r+0x12>
 8003634:	18e4      	adds	r4, r4, r3
 8003636:	0028      	movs	r0, r5
 8003638:	f000 f8d4 	bl	80037e4 <__malloc_lock>
 800363c:	4a1d      	ldr	r2, [pc, #116]	; (80036b4 <_free_r+0x90>)
 800363e:	6813      	ldr	r3, [r2, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d105      	bne.n	8003650 <_free_r+0x2c>
 8003644:	6063      	str	r3, [r4, #4]
 8003646:	6014      	str	r4, [r2, #0]
 8003648:	0028      	movs	r0, r5
 800364a:	f000 f8d3 	bl	80037f4 <__malloc_unlock>
 800364e:	bd70      	pop	{r4, r5, r6, pc}
 8003650:	42a3      	cmp	r3, r4
 8003652:	d908      	bls.n	8003666 <_free_r+0x42>
 8003654:	6821      	ldr	r1, [r4, #0]
 8003656:	1860      	adds	r0, r4, r1
 8003658:	4283      	cmp	r3, r0
 800365a:	d1f3      	bne.n	8003644 <_free_r+0x20>
 800365c:	6818      	ldr	r0, [r3, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	1841      	adds	r1, r0, r1
 8003662:	6021      	str	r1, [r4, #0]
 8003664:	e7ee      	b.n	8003644 <_free_r+0x20>
 8003666:	001a      	movs	r2, r3
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <_free_r+0x4e>
 800366e:	42a3      	cmp	r3, r4
 8003670:	d9f9      	bls.n	8003666 <_free_r+0x42>
 8003672:	6811      	ldr	r1, [r2, #0]
 8003674:	1850      	adds	r0, r2, r1
 8003676:	42a0      	cmp	r0, r4
 8003678:	d10b      	bne.n	8003692 <_free_r+0x6e>
 800367a:	6820      	ldr	r0, [r4, #0]
 800367c:	1809      	adds	r1, r1, r0
 800367e:	1850      	adds	r0, r2, r1
 8003680:	6011      	str	r1, [r2, #0]
 8003682:	4283      	cmp	r3, r0
 8003684:	d1e0      	bne.n	8003648 <_free_r+0x24>
 8003686:	6818      	ldr	r0, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	1841      	adds	r1, r0, r1
 800368c:	6011      	str	r1, [r2, #0]
 800368e:	6053      	str	r3, [r2, #4]
 8003690:	e7da      	b.n	8003648 <_free_r+0x24>
 8003692:	42a0      	cmp	r0, r4
 8003694:	d902      	bls.n	800369c <_free_r+0x78>
 8003696:	230c      	movs	r3, #12
 8003698:	602b      	str	r3, [r5, #0]
 800369a:	e7d5      	b.n	8003648 <_free_r+0x24>
 800369c:	6821      	ldr	r1, [r4, #0]
 800369e:	1860      	adds	r0, r4, r1
 80036a0:	4283      	cmp	r3, r0
 80036a2:	d103      	bne.n	80036ac <_free_r+0x88>
 80036a4:	6818      	ldr	r0, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	1841      	adds	r1, r0, r1
 80036aa:	6021      	str	r1, [r4, #0]
 80036ac:	6063      	str	r3, [r4, #4]
 80036ae:	6054      	str	r4, [r2, #4]
 80036b0:	e7ca      	b.n	8003648 <_free_r+0x24>
 80036b2:	46c0      	nop			; (mov r8, r8)
 80036b4:	20000090 	.word	0x20000090

080036b8 <_malloc_r>:
 80036b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ba:	2303      	movs	r3, #3
 80036bc:	1ccd      	adds	r5, r1, #3
 80036be:	439d      	bics	r5, r3
 80036c0:	3508      	adds	r5, #8
 80036c2:	0006      	movs	r6, r0
 80036c4:	2d0c      	cmp	r5, #12
 80036c6:	d21f      	bcs.n	8003708 <_malloc_r+0x50>
 80036c8:	250c      	movs	r5, #12
 80036ca:	42a9      	cmp	r1, r5
 80036cc:	d81e      	bhi.n	800370c <_malloc_r+0x54>
 80036ce:	0030      	movs	r0, r6
 80036d0:	f000 f888 	bl	80037e4 <__malloc_lock>
 80036d4:	4925      	ldr	r1, [pc, #148]	; (800376c <_malloc_r+0xb4>)
 80036d6:	680a      	ldr	r2, [r1, #0]
 80036d8:	0014      	movs	r4, r2
 80036da:	2c00      	cmp	r4, #0
 80036dc:	d11a      	bne.n	8003714 <_malloc_r+0x5c>
 80036de:	4f24      	ldr	r7, [pc, #144]	; (8003770 <_malloc_r+0xb8>)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d104      	bne.n	80036f0 <_malloc_r+0x38>
 80036e6:	0021      	movs	r1, r4
 80036e8:	0030      	movs	r0, r6
 80036ea:	f000 f869 	bl	80037c0 <_sbrk_r>
 80036ee:	6038      	str	r0, [r7, #0]
 80036f0:	0029      	movs	r1, r5
 80036f2:	0030      	movs	r0, r6
 80036f4:	f000 f864 	bl	80037c0 <_sbrk_r>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d12b      	bne.n	8003754 <_malloc_r+0x9c>
 80036fc:	230c      	movs	r3, #12
 80036fe:	0030      	movs	r0, r6
 8003700:	6033      	str	r3, [r6, #0]
 8003702:	f000 f877 	bl	80037f4 <__malloc_unlock>
 8003706:	e003      	b.n	8003710 <_malloc_r+0x58>
 8003708:	2d00      	cmp	r5, #0
 800370a:	dade      	bge.n	80036ca <_malloc_r+0x12>
 800370c:	230c      	movs	r3, #12
 800370e:	6033      	str	r3, [r6, #0]
 8003710:	2000      	movs	r0, #0
 8003712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003714:	6823      	ldr	r3, [r4, #0]
 8003716:	1b5b      	subs	r3, r3, r5
 8003718:	d419      	bmi.n	800374e <_malloc_r+0x96>
 800371a:	2b0b      	cmp	r3, #11
 800371c:	d903      	bls.n	8003726 <_malloc_r+0x6e>
 800371e:	6023      	str	r3, [r4, #0]
 8003720:	18e4      	adds	r4, r4, r3
 8003722:	6025      	str	r5, [r4, #0]
 8003724:	e003      	b.n	800372e <_malloc_r+0x76>
 8003726:	6863      	ldr	r3, [r4, #4]
 8003728:	42a2      	cmp	r2, r4
 800372a:	d10e      	bne.n	800374a <_malloc_r+0x92>
 800372c:	600b      	str	r3, [r1, #0]
 800372e:	0030      	movs	r0, r6
 8003730:	f000 f860 	bl	80037f4 <__malloc_unlock>
 8003734:	0020      	movs	r0, r4
 8003736:	2207      	movs	r2, #7
 8003738:	300b      	adds	r0, #11
 800373a:	1d23      	adds	r3, r4, #4
 800373c:	4390      	bics	r0, r2
 800373e:	1ac2      	subs	r2, r0, r3
 8003740:	4298      	cmp	r0, r3
 8003742:	d0e6      	beq.n	8003712 <_malloc_r+0x5a>
 8003744:	1a1b      	subs	r3, r3, r0
 8003746:	50a3      	str	r3, [r4, r2]
 8003748:	e7e3      	b.n	8003712 <_malloc_r+0x5a>
 800374a:	6053      	str	r3, [r2, #4]
 800374c:	e7ef      	b.n	800372e <_malloc_r+0x76>
 800374e:	0022      	movs	r2, r4
 8003750:	6864      	ldr	r4, [r4, #4]
 8003752:	e7c2      	b.n	80036da <_malloc_r+0x22>
 8003754:	2303      	movs	r3, #3
 8003756:	1cc4      	adds	r4, r0, #3
 8003758:	439c      	bics	r4, r3
 800375a:	42a0      	cmp	r0, r4
 800375c:	d0e1      	beq.n	8003722 <_malloc_r+0x6a>
 800375e:	1a21      	subs	r1, r4, r0
 8003760:	0030      	movs	r0, r6
 8003762:	f000 f82d 	bl	80037c0 <_sbrk_r>
 8003766:	1c43      	adds	r3, r0, #1
 8003768:	d1db      	bne.n	8003722 <_malloc_r+0x6a>
 800376a:	e7c7      	b.n	80036fc <_malloc_r+0x44>
 800376c:	20000090 	.word	0x20000090
 8003770:	20000094 	.word	0x20000094

08003774 <_realloc_r>:
 8003774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003776:	0007      	movs	r7, r0
 8003778:	000d      	movs	r5, r1
 800377a:	0016      	movs	r6, r2
 800377c:	2900      	cmp	r1, #0
 800377e:	d105      	bne.n	800378c <_realloc_r+0x18>
 8003780:	0011      	movs	r1, r2
 8003782:	f7ff ff99 	bl	80036b8 <_malloc_r>
 8003786:	0004      	movs	r4, r0
 8003788:	0020      	movs	r0, r4
 800378a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800378c:	2a00      	cmp	r2, #0
 800378e:	d103      	bne.n	8003798 <_realloc_r+0x24>
 8003790:	f7ff ff48 	bl	8003624 <_free_r>
 8003794:	0034      	movs	r4, r6
 8003796:	e7f7      	b.n	8003788 <_realloc_r+0x14>
 8003798:	f000 f834 	bl	8003804 <_malloc_usable_size_r>
 800379c:	002c      	movs	r4, r5
 800379e:	42b0      	cmp	r0, r6
 80037a0:	d2f2      	bcs.n	8003788 <_realloc_r+0x14>
 80037a2:	0031      	movs	r1, r6
 80037a4:	0038      	movs	r0, r7
 80037a6:	f7ff ff87 	bl	80036b8 <_malloc_r>
 80037aa:	1e04      	subs	r4, r0, #0
 80037ac:	d0ec      	beq.n	8003788 <_realloc_r+0x14>
 80037ae:	0029      	movs	r1, r5
 80037b0:	0032      	movs	r2, r6
 80037b2:	f7ff ff1a 	bl	80035ea <memcpy>
 80037b6:	0029      	movs	r1, r5
 80037b8:	0038      	movs	r0, r7
 80037ba:	f7ff ff33 	bl	8003624 <_free_r>
 80037be:	e7e3      	b.n	8003788 <_realloc_r+0x14>

080037c0 <_sbrk_r>:
 80037c0:	2300      	movs	r3, #0
 80037c2:	b570      	push	{r4, r5, r6, lr}
 80037c4:	4d06      	ldr	r5, [pc, #24]	; (80037e0 <_sbrk_r+0x20>)
 80037c6:	0004      	movs	r4, r0
 80037c8:	0008      	movs	r0, r1
 80037ca:	602b      	str	r3, [r5, #0]
 80037cc:	f7fd f974 	bl	8000ab8 <_sbrk>
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	d103      	bne.n	80037dc <_sbrk_r+0x1c>
 80037d4:	682b      	ldr	r3, [r5, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d000      	beq.n	80037dc <_sbrk_r+0x1c>
 80037da:	6023      	str	r3, [r4, #0]
 80037dc:	bd70      	pop	{r4, r5, r6, pc}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	20000178 	.word	0x20000178

080037e4 <__malloc_lock>:
 80037e4:	b510      	push	{r4, lr}
 80037e6:	4802      	ldr	r0, [pc, #8]	; (80037f0 <__malloc_lock+0xc>)
 80037e8:	f000 f814 	bl	8003814 <__retarget_lock_acquire_recursive>
 80037ec:	bd10      	pop	{r4, pc}
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	20000180 	.word	0x20000180

080037f4 <__malloc_unlock>:
 80037f4:	b510      	push	{r4, lr}
 80037f6:	4802      	ldr	r0, [pc, #8]	; (8003800 <__malloc_unlock+0xc>)
 80037f8:	f000 f80d 	bl	8003816 <__retarget_lock_release_recursive>
 80037fc:	bd10      	pop	{r4, pc}
 80037fe:	46c0      	nop			; (mov r8, r8)
 8003800:	20000180 	.word	0x20000180

08003804 <_malloc_usable_size_r>:
 8003804:	1f0b      	subs	r3, r1, #4
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	1f18      	subs	r0, r3, #4
 800380a:	2b00      	cmp	r3, #0
 800380c:	da01      	bge.n	8003812 <_malloc_usable_size_r+0xe>
 800380e:	580b      	ldr	r3, [r1, r0]
 8003810:	18c0      	adds	r0, r0, r3
 8003812:	4770      	bx	lr

08003814 <__retarget_lock_acquire_recursive>:
 8003814:	4770      	bx	lr

08003816 <__retarget_lock_release_recursive>:
 8003816:	4770      	bx	lr

08003818 <_init>:
 8003818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800381e:	bc08      	pop	{r3}
 8003820:	469e      	mov	lr, r3
 8003822:	4770      	bx	lr

08003824 <_fini>:
 8003824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003826:	46c0      	nop			; (mov r8, r8)
 8003828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800382a:	bc08      	pop	{r3}
 800382c:	469e      	mov	lr, r3
 800382e:	4770      	bx	lr
