Analysis & Synthesis report for practica7
Wed Oct 30 00:28:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Multiplexer Restructuring Statistics (Restructuring Performed)
  6. Parameter Settings for User Entity Instance: secuenciador:secueciador|BUSMUX:bus1
  7. Parameter Settings for User Entity Instance: secuenciador:secueciador|MUX:bus2
  8. Parameter Settings for User Entity Instance: BUSMUX:inst1
  9. Parameter Settings for User Entity Instance: BUSMUX:nose
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Oct 30 00:28:11 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; practica7                                   ;
; Top-level Entity Name              ; practica7                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; practica7          ; practica7          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |practica7|secuenciador:secueciador|registro_sec:inst|prueba[0]      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica7|secuenciador:secueciador|registro_sec:inst|B4             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |practica7|secuenciador:secueciador|registro_sec:inst|EB[0]          ;
; 26:1               ; 2 bits    ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |practica7|secuenciador:secueciador|registro_sec:inst|instruccion[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |practica7|acumulador:AccA|data_out[0]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |practica7|acumulador:AccB|data_out[1]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |practica7|contador:Auxiliar|data_out[8]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |practica7|contador:Auxiliar|data_out[4]                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |practica7|contador_ID:regY|data_out[9]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |practica7|contador_ID:regY|data_out[0]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |practica7|contador:Contador-programa|data_out[13]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |practica7|contador:Contador-programa|data_out[2]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |practica7|red_estados:inst|registro:inst2|valor_interno             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica7|secuenciador:secueciador|registro_sec:inst|nWA            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: secuenciador:secueciador|BUSMUX:bus1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 12    ; Untyped                                                  ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: secuenciador:secueciador|MUX:bus2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                               ;
; WIDTHS         ; 5     ; Untyped                                               ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 1     ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:nose ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 8     ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 30 00:27:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off practica7 -c practica7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bufferdatabus.vhd
    Info (12022): Found design unit 1: bufferDataBus-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 12
    Info (12023): Found entity 1: bufferDataBus File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file concatenador_entradas.vhd
    Info (12022): Found design unit 1: concatenador_entradas-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/concatenador_entradas.vhd Line: 42
    Info (12023): Found entity 1: concatenador_entradas File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/concatenador_entradas.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registro_direccion.vhd
    Info (12022): Found design unit 1: registro_direccion-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_direccion.vhd Line: 13
    Info (12023): Found entity 1: registro_direccion File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_direccion.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registro_instruccion.vhd
    Info (12022): Found design unit 1: registro_instruccion-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_instruccion.vhd Line: 13
    Info (12023): Found entity 1: registro_instruccion File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_instruccion.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file acumulador/acumulador.vhd
    Info (12022): Found design unit 1: acumulador-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 20
    Info (12023): Found entity 1: acumulador File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file contador/contador.vhd
    Info (12022): Found design unit 1: contador-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 26
    Info (12023): Found entity 1: contador File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file contador/contador_id.vhd
    Info (12022): Found design unit 1: contador_ID-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 27
    Info (12023): Found entity 1: contador_ID File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file flags/concatenador_datos.vhd
    Info (12022): Found design unit 1: concatenador_datos-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/concatenador_datos.vhd Line: 18
    Info (12023): Found entity 1: concatenador_datos File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/concatenador_datos.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file flags/registro.vhd
    Info (12022): Found design unit 1: registro-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 13
    Info (12023): Found entity 1: registro File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flags/divisor_datos.vhd
    Info (12022): Found design unit 1: divisor_datos-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/divisor_datos.vhd Line: 19
    Info (12023): Found entity 1: divisor_datos File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/divisor_datos.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file flags/mux1.vhd
    Info (12022): Found design unit 1: mux1-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd Line: 11
    Info (12023): Found entity 1: mux1 File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flags/mux2.vhd
    Info (12022): Found design unit 1: mux2-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux2.vhd Line: 14
    Info (12023): Found entity 1: mux2 File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flags/mux3.vhd
    Info (12022): Found design unit 1: mux3-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd Line: 19
    Info (12023): Found entity 1: mux3 File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file interrupciones/ctrl_interrupciones.vhd
    Info (12022): Found design unit 1: ctrl_interrupciones-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Interrupciones/ctrl_interrupciones.vhd Line: 20
    Info (12023): Found entity 1: ctrl_interrupciones File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Interrupciones/ctrl_interrupciones.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram/ram.vhd
    Info (12022): Found design unit 1: ram-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 15
    Info (12023): Found entity 1: ram File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file secuenciador/logica_seleccion.vhd
    Info (12022): Found design unit 1: logica_seleccion-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 15
    Info (12023): Found entity 1: logica_seleccion File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file secuenciador/memory.vhd
    Info (12022): Found design unit 1: memory-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/memory.vhd Line: 12
    Info (12023): Found entity 1: memory File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file secuenciador/registro_microinst.vhd
    Info (12022): Found design unit 1: registro_MicroInst-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_MicroInst.vhd Line: 13
    Info (12023): Found entity 1: registro_MicroInst File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_MicroInst.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file secuenciador/registro_sec.vhd
    Info (12022): Found design unit 1: registro_sec-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_sec.vhd Line: 69
    Info (12023): Found entity 1: registro_sec File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_sec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file upa/upa.vhd
    Info (12022): Found design unit 1: upa-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 33
    Info (12023): Found entity 1: upa File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file divisor.vhd
    Info (12022): Found design unit 1: divisor-Behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/divisor.vhd Line: 13
    Info (12023): Found entity 1: divisor File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/divisor.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file salidas.vhd
    Info (12022): Found design unit 1: salidas-behavioral File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/salidas.vhd Line: 13
    Info (12023): Found entity 1: salidas File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/salidas.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file red_estados.bdf
    Info (12023): Found entity 1: red_estados
Info (12021): Found 1 design units, including 1 entities, in source file secuenciador.bdf
    Info (12023): Found entity 1: secuenciador
Info (12021): Found 1 design units, including 1 entities, in source file practica7.bdf
    Info (12023): Found entity 1: practica7
Info (12127): Elaborating entity "practica7" for the top level hierarchy
Warning (275083): Bus "Yupa2[7..0]" found using same base name as "Yupa", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "Yupa" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "Yupa[7..0]" to "Yupa7..0"
Warning (275080): Converted elements in bus name "Yupa2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "Yupa2[7..0]" to "Yupa27..0"
Info (12128): Elaborating entity "acumulador" for hierarchy "acumulador:AccA"
Info (12128): Elaborating entity "secuenciador" for hierarchy "secuenciador:secueciador"
Info (12128): Elaborating entity "registro_sec" for hierarchy "secuenciador:secueciador|registro_sec:inst"
Info (12128): Elaborating entity "memory" for hierarchy "secuenciador:secueciador|memory:inst7"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "secuenciador:secueciador|BUSMUX:bus1"
Info (12130): Elaborated megafunction instantiation "secuenciador:secueciador|BUSMUX:bus1"
Info (12133): Instantiated megafunction "secuenciador:secueciador|BUSMUX:bus1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "secuenciador:secueciador|BUSMUX:bus1|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "secuenciador:secueciador|BUSMUX:bus1|lpm_mux:$00000", which is child of megafunction instantiation "secuenciador:secueciador|BUSMUX:bus1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf
    Info (12023): Found entity 1: mux_f7c File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 22
Info (12128): Elaborating entity "mux_f7c" for hierarchy "secuenciador:secueciador|BUSMUX:bus1|lpm_mux:$00000|mux_f7c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "logica_seleccion" for hierarchy "secuenciador:secueciador|logica_seleccion:inst4"
Warning (10631): VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable "SELECTOR", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Warning (10631): VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable "PL", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Warning (10631): VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable "MAP1", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Warning (10631): VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable "VECT", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Info (10041): Inferred latch for "VECT" at logica_seleccion.vhd(17) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Info (10041): Inferred latch for "MAP1" at logica_seleccion.vhd(17) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Info (10041): Inferred latch for "PL" at logica_seleccion.vhd(17) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Info (10041): Inferred latch for "SELECTOR" at logica_seleccion.vhd(17) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd Line: 17
Info (12128): Elaborating entity "MUX" for hierarchy "secuenciador:secueciador|MUX:bus2"
Info (12130): Elaborated megafunction instantiation "secuenciador:secueciador|MUX:bus2"
Info (12133): Instantiated megafunction "secuenciador:secueciador|MUX:bus2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
    Info (12134): Parameter "WIDTHS" = "5"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "secuenciador:secueciador|MUX:bus2|lpm_mux:$00001" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "secuenciador:secueciador|MUX:bus2|lpm_mux:$00001", which is child of megafunction instantiation "secuenciador:secueciador|MUX:bus2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_k7c.tdf
    Info (12023): Found entity 1: mux_k7c File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_k7c.tdf Line: 22
Info (12128): Elaborating entity "mux_k7c" for hierarchy "secuenciador:secueciador|MUX:bus2|lpm_mux:$00001|mux_k7c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "registro_MicroInst" for hierarchy "secuenciador:secueciador|registro_MicroInst:inst9"
Info (12128): Elaborating entity "ctrl_interrupciones" for hierarchy "ctrl_interrupciones:inst13"
Info (12128): Elaborating entity "red_estados" for hierarchy "red_estados:inst"
Info (12128): Elaborating entity "registro" for hierarchy "red_estados:inst|registro:inst"
Info (12128): Elaborating entity "mux1" for hierarchy "red_estados:inst|mux1:inst9"
Warning (10631): VHDL Process Statement warning at mux1.vhd(13): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd Line: 13
Info (10041): Inferred latch for "output" at mux1.vhd(13) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd Line: 13
Info (12128): Elaborating entity "divisor_datos" for hierarchy "red_estados:inst|divisor_datos:divisor-datos"
Info (12128): Elaborating entity "concatenador_datos" for hierarchy "red_estados:inst|concatenador_datos:inst8"
Info (12128): Elaborating entity "mux2" for hierarchy "red_estados:inst|mux2:inst11"
Info (12128): Elaborating entity "mux3" for hierarchy "red_estados:inst|mux3:inst12"
Info (12128): Elaborating entity "upa" for hierarchy "upa:inst17"
Warning (10492): VHDL Process Statement warning at upa.vhd(107): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 107
Warning (10492): VHDL Process Statement warning at upa.vhd(108): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 108
Warning (10492): VHDL Process Statement warning at upa.vhd(112): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 112
Warning (10492): VHDL Process Statement warning at upa.vhd(113): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 113
Warning (10492): VHDL Process Statement warning at upa.vhd(122): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 122
Warning (10492): VHDL Process Statement warning at upa.vhd(123): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 123
Warning (10631): VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable "R", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (10631): VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[0]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[1]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[2]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[3]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[4]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[5]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[6]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "S[7]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[0]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[1]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[2]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[3]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[4]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[5]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[6]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (10041): Inferred latch for "R[7]" at upa.vhd(53) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst1"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst1"
Info (12133): Instantiated megafunction "BUSMUX:inst1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst1|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst1|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf
    Info (12023): Found entity 1: mux_t5c File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_t5c.tdf Line: 22
Info (12128): Elaborating entity "mux_t5c" for hierarchy "BUSMUX:inst1|lpm_mux:$00000|mux_t5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "bufferDataBus" for hierarchy "bufferDataBus:Buffer-Baja"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst10"
Warning (10631): VHDL Process Statement warning at ram.vhd(23): inferring latch(es) for signal or variable "mem", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[255][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[254][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[253][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[252][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[251][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[250][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[249][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[248][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[247][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[246][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[245][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[244][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[243][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[242][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[241][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[240][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[239][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[238][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[237][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[236][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[235][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[234][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[233][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[232][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[231][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[230][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[229][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[228][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[227][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[226][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[225][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[224][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[223][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[222][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[221][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[220][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[219][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[218][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[217][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[216][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[215][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[214][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[213][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[212][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[211][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[210][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[209][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[208][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[207][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[206][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[205][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[204][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[203][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[202][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[201][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[200][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[199][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[198][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[197][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[196][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[195][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[194][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[193][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[192][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[191][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[190][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[189][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[188][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[187][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[186][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[185][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[184][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[183][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[182][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[181][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[180][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[179][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[178][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[177][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[176][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[175][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[174][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[173][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[172][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[171][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[170][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[169][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[168][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[167][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[166][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[165][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[164][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[163][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[162][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[161][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[160][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[159][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[158][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[157][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[156][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[155][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[154][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[153][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[152][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[151][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[150][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[149][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[148][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[147][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[146][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[145][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[144][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[143][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[142][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[141][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[140][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[139][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[138][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[137][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[136][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[135][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[134][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[133][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[132][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[131][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[130][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[129][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[128][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[127][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[126][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[125][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[124][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[123][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[122][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[121][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[120][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[119][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[118][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[117][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[116][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[115][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[114][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[113][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[112][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[111][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[110][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[109][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[108][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[107][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[106][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[105][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[104][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[103][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[102][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[101][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[100][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[99][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[98][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[97][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[96][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[95][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[94][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[93][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[92][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[91][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[90][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[89][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[88][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[87][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[86][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[85][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[84][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[83][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[82][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[81][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[80][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[79][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[78][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[77][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[76][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[75][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[74][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[73][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[72][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[71][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[70][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[69][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[68][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[67][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[66][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[65][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[64][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[63][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[62][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[61][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[60][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[59][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[58][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[57][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[56][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[55][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[54][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[53][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[52][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[51][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[50][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[49][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[48][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[47][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[46][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[45][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[44][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[43][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[42][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[41][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[40][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[39][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[38][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[37][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[36][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[35][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[34][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[33][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[32][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[31][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[30][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[29][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[28][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[27][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[26][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[25][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[24][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[23][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[22][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[21][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[20][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[19][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[18][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[17][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[16][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[15][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[14][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[13][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[12][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[11][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[10][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[9][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[8][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][0]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][1]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][2]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][3]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][4]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][5]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][6]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (10041): Inferred latch for "mem[7][7]" at ram.vhd(23) File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Info (12128): Elaborating entity "registro_direccion" for hierarchy "registro_direccion:inst8"
Info (12128): Elaborating entity "contador" for hierarchy "contador:Auxiliar"
Info (12128): Elaborating entity "contador_ID" for hierarchy "contador_ID:regY"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:nose"
Info (12130): Elaborated megafunction instantiation "BUSMUX:nose"
Info (12133): Instantiated megafunction "BUSMUX:nose" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:nose|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:nose|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:nose" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_46c.tdf
    Info (12023): Found entity 1: mux_46c File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_46c.tdf Line: 22
Info (12128): Elaborating entity "mux_46c" for hierarchy "BUSMUX:nose|lpm_mux:$00000|mux_46c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "registro_instruccion" for hierarchy "registro_instruccion:instruccion"
Info (12128): Elaborating entity "concatenador_entradas" for hierarchy "concatenador_entradas:inst-2"
Warning (14025): LATCH primitive "ram:inst10|mem[255][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[255][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[255][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[255][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[255][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[255][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][2]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][3]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][4]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][5]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][6]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][7]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[255][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[255][1]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[254][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[253][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[252][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[251][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[250][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[249][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[248][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[247][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[246][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[245][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[244][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[243][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[242][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[241][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[240][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[239][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[238][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[237][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[236][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[235][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[234][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[233][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[232][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[231][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[230][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[229][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[228][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[227][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[226][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[225][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[224][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[223][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[222][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[221][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[220][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[219][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[218][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[217][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[216][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[215][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[214][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[213][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[212][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[211][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[210][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[209][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[208][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[207][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[206][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[205][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[204][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[203][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[202][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[201][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[200][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[199][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[198][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[197][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[196][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[195][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[194][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[193][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[192][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[191][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[190][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[189][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[188][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[187][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[186][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[185][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[184][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[183][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[182][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[181][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[180][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[179][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[178][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[177][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[176][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[175][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[174][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[173][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[172][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[171][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[170][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[169][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[168][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[167][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[166][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[165][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[164][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[163][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[162][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[161][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[160][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[159][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[158][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[157][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[156][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[155][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[154][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[153][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[152][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[151][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[150][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[149][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[148][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[147][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[146][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[145][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[144][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[143][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[142][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[141][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[140][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[139][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[138][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[137][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[136][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[135][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[134][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[133][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[132][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[131][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[130][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[129][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[128][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[127][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[126][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[125][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[124][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[123][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[122][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[121][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[120][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[119][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[118][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[117][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[116][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[115][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[114][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[113][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[112][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[111][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[110][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[109][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[108][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[107][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[106][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[105][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[104][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[103][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[102][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[101][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[100][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[99][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[98][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[97][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[96][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[95][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[94][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[93][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[92][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[91][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[90][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[89][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[88][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[87][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[86][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[85][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[84][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[83][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[82][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[81][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[80][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[79][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[78][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[77][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[76][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[75][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[74][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[73][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[72][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[71][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[70][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[69][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[68][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[67][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[66][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[65][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[64][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[63][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[62][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[61][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[60][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[59][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[58][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[57][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[56][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[55][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[54][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[53][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[52][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[51][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[50][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[49][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[48][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[47][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[46][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[45][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[44][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[43][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[42][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[41][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[40][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[39][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[38][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[37][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[36][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[35][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[34][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[33][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[32][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[31][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[30][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[29][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[28][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[27][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[26][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[25][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[24][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[23][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[22][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[21][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[20][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[19][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[18][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[17][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[16][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[15][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[14][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[13][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[12][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[11][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[10][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[9][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[8][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (14025): LATCH primitive "ram:inst10|mem[7][0]" is permanently disabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd Line: 23
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node feeding "red_estados:inst|mux3:inst12|output" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd Line: 16
    Warning (13048): Converted tri-state node feeding "red_estados:inst|mux3:inst13|output" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd Line: 16
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|mux:bus2|lpm_mux:$00001|mux_k7c:auto_generated|_" into a selector File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|mux:bus2|lpm_mux:$00001|mux_k7c:auto_generated|_" into a selector File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|mux:bus2|lpm_mux:$00001|mux_k7c:auto_generated|_" into a selector File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|mux:bus2|lpm_mux:$00001|mux_k7c:auto_generated|_" into a selector File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[11]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[10]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[9]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[8]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[7]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[6]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[5]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[4]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[3]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[2]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[1]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
    Warning (13048): Converted tri-state node feeding "secuenciador:secueciador|busmux:bus1|lpm_mux:$00000|mux_f7c:auto_generated|result_node[0]" into a selector File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf Line: 29
Warning (14026): LATCH primitive "upa:inst17|S[0]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[1]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[2]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[3]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[4]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[5]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[6]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[7]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[0]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[1]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[2]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[3]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[4]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[5]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[6]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[7]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[0]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[1]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[2]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[3]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[4]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[5]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[6]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|S[7]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[0]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[1]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[2]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[3]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[4]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[5]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[6]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (14026): LATCH primitive "upa:inst17|R[7]" is permanently enabled File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd Line: 53
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst5|SALIDA" to the node "inst14[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst3|SALIDA" to the node "inst14[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst2|SALIDA" to the node "inst14[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst1|SALIDA" to the node "inst14[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst|SALIDA" to the node "inst14[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[7]" to the node "bufferDataBus:Buffer-Alta|PortL[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[7]" to the node "bufferDataBus:Buffer-Alta|PortL[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[6]" to the node "bufferDataBus:Buffer-Alta|PortL[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[6]" to the node "bufferDataBus:Buffer-Alta|PortL[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[5]" to the node "bufferDataBus:Buffer-Alta|PortL[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[5]" to the node "bufferDataBus:Buffer-Alta|PortL[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[4]" to the node "bufferDataBus:Buffer-Alta|PortL[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[4]" to the node "bufferDataBus:Buffer-Alta|PortL[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[3]" to the node "bufferDataBus:Buffer-Alta|PortL[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[3]" to the node "bufferDataBus:Buffer-Alta|PortL[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[2]" to the node "bufferDataBus:Buffer-Alta|PortL[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[2]" to the node "bufferDataBus:Buffer-Alta|PortL[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[1]" to the node "bufferDataBus:Buffer-Alta|PortL[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[1]" to the node "bufferDataBus:Buffer-Alta|PortL[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Alta|PortR[0]" to the node "bufferDataBus:Buffer-Alta|PortL[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bufferDataBus:Buffer-Baja|PortR[0]" to the node "bufferDataBus:Buffer-Alta|PortL[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd Line: 7
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[7]" to the node "inst9[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[7]" to the node "inst9[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[7]" to the node "inst9[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[6]" to the node "inst9[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[6]" to the node "inst9[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[6]" to the node "inst9[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[5]" to the node "inst9[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[5]" to the node "inst9[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[5]" to the node "inst9[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[4]" to the node "inst9[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[4]" to the node "inst9[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[4]" to the node "inst9[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[0]" to the node "inst9[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[0]" to the node "inst9[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[0]" to the node "inst9[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[1]" to the node "inst9[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[1]" to the node "inst9[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[1]" to the node "inst9[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[2]" to the node "inst9[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[2]" to the node "inst9[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[2]" to the node "inst9[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Auxiliar|E[3]" to the node "inst9[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regY|E[3]" to the node "inst9[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador_ID:regX|E[3]" to the node "inst9[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst7|SALIDA" to the node "acumulador:AccA|data_out[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[7]" to the node "acumulador:AccA|data_out[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[7]" to the node "acumulador:AccA|data_out[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst6|SALIDA" to the node "acumulador:AccA|data_out[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[6]" to the node "acumulador:AccA|data_out[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[6]" to the node "acumulador:AccA|data_out[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[5]" to the node "acumulador:AccA|data_out[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[5]" to the node "acumulador:AccA|data_out[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "red_estados:inst|registro:inst4|SALIDA" to the node "acumulador:AccA|data_out[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd Line: 9
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[4]" to the node "acumulador:AccA|data_out[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[4]" to the node "acumulador:AccA|data_out[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[3]" to the node "acumulador:AccA|data_out[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[3]" to the node "acumulador:AccA|data_out[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[2]" to the node "acumulador:AccA|data_out[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[2]" to the node "acumulador:AccA|data_out[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[1]" to the node "acumulador:AccA|data_out[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[1]" to the node "acumulador:AccA|data_out[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|D[0]" to the node "acumulador:AccA|data_out[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 15
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|C[0]" to the node "acumulador:AccA|data_out[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 14
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[7]" to the node "inst9[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[6]" to the node "inst9[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[5]" to the node "inst9[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[4]" to the node "inst9[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[0]" to the node "inst9[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[1]" to the node "inst9[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[2]" to the node "inst9[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "contador:Apuntador-pila|E[3]" to the node "inst9[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[7]" to the node "registro_instruccion:instruccion|valor_interno[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[7]" to the node "upa:inst17|Mux35" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[7]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[6]" to the node "upa:inst17|Mux34" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[6]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[5]" to the node "upa:inst17|Mux33" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[5]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[4]" to the node "upa:inst17|Mux32" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[4]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[3]" to the node "upa:inst17|Mux31" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[3]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[2]" to the node "upa:inst17|Mux30" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[2]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[1]" to the node "upa:inst17|Mux29" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[1]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccB|C[0]" to the node "upa:inst17|Mux27" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "acumulador:AccA|C[0]" to the node "upa:inst17|Add0" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[6]" to the node "registro_instruccion:instruccion|valor_interno[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[5]" to the node "registro_instruccion:instruccion|valor_interno[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[4]" to the node "registro_instruccion:instruccion|valor_interno[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[3]" to the node "registro_instruccion:instruccion|valor_interno[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[2]" to the node "registro_instruccion:instruccion|valor_interno[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[1]" to the node "registro_instruccion:instruccion|valor_interno[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst14[0]" to the node "registro_instruccion:instruccion|valor_interno[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[7]" to the node "registro_direccion:inst8|valor_interno[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[6]" to the node "registro_direccion:inst8|valor_interno[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[5]" to the node "registro_direccion:inst8|valor_interno[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[4]" to the node "registro_direccion:inst8|valor_interno[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[0]" to the node "registro_direccion:inst8|valor_interno[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[1]" to the node "registro_direccion:inst8|valor_interno[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[2]" to the node "registro_direccion:inst8|valor_interno[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst9[3]" to the node "registro_direccion:inst8|valor_interno[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Auxiliar|R15" to the node "secuenciador:secueciador|mux:bus2|lpm_mux:$00001|mux_k7c:auto_generated|_" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "contador_ID:regX|R0" to the node "secuenciador:secueciador|mux:bus2|lpm_mux:$00001|mux_k7c:auto_generated|_" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "contador_ID:regY|R15" to the node "contador_ID:regY|data_out" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "contador_ID:regX|R15" to the node "contador_ID:regX|data_out" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[7]" to the node "inst9[7]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[6]" to the node "inst9[6]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[5]" to the node "inst9[5]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[4]" to the node "inst9[4]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[0]" to the node "inst9[0]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[1]" to the node "inst9[1]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[2]" to the node "inst9[2]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "contador:Contador-programa|E[3]" to the node "inst9[3]" into an OR gate File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd Line: 16
Error (13076): The pin "acumulador:AccA|data_out[7]~0.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[7]" and "contador_ID:regX|D[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[7].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[7]" and "contador_ID:regX|C[7]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[6]~1.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[6]" and "contador_ID:regX|D[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[6].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[6]" and "contador_ID:regX|C[6]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[5]~2.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[5]" and "contador_ID:regX|D[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[5].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[5]" and "contador_ID:regX|C[5]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[4]~3.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[4]" and "contador_ID:regX|D[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[4].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[4]" and "contador_ID:regX|C[4]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[3]~4.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[3]" and "contador_ID:regX|D[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[3].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[3]" and "contador_ID:regX|C[3]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[2]~5.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[2]" and "contador_ID:regX|D[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[2].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[2]" and "contador_ID:regX|C[2]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[1]~6.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[1]" and "contador_ID:regX|D[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[1].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[1]" and "contador_ID:regX|C[1]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[0]~7.DATAA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|D[0]" and "contador_ID:regX|D[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error (13076): The pin "acumulador:AccA|data_out[0].ADATA[0]" has multiple drivers due to the conflicting nodes "contador_ID:regY|C[0]" and "contador_ID:regX|C[0]" File: C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd Line: 32
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 2181 warnings
    Error: Peak virtual memory: 4798 megabytes
    Error: Processing ended: Wed Oct 30 00:28:11 2019
    Error: Elapsed time: 00:00:28
    Error: Total CPU time (on all processors): 00:00:44


