/// Auto-generated bit field definitions for PIOA
/// Device: ATSAME70N21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70n21::pioa {

using namespace alloy::hal::bitfields;

// ============================================================================
// PIOA Bit Field Definitions
// ============================================================================

/// PER - PIO Enable Register
namespace per {
    /// PIO Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// PIO Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// PIO Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// PIO Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// PIO Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// PIO Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// PIO Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// PIO Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// PIO Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// PIO Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// PIO Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// PIO Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// PIO Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// PIO Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// PIO Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// PIO Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// PIO Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// PIO Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// PIO Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// PIO Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// PIO Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// PIO Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// PIO Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// PIO Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// PIO Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// PIO Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// PIO Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// PIO Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// PIO Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// PIO Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// PIO Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// PIO Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace per

/// PDR - PIO Disable Register
namespace pdr {
    /// PIO Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// PIO Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// PIO Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// PIO Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// PIO Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// PIO Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// PIO Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// PIO Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// PIO Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// PIO Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// PIO Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// PIO Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// PIO Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// PIO Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// PIO Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// PIO Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// PIO Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// PIO Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// PIO Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// PIO Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// PIO Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// PIO Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// PIO Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// PIO Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// PIO Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// PIO Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// PIO Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// PIO Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// PIO Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// PIO Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// PIO Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// PIO Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pdr

/// PSR - PIO Status Register
namespace psr {
    /// PIO Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// PIO Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// PIO Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// PIO Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// PIO Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// PIO Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// PIO Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// PIO Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// PIO Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// PIO Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// PIO Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// PIO Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// PIO Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// PIO Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// PIO Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// PIO Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// PIO Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// PIO Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// PIO Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// PIO Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// PIO Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// PIO Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// PIO Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// PIO Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// PIO Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// PIO Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// PIO Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// PIO Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// PIO Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// PIO Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// PIO Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// PIO Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace psr

/// OER - Output Enable Register
namespace oer {
    /// Output Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace oer

/// ODR - Output Disable Register
namespace odr {
    /// Output Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace odr

/// OSR - Output Status Register
namespace osr {
    /// Output Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace osr

/// IFER - Glitch Input Filter Enable Register
namespace ifer {
    /// Input Filter Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Filter Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Filter Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Filter Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Filter Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Filter Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Filter Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Filter Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Filter Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Filter Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Filter Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Filter Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Filter Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Filter Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Filter Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Filter Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Filter Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Filter Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Filter Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Filter Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Filter Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Filter Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Filter Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Filter Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Filter Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Filter Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Filter Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Filter Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Filter Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Filter Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Filter Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Filter Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifer

/// IFDR - Glitch Input Filter Disable Register
namespace ifdr {
    /// Input Filter Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Filter Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Filter Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Filter Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Filter Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Filter Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Filter Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Filter Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Filter Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Filter Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Filter Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Filter Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Filter Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Filter Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Filter Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Filter Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Filter Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Filter Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Filter Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Filter Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Filter Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Filter Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Filter Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Filter Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Filter Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Filter Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Filter Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Filter Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Filter Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Filter Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Filter Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Filter Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifdr

/// IFSR - Glitch Input Filter Status Register
namespace ifsr {
    /// Input Filter Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Filter Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Filter Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Filter Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Filter Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Filter Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Filter Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Filter Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Filter Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Filter Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Filter Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Filter Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Filter Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Filter Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Filter Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Filter Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Filter Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Filter Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Filter Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Filter Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Filter Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Filter Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Filter Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Filter Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Filter Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Filter Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Filter Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Filter Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Filter Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Filter Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Filter Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Filter Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifsr

/// SODR - Set Output Data Register
namespace sodr {
    /// Set Output Data
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Set Output Data
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Set Output Data
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Set Output Data
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Set Output Data
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Set Output Data
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Set Output Data
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Set Output Data
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Set Output Data
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Set Output Data
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Set Output Data
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Set Output Data
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Set Output Data
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Set Output Data
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Set Output Data
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Set Output Data
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Set Output Data
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Set Output Data
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Set Output Data
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Set Output Data
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Set Output Data
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Set Output Data
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Set Output Data
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Set Output Data
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Set Output Data
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Set Output Data
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Set Output Data
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Set Output Data
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Set Output Data
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Set Output Data
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Set Output Data
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Set Output Data
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace sodr

/// CODR - Clear Output Data Register
namespace codr {
    /// Clear Output Data
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Clear Output Data
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Clear Output Data
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Clear Output Data
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Clear Output Data
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Clear Output Data
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Clear Output Data
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Clear Output Data
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Clear Output Data
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Clear Output Data
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Clear Output Data
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Clear Output Data
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Clear Output Data
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Clear Output Data
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Clear Output Data
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Clear Output Data
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Clear Output Data
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Clear Output Data
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Clear Output Data
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Clear Output Data
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Clear Output Data
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Clear Output Data
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Clear Output Data
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Clear Output Data
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Clear Output Data
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Clear Output Data
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Clear Output Data
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Clear Output Data
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Clear Output Data
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Clear Output Data
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Clear Output Data
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Clear Output Data
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace codr

/// ODSR - Output Data Status Register
namespace odsr {
    /// Output Data Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Data Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Data Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Data Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Data Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Data Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Data Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Data Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Data Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Data Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Data Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Data Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Data Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Data Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Data Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Data Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Data Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Data Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Data Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Data Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Data Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Data Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Data Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Data Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Data Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Data Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Data Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Data Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Data Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Data Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Data Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Data Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace odsr

/// PDSR - Pin Data Status Register
namespace pdsr {
    /// Output Data Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Data Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Data Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Data Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Data Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Data Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Data Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Data Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Data Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Data Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Data Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Data Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Data Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Data Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Data Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Data Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Data Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Data Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Data Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Data Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Data Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Data Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Data Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Data Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Data Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Data Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Data Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Data Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Data Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Data Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Data Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Data Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pdsr

/// IER - Interrupt Enable Register
namespace ier {
    /// Input Change Interrupt Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Input Change Interrupt Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Input Change Interrupt Mask
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Mask
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Mask
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Mask
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Mask
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Mask
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Mask
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Mask
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Mask
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Mask
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Mask
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Mask
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Mask
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Mask
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Mask
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Mask
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Mask
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Mask
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Mask
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Mask
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Mask
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Mask
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Mask
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Mask
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Mask
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Mask
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Mask
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Mask
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Mask
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Mask
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Mask
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Mask
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace imr

/// ISR - Interrupt Status Register
namespace isr {
    /// Input Change Interrupt Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace isr

/// MDER - Multi-driver Enable Register
namespace mder {
    /// Multi-drive Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Multi-drive Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Multi-drive Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Multi-drive Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Multi-drive Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Multi-drive Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Multi-drive Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Multi-drive Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Multi-drive Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Multi-drive Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Multi-drive Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Multi-drive Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Multi-drive Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Multi-drive Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Multi-drive Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Multi-drive Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Multi-drive Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Multi-drive Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Multi-drive Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Multi-drive Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Multi-drive Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Multi-drive Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Multi-drive Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Multi-drive Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Multi-drive Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Multi-drive Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Multi-drive Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Multi-drive Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Multi-drive Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Multi-drive Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Multi-drive Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Multi-drive Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace mder

/// MDDR - Multi-driver Disable Register
namespace mddr {
    /// Multi-drive Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Multi-drive Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Multi-drive Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Multi-drive Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Multi-drive Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Multi-drive Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Multi-drive Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Multi-drive Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Multi-drive Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Multi-drive Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Multi-drive Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Multi-drive Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Multi-drive Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Multi-drive Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Multi-drive Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Multi-drive Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Multi-drive Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Multi-drive Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Multi-drive Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Multi-drive Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Multi-drive Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Multi-drive Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Multi-drive Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Multi-drive Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Multi-drive Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Multi-drive Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Multi-drive Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Multi-drive Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Multi-drive Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Multi-drive Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Multi-drive Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Multi-drive Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace mddr

/// MDSR - Multi-driver Status Register
namespace mdsr {
    /// Multi-drive Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Multi-drive Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Multi-drive Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Multi-drive Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Multi-drive Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Multi-drive Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Multi-drive Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Multi-drive Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Multi-drive Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Multi-drive Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Multi-drive Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Multi-drive Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Multi-drive Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Multi-drive Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Multi-drive Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Multi-drive Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Multi-drive Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Multi-drive Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Multi-drive Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Multi-drive Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Multi-drive Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Multi-drive Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Multi-drive Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Multi-drive Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Multi-drive Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Multi-drive Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Multi-drive Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Multi-drive Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Multi-drive Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Multi-drive Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Multi-drive Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Multi-drive Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace mdsr

/// PUDR - Pull-up Disable Register
namespace pudr {
    /// Pull-Up Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull-Up Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull-Up Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull-Up Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull-Up Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull-Up Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull-Up Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull-Up Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull-Up Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull-Up Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull-Up Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull-Up Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull-Up Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull-Up Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull-Up Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull-Up Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull-Up Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull-Up Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull-Up Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull-Up Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull-Up Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull-Up Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull-Up Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull-Up Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull-Up Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull-Up Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull-Up Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull-Up Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull-Up Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull-Up Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull-Up Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull-Up Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pudr

/// PUER - Pull-up Enable Register
namespace puer {
    /// Pull-Up Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull-Up Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull-Up Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull-Up Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull-Up Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull-Up Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull-Up Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull-Up Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull-Up Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull-Up Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull-Up Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull-Up Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull-Up Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull-Up Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull-Up Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull-Up Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull-Up Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull-Up Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull-Up Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull-Up Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull-Up Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull-Up Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull-Up Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull-Up Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull-Up Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull-Up Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull-Up Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull-Up Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull-Up Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull-Up Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull-Up Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull-Up Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace puer

/// PUSR - Pad Pull-up Status Register
namespace pusr {
    /// Pull-Up Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull-Up Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull-Up Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull-Up Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull-Up Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull-Up Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull-Up Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull-Up Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull-Up Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull-Up Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull-Up Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull-Up Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull-Up Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull-Up Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull-Up Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull-Up Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull-Up Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull-Up Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull-Up Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull-Up Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull-Up Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull-Up Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull-Up Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull-Up Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull-Up Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull-Up Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull-Up Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull-Up Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull-Up Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull-Up Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull-Up Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull-Up Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pusr

/// ABCDSR[2] - Peripheral ABCD Select Register 0
namespace abcdsr[2] {
    /// Peripheral Select
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Peripheral Select
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Peripheral Select
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Peripheral Select
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Peripheral Select
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Peripheral Select
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Peripheral Select
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Peripheral Select
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Peripheral Select
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Peripheral Select
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Peripheral Select
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Peripheral Select
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Peripheral Select
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Peripheral Select
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Peripheral Select
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Peripheral Select
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Peripheral Select
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Peripheral Select
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Peripheral Select
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Peripheral Select
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Peripheral Select
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Peripheral Select
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Peripheral Select
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Peripheral Select
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Peripheral Select
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Peripheral Select
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Peripheral Select
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Peripheral Select
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Peripheral Select
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Peripheral Select
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Peripheral Select
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Peripheral Select
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace abcdsr[2]

/// IFSCDR - Input Filter Slow Clock Disable Register
namespace ifscdr {
    /// Peripheral Clock Glitch Filtering Select
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Peripheral Clock Glitch Filtering Select
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifscdr

/// IFSCER - Input Filter Slow Clock Enable Register
namespace ifscer {
    /// Slow Clock Debouncing Filtering Select
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Slow Clock Debouncing Filtering Select
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifscer

/// IFSCSR - Input Filter Slow Clock Status Register
namespace ifscsr {
    /// Glitch or Debouncing Filter Selection Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifscsr

/// SCDR - Slow Clock Divider Debouncing Register
namespace scdr {
    /// Slow Clock Divider Selection for Debouncing
    /// Position: 0, Width: 14
    using DIV = BitField<0, 14>;
    constexpr uint32_t DIV_Pos = 0;
    constexpr uint32_t DIV_Msk = DIV::mask;

}  // namespace scdr

/// PPDDR - Pad Pull-down Disable Register
namespace ppddr {
    /// Pull-Down Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull-Down Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull-Down Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull-Down Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull-Down Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull-Down Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull-Down Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull-Down Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull-Down Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull-Down Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull-Down Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull-Down Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull-Down Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull-Down Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull-Down Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull-Down Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull-Down Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull-Down Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull-Down Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull-Down Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull-Down Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull-Down Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull-Down Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull-Down Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull-Down Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull-Down Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull-Down Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull-Down Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull-Down Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull-Down Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull-Down Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull-Down Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ppddr

/// PPDER - Pad Pull-down Enable Register
namespace ppder {
    /// Pull-Down Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull-Down Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull-Down Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull-Down Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull-Down Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull-Down Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull-Down Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull-Down Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull-Down Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull-Down Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull-Down Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull-Down Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull-Down Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull-Down Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull-Down Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull-Down Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull-Down Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull-Down Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull-Down Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull-Down Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull-Down Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull-Down Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull-Down Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull-Down Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull-Down Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull-Down Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull-Down Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull-Down Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull-Down Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull-Down Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull-Down Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull-Down Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ppder

/// PPDSR - Pad Pull-down Status Register
namespace ppdsr {
    /// Pull-Down Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull-Down Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull-Down Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull-Down Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull-Down Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull-Down Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull-Down Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull-Down Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull-Down Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull-Down Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull-Down Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull-Down Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull-Down Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull-Down Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull-Down Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull-Down Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull-Down Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull-Down Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull-Down Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull-Down Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull-Down Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull-Down Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull-Down Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull-Down Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull-Down Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull-Down Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull-Down Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull-Down Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull-Down Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull-Down Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull-Down Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull-Down Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ppdsr

/// OWER - Output Write Enable
namespace ower {
    /// Output Write Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Write Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Write Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Write Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Write Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Write Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Write Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Write Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Write Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Write Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Write Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Write Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Write Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Write Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Write Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Write Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Write Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Write Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Write Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Write Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Write Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Write Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Write Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Write Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Write Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Write Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Write Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Write Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Write Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Write Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Write Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Write Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ower

/// OWDR - Output Write Disable
namespace owdr {
    /// Output Write Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Write Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Write Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Write Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Write Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Write Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Write Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Write Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Write Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Write Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Write Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Write Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Write Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Write Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Write Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Write Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Write Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Write Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Write Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Write Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Write Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Write Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Write Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Write Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Write Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Write Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Write Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Write Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Write Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Write Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Write Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Write Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace owdr

/// OWSR - Output Write Status Register
namespace owsr {
    /// Output Write Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Write Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Write Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Write Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Write Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Write Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Write Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Write Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Write Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Write Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Write Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Write Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Write Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Write Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Write Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Write Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Write Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Write Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Write Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Write Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Write Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Write Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Write Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Write Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Write Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Write Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Write Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Write Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Write Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Write Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Write Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Write Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace owsr

/// AIMER - Additional Interrupt Modes Enable Register
namespace aimer {
    /// Additional Interrupt Modes Enable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Additional Interrupt Modes Enable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace aimer

/// AIMDR - Additional Interrupt Modes Disable Register
namespace aimdr {
    /// Additional Interrupt Modes Disable
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Additional Interrupt Modes Disable
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace aimdr

/// AIMMR - Additional Interrupt Modes Mask Register
namespace aimmr {
    /// IO Line Index
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// IO Line Index
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// IO Line Index
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// IO Line Index
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// IO Line Index
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// IO Line Index
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// IO Line Index
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// IO Line Index
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// IO Line Index
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// IO Line Index
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// IO Line Index
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// IO Line Index
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// IO Line Index
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// IO Line Index
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// IO Line Index
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// IO Line Index
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// IO Line Index
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// IO Line Index
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// IO Line Index
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// IO Line Index
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// IO Line Index
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// IO Line Index
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// IO Line Index
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// IO Line Index
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// IO Line Index
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// IO Line Index
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// IO Line Index
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// IO Line Index
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// IO Line Index
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// IO Line Index
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// IO Line Index
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// IO Line Index
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace aimmr

/// ESR - Edge Select Register
namespace esr {
    /// Edge Interrupt Selection
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Edge Interrupt Selection
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Edge Interrupt Selection
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Edge Interrupt Selection
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Edge Interrupt Selection
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Edge Interrupt Selection
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Edge Interrupt Selection
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Edge Interrupt Selection
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Edge Interrupt Selection
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Edge Interrupt Selection
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Edge Interrupt Selection
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Edge Interrupt Selection
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Edge Interrupt Selection
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Edge Interrupt Selection
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Edge Interrupt Selection
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Edge Interrupt Selection
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Edge Interrupt Selection
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Edge Interrupt Selection
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Edge Interrupt Selection
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Edge Interrupt Selection
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Edge Interrupt Selection
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Edge Interrupt Selection
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Edge Interrupt Selection
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Edge Interrupt Selection
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Edge Interrupt Selection
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Edge Interrupt Selection
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Edge Interrupt Selection
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Edge Interrupt Selection
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Edge Interrupt Selection
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Edge Interrupt Selection
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Edge Interrupt Selection
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Edge Interrupt Selection
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace esr

/// LSR - Level Select Register
namespace lsr {
    /// Level Interrupt Selection
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Level Interrupt Selection
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Level Interrupt Selection
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Level Interrupt Selection
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Level Interrupt Selection
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Level Interrupt Selection
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Level Interrupt Selection
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Level Interrupt Selection
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Level Interrupt Selection
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Level Interrupt Selection
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Level Interrupt Selection
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Level Interrupt Selection
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Level Interrupt Selection
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Level Interrupt Selection
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Level Interrupt Selection
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Level Interrupt Selection
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Level Interrupt Selection
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Level Interrupt Selection
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Level Interrupt Selection
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Level Interrupt Selection
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Level Interrupt Selection
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Level Interrupt Selection
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Level Interrupt Selection
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Level Interrupt Selection
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Level Interrupt Selection
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Level Interrupt Selection
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Level Interrupt Selection
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Level Interrupt Selection
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Level Interrupt Selection
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Level Interrupt Selection
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Level Interrupt Selection
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Level Interrupt Selection
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace lsr

/// ELSR - Edge/Level Status Register
namespace elsr {
    /// Edge/Level Interrupt Source Selection
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace elsr

/// FELLSR - Falling Edge/Low-Level Select Register
namespace fellsr {
    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Falling Edge/Low-Level Interrupt Selection
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace fellsr

/// REHLSR - Rising Edge/High-Level Select Register
namespace rehlsr {
    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Rising Edge/High-Level Interrupt Selection
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace rehlsr

/// FRLHSR - Fall/Rise - Low/High Status Register
namespace frlhsr {
    /// Edge/Level Interrupt Source Selection
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Edge/Level Interrupt Source Selection
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace frlhsr

/// LOCKSR - Lock Status
namespace locksr {
    /// Lock Status
    /// Position: 0, Width: 1
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Lock Status
    /// Position: 1, Width: 1
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Lock Status
    /// Position: 2, Width: 1
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Lock Status
    /// Position: 3, Width: 1
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Lock Status
    /// Position: 4, Width: 1
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Lock Status
    /// Position: 5, Width: 1
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Lock Status
    /// Position: 6, Width: 1
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Lock Status
    /// Position: 7, Width: 1
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Lock Status
    /// Position: 8, Width: 1
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Lock Status
    /// Position: 9, Width: 1
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Lock Status
    /// Position: 10, Width: 1
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Lock Status
    /// Position: 11, Width: 1
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Lock Status
    /// Position: 12, Width: 1
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Lock Status
    /// Position: 13, Width: 1
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Lock Status
    /// Position: 14, Width: 1
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Lock Status
    /// Position: 15, Width: 1
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Lock Status
    /// Position: 16, Width: 1
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Lock Status
    /// Position: 17, Width: 1
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Lock Status
    /// Position: 18, Width: 1
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Lock Status
    /// Position: 19, Width: 1
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Lock Status
    /// Position: 20, Width: 1
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Lock Status
    /// Position: 21, Width: 1
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Lock Status
    /// Position: 22, Width: 1
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Lock Status
    /// Position: 23, Width: 1
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Lock Status
    /// Position: 24, Width: 1
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Lock Status
    /// Position: 25, Width: 1
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Lock Status
    /// Position: 26, Width: 1
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Lock Status
    /// Position: 27, Width: 1
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Lock Status
    /// Position: 28, Width: 1
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Lock Status
    /// Position: 29, Width: 1
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Lock Status
    /// Position: 30, Width: 1
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Lock Status
    /// Position: 31, Width: 1
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace locksr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5261647;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// SCHMITT - Schmitt Trigger Register
namespace schmitt {
    /// Schmitt Trigger Control
    /// Position: 0, Width: 1
    using SCHMITT0 = BitField<0, 1>;
    constexpr uint32_t SCHMITT0_Pos = 0;
    constexpr uint32_t SCHMITT0_Msk = SCHMITT0::mask;

    /// Schmitt Trigger Control
    /// Position: 1, Width: 1
    using SCHMITT1 = BitField<1, 1>;
    constexpr uint32_t SCHMITT1_Pos = 1;
    constexpr uint32_t SCHMITT1_Msk = SCHMITT1::mask;

    /// Schmitt Trigger Control
    /// Position: 2, Width: 1
    using SCHMITT2 = BitField<2, 1>;
    constexpr uint32_t SCHMITT2_Pos = 2;
    constexpr uint32_t SCHMITT2_Msk = SCHMITT2::mask;

    /// Schmitt Trigger Control
    /// Position: 3, Width: 1
    using SCHMITT3 = BitField<3, 1>;
    constexpr uint32_t SCHMITT3_Pos = 3;
    constexpr uint32_t SCHMITT3_Msk = SCHMITT3::mask;

    /// Schmitt Trigger Control
    /// Position: 4, Width: 1
    using SCHMITT4 = BitField<4, 1>;
    constexpr uint32_t SCHMITT4_Pos = 4;
    constexpr uint32_t SCHMITT4_Msk = SCHMITT4::mask;

    /// Schmitt Trigger Control
    /// Position: 5, Width: 1
    using SCHMITT5 = BitField<5, 1>;
    constexpr uint32_t SCHMITT5_Pos = 5;
    constexpr uint32_t SCHMITT5_Msk = SCHMITT5::mask;

    /// Schmitt Trigger Control
    /// Position: 6, Width: 1
    using SCHMITT6 = BitField<6, 1>;
    constexpr uint32_t SCHMITT6_Pos = 6;
    constexpr uint32_t SCHMITT6_Msk = SCHMITT6::mask;

    /// Schmitt Trigger Control
    /// Position: 7, Width: 1
    using SCHMITT7 = BitField<7, 1>;
    constexpr uint32_t SCHMITT7_Pos = 7;
    constexpr uint32_t SCHMITT7_Msk = SCHMITT7::mask;

    /// Schmitt Trigger Control
    /// Position: 8, Width: 1
    using SCHMITT8 = BitField<8, 1>;
    constexpr uint32_t SCHMITT8_Pos = 8;
    constexpr uint32_t SCHMITT8_Msk = SCHMITT8::mask;

    /// Schmitt Trigger Control
    /// Position: 9, Width: 1
    using SCHMITT9 = BitField<9, 1>;
    constexpr uint32_t SCHMITT9_Pos = 9;
    constexpr uint32_t SCHMITT9_Msk = SCHMITT9::mask;

    /// Schmitt Trigger Control
    /// Position: 10, Width: 1
    using SCHMITT10 = BitField<10, 1>;
    constexpr uint32_t SCHMITT10_Pos = 10;
    constexpr uint32_t SCHMITT10_Msk = SCHMITT10::mask;

    /// Schmitt Trigger Control
    /// Position: 11, Width: 1
    using SCHMITT11 = BitField<11, 1>;
    constexpr uint32_t SCHMITT11_Pos = 11;
    constexpr uint32_t SCHMITT11_Msk = SCHMITT11::mask;

    /// Schmitt Trigger Control
    /// Position: 12, Width: 1
    using SCHMITT12 = BitField<12, 1>;
    constexpr uint32_t SCHMITT12_Pos = 12;
    constexpr uint32_t SCHMITT12_Msk = SCHMITT12::mask;

    /// Schmitt Trigger Control
    /// Position: 13, Width: 1
    using SCHMITT13 = BitField<13, 1>;
    constexpr uint32_t SCHMITT13_Pos = 13;
    constexpr uint32_t SCHMITT13_Msk = SCHMITT13::mask;

    /// Schmitt Trigger Control
    /// Position: 14, Width: 1
    using SCHMITT14 = BitField<14, 1>;
    constexpr uint32_t SCHMITT14_Pos = 14;
    constexpr uint32_t SCHMITT14_Msk = SCHMITT14::mask;

    /// Schmitt Trigger Control
    /// Position: 15, Width: 1
    using SCHMITT15 = BitField<15, 1>;
    constexpr uint32_t SCHMITT15_Pos = 15;
    constexpr uint32_t SCHMITT15_Msk = SCHMITT15::mask;

    /// Schmitt Trigger Control
    /// Position: 16, Width: 1
    using SCHMITT16 = BitField<16, 1>;
    constexpr uint32_t SCHMITT16_Pos = 16;
    constexpr uint32_t SCHMITT16_Msk = SCHMITT16::mask;

    /// Schmitt Trigger Control
    /// Position: 17, Width: 1
    using SCHMITT17 = BitField<17, 1>;
    constexpr uint32_t SCHMITT17_Pos = 17;
    constexpr uint32_t SCHMITT17_Msk = SCHMITT17::mask;

    /// Schmitt Trigger Control
    /// Position: 18, Width: 1
    using SCHMITT18 = BitField<18, 1>;
    constexpr uint32_t SCHMITT18_Pos = 18;
    constexpr uint32_t SCHMITT18_Msk = SCHMITT18::mask;

    /// Schmitt Trigger Control
    /// Position: 19, Width: 1
    using SCHMITT19 = BitField<19, 1>;
    constexpr uint32_t SCHMITT19_Pos = 19;
    constexpr uint32_t SCHMITT19_Msk = SCHMITT19::mask;

    /// Schmitt Trigger Control
    /// Position: 20, Width: 1
    using SCHMITT20 = BitField<20, 1>;
    constexpr uint32_t SCHMITT20_Pos = 20;
    constexpr uint32_t SCHMITT20_Msk = SCHMITT20::mask;

    /// Schmitt Trigger Control
    /// Position: 21, Width: 1
    using SCHMITT21 = BitField<21, 1>;
    constexpr uint32_t SCHMITT21_Pos = 21;
    constexpr uint32_t SCHMITT21_Msk = SCHMITT21::mask;

    /// Schmitt Trigger Control
    /// Position: 22, Width: 1
    using SCHMITT22 = BitField<22, 1>;
    constexpr uint32_t SCHMITT22_Pos = 22;
    constexpr uint32_t SCHMITT22_Msk = SCHMITT22::mask;

    /// Schmitt Trigger Control
    /// Position: 23, Width: 1
    using SCHMITT23 = BitField<23, 1>;
    constexpr uint32_t SCHMITT23_Pos = 23;
    constexpr uint32_t SCHMITT23_Msk = SCHMITT23::mask;

    /// Schmitt Trigger Control
    /// Position: 24, Width: 1
    using SCHMITT24 = BitField<24, 1>;
    constexpr uint32_t SCHMITT24_Pos = 24;
    constexpr uint32_t SCHMITT24_Msk = SCHMITT24::mask;

    /// Schmitt Trigger Control
    /// Position: 25, Width: 1
    using SCHMITT25 = BitField<25, 1>;
    constexpr uint32_t SCHMITT25_Pos = 25;
    constexpr uint32_t SCHMITT25_Msk = SCHMITT25::mask;

    /// Schmitt Trigger Control
    /// Position: 26, Width: 1
    using SCHMITT26 = BitField<26, 1>;
    constexpr uint32_t SCHMITT26_Pos = 26;
    constexpr uint32_t SCHMITT26_Msk = SCHMITT26::mask;

    /// Schmitt Trigger Control
    /// Position: 27, Width: 1
    using SCHMITT27 = BitField<27, 1>;
    constexpr uint32_t SCHMITT27_Pos = 27;
    constexpr uint32_t SCHMITT27_Msk = SCHMITT27::mask;

    /// Schmitt Trigger Control
    /// Position: 28, Width: 1
    using SCHMITT28 = BitField<28, 1>;
    constexpr uint32_t SCHMITT28_Pos = 28;
    constexpr uint32_t SCHMITT28_Msk = SCHMITT28::mask;

    /// Schmitt Trigger Control
    /// Position: 29, Width: 1
    using SCHMITT29 = BitField<29, 1>;
    constexpr uint32_t SCHMITT29_Pos = 29;
    constexpr uint32_t SCHMITT29_Msk = SCHMITT29::mask;

    /// Schmitt Trigger Control
    /// Position: 30, Width: 1
    using SCHMITT30 = BitField<30, 1>;
    constexpr uint32_t SCHMITT30_Pos = 30;
    constexpr uint32_t SCHMITT30_Msk = SCHMITT30::mask;

    /// Schmitt Trigger Control
    /// Position: 31, Width: 1
    using SCHMITT31 = BitField<31, 1>;
    constexpr uint32_t SCHMITT31_Pos = 31;
    constexpr uint32_t SCHMITT31_Msk = SCHMITT31::mask;

}  // namespace schmitt

/// DRIVER - I/O Drive Register
namespace driver {
    /// Drive of PIO Line 0
    /// Position: 0, Width: 1
    using LINE0 = BitField<0, 1>;
    constexpr uint32_t LINE0_Pos = 0;
    constexpr uint32_t LINE0_Msk = LINE0::mask;
    /// Enumerated values for LINE0
    namespace line0 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 1
    /// Position: 1, Width: 1
    using LINE1 = BitField<1, 1>;
    constexpr uint32_t LINE1_Pos = 1;
    constexpr uint32_t LINE1_Msk = LINE1::mask;
    /// Enumerated values for LINE1
    namespace line1 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 2
    /// Position: 2, Width: 1
    using LINE2 = BitField<2, 1>;
    constexpr uint32_t LINE2_Pos = 2;
    constexpr uint32_t LINE2_Msk = LINE2::mask;
    /// Enumerated values for LINE2
    namespace line2 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 3
    /// Position: 3, Width: 1
    using LINE3 = BitField<3, 1>;
    constexpr uint32_t LINE3_Pos = 3;
    constexpr uint32_t LINE3_Msk = LINE3::mask;
    /// Enumerated values for LINE3
    namespace line3 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 4
    /// Position: 4, Width: 1
    using LINE4 = BitField<4, 1>;
    constexpr uint32_t LINE4_Pos = 4;
    constexpr uint32_t LINE4_Msk = LINE4::mask;
    /// Enumerated values for LINE4
    namespace line4 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 5
    /// Position: 5, Width: 1
    using LINE5 = BitField<5, 1>;
    constexpr uint32_t LINE5_Pos = 5;
    constexpr uint32_t LINE5_Msk = LINE5::mask;
    /// Enumerated values for LINE5
    namespace line5 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 6
    /// Position: 6, Width: 1
    using LINE6 = BitField<6, 1>;
    constexpr uint32_t LINE6_Pos = 6;
    constexpr uint32_t LINE6_Msk = LINE6::mask;
    /// Enumerated values for LINE6
    namespace line6 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 7
    /// Position: 7, Width: 1
    using LINE7 = BitField<7, 1>;
    constexpr uint32_t LINE7_Pos = 7;
    constexpr uint32_t LINE7_Msk = LINE7::mask;
    /// Enumerated values for LINE7
    namespace line7 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 8
    /// Position: 8, Width: 1
    using LINE8 = BitField<8, 1>;
    constexpr uint32_t LINE8_Pos = 8;
    constexpr uint32_t LINE8_Msk = LINE8::mask;
    /// Enumerated values for LINE8
    namespace line8 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 9
    /// Position: 9, Width: 1
    using LINE9 = BitField<9, 1>;
    constexpr uint32_t LINE9_Pos = 9;
    constexpr uint32_t LINE9_Msk = LINE9::mask;
    /// Enumerated values for LINE9
    namespace line9 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 10
    /// Position: 10, Width: 1
    using LINE10 = BitField<10, 1>;
    constexpr uint32_t LINE10_Pos = 10;
    constexpr uint32_t LINE10_Msk = LINE10::mask;
    /// Enumerated values for LINE10
    namespace line10 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 11
    /// Position: 11, Width: 1
    using LINE11 = BitField<11, 1>;
    constexpr uint32_t LINE11_Pos = 11;
    constexpr uint32_t LINE11_Msk = LINE11::mask;
    /// Enumerated values for LINE11
    namespace line11 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 12
    /// Position: 12, Width: 1
    using LINE12 = BitField<12, 1>;
    constexpr uint32_t LINE12_Pos = 12;
    constexpr uint32_t LINE12_Msk = LINE12::mask;
    /// Enumerated values for LINE12
    namespace line12 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 13
    /// Position: 13, Width: 1
    using LINE13 = BitField<13, 1>;
    constexpr uint32_t LINE13_Pos = 13;
    constexpr uint32_t LINE13_Msk = LINE13::mask;
    /// Enumerated values for LINE13
    namespace line13 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 14
    /// Position: 14, Width: 1
    using LINE14 = BitField<14, 1>;
    constexpr uint32_t LINE14_Pos = 14;
    constexpr uint32_t LINE14_Msk = LINE14::mask;
    /// Enumerated values for LINE14
    namespace line14 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 15
    /// Position: 15, Width: 1
    using LINE15 = BitField<15, 1>;
    constexpr uint32_t LINE15_Pos = 15;
    constexpr uint32_t LINE15_Msk = LINE15::mask;
    /// Enumerated values for LINE15
    namespace line15 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 16
    /// Position: 16, Width: 1
    using LINE16 = BitField<16, 1>;
    constexpr uint32_t LINE16_Pos = 16;
    constexpr uint32_t LINE16_Msk = LINE16::mask;
    /// Enumerated values for LINE16
    namespace line16 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 17
    /// Position: 17, Width: 1
    using LINE17 = BitField<17, 1>;
    constexpr uint32_t LINE17_Pos = 17;
    constexpr uint32_t LINE17_Msk = LINE17::mask;
    /// Enumerated values for LINE17
    namespace line17 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 18
    /// Position: 18, Width: 1
    using LINE18 = BitField<18, 1>;
    constexpr uint32_t LINE18_Pos = 18;
    constexpr uint32_t LINE18_Msk = LINE18::mask;
    /// Enumerated values for LINE18
    namespace line18 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 19
    /// Position: 19, Width: 1
    using LINE19 = BitField<19, 1>;
    constexpr uint32_t LINE19_Pos = 19;
    constexpr uint32_t LINE19_Msk = LINE19::mask;
    /// Enumerated values for LINE19
    namespace line19 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 20
    /// Position: 20, Width: 1
    using LINE20 = BitField<20, 1>;
    constexpr uint32_t LINE20_Pos = 20;
    constexpr uint32_t LINE20_Msk = LINE20::mask;
    /// Enumerated values for LINE20
    namespace line20 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 21
    /// Position: 21, Width: 1
    using LINE21 = BitField<21, 1>;
    constexpr uint32_t LINE21_Pos = 21;
    constexpr uint32_t LINE21_Msk = LINE21::mask;
    /// Enumerated values for LINE21
    namespace line21 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 22
    /// Position: 22, Width: 1
    using LINE22 = BitField<22, 1>;
    constexpr uint32_t LINE22_Pos = 22;
    constexpr uint32_t LINE22_Msk = LINE22::mask;
    /// Enumerated values for LINE22
    namespace line22 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 23
    /// Position: 23, Width: 1
    using LINE23 = BitField<23, 1>;
    constexpr uint32_t LINE23_Pos = 23;
    constexpr uint32_t LINE23_Msk = LINE23::mask;
    /// Enumerated values for LINE23
    namespace line23 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 24
    /// Position: 24, Width: 1
    using LINE24 = BitField<24, 1>;
    constexpr uint32_t LINE24_Pos = 24;
    constexpr uint32_t LINE24_Msk = LINE24::mask;
    /// Enumerated values for LINE24
    namespace line24 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 25
    /// Position: 25, Width: 1
    using LINE25 = BitField<25, 1>;
    constexpr uint32_t LINE25_Pos = 25;
    constexpr uint32_t LINE25_Msk = LINE25::mask;
    /// Enumerated values for LINE25
    namespace line25 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 26
    /// Position: 26, Width: 1
    using LINE26 = BitField<26, 1>;
    constexpr uint32_t LINE26_Pos = 26;
    constexpr uint32_t LINE26_Msk = LINE26::mask;
    /// Enumerated values for LINE26
    namespace line26 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 27
    /// Position: 27, Width: 1
    using LINE27 = BitField<27, 1>;
    constexpr uint32_t LINE27_Pos = 27;
    constexpr uint32_t LINE27_Msk = LINE27::mask;
    /// Enumerated values for LINE27
    namespace line27 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 28
    /// Position: 28, Width: 1
    using LINE28 = BitField<28, 1>;
    constexpr uint32_t LINE28_Pos = 28;
    constexpr uint32_t LINE28_Msk = LINE28::mask;
    /// Enumerated values for LINE28
    namespace line28 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 29
    /// Position: 29, Width: 1
    using LINE29 = BitField<29, 1>;
    constexpr uint32_t LINE29_Pos = 29;
    constexpr uint32_t LINE29_Msk = LINE29::mask;
    /// Enumerated values for LINE29
    namespace line29 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 30
    /// Position: 30, Width: 1
    using LINE30 = BitField<30, 1>;
    constexpr uint32_t LINE30_Pos = 30;
    constexpr uint32_t LINE30_Msk = LINE30::mask;
    /// Enumerated values for LINE30
    namespace line30 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

    /// Drive of PIO Line 31
    /// Position: 31, Width: 1
    using LINE31 = BitField<31, 1>;
    constexpr uint32_t LINE31_Pos = 31;
    constexpr uint32_t LINE31_Msk = LINE31::mask;
    /// Enumerated values for LINE31
    namespace line31 {
        constexpr uint32_t LOW_DRIVE = 0;
        constexpr uint32_t HIGH_DRIVE = 1;
    }

}  // namespace driver

/// PCMR - Parallel Capture Mode Register
namespace pcmr {
    /// Parallel Capture Mode Enable
    /// Position: 0, Width: 1
    using PCEN = BitField<0, 1>;
    constexpr uint32_t PCEN_Pos = 0;
    constexpr uint32_t PCEN_Msk = PCEN::mask;

    /// Parallel Capture Mode Data Size
    /// Position: 4, Width: 2
    using DSIZE = BitField<4, 2>;
    constexpr uint32_t DSIZE_Pos = 4;
    constexpr uint32_t DSIZE_Msk = DSIZE::mask;
    /// Enumerated values for DSIZE
    namespace dsize {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALFWORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Parallel Capture Mode Always Sampling
    /// Position: 9, Width: 1
    using ALWYS = BitField<9, 1>;
    constexpr uint32_t ALWYS_Pos = 9;
    constexpr uint32_t ALWYS_Msk = ALWYS::mask;

    /// Parallel Capture Mode Half Sampling
    /// Position: 10, Width: 1
    using HALFS = BitField<10, 1>;
    constexpr uint32_t HALFS_Pos = 10;
    constexpr uint32_t HALFS_Msk = HALFS::mask;

    /// Parallel Capture Mode First Sample
    /// Position: 11, Width: 1
    using FRSTS = BitField<11, 1>;
    constexpr uint32_t FRSTS_Pos = 11;
    constexpr uint32_t FRSTS_Msk = FRSTS::mask;

}  // namespace pcmr

/// PCIER - Parallel Capture Interrupt Enable Register
namespace pcier {
    /// Parallel Capture Mode Data Ready Interrupt Enable
    /// Position: 0, Width: 1
    using DRDY = BitField<0, 1>;
    constexpr uint32_t DRDY_Pos = 0;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// Parallel Capture Mode Overrun Error Interrupt Enable
    /// Position: 1, Width: 1
    using OVRE = BitField<1, 1>;
    constexpr uint32_t OVRE_Pos = 1;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// End of Reception Transfer Interrupt Enable
    /// Position: 2, Width: 1
    using ENDRX = BitField<2, 1>;
    constexpr uint32_t ENDRX_Pos = 2;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Reception Buffer Full Interrupt Enable
    /// Position: 3, Width: 1
    using RXBUFF = BitField<3, 1>;
    constexpr uint32_t RXBUFF_Pos = 3;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace pcier

/// PCIDR - Parallel Capture Interrupt Disable Register
namespace pcidr {
    /// Parallel Capture Mode Data Ready Interrupt Disable
    /// Position: 0, Width: 1
    using DRDY = BitField<0, 1>;
    constexpr uint32_t DRDY_Pos = 0;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// Parallel Capture Mode Overrun Error Interrupt Disable
    /// Position: 1, Width: 1
    using OVRE = BitField<1, 1>;
    constexpr uint32_t OVRE_Pos = 1;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// End of Reception Transfer Interrupt Disable
    /// Position: 2, Width: 1
    using ENDRX = BitField<2, 1>;
    constexpr uint32_t ENDRX_Pos = 2;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Reception Buffer Full Interrupt Disable
    /// Position: 3, Width: 1
    using RXBUFF = BitField<3, 1>;
    constexpr uint32_t RXBUFF_Pos = 3;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace pcidr

/// PCIMR - Parallel Capture Interrupt Mask Register
namespace pcimr {
    /// Parallel Capture Mode Data Ready Interrupt Mask
    /// Position: 0, Width: 1
    using DRDY = BitField<0, 1>;
    constexpr uint32_t DRDY_Pos = 0;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// Parallel Capture Mode Overrun Error Interrupt Mask
    /// Position: 1, Width: 1
    using OVRE = BitField<1, 1>;
    constexpr uint32_t OVRE_Pos = 1;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// End of Reception Transfer Interrupt Mask
    /// Position: 2, Width: 1
    using ENDRX = BitField<2, 1>;
    constexpr uint32_t ENDRX_Pos = 2;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Reception Buffer Full Interrupt Mask
    /// Position: 3, Width: 1
    using RXBUFF = BitField<3, 1>;
    constexpr uint32_t RXBUFF_Pos = 3;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace pcimr

/// PCISR - Parallel Capture Interrupt Status Register
namespace pcisr {
    /// Parallel Capture Mode Data Ready
    /// Position: 0, Width: 1
    using DRDY = BitField<0, 1>;
    constexpr uint32_t DRDY_Pos = 0;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// Parallel Capture Mode Overrun Error
    /// Position: 1, Width: 1
    using OVRE = BitField<1, 1>;
    constexpr uint32_t OVRE_Pos = 1;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

}  // namespace pcisr

/// PCRHR - Parallel Capture Reception Holding Register
namespace pcrhr {
    /// Parallel Capture Mode Reception Data
    /// Position: 0, Width: 32
    using RDATA = BitField<0, 32>;
    constexpr uint32_t RDATA_Pos = 0;
    constexpr uint32_t RDATA_Msk = RDATA::mask;

}  // namespace pcrhr

}  // namespace alloy::hal::atmel::same70::atsame70n21::pioa
