# **Home Alarm System with 7-Segment Display** ğŸš¨ğŸ’¡
A **Verilog-based home alarm system** that monitors door/window openings and displays the status on a **7-segment display**. Designed for **FPGA implementation using Xilinx Vivado**.

---

## **ğŸ“Œ Project Overview**
This project implements a **hardware alarm system** with real-time monitoring of **home security status**.  
Key components:
- **Home Alarm System**: Detects open doors/windows and triggers an alarm if necessary.
- **7-Segment Display Controller**: Displays alarm and opening status on a multiplexed **7-segment display**.
- **Top Module**: Integrates both subsystems for full functionality.

ğŸ› ï¸ **Designed for FPGA deployment** and tested using **Xilinx Vivado**.

---

## **âœ¨ Features**
âœ”ï¸ **Monitors up to 5 doors/windows**  
âœ”ï¸ **Triggers an alarm when 3 or more are open**  
âœ”ï¸ **Multiplexed 7-segment display for real-time status updates**  
âœ”ï¸ **Clock-controlled digit switching for clear visualization**  
âœ”ï¸ **Fully verified with testbench simulations**  


---

## **ğŸ› ï¸ Testbench & Verification**
Tested using a **self-checking testbench (`Top_Module_tb.v`)**, ensuring:
- **Correct 7-segment display output** for different door/alarm states.
- **Alarm activation when 3 or more openings are detected**.
- **Clock-driven multiplexing for display stability**.

âœ… Verified through **behavioral simulations** in **Xilinx Vivado**.

---

## **â–¶ï¸ Simulation & Usage**
### **ğŸ”¹ Steps to Run in Xilinx Vivado**
1ï¸âƒ£ Open **Vivado** and create a new project.  
2ï¸âƒ£ Add **Verilog source files** (`source_code/`) and the **testbench** (`testbench/`).  
3ï¸âƒ£ Run **Behavioral Simulation** to verify **waveforms & outputs**.  
4ï¸âƒ£ (Optional) Perform **Synthesis & Implementation** for FPGA deployment.

---

## **ğŸ› ï¸ Technology Stack**
ğŸ”¹ **Hardware Description Language:** Verilog  
ğŸ”¹ **Simulation & Synthesis:** Xilinx Vivado  
ğŸ”¹ **Target Platform:** FPGA  
ğŸ”¹ **Testing:** Self-checking testbenches  

---

## **ğŸ“¸ Screenshots & Waveforms**
Simulation results and waveforms are available in the [`simulation_results/`](simulation_results/) folder.

Example:  
![Waveform Example](simulation_results/waveform.jpg)

---

## **ğŸš€ Challenges & Learnings**
- **Multiplexed 7-segment control** required careful **timing adjustments** for stable display.  
- **Alarm activation logic** was optimized to handle edge cases like **rapid opening/closing events**.  
- **FPGA resource utilization analysis** provided insights on efficient **hardware design practices**.  

---

## **ğŸ“ˆ Future Enhancements**
âœ… **Expand to monitor more doors/windows**.  
âœ… **Implement SPI/UART communication for external monitoring**.  
âœ… **Integrate FPGA-based buzzer for real-time alerts**.  
âœ… **Optimize power consumption for real-world deployment**.  

---

## **ğŸ“© Contact**
ğŸ“§ **Shreya Arokianathan**  
ğŸ”— [LinkedIn](https://linkedin.com/shreya-arokianathan)  
ğŸ“§ arokianathanshreya@gmail.com  

---

ğŸ› ï¸ **Ready for FPGA implementation & real-world applications!** ğŸš€  
ğŸ”— **Explore the code and contribute!**  
