

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Mon Apr 12 19:27:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_342_1   |        ?|        ?|         ?|          -|          -|   300|        no|
        | + VITIS_LOOP_344_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes" [GIN_compute.cpp:342]   --->   Operation 43 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln342 = br void" [GIN_compute.cpp:342]   --->   Operation 44 'br' 'br_ln342' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln342, void %._crit_edge.loopexit" [GIN_compute.cpp:342]   --->   Operation 45 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.71ns)   --->   "%add_ln342 = add i9 %dim, i9 1" [GIN_compute.cpp:342]   --->   Operation 46 'add' 'add_ln342' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.59ns)   --->   "%icmp_ln342 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:342]   --->   Operation 47 'icmp' 'icmp_ln342' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln342 = br i1 %icmp_ln342, void %.split, void" [GIN_compute.cpp:342]   --->   Operation 49 'br' 'br_ln342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i9 %dim" [GIN_compute.cpp:342]   --->   Operation 50 'zext' 'zext_ln342' <Predicate = (!icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i9 %dim" [GIN_compute.cpp:342]   --->   Operation 51 'zext' 'zext_ln342_1' <Predicate = (!icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [GIN_compute.cpp:342]   --->   Operation 52 'specloopname' 'specloopname_ln342' <Predicate = (!icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln344 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [GIN_compute.cpp:344]   --->   Operation 53 'br' 'br_ln344' <Predicate = (!icmp_ln342)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln357 = ret" [GIN_compute.cpp:357]   --->   Operation 54 'ret' 'ret_ln357' <Predicate = (icmp_ln342)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%nd = phi i32 0, void %.split, i32 %add_ln344, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [GIN_compute.cpp:344]   --->   Operation 55 'phi' 'nd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sum_V = phi i32 0, void %.split, i32 %sum_V_1, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split"   --->   Operation 56 'phi' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul = phi i41 0, void %.split, i41 %add_ln703_5, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split"   --->   Operation 57 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.88ns)   --->   "%add_ln344 = add i32 %nd, i32 1" [GIN_compute.cpp:344]   --->   Operation 58 'add' 'add_ln344' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty_84 = trunc i41 %phi_mul"   --->   Operation 59 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln344 = icmp_eq  i32 %nd, i32 %num_of_nodes_read" [GIN_compute.cpp:344]   --->   Operation 61 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge.loopexit" [GIN_compute.cpp:344]   --->   Operation 62 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.96ns)   --->   "%add_ln703_5 = add i41 %phi_mul, i41 300"   --->   Operation 63 'add' 'add_ln703_5' <Predicate = (!icmp_ln344)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.80ns)   --->   "%add_ln703 = add i19 %empty_84, i19 %zext_ln342_1"   --->   Operation 64 'add' 'add_ln703' <Predicate = (!icmp_ln344)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i19 %add_ln703"   --->   Operation 65 'zext' 'zext_ln703' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703"   --->   Operation 66 'getelementptr' 'node_embedding_V_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr"   --->   Operation 67 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln344)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [GIN_compute.cpp:343]   --->   Operation 68 'specloopname' 'specloopname_ln343' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr"   --->   Operation 69 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln344)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_4 : Operation 70 [1/1] (0.88ns)   --->   "%sum_V_1 = add i32 %node_embedding_V_load, i32 %sum_V"   --->   Operation 70 'add' 'sum_V_1' <Predicate = (!icmp_ln344)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.17>
ST_5 : Operation 72 [36/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 72 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 1.17>
ST_6 : Operation 73 [35/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 73 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 1.17>
ST_7 : Operation 74 [34/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 74 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 1.17>
ST_8 : Operation 75 [33/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 75 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.17>
ST_9 : Operation 76 [32/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 76 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 1.17>
ST_10 : Operation 77 [31/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 77 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 1.17>
ST_11 : Operation 78 [30/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 78 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 1.17>
ST_12 : Operation 79 [29/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 79 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 1.17>
ST_13 : Operation 80 [28/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 80 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 1.17>
ST_14 : Operation 81 [27/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 81 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 1.17>
ST_15 : Operation 82 [26/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 82 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 1.17>
ST_16 : Operation 83 [25/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 83 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 1.17>
ST_17 : Operation 84 [24/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 84 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 1.17>
ST_18 : Operation 85 [23/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 85 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 1.17>
ST_19 : Operation 86 [22/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 86 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 1.17>
ST_20 : Operation 87 [21/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 87 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 1.17>
ST_21 : Operation 88 [20/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 88 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 1.17>
ST_22 : Operation 89 [19/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 89 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 1.17>
ST_23 : Operation 90 [18/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 90 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 1.17>
ST_24 : Operation 91 [17/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 91 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 1.17>
ST_25 : Operation 92 [16/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 92 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 1.17>
ST_26 : Operation 93 [15/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 93 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 1.17>
ST_27 : Operation 94 [14/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 1.17>
ST_28 : Operation 95 [13/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 1.17>
ST_29 : Operation 96 [12/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 1.17>
ST_30 : Operation 97 [11/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 1.17>
ST_31 : Operation 98 [10/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 1.17>
ST_32 : Operation 99 [9/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 1.17>
ST_33 : Operation 100 [8/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 100 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 1.17>
ST_34 : Operation 101 [7/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 1.17>
ST_35 : Operation 102 [6/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 102 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 1.17>
ST_36 : Operation 103 [5/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 103 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 1.17>
ST_37 : Operation 104 [4/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 104 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 1.17>
ST_38 : Operation 105 [3/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 105 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 1.17>
ST_39 : Operation 106 [2/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 106 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 2.37>
ST_40 : Operation 107 [1/36] (1.17ns)   --->   "%sdiv_ln1148 = sdiv i32 %sum_V, i32 %num_of_nodes_read"   --->   Operation 107 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 108 [1/1] (0.00ns)   --->   "%graph_embedding_V_addr = getelementptr i32 %graph_embedding_V, i64 0, i64 %zext_ln342" [GIN_compute.cpp:347]   --->   Operation 108 'getelementptr' 'graph_embedding_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 109 [1/1] (1.19ns)   --->   "%store_ln347 = store i32 %sdiv_ln1148, i9 %graph_embedding_V_addr" [GIN_compute.cpp:347]   --->   Operation 109 'store' 'store_ln347' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_40 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dim', GIN_compute.cpp:342) with incoming values : ('add_ln342', GIN_compute.cpp:342) [11]  (0.387 ns)

 <State 2>: 0.715ns
The critical path consists of the following:
	'phi' operation ('dim', GIN_compute.cpp:342) with incoming values : ('add_ln342', GIN_compute.cpp:342) [11]  (0 ns)
	'add' operation ('add_ln342', GIN_compute.cpp:342) [12]  (0.715 ns)

 <State 3>: 2.84ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('add_ln703_5') [24]  (0 ns)
	'add' operation ('add_ln703') [32]  (0.803 ns)
	'getelementptr' operation ('node_embedding_V_addr') [34]  (0 ns)
	'load' operation ('node_embedding_V_load') on array 'node_embedding_V' [36]  (2.04 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	'load' operation ('node_embedding_V_load') on array 'node_embedding_V' [36]  (2.04 ns)
	'add' operation ('sum.V') [37]  (0.88 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 6>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 7>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 8>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 9>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 10>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 11>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 12>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 13>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 14>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 15>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 16>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 17>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 18>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 19>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 20>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 21>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 22>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 23>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 24>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 25>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 26>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 27>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 28>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 29>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 30>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 31>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 32>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 33>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 34>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 35>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 36>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 37>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 38>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 39>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)

 <State 40>: 2.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [40]  (1.18 ns)
	'store' operation ('store_ln347', GIN_compute.cpp:347) of variable 'sdiv_ln1148' on array 'graph_embedding_V' [42]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
