
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1288.13-1288.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1289.13-1289.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1290.16-1290.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1286.1-1292.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1408.13-1408.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1409.13-1409.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1410.16-1410.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1406.1-1412.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1534.13-1534.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1535.13-1535.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1536.13-1536.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1537.13-1537.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1538.13-1538.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1539.13-1539.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1540.13-1540.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1541.13-1541.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1542.16-1542.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1532.1-1544.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1666.13-1666.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1667.13-1667.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1668.13-1668.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1669.13-1669.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1670.13-1670.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1671.13-1671.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1672.13-1672.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1673.13-1673.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1674.16-1674.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1664.1-1676.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1798.13-1798.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1799.13-1799.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1800.13-1800.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1801.13-1801.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1802.13-1802.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1803.13-1803.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1804.13-1804.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1805.13-1805.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1806.16-1806.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1796.1-1808.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1924.13-1924.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1925.13-1925.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1926.16-1926.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1922.1-1928.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf3_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc506'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readFilters30'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf3_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_mux_42_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_42_1_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_42_1_1_1
root of   0 design levels: td_fused_top_mux_42_16_1_1
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
root of   0 design levels: td_fused_top_tdf3_get_next_ijk
root of   0 design levels: td_fused_top_tdf3_readInputs
root of   0 design levels: td_fused_top_tdf3_readFilters30
root of   4 design levels: td_fused_top_tdf3_dot_product
root of   4 design levels: td_fused_top_tdf3_accum_1
root of   4 design levels: td_fused_top_tdf3_accum_2
root of   4 design levels: td_fused_top_tdf3_accum_3
root of   0 design levels: td_fused_top_Block_entry_proc_proc506
root of   4 design levels: td_fused_top_tdf3_adjust
root of   0 design levels: td_fused_top_tdf3_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w4_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d2_S_x
root of   0 design levels: td_fused_top_fifo_w4_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d8_S
root of   0 design levels: td_fused_top_fifo_w6_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d8_S
root of   0 design levels: td_fused_top_fifo_w12_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d8_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x0
root of   0 design levels: td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf3_readFilters30_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP48628 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:     \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:         \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x0
Used module:         \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w12_d8_S
Used module:         \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d8_S
Used module:         \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d8_S
Used module:         \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d2_S_x
Used module:         \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf3_writeOutputs_unaligned
Used module:     \td_fused_top_tdf3_adjust
Used module:         \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:             \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         \td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:             \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc506
Used module:     \td_fused_top_tdf3_accum_3
Used module:         \td_fused_top_mux_42_16_1_1
Used module:     \td_fused_top_tdf3_accum_2
Used module:         \td_fused_top_mux_42_1_1_1
Used module:     \td_fused_top_tdf3_accum_1
Used module:     \td_fused_top_tdf3_dot_product
Used module:     \td_fused_top_tdf3_readFilters30
Used module:     \td_fused_top_tdf3_readInputs
Used module:     \td_fused_top_tdf3_get_next_ijk
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:     \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:         \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x0
Used module:         \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w12_d8_S
Used module:         \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d8_S
Used module:         \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d8_S
Used module:         \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d2_S_x
Used module:         \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf3_writeOutputs_unaligned
Used module:     \td_fused_top_tdf3_adjust
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:             \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:             \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc506
Used module:     \td_fused_top_tdf3_accum_3
Used module:         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:     \td_fused_top_tdf3_accum_2
Used module:         $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1
Used module:     \td_fused_top_tdf3_accum_1
Used module:     \td_fused_top_tdf3_dot_product
Used module:     \td_fused_top_tdf3_readFilters30
Used module:     \td_fused_top_tdf3_readInputs
Used module:     \td_fused_top_tdf3_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram

2.13. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:     \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:         \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x0
Used module:         \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w12_d8_S
Used module:         \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d8_S
Used module:         \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d8_S
Used module:         \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d2_S_x
Used module:         \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf3_writeOutputs_unaligned
Used module:     \td_fused_top_tdf3_adjust
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:             \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:             \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc506
Used module:     \td_fused_top_tdf3_accum_3
Used module:         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:     \td_fused_top_tdf3_accum_2
Used module:         $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1
Used module:     \td_fused_top_tdf3_accum_1
Used module:     \td_fused_top_tdf3_dot_product
Used module:     \td_fused_top_tdf3_readFilters30
Used module:     \td_fused_top_tdf3_readInputs
Used module:     \td_fused_top_tdf3_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_mux_42_1_1_1'.
Removing unused module `\td_fused_top_mux_42_16_1_1'.
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Removed 9 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4718$1291'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8187$2822 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8187$2822 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8142$2819 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8142$2819 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8013$2795 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8013$2795 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7994$2794 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7994$2794 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7424$2732 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7336$3329 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7326$3321 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7316$3313 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7303$3306 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7294$3304 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7285$3302 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7273$3298 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7261$3294 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7022$3204 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7012$3196 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7002$3188 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6990$3184 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6978$3180 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6810$3153 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6800$3145 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6790$3137 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6777$3130 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6764$3123 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6755$3121 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6746$3119 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6734$3115 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6722$3111 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6492$3026 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6482$3018 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6472$3010 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6459$3003 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6446$2996 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6437$2994 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6428$2992 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6416$2988 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6404$2984 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6215$2186 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6207$2182 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6199$2178 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6191$2163 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6183$2148 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6175$2141 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6167$2126 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6159$2119 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6151$2104 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6143$2097 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6135$2082 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6127$2075 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6117$2060 in module td_fused_top_tdf3_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6103$2054 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6093$2039 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6085$2035 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6077$2020 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6047$1963 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6035$1946 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6027$1944 in module td_fused_top_tdf3_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5773$1876 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5765$1861 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5757$1846 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5749$1839 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5741$1832 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5733$1817 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5725$1802 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5717$1795 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5709$1788 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5701$1782 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5693$1766 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5685$1750 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5675$1739 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5665$1728 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5657$1716 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5649$1704 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5639$1693 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5629$1682 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5621$1680 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5613$1672 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5605$1668 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5597$1664 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5589$1662 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5581$1660 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5539$1629 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5527$1617 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5515$1609 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5503$1605 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5495$1603 in module td_fused_top_tdf3_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5246$1570 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5238$1562 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5230$1556 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5222$1547 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5214$1540 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5206$1534 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5198$1532 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5190$1524 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5182$1520 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5174$1516 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5166$1514 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5158$1512 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5132$1484 in module td_fused_top_tdf3_readFilters30.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5118$1469 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5106$1454 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5094$1450 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5086$1448 in module td_fused_top_tdf3_readFilters30.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4916$1404 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4908$1398 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4900$1392 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4892$1388 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4884$1382 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4876$1380 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4868$1364 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4860$1360 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4852$1358 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4844$1356 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4794$1320 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4782$1311 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4772$1308 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4762$1305 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4752$1302 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4742$1299 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4732$1296 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4718$1291 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4706$1278 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4694$1274 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4686$1272 in module td_fused_top_tdf3_dot_product.
Marked 12 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4292$1186 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4274$1172 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4256$1158 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4238$1144 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4220$1130 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4212$1128 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4204$1120 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4186$1112 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4178$1108 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4170$1104 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4162$1102 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4154$1100 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4146$1096 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4138$1092 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4130$1090 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4122$1088 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4114$1064 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4106$1040 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4088$1026 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4070$1012 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3987$916 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3979$911 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3967$894 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3955$881 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3943$877 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3935$875 in module td_fused_top_tdf3_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3587$822 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3579$820 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3571$798 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3563$794 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3555$792 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3547$786 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3539$782 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3531$776 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3523$770 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3458$726 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3450$712 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3442$698 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3434$684 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3426$670 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3414$655 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3404$652 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3394$649 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3384$646 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3374$643 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3364$640 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3354$637 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3344$634 in module td_fused_top_tdf3_accum_2.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3330$622 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3320$619 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3308$610 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3296$606 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3288$604 in module td_fused_top_tdf3_accum_2.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2977$586 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2969$582 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2961$578 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2953$574 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2945$570 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2937$566 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2917$552 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2909$544 in module td_fused_top_tdf3_accum_3.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2897$538 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2889$536 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2879$531 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2754$525 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2746$518 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2738$511 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2730$507 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2722$500 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2712$492 in module td_fused_top_Block_entry_proc_proc506.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2700$483 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2692$481 in module td_fused_top_Block_entry_proc_proc506.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2526$463 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2518$454 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2510$447 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2502$445 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2494$441 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2486$439 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2478$430 in module td_fused_top_tdf3_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2440$418 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2432$416 in module td_fused_top_tdf3_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2199$383 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2191$379 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2183$377 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2175$366 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2167$359 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2159$348 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2151$341 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2143$339 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2135$335 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2127$331 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2119$329 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2061$296 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2049$292 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2041$290 in module td_fused_top_tdf3_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1922$289 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1922$289 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1851$257 in module td_fused_top_fifo_w4_d2_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1796$256 in module td_fused_top_fifo_w4_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1796$256 in module td_fused_top_fifo_w4_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1719$224 in module td_fused_top_fifo_w4_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1664$223 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1664$223 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1587$191 in module td_fused_top_fifo_w6_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1532$190 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1532$190 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1455$158 in module td_fused_top_fifo_w12_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1406$157 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1406$157 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1335$125 in module td_fused_top_fifo_w16_d2_S_x0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1286$124 in module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1286$124 in module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1215$92 in module td_fused_top_start_for_tdf3_readFilters30_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:950$26 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:938$22 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:926$18 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:914$14 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:902$10 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:890$6 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Removed a total of 10 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 24 redundant assignments.
Promoted 303 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7176$3350'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7175$3349'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7174$3348'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7171$3345'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7170$3344'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7169$3343'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7168$3342'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7167$3341'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7166$3340'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6939$3219'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6938$3218'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6937$3217'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6936$3216'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6935$3215'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6644$3174'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6643$3173'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6642$3172'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6641$3171'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6640$3170'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6639$3169'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6638$3168'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6637$3167'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6636$3166'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6635$3165'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6634$3164'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6314$3047'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6313$3046'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6312$3045'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6311$3044'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6310$3043'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6309$3042'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6308$3041'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6307$3040'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6306$3039'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6305$3038'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6304$3037'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$2210'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_2 = 16'0000000000000000
  Set init value: \j_2 = 16'0000000000000000
  Set init value: \k_2 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1943'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1602'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1447'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1271'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$874'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter10 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0
  Set init value: \ap_enable_reg_pp0_iter9 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$603'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 10'0000000001
  Set init value: \accum_in_0_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$530'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$480'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 23'00000000000000000000001
Found init rule in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$415'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \outputCount_2 = 16'0000000000000000
  Set init value: \outputChanIdx_2 = 16'0000000000000000
  Set init value: \outputRow_4_0 = 16'0000000000000000
  Set init value: \outputRow_4_1 = 16'0000000000000000
  Set init value: \outputRow_4_2 = 16'0000000000000000
  Set init value: \outputRow_4_3 = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1844$287'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1843$286'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1842$285'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1712$254'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1711$253'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1710$252'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1580$221'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1579$220'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1578$219'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1448$188'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1447$187'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1446$186'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1328$155'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1327$154'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1326$153'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1208$122'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1207$121'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1206$120'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$91'.
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_3 = 1'0
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_2 = 1'0
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_1 = 1'0
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_0 = 1'0
  Set init value: \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf3_readInputs_U0_ap_ready = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8777$3373'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8773$3372'.
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8766$3371'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8389$2857'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7495$3357'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7491$3356'.
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7484$3355'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8187$2822'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8178$2820'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8142$2819'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8079$2809'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8013$2795'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7994$2794'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7517$2746'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8368$3353'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8364$3352'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8357$3351'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7424$2732'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_EN[15:0]$2741
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_DATA[15:0]$2740
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_ADDR[4:0]$2739
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_EN[15:0]$2738
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_DATA[15:0]$2737
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_ADDR[4:0]$2736
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_EN[15:0]$2730
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_DATA[15:0]$2729
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_ADDR[4:0]$2728
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_EN[15:0]$2727
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_DATA[15:0]$2726
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_ADDR[4:0]$2725
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7176$3350'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7175$3349'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7174$3348'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7173$3347'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7172$3346'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7171$3345'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7170$3344'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7169$3343'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7168$3342'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7167$3341'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7166$3340'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7336$3329'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7326$3321'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7316$3313'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7303$3306'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7294$3304'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7285$3302'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7273$3298'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7261$3294'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_EN[15:0]$2586
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_DATA[15:0]$2585
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_ADDR[5:0]$2584
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_EN[15:0]$2583
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_DATA[15:0]$2582
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_ADDR[5:0]$2581
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_EN[15:0]$2575
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_DATA[15:0]$2574
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_ADDR[5:0]$2573
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_EN[15:0]$2572
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_DATA[15:0]$2571
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_ADDR[5:0]$2570
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6939$3219'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6938$3218'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6937$3217'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6936$3216'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6935$3215'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7022$3204'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7012$3196'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7002$3188'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6990$3184'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6978$3180'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6894$2517'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_EN[15:0]$2515
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_DATA[15:0]$2514
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_ADDR[4:0]$2513
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_EN[15:0]$2512
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_DATA[15:0]$2511
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_ADDR[4:0]$2510
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6644$3174'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6643$3173'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6642$3172'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6641$3171'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6640$3170'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6639$3169'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6638$3168'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6637$3167'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6636$3166'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6635$3165'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6634$3164'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6810$3153'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6800$3145'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6790$3137'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6777$3130'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6764$3123'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6755$3121'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6746$3119'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6734$3115'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6722$3111'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_EN[15:0]$2376
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_DATA[15:0]$2375
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_ADDR[2:0]$2374
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_EN[15:0]$2373
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_DATA[15:0]$2372
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_ADDR[2:0]$2371
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_EN[15:0]$2365
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_DATA[15:0]$2364
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_ADDR[2:0]$2363
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_EN[15:0]$2362
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_DATA[15:0]$2361
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_ADDR[2:0]$2360
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6314$3047'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6313$3046'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6312$3045'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6311$3044'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6310$3043'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6309$3042'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6308$3041'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6307$3040'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6306$3039'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6305$3038'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6304$3037'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6492$3026'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6482$3018'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6472$3010'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6459$3003'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6446$2996'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6437$2994'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6428$2992'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6416$2988'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6404$2984'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$2210'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6234$2190'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6215$2186'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6207$2182'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6199$2178'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6191$2163'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6183$2148'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6175$2141'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6167$2126'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6159$2119'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6151$2104'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6143$2097'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6135$2082'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6127$2075'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6117$2060'.
     1/2: $2\ap_phi_mux_k_14_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_14_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6103$2054'.
     1/3: $3\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6093$2039'.
     1/2: $2\ap_phi_mux_j_14_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_14_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6085$2035'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6077$2020'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6071$2005'.
     1/1: $0\k_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6065$1988'.
     1/1: $0\j_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6059$1969'.
     1/1: $0\i_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6047$1963'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6035$1946'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6027$1944'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1943'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5836$1907'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5773$1876'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5765$1861'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5757$1846'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5749$1839'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5741$1832'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5733$1817'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5725$1802'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5717$1795'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5709$1788'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5701$1782'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5693$1766'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5685$1750'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5675$1739'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5665$1728'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5657$1716'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5649$1704'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5639$1693'.
     1/2: $2\ifmap_vec_0_0_address1[4:0]
     2/2: $1\ifmap_vec_0_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5629$1682'.
     1/2: $2\ifmap_vec_0_0_address0[4:0]
     2/2: $1\ifmap_vec_0_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5621$1680'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5613$1672'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_182_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5605$1668'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5597$1664'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5589$1662'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5581$1660'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5575$1656'.
     1/1: $0\icmp_ln25_reg_457[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5567$1650'.
     1/3: $0\select_ln33_17_reg_482[15:0]
     2/3: $0\select_ln33_16_reg_477[15:0]
     3/3: $0\empty_117_reg_471[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5559$1648'.
     1/3: $0\is_padding_reg_442[0:0]
     2/3: $0\col_coord_reg_437[15:0]
     3/3: $0\trunc_ln165_reg_432[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5553$1646'.
     1/1: $0\add_ln32_reg_452[13:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5547$1638'.
     1/1: $0\add_ln25_reg_466[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5539$1629'.
     1/1: $0\kk_0_i_i_reg_178[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5527$1617'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5515$1609'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5503$1605'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5495$1603'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1602'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5315$1601'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5289$1592'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5246$1570'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5238$1562'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5230$1556'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5222$1547'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5214$1540'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5206$1534'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5198$1532'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5190$1524'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5182$1520'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5174$1516'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5166$1514'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5158$1512'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5152$1510'.
     1/1: $0\tmp_reg_144[8:5]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5146$1506'.
     1/1: $0\icmp_ln49_reg_154[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5140$1500'.
     1/1: $0\add_ln49_reg_149[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5132$1484'.
     1/1: $0\kk_0_0_i_i_reg_93[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5118$1469'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5106$1454'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5094$1450'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5086$1448'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1447'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4957$1440'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4916$1404'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4908$1398'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4900$1392'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4892$1388'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4884$1382'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4876$1380'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4868$1364'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4860$1360'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4852$1358'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4844$1356'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4838$1350'.
     1/1: $0\trunc_ln150_reg_119[4:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4832$1346'.
     1/1: $0\mul_reg_144[15:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4825$1340'.
     1/2: $0\weight_vecs_0_0_0_load_reg_139[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_134[15:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
     1/10: $0\trunc_ln150_reg_119_pp0_iter6_reg[4:0]
     2/10: $0\trunc_ln150_reg_119_pp0_iter5_reg[4:0]
     3/10: $0\trunc_ln150_reg_119_pp0_iter4_reg[4:0]
     4/10: $0\trunc_ln150_reg_119_pp0_iter3_reg[4:0]
     5/10: $0\trunc_ln150_reg_119_pp0_iter2_reg[4:0]
     6/10: $0\icmp_ln149_reg_115_pp0_iter6_reg[0:0]
     7/10: $0\icmp_ln149_reg_115_pp0_iter5_reg[0:0]
     8/10: $0\icmp_ln149_reg_115_pp0_iter4_reg[0:0]
     9/10: $0\icmp_ln149_reg_115_pp0_iter3_reg[0:0]
    10/10: $0\icmp_ln149_reg_115_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4802$1334'.
     1/3: $0\trunc_ln150_reg_119_pp0_iter1_reg[4:0]
     2/3: $0\icmp_ln149_reg_115_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_115[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4794$1320'.
     1/1: $0\ic_0_0_reg_69[5:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4782$1311'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4772$1308'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4762$1305'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4752$1302'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4742$1299'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4732$1296'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4718$1291'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4706$1278'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4694$1274'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4686$1272'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1271'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4479$1243'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4449$1239'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4292$1186'.
     1/12: $12\ap_NS_fsm[10:0]
     2/12: $11\ap_NS_fsm[10:0]
     3/12: $10\ap_NS_fsm[10:0]
     4/12: $9\ap_NS_fsm[10:0]
     5/12: $8\ap_NS_fsm[10:0]
     6/12: $7\ap_NS_fsm[10:0]
     7/12: $6\ap_NS_fsm[10:0]
     8/12: $5\ap_NS_fsm[10:0]
     9/12: $4\ap_NS_fsm[10:0]
    10/12: $3\ap_NS_fsm[10:0]
    11/12: $2\ap_NS_fsm[10:0]
    12/12: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4274$1172'.
     1/5: $5\grp_fu_310_p1[15:0]
     2/5: $4\grp_fu_310_p1[15:0]
     3/5: $3\grp_fu_310_p1[15:0]
     4/5: $2\grp_fu_310_p1[15:0]
     5/5: $1\grp_fu_310_p1[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4256$1158'.
     1/5: $5\grp_fu_310_p0[15:0]
     2/5: $4\grp_fu_310_p0[15:0]
     3/5: $3\grp_fu_310_p0[15:0]
     4/5: $2\grp_fu_310_p0[15:0]
     5/5: $1\grp_fu_310_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4238$1144'.
     1/5: $5\grp_fu_305_p1[15:0]
     2/5: $4\grp_fu_305_p1[15:0]
     3/5: $3\grp_fu_305_p1[15:0]
     4/5: $2\grp_fu_305_p1[15:0]
     5/5: $1\grp_fu_305_p1[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4220$1130'.
     1/5: $5\grp_fu_305_p0[15:0]
     2/5: $4\grp_fu_305_p0[15:0]
     3/5: $3\grp_fu_305_p0[15:0]
     4/5: $2\grp_fu_305_p0[15:0]
     5/5: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4212$1128'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4204$1120'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4186$1112'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4178$1108'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4170$1104'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4162$1102'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4154$1100'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4146$1096'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4138$1092'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4130$1090'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4122$1088'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4114$1064'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4106$1040'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4088$1026'.
     1/5: $5\accum_in_0_address1[4:0]
     2/5: $4\accum_in_0_address1[4:0]
     3/5: $3\accum_in_0_address1[4:0]
     4/5: $2\accum_in_0_address1[4:0]
     5/5: $1\accum_in_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4070$1012'.
     1/5: $5\accum_in_0_address0[4:0]
     2/5: $4\accum_in_0_address0[4:0]
     3/5: $3\accum_in_0_address0[4:0]
     4/5: $2\accum_in_0_address0[4:0]
     5/5: $1\accum_in_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4064$1006'.
     1/1: $0\trunc_ln25_reg_496[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4057$1002'.
     1/2: $0\tmp_reg_492_pp0_iter1_reg[0:0]
     2/2: $0\tmp_reg_492[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4050$994'.
     1/2: $0\psum_6_07_reg_192[15:0]
     2/2: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4043$986'.
     1/2: $0\psum_4_05_reg_216[15:0]
     2/2: $0\psum_5_06_reg_204[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4036$978'.
     1/2: $0\psum_2_03_reg_240[15:0]
     2/2: $0\psum_3_04_reg_228[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4029$970'.
     1/2: $0\psum_0_01_reg_264[15:0]
     2/2: $0\psum_1_02_reg_252[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4023$962'.
     1/1: $0\add_ln25_reg_586[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4016$954'.
     1/2: $0\accum_in_0_load_21_reg_581[15:0]
     2/2: $0\accum_in_0_load_20_reg_576[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4009$946'.
     1/2: $0\accum_in_0_load_19_reg_561[15:0]
     2/2: $0\accum_in_0_load_18_reg_556[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4002$938'.
     1/2: $0\accum_in_0_load_17_reg_541[15:0]
     2/2: $0\accum_in_0_load_16_reg_536[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3995$930'.
     1/2: $0\accum_in_0_load_15_reg_521[15:0]
     2/2: $0\accum_in_0_load_reg_516[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3987$916'.
     1/1: $0\x_reg_168[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3979$911'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3967$894'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3955$881'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3943$877'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3935$875'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$874'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3640$849'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3587$822'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3579$820'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3571$798'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3563$794'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3555$792'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3547$786'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3539$782'.
     1/1: $1\ap_condition_pp0_exit_iter9_state11[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3531$776'.
     1/1: $1\accum_in_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3523$770'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3517$764'.
     1/1: $0\trunc_ln61_reg_384[1:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3511$760'.
     1/1: $0\sum0_reg_431[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
     1/16: $0\trunc_ln61_reg_384_pp0_iter9_reg[1:0]
     2/16: $0\trunc_ln61_reg_384_pp0_iter8_reg[1:0]
     3/16: $0\trunc_ln61_reg_384_pp0_iter7_reg[1:0]
     4/16: $0\trunc_ln61_reg_384_pp0_iter6_reg[1:0]
     5/16: $0\trunc_ln61_reg_384_pp0_iter5_reg[1:0]
     6/16: $0\trunc_ln61_reg_384_pp0_iter4_reg[1:0]
     7/16: $0\trunc_ln61_reg_384_pp0_iter3_reg[1:0]
     8/16: $0\trunc_ln61_reg_384_pp0_iter2_reg[1:0]
     9/16: $0\icmp_ln60_reg_380_pp0_iter9_reg[0:0]
    10/16: $0\icmp_ln60_reg_380_pp0_iter8_reg[0:0]
    11/16: $0\icmp_ln60_reg_380_pp0_iter7_reg[0:0]
    12/16: $0\icmp_ln60_reg_380_pp0_iter6_reg[0:0]
    13/16: $0\icmp_ln60_reg_380_pp0_iter5_reg[0:0]
    14/16: $0\icmp_ln60_reg_380_pp0_iter4_reg[0:0]
    15/16: $0\icmp_ln60_reg_380_pp0_iter3_reg[0:0]
    16/16: $0\icmp_ln60_reg_380_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3482$754'.
     1/3: $0\trunc_ln61_reg_384_pp0_iter1_reg[1:0]
     2/3: $0\icmp_ln60_reg_380_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln60_reg_380[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3473$748'.
     1/4: $0\accum_out_3_04_reg_158[15:0]
     2/4: $0\accum_out_2_05_reg_146[15:0]
     3/4: $0\accum_out_0_06_reg_134[15:0]
     4/4: $0\accum_out_1_07_reg_122[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3466$740'.
     1/2: $0\accum_in_load_1_reg_426[15:0]
     2/2: $0\accum_in_load_reg_421[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3458$726'.
     1/1: $0\write_flag_0_reg_100[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3450$712'.
     1/1: $0\write_flag9_0_reg_89[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3442$698'.
     1/1: $0\write_flag6_0_reg_78[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3434$684'.
     1/1: $0\write_flag3_0_reg_67[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3426$670'.
     1/1: $0\out_idx_reg_111[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3414$655'.
     1/1: $0\ap_enable_reg_pp0_iter9[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3404$652'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3394$649'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3384$646'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3374$643'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3364$640'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3354$637'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3344$634'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3330$622'.
     1/1: $0\ap_enable_reg_pp0_iter10[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3320$619'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3308$610'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3296$606'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3288$604'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$603'.
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3033$597'.
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2977$586'.
     1/3: $3\ap_NS_fsm[9:0]
     2/3: $2\ap_NS_fsm[9:0]
     3/3: $1\ap_NS_fsm[9:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2969$582'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2961$578'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2953$574'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2945$570'.
     1/1: $1\accum_in_0_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2937$566'.
     1/1: $1\accum_in_0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2931$562'.
     1/1: $0\tmp_reg_146[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2925$560'.
     1/1: $0\add_ln87_reg_138[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2917$552'.
     1/1: $0\sum_01_reg_74[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2909$544'.
     1/1: $0\i_1_1_reg_63[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2897$538'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2889$536'.
     1/1: $0\ap_CS_fsm[9:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2879$531'.
     1/1: $0\accum_in_0_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$530'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2767$526'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2754$525'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2746$518'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2738$511'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2730$507'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2722$500'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2712$492'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2700$483'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2692$481'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$480'.
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2627$472'.
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2526$463'.
     1/2: $2\ap_NS_fsm[22:0]
     2/2: $1\ap_NS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2518$454'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2510$447'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2502$445'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2494$441'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2486$439'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2478$430'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2470$428'.
     1/3: $0\tmp_228_i_i_reg_164[15:0]
     2/3: $0\tmp_227_i_i_reg_159[15:0]
     3/3: $0\trunc_ln220_reg_154[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2464$426'.
     1/1: $0\sub_i_i_i_reg_179[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2458$424'.
     1/1: $0\mul_i_i_i_reg_189[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2452$422'.
     1/1: $0\add_i_i_i_reg_199[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2440$418'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2432$416'.
     1/1: $0\ap_CS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$415'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2280$414'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2234$398'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2199$383'.
     1/2: $2\ap_NS_fsm[2:0]
     2/2: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2191$379'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2183$377'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2175$366'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2167$359'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2159$348'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2151$341'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2143$339'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2135$335'.
     1/1: $1\ap_phi_mux_empty_phi_fu_112_p4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2127$331'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2119$329'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2113$325'.
     1/1: $0\outputRow_4_3[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2107$321'.
     1/1: $0\outputRow_4_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2101$317'.
     1/1: $0\outputRow_4_1[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2095$313'.
     1/1: $0\outputRow_4_0[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2089$311'.
     1/1: $0\outputCount_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2083$307'.
     1/1: $0\outputChanIdx_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2076$305'.
     1/2: $0\indices_12_read_reg_315[11:0]
     2/2: $0\indices_01_read_reg_309[5:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2069$303'.
     1/2: $0\icmp_ln88_reg_333[0:0]
     2/2: $0\shl_ln89_reg_320[13:2]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2061$296'.
     1/1: $0\empty_reg_109[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2049$292'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2041$290'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1922$289'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1911$288'.
     1/2: $0\sr_1[3:0]
     2/2: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1844$287'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1843$286'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1842$285'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1851$257'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1796$256'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
     1/8: $0\sr_7[3:0]
     2/8: $0\sr_6[3:0]
     3/8: $0\sr_5[3:0]
     4/8: $0\sr_4[3:0]
     5/8: $0\sr_3[3:0]
     6/8: $0\sr_2[3:0]
     7/8: $0\sr_1[3:0]
     8/8: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1712$254'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1711$253'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1710$252'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1719$224'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1664$223'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
     1/8: $0\sr_7[5:0]
     2/8: $0\sr_6[5:0]
     3/8: $0\sr_5[5:0]
     4/8: $0\sr_4[5:0]
     5/8: $0\sr_3[5:0]
     6/8: $0\sr_2[5:0]
     7/8: $0\sr_1[5:0]
     8/8: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1580$221'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1579$220'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1578$219'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1587$191'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1532$190'.
     1/1: $1\q[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
     1/8: $0\sr_7[11:0]
     2/8: $0\sr_6[11:0]
     3/8: $0\sr_5[11:0]
     4/8: $0\sr_4[11:0]
     5/8: $0\sr_3[11:0]
     6/8: $0\sr_2[11:0]
     7/8: $0\sr_1[11:0]
     8/8: $0\sr_0[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1448$188'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1447$187'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1446$186'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1455$158'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1406$157'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1395$156'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1328$155'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1327$154'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1326$153'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1335$125'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1286$124'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1275$123'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1208$122'.
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1207$121'.
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1206$120'.
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1215$92'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$91'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:950$26'.
     1/1: $0\ap_sync_reg_tdf3_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:938$22'.
     1/1: $0\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:926$18'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_3[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:914$14'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_2[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:902$10'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_1[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:890$6'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_0[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8187$2822'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8187$2822': $auto$proc_dlatch.cc:427:proc_dlatch$6003
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8178$2820'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8142$2819'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8142$2819': $auto$proc_dlatch.cc:427:proc_dlatch$6012
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8079$2809'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8013$2795'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7994$2794'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_valid1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7173$3347'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_q1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7172$3346'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6234$2190'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6215$2186'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\start_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6207$2182'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\real_start' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6199$2178'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6191$2163'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6183$2148'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6175$2141'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6167$2126'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6159$2119'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6151$2104'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6143$2097'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6135$2082'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6127$2075'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_k_14_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6117$2060'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6103$2054'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6093$2039'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6085$2035'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6077$2020'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_block_state1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5836$1907'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5773$1876'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5765$1861'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5757$1846'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5749$1839'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5741$1832'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5733$1817'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5725$1802'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5717$1795'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5709$1788'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\in_data_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5701$1782'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5693$1766'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5685$1750'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5675$1739'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5665$1728'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5657$1716'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5649$1704'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5639$1693'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5629$1682'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_ready' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5621$1680'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_182_p4' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5613$1672'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5605$1668'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5597$1664'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_done' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5589$1662'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5581$1660'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_block_state1' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5289$1592'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_NS_fsm' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5246$1570'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5238$1562'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5230$1556'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\indices_23_read' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5222$1547'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\indices_23_blk_n' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5214$1540'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\filter_data_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5206$1534'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_ready' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5198$1532'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5190$1524'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle_pp0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5182$1520'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5174$1516'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_done' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5166$1514'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5158$1512'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_block_state1' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4957$1440'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4916$1404'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4908$1398'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_we0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4900$1392'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4892$1388'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4884$1382'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_ready' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4876$1380'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4868$1364'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4860$1360'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_done' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4852$1358'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4844$1356'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_570' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4479$1243'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_block_state1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4449$1239'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4292$1186'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_310_p1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4274$1172'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_310_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4256$1158'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_305_p1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4238$1144'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4220$1130'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_ready' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4212$1128'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4204$1120'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_phi_ln45_phi_fu_290_p8' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4186$1112'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4178$1108'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4170$1104'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_done' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4162$1102'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4154$1100'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4146$1096'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4138$1092'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4130$1090'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4122$1088'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4114$1064'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4106$1040'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4088$1026'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4070$1012'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_block_state1' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3640$849'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3587$822'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_ready' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3579$820'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_idle_pp0' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3571$798'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_idle' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3563$794'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_done' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3555$792'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3547$786'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_condition_pp0_exit_iter9_state11' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3539$782'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_ce1' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3531$776'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3523$770'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_block_state1' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3033$597'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2977$586'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_ready' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2969$582'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_idle' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2961$578'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_done' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2953$574'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\accum_in_0_ap_vld' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2945$570'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\accum_in_0' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2937$566'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2767$526'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2754$525'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_return' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2746$518'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2738$511'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2730$507'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_done' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2722$500'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_block_state1' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2627$472'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2526$463'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\indices_23_read' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2518$454'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2510$447'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_ready' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2502$445'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_idle' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2494$441'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_done' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2486$439'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\adjustments_ce0' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2478$430'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2234$398'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2199$383'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2191$379'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2183$377'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2175$366'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2167$359'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2159$348'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2151$341'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2143$339'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_112_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2135$335'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2127$331'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2119$329'.
No latch inferred for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1922$289'.
No latch inferred for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1796$256'.
No latch inferred for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1664$223'.
No latch inferred for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1532$190'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1406$157'.
No latch inferred for signal `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1286$124'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\dout_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8777$3373'.
  created $dff cell `$procdff$6013' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\ce_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8773$3372'.
  created $dff cell `$procdff$6014' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din0_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8766$3371'.
  created $dff cell `$procdff$6015' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din1_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8766$3371'.
  created $dff cell `$procdff$6016' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8389$2857'.
  created $dff cell `$procdff$6017' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8389$2857'.
  created $dff cell `$procdff$6018' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8389$2857'.
  created $dff cell `$procdff$6019' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\dout_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7495$3357'.
  created $dff cell `$procdff$6020' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\ce_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7491$3356'.
  created $dff cell `$procdff$6021' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din0_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7484$3355'.
  created $dff cell `$procdff$6022' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din1_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7484$3355'.
  created $dff cell `$procdff$6023' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7517$2746'.
  created $dff cell `$procdff$6024' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7517$2746'.
  created $dff cell `$procdff$6025' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7517$2746'.
  created $dff cell `$procdff$6026' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8368$3353'.
  created $dff cell `$procdff$6027' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8364$3352'.
  created $dff cell `$procdff$6028' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8357$3351'.
  created $dff cell `$procdff$6029' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8357$3351'.
  created $dff cell `$procdff$6030' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7424$2732'.
  created $dff cell `$procdff$6031' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7424$2732'.
  created $dff cell `$procdff$6032' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7428$2720_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7424$2732'.
  created $dff cell `$procdff$6033' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721'.
  created $dff cell `$procdff$6034' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721'.
  created $dff cell `$procdff$6035' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721'.
  created $dff cell `$procdff$6036' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7418$2719_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721'.
  created $dff cell `$procdff$6037' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7336$3329'.
  created $dff cell `$procdff$6038' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7326$3321'.
  created $dff cell `$procdff$6039' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7316$3313'.
  created $dff cell `$procdff$6040' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7303$3306'.
  created $dff cell `$procdff$6041' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7303$3306'.
  created $dff cell `$procdff$6042' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7294$3304'.
  created $dff cell `$procdff$6043' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7285$3302'.
  created $dff cell `$procdff$6044' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7273$3298'.
  created $dff cell `$procdff$6045' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7261$3294'.
  created $dff cell `$procdff$6046' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577'.
  created $dff cell `$procdff$6047' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577'.
  created $dff cell `$procdff$6048' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577'.
  created $dff cell `$procdff$6049' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7118$2565_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577'.
  created $dff cell `$procdff$6050' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566'.
  created $dff cell `$procdff$6051' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7108$2564_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7022$3204'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7012$3196'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7002$3188'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6990$3184'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6978$3180'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6894$2517'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6888$2505_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6810$3153'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6800$3145'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6790$3137'.
  created $dff cell `$procdff$6067' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_q1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6777$3130'.
  created $dff cell `$procdff$6068' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_valid1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6777$3130'.
  created $dff cell `$procdff$6069' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6764$3123'.
  created $dff cell `$procdff$6070' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6764$3123'.
  created $dff cell `$procdff$6071' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6755$3121'.
  created $dff cell `$procdff$6072' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6746$3119'.
  created $dff cell `$procdff$6073' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6734$3115'.
  created $dff cell `$procdff$6074' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6722$3111'.
  created $dff cell `$procdff$6075' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367'.
  created $dff cell `$procdff$6076' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367'.
  created $dff cell `$procdff$6077' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367'.
  created $dff cell `$procdff$6078' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6588$2355_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367'.
  created $dff cell `$procdff$6079' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356'.
  created $dff cell `$procdff$6080' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356'.
  created $dff cell `$procdff$6081' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356'.
  created $dff cell `$procdff$6082' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6578$2354_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356'.
  created $dff cell `$procdff$6083' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6492$3026'.
  created $dff cell `$procdff$6084' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6482$3018'.
  created $dff cell `$procdff$6085' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6472$3010'.
  created $dff cell `$procdff$6086' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_q1' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6459$3003'.
  created $dff cell `$procdff$6087' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_valid1' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6459$3003'.
  created $dff cell `$procdff$6088' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6446$2996'.
  created $dff cell `$procdff$6089' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6446$2996'.
  created $dff cell `$procdff$6090' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6437$2994'.
  created $dff cell `$procdff$6091' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6428$2992'.
  created $dff cell `$procdff$6092' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6416$2988'.
  created $dff cell `$procdff$6093' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6404$2984'.
  created $dff cell `$procdff$6094' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\k_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6071$2005'.
  created $dff cell `$procdff$6095' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\j_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6065$1988'.
  created $dff cell `$procdff$6096' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\i_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6059$1969'.
  created $dff cell `$procdff$6097' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6047$1963'.
  created $dff cell `$procdff$6098' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6035$1946'.
  created $dff cell `$procdff$6099' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6027$1944'.
  created $dff cell `$procdff$6100' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\icmp_ln25_reg_457' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5575$1656'.
  created $dff cell `$procdff$6101' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\empty_117_reg_471' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5567$1650'.
  created $dff cell `$procdff$6102' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln33_16_reg_477' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5567$1650'.
  created $dff cell `$procdff$6103' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln33_17_reg_482' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5567$1650'.
  created $dff cell `$procdff$6104' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\trunc_ln165_reg_432' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5559$1648'.
  created $dff cell `$procdff$6105' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\col_coord_reg_437' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5559$1648'.
  created $dff cell `$procdff$6106' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\is_padding_reg_442' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5559$1648'.
  created $dff cell `$procdff$6107' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln32_reg_452' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5553$1646'.
  created $dff cell `$procdff$6108' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln25_reg_466' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5547$1638'.
  created $dff cell `$procdff$6109' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\kk_0_i_i_reg_178' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5539$1629'.
  created $dff cell `$procdff$6110' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5527$1617'.
  created $dff cell `$procdff$6111' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5515$1609'.
  created $dff cell `$procdff$6112' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_done_reg' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5503$1605'.
  created $dff cell `$procdff$6113' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5495$1603'.
  created $dff cell `$procdff$6114' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_144 [4:0]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5315$1601'.
  created $dff cell `$procdff$6115' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_144 [8:5]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5152$1510'.
  created $dff cell `$procdff$6116' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\icmp_ln49_reg_154' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5146$1506'.
  created $dff cell `$procdff$6117' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\add_ln49_reg_149' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5140$1500'.
  created $dff cell `$procdff$6118' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5132$1484'.
  created $dff cell `$procdff$6119' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5118$1469'.
  created $dff cell `$procdff$6120' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5106$1454'.
  created $dff cell `$procdff$6121' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_done_reg' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5094$1450'.
  created $dff cell `$procdff$6122' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_CS_fsm' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5086$1448'.
  created $dff cell `$procdff$6123' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4838$1350'.
  created $dff cell `$procdff$6124' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\mul_reg_144' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4832$1346'.
  created $dff cell `$procdff$6125' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ifmap_vec_0_0_load_reg_134' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4825$1340'.
  created $dff cell `$procdff$6126' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\weight_vecs_0_0_0_load_reg_139' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4825$1340'.
  created $dff cell `$procdff$6127' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter2_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6128' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter3_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6129' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter4_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6130' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter5_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6131' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter6_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6132' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter2_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6133' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter3_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6134' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter4_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6135' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter5_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6136' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter6_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
  created $dff cell `$procdff$6137' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4802$1334'.
  created $dff cell `$procdff$6138' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4802$1334'.
  created $dff cell `$procdff$6139' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4802$1334'.
  created $dff cell `$procdff$6140' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4794$1320'.
  created $dff cell `$procdff$6141' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4782$1311'.
  created $dff cell `$procdff$6142' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4772$1308'.
  created $dff cell `$procdff$6143' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4762$1305'.
  created $dff cell `$procdff$6144' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4752$1302'.
  created $dff cell `$procdff$6145' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4742$1299'.
  created $dff cell `$procdff$6146' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4732$1296'.
  created $dff cell `$procdff$6147' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4718$1291'.
  created $dff cell `$procdff$6148' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4706$1278'.
  created $dff cell `$procdff$6149' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_done_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4694$1274'.
  created $dff cell `$procdff$6150' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4686$1272'.
  created $dff cell `$procdff$6151' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\trunc_ln25_reg_496' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4064$1006'.
  created $dff cell `$procdff$6152' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_492' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4057$1002'.
  created $dff cell `$procdff$6153' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_492_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4057$1002'.
  created $dff cell `$procdff$6154' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4050$994'.
  created $dff cell `$procdff$6155' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4050$994'.
  created $dff cell `$procdff$6156' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4043$986'.
  created $dff cell `$procdff$6157' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4043$986'.
  created $dff cell `$procdff$6158' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4036$978'.
  created $dff cell `$procdff$6159' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4036$978'.
  created $dff cell `$procdff$6160' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4029$970'.
  created $dff cell `$procdff$6161' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4029$970'.
  created $dff cell `$procdff$6162' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\add_ln25_reg_586' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4023$962'.
  created $dff cell `$procdff$6163' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_20_reg_576' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4016$954'.
  created $dff cell `$procdff$6164' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_21_reg_581' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4016$954'.
  created $dff cell `$procdff$6165' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_18_reg_556' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4009$946'.
  created $dff cell `$procdff$6166' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_19_reg_561' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4009$946'.
  created $dff cell `$procdff$6167' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_16_reg_536' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4002$938'.
  created $dff cell `$procdff$6168' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_17_reg_541' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4002$938'.
  created $dff cell `$procdff$6169' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_reg_516' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3995$930'.
  created $dff cell `$procdff$6170' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_15_reg_521' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3995$930'.
  created $dff cell `$procdff$6171' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\x_reg_168' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3987$916'.
  created $dff cell `$procdff$6172' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\q_reg_276' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3979$911'.
  created $dff cell `$procdff$6173' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3967$894'.
  created $dff cell `$procdff$6174' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3955$881'.
  created $dff cell `$procdff$6175' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_done_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3943$877'.
  created $dff cell `$procdff$6176' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3935$875'.
  created $dff cell `$procdff$6177' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3517$764'.
  created $dff cell `$procdff$6178' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\sum0_reg_431' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3511$760'.
  created $dff cell `$procdff$6179' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter2_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6180' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter3_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6181' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter4_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6182' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter5_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6183' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter6_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6184' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter7_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6185' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter8_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6186' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter9_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6187' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter2_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6188' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter3_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6189' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter4_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6190' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter5_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6191' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter6_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6192' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter7_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6193' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter8_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6194' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter9_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
  created $dff cell `$procdff$6195' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3482$754'.
  created $dff cell `$procdff$6196' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3482$754'.
  created $dff cell `$procdff$6197' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3482$754'.
  created $dff cell `$procdff$6198' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_1_07_reg_122' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3473$748'.
  created $dff cell `$procdff$6199' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_0_06_reg_134' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3473$748'.
  created $dff cell `$procdff$6200' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_2_05_reg_146' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3473$748'.
  created $dff cell `$procdff$6201' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_3_04_reg_158' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3473$748'.
  created $dff cell `$procdff$6202' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_in_load_reg_421' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3466$740'.
  created $dff cell `$procdff$6203' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_in_load_1_reg_426' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3466$740'.
  created $dff cell `$procdff$6204' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag_0_reg_100' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3458$726'.
  created $dff cell `$procdff$6205' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag9_0_reg_89' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3450$712'.
  created $dff cell `$procdff$6206' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag6_0_reg_78' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3442$698'.
  created $dff cell `$procdff$6207' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag3_0_reg_67' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3434$684'.
  created $dff cell `$procdff$6208' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\out_idx_reg_111' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3426$670'.
  created $dff cell `$procdff$6209' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter9' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3414$655'.
  created $dff cell `$procdff$6210' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter8' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3404$652'.
  created $dff cell `$procdff$6211' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3394$649'.
  created $dff cell `$procdff$6212' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3384$646'.
  created $dff cell `$procdff$6213' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3374$643'.
  created $dff cell `$procdff$6214' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3364$640'.
  created $dff cell `$procdff$6215' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3354$637'.
  created $dff cell `$procdff$6216' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3344$634'.
  created $dff cell `$procdff$6217' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter10' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3330$622'.
  created $dff cell `$procdff$6218' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3320$619'.
  created $dff cell `$procdff$6219' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3308$610'.
  created $dff cell `$procdff$6220' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_done_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3296$606'.
  created $dff cell `$procdff$6221' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3288$604'.
  created $dff cell `$procdff$6222' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\tmp_reg_146' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2931$562'.
  created $dff cell `$procdff$6223' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\add_ln87_reg_138' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2925$560'.
  created $dff cell `$procdff$6224' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\sum_01_reg_74' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2917$552'.
  created $dff cell `$procdff$6225' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\i_1_1_reg_63' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2909$544'.
  created $dff cell `$procdff$6226' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\ap_done_reg' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2897$538'.
  created $dff cell `$procdff$6227' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2889$536'.
  created $dff cell `$procdff$6228' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\accum_in_0_preg' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2879$531'.
  created $dff cell `$procdff$6229' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc506.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2712$492'.
  created $dff cell `$procdff$6230' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc506.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2700$483'.
  created $dff cell `$procdff$6231' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc506.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2692$481'.
  created $dff cell `$procdff$6232' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\trunc_ln220_reg_154' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2470$428'.
  created $dff cell `$procdff$6233' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\tmp_227_i_i_reg_159' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2470$428'.
  created $dff cell `$procdff$6234' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\tmp_228_i_i_reg_164' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2470$428'.
  created $dff cell `$procdff$6235' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\sub_i_i_i_reg_179' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2464$426'.
  created $dff cell `$procdff$6236' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\mul_i_i_i_reg_189' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2458$424'.
  created $dff cell `$procdff$6237' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\add_i_i_i_reg_199' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2452$422'.
  created $dff cell `$procdff$6238' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\ap_done_reg' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2440$418'.
  created $dff cell `$procdff$6239' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2432$416'.
  created $dff cell `$procdff$6240' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\shl_ln89_reg_320 [1:0]' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2280$414'.
  created $dff cell `$procdff$6241' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_3' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2113$325'.
  created $dff cell `$procdff$6242' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2107$321'.
  created $dff cell `$procdff$6243' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_1' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2101$317'.
  created $dff cell `$procdff$6244' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_0' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2095$313'.
  created $dff cell `$procdff$6245' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputCount_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2089$311'.
  created $dff cell `$procdff$6246' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputChanIdx_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2083$307'.
  created $dff cell `$procdff$6247' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_read_reg_309' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2076$305'.
  created $dff cell `$procdff$6248' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_read_reg_315' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2076$305'.
  created $dff cell `$procdff$6249' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\shl_ln89_reg_320 [13:2]' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2069$303'.
  created $dff cell `$procdff$6250' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\icmp_ln88_reg_333' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2069$303'.
  created $dff cell `$procdff$6251' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\empty_reg_109' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2061$296'.
  created $dff cell `$procdff$6252' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2049$292'.
  created $dff cell `$procdff$6253' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2041$290'.
  created $dff cell `$procdff$6254' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1911$288'.
  created $dff cell `$procdff$6255' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1911$288'.
  created $dff cell `$procdff$6256' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1851$257'.
  created $dff cell `$procdff$6257' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1851$257'.
  created $dff cell `$procdff$6258' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1851$257'.
  created $dff cell `$procdff$6259' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6260' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6261' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6262' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6263' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6264' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6265' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6266' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
  created $dff cell `$procdff$6267' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1719$224'.
  created $dff cell `$procdff$6268' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1719$224'.
  created $dff cell `$procdff$6269' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1719$224'.
  created $dff cell `$procdff$6270' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6271' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6272' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6273' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6274' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6275' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6276' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6277' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
  created $dff cell `$procdff$6278' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1587$191'.
  created $dff cell `$procdff$6279' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1587$191'.
  created $dff cell `$procdff$6280' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1587$191'.
  created $dff cell `$procdff$6281' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6282' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6283' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6284' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6285' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6286' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6287' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6288' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
  created $dff cell `$procdff$6289' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1455$158'.
  created $dff cell `$procdff$6290' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1455$158'.
  created $dff cell `$procdff$6291' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1455$158'.
  created $dff cell `$procdff$6292' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1395$156'.
  created $dff cell `$procdff$6293' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1395$156'.
  created $dff cell `$procdff$6294' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1335$125'.
  created $dff cell `$procdff$6295' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1335$125'.
  created $dff cell `$procdff$6296' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1335$125'.
  created $dff cell `$procdff$6297' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1275$123'.
  created $dff cell `$procdff$6298' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1275$123'.
  created $dff cell `$procdff$6299' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1215$92'.
  created $dff cell `$procdff$6300' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1215$92'.
  created $dff cell `$procdff$6301' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1215$92'.
  created $dff cell `$procdff$6302' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_tdf3_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:950$26'.
  created $dff cell `$procdff$6303' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:938$22'.
  created $dff cell `$procdff$6304' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_3' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:926$18'.
  created $dff cell `$procdff$6305' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_2' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:914$14'.
  created $dff cell `$procdff$6306' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:902$10'.
  created $dff cell `$procdff$6307' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:890$6'.
  created $dff cell `$procdff$6308' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8777$3373'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8777$3373'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8773$3372'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8766$3371'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8766$3371'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8479$2858'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8389$2857'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8389$2857'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7495$3357'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7495$3357'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7491$3356'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7484$3355'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7484$3355'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8187$2822'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8187$2822'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8178$2820'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8142$2819'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8142$2819'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8079$2809'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8013$2795'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8013$2795'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7994$2794'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7994$2794'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7691$2747'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7517$2746'.
Removing empty process `td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7517$2746'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8368$3353'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8368$3353'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8364$3352'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8357$3351'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8357$3351'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7424$2732'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7424$2732'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7414$2721'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7176$3350'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7175$3349'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7174$3348'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7173$3347'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7172$3346'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7171$3345'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7170$3344'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7169$3343'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7168$3342'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7167$3341'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7166$3340'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7336$3329'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7336$3329'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7326$3321'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7326$3321'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7316$3313'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7316$3313'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7303$3306'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7303$3306'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7294$3304'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7294$3304'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7285$3302'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7285$3302'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7273$3298'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7273$3298'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7261$3294'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7261$3294'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7114$2577'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7104$2566'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6939$3219'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6938$3218'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6937$3217'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6936$3216'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6935$3215'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7022$3204'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7022$3204'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7012$3196'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7012$3196'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7002$3188'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7002$3188'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6990$3184'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6990$3184'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6978$3180'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6978$3180'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6894$2517'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6894$2517'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6884$2506'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6644$3174'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6643$3173'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6642$3172'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6641$3171'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6640$3170'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6639$3169'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6638$3168'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6637$3167'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6636$3166'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6635$3165'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6634$3164'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6810$3153'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6810$3153'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6800$3145'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6800$3145'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6790$3137'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6790$3137'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6777$3130'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6777$3130'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6764$3123'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6764$3123'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6755$3121'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6755$3121'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6746$3119'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6746$3119'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6734$3115'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6734$3115'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6722$3111'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6722$3111'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6584$2367'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6574$2356'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6314$3047'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6313$3046'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6312$3045'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6311$3044'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6310$3043'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6309$3042'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6308$3041'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6307$3040'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6306$3039'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6305$3038'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6304$3037'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6492$3026'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6492$3026'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6482$3018'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6482$3018'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6472$3010'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6472$3010'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6459$3003'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6459$3003'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6446$2996'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6446$2996'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6437$2994'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6437$2994'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6428$2992'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6428$2992'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6416$2988'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6416$2988'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6404$2984'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6404$2984'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$2210'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6234$2190'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6215$2186'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6215$2186'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6207$2182'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6207$2182'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6199$2178'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6199$2178'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6191$2163'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6191$2163'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6183$2148'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6183$2148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6175$2141'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6175$2141'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6167$2126'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6167$2126'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6159$2119'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6159$2119'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6151$2104'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6151$2104'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6143$2097'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6143$2097'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6135$2082'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6135$2082'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6127$2075'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6127$2075'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6117$2060'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6117$2060'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6103$2054'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6103$2054'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6093$2039'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6093$2039'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6085$2035'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6085$2035'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6077$2020'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6077$2020'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6071$2005'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6071$2005'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6065$1988'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6065$1988'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6059$1969'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6059$1969'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6047$1963'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6047$1963'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6035$1946'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6035$1946'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6027$1944'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6027$1944'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1943'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5836$1907'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5773$1876'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5773$1876'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5765$1861'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5765$1861'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5757$1846'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5757$1846'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5749$1839'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5749$1839'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5741$1832'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5741$1832'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5733$1817'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5733$1817'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5725$1802'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5725$1802'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5717$1795'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5717$1795'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5709$1788'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5709$1788'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5701$1782'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5701$1782'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5693$1766'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5693$1766'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5685$1750'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5685$1750'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5675$1739'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5675$1739'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5665$1728'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5665$1728'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5657$1716'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5657$1716'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5649$1704'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5649$1704'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5639$1693'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5639$1693'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5629$1682'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5629$1682'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5621$1680'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5621$1680'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5613$1672'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5613$1672'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5605$1668'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5605$1668'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5597$1664'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5597$1664'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5589$1662'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5589$1662'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5581$1660'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5581$1660'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5575$1656'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5575$1656'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5567$1650'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5567$1650'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5559$1648'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5559$1648'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5553$1646'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5553$1646'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5547$1638'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5547$1638'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5539$1629'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5539$1629'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5527$1617'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5527$1617'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5515$1609'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5515$1609'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5503$1605'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5503$1605'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5495$1603'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5495$1603'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1602'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5315$1601'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5289$1592'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5246$1570'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5246$1570'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5238$1562'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5238$1562'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5230$1556'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5230$1556'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5222$1547'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5222$1547'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5214$1540'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5214$1540'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5206$1534'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5206$1534'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5198$1532'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5198$1532'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5190$1524'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5190$1524'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5182$1520'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5182$1520'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5174$1516'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5174$1516'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5166$1514'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5166$1514'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5158$1512'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5158$1512'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5152$1510'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5152$1510'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5146$1506'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5146$1506'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5140$1500'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5140$1500'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5132$1484'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5132$1484'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5118$1469'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5118$1469'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5106$1454'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5106$1454'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5094$1450'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5094$1450'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5086$1448'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5086$1448'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1447'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4957$1440'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4916$1404'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4916$1404'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4908$1398'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4908$1398'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4900$1392'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4900$1392'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4892$1388'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4892$1388'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4884$1382'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4884$1382'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4876$1380'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4876$1380'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4868$1364'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4868$1364'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4860$1360'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4860$1360'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4852$1358'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4852$1358'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4844$1356'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4844$1356'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4838$1350'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4838$1350'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4832$1346'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4832$1346'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4825$1340'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4825$1340'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4810$1338'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4802$1334'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4802$1334'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4794$1320'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4794$1320'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4782$1311'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4782$1311'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4772$1308'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4772$1308'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4762$1305'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4762$1305'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4752$1302'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4752$1302'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4742$1299'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4742$1299'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4732$1296'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4732$1296'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4718$1291'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4718$1291'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4706$1278'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4706$1278'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4694$1274'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4694$1274'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4686$1272'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4686$1272'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$1271'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4479$1243'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4449$1239'.
Found and cleaned up 12 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4292$1186'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4292$1186'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4274$1172'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4274$1172'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4256$1158'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4256$1158'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4238$1144'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4238$1144'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4220$1130'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4220$1130'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4212$1128'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4212$1128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4204$1120'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4204$1120'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4186$1112'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4186$1112'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4178$1108'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4178$1108'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4170$1104'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4170$1104'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4162$1102'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4162$1102'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4154$1100'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4154$1100'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4146$1096'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4146$1096'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4138$1092'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4138$1092'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4130$1090'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4130$1090'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4122$1088'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4122$1088'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4114$1064'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4114$1064'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4106$1040'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4106$1040'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4088$1026'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4088$1026'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4070$1012'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4070$1012'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4064$1006'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4064$1006'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4057$1002'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4057$1002'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4050$994'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4050$994'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4043$986'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4043$986'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4036$978'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4036$978'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4029$970'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4029$970'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4023$962'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4023$962'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4016$954'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4016$954'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4009$946'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4009$946'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4002$938'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4002$938'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3995$930'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3995$930'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3987$916'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3987$916'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3979$911'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3979$911'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3967$894'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3967$894'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3955$881'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3955$881'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3943$877'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3943$877'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3935$875'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3935$875'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$874'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3640$849'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3587$822'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3587$822'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3579$820'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3579$820'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3571$798'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3571$798'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3563$794'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3563$794'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3555$792'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3555$792'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3547$786'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3547$786'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3539$782'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3539$782'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3531$776'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3531$776'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3523$770'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3523$770'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3517$764'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3517$764'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3511$760'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3511$760'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3490$758'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3482$754'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3482$754'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3473$748'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3473$748'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3466$740'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3466$740'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3458$726'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3458$726'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3450$712'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3450$712'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3442$698'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3442$698'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3434$684'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3434$684'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3426$670'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3426$670'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3414$655'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3414$655'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3404$652'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3404$652'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3394$649'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3394$649'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3384$646'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3384$646'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3374$643'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3374$643'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3364$640'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3364$640'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3354$637'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3354$637'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3344$634'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3344$634'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3330$622'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3330$622'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3320$619'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3320$619'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3308$610'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3308$610'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3296$606'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3296$606'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3288$604'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3288$604'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$603'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3033$597'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2977$586'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2977$586'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2969$582'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2969$582'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2961$578'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2961$578'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2953$574'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2953$574'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2945$570'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2945$570'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2937$566'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2937$566'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2931$562'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2931$562'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2925$560'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2925$560'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2917$552'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2917$552'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2909$544'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2909$544'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2897$538'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2897$538'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2889$536'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2889$536'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2879$531'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2879$531'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$530'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2767$526'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2754$525'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2754$525'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2746$518'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2746$518'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2738$511'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2738$511'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2730$507'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2730$507'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2722$500'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2722$500'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2712$492'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2712$492'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2700$483'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2700$483'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2692$481'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2692$481'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$480'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2627$472'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2526$463'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2526$463'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2518$454'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2518$454'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2510$447'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2510$447'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2502$445'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2502$445'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2494$441'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2494$441'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2486$439'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2486$439'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2478$430'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2478$430'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2470$428'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2470$428'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2464$426'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2464$426'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2458$424'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2458$424'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2452$422'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2452$422'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2440$418'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2440$418'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2432$416'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2432$416'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$415'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2280$414'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2234$398'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2199$383'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2199$383'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2191$379'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2191$379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2183$377'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2183$377'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2175$366'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2175$366'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2167$359'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2167$359'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2159$348'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2159$348'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2151$341'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2151$341'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2143$339'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2143$339'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2135$335'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2135$335'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2127$331'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2127$331'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2119$329'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2119$329'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2113$325'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2113$325'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2107$321'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2107$321'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2101$317'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2101$317'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2095$313'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2095$313'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2089$311'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2089$311'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2083$307'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2083$307'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2076$305'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2076$305'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2069$303'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2069$303'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2061$296'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2061$296'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2049$292'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2049$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2041$290'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2041$290'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1922$289'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1922$289'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1911$288'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1911$288'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1844$287'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1843$286'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1842$285'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1851$257'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1851$257'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1796$256'.
Removing empty process `td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1796$256'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
Removing empty process `td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1779$255'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1712$254'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1711$253'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1710$252'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1719$224'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1719$224'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1664$223'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1664$223'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1647$222'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1580$221'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1579$220'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1578$219'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1587$191'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1587$191'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1532$190'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1532$190'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1515$189'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1448$188'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1447$187'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1446$186'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1455$158'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1455$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1406$157'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1406$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1395$156'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1395$156'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1328$155'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1327$154'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1326$153'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1335$125'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1335$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1286$124'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1286$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1275$123'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1275$123'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1208$122'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1207$121'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1206$120'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1215$92'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1215$92'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:0$91'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:950$26'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:950$26'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:938$22'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:938$22'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:926$18'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:926$18'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:914$14'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:914$14'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:902$10'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:902$10'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:890$6'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:890$6'.
Cleaned up 533 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
<suppressed ~6 debug messages>
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
<suppressed ~6 debug messages>
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
<suppressed ~47 debug messages>
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~226 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~103 debug messages>
Optimizing module td_fused_top_tdf3_dot_product.
<suppressed ~146 debug messages>
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~327 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
<suppressed ~213 debug messages>
Optimizing module td_fused_top_tdf3_accum_3.
<suppressed ~36 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc506.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf3_adjust.
<suppressed ~31 debug messages>
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
<suppressed ~54 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
<suppressed ~29 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~324 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~123 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~81 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~174 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~96 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
<suppressed ~12 debug messages>
Removed a total of 767 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8564$2860: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:8564$2860: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3650.
    dead port 2/2 on $mux $procmux$3644.
    dead port 2/2 on $mux $procmux$3638.
    dead port 2/2 on $mux $procmux$3623.
    dead port 2/2 on $mux $procmux$3617.
    dead port 2/2 on $mux $procmux$3611.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3770.
    dead port 2/2 on $mux $procmux$3764.
    dead port 2/2 on $mux $procmux$3758.
    dead port 2/2 on $mux $procmux$3740.
    dead port 2/2 on $mux $procmux$3734.
    dead port 2/2 on $mux $procmux$3728.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3842.
    dead port 2/2 on $mux $procmux$3836.
    dead port 2/2 on $mux $procmux$3830.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3976.
    dead port 2/2 on $mux $procmux$3970.
    dead port 2/2 on $mux $procmux$3964.
    dead port 2/2 on $mux $procmux$3946.
    dead port 2/2 on $mux $procmux$3940.
    dead port 2/2 on $mux $procmux$3934.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4111.
    dead port 1/2 on $mux $procmux$4104.
    dead port 1/2 on $mux $procmux$4092.
    dead port 2/2 on $mux $procmux$4092.
    dead port 2/2 on $mux $procmux$4114.
    dead port 2/2 on $mux $procmux$4116.
    dead port 2/2 on $mux $procmux$4122.
    dead port 1/2 on $mux $procmux$4080.
    dead port 2/2 on $mux $procmux$4080.
    dead port 1/2 on $mux $procmux$4098.
    dead port 2/2 on $mux $procmux$4098.
    dead port 1/2 on $mux $procmux$4086.
    dead port 2/2 on $mux $procmux$4086.
    dead port 1/2 on $mux $procmux$4131.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4181.
    dead port 1/2 on $mux $procmux$4229.
    dead port 2/2 on $mux $procmux$4229.
    dead port 1/2 on $mux $procmux$4256.
    dead port 2/2 on $mux $procmux$4178.
    dead port 1/2 on $mux $procmux$4271.
    dead port 2/2 on $mux $procmux$4172.
    dead port 2/2 on $mux $procmux$4201.
    dead port 1/2 on $mux $procmux$4280.
    dead port 1/2 on $mux $procmux$4232.
    dead port 2/2 on $mux $procmux$4232.
    dead port 1/2 on $mux $procmux$4217.
    dead port 2/2 on $mux $procmux$4217.
    dead port 2/2 on $mux $procmux$4191.
    dead port 1/2 on $mux $procmux$4247.
    dead port 1/2 on $mux $procmux$4220.
    dead port 2/2 on $mux $procmux$4220.
    dead port 2/2 on $mux $procmux$4183.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4361.
    dead port 2/2 on $mux $procmux$4368.
    dead port 1/2 on $mux $procmux$4427.
    dead port 2/2 on $mux $procmux$4427.
    dead port 2/2 on $mux $procmux$4376.
    dead port 1/2 on $mux $procmux$4393.
    dead port 2/2 on $mux $procmux$4393.
    dead port 2/2 on $mux $procmux$4356.
    dead port 2/2 on $mux $procmux$4359.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4480.
    dead port 2/2 on $mux $procmux$4472.
    dead port 2/2 on $mux $procmux$4465.
    dead port 1/2 on $mux $procmux$4553.
    dead port 2/2 on $mux $procmux$4553.
    dead port 1/2 on $mux $procmux$4463.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4961.
    dead port 2/2 on $mux $procmux$4661.
    dead port 2/2 on $mux $procmux$4673.
    dead port 2/2 on $mux $procmux$4684.
    dead port 2/2 on $mux $procmux$4687.
    dead port 2/2 on $mux $procmux$4689.
    dead port 2/2 on $mux $procmux$4702.
    dead port 2/2 on $mux $procmux$4716.
    dead port 1/2 on $mux $procmux$5028.
    dead port 2/2 on $mux $procmux$4731.
    dead port 1/2 on $mux $procmux$5031.
    dead port 1/2 on $mux $procmux$5034.
    dead port 2/2 on $mux $procmux$4747.
    dead port 2/2 on $mux $procmux$5036.
    dead port 1/2 on $mux $procmux$5043.
    dead port 1/2 on $mux $procmux$5046.
    dead port 2/2 on $mux $procmux$5048.
    dead port 1/2 on $mux $procmux$5055.
    dead port 2/2 on $mux $procmux$5057.
    dead port 1/2 on $mux $procmux$4863.
    dead port 2/2 on $mux $procmux$4865.
    dead port 2/2 on $mux $procmux$5063.
    dead port 1/2 on $mux $procmux$5073.
    dead port 1/2 on $mux $procmux$5076.
    dead port 1/2 on $mux $procmux$4956.
    dead port 1/2 on $mux $procmux$5079.
    dead port 2/2 on $mux $procmux$5081.
    dead port 1/2 on $mux $procmux$5088.
    dead port 1/2 on $mux $procmux$5091.
    dead port 1/2 on $mux $procmux$4767.
    dead port 2/2 on $mux $procmux$5093.
    dead port 1/2 on $mux $procmux$4770.
    dead port 1/2 on $mux $procmux$4773.
    dead port 1/2 on $mux $procmux$5100.
    dead port 2/2 on $mux $procmux$4775.
    dead port 2/2 on $mux $procmux$5102.
    dead port 1/2 on $mux $procmux$4782.
    dead port 2/2 on $mux $procmux$5108.
    dead port 1/2 on $mux $procmux$4785.
    dead port 2/2 on $mux $procmux$4787.
    dead port 2/2 on $mux $procmux$4640.
    dead port 1/2 on $mux $procmux$4794.
    dead port 2/2 on $mux $procmux$4796.
    dead port 1/2 on $mux $procmux$4980.
    dead port 2/2 on $mux $procmux$4802.
    dead port 1/2 on $mux $procmux$4812.
    dead port 1/2 on $mux $procmux$4815.
    dead port 1/2 on $mux $procmux$4818.
    dead port 2/2 on $mux $procmux$4820.
    dead port 1/2 on $mux $procmux$4827.
    dead port 1/2 on $mux $procmux$4830.
    dead port 2/2 on $mux $procmux$4832.
    dead port 1/2 on $mux $procmux$4839.
    dead port 2/2 on $mux $procmux$4841.
    dead port 2/2 on $mux $procmux$4847.
    dead port 1/2 on $mux $procmux$4857.
    dead port 1/2 on $mux $procmux$4860.
    dead port 1/2 on $mux $procmux$4872.
    dead port 1/2 on $mux $procmux$4875.
    dead port 2/2 on $mux $procmux$4877.
    dead port 2/2 on $mux $procmux$4627.
    dead port 1/2 on $mux $procmux$4884.
    dead port 2/2 on $mux $procmux$4886.
    dead port 1/2 on $mux $procmux$4968.
    dead port 2/2 on $mux $procmux$4635.
    dead port 2/2 on $mux $procmux$4892.
    dead port 1/2 on $mux $procmux$4959.
    dead port 1/2 on $mux $procmux$4902.
    dead port 1/2 on $mux $procmux$4905.
    dead port 1/2 on $mux $procmux$4908.
    dead port 2/2 on $mux $procmux$4910.
    dead port 1/2 on $mux $procmux$4917.
    dead port 1/2 on $mux $procmux$4920.
    dead port 1/2 on $mux $procmux$4971.
    dead port 2/2 on $mux $procmux$4922.
    dead port 1/2 on $mux $procmux$4929.
    dead port 2/2 on $mux $procmux$4982.
    dead port 2/2 on $mux $procmux$4973.
    dead port 2/2 on $mux $procmux$4931.
    dead port 2/2 on $mux $procmux$4988.
    dead port 2/2 on $mux $procmux$4638.
    dead port 2/2 on $mux $procmux$4618.
    dead port 2/2 on $mux $procmux$4937.
    dead port 2/2 on $mux $procmux$4650.
    dead port 1/2 on $mux $procmux$4953.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5366.
    dead port 2/2 on $mux $procmux$5366.
    dead port 2/2 on $mux $procmux$5213.
    dead port 2/2 on $mux $procmux$5205.
    dead port 2/2 on $mux $procmux$5198.
    dead port 2/2 on $mux $procmux$5196.
    dead port 2/2 on $mux $procmux$5193.
    dead port 1/2 on $mux $procmux$5323.
    dead port 2/2 on $mux $procmux$5323.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5428.
    dead port 2/2 on $mux $procmux$5413.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2631$479: \add_i_i_i_reg_199 -> { 1'0 \add_i_i_i_reg_199 [14:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5544.
    dead port 1/2 on $mux $procmux$5575.
    dead port 2/2 on $mux $procmux$5575.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5618.
    dead port 1/2 on $mux $procmux$5641.
    dead port 2/2 on $mux $procmux$5641.
    dead port 1/2 on $mux $procmux$5635.
    dead port 2/2 on $mux $procmux$5635.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 172 multiplexer ports.
<suppressed ~516 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3423: { $procmux$3467_CMP $procmux$3466_CMP $auto$opt_reduce.cc:134:opt_mux$6365 }
    New ctrl vector for $pmux cell $procmux$3438: { $procmux$3467_CMP $procmux$3466_CMP $auto$opt_reduce.cc:134:opt_mux$6367 }
    New ctrl vector for $pmux cell $procmux$3418: { $procmux$3467_CMP $auto$opt_reduce.cc:134:opt_mux$6369 }
    New ctrl vector for $pmux cell $procmux$3458: { $procmux$3467_CMP $auto$opt_reduce.cc:134:opt_mux$6371 }
    New ctrl vector for $pmux cell $procmux$3433: { $procmux$3467_CMP $procmux$3466_CMP $auto$opt_reduce.cc:134:opt_mux$6373 }
    New ctrl vector for $pmux cell $procmux$3413: { $procmux$3467_CMP $auto$opt_reduce.cc:134:opt_mux$6375 }
    New ctrl vector for $pmux cell $procmux$3428: { $procmux$3467_CMP $procmux$3466_CMP $auto$opt_reduce.cc:134:opt_mux$6377 }
    New ctrl vector for $pmux cell $procmux$3463: { }
    New ctrl vector for $pmux cell $procmux$3408: { $procmux$3467_CMP $auto$opt_reduce.cc:134:opt_mux$6379 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3523: { }
    New ctrl vector for $pmux cell $procmux$3473: { $procmux$3527_CMP $procmux$3526_CMP $auto$opt_reduce.cc:134:opt_mux$6381 }
    New ctrl vector for $pmux cell $procmux$3468: { $procmux$3527_CMP $auto$opt_reduce.cc:134:opt_mux$6383 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3558: { $procmux$3567_CMP $procmux$3565_CMP $auto$opt_reduce.cc:134:opt_mux$6385 }
    New ctrl vector for $pmux cell $procmux$3563: { $procmux$3567_CMP $auto$opt_reduce.cc:134:opt_mux$6387 $procmux$3564_CMP }
    New ctrl vector for $pmux cell $procmux$3548: { $procmux$3567_CMP $procmux$3566_CMP $auto$opt_reduce.cc:134:opt_mux$6389 }
    New ctrl vector for $pmux cell $procmux$3543: { $procmux$3547_CMP $auto$opt_reduce.cc:134:opt_mux$6391 $procmux$3544_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3636:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3636_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3636_Y [0]
      New connections: $procmux$3636_Y [15:1] = { $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] $procmux$3636_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3609:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3609_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3609_Y [0]
      New connections: $procmux$3609_Y [15:1] = { $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] $procmux$3609_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3653:
      Old ports: A=16'0000000000000000, B=$procmux$3636_Y, Y=$procmux$3653_Y
      New ports: A=1'0, B=$procmux$3636_Y [0], Y=$procmux$3653_Y [0]
      New connections: $procmux$3653_Y [15:1] = { $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3626:
      Old ports: A=16'0000000000000000, B=$procmux$3609_Y, Y=$procmux$3626_Y
      New ports: A=1'0, B=$procmux$3609_Y [0], Y=$procmux$3626_Y [0]
      New connections: $procmux$3626_Y [15:1] = { $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] $procmux$3626_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3756:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3756_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3756_Y [0]
      New connections: $procmux$3756_Y [15:1] = { $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] $procmux$3756_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3726:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3726_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3726_Y [0]
      New connections: $procmux$3726_Y [15:1] = { $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] $procmux$3726_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3773:
      Old ports: A=16'0000000000000000, B=$procmux$3756_Y, Y=$procmux$3773_Y
      New ports: A=1'0, B=$procmux$3756_Y [0], Y=$procmux$3773_Y [0]
      New connections: $procmux$3773_Y [15:1] = { $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] $procmux$3773_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3743:
      Old ports: A=16'0000000000000000, B=$procmux$3726_Y, Y=$procmux$3743_Y
      New ports: A=1'0, B=$procmux$3726_Y [0], Y=$procmux$3743_Y [0]
      New connections: $procmux$3743_Y [15:1] = { $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] $procmux$3743_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3828:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3828_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3828_Y [0]
      New connections: $procmux$3828_Y [15:1] = { $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] $procmux$3828_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3845:
      Old ports: A=16'0000000000000000, B=$procmux$3828_Y, Y=$procmux$3845_Y
      New ports: A=1'0, B=$procmux$3828_Y [0], Y=$procmux$3845_Y [0]
      New connections: $procmux$3845_Y [15:1] = { $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] $procmux$3845_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3962:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3962_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3962_Y [0]
      New connections: $procmux$3962_Y [15:1] = { $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] $procmux$3962_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3932:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3932_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3932_Y [0]
      New connections: $procmux$3932_Y [15:1] = { $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] $procmux$3932_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3979:
      Old ports: A=16'0000000000000000, B=$procmux$3962_Y, Y=$procmux$3979_Y
      New ports: A=1'0, B=$procmux$3962_Y [0], Y=$procmux$3979_Y [0]
      New connections: $procmux$3979_Y [15:1] = { $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3949:
      Old ports: A=16'0000000000000000, B=$procmux$3932_Y, Y=$procmux$3949_Y
      New ports: A=1'0, B=$procmux$3932_Y [0], Y=$procmux$3949_Y [0]
      New connections: $procmux$3949_Y [15:1] = { $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] $procmux$3949_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
    New ctrl vector for $pmux cell $procmux$4204: { $procmux$4202_CMP $procmux$4192_CMP $auto$opt_reduce.cc:134:opt_mux$6393 $procmux$4205_CMP }
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Performed a total of 31 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Removed a total of 44 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6016 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6015 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6017 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6018 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6019 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6023 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6022 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6024 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6025 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6026 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6030 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6029 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6034 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7419$2731_DATA, Q = \q0).
Adding SRST signal on $procdff$6041 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3697_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6407 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7308$3312_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6046 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3719_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6409 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3717_Y, Q = \iptr).
Adding SRST signal on $procdff$6044 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6045 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3711_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6412 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3709_Y, Q = \tptr).
Adding SRST signal on $procdff$6038 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3664_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6414 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6039 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3675_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6418 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3675_Y, Q = \full_n).
Adding SRST signal on $procdff$6043 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6042 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3691_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6423 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3691_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6040 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3683_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6427 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3683_Y, Q = \count).
Adding EN signal on $procdff$6051 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7109$2576_DATA, Q = \q0).
Adding EN signal on $procdff$6047 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:7119$2587_DATA, Q = \q1).
Adding SRST signal on $procdff$6058 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3811_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6433 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3809_Y, Q = \tptr).
Adding SRST signal on $procdff$6059 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3819_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6435 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3817_Y, Q = \iptr).
Adding SRST signal on $procdff$6056 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3795_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6437 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3795_Y, Q = \full_n).
Adding SRST signal on $procdff$6057 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3803_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6441 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3803_Y, Q = \count).
Adding SRST signal on $procdff$6055 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3784_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6445 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6060 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6897$2518_DATA, Q = \q1).
Adding EN signal on $procdff$6061 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6889$2516_DATA, Q = \q0).
Adding SRST signal on $procdff$6071 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3897_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6451 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3897_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6069 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3883_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6455 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3883_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6070 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3903_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6459 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6769$3129_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6067 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3875_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6461 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3875_Y, Q = \count).
Adding SRST signal on $procdff$6068 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3889_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6465 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6782$3136_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6066 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3867_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6467 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3867_Y, Q = \full_n).
Adding SRST signal on $procdff$6065 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3856_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6471 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6074 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3917_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6475 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3915_Y, Q = \tptr).
Adding SRST signal on $procdff$6075 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3925_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6477 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3923_Y, Q = \iptr).
Adding SRST signal on $procdff$6073 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6072 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding EN signal on $procdff$6080 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6579$2366_DATA, Q = \q0).
Adding EN signal on $procdff$6076 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6589$2377_DATA, Q = \q1).
Adding SRST signal on $procdff$6093 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4051_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6483 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4049_Y, Q = \tptr).
Adding SRST signal on $procdff$6091 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6092 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6085 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4001_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6487 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4001_Y, Q = \full_n).
Adding SRST signal on $procdff$6086 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4009_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6491 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4009_Y, Q = \count).
Adding SRST signal on $procdff$6084 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$3990_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6495 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6089 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4037_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6499 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6451$3002_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6087 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4023_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6501 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6464$3009_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6088 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4017_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6503 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4017_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6090 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4031_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6507 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4031_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6094 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4059_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6511 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4057_Y, Q = \iptr).
Adding SRST signal on $procdff$6100 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6099 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4156_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6098 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4151_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6517 ($sdff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4151_Y, Q = \start_once_reg).
Adding EN signal on $procdff$6097 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:6254$2209_Y, Q = \i_2).
Adding SRST signal on $auto$ff.cc:262:slice$6521 ($dffe) from module td_fused_top_tdf3_get_next_ijk (D = \add_ln113_fu_160_p2, Q = \i_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6096 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4125_Y, Q = \j_2).
Adding EN signal on $procdff$6095 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4107_Y, Q = \k_2).
Adding SRST signal on $procdff$6114 ($dff) from module td_fused_top_tdf3_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$6113 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4342_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6112 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4334_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6529 ($sdff) from module td_fused_top_tdf3_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6111 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4329_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6533 ($sdff) from module td_fused_top_tdf3_readInputs (D = $procmux$4329_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$6110 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4324_Y, Q = \kk_0_i_i_reg_178).
Adding EN signal on $procdff$6109 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5810$1905_Y, Q = \add_ln25_reg_466).
Adding EN signal on $procdff$6105 ($dff) from module td_fused_top_tdf3_readInputs (D = \indices_01_dout [5:0], Q = \trunc_ln165_reg_432).
Adding EN signal on $procdff$6104 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5892$1939_Y, Q = \select_ln33_17_reg_482).
Adding SRST signal on $auto$ff.cc:262:slice$6542 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln32_9_fu_401_p1, Q = \select_ln33_17_reg_482, rval = 16'0000000000000000).
Adding EN signal on $procdff$6103 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5890$1937_Y, Q = \select_ln33_16_reg_477).
Adding SRST signal on $auto$ff.cc:262:slice$6544 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln32_8_fu_380_p1, Q = \select_ln33_16_reg_477, rval = 16'0000000000000000).
Adding EN signal on $procdff$6102 ($dff) from module td_fused_top_tdf3_readInputs (D = \kk_0_i_i_reg_178 [4:0], Q = \empty_117_reg_471).
Adding EN signal on $procdff$6101 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5866$1927_Y, Q = \icmp_ln25_reg_457).
Adding EN signal on $procdff$6106 ($dff) from module td_fused_top_tdf3_readInputs (D = \indices_12_dout, Q = \col_coord_reg_437).
Adding EN signal on $procdff$6108 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5812$1906_Y, Q = \add_ln32_reg_452).
Adding EN signal on $procdff$6107 ($dff) from module td_fused_top_tdf3_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5874$1928_Y, Q = \is_padding_reg_442).
Adding SRST signal on $procdff$6123 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6122 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4446_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6121 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4438_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6555 ($sdff) from module td_fused_top_tdf3_readFilters30 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6120 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4433_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$6119 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4425_Y, Q = \kk_0_0_i_i_reg_93).
Setting constant 0-bit at position 0 on $procdff$6115 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 1 on $procdff$6115 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 2 on $procdff$6115 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 3 on $procdff$6115 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 4 on $procdff$6115 ($dff) from module td_fused_top_tdf3_readFilters30.
Adding EN signal on $procdff$6117 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5301$1600_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$6116 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \indices_23_dout, Q = \tmp_reg_144 [8:5]).
Adding EN signal on $procdff$6118 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:5273$1590_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$6151 ($dff) from module td_fused_top_tdf3_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6150 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4602_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6149 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4594_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6570 ($sdff) from module td_fused_top_tdf3_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6148 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4589_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6147 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4581_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6146 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4576_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6144 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4566_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6143 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4561_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6142 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4556_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$6141 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4548_Y, Q = \ic_0_0_reg_69, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6580 ($sdff) from module td_fused_top_tdf3_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4943$1439_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$6140 ($dff) from module td_fused_top_tdf3_dot_product (D = \trunc_ln150_reg_119, Q = \trunc_ln150_reg_119_pp0_iter1_reg).
Adding EN signal on $procdff$6139 ($dff) from module td_fused_top_tdf3_dot_product (D = \icmp_ln149_reg_115, Q = \icmp_ln149_reg_115_pp0_iter1_reg).
Adding EN signal on $procdff$6138 ($dff) from module td_fused_top_tdf3_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4979$1446_Y, Q = \icmp_ln149_reg_115).
Adding EN signal on $procdff$6127 ($dff) from module td_fused_top_tdf3_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_139).
Adding EN signal on $procdff$6126 ($dff) from module td_fused_top_tdf3_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_134).
Adding EN signal on $procdff$6125 ($dff) from module td_fused_top_tdf3_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_144).
Adding SRST signal on $procdff$6145 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4571_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$6124 ($dff) from module td_fused_top_tdf3_dot_product (D = \ic_0_0_reg_69 [4:0], Q = \trunc_ln150_reg_119).
Adding SRST signal on $procdff$6177 ($dff) from module td_fused_top_tdf3_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$6176 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5179_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6175 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5171_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6594 ($sdff) from module td_fused_top_tdf3_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6174 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5166_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6598 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5166_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6173 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5158_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6602 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4383$1238_Y, Q = \q_reg_276).
Adding EN signal on $procdff$6171 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_15_reg_521).
Adding EN signal on $procdff$6170 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_516).
Adding EN signal on $procdff$6169 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_17_reg_541).
Adding EN signal on $procdff$6168 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_16_reg_536).
Adding EN signal on $procdff$6167 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_19_reg_561).
Adding EN signal on $procdff$6166 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_18_reg_556).
Adding EN signal on $procdff$6165 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_21_reg_581).
Adding EN signal on $procdff$6172 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5156_Y, Q = \x_reg_168).
Adding EN signal on $procdff$6164 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_20_reg_576).
Adding EN signal on $procdff$6163 ($dff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:4381$1237_Y, Q = \add_ln25_reg_586).
Adding EN signal on $procdff$6162 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$6161 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$6160 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$6159 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$6158 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$6157 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$6156 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$6155 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_7_08_reg_180).
Adding EN signal on $procdff$6154 ($dff) from module td_fused_top_tdf3_accum_1 (D = \tmp_reg_492, Q = \tmp_reg_492_pp0_iter1_reg).
Adding EN signal on $procdff$6153 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$4946_Y [5], Q = \tmp_reg_492).
Adding EN signal on $procdff$6152 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$4946_Y [4:0], Q = \trunc_ln25_reg_496).
Adding SRST signal on $procdff$6222 ($dff) from module td_fused_top_tdf3_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6221 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5390_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6220 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5382_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6631 ($sdff) from module td_fused_top_tdf3_accum_2 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6219 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5377_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6218 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5372_Y, Q = \ap_enable_reg_pp0_iter10, rval = 1'0).
Adding SRST signal on $procdff$6215 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5351_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6214 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5346_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6213 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5341_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6212 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5336_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$6211 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5331_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding EN signal on $procdff$6209 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5321_Y, Q = \out_idx_reg_111).
Adding EN signal on $procdff$6208 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5316_Y, Q = \write_flag3_0_reg_67).
Adding EN signal on $procdff$6207 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5311_Y, Q = \write_flag6_0_reg_78).
Adding EN signal on $procdff$6206 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5306_Y, Q = \write_flag9_0_reg_89).
Adding EN signal on $procdff$6205 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5301_Y, Q = \write_flag_0_reg_100).
Adding EN signal on $procdff$6204 ($dff) from module td_fused_top_tdf3_accum_2 (D = \accum_in_q0, Q = \accum_in_load_1_reg_426).
Adding EN signal on $procdff$6203 ($dff) from module td_fused_top_tdf3_accum_2 (D = \accum_in_q1, Q = \accum_in_load_reg_421).
Adding EN signal on $procdff$6202 ($dff) from module td_fused_top_tdf3_accum_2 (D = \select_ln73_1_fu_285_p3, Q = \accum_out_3_04_reg_158).
Adding EN signal on $procdff$6201 ($dff) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_2_05_reg_146).
Adding EN signal on $procdff$6200 ($dff) from module td_fused_top_tdf3_accum_2 (D = \select_ln73_3_fu_320_p3, Q = \accum_out_0_06_reg_134).
Adding EN signal on $procdff$6199 ($dff) from module td_fused_top_tdf3_accum_2 (D = \select_ln73_4_fu_336_p3, Q = \accum_out_1_07_reg_122).
Adding EN signal on $procdff$6198 ($dff) from module td_fused_top_tdf3_accum_2 (D = \trunc_ln61_reg_384, Q = \trunc_ln61_reg_384_pp0_iter1_reg).
Adding EN signal on $procdff$6197 ($dff) from module td_fused_top_tdf3_accum_2 (D = \icmp_ln60_reg_380, Q = \icmp_ln60_reg_380_pp0_iter1_reg).
Adding EN signal on $procdff$6196 ($dff) from module td_fused_top_tdf3_accum_2 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3678$856_Y, Q = \icmp_ln60_reg_380).
Adding SRST signal on $procdff$6216 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5356_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$6179 ($dff) from module td_fused_top_tdf3_accum_2 (D = \grp_fu_170_p2, Q = \sum0_reg_431).
Adding EN signal on $procdff$6178 ($dff) from module td_fused_top_tdf3_accum_2 (D = \out_idx_reg_111 [1:0], Q = \trunc_ln61_reg_384).
Adding SRST signal on $procdff$6210 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5326_Y, Q = \ap_enable_reg_pp0_iter9, rval = 1'0).
Adding SRST signal on $procdff$6217 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5361_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6229 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5482_Y, Q = \accum_in_0_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6228 ($dff) from module td_fused_top_tdf3_accum_3 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 10'0000000001).
Adding SRST signal on $procdff$6227 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5471_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6226 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5466_Y, Q = \i_1_1_reg_63, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6690 ($sdff) from module td_fused_top_tdf3_accum_3 (D = \add_ln87_reg_138, Q = \i_1_1_reg_63).
Adding SRST signal on $procdff$6225 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5461_Y, Q = \sum_01_reg_74, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6692 ($sdff) from module td_fused_top_tdf3_accum_3 (D = \grp_fu_87_p2, Q = \sum_01_reg_74).
Adding EN signal on $procdff$6224 ($dff) from module td_fused_top_tdf3_accum_3 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3023$596_Y, Q = \add_ln87_reg_138).
Adding EN signal on $procdff$6223 ($dff) from module td_fused_top_tdf3_accum_3 (D = \tmp_fu_108_p6, Q = \tmp_reg_146).
Adding SRST signal on $procdff$6232 ($dff) from module td_fused_top_Block_entry_proc_proc506 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6231 ($dff) from module td_fused_top_Block_entry_proc_proc506 (D = $procmux$5507_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6230 ($dff) from module td_fused_top_Block_entry_proc_proc506 (D = $procmux$5502_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6240 ($dff) from module td_fused_top_tdf3_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 23'00000000000000000000001).
Adding SRST signal on $procdff$6239 ($dff) from module td_fused_top_tdf3_adjust (D = $procmux$5601_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6238 ($dff) from module td_fused_top_tdf3_adjust (D = \grp_fu_77_p2, Q = \add_i_i_i_reg_199).
Adding EN signal on $procdff$6237 ($dff) from module td_fused_top_tdf3_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_189).
Adding EN signal on $procdff$6236 ($dff) from module td_fused_top_tdf3_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_179).
Adding EN signal on $procdff$6235 ($dff) from module td_fused_top_tdf3_adjust (D = \adjustments_q0 [47:32], Q = \tmp_228_i_i_reg_164).
Adding EN signal on $procdff$6234 ($dff) from module td_fused_top_tdf3_adjust (D = \adjustments_q0 [31:16], Q = \tmp_227_i_i_reg_159).
Adding EN signal on $procdff$6233 ($dff) from module td_fused_top_tdf3_adjust (D = \adjustments_q0 [15:0], Q = \trunc_ln220_reg_154).
Adding SRST signal on $procdff$6254 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6253 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$5680_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6252 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$5675_Y, Q = \empty_reg_109, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6715 ($sdff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2220$394_Y, Q = \empty_reg_109).
Adding EN signal on $procdff$6251 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2246$407_Y, Q = \icmp_ln88_reg_333).
Adding EN signal on $procdff$6250 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2224$396_Y [11:0], Q = \shl_ln89_reg_320 [13:2]).
Adding EN signal on $procdff$6249 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \indices_12_dout, Q = \indices_12_read_reg_315).
Adding EN signal on $procdff$6248 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \indices_01_dout, Q = \indices_01_read_reg_309).
Adding EN signal on $procdff$6247 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:2254$411_Y, Q = \outputChanIdx_2).
Adding SRST signal on $auto$ff.cc:262:slice$6721 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \add_ln96_fu_277_p2, Q = \outputChanIdx_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6246 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$5647_Y, Q = \outputCount_2).
Adding SRST signal on $auto$ff.cc:262:slice$6723 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \empty_reg_109, Q = \outputCount_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6245 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_0).
Adding EN signal on $procdff$6244 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_1).
Adding EN signal on $procdff$6243 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_2).
Adding EN signal on $procdff$6242 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_3).
Setting constant 0-bit at position 0 on $procdff$6241 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned.
Setting constant 0-bit at position 1 on $procdff$6241 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned.
Adding EN signal on $procdff$6255 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6256 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6259 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5700_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6731 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6258 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5713_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6737 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5713_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6257 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5721_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6745 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5721_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6260 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6261 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6262 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6263 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6264 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6265 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6266 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6267 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6270 ($dff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5753_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6757 ($sdff) from module td_fused_top_fifo_w4_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6269 ($dff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5766_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6763 ($sdff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5766_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6268 ($dff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5774_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6771 ($sdff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5774_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6271 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6272 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6273 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6274 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6275 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6276 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6277 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6278 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6281 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5806_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6783 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6280 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5819_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6789 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5819_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6279 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5827_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6797 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5827_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6282 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6283 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6284 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6285 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6286 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6287 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6288 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6289 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6292 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5859_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6809 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6291 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5872_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6815 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5872_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6290 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5880_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6823 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5880_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6293 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6294 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6297 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5894_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6829 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6296 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5907_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6835 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5907_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6295 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5915_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6843 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5915_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6298 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6299 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6302 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5929_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6849 ($sdff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6301 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5942_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6855 ($sdff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5942_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6300 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5950_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6863 ($sdff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5950_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$6308 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1014$70_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_0, rval = 1'0).
Adding SRST signal on $procdff$6307 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1016$72_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_1, rval = 1'0).
Adding SRST signal on $procdff$6306 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1018$74_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_2, rval = 1'0).
Adding SRST signal on $procdff$6305 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1020$76_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_3, rval = 1'0).
Adding SRST signal on $procdff$6304 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1028$78_Y, Q = \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6303 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:1030$79_Y, Q = \ap_sync_reg_tdf3_readInputs_U0_ap_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Removed 444 unused cells and 4446 unused wires.
<suppressed ~561 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~310 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 14 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$6696 ($sdff) from module td_fused_top_Block_entry_proc_proc506 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6885 ($sdff) from module td_fused_top_Block_entry_proc_proc506.
Adding EN signal on $auto$ff.cc:262:slice$6672 ($dffe) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_1_07_reg_122).
Adding EN signal on $auto$ff.cc:262:slice$6667 ($dffe) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_0_06_reg_134).
Adding EN signal on $auto$ff.cc:262:slice$6659 ($dffe) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_3_04_reg_158).
Adding SRST signal on $auto$ff.cc:262:slice$6513 ($sdff) from module td_fused_top_tdf3_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6903 ($sdff) from module td_fused_top_tdf3_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Removed 9 unused cells and 23 unused wires.
<suppressed ~26 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~305 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6902: { $auto$rtlil.cc:2312:Not$6661 $auto$rtlil.cc:2312:Not$6898 $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3474$753_Y $auto$rtlil.cc:2312:Not$6900 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6890: { $auto$rtlil.cc:2312:Not$6661 $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3474$753_Y \icmp_ln73_1_fu_280_p2 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6895: { $auto$rtlil.cc:2312:Not$6661 $auto$rtlil.cc:2312:Not$6893 $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v:3474$753_Y \icmp_ln73_fu_268_p2 }
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 3 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 1 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Removed 3 unused cells and 15 unused wires.
<suppressed ~6 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~305 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            435
   Number of public wires:          58
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          200
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           48

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          54
   Number of public wire bits:     301
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          158
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          172
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc506 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628 ===

   Number of wires:                340
   Number of wire bits:           1908
   Number of public wires:         292
   Number of public wire bits:    1860
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $and                           40
     $not                           17
     $or                             6
     $reduce_or                      4
     $sdff                           6

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             76
   Number of public wires:          12
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            247
   Number of public wires:          11
   Number of public wire bits:      75
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             64
   Number of public wires:          11
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            227
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           88

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             63
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            168
   Number of public wires:           9
   Number of public wire bits:      62
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           44

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             82
   Number of public wires:          12
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            265
   Number of public wires:          11
   Number of public wire bits:      81
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           92

=== td_fused_top_fifo_w12_d8_S ===

   Number of wires:                 46
   Number of wire bits:            169
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w12_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            133
   Number of public wires:          13
   Number of public wire bits:     125
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          96
     $eq                            21
     $logic_not                      3
     $pmux                          12

=== td_fused_top_fifo_w16_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w4_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w4_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           8
     $not                            1
     $pmux                           4

=== td_fused_top_fifo_w4_d8_S ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             53
   Number of public wires:          13
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          32
     $eq                            21
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w6_d8_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             73
   Number of public wires:          13
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          48
     $eq                            21
     $logic_not                      3
     $pmux                           6

=== td_fused_top_start_for_tdf3_readFilters30_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf3_accum_1 ===

   Number of wires:                243
   Number of wire bits:           1878
   Number of public wires:         139
   Number of public wire bits:    1392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           10
     $and                           33
     $dffe                         275
     $eq                           136
     $logic_not                      3
     $mux                          572
     $not                           11
     $or                            43
     $pmux                          11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          6

=== td_fused_top_tdf3_accum_2 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add                            3
     $and                           11
     $dff                           24
     $dffe                         121
     $eq                            16
     $logic_not                      2
     $mux                           23
     $not                            9
     $or                             4
     $pmux                           3
     $reduce_and                    13
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          14
     $sdffe                          1

=== td_fused_top_tdf3_accum_3 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add                            3
     $and                            4
     $dffe                          19
     $eq                           103
     $mux                           40
     $not                            3
     $or                             1
     $pmux                          10
     $reduce_or                      2
     $sdff                          27
     $sdffe                         19

=== td_fused_top_tdf3_adjust ===

   Number of wires:                 75
   Number of wire bits:            497
   Number of public wires:          44
   Number of public wire bits:     444
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            2
     $dffe                          96
     $eq                           529
     $mux                           43
     $not                            3
     $or                             2
     $pmux                          23
     $reduce_or                      2
     $sdff                          24

=== td_fused_top_tdf3_dot_product ===

   Number of wires:                102
   Number of wire bits:            397
   Number of public wires:          68
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add                            6
     $and                           13
     $dff                           30
     $dffe                          60
     $eq                            15
     $mux                           18
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_or                      4
     $sdff                          11
     $sdffe                          7

=== td_fused_top_tdf3_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            263
   Number of public wires:          42
   Number of public wire bits:     201
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf3_readFilters30 ===

   Number of wires:                 70
   Number of wire bits:            311
   Number of public wires:          44
   Number of public wire bits:     271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                           15
     $and                            8
     $dffe                          17
     $eq                            15
     $mux                           34
     $not                            5
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf3_readInputs ===

   Number of wires:                150
   Number of wire bits:           1075
   Number of public wires:         100
   Number of public wire bits:     969
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     $add                           20
     $and                           12
     $dffe                          55
     $eq                            31
     $gt                            32
     $mux                          169
     $not                            8
     $or                            24
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           6
     $sdffce                        32
     $sdffe                          2
     $sub                           13

=== td_fused_top_tdf3_writeOutputs_unaligned ===

   Number of wires:                 84
   Number of wire bits:            621
   Number of public wires:          58
   Number of public wire bits:     593
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add                           60
     $and                            8
     $dffe                          95
     $eq                            47
     $logic_not                      2
     $mux                           10
     $not                            5
     $or                             3
     $pmux                           3
     $reduce_or                      2
     $sdff                           4
     $sdffce                        32
     $sdffe                         16
     $sub                           13

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP48628      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram      0
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram      0
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram      0
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram      0
     td_fused_top_Block_entry_proc_proc506      0
     td_fused_top_fifo_w12_d8_S      0
       td_fused_top_fifo_w12_d8_S_shiftReg      0
     td_fused_top_fifo_w16_d2_S_x0      0
       td_fused_top_fifo_w16_d2_S_x0_shiftReg      0
     td_fused_top_fifo_w4_d2_S_x      0
       td_fused_top_fifo_w4_d2_S_x_shiftReg      0
     td_fused_top_fifo_w4_d8_S       0
       td_fused_top_fifo_w4_d8_S_shiftReg      0
     td_fused_top_fifo_w6_d8_S       0
       td_fused_top_fifo_w6_d8_S_shiftReg      0
     td_fused_top_start_for_tdf3_readFilters30_U0      0
       td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg      0
     td_fused_top_tdf3_accum_1       0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf3_accum_2       0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf3_accum_3       0
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf3_adjust        0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
       $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf3_dot_product      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf3_get_next_ijk      0
     td_fused_top_tdf3_readFilters30      0
     td_fused_top_tdf3_readInputs      0
     td_fused_top_tdf3_writeOutputs_unaligned      0

   Number of wires:                340
   Number of wire bits:           1908
   Number of public wires:         292
   Number of public wire bits:    1860
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $and                           40
     $not                           17
     $or                             6
     $reduce_or                      4
     $sdff                           6

Warnings: 36 unique messages, 36 total
End of script. Logfile hash: 4dfbe3d7e8, CPU: user 2.21s system 0.02s, MEM: 58.24 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
