
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    DESKTOP-I9U844P
Date:        Wed Aug 21 16:55:40 2024
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log spi_flash_read_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.srr"

Running: synthesis in foreground



Running spi_flash_read_syn|synthesis


Running: compile (Compile) on spi_flash_read_syn|synthesis
# Wed Aug 21 16:55:40 2024


Running: compile_flow (Compile Process) on spi_flash_read_syn|synthesis
# Wed Aug 21 16:55:40 2024


Running: compiler (Compile Input) on spi_flash_read_syn|synthesis
# Wed Aug 21 16:55:40 2024

Copied E:\my_work\A3P250\project\RD_FLASH1\synthesis\synwork\spi_flash_read_comp.srs to E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.srs


compiler completed
# Wed Aug 21 16:55:41 2024

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on spi_flash_read_syn|synthesis
# Wed Aug 21 16:55:41 2024


multi_srs_gen completed
# Wed Aug 21 16:55:41 2024

Return Code: 0
Run Time:00h:00m:00s

Copied E:\my_work\A3P250\project\RD_FLASH1\synthesis\synwork\spi_flash_read_mult.srs to E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.srs

Complete: Compile Process on spi_flash_read_syn|synthesis


Running: premap (Pre-mapping) on spi_flash_read_syn|synthesis
# Wed Aug 21 16:55:41 2024


premap completed with warnings
# Wed Aug 21 16:55:42 2024

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on spi_flash_read_syn|synthesis


Running: map (Map) on spi_flash_read_syn|synthesis
# Wed Aug 21 16:55:42 2024

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on spi_flash_read_syn|synthesis
# Wed Aug 21 16:55:42 2024

Copied E:\my_work\A3P250\project\RD_FLASH1\synthesis\synwork\spi_flash_read_m.srm to E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.srm


fpga_mapper completed with warnings
# Wed Aug 21 16:55:43 2024

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on spi_flash_read_syn|synthesis

Complete: Logic Synthesis on spi_flash_read_syn|synthesis

TCL script complete: "spi_flash_read_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

