Fulladder Output

![fa](https://github.com/subpar557/VHDL_Assignment/assets/159637302/8be32c99-4270-4f8c-823b-804e47fee13e)
