
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2024.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2024 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_DEVICE_ID,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_DATA_WIDTH,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_ECC,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_FAULT_INJECT,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_ECC_STATUS_REGISTERS,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_CE_COUNTER_WIDTH,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_ECC_ONOFF_REGISTER,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_WRITE_ACCESS,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_S_AXI_BASEADDR,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_S_AXI_HIGHADDR,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_S_AXI_CTRL_BASEADDR,
		XPAR_IOP_ARDUINO_MB_BRAM_CTRL_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_IOP_PMODA_MB_BRAM_CTRL_DEVICE_ID,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_DATA_WIDTH,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_ECC,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_FAULT_INJECT,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_ECC_STATUS_REGISTERS,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_CE_COUNTER_WIDTH,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_ECC_ONOFF_REGISTER,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_WRITE_ACCESS,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_S_AXI_BASEADDR,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_S_AXI_HIGHADDR,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_S_AXI_CTRL_BASEADDR,
		XPAR_IOP_PMODA_MB_BRAM_CTRL_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_IOP_PMODB_MB_BRAM_CTRL_DEVICE_ID,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_DATA_WIDTH,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_ECC,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_FAULT_INJECT,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_ECC_STATUS_REGISTERS,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_CE_COUNTER_WIDTH,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_ECC_ONOFF_REGISTER,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_WRITE_ACCESS,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_S_AXI_BASEADDR,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_S_AXI_HIGHADDR,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_S_AXI_CTRL_BASEADDR,
		XPAR_IOP_PMODB_MB_BRAM_CTRL_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_IOP_RPI_MB_BRAM_CTRL_DEVICE_ID,
		XPAR_IOP_RPI_MB_BRAM_CTRL_DATA_WIDTH,
		XPAR_IOP_RPI_MB_BRAM_CTRL_ECC,
		XPAR_IOP_RPI_MB_BRAM_CTRL_FAULT_INJECT,
		XPAR_IOP_RPI_MB_BRAM_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_IOP_RPI_MB_BRAM_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_IOP_RPI_MB_BRAM_CTRL_ECC_STATUS_REGISTERS,
		XPAR_IOP_RPI_MB_BRAM_CTRL_CE_COUNTER_WIDTH,
		XPAR_IOP_RPI_MB_BRAM_CTRL_ECC_ONOFF_REGISTER,
		XPAR_IOP_RPI_MB_BRAM_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_IOP_RPI_MB_BRAM_CTRL_WRITE_ACCESS,
		XPAR_IOP_RPI_MB_BRAM_CTRL_S_AXI_BASEADDR,
		XPAR_IOP_RPI_MB_BRAM_CTRL_S_AXI_HIGHADDR,
		XPAR_IOP_RPI_MB_BRAM_CTRL_S_AXI_CTRL_BASEADDR,
		XPAR_IOP_RPI_MB_BRAM_CTRL_S_AXI_CTRL_HIGHADDR
	}
};


