<stg><name>Reset_Pipeline_VITIS_LOOP_710_15</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %mul_ln725_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln725

]]></Node>
<StgValue><ssdm name="mul_ln725_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %DFG_NodesCount_kernels_values_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %DFG_NodesCount_kernels_values_load

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.lr.ph43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.lr.ph43:0 %i_16 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph43:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph43:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 42, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph43:3 %icmp_ln710 = icmp_eq  i6 %i_16, i6 %DFG_NodesCount_kernels_values_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln710"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph43:4 %i_17 = add i6 %i_16, i6 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph43:5 %br_ln710 = br i1 %icmp_ln710, void %.split17, void %._crit_edge44.loopexit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln710"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="6">
<![CDATA[
.split17:2 %zext_ln711_2 = zext i6 %i_16

]]></Node>
<StgValue><ssdm name="zext_ln711_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:3 %add_ln711 = add i10 %mul_ln725_read, i10 %zext_ln711_2

]]></Node>
<StgValue><ssdm name="add_ln711"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
.split17:4 %zext_ln711_3 = zext i10 %add_ln711

]]></Node>
<StgValue><ssdm name="zext_ln711_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:5 %placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln711_3

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="10">
<![CDATA[
.split17:6 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:10 %store_ln710 = store i6 %i_17, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
._crit_edge44.loopexit.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:0 %specloopname_ln710 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54

]]></Node>
<StgValue><ssdm name="specloopname_ln710"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
.split17:1 %zext_ln711 = zext i6 %i_16

]]></Node>
<StgValue><ssdm name="zext_ln711"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="10">
<![CDATA[
.split17:6 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
.split17:7 %zext_ln711_1 = zext i6 %placement_static_kernels_values_load

]]></Node>
<StgValue><ssdm name="zext_ln711_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:8 %placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %zext_ln711

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split17:9 %store_ln711 = store i8 %zext_ln711_1, i7 %placement_dynamic_dict_Opt2Tile_keys_addr

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.split17:11 %br_ln0 = br void %.lr.ph43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="DFG_NodesCount_kernels_values_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DFG_NodesCount_kernels_values_load"/></StgValue>
</port>
<port id="40" name="mul_ln725" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln725"/></StgValue>
</port>
<port id="41" name="placement_static_kernels_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="placement_static_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="placement_dynamic_dict_Opt2Tile_keys" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i10" to="mul_ln725_read" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="mul_ln725" to="mul_ln725_read" fromId="40" toId="6">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i6" to="DFG_NodesCount_kernels_values_load_read" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="DFG_NodesCount_kernels_values_load" to="DFG_NodesCount_kernels_values_load_read" fromId="39" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_51" to="store_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="54" from="i" to="i_16" fromId="5" toId="10">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="64" from="p_str" to="specpipeline_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="i_16" to="icmp_ln710" fromId="10" toId="13">
</dataflow>
<dataflow id="74" from="DFG_NodesCount_kernels_values_load_read" to="icmp_ln710" fromId="7" toId="13">
</dataflow>
<dataflow id="75" from="i_16" to="i_17" fromId="10" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="i_17" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="icmp_ln710" to="br_ln710" fromId="13" toId="15">
</dataflow>
<dataflow id="79" from="i_16" to="zext_ln711_2" fromId="10" toId="16">
</dataflow>
<dataflow id="80" from="mul_ln725_read" to="add_ln711" fromId="6" toId="17">
</dataflow>
<dataflow id="81" from="zext_ln711_2" to="add_ln711" fromId="16" toId="17">
</dataflow>
<dataflow id="82" from="add_ln711" to="zext_ln711_3" fromId="17" toId="18">
</dataflow>
<dataflow id="83" from="placement_static_kernels_values" to="placement_static_kernels_values_addr" fromId="41" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_71" to="placement_static_kernels_values_addr" fromId="71" toId="19">
</dataflow>
<dataflow id="85" from="zext_ln711_3" to="placement_static_kernels_values_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="placement_static_kernels_values_addr" to="placement_static_kernels_values_load" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="i_17" to="store_ln710" fromId="14" toId="21">
</dataflow>
<dataflow id="88" from="i" to="store_ln710" fromId="5" toId="21">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopName" to="specloopname_ln710" fromId="89" toId="22">
</dataflow>
<dataflow id="92" from="empty_54" to="specloopname_ln710" fromId="91" toId="22">
</dataflow>
<dataflow id="93" from="i_16" to="zext_ln711" fromId="10" toId="23">
</dataflow>
<dataflow id="94" from="placement_static_kernels_values_addr" to="placement_static_kernels_values_load" fromId="19" toId="24">
</dataflow>
<dataflow id="95" from="placement_static_kernels_values_load" to="zext_ln711_1" fromId="24" toId="25">
</dataflow>
<dataflow id="96" from="placement_dynamic_dict_Opt2Tile_keys" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="42" toId="26">
</dataflow>
<dataflow id="97" from="StgValue_71" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="71" toId="26">
</dataflow>
<dataflow id="98" from="zext_ln711" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="99" from="zext_ln711_1" to="store_ln711" fromId="25" toId="27">
</dataflow>
<dataflow id="100" from="placement_dynamic_dict_Opt2Tile_keys_addr" to="store_ln711" fromId="26" toId="27">
</dataflow>
<dataflow id="101" from="icmp_ln710" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
