---
layout: default
title: ‰∫∫Â∑•Êô∫ËÉΩËäØÁâáÔºöËÆæËÆ°‰∏éÂÆûË∑µ
---

## COURSE INFORMATION

- Lecture Location: ÊòåÂπ≥Êñ∞Ê†°Âå∫-114
- Lecture time:	9:00am-11:50amÔºåÂë®‰∏âÔºà1ÔΩû16Âë®Ôºâ
- Instructor: Dr. Bonan Yan ÁáïÂçöÂçó (site: [bonany.cc](https://bonany.cc))
- Email:	bonanyan AT pku.edu.cn

## AGENDA

| Week | Date     | Lecture                                                                 | Reference                                                                                                | Assignment                                                                  |
| ---- | -------- | :---------------------------------------------------------------------- | :------------------------------------------------------------------------------------------------------- | --------------------------------------------------------------------------- |
| 1    | 23/9/13  | Class Introduction [\[slides\]](/assets/lec/Lec1_intro.pdf)             |                                                                                                          |                                                                             |
| 2    | 23/9/20  | Advanced HDL basics & Timing [\[slides\]](/assets/lec/Lec2_verilog.pdf) | FSM Templates:[1](/assets/other/mealy_state_machine_v.zip), [2](/assets/other/moore_state_machine_v.zip) |                                                                             |
| 3    | 23/9/27  | Logic Synthesis - I [\[slides\]](/assets/lec/Lec3_logicsyn.pdf)                                                    |                                                                                                          |                                                                             |
| 4    | 23/10/4  | Happy holidayüòÉ                                                        |                                                                                                          |                                                                             |
| 5    | 23/10/11 | Logic Synthesis - II                                                    |                                                                                                          | [assignment1](/assets/assignment/assignment_1.pdf), due 23:59:00, 11/1/2023 |
| 6    | 23/10/18 | Logic Synthesis In-Class Lab                                            |                                                                                                          |                                                                             |
| 7    | 23/10/25 | Memory Technologies                                                     |                                                                                                          |                                                                             |
| 8    | 23/11/1  | Data Formats & Circuits                                                 |                                                                                                          |                                                                             |
| 9    | 23/11/7  | CPU Architecture - I                                                    |                                                                                                          |                                                                             |
| 10   | 23/11/15 | CPU Architecture - II                                                   |                                                                                                          |                                                                             |
| 11   | 23/11/22 | Instrumentalism Intro of DNN - I                                        |                                                                                                          |                                                                             |
| 12   | 23/11/29 | Instrumentalism Intro of DNN - II                                       |                                                                                                          |                                                                             |
| 13   | 23/12/6  | Progress Report - I                                                     |                                                                                                          |                                                                             |
| 14   | 23/12/13 | Systolic Array                                                          |                                                                                                          |                                                                             |
| 15   | 23/12/20 | Latest Hardware Programming Languages                                   |                                                                                                          |                                                                             |
| 16   | 23/12/27 | Final Presentation - Progress Report II                                 |                                                                                                          |                                                                             |
| 17   | 24/1/3   | [Final Exam Week] No Lecture                                            |                                                                                                          |                                                                             |

## USEFUL TOOLS

- [Wavedrom](https://wavedrom.com): waveform drawing tool
- [iVerilog](https://github.com/steveicarus/iverilog): Verilog compilers/simulator
- [GTKWave](https://gtkwave.sourceforge.net): waveform viewer
- [PISLib](https://bonany.gitlab.io/pis/): behavioral models of processing-in-memory and memory


## GRADE BREAKDOWN

- Assignments: 20%
- Presentation: 40%
- Final Paper : 40%
