
5. Printing statistics.

=== $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb ===

   Number of wires:                 12
   Number of wire bits:            316
   Number of public wires:           9
   Number of public wire bits:     253
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            3
     $not                            1
     $xor                            2

=== $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel ===

   Number of wires:                207
   Number of wire bits:           6600
   Number of public wires:         112
   Number of public wire bits:    3560
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                198
     $and                           95
     $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb      8
     $reduce_or                     95

=== $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000 ===

   Number of wires:                 11
   Number of wire bits:            198
   Number of public wires:           7
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             3
     $logic_not                      1
     $pmux                           1

=== crc_control_unit ===

   Number of wires:                108
   Number of wire bits:            155
   Number of public wires:          23
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $eq                            13
     $logic_and                     24
     $logic_not                      9
     $logic_or                      13
     $mux                           21
     $ne                             8
     $pmux                           4
     $reduce_and                     3
     $reduce_bool                    4
     $sdffe                          3

=== crc_datapath ===

   Number of wires:                 68
   Number of wire bits:            629
   Number of public wires:          48
   Number of public wire bits:     545
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $eq                             6
     $logic_not                      2
     $mux                            8
     $not                            1
     $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel      1
     $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000      1
     $pmux                           5
     $reduce_bool                    2
     $reduce_or                      5
     $sdffe                          9

=== crc_ip ===

   Number of wires:                 29
   Number of wire bits:            259
   Number of public wires:          29
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     crc_unit                        1
     host_interface                  1

=== crc_unit ===

   Number of wires:                 29
   Number of wire bits:            165
   Number of public wires:          28
   Number of public wire bits:     164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and                      1
     $logic_not                      1
     crc_control_unit                1
     crc_datapath                    1

=== host_interface ===

   Number of wires:                 64
   Number of wire bits:            582
   Number of public wires:          47
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            5
     $dffe                           4
     $eq                             5
     $logic_and                     15
     $logic_not                      3
     $logic_or                       2
     $or                             4
     $reduce_and                     1
     $sdffe                          2

=== design hierarchy ===

   crc_ip                            1
     crc_unit                        1
       crc_control_unit              1
       crc_datapath                  1
         $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel      1
           $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb      8
         $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000      1
     host_interface                  1

   Number of wires:                612
   Number of wire bits:          11116
   Number of public wires:         366
   Number of public wire bits:    7098
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                426
     $and                          124
     $dffe                           4
     $eq                            27
     $logic_and                     40
     $logic_not                     16
     $logic_or                      15
     $mux                           29
     $ne                             8
     $not                            9
     $or                             4
     $pmux                          10
     $reduce_and                     4
     $reduce_bool                    6
     $reduce_or                    100
     $sdffe                         14
     $xor                           16

