// Seed: 3091124955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_2#(
      .id_8(1),
      .id_1(1'b0),
      .id_8(1'b0 + 1 == 1)
  ) = id_3[1 : 1];
  logic id_10;
endmodule
