
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   958105455                       # Number of ticks simulated
final_tick                               391057419192                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198811                       # Simulator instruction rate (inst/s)
host_op_rate                                   256530                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32803                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343404                       # Number of bytes of host memory used
host_seconds                                 29207.67                       # Real time elapsed on the host
sim_insts                                  5806791831                       # Number of instructions simulated
sim_ops                                    7492644205                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        28160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         8064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        54784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         8064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         8064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        26624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        11904                       # Number of bytes read from this memory
system.physmem.bytes_read::total               180864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        75776                       # Number of bytes written to this memory
system.physmem.bytes_written::total             75776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           63                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          428                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           63                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           63                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          208                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           93                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1413                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             592                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  592                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1870358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29391337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3740716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8416610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1736761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     57179510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3740716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8416610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1736761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16699623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3473522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8416610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1870358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27788173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1870358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12424520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               188772540                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1870358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3740716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1736761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3740716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1736761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3473522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1870358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1870358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20039548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          79089415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               79089415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          79089415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1870358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29391337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3740716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8416610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1736761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     57179510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3740716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8416610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1736761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16699623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3473522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8416610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1870358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27788173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1870358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12424520                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              267861955                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180441                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162430                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11235                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        71374                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62591                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9899                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          529                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1893169                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1131078                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180441                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72490                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35862                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         38497                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110416                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2179061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.609838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.943651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1956042     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7879      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16316      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6815      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36167      1.66%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32531      1.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6235      0.29%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13423      0.62%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103653      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2179061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078534                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.492283                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1882596                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        49430                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222089                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          741                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24197                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16026                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1326186                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24197                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1885032                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          32311                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        10608                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220477                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6428                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1324491                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2368                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2502                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          137                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1564868                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6231923                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6231923                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          215891                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          159                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17945                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1391                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7523                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1319920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1256976                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1046                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       125272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       305189                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2179061                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576843                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.373216                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1731915     79.48%     79.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       134017      6.15%     85.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       109900      5.04%     90.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47853      2.20%     92.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60306      2.77%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57947      2.66%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32794      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2755      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1574      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2179061                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3149     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24485     86.32%     97.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          732      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       793081     63.09%     63.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10991      0.87%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298713     23.76%     87.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154116     12.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1256976                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.547078                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28366                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022567                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4722424                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1445399                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1285342                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2263                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15961                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1666                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24197                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          28908                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1703                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1320078                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308660                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154757                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7106                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12862                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1246598                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297480                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10377                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451554                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163143                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154074                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542562                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1244038                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243912                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673655                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1332900                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541392                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505406                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       144669                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11270                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2154864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1727730     80.18%     80.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156404      7.26%     87.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73133      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72028      3.34%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19592      0.91%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83906      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6531      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4600      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10940      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2154864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10940                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3464151                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2664663                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 118555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.297616                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.297616                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.435234                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.435234                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6152292                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1451306                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1568630                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          209690                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       174727                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20683                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        79234                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           74237                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           22011                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          925                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1809762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1149744                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             209690                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        96248                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               238392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          58647                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         49698                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           113998                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2135623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.662063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.043626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1897231     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           14319      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18033      0.84%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           28921      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12136      0.57%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           15661      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           18054      0.85%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            8547      0.40%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          122721      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2135623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091264                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.500407                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1798998                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        61781                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           237120                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          171                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        31597                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1403940                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1801415                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           5608                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        50490                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           234847                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5710                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1394104                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           768                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         3936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1947516                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6477803                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6477803                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1593876                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          353640                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          340                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          181                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            21605                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       131846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14888                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1358784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1292233                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1672                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       185769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       392922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2135623                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.605085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1590023     74.45%     74.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       247469     11.59%     86.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       101708      4.76%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        57498      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        77307      3.62%     97.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        24488      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        23766      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        12322      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1042      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2135623                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           9058     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1266     11.02%     89.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1165     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1088786     84.26%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        17525      1.36%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118766      9.19%     94.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        66998      5.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1292233                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.562423                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              11489                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008891                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4733250                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1544916                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1256243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1303722                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          986                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28132                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1432                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4188                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          525                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1359128                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       131846                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67350                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          182                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11416                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23656                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1267999                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       116323                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        24234                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              183286                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          178787                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             66963                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.551876                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1256284                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1256243                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           752913                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2022096                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546759                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372343                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       927374                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1142866                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       216272                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20643                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2098071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544722                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364647                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1614161     76.94%     76.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       245519     11.70%     88.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        88877      4.24%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        44305      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        40381      1.92%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        17163      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        16955      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8071      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        22639      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2098071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       927374                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1142866                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                169632                       # Number of memory references committed
system.switch_cpus1.commit.loads               103714                       # Number of loads committed
system.switch_cpus1.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            165685                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1028938                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23614                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        22639                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3434557                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2755833                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 161993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             927374                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1142866                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       927374                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.477551                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.477551                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403624                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403624                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5703395                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1757324                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1297111                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           322                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          180321                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       147066                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19280                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        74252                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           68799                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           17860                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          831                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1748579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1066721                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             180321                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        86659                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               218956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          60321                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         53951                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           109400                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2061836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.628940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.995761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1842880     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11480      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18540      0.90%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           27528      1.34%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11580      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           13616      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           14193      0.69%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10082      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          111937      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2061836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078482                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464273                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1727650                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        75521                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           217335                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1285                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40042                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        29233                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          309                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1293034                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1072                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40042                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1731849                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          34690                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        28098                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           214538                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12616                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1290078                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          557                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2589                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6390                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          703                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1765987                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6013811                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6013811                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1450794                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          315184                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          280                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            37774                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       130569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        71977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3580                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        13862                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1285444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1197781                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1828                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       201137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       465236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2061836                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580929                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.265869                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1551946     75.27%     75.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       206667     10.02%     85.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       113940      5.53%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        75272      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        68706      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        21419      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        15123      0.73%     99.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5343      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3420      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2061836                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            326     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1235     41.82%     52.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1392     47.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       986527     82.36%     82.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22037      1.84%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          132      0.01%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118549      9.90%     94.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        70536      5.89%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1197781                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.521315                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2953                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002465                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4462179                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1486923                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1175649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1200734                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5699                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27830                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4789                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          925                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40042                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25337                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1392                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1285724                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       130569                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        71977                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          148                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           694                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22301                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1180180                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       112139                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17601                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              182514                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          159881                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             70375                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.513654                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1175735                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1175649                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           695600                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1766208                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.511682                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.393838                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       869093                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1059952                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       226634                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        19616                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2021794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524263                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.374663                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1592299     78.76%     78.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       204537     10.12%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        84884      4.20%     93.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43280      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        32764      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18298      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        11540      0.57%     98.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9515      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24677      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2021794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       869093                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1059952                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                169924                       # Number of memory references committed
system.switch_cpus2.commit.loads               102736                       # Number of loads committed
system.switch_cpus2.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            147186                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           958351                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        20685                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24677                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3283703                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2613228                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 235780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             869093                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1059952                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       869093                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.643694                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.643694                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.378259                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.378259                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5356518                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1607607                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1224527                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          209527                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       174521                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20683                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        79462                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           74378                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21997                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          942                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1809966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1148418                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             209527                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        96375                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               238314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          58586                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         49835                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           114010                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2135827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.661276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.041994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1897513     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           14367      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18056      0.85%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           28907      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12154      0.57%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           15742      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           18146      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8567      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          122375      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2135827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091193                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.499830                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1799387                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        61707                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           237072                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          169                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37491                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        31642                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          222                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1402566                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1312                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37491                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1801726                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           5622                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        50579                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           234884                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5524                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1392962                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           763                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3804                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1945287                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6472296                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6472296                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1592700                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          352587                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          339                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            20765                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       131794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67349                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          791                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14891                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1357407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1291334                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1653                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       185040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       391136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2135827                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.604606                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327429                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1590590     74.47%     74.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       247329     11.58%     86.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       101779      4.77%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        57247      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77274      3.62%     97.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        24375      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        23908      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        12313      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1012      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2135827                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           8987     78.65%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1275     11.16%     89.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1165     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1087993     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        17487      1.35%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118729      9.19%     94.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        66967      5.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1291334                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.562032                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              11427                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008849                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4731575                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1542809                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1255244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1302761                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          988                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        28146                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1476                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37491                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4224                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          536                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1357750                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       131794                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67349                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12121                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23540                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1267002                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       116208                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        24332                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              183131                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          178717                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             66923                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.551442                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1255289                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1255244                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           751903                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2019849                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.546325                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372257                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       926704                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1142046                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       215714                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20639                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2098336                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.544263                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.364112                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1614822     76.96%     76.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       245229     11.69%     88.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        88874      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        44210      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        40451      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        17166      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        16903      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8061      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22620      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2098336                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       926704                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1142046                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                169521                       # Number of memory references committed
system.switch_cpus3.commit.loads               103648                       # Number of loads committed
system.switch_cpus3.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165570                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1028198                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23597                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22620                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3433463                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2753016                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 161789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             926704                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1142046                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       926704                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.479342                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.479342                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.403333                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.403333                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5698650                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1755563                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1295649                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           322                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          174197                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       156281                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        15351                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       117670                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          114370                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS            9537                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          459                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1847810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts                994332                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             174197                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       123907                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               220370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          50956                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         20131                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           113088                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        14871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2123843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.521294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.763673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1903473     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           34353      1.62%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16298      0.77%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33774      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4            9274      0.44%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           31557      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            4543      0.21%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            7831      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           82740      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2123843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075816                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432767                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1835990                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        32633                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           219790                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          231                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         35193                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        15413                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          339                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1102871                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         35193                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1837725                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          17924                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles         9946                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           218149                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         4900                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1100456                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           812                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1434900                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      4974157                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      4974157                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1129047                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          305853                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          132                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            13183                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       206971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        29643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          298                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         6303                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1093287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1011601                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          928                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       220449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       469929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2123843                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.476307                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.088267                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1683432     79.26%     79.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       131387      6.19%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       153466      7.23%     92.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        86970      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        44237      2.08%     98.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        11534      0.54%     99.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        12235      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          312      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          270      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2123843                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           1664     57.72%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           667     23.14%     80.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          552     19.15%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       787873     77.88%     77.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         7351      0.73%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           66      0.01%     78.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       187071     18.49%     97.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        29240      2.89%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1011601                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.440283                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2883                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002850                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4150856                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1313876                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses       983332                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1014484                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          839                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        45742                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1143                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         35193                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          13268                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          601                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1093419                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       206971                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        29643                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           66                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9455                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         6667                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        16122                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts       998089                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       184307                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        13512                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              213537                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          151917                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             29230                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.434402                       # Inst execution rate
system.switch_cpus4.iew.wb_sent                983748                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count               983332                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           596972                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1268305                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.427979                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.470685                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       780430                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       870801                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       222676                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        15079                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2088650                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.416920                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.288242                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1768109     84.65%     84.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       123289      5.90%     90.56% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        81637      3.91%     94.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        25219      1.21%     95.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44041      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         7860      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         5156      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4531      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28808      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2088650                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       780430                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        870801                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                189729                       # Number of memory references committed
system.switch_cpus4.commit.loads               161229                       # Number of loads committed
system.switch_cpus4.commit.membars                 66                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            134272                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           758762                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        10179                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28808                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3153319                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2222157                       # The number of ROB writes
system.switch_cpus4.timesIdled                  43385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 173773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             780430                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               870801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       780430                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.944039                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.944039                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.339669                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.339669                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         4650014                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1274986                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1181858                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           132                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          209681                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       174578                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20725                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        79455                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           74111                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           22018                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          956                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1810329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1148607                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             209681                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        96129                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               238158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          58853                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         49172                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           114076                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2135590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.661718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.043179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1897432     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           14309      0.67%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17903      0.84%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           28740      1.35%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12196      0.57%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15760      0.74%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           17993      0.84%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8774      0.41%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          122483      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2135590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.091260                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.499913                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1799671                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        61136                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           236889                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          182                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37711                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        31750                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1403193                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37711                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1802100                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5599                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        49917                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           234611                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5651                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1393293                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           773                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1945190                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6473642                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6473642                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1592203                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          352959                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          334                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          176                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            21415                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       132175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        67474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          811                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14925                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1358541                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1291605                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1700                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       186075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       394849                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2135590                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.604800                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327262                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1590175     74.46%     74.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       247381     11.58%     86.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       101733      4.76%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        57339      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77416      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        24547      1.15%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        23695      1.11%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        12260      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1044      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2135590                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           8990     78.56%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1286     11.24%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1168     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1088157     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        17439      1.35%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       118746      9.19%     94.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        67105      5.20%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1291605                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.562150                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              11444                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008860                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4731944                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1544972                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1255605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1303049                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1060                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        28556                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1614                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37711                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4147                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          540                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1358878                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       132175                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        67474                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          176                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11360                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12238                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        23598                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1267422                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       116321                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        24183                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              183383                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          178800                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             67062                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.551625                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1255641                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1255605                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           751870                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2020580                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.546482                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372106                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       926419                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1141701                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       217177                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20688                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2097879                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544217                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.364132                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1614522     76.96%     76.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       245192     11.69%     88.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        88844      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        44126      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40412      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        17145      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        16970      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8094      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        22574      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2097879                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       926419                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1141701                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                169479                       # Number of memory references committed
system.switch_cpus5.commit.loads               103619                       # Number of loads committed
system.switch_cpus5.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165509                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1027902                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23593                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        22574                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3434170                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2755485                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 162026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             926419                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1141701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       926419                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.480105                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.480105                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.403209                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.403209                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5700073                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1755749                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1296039                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          180254                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       162277                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        11349                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        74988                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           62568                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS            9861                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          525                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1892689                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1130190                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             180254                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        72429                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               222831                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          36043                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         38248                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           110489                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        11234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2178208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.943171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1955377     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            7790      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16409      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            6766      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           36071      1.66%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           32513      1.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6397      0.29%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           13405      0.62%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          103480      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2178208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078453                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491897                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1882213                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        49107                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           221899                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          720                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         24261                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        15987                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1324989                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         24261                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1884648                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          31637                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        10993                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           220252                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6409                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1323189                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          2365                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2529                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           75                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1563551                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6225620                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6225620                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1346493                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          217020                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          161                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            18057                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       308495                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       154636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1369                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         7489                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1318368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1255548                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          996                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       124813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       304083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2178208                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576413                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.372761                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1731568     79.50%     79.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       133839      6.14%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       109753      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        47919      2.20%     92.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        60141      2.76%     95.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        57977      2.66%     98.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        32672      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2747      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1592      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2178208                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3109     10.98%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         24493     86.49%     97.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          718      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       791995     63.08%     63.08% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        10965      0.87%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       298482     23.77%     87.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       154031     12.27%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1255548                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.546457                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28320                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022556                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4718612                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1443391                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1242533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1283868                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2248                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        15958                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1655                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         24261                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          28348                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1617                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1318528                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           15                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       308495                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       154636                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         5877                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7102                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        12979                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1245169                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       297307                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        10371                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              451307                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          162989                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            154000                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.541940                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1242661                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1242533                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           672894                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1330231                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.540792                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.505847                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       998565                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1173771                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       144903                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        11386                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2153947                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.544940                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.366404                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1727374     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       156274      7.26%     87.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        72959      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        72058      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        19452      0.90%     95.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        83808      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         6498      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4623      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        10901      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2153947                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       998565                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1173771                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                445514                       # Number of memory references committed
system.switch_cpus6.commit.loads               292533                       # Number of loads committed
system.switch_cpus6.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            155116                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1043773                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        11421                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        10901                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3461720                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2661640                       # The number of ROB writes
system.switch_cpus6.timesIdled                  42981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 119408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             998565                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1173771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       998565                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.300918                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.300918                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.434609                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.434609                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6145624                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1449619                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1567584                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2297616                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          190197                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       155753                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20025                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        77099                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           72948                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19233                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1819913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1065480                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             190197                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92181                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               221342                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55874                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         38618                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           112746                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2115489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.618829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1894147     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10247      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16129      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           21629      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22669      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19239      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10297      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           15975      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          105157      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2115489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082780                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463733                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1801321                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        57615                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           220741                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          361                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         35449                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31048                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1306213                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         35449                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1806729                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12568                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        33442                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           215684                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        11615                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1304477                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1520                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1821555                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6066319                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6066319                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1546119                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          275399                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            36883                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       122736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        65094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          745                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14498                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1301282                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1224543                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       162924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       399277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2115489                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578846                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272382                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1599061     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       211292      9.99%     85.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       107330      5.07%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        81766      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        63993      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        25840      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16544      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8447      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1216      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2115489                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            295     13.42%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           794     36.12%     49.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1109     50.45%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1030544     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18256      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       110766      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        64825      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1224543                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532962                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2198                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001795                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4567020                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1464517                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1204349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1226741                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2500                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        22276                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         35449                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9919                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1176                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1301586                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       122736                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        65094                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11847                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22744                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1206188                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       104131                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18354                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              168942                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          170985                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             64811                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524974                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1204415                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1204349                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           692477                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1867597                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524173                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370785                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       901440                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1109329                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       192254                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20086                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2080040                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533321                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381647                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1625335     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       225200     10.83%     88.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        85258      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        40434      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        33879      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19844      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        17715      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         7715      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24660      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2080040                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       901440                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1109329                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164372                       # Number of memory references committed
system.switch_cpus7.commit.loads               100460                       # Number of loads committed
system.switch_cpus7.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            160033                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           999452                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22854                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24660                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3356963                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2638635                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 182127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             901440                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1109329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       901440                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.548829                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.548829                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392337                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392337                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5427010                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1679114                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1209408                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           304                       # number of misc regfile writes
system.l2.replacements                           1415                       # number of replacements
system.l2.tagsinuse                      32756.610587                       # Cycle average of tags in use
system.l2.total_refs                           918546                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34175                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.877718                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1403.232790                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.138067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    117.735191                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     20.464545                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     27.697057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.650023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    194.884123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     20.468502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     27.531238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.043005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     73.096042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     19.372510                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     28.399126                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.138585                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    111.875404                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.589371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     47.524141                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4948.878174                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2353.601138                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5866.737363                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2348.702095                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4689.353603                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2348.095879                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4934.685288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3108.717327                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042823                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003593                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000845                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.005947                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.000840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000591                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.000867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.003414                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001450                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.151028                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.071826                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.179039                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.071677                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.143108                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.071658                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.150595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.094871                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999652                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          486                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          551                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          272                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          265                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          490                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          277                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2875                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1167                       # number of Writeback hits
system.l2.Writeback_hits::total                  1167                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          551                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          272                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          268                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          490                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          277                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2882                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          486                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          266                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          551                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          266                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          272                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          268                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          490                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          277                       # number of overall hits
system.l2.overall_hits::total                    2882                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           63                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          385                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           63                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           63                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          208                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           93                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1370                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  43                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          220                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           63                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          428                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           63                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           63                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          208                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           93                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1413                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          220                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           63                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          428                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           63                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          125                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           63                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          208                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           93                       # number of overall misses
system.l2.overall_misses::total                  1413                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2080753                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     32843872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4200943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      9183577                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1892610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     57674943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4162944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data      9186191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1905404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     18820071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4043118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data      9219796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2026572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     31180930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2138427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     13915256                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       204475407                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      6443531                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6443531                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2080753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     32843872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4200943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      9183577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1892610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     64118474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4162944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data      9186191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1905404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     18820071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4043118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data      9219796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2026572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     31180930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2138427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     13915256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        210918938                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2080753                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     32843872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4200943                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      9183577                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1892610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     64118474                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4162944                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data      9186191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1905404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     18820071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4043118                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data      9219796                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2026572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     31180930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2138427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     13915256                       # number of overall miss cycles
system.l2.overall_miss_latency::total       210918938                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          706                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          328                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4245                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1167                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1167                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                50                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          979                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4295                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          979                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4295                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.311615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.192661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.411325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.192661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.314861                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.192073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.297994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.251351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.322733                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.311615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.191489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.437181                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.191489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.314861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.190332                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.297994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.251351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328987                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.311615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.191489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.437181                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.191489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.314861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.190332                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.297994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.251351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328987                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148625.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 149290.327273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150033.678571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 145771.063492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 145585.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149805.046753                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148676.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 145812.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 146569.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150560.568000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155504.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 146345.968254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 144755.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149908.317308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152744.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 149626.408602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 149252.121898                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 149849.558140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149849.558140                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148625.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 149290.327273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150033.678571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 145771.063492                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 145585.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149809.518692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148676.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 145812.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 146569.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150560.568000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155504.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 146345.968254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 144755.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149908.317308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152744.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 149626.408602                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 149270.302902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148625.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 149290.327273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150033.678571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 145771.063492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 145585.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149809.518692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148676.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 145812.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 146569.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150560.568000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155504.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 146345.968254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 144755.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149908.317308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152744.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 149626.408602                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 149270.302902                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  592                       # number of writebacks
system.l2.writebacks::total                       592                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          220                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          385                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          208                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1370                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             43                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1413                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1413                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1265600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     20030241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2572559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      5514359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1135873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     35249153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2532746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      5513529                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1147886                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     11541730                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2533479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      5553691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1213808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     19069527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1323181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8504016                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    124701378                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      3937366                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3937366                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1265600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     20030241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2572559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      5514359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1135873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     39186519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2532746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      5513529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1147886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     11541730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2533479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      5553691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1213808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     19069527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1323181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8504016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    128638744                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1265600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     20030241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2572559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      5514359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1135873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     39186519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2532746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      5513529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1147886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     11541730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2533479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      5553691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1213808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     19069527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1323181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8504016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    128638744                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.311615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.192661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.411325                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.192661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.314861                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.192073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.297994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.251351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.322733                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.311615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.191489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.437181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.191489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.314861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.190332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.297994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.251351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.328987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.311615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.191489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.437181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.191489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.314861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.190332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.297994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.251351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328987                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        90400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91046.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91877.107143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87529.507937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87374.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91556.241558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90455.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87516.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 88298.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92333.840000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97441.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88153.825397                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 86700.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91680.418269                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94512.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91441.032258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 91022.903650                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 91566.651163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91566.651163                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        90400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91046.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91877.107143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87529.507937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87374.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91557.287383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90455.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87516.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 88298.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92333.840000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97441.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 88153.825397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 86700.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91680.418269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94512.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91441.032258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91039.450814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        90400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91046.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91877.107143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87529.507937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87374.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91557.287383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90455.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87516.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 88298.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92333.840000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97441.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 88153.825397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 86700.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91680.418269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94512.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91441.032258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91039.450814                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.137215                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118233                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.369838                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.137215                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021053                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891246                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110401                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110401                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110401                       # number of overall hits
system.cpu0.icache.overall_hits::total         110401                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2376126                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2376126                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2376126                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2376126                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2376126                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2376126                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110416                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110416                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110416                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110416                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158408.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158408.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158408.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158408.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158408.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158408.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2198824                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2198824                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2198824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2198824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2198824                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2198824                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157058.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157058.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157058.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157058.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157058.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157058.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   706                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231399                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   962                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              292340.331601                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.493943                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.506057                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392554                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607446                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280704                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           75                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433642                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2506                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2506                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2506                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2506                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2506                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2506                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    266932368                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    266932368                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    266932368                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    266932368                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    266932368                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    266932368                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008849                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008849                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005746                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005746                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005746                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005746                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106517.305666                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106517.305666                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106517.305666                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106517.305666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106517.305666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106517.305666                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          163                       # number of writebacks
system.cpu0.dcache.writebacks::total              163                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1800                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1800                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1800                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1800                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1800                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1800                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          706                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          706                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          706                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          706                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          706                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     68783103                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     68783103                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     68783103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     68783103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     68783103                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     68783103                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001619                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001619                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001619                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001619                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97426.491501                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97426.491501                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97426.491501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97426.491501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97426.491501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97426.491501                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               476.565990                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735274800                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1516030.515464                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    21.565990                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.034561                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.763728                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       113959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         113959                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       113959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          113959                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       113959                       # number of overall hits
system.cpu1.icache.overall_hits::total         113959                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.cpu1.icache.overall_misses::total           39                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6024689                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6024689                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6024689                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6024689                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6024689                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6024689                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       113998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       113998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       113998                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       113998                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       113998                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       113998                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000342                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000342                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154479.205128                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154479.205128                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154479.205128                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154479.205128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154479.205128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154479.205128                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4808863                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4808863                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4808863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4808863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4808863                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4808863                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160295.433333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160295.433333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160295.433333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160295.433333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160295.433333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160295.433333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   329                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               106620931                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              182258.001709                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   123.865771                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   132.134229                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.483851                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.516149                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        89296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          89296                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        65583                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         65583                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          161                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       154879                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          154879                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       154879                       # number of overall hits
system.cpu1.dcache.overall_hits::total         154879                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            7                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          857                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           857                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          857                       # number of overall misses
system.cpu1.dcache.overall_misses::total          857                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     80347361                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     80347361                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       653471                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       653471                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     81000832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     81000832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     81000832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     81000832                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        90146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        90146                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        65590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        65590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       155736                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       155736                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       155736                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       155736                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005503                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005503                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005503                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005503                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94526.307059                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94526.307059                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        93353                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        93353                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 94516.723454                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94516.723454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 94516.723454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94516.723454                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu1.dcache.writebacks::total               72                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          523                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          523                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          528                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          327                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          329                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     27848398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     27848398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       170146                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       170146                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     28018544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     28018544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     28018544                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     28018544                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002113                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85163.296636                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85163.296636                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        85073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        85073                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85162.747720                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85162.747720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85162.747720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85162.747720                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.649220                       # Cycle average of tags in use
system.cpu2.icache.total_refs               735400371                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1464940.978088                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.649220                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020271                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803925                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       109384                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         109384                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       109384                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          109384                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       109384                       # number of overall hits
system.cpu2.icache.overall_hits::total         109384                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2294098                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2294098                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2294098                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2294098                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2294098                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2294098                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       109400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       109400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       109400                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       109400                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       109400                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       109400                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000146                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000146                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 143381.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 143381.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 143381.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 143381.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 143381.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 143381.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2013626                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2013626                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2013626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2013626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2013626                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2013626                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154894.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154894.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154894.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154894.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154894.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154894.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   979                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               122588806                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1235                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              99262.191093                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   190.684723                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    65.315277                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.744862                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.255138                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        82239                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          82239                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        66514                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         66514                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          133                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          132                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       148753                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          148753                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       148753                       # number of overall hits
system.cpu2.dcache.overall_hits::total         148753                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2218                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2218                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          324                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2542                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2542                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2542                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2542                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    273498273                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    273498273                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     56648579                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     56648579                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    330146852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    330146852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    330146852                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    330146852                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        84457                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        84457                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        66838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        66838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151295                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151295                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151295                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151295                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.026262                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026262                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004848                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004848                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.016802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.016802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016802                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 123308.509017                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 123308.509017                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 174841.293210                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 174841.293210                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 129876.810386                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129876.810386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 129876.810386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129876.810386                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          501                       # number of writebacks
system.cpu2.dcache.writebacks::total              501                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1282                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1282                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          281                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1563                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1563                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1563                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1563                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          936                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          979                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          979                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          979                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          979                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     98338514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     98338514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6833473                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6833473                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    105171987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    105171987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    105171987                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    105171987                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006471                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006471                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006471                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006471                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105062.514957                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105062.514957                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 158917.976744                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 158917.976744                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 107427.974464                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107427.974464                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 107427.974464                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107427.974464                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               476.570219                       # Cycle average of tags in use
system.cpu3.icache.total_refs               735274812                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1516030.540206                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    21.570219                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.034568                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.763734                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       113971                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         113971                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       113971                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          113971                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       113971                       # number of overall hits
system.cpu3.icache.overall_hits::total         113971                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5922684                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5922684                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5922684                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5922684                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5922684                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5922684                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       114010                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       114010                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       114010                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       114010                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       114010                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       114010                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000342                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000342                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151863.692308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151863.692308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151863.692308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151863.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151863.692308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151863.692308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4804962                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4804962                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4804962                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4804962                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4804962                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4804962                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 160165.400000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 160165.400000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 160165.400000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 160165.400000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 160165.400000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 160165.400000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   329                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               106620784                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              182257.750427                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   123.874220                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   132.125780                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.483884                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.516116                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        89195                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          89195                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65538                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          161                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       154733                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          154733                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       154733                       # number of overall hits
system.cpu3.dcache.overall_hits::total         154733                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          853                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          853                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            7                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          860                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          860                       # number of overall misses
system.cpu3.dcache.overall_misses::total          860                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     79633421                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     79633421                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       561932                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       561932                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data     80195353                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     80195353                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data     80195353                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     80195353                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       155593                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       155593                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       155593                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       155593                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009473                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009473                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000107                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005527                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 93356.882767                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93356.882767                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        80276                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        80276                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 93250.410465                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93250.410465                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 93250.410465                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93250.410465                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu3.dcache.writebacks::total               73                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          526                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          526                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          531                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          531                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          531                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          531                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          327                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          329                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          329                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     27542281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     27542281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       136675                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       136675                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     27678956                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     27678956                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     27678956                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     27678956                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002114                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002114                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84227.159021                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84227.159021                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68337.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68337.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 84130.565350                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84130.565350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 84130.565350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84130.565350                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               538.042203                       # Cycle average of tags in use
system.cpu4.icache.total_refs               627179616                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1163598.545455                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.042203                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019298                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862247                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       113075                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         113075                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       113075                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          113075                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       113075                       # number of overall hits
system.cpu4.icache.overall_hits::total         113075                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.cpu4.icache.overall_misses::total           13                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2159804                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2159804                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2159804                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2159804                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2159804                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2159804                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       113088                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       113088                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       113088                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       113088                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       113088                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       113088                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 166138.769231                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 166138.769231                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 166138.769231                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 166138.769231                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 166138.769231                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 166138.769231                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2023704                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2023704                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2023704                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2023704                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2023704                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2023704                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 155669.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 155669.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 155669.538462                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 155669.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 155669.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 155669.538462                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   397                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               147678791                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   653                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              226154.350689                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   137.450099                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   118.549901                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.536914                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.463086                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       170041                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         170041                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        28368                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         28368                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           66                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           66                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       198409                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          198409                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       198409                       # number of overall hits
system.cpu4.dcache.overall_hits::total         198409                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1349                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1349                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1349                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1349                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1349                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1349                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    138582534                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    138582534                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    138582534                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    138582534                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    138582534                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    138582534                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       171390                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       171390                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        28368                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        28368                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       199758                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       199758                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       199758                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       199758                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.007871                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.007871                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006753                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006753                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006753                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006753                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 102729.825056                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102729.825056                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 102729.825056                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102729.825056                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 102729.825056                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102729.825056                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           38                       # number of writebacks
system.cpu4.dcache.writebacks::total               38                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          952                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          952                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          952                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          952                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          952                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          952                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          397                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          397                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          397                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     38051635                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     38051635                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     38051635                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     38051635                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     38051635                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     38051635                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002316                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002316                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001987                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001987                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001987                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001987                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95847.947103                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95847.947103                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95847.947103                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95847.947103                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95847.947103                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95847.947103                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               475.475654                       # Cycle average of tags in use
system.cpu5.icache.total_refs               735274877                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1522308.233954                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    20.475654                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.032814                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.761980                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       114036                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         114036                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       114036                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          114036                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       114036                       # number of overall hits
system.cpu5.icache.overall_hits::total         114036                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6137202                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6137202                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6137202                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6137202                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6137202                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6137202                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       114076                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       114076                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       114076                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       114076                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       114076                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       114076                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000351                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000351                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000351                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153430.050000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153430.050000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153430.050000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153430.050000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153430.050000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153430.050000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4672901                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4672901                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4672901                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4672901                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4672901                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4672901                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166889.321429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166889.321429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166889.321429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166889.321429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166889.321429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166889.321429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   331                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               106620812                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              181636.817717                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   124.081278                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   131.918722                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.484692                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.515308                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        89248                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          89248                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65521                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65521                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          165                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          160                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       154769                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          154769                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       154769                       # number of overall hits
system.cpu5.dcache.overall_hits::total         154769                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          864                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          864                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          876                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           876                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          876                       # number of overall misses
system.cpu5.dcache.overall_misses::total          876                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     80707871                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     80707871                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1073330                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1073330                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     81781201                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     81781201                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     81781201                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     81781201                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        90112                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        90112                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65533                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65533                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       155645                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       155645                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       155645                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       155645                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009588                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009588                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000183                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000183                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005628                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005628                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005628                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005628                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 93411.887731                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 93411.887731                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 89444.166667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 89444.166667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 93357.535388                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 93357.535388                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 93357.535388                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 93357.535388                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu5.dcache.writebacks::total               72                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          536                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          536                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          545                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          545                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          545                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          545                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          328                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          331                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          331                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     27656805                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     27656805                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       244915                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       244915                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     27901720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     27901720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     27901720                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     27901720                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002127                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002127                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002127                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002127                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 84319.527439                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 84319.527439                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 81638.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 81638.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 84295.226586                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 84295.226586                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 84295.226586                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 84295.226586                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               556.137712                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750118306                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1346711.500898                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.137712                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.021054                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.891246                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       110474                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         110474                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       110474                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          110474                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       110474                       # number of overall hits
system.cpu6.icache.overall_hits::total         110474                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.cpu6.icache.overall_misses::total           15                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2384124                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2384124                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2384124                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2384124                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2384124                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2384124                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       110489                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       110489                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       110489                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       110489                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       110489                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       110489                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000136                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000136                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158941.600000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158941.600000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158941.600000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158941.600000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158941.600000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158941.600000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            1                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            1                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2170882                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2170882                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2170882                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2170882                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2170882                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2170882                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       155063                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       155063                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       155063                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       155063                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       155063                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       155063                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   698                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               281231213                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   954                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              294791.627883                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   100.422944                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   155.577056                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.392277                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.607723                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       280625                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         280625                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       152831                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        152831                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           75                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           74                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       433456                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          433456                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       433456                       # number of overall hits
system.cpu6.dcache.overall_hits::total         433456                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2464                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2464                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2464                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2464                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2464                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2464                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    262689785                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    262689785                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    262689785                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    262689785                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    262689785                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    262689785                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       283089                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       283089                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       152831                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       152831                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       435920                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       435920                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       435920                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       435920                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008704                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008704                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005652                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005652                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005652                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005652                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106611.114042                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106611.114042                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106611.114042                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106611.114042                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106611.114042                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106611.114042                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          169                       # number of writebacks
system.cpu6.dcache.writebacks::total              169                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1766                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1766                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1766                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1766                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1766                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1766                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          698                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          698                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          698                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          698                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          698                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     67619995                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     67619995                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     67619995                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     67619995                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     67619995                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     67619995                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001601                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001601                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001601                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001601                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96876.783668                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96876.783668                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96876.783668                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96876.783668                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96876.783668                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96876.783668                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.588520                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731806397                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496536.599182                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.588520                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021776                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.782994                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       112731                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         112731                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       112731                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          112731                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       112731                       # number of overall hits
system.cpu7.icache.overall_hits::total         112731                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.cpu7.icache.overall_misses::total           15                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2498935                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2498935                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2498935                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2498935                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2498935                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2498935                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       112746                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       112746                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       112746                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       112746                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       112746                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       112746                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 166595.666667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 166595.666667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 166595.666667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 166595.666667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 166595.666667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 166595.666667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2254827                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2254827                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2254827                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2254827                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2254827                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2254827                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161059.071429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161059.071429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161059.071429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161059.071429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161059.071429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161059.071429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   370                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110531332                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              176567.623003                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   139.749455                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   116.250545                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.545896                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.454104                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        76261                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          76261                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        63625                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         63625                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          152                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          152                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       139886                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          139886                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       139886                       # number of overall hits
system.cpu7.dcache.overall_hits::total         139886                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1222                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1222                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1222                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    136240727                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    136240727                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    136240727                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    136240727                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    136240727                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    136240727                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        77483                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        77483                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        63625                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        63625                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       141108                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       141108                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       141108                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       141108                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015771                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015771                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008660                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008660                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008660                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008660                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111489.956628                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111489.956628                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111489.956628                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111489.956628                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111489.956628                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111489.956628                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu7.dcache.writebacks::total               79                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          852                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          852                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          370                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     33012632                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     33012632                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     33012632                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     33012632                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     33012632                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     33012632                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002622                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002622                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89223.329730                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89223.329730                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89223.329730                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89223.329730                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89223.329730                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89223.329730                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
