INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_projects/four_bit_up_down_counter/four_bit_up_down_counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_projects/four_bit_up_down_counter/four_bit_up_down_counter.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_projects/four_bit_up_down_counter/four_bit_up_down_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
