OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/lab4/runs/RUN_2025.05.31_14.46.37/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/designs/lab4/src/topmodule.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   topmodule
Die area:                 ( 0 0 ) ( 400000 600000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     26887
Number of terminals:      45
Number of snets:          2
Number of nets:           862

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 210.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 156160.
[INFO DRT-0033] mcon shape region query size = 258552.
[INFO DRT-0033] met1 shape region query size = 59267.
[INFO DRT-0033] via shape region query size = 17040.
[INFO DRT-0033] met2 shape region query size = 10243.
[INFO DRT-0033] via2 shape region query size = 13632.
[INFO DRT-0033] met3 shape region query size = 10248.
[INFO DRT-0033] via3 shape region query size = 13632.
[INFO DRT-0033] met4 shape region query size = 4208.
[INFO DRT-0033] via4 shape region query size = 736.
[INFO DRT-0033] met5 shape region query size = 828.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 649 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 192 unique inst patterns.
[INFO DRT-0084]   Complete 3205 groups.
#scanned instances     = 26887
#unique  instances     = 210
#stdCellGenAp          = 5230
#stdCellValidPlanarAp  = 110
#stdCellValidViaAp     = 3825
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2800
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:07, memory = 182.50 (MB), peak = 185.51 (MB)

Number of guides:     16574

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 57 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 86 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4131.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4498.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2941.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 420.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 209.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7281 vertical wires in 2 frboxes and 4918 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 714 vertical wires in 2 frboxes and 1014 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 258.63 (MB), peak = 258.63 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.63 (MB), peak = 258.63 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 297.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 371.63 (MB).
    Completing 30% with 220 violations.
    elapsed time = 00:00:03, memory = 435.50 (MB).
    Completing 40% with 220 violations.
    elapsed time = 00:00:05, memory = 435.50 (MB).
    Completing 50% with 220 violations.
    elapsed time = 00:00:06, memory = 435.50 (MB).
    Completing 60% with 382 violations.
    elapsed time = 00:00:08, memory = 443.63 (MB).
    Completing 70% with 382 violations.
    elapsed time = 00:00:10, memory = 443.63 (MB).
    Completing 80% with 553 violations.
    elapsed time = 00:00:12, memory = 453.88 (MB).
    Completing 90% with 553 violations.
    elapsed time = 00:00:14, memory = 455.63 (MB).
    Completing 100% with 738 violations.
    elapsed time = 00:00:17, memory = 457.63 (MB).
[INFO DRT-0199]   Number of violations = 930.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      2      0      0      0      0
Metal Spacing        1      0     62     81      3      1
Min Hole             0      0      0      1      0      0
Recheck              0      0    122     38      1     31
Short                0      0    414    170      1      2
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:17, memory = 679.38 (MB), peak = 679.38 (MB)
Total wire length = 390803 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148641 um.
Total wire length on LAYER met2 = 184553 um.
Total wire length on LAYER met3 = 19029 um.
Total wire length on LAYER met4 = 38579 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13990.
Up-via summary (total 13990):

------------------------
 FR_MASTERSLICE        0
            li1     5453
           met1     7686
           met2      452
           met3      399
           met4        0
------------------------
                   13990


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 930 violations.
    elapsed time = 00:00:01, memory = 679.38 (MB).
    Completing 20% with 930 violations.
    elapsed time = 00:00:03, memory = 679.38 (MB).
    Completing 30% with 842 violations.
    elapsed time = 00:00:04, memory = 679.38 (MB).
    Completing 40% with 842 violations.
    elapsed time = 00:00:05, memory = 679.38 (MB).
    Completing 50% with 842 violations.
    elapsed time = 00:00:07, memory = 679.38 (MB).
    Completing 60% with 713 violations.
    elapsed time = 00:00:09, memory = 679.38 (MB).
    Completing 70% with 713 violations.
    elapsed time = 00:00:08, memory = 679.38 (MB).
    Completing 80% with 559 violations.
    elapsed time = 00:00:11, memory = 683.13 (MB).
    Completing 90% with 559 violations.
    elapsed time = 00:00:14, memory = 683.14 (MB).
    Completing 100% with 328 violations.
    elapsed time = 00:00:16, memory = 683.64 (MB).
[INFO DRT-0199]   Number of violations = 328.
Viol/Layer        mcon   met1   met2   met4
Cut Spacing          1      0      0      0
Metal Spacing        0     22     28      0
Short                0    228     48      1
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:16, memory = 684.26 (MB), peak = 692.76 (MB)
Total wire length = 390592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148475 um.
Total wire length on LAYER met2 = 184449 um.
Total wire length on LAYER met3 = 19074 um.
Total wire length on LAYER met4 = 38592 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14074.
Up-via summary (total 14074):

------------------------
 FR_MASTERSLICE        0
            li1     5451
           met1     7741
           met2      483
           met3      399
           met4        0
------------------------
                   14074


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 328 violations.
    elapsed time = 00:00:00, memory = 684.26 (MB).
    Completing 20% with 328 violations.
    elapsed time = 00:00:01, memory = 684.26 (MB).
    Completing 30% with 285 violations.
    elapsed time = 00:00:02, memory = 684.26 (MB).
    Completing 40% with 285 violations.
    elapsed time = 00:00:03, memory = 684.26 (MB).
    Completing 50% with 285 violations.
    elapsed time = 00:00:04, memory = 684.26 (MB).
    Completing 60% with 218 violations.
    elapsed time = 00:00:06, memory = 684.26 (MB).
    Completing 70% with 218 violations.
    elapsed time = 00:00:08, memory = 684.26 (MB).
    Completing 80% with 211 violations.
    elapsed time = 00:00:09, memory = 684.26 (MB).
    Completing 90% with 211 violations.
    elapsed time = 00:00:11, memory = 684.26 (MB).
    Completing 100% with 206 violations.
    elapsed time = 00:00:12, memory = 684.26 (MB).
[INFO DRT-0199]   Number of violations = 219.
Viol/Layer        met1   met2
Metal Spacing       14     18
Recheck             11      2
Short              157     17
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:13, memory = 685.01 (MB), peak = 692.76 (MB)
Total wire length = 390545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148428 um.
Total wire length on LAYER met2 = 184401 um.
Total wire length on LAYER met3 = 19100 um.
Total wire length on LAYER met4 = 38615 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14177.
Up-via summary (total 14177):

------------------------
 FR_MASTERSLICE        0
            li1     5451
           met1     7821
           met2      489
           met3      416
           met4        0
------------------------
                   14177


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 219 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 20% with 219 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 30% with 173 violations.
    elapsed time = 00:00:01, memory = 685.01 (MB).
    Completing 40% with 173 violations.
    elapsed time = 00:00:02, memory = 685.01 (MB).
    Completing 50% with 173 violations.
    elapsed time = 00:00:02, memory = 685.01 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:03, memory = 685.01 (MB).
    Completing 70% with 112 violations.
    elapsed time = 00:00:04, memory = 685.01 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:04, memory = 685.01 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:06, memory = 685.01 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 685.01 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met2
Recheck              2      1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 685.01 (MB), peak = 692.76 (MB)
Total wire length = 390539 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148030 um.
Total wire length on LAYER met2 = 184345 um.
Total wire length on LAYER met3 = 19462 um.
Total wire length on LAYER met4 = 38700 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14434.
Up-via summary (total 14434):

------------------------
 FR_MASTERSLICE        0
            li1     5451
           met1     7989
           met2      574
           met3      420
           met4        0
------------------------
                   14434


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 685.01 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 685.01 (MB), peak = 692.76 (MB)
Total wire length = 390539 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148030 um.
Total wire length on LAYER met2 = 184345 um.
Total wire length on LAYER met3 = 19462 um.
Total wire length on LAYER met4 = 38700 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14434.
Up-via summary (total 14434):

------------------------
 FR_MASTERSLICE        0
            li1     5451
           met1     7989
           met2      574
           met3      420
           met4        0
------------------------
                   14434


[INFO DRT-0198] Complete detail routing.
Total wire length = 390539 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148030 um.
Total wire length on LAYER met2 = 184345 um.
Total wire length on LAYER met3 = 19462 um.
Total wire length on LAYER met4 = 38700 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14434.
Up-via summary (total 14434):

------------------------
 FR_MASTERSLICE        0
            li1     5451
           met1     7989
           met2      574
           met3      420
           met4        0
------------------------
                   14434


[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:00:54, memory = 685.01 (MB), peak = 692.76 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/lab4/runs/RUN_2025.05.31_14.46.37/results/routing/topmodule.odb'…
Writing netlist to '/openlane/designs/lab4/runs/RUN_2025.05.31_14.46.37/results/routing/topmodule.nl.v'…
Writing powered netlist to '/openlane/designs/lab4/runs/RUN_2025.05.31_14.46.37/results/routing/topmodule.pnl.v'…
Writing layout to '/openlane/designs/lab4/runs/RUN_2025.05.31_14.46.37/results/routing/topmodule.def'…
