#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 17 17:21:40 2024
# Process ID: 21376
# Current directory: C:/Users/machs/Software/ECE532/tutorial_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40844 C:\Users\machs\Software\ECE532\tutorial_6\tutorial_3.xpr
# Log file: C:/Users/machs/Software/ECE532/tutorial_6/vivado.log
# Journal file: C:/Users/machs/Software/ECE532/tutorial_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/machs/Software/ECE532/tutorial_6_ip/ip_repo [current_project]
update_ip_catalog
open_bd_design {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets mig_7series_0_DDR2] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets mig_7series_0_ui_clk_sync_rst] [get_bd_nets mig_7series_0_mmcm_locked] [get_bd_nets clk_wiz_1_clk_out2] [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells rst_clk_wiz_1_100M]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports DDR2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
set_property location {3 613 210} [get_bd_cells myip_0]
create_bd_port -dir O -from 7 -to 0 -type data led
regenerate_bd_layout
save_bd_design
close_bd_design [get_bd_designs design_1]
make_wrapper -files [get_files C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_ports led] [get_bd_pins myip_0/sum]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/myip_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]
endgroup
regenerate_bd_layout
save_bd_design
close_bd_design [get_bd_designs design_1]
make_wrapper -files [get_files C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets rst_mig_7series_0_81M_peripheral_aresetn] [get_bd_cells rst_mig_7series_0_81M]
undo
delete_bd_objs [get_bd_nets rst_mig_7series_0_81M_peripheral_aresetn] [get_bd_cells rst_mig_7series_0_81M]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk] [get_bd_cells clk_wiz]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M02_ACLK]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1}] [get_bd_cells clk_wiz_1]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -fileset constrs_1 -norecurse C:/Users/machs/Downloads/ECE532_Tutorial_6_Packaging_a_Custom_IP/tutorial.xdc
import_files -fileset constrs_1 C:/Users/machs/Downloads/ECE532_Tutorial_6_Packaging_a_Custom_IP/tutorial.xdc
reset_run synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_clk_wiz_1_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.runs/impl_1/design_1_wrapper.sysdef C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.sdk -hwspec C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.sdk/design_1_wrapper.hdf
close_bd_design [get_bd_designs design_1]
close_hw
make_wrapper -files [get_files C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.runs/impl_1/design_1_wrapper.sysdef C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.sdk -hwspec C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/machs/Software/ECE532/tutorial_6/tutorial_3.srcs/sources_1/bd/design_1/design_1.bd}
