# ETH_10G_BASER_with_JTAG_debug

10G Ethernet implementation with JTAG debug option with Verilog, tested on Altera Arria V
