<?xml version="1.0" encoding="utf-8"?>
<SourceFile Checksum="65C29A066C24609A2318A1237D8D88BDBEFAEEAE59770546A4B7F52CBDEC4E8C5C5DFC5DD3FFB152397D82A9494D21184607027D1B35DAD413842B90045871B1" Timestamp="1D57CF9074785B0" xmlns="http://www.ni.com/PlatformFramework">
	<SourceModelFeatureSet>
		<ParsableNamespace AssemblyFileVersion="7.1.0.50029" FeatureSetName="GComponentFeatureSet" Name="http://www.ni.com/GComponent.xsd" OldestCompatibleVersion="7.1.0.49152" Version="7.1.0.49152" />
		<ParsableNamespace AssemblyFileVersion="7.1.0.50029" FeatureSetName="Editor" Name="http://www.ni.com/PlatformFramework" OldestCompatibleVersion="7.1.0.49153" Version="7.1.0.49153" />
		<ParsableNamespace AssemblyFileVersion="7.1.0.50029" FeatureSetName="SystemDesigner" Name="http://www.ni.com/SystemDesigner/EnvoyManagement" OldestCompatibleVersion="5.0.0.0" Version="5.0.0.49152" />
		<ApplicationVersionInfo Build="7.1.0.50029" Name="LabVIEW NXG" Version="4.0.0" />
	</SourceModelFeatureSet>
	<ComponentDefinition Company="National Instruments" DefaultConfigurationName="Default" Id="1" Product="LTE Application Framework" RootNamespaceId="14" UserVersion="19.5.0.0" xmlns="http://www.ni.com/GComponent.xsd">
		<Icon Id="2" ListViewIconCrop="0 0 40 40" xmlns="http://www.ni.com/PlatformFramework">
			<IconPanel Height="[float]40" Id="3" Left="[float]0" MinHeight="[float]0" MinWidth="[float]0" PanelSizeMode="Resize" Top="[float]0" Width="[float]40">
				<IconTemplate Height="[float]40" Id="4" Left="[float]0" TemplateName="[string]Blank" Top="[float]0" Width="[float]40" />
			</IconPanel>
		</Icon>
		<CompilerSymbolTable Id="5" xmlns="http://www.ni.com/PlatformFramework" />
		<ComponentConfiguration Id="10" Name="Default">
			<CompilerSymbolTable Id="11" xmlns="http://www.ni.com/PlatformFramework" />
			<ComponentItemProperties AssociatedEnvoyId="651" Exported="True" Id="983" />
			<ComponentItemProperties AssociatedEnvoyId="652" Exported="True" Id="984" />
			<ComponentItemProperties AssociatedEnvoyId="653" Exported="True" Id="985" />
			<ComponentItemProperties AssociatedEnvoyId="654" Exported="True" Id="986" />
			<ComponentItemProperties AssociatedEnvoyId="655" Exported="True" Id="987" />
			<ComponentItemProperties AssociatedEnvoyId="656" Exported="True" Id="988" />
			<ComponentItemProperties AssociatedEnvoyId="657" Exported="True" Id="989" />
			<ComponentItemProperties AssociatedEnvoyId="658" Exported="True" Id="990" />
			<ComponentItemProperties AssociatedEnvoyId="659" Exported="True" Id="991" />
			<ComponentItemProperties AssociatedEnvoyId="660" Exported="True" Id="992" />
			<ComponentItemProperties AssociatedEnvoyId="662" Exported="True" Id="993" />
			<ComponentItemProperties AssociatedEnvoyId="663" Exported="True" Id="994" />
			<ComponentItemProperties AssociatedEnvoyId="664" Exported="True" Id="995" />
			<ComponentItemProperties AssociatedEnvoyId="665" Exported="True" Id="996" />
			<ComponentItemProperties AssociatedEnvoyId="666" Exported="True" Id="997" />
			<ComponentItemProperties AssociatedEnvoyId="667" Exported="True" Id="998" />
			<ComponentItemProperties AssociatedEnvoyId="668" Exported="True" Id="999" />
			<ComponentItemProperties AssociatedEnvoyId="669" Exported="True" Id="1000" />
			<ComponentItemProperties AssociatedEnvoyId="670" Exported="True" Id="1001" />
			<ComponentItemProperties AssociatedEnvoyId="671" Exported="True" Id="1002" />
			<ComponentItemProperties AssociatedEnvoyId="672" Exported="True" Id="1003" />
			<ComponentItemProperties AssociatedEnvoyId="673" Exported="True" Id="1004" />
			<ComponentItemProperties AssociatedEnvoyId="674" Exported="True" Id="1005" />
			<ComponentItemProperties AssociatedEnvoyId="675" Exported="True" Id="1006" />
			<ComponentItemProperties AssociatedEnvoyId="676" Exported="True" Id="1007" />
			<ComponentItemProperties AssociatedEnvoyId="677" Exported="True" Id="1008" />
			<ComponentItemProperties AssociatedEnvoyId="678" Exported="True" Id="1009" />
			<ComponentItemProperties AssociatedEnvoyId="680" Exported="True" Id="1010" />
			<ComponentItemProperties AssociatedEnvoyId="681" Exported="True" Id="1011" />
			<ComponentItemProperties AssociatedEnvoyId="682" Exported="True" Id="1012" />
			<ComponentItemProperties AssociatedEnvoyId="683" Exported="True" Id="1013" />
			<ComponentItemProperties AssociatedEnvoyId="684" Exported="True" Id="1014" />
			<ComponentItemProperties AssociatedEnvoyId="686" Exported="True" Id="1015" />
			<ComponentItemProperties AssociatedEnvoyId="687" Exported="True" Id="1016" />
			<ComponentItemProperties AssociatedEnvoyId="688" Exported="True" Id="1017" />
			<ComponentItemProperties AssociatedEnvoyId="689" Exported="True" Id="1018" />
			<ComponentItemProperties AssociatedEnvoyId="690" Exported="True" Id="1019" />
			<ComponentItemProperties AssociatedEnvoyId="691" Exported="True" Id="1020" />
			<ComponentItemProperties AssociatedEnvoyId="692" Exported="True" Id="1021" />
			<ComponentItemProperties AssociatedEnvoyId="693" Exported="True" Id="1022" />
			<ComponentItemProperties AssociatedEnvoyId="694" Exported="True" Id="1023" />
			<ComponentItemProperties AssociatedEnvoyId="695" Exported="True" Id="1024" />
			<ComponentItemProperties AssociatedEnvoyId="696" Exported="True" Id="1025" />
			<ComponentItemProperties AssociatedEnvoyId="697" Exported="True" Id="1026" />
			<ComponentItemProperties AssociatedEnvoyId="698" Exported="True" Id="1027" />
			<ComponentItemProperties AssociatedEnvoyId="699" Exported="True" Id="1028" />
			<ComponentItemProperties AssociatedEnvoyId="700" Exported="True" Id="1029" />
			<ComponentItemProperties AssociatedEnvoyId="701" Exported="True" Id="1030" />
			<ComponentItemProperties AssociatedEnvoyId="702" Exported="True" Id="1031" />
			<ComponentItemProperties AssociatedEnvoyId="703" Exported="True" Id="1032" />
			<ComponentItemProperties AssociatedEnvoyId="704" Exported="True" Id="1033" />
			<ComponentItemProperties AssociatedEnvoyId="705" Exported="True" Id="1034" />
			<ComponentItemProperties AssociatedEnvoyId="706" Exported="True" Id="1035" />
			<ComponentItemProperties AssociatedEnvoyId="707" Exported="True" Id="1036" />
			<ComponentItemProperties AssociatedEnvoyId="708" Exported="True" Id="1037" />
			<ComponentItemProperties AssociatedEnvoyId="709" Exported="True" Id="1038" />
			<ComponentItemProperties AssociatedEnvoyId="710" Exported="True" Id="1039" />
			<ComponentItemProperties AssociatedEnvoyId="711" Exported="True" Id="1040" />
			<ComponentItemProperties AssociatedEnvoyId="712" Exported="True" Id="1041" />
			<ComponentItemProperties AssociatedEnvoyId="715" Exported="True" Id="1042" />
			<ComponentItemProperties AssociatedEnvoyId="716" Exported="True" Id="1043" />
			<ComponentItemProperties AssociatedEnvoyId="717" Exported="True" Id="1044" />
			<ComponentItemProperties AssociatedEnvoyId="718" Exported="True" Id="1045" />
			<ComponentItemProperties AssociatedEnvoyId="719" Exported="True" Id="1046" />
			<ComponentItemProperties AssociatedEnvoyId="720" Exported="True" Id="1047" />
			<ComponentItemProperties AssociatedEnvoyId="721" Exported="True" Id="1048" />
			<ComponentItemProperties AssociatedEnvoyId="722" Exported="True" Id="1049" />
			<ComponentItemProperties AssociatedEnvoyId="723" Exported="True" Id="1050" />
			<ComponentItemProperties AssociatedEnvoyId="724" Exported="True" Id="1051" />
			<ComponentItemProperties AssociatedEnvoyId="725" Exported="True" Id="1052" />
			<ComponentItemProperties AssociatedEnvoyId="727" Exported="True" Id="1053" />
			<ComponentItemProperties AssociatedEnvoyId="728" Exported="True" Id="1054" />
			<ComponentItemProperties AssociatedEnvoyId="729" Exported="True" Id="1055" />
			<ComponentItemProperties AssociatedEnvoyId="730" Exported="True" Id="1056" />
			<ComponentItemProperties AssociatedEnvoyId="731" Exported="True" Id="1057" />
			<ComponentItemProperties AssociatedEnvoyId="732" Exported="True" Id="1058" />
			<ComponentItemProperties AssociatedEnvoyId="733" Exported="True" Id="1059" />
			<ComponentItemProperties AssociatedEnvoyId="734" Exported="True" Id="1060" />
			<ComponentItemProperties AssociatedEnvoyId="735" Exported="True" Id="1061" />
			<ComponentItemProperties AssociatedEnvoyId="736" Exported="True" Id="1062" />
			<ComponentItemProperties AssociatedEnvoyId="737" Exported="True" Id="1063" />
			<ComponentItemProperties AssociatedEnvoyId="738" Exported="True" Id="1064" />
			<ComponentItemProperties AssociatedEnvoyId="741" Exported="True" Id="1065" />
			<ComponentItemProperties AssociatedEnvoyId="742" Exported="True" Id="1066" />
			<ComponentItemProperties AssociatedEnvoyId="745" Exported="True" Id="1067" />
			<ComponentItemProperties AssociatedEnvoyId="746" Exported="True" Id="1068" />
			<ComponentItemProperties AssociatedEnvoyId="747" Exported="True" Id="1069" />
			<ComponentItemProperties AssociatedEnvoyId="748" Exported="True" Id="1070" />
			<ComponentItemProperties AssociatedEnvoyId="749" Exported="True" Id="1071" />
			<ComponentItemProperties AssociatedEnvoyId="750" Exported="True" Id="1072" />
			<ComponentItemProperties AssociatedEnvoyId="751" Exported="True" Id="1073" />
			<ComponentItemProperties AssociatedEnvoyId="752" Exported="True" Id="1074" />
			<ComponentItemProperties AssociatedEnvoyId="753" Exported="True" Id="1075" />
			<ComponentItemProperties AssociatedEnvoyId="754" Exported="True" Id="1076" />
			<ComponentItemProperties AssociatedEnvoyId="755" Exported="True" Id="1077" />
			<ComponentItemProperties AssociatedEnvoyId="756" Exported="True" Id="1078" />
			<ComponentItemProperties AssociatedEnvoyId="757" Exported="True" Id="1079" />
			<ComponentItemProperties AssociatedEnvoyId="758" Exported="True" Id="1080" />
			<ComponentItemProperties AssociatedEnvoyId="759" Exported="True" Id="1081" />
			<ComponentItemProperties AssociatedEnvoyId="760" Exported="True" Id="1082" />
			<ComponentItemProperties AssociatedEnvoyId="761" Exported="True" Id="1083" />
			<ComponentItemProperties AssociatedEnvoyId="762" Exported="True" Id="1084" />
			<ComponentItemProperties AssociatedEnvoyId="763" Exported="True" Id="1085" />
			<ComponentItemProperties AssociatedEnvoyId="764" Exported="True" Id="1086" />
			<ComponentItemProperties AssociatedEnvoyId="765" Exported="True" Id="1087" />
			<ComponentItemProperties AssociatedEnvoyId="766" Exported="True" Id="1088" />
			<ComponentItemProperties AssociatedEnvoyId="767" Exported="True" Id="1089" />
			<ComponentItemProperties AssociatedEnvoyId="768" Exported="True" Id="1090" />
			<ComponentItemProperties AssociatedEnvoyId="769" Exported="True" Id="1091" />
			<ComponentItemProperties AssociatedEnvoyId="771" Exported="True" Id="1092" />
			<ComponentItemProperties AssociatedEnvoyId="772" Exported="True" Id="1093" />
			<ComponentItemProperties AssociatedEnvoyId="773" Exported="True" Id="1094" />
			<ComponentItemProperties AssociatedEnvoyId="774" Exported="True" Id="1095" />
			<ComponentItemProperties AssociatedEnvoyId="775" Exported="True" Id="1096" />
			<ComponentItemProperties AssociatedEnvoyId="776" Exported="True" Id="1097" />
			<ComponentItemProperties AssociatedEnvoyId="778" Exported="True" Id="1098" />
			<ComponentItemProperties AssociatedEnvoyId="779" Exported="True" Id="1099" />
			<ComponentItemProperties AssociatedEnvoyId="780" Exported="True" Id="1100" />
			<ComponentItemProperties AssociatedEnvoyId="781" Exported="True" Id="1101" />
			<ComponentItemProperties AssociatedEnvoyId="782" Exported="True" Id="1102" />
			<ComponentItemProperties AssociatedEnvoyId="783" Exported="True" Id="1103" />
			<ComponentItemProperties AssociatedEnvoyId="784" Exported="True" Id="1104" />
			<ComponentItemProperties AssociatedEnvoyId="785" Exported="True" Id="1105" />
			<ComponentItemProperties AssociatedEnvoyId="787" Exported="True" Id="1106" />
			<ComponentItemProperties AssociatedEnvoyId="788" Exported="True" Id="1107" />
			<ComponentItemProperties AssociatedEnvoyId="790" Exported="True" Id="1108" />
			<ComponentItemProperties AssociatedEnvoyId="791" Exported="True" Id="1109" />
			<ComponentItemProperties AssociatedEnvoyId="792" Exported="True" Id="1110" />
			<ComponentItemProperties AssociatedEnvoyId="793" Exported="True" Id="1111" />
			<ComponentItemProperties AssociatedEnvoyId="794" Exported="True" Id="1112" />
			<ComponentItemProperties AssociatedEnvoyId="795" Exported="True" Id="1113" />
			<ComponentItemProperties AssociatedEnvoyId="796" Exported="True" Id="1114" />
			<ComponentItemProperties AssociatedEnvoyId="797" Exported="True" Id="1115" />
			<ComponentItemProperties AssociatedEnvoyId="798" Exported="True" Id="1116" />
			<ComponentItemProperties AssociatedEnvoyId="799" Exported="True" Id="1117" />
			<ComponentItemProperties AssociatedEnvoyId="800" Exported="True" Id="1118" />
			<ComponentItemProperties AssociatedEnvoyId="801" Exported="True" Id="1119" />
			<ComponentItemProperties AssociatedEnvoyId="802" Exported="True" Id="1120" />
			<ComponentItemProperties AssociatedEnvoyId="803" Exported="True" Id="1121" />
			<ComponentItemProperties AssociatedEnvoyId="804" Exported="True" Id="1122" />
			<ComponentItemProperties AssociatedEnvoyId="805" Exported="True" Id="1123" />
			<ComponentItemProperties AssociatedEnvoyId="806" Exported="True" Id="1124" />
			<ComponentItemProperties AssociatedEnvoyId="807" Exported="True" Id="1125" />
			<ComponentItemProperties AssociatedEnvoyId="808" Exported="True" Id="1126" />
			<ComponentItemProperties AssociatedEnvoyId="809" Exported="True" Id="1127" />
			<ComponentItemProperties AssociatedEnvoyId="810" Exported="True" Id="1128" />
			<ComponentItemProperties AssociatedEnvoyId="811" Exported="True" Id="1129" />
			<ComponentItemProperties AssociatedEnvoyId="812" Exported="True" Id="1130" />
			<ComponentItemProperties AssociatedEnvoyId="813" Exported="True" Id="1131" />
			<ComponentItemProperties AssociatedEnvoyId="814" Exported="True" Id="1132" />
			<ComponentItemProperties AssociatedEnvoyId="815" Exported="True" Id="1133" />
			<ComponentItemProperties AssociatedEnvoyId="816" Exported="True" Id="1134" />
			<ComponentItemProperties AssociatedEnvoyId="817" Exported="True" Id="1135" />
			<ComponentItemProperties AssociatedEnvoyId="820" Exported="True" Id="1136" />
			<ComponentItemProperties AssociatedEnvoyId="821" Exported="True" Id="1137" />
			<ComponentItemProperties AssociatedEnvoyId="822" Exported="True" Id="1138" />
			<ComponentItemProperties AssociatedEnvoyId="823" Exported="True" Id="1139" />
			<ComponentItemProperties AssociatedEnvoyId="824" Exported="True" Id="1140" />
			<ComponentItemProperties AssociatedEnvoyId="827" Exported="True" Id="1141" />
			<ComponentItemProperties AssociatedEnvoyId="829" Exported="True" Id="1142" />
			<ComponentItemProperties AssociatedEnvoyId="830" Exported="True" Id="1143" />
			<ComponentItemProperties AssociatedEnvoyId="831" Exported="True" Id="1144" />
			<ComponentItemProperties AssociatedEnvoyId="834" Exported="True" Id="1145" />
			<ComponentItemProperties AssociatedEnvoyId="835" Exported="True" Id="1146" />
			<ComponentItemProperties AssociatedEnvoyId="836" Exported="True" Id="1147" />
			<ComponentItemProperties AssociatedEnvoyId="837" Exported="True" Id="1148" />
			<ComponentItemProperties AssociatedEnvoyId="838" Exported="True" Id="1149" />
			<ComponentItemProperties AssociatedEnvoyId="839" Exported="True" Id="1150" />
			<ComponentItemProperties AssociatedEnvoyId="840" Exported="True" Id="1151" />
			<ComponentItemProperties AssociatedEnvoyId="841" Exported="True" Id="1152" />
			<ComponentItemProperties AssociatedEnvoyId="842" Exported="True" Id="1153" />
			<ComponentItemProperties AssociatedEnvoyId="843" Exported="True" Id="1154" />
			<ComponentItemProperties AssociatedEnvoyId="844" Exported="True" Id="1155" />
			<ComponentItemProperties AssociatedEnvoyId="845" Exported="True" Id="1156" />
			<ComponentItemProperties AssociatedEnvoyId="846" Exported="True" Id="1157" />
			<ComponentItemProperties AssociatedEnvoyId="847" Exported="True" Id="1158" />
			<ComponentItemProperties AssociatedEnvoyId="848" Exported="True" Id="1159" />
			<ComponentItemProperties AssociatedEnvoyId="849" Exported="True" Id="1160" />
			<ComponentItemProperties AssociatedEnvoyId="850" Exported="True" Id="1161" />
			<ComponentItemProperties AssociatedEnvoyId="852" Exported="True" Id="1162" />
			<ComponentItemProperties AssociatedEnvoyId="853" Exported="True" Id="1163" />
			<ComponentItemProperties AssociatedEnvoyId="854" Exported="True" Id="1164" />
			<ComponentItemProperties AssociatedEnvoyId="855" Exported="True" Id="1165" />
			<ComponentItemProperties AssociatedEnvoyId="856" Exported="True" Id="1166" />
			<ComponentItemProperties AssociatedEnvoyId="857" Exported="True" Id="1167" />
			<ComponentItemProperties AssociatedEnvoyId="858" Exported="True" Id="1168" />
			<ComponentItemProperties AssociatedEnvoyId="859" Exported="True" Id="1169" />
			<ComponentItemProperties AssociatedEnvoyId="860" Exported="True" Id="1170" />
			<ComponentItemProperties AssociatedEnvoyId="861" Exported="True" Id="1171" />
			<ComponentItemProperties AssociatedEnvoyId="862" Exported="True" Id="1172" />
			<ComponentItemProperties AssociatedEnvoyId="863" Exported="True" Id="1173" />
			<ComponentItemProperties AssociatedEnvoyId="864" Exported="True" Id="1174" />
			<ComponentItemProperties AssociatedEnvoyId="865" Exported="True" Id="1175" />
			<ComponentItemProperties AssociatedEnvoyId="866" Exported="True" Id="1176" />
			<ComponentItemProperties AssociatedEnvoyId="867" Exported="True" Id="1177" />
			<ComponentItemProperties AssociatedEnvoyId="868" Exported="True" Id="1178" />
			<ComponentItemProperties AssociatedEnvoyId="869" Exported="True" Id="1179" />
			<ComponentItemProperties AssociatedEnvoyId="870" Exported="True" Id="1180" />
			<ComponentItemProperties AssociatedEnvoyId="871" Exported="True" Id="1181" />
			<ComponentItemProperties AssociatedEnvoyId="872" Exported="True" Id="1182" />
			<ComponentItemProperties AssociatedEnvoyId="873" Exported="True" Id="1183" />
			<ComponentItemProperties AssociatedEnvoyId="874" Exported="True" Id="1184" />
			<ComponentItemProperties AssociatedEnvoyId="875" Exported="True" Id="1185" />
			<ComponentItemProperties AssociatedEnvoyId="876" Exported="True" Id="1186" />
			<ComponentItemProperties AssociatedEnvoyId="877" Exported="True" Id="1187" />
			<ComponentItemProperties AssociatedEnvoyId="878" Exported="True" Id="1188" />
			<ComponentItemProperties AssociatedEnvoyId="879" Exported="True" Id="1189" />
			<ComponentItemProperties AssociatedEnvoyId="880" Exported="True" Id="1190" />
			<ComponentItemProperties AssociatedEnvoyId="881" Exported="True" Id="1191" />
			<ComponentItemProperties AssociatedEnvoyId="882" Exported="True" Id="1192" />
			<ComponentItemProperties AssociatedEnvoyId="883" Exported="True" Id="1193" />
			<ComponentItemProperties AssociatedEnvoyId="884" Exported="True" Id="1194" />
			<ComponentItemProperties AssociatedEnvoyId="885" Exported="True" Id="1195" />
			<ComponentItemProperties AssociatedEnvoyId="886" Exported="True" Id="1196" />
			<ComponentItemProperties AssociatedEnvoyId="887" Exported="True" Id="1197" />
			<ComponentItemProperties AssociatedEnvoyId="888" Exported="True" Id="1198" />
			<ComponentItemProperties AssociatedEnvoyId="889" Exported="True" Id="1199" />
			<ComponentItemProperties AssociatedEnvoyId="890" Exported="True" Id="1200" />
			<ComponentItemProperties AssociatedEnvoyId="891" Exported="True" Id="1201" />
			<ComponentItemProperties AssociatedEnvoyId="892" Exported="True" Id="1202" />
			<ComponentItemProperties AssociatedEnvoyId="894" Exported="True" Id="1203" />
			<ComponentItemProperties AssociatedEnvoyId="895" Exported="True" Id="1204" />
			<ComponentItemProperties AssociatedEnvoyId="896" Exported="True" Id="1205" />
			<ComponentItemProperties AssociatedEnvoyId="897" Exported="True" Id="1206" />
			<ComponentItemProperties AssociatedEnvoyId="898" Exported="True" Id="1207" />
			<ComponentItemProperties AssociatedEnvoyId="899" Exported="True" Id="1208" />
			<ComponentItemProperties AssociatedEnvoyId="900" Exported="True" Id="1209" />
			<ComponentItemProperties AssociatedEnvoyId="901" Exported="True" Id="1210" />
			<ComponentItemProperties AssociatedEnvoyId="902" Exported="True" Id="1211" />
			<ComponentItemProperties AssociatedEnvoyId="906" Exported="True" Id="1212" />
			<ComponentItemProperties AssociatedEnvoyId="907" Exported="True" Id="1213" />
			<ComponentItemProperties AssociatedEnvoyId="909" Exported="True" Id="1214" />
			<ComponentItemProperties AssociatedEnvoyId="910" Exported="True" Id="1215" />
			<ComponentItemProperties AssociatedEnvoyId="911" Exported="True" Id="1216" />
			<ComponentItemProperties AssociatedEnvoyId="912" Exported="True" Id="1217" />
			<ComponentItemProperties AssociatedEnvoyId="913" Exported="True" Id="1218" />
			<ComponentItemProperties AssociatedEnvoyId="915" Exported="True" Id="1219" />
			<ComponentItemProperties AssociatedEnvoyId="916" Exported="True" Id="1220" />
			<ComponentItemProperties AssociatedEnvoyId="917" Exported="True" Id="1221" />
			<ComponentItemProperties AssociatedEnvoyId="918" Exported="True" Id="1222" />
			<ComponentItemProperties AssociatedEnvoyId="919" Exported="True" Id="1223" />
			<ComponentItemProperties AssociatedEnvoyId="920" Exported="True" Id="1224" />
			<ComponentItemProperties AssociatedEnvoyId="921" Exported="True" Id="1225" />
			<ComponentItemProperties AssociatedEnvoyId="922" Exported="True" Id="1226" />
			<ComponentItemProperties AssociatedEnvoyId="923" Exported="True" Id="1227" />
			<ComponentItemProperties AssociatedEnvoyId="924" Exported="True" Id="1228" />
			<ComponentItemProperties AssociatedEnvoyId="925" Exported="True" Id="1229" />
			<ComponentItemProperties AssociatedEnvoyId="926" Exported="True" Id="1230" />
			<ComponentItemProperties AssociatedEnvoyId="927" Exported="True" Id="1231" />
			<ComponentItemProperties AssociatedEnvoyId="928" Exported="True" Id="1232" />
			<ComponentItemProperties AssociatedEnvoyId="929" Exported="True" Id="1233" />
			<ComponentItemProperties AssociatedEnvoyId="930" Exported="True" Id="1234" />
			<ComponentItemProperties AssociatedEnvoyId="931" Exported="True" Id="1235" />
			<ComponentItemProperties AssociatedEnvoyId="932" Exported="True" Id="1236" />
			<ComponentItemProperties AssociatedEnvoyId="933" Exported="True" Id="1237" />
			<ComponentItemProperties AssociatedEnvoyId="934" Exported="True" Id="1238" />
			<ComponentItemProperties AssociatedEnvoyId="935" Exported="True" Id="1239" />
			<ComponentItemProperties AssociatedEnvoyId="936" Exported="True" Id="1240" />
			<ComponentItemProperties AssociatedEnvoyId="937" Exported="True" Id="1241" />
			<ComponentItemProperties AssociatedEnvoyId="938" Exported="True" Id="1242" />
			<ComponentItemProperties AssociatedEnvoyId="939" Exported="True" Id="1243" />
			<ComponentItemProperties AssociatedEnvoyId="941" Exported="True" Id="1244" />
			<ComponentItemProperties AssociatedEnvoyId="942" Exported="True" Id="1245" />
			<ComponentItemProperties AssociatedEnvoyId="943" Exported="True" Id="1246" />
			<ComponentItemProperties AssociatedEnvoyId="944" Exported="True" Id="1247" />
			<ComponentItemProperties AssociatedEnvoyId="945" Exported="True" Id="1248" />
			<ComponentItemProperties AssociatedEnvoyId="946" Exported="True" Id="1249" />
			<ComponentItemProperties AssociatedEnvoyId="947" Exported="True" Id="1250" />
			<ComponentItemProperties AssociatedEnvoyId="948" Exported="True" Id="1251" />
			<ComponentItemProperties AssociatedEnvoyId="949" Exported="True" Id="1252" />
			<ComponentItemProperties AssociatedEnvoyId="950" Exported="True" Id="1253" />
			<ComponentItemProperties AssociatedEnvoyId="951" Exported="True" Id="1254" />
			<ComponentItemProperties AssociatedEnvoyId="952" Exported="True" Id="1255" />
			<ComponentItemProperties AssociatedEnvoyId="953" Exported="True" Id="1256" />
			<ComponentItemProperties AssociatedEnvoyId="954" Exported="True" Id="1257" />
			<ComponentItemProperties AssociatedEnvoyId="955" Exported="True" Id="1258" />
			<ComponentItemProperties AssociatedEnvoyId="956" Exported="True" Id="1259" />
			<ComponentItemProperties AssociatedEnvoyId="957" Exported="True" Id="1260" />
			<ComponentItemProperties AssociatedEnvoyId="958" Exported="True" Id="1261" />
			<ComponentItemProperties AssociatedEnvoyId="959" Exported="True" Id="1262" />
			<ComponentItemProperties AssociatedEnvoyId="960" Exported="True" Id="1263" />
			<ComponentItemProperties AssociatedEnvoyId="963" Exported="True" Id="1264" />
			<ComponentItemProperties AssociatedEnvoyId="964" Exported="True" Id="1265" />
			<ComponentItemProperties AssociatedEnvoyId="966" Exported="True" Id="1266" />
			<ComponentItemProperties AssociatedEnvoyId="967" Exported="True" Id="1267" />
			<ComponentItemProperties AssociatedEnvoyId="968" Exported="True" Id="1268" />
			<ComponentItemProperties AssociatedEnvoyId="969" Exported="True" Id="1269" />
			<ComponentItemProperties AssociatedEnvoyId="970" Exported="True" Id="1270" />
			<ComponentItemProperties AssociatedEnvoyId="971" Exported="True" Id="1271" />
			<ComponentItemProperties AssociatedEnvoyId="974" Exported="True" Id="1272" />
			<ComponentItemProperties AssociatedEnvoyId="975" Exported="True" Id="1273" />
			<ComponentItemProperties AssociatedEnvoyId="976" Exported="True" Id="1274" />
			<ComponentItemProperties AssociatedEnvoyId="977" Exported="True" Id="1275" />
			<ComponentItemProperties AssociatedEnvoyId="978" Exported="True" Id="1276" />
			<ComponentItemProperties AssociatedEnvoyId="979" Exported="True" Id="1277" />
			<ComponentItemProperties AssociatedEnvoyId="980" Exported="True" Id="1278" />
			<ComponentItemProperties AssociatedEnvoyId="981" Exported="True" Id="1279" />
			<ComponentItemProperties AssociatedEnvoyId="982" Exported="True" Id="1280" />
			<ComponentItemProperties AssociatedEnvoyId="1282" Exported="True" Id="1283" />
			<ComponentItemProperties AssociatedEnvoyId="1284" Exported="True" Id="1285" />
			<ComponentItemProperties AssociatedEnvoyId="1286" Exported="True" Id="1287" />
			<ComponentItemProperties AssociatedEnvoyId="1288" Exported="True" Id="1289" />
		</ComponentConfiguration>
	</ComponentDefinition>
	<EnvoyManagerFile Id="6" xmlns="http://www.ni.com/PlatformFramework">
		<EnvoyManagerRootEnvoy Id="7" ModelDefinitionType="EnvoyManagerRootEnvoy" Name="RootEnvoy" />
		<EmbeddedDefinitionReference Id="8" ModelDefinitionType="{http://www.ni.com/GComponent.xsd}ComponentDefinitionEnvoyHierarchyRoot" Name="Global namespace">
			<ComponentDefinitionEnvoyHierarchyRoot xmlns="http://www.ni.com/GComponent.xsd" />
			<NameScopingEnvoy AutomaticallyResolveUp="True" Id="13" Name="AFW">
				<NameScopingEnvoy AutomaticallyResolveUp="True" Id="14" Name="LTE">
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="649" Name="DL RX">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="650" Name="Channel Estimation">
							<SourceFileReference Bindings="SCL" Id="651" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="C10.15 Multiplication.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\C10.15 Multiplication.gcdl" />
							<SourceFileReference Bindings="SCL" Id="652" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimates to U64.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Channel Estimates to U64.gcdl" />
							<SourceFileReference Bindings="SCL" Id="653" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimation CRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Channel Estimation CRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="654" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimation UERS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Channel Estimation UERS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="655" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frequency Tracking.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Frequency Tracking.gcdl" />
							<SourceFileReference Bindings="SCL" Id="656" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Linear Interpolation Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Linear Interpolation Calculation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="657" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Linear Interpolation CRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Linear Interpolation CRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="658" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Linear Interpolation UERS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Linear Interpolation UERS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="659" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS Channel Estimation Alignment Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\UERS Channel Estimation Alignment Buffer.gcdl" />
							<SourceFileReference Bindings="SCL" Id="660" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS Subframe Accumulator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\UERS Subframe Accumulator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="1288" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pass Through Samples.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Channel Estimation\Pass Through Samples.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="661" Name="PDCCH Decoder">
							<SourceFileReference Bindings="SCL" Id="662" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate CRC16.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\Calculate CRC16.gcdl" />
							<SourceFileReference Bindings="SCL" Id="663" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Decoder CRC Check.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Decoder CRC Check.gcdl" />
							<SourceFileReference Bindings="SCL" Id="664" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Decoder Softbit to Signed Magnitude.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Decoder Softbit to Signed Magnitude.gcdl" />
							<SourceFileReference Bindings="SCL" Id="665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Decoder Viterbi Core.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Decoder Viterbi Core.gcdl" />
							<SourceFileReference Bindings="SCL" Id="666" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Demux.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Demux.gcdl" />
							<SourceFileReference Bindings="SCL" Id="667" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Deserializer 2 to 3.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Deserializer 2 to 3.gcdl" />
							<SourceFileReference Bindings="SCL" Id="668" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Deserializer Boolean to Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Deserializer Boolean to Array.gcdl" />
							<SourceFileReference Bindings="SCL" Id="669" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Deserializer Boolean to U16.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Deserializer Boolean to U16.gcdl" />
							<SourceFileReference Bindings="SCL" Id="670" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Interpreter DCI1x.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Interpreter DCI1x.gcdl" />
							<SourceFileReference Bindings="SCL" Id="671" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Message to U32.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Message to U32.gcdl" />
							<SourceFileReference Bindings="SCL" Id="672" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Validator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\DCI Validator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="673" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH DCI Decoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\PDCCH DCI Decoder.gcdl" />
							<SourceFileReference Bindings="SCL" Id="674" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH DCI Interpreter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\PDCCH DCI Interpreter.gcdl" />
							<SourceFileReference Bindings="SCL" Id="675" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH LLR Demap Descrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\PDCCH LLR Demap Descrambler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="676" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH RX Top.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\PDCCH RX Top.gcdl" />
							<SourceFileReference Bindings="SCL" Id="677" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Resource Block Allocation Type1 to PRB.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\Resource Block Allocation Type1 to PRB.gcdl" />
							<SourceFileReference Bindings="SCL" Id="678" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Toggle.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDCCH Decoder\Toggle.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="679" Name="PDSCH Decoder">
							<SourceFileReference Bindings="SCL" Id="680" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL RX Extract PDSCH Sample.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDSCH Decoder\DL RX Extract PDSCH Sample.gcdl" />
							<SourceFileReference Bindings="SCL" Id="681" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDSCH Encoder to Decoder Params.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDSCH Decoder\PDSCH Encoder to Decoder Params.gcdl" />
							<SourceFileReference Bindings="SCL" Id="682" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDSCH FIFO Control.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDSCH Decoder\PDSCH FIFO Control.gcdl" />
							<SourceFileReference Bindings="SCL" Id="683" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDSCH RX Configuration to PXSCH Params.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDSCH Decoder\PDSCH RX Configuration to PXSCH Params.gcdl" />
							<SourceFileReference Bindings="SCL" Id="684" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDSCH RX Sample Select.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\PDSCH Decoder\PDSCH RX Sample Select.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="685" Name="Synchronization">
							<SourceFileReference Bindings="SCL" Id="686" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Adjust Timing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Adjust Timing.gcdl" />
							<SourceFileReference Bindings="SCL" Id="687" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Align Frame.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Align Frame.gcdl" />
							<SourceFileReference Bindings="SCL" Id="688" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Autocorrelation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Autocorrelation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="689" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Magnitude 16 Bit.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Calculate Magnitude 16 Bit.gcdl" />
							<SourceFileReference Bindings="SCL" Id="690" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Magnitude 24 Bit.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Calculate Magnitude 24 Bit.gcdl" />
							<SourceFileReference Bindings="SCL" Id="691" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Magnitude 31 Bit.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Calculate Magnitude 31 Bit.gcdl" />
							<SourceFileReference Bindings="SCL" Id="692" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFO Compensation Frequency Shift.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\CFO Compensation Frequency Shift.gcdl" />
							<SourceFileReference Bindings="SCL" Id="693" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Cross Correlation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Cross Correlation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="694" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Decimate 16.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Decimate 16.gcdl" />
							<SourceFileReference Bindings="SCL" Id="695" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Delay Input.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Delay Input.gcdl" />
							<SourceFileReference Bindings="SCL" Id="696" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL RX Sync Build Configuration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\DL RX Sync Build Configuration.gcdl" />
							<SourceFileReference Bindings="SCL" Id="697" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL RX Sync Top.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\DL RX Sync Top.gcdl" />
							<SourceFileReference Bindings="SCL" Id="698" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IFO 0.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\IFO 0.gcdl" />
							<SourceFileReference Bindings="SCL" Id="699" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IFO 1.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\IFO 1.gcdl" />
							<SourceFileReference Bindings="SCL" Id="700" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IFO 2.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\IFO 2.gcdl" />
							<SourceFileReference Bindings="SCL" Id="701" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IFO Estimation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\IFO Estimation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="702" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Overwrite Timing By Trigger.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Overwrite Timing By Trigger.gcdl" />
							<SourceFileReference Bindings="SCL" Id="703" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Peak Detection Autocorrelation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Peak Detection Autocorrelation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="704" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Peak Detection Cross Correlation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Peak Detection Cross Correlation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="705" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Peak Validation TDD.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Peak Validation TDD.gcdl" />
							<SourceFileReference Bindings="SCL" Id="706" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Sync Write Status Registers.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\RX Sync Write Status Registers.gcdl" />
							<SourceFileReference Bindings="SCL" Id="707" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Sync Reset Generation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Synchronization\Sync Reset Generation.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="708" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL IQ Sample Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\DL IQ Sample Buffer.gcdl" />
						<SourceFileReference Bindings="SCL" Id="709" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL RX Constellation FIFO Write.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\DL RX Constellation FIFO Write.gcdl" />
						<SourceFileReference Bindings="SCL" Id="710" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL RX Input FIFO Select.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\DL RX Input FIFO Select.gcdl" />
						<SourceFileReference Bindings="SCL" Id="711" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL RX IQ Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\DL RX IQ Processing.gcdl" />
						<SourceFileReference Bindings="SCL" Id="712" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get PDSCH Dynamic Configuration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL RX\Get PDSCH Dynamic Configuration.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="713" Name="DL TX">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="714" Name="PDCCH Transmitter">
							<SourceFileReference Bindings="SCL" Id="715" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Builder DCI 1x.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Builder DCI 1x.gcdl" />
							<SourceFileReference Bindings="SCL" Id="716" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Convolutional Encoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Convolutional Encoder.gcdl" />
							<SourceFileReference Bindings="SCL" Id="717" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Encoder Attach CRC.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Encoder Attach CRC.gcdl" />
							<SourceFileReference Bindings="SCL" Id="718" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Encoder Tail Biting Initialization.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Encoder Tail Biting Initialization.gcdl" />
							<SourceFileReference Bindings="SCL" Id="719" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Encoder Tail Biting.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Encoder Tail Biting.gcdl" />
							<SourceFileReference Bindings="SCL" Id="720" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Mux.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Mux.gcdl" />
							<SourceFileReference Bindings="SCL" Id="721" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Reserializer 3 to 2.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Reserializer 3 to 2.gcdl" />
							<SourceFileReference Bindings="SCL" Id="722" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Serializer Vector to Bit.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\DCI Serializer Vector to Bit.gcdl" />
							<SourceFileReference Bindings="SCL" Id="723" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH DCI Encoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\PDCCH DCI Encoder.gcdl" />
							<SourceFileReference Bindings="SCL" Id="724" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH Scrambler Interleaver Modulator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\PDCCH Scrambler Interleaver Modulator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="725" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH Transmitter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDCCH Transmitter\PDCCH Transmitter.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="726" Name="PDSCH Transmitter">
							<SourceFileReference Bindings="SCL" Id="727" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI1 to PDSCH Encoder Parameters.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDSCH Transmitter\DCI1 to PDSCH Encoder Parameters.gcdl" />
							<SourceFileReference Bindings="SCL" Id="728" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDSCH TX Configuration Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PDSCH Transmitter\PDSCH TX Configuration Calculation.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="729" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI Mark Valid.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\DCI Mark Valid.gcdl" />
						<SourceFileReference Bindings="SCL" Id="730" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI PSS PRB Masking.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\DCI PSS PRB Masking.gcdl" />
						<SourceFileReference Bindings="SCL" Id="731" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL TTI Handling.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\DL TTI Handling.gcdl" />
						<SourceFileReference Bindings="SCL" Id="732" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL TX IQ Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\DL TX IQ Processing.gcdl" />
						<SourceFileReference Bindings="SCL" Id="733" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL TX PSS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\DL TX PSS.gcdl" />
						<SourceFileReference Bindings="SCL" Id="734" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL TX Trigger Write.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\DL TX Trigger Write.gcdl" />
						<SourceFileReference Bindings="SCL" Id="735" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Dynamic DL Configuration Delay.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\Dynamic DL Configuration Delay.gcdl" />
						<SourceFileReference Bindings="SCL" Id="736" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PSS Cell ID modulo 3.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\PSS Cell ID modulo 3.gcdl" />
						<SourceFileReference Bindings="SCL" Id="737" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scale IQ 16.1 to 16.2.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\Scale IQ 16.1 to 16.2.gcdl" />
						<SourceFileReference Bindings="SCL" Id="738" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U64 To DL TTI Configuration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DL TX\U64 To DL TTI Configuration.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="739" Name="Shared">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="740" Name="CRS">
							<SourceFileReference Bindings="SCL" Id="741" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRS Calculate Cinit.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\CRS\CRS Calculate Cinit.gcdl" />
							<SourceFileReference Bindings="SCL" Id="742" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRS Generation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\CRS\CRS Generation.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="743" Name="Data Channel">
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="744" Name="QPP Interleaver">
								<SourceFileReference Bindings="SCL" Id="745" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="(A+B) modulo K.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\(A+B) modulo K.gcdl" />
								<SourceFileReference Bindings="SCL" Id="746" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Decompress Linear QPP Interleaver Constants.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\Decompress Linear QPP Interleaver Constants.gcdl" />
								<SourceFileReference Bindings="SCL" Id="747" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Decompress Windowed QPP Interleaver Constants.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\Decompress Windowed QPP Interleaver Constants.gcdl" />
								<SourceFileReference Bindings="SCL" Id="748" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get Code Block Size Table Index.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\Get Code Block Size Table Index.gcdl" />
								<SourceFileReference Bindings="SCL" Id="749" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Linear QPP Interleaver.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\Linear QPP Interleaver.gcdl" />
								<SourceFileReference Bindings="SCL" Id="750" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPP Interleaver Calculation (Step Size=-32).gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\QPP Interleaver Calculation (Step Size=-32).gcdl" />
								<SourceFileReference Bindings="SCL" Id="751" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPP Interleaver Calculation (Step Size=1).gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\QPP Interleaver Calculation (Step Size=1).gcdl" />
								<SourceFileReference Bindings="SCL" Id="752" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPP Interleaver Calculation Core.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\QPP Interleaver Calculation Core.gcdl" />
								<SourceFileReference Bindings="SCL" Id="753" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Windowed QPP Interleaver.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\QPP Interleaver\Windowed QPP Interleaver.gcdl" />
							</NameScopingEnvoy>
							<SourceFileReference Bindings="SCL" Id="754" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Transport Block Size.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Calculate Transport Block Size.gcdl" />
							<SourceFileReference Bindings="SCL" Id="755" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Turbo Parameters K Plus.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Calculate Turbo Parameters K Plus.gcdl" />
							<SourceFileReference Bindings="SCL" Id="756" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check PRB Collisions.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Check PRB Collisions.gcdl" />
							<SourceFileReference Bindings="SCL" Id="757" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Coding Parameter Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Coding Parameter Computation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="758" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\CRC Calculation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="759" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC Compute.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\CRC Compute.gcdl" />
							<SourceFileReference Bindings="SCL" Id="760" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC Constants.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\CRC Constants.gcdl" />
							<SourceFileReference Bindings="SCL" Id="761" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PxSCH Parameter Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\PxSCH Parameter Computation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher Constants.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher Constants.gcdl" />
							<SourceFileReference Bindings="SCL" Id="763" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher Interleaved Address Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher Interleaved Address Computation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="764" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher Interleaved Address Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher Interleaved Address Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="765" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher Linear Address Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher Linear Address Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="766" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher Number of Fill Bits before Column Index.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher Number of Fill Bits before Column Index.gcdl" />
							<SourceFileReference Bindings="SCL" Id="767" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" />
							<SourceFileReference Bindings="SCL" Id="768" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher Parameter Calculator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher Parameter Calculator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="769" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Rate Matcher U25 Modulo U18.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Data Channel\Rate Matcher U25 Modulo U18.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="770" Name="FIFOs">
							<SourceFileReference Bindings="SCL" Id="771" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO Write CFX 1.15 T2H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\FIFOs\FIFO Write CFX 1.15 T2H.gcdl" />
							<SourceFileReference Bindings="SCL" Id="772" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO Write CFX 1.15 TS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\FIFOs\FIFO Write CFX 1.15 TS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="773" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO Write CFX 2.14 T2H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\FIFOs\FIFO Write CFX 2.14 T2H.gcdl" />
							<SourceFileReference Bindings="SCL" Id="774" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO Write U32 T2H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\FIFOs\FIFO Write U32 T2H.gcdl" />
							<SourceFileReference Bindings="SCL" Id="775" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO Write U64 T2H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\FIFOs\FIFO Write U64 T2H.gcdl" />
							<SourceFileReference Bindings="SCL" Id="776" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO Write U8 T2H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\FIFOs\FIFO Write U8 T2H.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="777" Name="Interleaver">
							<SourceFileReference Bindings="SCL" Id="778" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Deinterleaver 4 X U16.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Deinterleaver 4 X U16.gcdl" />
							<SourceFileReference Bindings="SCL" Id="779" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Deinterleaver U64.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Deinterleaver U64.gcdl" />
							<SourceFileReference Bindings="SCL" Id="780" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver 4 X U3.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Interleaver 4 X U3.gcdl" />
							<SourceFileReference Bindings="SCL" Id="781" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver Get Number of Rows.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Interleaver Get Number of Rows.gcdl" />
							<SourceFileReference Bindings="SCL" Id="782" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver Get Read Address.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Interleaver Get Read Address.gcdl" />
							<SourceFileReference Bindings="SCL" Id="783" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver Get Write Address.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Interleaver Get Write Address.gcdl" />
							<SourceFileReference Bindings="SCL" Id="784" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver U16.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Interleaver U16.gcdl" />
							<SourceFileReference Bindings="SCL" Id="785" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Row Index Interleaver.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Row Index Interleaver.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="786" Name="Modulation">
							<SourceFileReference Bindings="SCL" Id="787" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE Modulation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Modulation\LTE Modulation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="788" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE QPSK Modulation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Modulation\LTE QPSK Modulation.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="789" Name="Resource Mapper">
							<SourceFileReference Bindings="SCL" Id="790" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRS Positions From Cell ID.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\CRS Positions From Cell ID.gcdl" />
							<SourceFileReference Bindings="SCL" Id="791" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\CRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="792" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL Channel Pattern Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\DL Channel Pattern Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="793" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL Resource Demapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\DL Resource Demapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="794" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL TX Resource Mapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\DL TX Resource Mapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="795" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\DL.gcdl" />
							<SourceFileReference Bindings="SCL" Id="796" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FDD DMRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\FDD DMRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="797" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FDD PSS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\FDD PSS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="798" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FDD SRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\FDD SRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="799" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FDD Zero.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\FDD Zero.gcdl" />
							<SourceFileReference Bindings="SCL" Id="800" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Index Generator up to Subframe.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\Index Generator up to Subframe.gcdl" />
							<SourceFileReference Bindings="SCL" Id="801" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Index Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\Index Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="802" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH PDSCH Trigger.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\PDCCH PDSCH Trigger.gcdl" />
							<SourceFileReference Bindings="SCL" Id="803" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Physical Channel ID Mapping DL.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\Physical Channel ID Mapping DL.gcdl" />
							<SourceFileReference Bindings="SCL" Id="804" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Physical Channel ID Mapping FDD UL.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\Physical Channel ID Mapping FDD UL.gcdl" />
							<SourceFileReference Bindings="SCL" Id="805" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Physical Channel ID Mapping TDD 5 5 UL.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\Physical Channel ID Mapping TDD 5 5 UL.gcdl" />
							<SourceFileReference Bindings="SCL" Id="806" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Resource Demapper PDSCH.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\Resource Demapper PDSCH.gcdl" />
							<SourceFileReference Bindings="SCL" Id="807" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TDD 5 5 DMRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\TDD 5 5 DMRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="808" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TDD 5 5 Guard.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\TDD 5 5 Guard.gcdl" />
							<SourceFileReference Bindings="SCL" Id="809" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TDD 5 5 PSS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\TDD 5 5 PSS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="810" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TDD 5 5 SRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\TDD 5 5 SRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="811" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TDD 5 5 Zero.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\TDD 5 5 Zero.gcdl" />
							<SourceFileReference Bindings="SCL" Id="812" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS AP 7.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\UERS AP 7.gcdl" />
							<SourceFileReference Bindings="SCL" Id="813" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS AP 9.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\UERS AP 9.gcdl" />
							<SourceFileReference Bindings="SCL" Id="814" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL Channel Pattern Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\UL Channel Pattern Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="815" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL Resource Demapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\UL Resource Demapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="816" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL TX Resource Mapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\UL TX Resource Mapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="817" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Resource Mapper\UL.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="818" Name="RX">
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="819" Name="Channel Equalizer">
								<SourceFileReference Bindings="SCL" Id="820" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Conjugate H R Div Magnitude H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\Channel Equalizer\Calculate Conjugate H R Div Magnitude H.gcdl" />
								<SourceFileReference Bindings="SCL" Id="821" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate H Div Magnitude H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\Channel Equalizer\Calculate H Div Magnitude H.gcdl" />
								<SourceFileReference Bindings="SCL" Id="822" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate R Div Magnitude H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\Channel Equalizer\Calculate R Div Magnitude H.gcdl" />
								<SourceFileReference Bindings="SCL" Id="823" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Equalizer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\Channel Equalizer\Channel Equalizer.gcdl" />
								<SourceFileReference Bindings="SCL" Id="824" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimation Calculate Inverse Magnitude.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\Channel Equalizer\Channel Estimation Calculate Inverse Magnitude.gcdl" />
							</NameScopingEnvoy>
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="825" Name="PXSCH">
								<NameScopingEnvoy AutomaticallyResolveUp="True" Id="826" Name="CRC">
									<SourceFileReference Bindings="SCL" Id="827" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC Check Top.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\CRC\CRC Check Top.gcdl" />
								</NameScopingEnvoy>
								<NameScopingEnvoy AutomaticallyResolveUp="True" Id="828" Name="Rate Matcher">
									<SourceFileReference Bindings="SCL" Id="829" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Rate Matcher Circular Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Rate Matcher\RX Rate Matcher Circular Buffer.gcdl" />
									<SourceFileReference Bindings="SCL" Id="830" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Rate Matcher State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Rate Matcher\RX Rate Matcher State Machine.gcdl" />
									<SourceFileReference Bindings="SCL" Id="831" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Rate Matcher.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Rate Matcher\RX Rate Matcher.gcdl" />
								</NameScopingEnvoy>
								<NameScopingEnvoy AutomaticallyResolveUp="True" Id="832" Name="Turbo Dec">
									<NameScopingEnvoy AutomaticallyResolveUp="True" Id="833" Name="Memories">
										<SourceFileReference Bindings="SCL" Id="834" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR A Priori Buffer Memory.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR A Priori Buffer Memory.gcdl" />
										<SourceFileReference Bindings="SCL" Id="835" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR A Priori Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR A Priori Buffer.gcdl" />
										<SourceFileReference Bindings="SCL" Id="836" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Bit Reordering Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Bit Reordering Buffer.gcdl" />
										<SourceFileReference Bindings="SCL" Id="837" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Bit Reordering Memory.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Bit Reordering Memory.gcdl" />
										<SourceFileReference Bindings="SCL" Id="838" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Bit Reordering Read Address Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Bit Reordering Read Address Generator.gcdl" />
										<SourceFileReference Bindings="SCL" Id="839" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Softbit and A Priori Read Address Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Softbit and A Priori Read Address Generator.gcdl" />
										<SourceFileReference Bindings="SCL" Id="840" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Softbit Input Buffer BRAM.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Softbit Input Buffer BRAM.gcdl" />
										<SourceFileReference Bindings="SCL" Id="841" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Softbit Input Buffer Memory Page.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Softbit Input Buffer Memory Page.gcdl" />
										<SourceFileReference Bindings="SCL" Id="842" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Softbit Input Buffer Memory.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Softbit Input Buffer Memory.gcdl" />
										<SourceFileReference Bindings="SCL" Id="843" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Softbit Input Buffer Write Stream Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Softbit Input Buffer Write Stream Generator.gcdl" />
										<SourceFileReference Bindings="SCL" Id="844" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Softbit Input Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Softbit Input Buffer.gcdl" />
										<SourceFileReference Bindings="SCL" Id="845" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Stake Memory Alpha Iteration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Stake Memory Alpha Iteration.gcdl" />
										<SourceFileReference Bindings="SCL" Id="846" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Stake Memory Alpha.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Stake Memory Alpha.gcdl" />
										<SourceFileReference Bindings="SCL" Id="847" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Stake Memory Beta Page.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Stake Memory Beta Page.gcdl" />
										<SourceFileReference Bindings="SCL" Id="848" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Stake Memory Beta.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Stake Memory Beta.gcdl" />
										<SourceFileReference Bindings="SCL" Id="849" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Stake Memory.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\BCJR Stake Memory.gcdl" />
										<SourceFileReference Bindings="SCL" Id="850" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Decoder Termination Bit Memory.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Memories\Turbo Decoder Termination Bit Memory.gcdl" />
									</NameScopingEnvoy>
									<NameScopingEnvoy AutomaticallyResolveUp="True" Id="851" Name="Subsegment Decoder">
										<SourceFileReference Bindings="SCL" Id="852" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Alpha Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Alpha Computation.gcdl" />
										<SourceFileReference Bindings="SCL" Id="853" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Alpha State Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Alpha State Computation.gcdl" />
										<SourceFileReference Bindings="SCL" Id="854" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Beta Computation wo Normalization.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Beta Computation wo Normalization.gcdl" />
										<SourceFileReference Bindings="SCL" Id="855" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Beta Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Beta Computation.gcdl" />
										<SourceFileReference Bindings="SCL" Id="856" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Beta State Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Beta State Computation.gcdl" />
										<SourceFileReference Bindings="SCL" Id="857" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Beta Timing Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Beta Timing Generator.gcdl" />
										<SourceFileReference Bindings="SCL" Id="858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Gamma Computation without A Priori.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Gamma Computation without A Priori.gcdl" />
										<SourceFileReference Bindings="SCL" Id="859" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Gamma Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Gamma Computation.gcdl" />
										<SourceFileReference Bindings="SCL" Id="860" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR LIFO Address Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR LIFO Address Generator.gcdl" />
										<SourceFileReference Bindings="SCL" Id="861" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR LIFO.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR LIFO.gcdl" />
										<SourceFileReference Bindings="SCL" Id="862" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR LLR Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR LLR Computation.gcdl" />
										<SourceFileReference Bindings="SCL" Id="863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR LLR State Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR LLR State Computation.gcdl" />
										<SourceFileReference Bindings="SCL" Id="864" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Max Star.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Max Star.gcdl" />
										<SourceFileReference Bindings="SCL" Id="865" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Subsegment Decoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\BCJR Subsegment Decoder.gcdl" />
									</NameScopingEnvoy>
									<SourceFileReference Bindings="SCL" Id="866" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR A Priori Crossbar.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR A Priori Crossbar.gcdl" />
									<SourceFileReference Bindings="SCL" Id="867" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Bit Crossbar.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR Bit Crossbar.gcdl" />
									<SourceFileReference Bindings="SCL" Id="868" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Calculate Initial Beta.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR Calculate Initial Beta.gcdl" />
									<SourceFileReference Bindings="SCL" Id="869" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Constants.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR Constants.gcdl" />
									<SourceFileReference Bindings="SCL" Id="870" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Decoder Output Reordering.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR Decoder Output Reordering.gcdl" />
									<SourceFileReference Bindings="SCL" Id="871" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Decoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR Decoder.gcdl" />
									<SourceFileReference Bindings="SCL" Id="872" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Hard Decision.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR Hard Decision.gcdl" />
									<SourceFileReference Bindings="SCL" Id="873" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BCJR Window Parameter Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\BCJR Window Parameter Calculation.gcdl" />
									<SourceFileReference Bindings="SCL" Id="874" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Decoder BCJR State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Turbo Decoder BCJR State Machine.gcdl" />
									<SourceFileReference Bindings="SCL" Id="875" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Decoder Input State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Turbo Decoder Input State Machine.gcdl" />
									<SourceFileReference Bindings="SCL" Id="876" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Decoder Output State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Turbo Decoder Output State Machine.gcdl" />
									<SourceFileReference Bindings="SCL" Id="877" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Decoder Termination Bit Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Turbo Decoder Termination Bit Extractor.gcdl" />
									<SourceFileReference Bindings="SCL" Id="878" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Decoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\Turbo Dec\Turbo Decoder.gcdl" />
								</NameScopingEnvoy>
								<SourceFileReference Bindings="SCL" Id="879" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH Channel Decoder Core.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\PXSCH Channel Decoder Core.gcdl" />
								<SourceFileReference Bindings="SCL" Id="880" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PxSCH Channel Decoder Output Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\PxSCH Channel Decoder Output Buffer.gcdl" />
								<SourceFileReference Bindings="SCL" Id="881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH Channel Decoder Status to U64.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\PXSCH Channel Decoder Status to U64.gcdl" />
								<SourceFileReference Bindings="SCL" Id="882" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH Channel Decoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\PXSCH Channel Decoder.gcdl" />
								<SourceFileReference Bindings="SCL" Id="883" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH LLR Demapper Descrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\PXSCH LLR Demapper Descrambler.gcdl" />
								<SourceFileReference Bindings="SCL" Id="884" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH RX Bit Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\PXSCH RX Bit Processing.gcdl" />
								<SourceFileReference Bindings="SCL" Id="885" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PxSCH Softbit Serializer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\PxSCH Softbit Serializer.gcdl" />
								<SourceFileReference Bindings="SCL" Id="886" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX PXSCH Host Interface.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\PXSCH\RX PXSCH Host Interface.gcdl" />
							</NameScopingEnvoy>
							<SourceFileReference Bindings="SCL" Id="887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\Channel Estimator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="888" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CP Removal.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\CP Removal.gcdl" />
							<SourceFileReference Bindings="SCL" Id="889" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DC Offset Correction.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\DC Offset Correction.gcdl" />
							<SourceFileReference Bindings="SCL" Id="890" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DC Removal.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\DC Removal.gcdl" />
							<SourceFileReference Bindings="SCL" Id="891" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE LLR Demapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\LTE LLR Demapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="892" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Xilinx FFT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RX\Xilinx FFT.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="893" Name="Scrambler">
							<SourceFileReference Bindings="SCL" Id="894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Negate Saturate.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Negate Saturate.gcdl" />
							<SourceFileReference Bindings="SCL" Id="895" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PDCCH Scrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\PDCCH Scrambler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="896" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reference Signal Scrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Reference Signal Scrambler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="897" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Cinit to X1 X2.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Scrambler Cinit to X1 X2.gcdl" />
							<SourceFileReference Bindings="SCL" Id="898" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Process X1.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Scrambler Process X1.gcdl" />
							<SourceFileReference Bindings="SCL" Id="899" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Process X2.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Scrambler Process X2.gcdl" />
							<SourceFileReference Bindings="SCL" Id="900" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Softbit.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Scrambler Softbit.gcdl" />
							<SourceFileReference Bindings="SCL" Id="901" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Scrambler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="902" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Xor Array Elements U32.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Xor Array Elements U32.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="903" Name="TX">
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="904" Name="PXSCH">
								<NameScopingEnvoy AutomaticallyResolveUp="True" Id="905" Name="CRC">
									<SourceFileReference Bindings="SCL" Id="906" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC Add and CB Segmentation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\CRC\CRC Add and CB Segmentation.gcdl" />
									<SourceFileReference Bindings="SCL" Id="907" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC24 Adder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\CRC\CRC24 Adder.gcdl" />
								</NameScopingEnvoy>
								<NameScopingEnvoy AutomaticallyResolveUp="True" Id="908" Name="Rate Matcher">
									<SourceFileReference Bindings="SCL" Id="909" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Rate Matcher Circular Buffer Memory.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Rate Matcher\TX Rate Matcher Circular Buffer Memory.gcdl" />
									<SourceFileReference Bindings="SCL" Id="910" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Rate Matcher Circular Buffer Page.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Rate Matcher\TX Rate Matcher Circular Buffer Page.gcdl" />
									<SourceFileReference Bindings="SCL" Id="911" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Rate Matcher Circular Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Rate Matcher\TX Rate Matcher Circular Buffer.gcdl" />
									<SourceFileReference Bindings="SCL" Id="912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Rate Matcher State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Rate Matcher\TX Rate Matcher State Machine.gcdl" />
									<SourceFileReference Bindings="SCL" Id="913" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Rate Matcher.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Rate Matcher\TX Rate Matcher.gcdl" />
								</NameScopingEnvoy>
								<NameScopingEnvoy AutomaticallyResolveUp="True" Id="914" Name="Turbo Encoder">
									<SourceFileReference Bindings="SCL" Id="915" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Interleaver Buffer.gcdl" />
									<SourceFileReference Bindings="SCL" Id="916" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver Read Stream Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Interleaver Read Stream Generator.gcdl" />
									<SourceFileReference Bindings="SCL" Id="917" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver Write Stream Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Interleaver Write Stream Generator.gcdl" />
									<SourceFileReference Bindings="SCL" Id="918" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Map Termination Bits To Streams.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Map Termination Bits To Streams.gcdl" />
									<SourceFileReference Bindings="SCL" Id="919" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Store Termination Bits.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Store Termination Bits.gcdl" />
									<SourceFileReference Bindings="SCL" Id="920" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Encoder Filter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Turbo Encoder Filter.gcdl" />
									<SourceFileReference Bindings="SCL" Id="921" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Encoder Top.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Turbo Encoder Top.gcdl" />
									<SourceFileReference Bindings="SCL" Id="922" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Turbo Encoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Turbo Encoder\Turbo Encoder.gcdl" />
								</NameScopingEnvoy>
								<SourceFileReference Bindings="SCL" Id="923" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC TX.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\MAC TX.gcdl" />
								<SourceFileReference Bindings="SCL" Id="924" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mini MAC TX.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\Mini MAC TX.gcdl" />
								<SourceFileReference Bindings="SCL" Id="925" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PxSCH Channel Encoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\PxSCH Channel Encoder.gcdl" />
								<SourceFileReference Bindings="SCL" Id="926" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH Deserializer Bit to Symbol.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\PXSCH Deserializer Bit to Symbol.gcdl" />
								<SourceFileReference Bindings="SCL" Id="927" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH Deserializer Scrambler Modulator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\PXSCH Deserializer Scrambler Modulator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="928" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH RB Allocation Delay.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\PXSCH RB Allocation Delay.gcdl" />
								<SourceFileReference Bindings="SCL" Id="929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH Scrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\PXSCH Scrambler.gcdl" />
								<SourceFileReference Bindings="SCL" Id="930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PXSCH TX Bit Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\PXSCH\PXSCH TX Bit Processing.gcdl" />
							</NameScopingEnvoy>
							<SourceFileReference Bindings="SCL" Id="931" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CP Insertion.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\CP Insertion.gcdl" />
							<SourceFileReference Bindings="SCL" Id="932" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DC Insertion.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\DC Insertion.gcdl" />
							<SourceFileReference Bindings="SCL" Id="933" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DL TX TDD5 Select Subframe.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\DL TX TDD5 Select Subframe.gcdl" />
							<SourceFileReference Bindings="SCL" Id="934" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Trigger Delay 10x.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\Trigger Delay 10x.gcdl" />
							<SourceFileReference Bindings="SCL" Id="935" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX FIFO Write with Loopback.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\TX FIFO Write with Loopback.gcdl" />
							<SourceFileReference Bindings="SCL" Id="936" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX FIFO Write.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\TX FIFO Write.gcdl" />
							<SourceFileReference Bindings="SCL" Id="937" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Trigger.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\TX Trigger.gcdl" />
							<SourceFileReference Bindings="SCL" Id="938" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL TX TDD5 Select Subframe.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\UL TX TDD5 Select Subframe.gcdl" />
							<SourceFileReference Bindings="SCL" Id="939" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Xilinx IFFT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\TX\Xilinx IFFT.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="940" Name="UERS">
							<SourceFileReference Bindings="SCL" Id="941" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS Calculate Cinit.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\UERS\UERS Calculate Cinit.gcdl" />
							<SourceFileReference Bindings="SCL" Id="942" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS Generation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\UERS\UERS Generation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="943" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS Recalculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\UERS\UERS Recalculation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="944" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UERS Trigger Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\UERS\UERS Trigger Generator.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="945" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Align Trigger Signal.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Align Trigger Signal.gcdl" />
						<SourceFileReference Bindings="SCL" Id="946" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate CP Length.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Calculate CP Length.gcdl" />
						<SourceFileReference Bindings="SCL" Id="947" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Cell ID modulo 6.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Cell ID modulo 6.gcdl" />
						<SourceFileReference Bindings="SCL" Id="948" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check ADC Value Clipping.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Check ADC Value Clipping.gcdl" />
						<SourceFileReference Bindings="SCL" Id="949" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create TX Frame Start Trigger.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Create TX Frame Start Trigger.gcdl" />
						<SourceFileReference Bindings="SCL" Id="950" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frequency Offset Correction.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Frequency Offset Correction.gcdl" />
						<SourceFileReference Bindings="SCL" Id="951" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Generate Symbol Start.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Generate Symbol Start.gcdl" />
						<SourceFileReference Bindings="SCL" Id="952" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="I32 Modulo N Iterative.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\I32 Modulo N Iterative.gcdl" />
						<SourceFileReference Bindings="SCL" Id="953" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Maximum Power per RF.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Maximum Power per RF.gcdl" />
						<SourceFileReference Bindings="SCL" Id="954" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Maximum Power per Slot.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Maximum Power per Slot.gcdl" />
						<SourceFileReference Bindings="SCL" Id="955" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mean OFDM Symbol Power.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Mean OFDM Symbol Power.gcdl" />
						<SourceFileReference Bindings="SCL" Id="956" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power Measurement.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Power Measurement.gcdl" />
						<SourceFileReference Bindings="SCL" Id="957" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RF TX Trigger Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\RF TX Trigger Generator.gcdl" />
						<SourceFileReference Bindings="SCL" Id="958" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Symbol Start Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Symbol Start Generator.gcdl" />
						<SourceFileReference Bindings="SCL" Id="959" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Synchronous Latch Dominant Set.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Synchronous Latch Dominant Set.gcdl" />
						<SourceFileReference Bindings="SCL" Id="960" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Throttle Control.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Throttle Control.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="961" Name="UL RX">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="962" Name="Channel Estimation">
							<SourceFileReference Bindings="SCL" Id="963" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimation DMRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\Channel Estimation\Channel Estimation DMRS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="964" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DMRS Channel Estimation Alignment Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\Channel Estimation\DMRS Channel Estimation Alignment Buffer.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="965" Name="PUSCH Decoder">
							<SourceFileReference Bindings="SCL" Id="966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI1 to PUSCH Parameters.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\PUSCH Decoder\DCI1 to PUSCH Parameters.gcdl" />
							<SourceFileReference Bindings="SCL" Id="967" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PUSCH RX Sample Select.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\PUSCH Decoder\PUSCH RX Sample Select.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="968" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate PUSCH Configuration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\Calculate PUSCH Configuration.gcdl" />
						<SourceFileReference Bindings="SCL" Id="969" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL RX Constellation FIFO Write.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\UL RX Constellation FIFO Write.gcdl" />
						<SourceFileReference Bindings="SCL" Id="970" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL RX Input FIFO Read.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\UL RX Input FIFO Read.gcdl" />
						<SourceFileReference Bindings="SCL" Id="971" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL RX IQ Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL RX\UL RX IQ Processing.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="972" Name="UL TX">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="973" Name="PUSCH Transmitter">
							<SourceFileReference Bindings="SCL" Id="974" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCI1 to PUSCH Encoder Parameters.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\PUSCH Transmitter\DCI1 to PUSCH Encoder Parameters.gcdl" />
							<SourceFileReference Bindings="SCL" Id="975" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PUSCH TX Configuration Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\PUSCH Transmitter\PUSCH TX Configuration Calculation.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="976" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Dynamic UL Configuration Delay.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\Dynamic UL Configuration Delay.gcdl" />
						<SourceFileReference Bindings="SCL" Id="977" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Store Time and Frequency Offset.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\Store Time and Frequency Offset.gcdl" />
						<SourceFileReference Bindings="SCL" Id="978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U64 To UL TTI Configuration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\U64 To UL TTI Configuration.gcdl" />
						<SourceFileReference Bindings="SCL" Id="979" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL TTI Handling.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\UL TTI Handling.gcdl" />
						<SourceFileReference Bindings="SCL" Id="980" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL TX DMRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\UL TX DMRS.gcdl" />
						<SourceFileReference Bindings="SCL" Id="981" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL TX IQ Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\UL TX IQ Processing.gcdl" />
						<SourceFileReference Bindings="SCL" Id="982" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="UL TX SRS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="UL TX\UL TX SRS.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="1281" Name="Resources">
						<SourceFileReference Bindings="EnvoyManager,ContentKind_{http://www.ni.com/SharedResourceCollection/SystemModel}Process.SharedResourceCollection,{http://www.ni.com/SystemDesigner/EnvoyManagement}ProcessBackedEnvoyServiceMetaFactory" Id="1282" ModelDefinitionType="SharedResourceCollection" Name="LTE AFW Resources.grsc" StoragePath="Resources\LTE AFW Resources.grsc" />
						<SourceFileReference Id="1284" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE Create FPGA Resources.gvi" StoragePath="Resources\LTE Create FPGA Resources.gvi" />
						<SourceFileReference Bindings="EnvoyManager" Id="1286" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE AFW FPGA Resources.gtype" StoragePath="Resources\LTE AFW FPGA Resources.gtype\LTE AFW FPGA Resources.gtype" />
					</NameScopingEnvoy>
				</NameScopingEnvoy>
			</NameScopingEnvoy>
		</EmbeddedDefinitionReference>
		<NameScopingEnvoy Id="9" ModelDefinitionType="{http://www.ni.com/GComponent.xsd}ComponentDefinitionContentReferenceRoot" Name="LTE FPGA.gcomp" NameTracksFileName="True">
			<ComponentDefinitionContentReferenceRoot xmlns="http://www.ni.com/GComponent.xsd" />
			<ContentReference ContentIdentifier="10" Id="12" Name="Default" OverridingModelDefinitionType="{http://www.ni.com/GComponent.xsd}ComponentConfiguration" />
			<EmbeddedDefinitionReference Id="8c0fccfd0f9444f38a7d0036f719ab5d" ModelDefinitionType="{http://www.ni.com/GComponent.xsd}LicenseDefinition" Name="4387e27a-e89b-4eed-b0b6-9e9a125a9bf4">
				<LicenseDefinition Id="8763038666634bf3a08db23ac63c9e2f" LicenseName="LVCOMMS_LTE" LicenseVersion="4.0.0" xmlns="http://www.ni.com/GComponent.xsd" />
			</EmbeddedDefinitionReference>
		</NameScopingEnvoy>
	</EnvoyManagerFile>
</SourceFile>