Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: photon.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "photon.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "photon"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : photon
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\okLibrary.vhd" into library work
Parsing entity <okHost>.
Parsing architecture <archHost> of entity <okhost>.
Parsing entity <okWireOR>.
Parsing architecture <archWireOR> of entity <okwireor>.
Parsing package <FRONTPANEL>.
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\normal_pmt_fifo.vhd" into library work
Parsing entity <normal_pmt_fifo>.
Parsing architecture <normal_pmt_fifo_a> of entity <normal_pmt_fifo>.
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\ipcore_dir\pulse_fifo.vhd" into library work
Parsing entity <pulse_fifo>.
Parsing architecture <pulse_fifo_a> of entity <pulse_fifo>.
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\ipcore_dir\pulser_ram.vhd" into library work
Parsing entity <pulser_ram>.
Parsing architecture <pulser_ram_a> of entity <pulser_ram>.
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\ipcore_dir\fifo_photon.vhd" into library work
Parsing entity <fifo_photon>.
Parsing architecture <fifo_photon_a> of entity <fifo_photon>.
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\ipcore_dir\clk_pll_100_in_200_out.vhd" into library work
Parsing entity <clk_pll_100_in_200_out>.
Parsing architecture <xilinx> of entity <clk_pll_100_in_200_out>.
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\dds_fifo.vhd" into library work
Parsing entity <dds_fifo>.
Parsing architecture <dds_fifo_a> of entity <dds_fifo>.
Parsing VHDL file "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" into library work
Parsing entity <photon>.
Parsing architecture <arch> of entity <photon>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <photon> (architecture <arch>) from library <work>.

Elaborating entity <dds_fifo> (architecture <dds_fifo_a>) from library <work>.

Elaborating entity <clk_pll_100_in_200_out> (architecture <xilinx>) from library <work>.

Elaborating entity <pulse_fifo> (architecture <pulse_fifo_a>) from library <work>.

Elaborating entity <pulser_ram> (architecture <pulser_ram_a>) from library <work>.

Elaborating entity <fifo_photon> (architecture <fifo_photon_a>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" Line 742: Assignment to normal_pmt_block_aval ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" Line 782. Case statement is complete. others clause is never selected

Elaborating entity <normal_pmt_fifo> (architecture <normal_pmt_fifo_a>) from library <work>.

Elaborating entity <okHost> (architecture <archHost>) from library <work>.

Elaborating entity <okWireOR> (architecture <archWireOR>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" Line 258: Net <pulser_flag_register[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <photon>.
    Related source file is "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd".
WARNING:Xst:647 - Input <logic_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 287: Output port <wr_data_count> of the instance <fifo4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 287: Output port <full> of the instance <fifo4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 330: Output port <CLK_OUT3> of the instance <pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 344: Output port <rd_data_count> of the instance <fifo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 344: Output port <full> of the instance <fifo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 683: Output port <full> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 683: Output port <empty> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 807: Output port <full> of the instance <fifo3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 807: Output port <empty> of the instance <fifo3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 832: Output port <ep_blockstrobe> of the instance <ep80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 834: Output port <ep_blockstrobe> of the instance <ep81> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 837: Output port <ep_blockstrobe> of the instance <epA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\photon.vhd" line 840: Output port <ep_blockstrobe> of the instance <epA1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pulser_flag_register<15:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <fifo_photon_wr_clk> equivalent to <pmt_synced> has been removed
    Found 4-bit register for signal <_v2>.
    Found 4-bit register for signal <ram_process_count>.
    Found 10-bit register for signal <ram_read_address>.
    Found 2-bit register for signal <count1>.
    Found 32-bit register for signal <time_count>.
    Found 32-bit register for signal <time_stamp>.
    Found 32-bit register for signal <master_logic>.
    Found 16-bit register for signal <seq_count>.
    Found 31-bit register for signal <_v19>.
    Found 31-bit register for signal <pmt_count>.
    Found 10-bit register for signal <write_ram_address>.
    Found 1-bit register for signal <pulser_sequence_done>.
    Found 1-bit register for signal <fifo_pulser_rd_clk>.
    Found 1-bit register for signal <fifo_pulser_rd_en>.
    Found 1-bit register for signal <pulser_ram_wea>.
    Found 1-bit register for signal <pulser_ram_clka>.
    Found 10-bit register for signal <pulser_ram_addra>.
    Found 64-bit register for signal <pulser_ram_dina>.
    Found 1-bit register for signal <pulser_ram_clkb>.
    Found 64-bit register for signal <ram_data_out_2>.
    Found 64-bit register for signal <ram_data_out_1>.
    Found 10-bit register for signal <pulser_ram_addrb>.
    Found 32-bit register for signal <photon_time_tag>.
    Found 16-bit register for signal <seq_count_bit>.
    Found 1-bit register for signal <pmt_synced>.
    Found 32-bit register for signal <fifo_photon_din>.
    Found 1-bit register for signal <pmt_sampled>.
    Found 16-bit register for signal <ep21wire>.
    Found 1-bit register for signal <normal_pmt_auto_count_clk>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <wr_clk_var>.
    Found 1-bit register for signal <wr_en_var>.
    Found 32-bit register for signal <fifo_data_var>.
    Found 1-bit register for signal <pmt_count_reset_var>.
    Found 1-bit register for signal <normal_pmt_wr_clk>.
    Found 1-bit register for signal <normal_pmt_wr_en>.
    Found 32-bit register for signal <normal_pmt_fifo_data>.
    Found 1-bit register for signal <pmt_count_reset>.
    Found finite state machine <FSM_0> for signal <_i000133>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | pulser_ram_reset (positive)                    |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <count1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | pulser_counter_reset (positive)                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <write_ram_address[9]_GND_8_o_add_5_OUT> created at line 414.
    Found 32-bit adder for signal <time_count[31]_GND_8_o_add_26_OUT> created at line 475.
    Found 10-bit adder for signal <ram_read_address[9]_GND_8_o_add_33_OUT> created at line 490.
    Found 16-bit adder for signal <seq_count[15]_GND_8_o_add_35_OUT> created at line 500.
    Found 4-bit adder for signal <ram_process_count[3]_GND_8_o_add_42_OUT> created at line 510.
    Found 31-bit adder for signal <count[30]_GND_8_o_add_161_OUT> created at line 720.
    Found 4-bit adder for signal <count[3]_GND_8_o_add_181_OUT> created at line 780.
    Found 31-bit adder for signal <pmt_count[30]_GND_8_o_add_196_OUT> created at line 799.
    Found 16x16-bit multiplier for signal <normal_pmt_count_period[15]_PWR_8_o_MuLt_163_OUT> created at line 723.
    Found 16x17-bit multiplier for signal <n0490> created at line 725.
    Found 16-bit 4-to-1 multiplexer for signal <_n0582> created at line 660.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 699
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 700
    Found 32-bit comparator equal for signal <time_stamp[31]_time_count[31]_equal_28_o> created at line 475
    Found 16-bit comparator equal for signal <ep05wire[15]_seq_count[15]_equal_38_o> created at line 502
    Found 32-bit comparator equal for signal <normal_pmt_count_period[15]_GND_8_o_equal_165_o> created at line 723
    Found 32-bit comparator greater for signal <normal_pmt_count_period[15]_GND_8_o_LessThan_167_o> created at line 725
    Summary:
	inferred   2 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred 589 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  72 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <photon> synthesized.

Synthesizing Unit <clk_pll_100_in_200_out>.
    Related source file is "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\ipcore_dir\clk_pll_100_in_200_out.vhd".
    Summary:
	no macro.
Unit <clk_pll_100_in_200_out> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\okLibrary.vhd".
    Found 16-bit register for signal <hi_dataout_reg>.
    Found 16-bit register for signal <hi_datain>.
    Found 1-bit register for signal <hi_drive>.
    Found 1-bit tristate buffer for signal <hi_inout<15>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<14>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<13>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<12>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<11>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<10>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<9>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<8>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<7>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<6>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<5>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<4>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<3>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<2>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<1>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<0>> created at line 77
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "C:\Users\lattice\Desktop\Photon_sd_ram_2012_05_10\Photon_sd_ram_2012_05_10\photon\okLibrary.vhd".
        N = 6
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 17x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 31-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 39
 1-bit register                                        : 16
 10-bit register                                       : 4
 16-bit register                                       : 5
 31-bit register                                       : 2
 32-bit register                                       : 7
 4-bit register                                        : 2
 64-bit register                                       : 3
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 30
 10-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 2
 31-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <dds_fifo.ngc>.
Reading core <okWireIn.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okBTPipeIn.ngc>.
Reading core <okBTPipeOut.ngc>.
Reading core <pulse_fifo.ngc>.
Reading core <fifo_photon.ngc>.
Reading core <normal_pmt_fifo.ngc>.
Reading core <pulser_ram.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Loading core <dds_fifo> for timing and area information for instance <fifo4>.
Loading core <okWireIn> for timing and area information for instance <wi00>.
Loading core <okWireIn> for timing and area information for instance <wi01>.
Loading core <okWireIn> for timing and area information for instance <wi02>.
Loading core <okWireIn> for timing and area information for instance <wi03>.
Loading core <okWireIn> for timing and area information for instance <wi04>.
Loading core <okWireIn> for timing and area information for instance <wi05>.
Loading core <okTriggerIn> for timing and area information for instance <ep40>.
Loading core <okWireOut> for timing and area information for instance <wo21>.
Loading core <okWireOut> for timing and area information for instance <wo22>.
Loading core <okBTPipeIn> for timing and area information for instance <ep80>.
Loading core <okBTPipeIn> for timing and area information for instance <ep81>.
Loading core <okBTPipeOut> for timing and area information for instance <epA0>.
Loading core <okBTPipeOut> for timing and area information for instance <epA1>.
Loading core <pulse_fifo> for timing and area information for instance <fifo2>.
Loading core <fifo_photon> for timing and area information for instance <fifo1>.
Loading core <normal_pmt_fifo> for timing and area information for instance <fifo3>.
Loading core <pulser_ram> for timing and area information for instance <ram1>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.
WARNING:Xst:2677 - Node <ram_data_out_2_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_2_63> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_32> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_33> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_34> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_35> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_36> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_37> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_38> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_39> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_40> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_41> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_42> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_43> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_44> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_45> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_46> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_47> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_48> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_49> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_50> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_51> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_52> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_53> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_54> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_55> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_56> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_57> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_58> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_59> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_60> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_61> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_63> of sequential type is unconnected in block <photon>.

Synthesizing (advanced) Unit <photon>.
The following registers are absorbed into counter <write_ram_address>: 1 register on signal <write_ram_address>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <pmt_count>: 1 register on signal <pmt_count>.
Unit <photon> synthesized (advanced).
WARNING:Xst:2677 - Node <ram_data_out_2_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_2_63> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_32> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_33> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_34> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_35> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_36> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_37> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_38> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_39> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_40> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_41> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_42> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_43> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_44> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_45> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_46> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_47> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_48> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_49> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_50> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_51> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_52> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_53> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_54> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_55> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_56> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_57> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_58> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_59> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_60> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_61> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_63> of sequential type is unconnected in block <photon>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 17x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 31-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 547
 Flip-Flops                                            : 547
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 30
 10-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 2
 31-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <fifo_data_var_10> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_10> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_11> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_11> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_0> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_0> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_12> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_12> 
INFO:Xst:2261 - The FF/Latch <wr_clk_var> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_wr_clk> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_1> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_1> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_13> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_13> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_2> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_2> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_14> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_14> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_3> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_3> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_15> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_15> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_20> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_20> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_4> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_4> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_16> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_16> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_21> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_21> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_5> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_5> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_17> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_17> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_22> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_22> 
INFO:Xst:2261 - The FF/Latch <wr_en_var> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_wr_en> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_6> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_6> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_18> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_18> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_23> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_23> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_7> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_7> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_19> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_19> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_24> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_24> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_8> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_8> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_25> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_25> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_30> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_30> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_9> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_9> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_26> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_26> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_31> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_31> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_27> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_27> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_28> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_28> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_29> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_29> 
INFO:Xst:2261 - The FF/Latch <pmt_count_reset_var> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <pmt_count_reset> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <_i000133[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <count1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1293 - FF/Latch <time_stamp_30> has a constant value of 0 in block <photon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <time_stamp_31> has a constant value of 0 in block <photon>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <photon> ...
WARNING:Xst:1293 - FF/Latch <ram_process_count_3> has a constant value of 0 in block <photon>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block photon, actual ratio is 7.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 560
 Flip-Flops                                            : 560

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : photon.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2669
#      GND                         : 17
#      INV                         : 60
#      LUT1                        : 176
#      LUT2                        : 327
#      LUT3                        : 155
#      LUT4                        : 318
#      LUT5                        : 176
#      LUT6                        : 686
#      LUT6_2                      : 50
#      MUXCY                       : 411
#      MUXF7                       : 11
#      VCC                         : 7
#      XORCY                       : 275
# FlipFlops/Latches                : 2157
#      FD                          : 195
#      FDC                         : 603
#      FDCE                        : 409
#      FDE                         : 381
#      FDP                         : 81
#      FDPE                        : 21
#      FDR                         : 78
#      FDRE                        : 382
#      FDS                         : 5
#      FDSE                        : 2
# RAMS                             : 87
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 71
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 96
#      IBUF                        : 9
#      IBUFG                       : 2
#      IOBUF                       : 17
#      OBUF                        : 66
#      OBUFT                       : 2
# DCMs                             : 2
#      DCM_SP                      : 2
# DSPs                             : 2
#      DSP48A1                     : 2
# Others                           : 17
#      DNA_PORT                    : 1
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2157  out of  54576     3%  
 Number of Slice LUTs:                 1993  out of  27288     7%  
    Number used as Logic:              1948  out of  27288     7%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3210
   Number with an unused Flip Flop:    1053  out of   3210    32%  
   Number with an unused LUT:          1217  out of   3210    37%  
   Number of fully used LUT-FF pairs:   940  out of   3210    29%  
   Number of unique control sets:       136

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                  97  out of    316    30%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               71  out of    116    61%  
    Number using Block RAM only:         71
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      2  out of     58     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                            | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
clk1                               | DCM_SP:CLK2X                                                                                                                     | 34    |
clk1                               | DCM_SP:CLK0                                                                                                                      | 490   |
hi_in<0>                           | DCM_SP:CLK0                                                                                                                      | 1268  |
pmt_synced                         | BUFG                                                                                                                             | 203   |
dds_logic_fifo_rd_clk              | BUFGP                                                                                                                            | 94    |
fifo_pulser_rd_clk                 | BUFG                                                                                                                             | 136   |
wr_clk_var                         | BUFG                                                                                                                             | 82    |
pulser_ram_clka                    | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 4     |
pulser_ram_clkb                    | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 4     |
okHI/core0/okCH<1>                 | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)                                                                      | 1     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.584ns (Maximum Frequency: 104.346MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 5.263ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 7.496ns (frequency: 133.407MHz)
  Total number of paths / destination ports: 224297 / 928
-------------------------------------------------------------------------
Delay:               7.496ns (Levels of Logic = 33)
  Source:            time_count_0 (FF)
  Destination:       ram_data_out_2_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: time_count_0 to ram_data_out_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  time_count_0 (time_count_0)
     INV:I->O              1   0.255   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>_INV_0 (Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<0> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<1> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<2> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<4> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<5> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<6> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<8> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<9> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<10> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<12> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<13> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<14> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<16> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<17> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<18> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<20> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<21> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<22> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<24> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<25> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_26_OUT_cy<26> (Madd_time_count[31]_GND_8_o_add_26_OUT_cy<26>)
     XORCY:CI->O           2   0.206   0.954  Madd_time_count[31]_GND_8_o_add_26_OUT_xor<27> (time_count[31]_GND_8_o_add_26_OUT<27>)
     LUT6:I3->O            1   0.235   0.000  Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9> (Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<9> (Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<9>)
     MUXCY:CI->O          12   0.023   1.069  Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<10> (time_stamp[31]_time_count[31]_equal_28_o)
     LUT6:I5->O           62   0.254   1.913  _n0915_inv (_n0915_inv)
     FDE:CE                    0.302          ram_data_out_2_0
    ----------------------------------------
    Total                      7.496ns (2.835ns logic, 4.661ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 9.584ns (frequency: 104.346MHz)
  Total number of paths / destination ports: 25083 / 3660
-------------------------------------------------------------------------
Delay:               9.584ns (Levels of Logic = 8)
  Source:            okHI/core0/core0/ti_addr_1 (FF)
  Destination:       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.525   1.691  core0/ti_addr_1 (ok1<17>)
     end scope: 'okHI/core0:ok1<17>'
     begin scope: 'epA0:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_4_o81 (ti_addr[7]_ep_addr[7]_equal_4_o8)
     LUT6:I0->O           19   0.254   1.261  ti_addr[7]_ep_addr[7]_equal_4_o83 (ti_addr[7]_ep_addr[7]_equal_4_o)
     LUT2:I1->O            3   0.254   0.874  ep_read1 (ep_read)
     end scope: 'epA0:ep_read'
     begin scope: 'fifo1:rd_en'
     LUT3:I1->O           41   0.250   1.671  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en)
     begin scope: 'fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENB'
     LUT3:I2->O            7   0.254   0.909  out8 (ramloop[2].ram.ram_enb)
     RAMB16BWER:ENB            0.250          ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.584ns (2.041ns logic, 7.543ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pmt_synced'
  Clock period: 5.327ns (frequency: 187.726MHz)
  Total number of paths / destination ports: 2288 / 1261
-------------------------------------------------------------------------
Delay:               5.327ns (Levels of Logic = 3)
  Source:            fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      pmt_synced rising
  Destination Clock: pmt_synced rising

  Data Path: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.726  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)
     LUT2:I1->O          319   0.254   2.439  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENA'
     LUT3:I2->O            7   0.254   0.909  out4 (ramloop[2].ram.ram_ena)
     RAMB16BWER:ENA            0.220          ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      5.327ns (1.253ns logic, 4.074ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dds_logic_fifo_rd_clk'
  Clock period: 3.505ns (frequency: 285.286MHz)
  Total number of paths / destination ports: 475 / 230
-------------------------------------------------------------------------
Delay:               3.505ns (Levels of Logic = 8)
  Source:            fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      dds_logic_fifo_rd_clk rising
  Destination Clock: dds_logic_fifo_rd_clk rising

  Data Path: fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.069  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>)
     LUT4:I3->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<4>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0)
     LUT6:I4->O            1   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      3.505ns (1.646ns logic, 1.859ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo_pulser_rd_clk'
  Clock period: 4.205ns (frequency: 237.812MHz)
  Total number of paths / destination ports: 654 / 351
-------------------------------------------------------------------------
Delay:               4.205ns (Levels of Logic = 3)
  Source:            fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      fifo_pulser_rd_clk rising
  Destination Clock: fifo_pulser_rd_clk rising

  Data Path: fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   0.984  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)
     LUT4:I2->O           16   0.250   1.182  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT6:I5->O            1   0.254   0.682  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4)
     LUT6:I5->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      4.205ns (1.357ns logic, 2.848ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wr_clk_var'
  Clock period: 3.452ns (frequency: 289.687MHz)
  Total number of paths / destination ports: 380 / 196
-------------------------------------------------------------------------
Delay:               3.452ns (Levels of Logic = 7)
  Source:            fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      wr_clk_var rising
  Destination Clock: wr_clk_var rising

  Data Path: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            11   0.525   1.039  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>)
     LUT4:I3->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1)
     LUT5:I3->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_215_o_MUX_25_o11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_215_o_MUX_25_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.452ns (1.623ns logic, 1.829ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okCH<1> rising
  Destination Clock: okHI/core0/okCH<1> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            pmt_input (PAD)
  Destination:       pmt_sampled (FF)
  Destination Clock: clk1 rising 2.0X

  Data Path: pmt_input to pmt_sampled
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  pmt_input_IBUF (pmt_input_IBUF)
     FD:D                      0.074          pmt_sampled
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1092 / 278
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dds_logic_fifo_rd_clk'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 3)
  Source:            dds_logic_fifo_rd_en (PAD)
  Destination:       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination Clock: dds_logic_fifo_rd_clk rising

  Data Path: dds_logic_fifo_rd_en to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.328   1.374  dds_logic_fifo_rd_en_IBUF (dds_logic_fifo_rd_en_IBUF)
     begin scope: 'fifo4:rd_en'
     LUT4:I0->O           15   0.254   1.154  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     FDCE:CE                   0.302          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    ----------------------------------------
    Total                      4.412ns (1.884ns logic, 2.528ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 64 / 37
-------------------------------------------------------------------------
Offset:              5.263ns (Levels of Logic = 3)
  Source:            wi03/ep_dataout_9 (FF)
  Destination:       logic_out<9> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: wi03/ep_dataout_9 to logic_out<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.910  ep_dataout_9 (ep_dataout<9>)
     end scope: 'wi03:ep_dataout<9>'
     LUT3:I0->O            1   0.235   0.681  Mmux_logic_out<9>11 (logic_out_9_OBUF)
     OBUF:I->O                 2.912          logic_out_9_OBUF (logic_out<9>)
    ----------------------------------------
    Total                      5.263ns (3.672ns logic, 1.591ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 37 / 35
-------------------------------------------------------------------------
Offset:              5.202ns (Levels of Logic = 2)
  Source:            master_logic_19 (FF)
  Destination:       dds_logic_ram_reset (PAD)
  Source Clock:      clk1 rising

  Data Path: master_logic_19 to dds_logic_ram_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   0.834  master_logic_19 (master_logic_19)
     LUT2:I0->O            1   0.250   0.681  dds_logic_ram_reset1 (dds_logic_ram_reset_OBUF)
     OBUF:I->O                 2.912          dds_logic_ram_reset_OBUF (dds_logic_ram_reset)
    ----------------------------------------
    Total                      5.202ns (3.687ns logic, 1.515ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dds_logic_fifo_rd_clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 3)
  Source:            fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       led<7> (PAD)
  Source Clock:      dds_logic_fifo_rd_clk rising

  Data Path: fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.525   0.725  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'fifo4:empty'
     INV:I->O              1   0.255   0.681  led<7>1_INV_0 (led_7_OBUF)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<0> (PAD)
  Destination:       okHI/g1[0].idcomp:IDATAIN (PAD)

  Data Path: hi_inout<0> to okHI/g1[0].idcomp:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  hi_inout_0_IOBUF (N45)
    IODELAY2:IDATAIN           0.000          okHI/g1[0].idcomp
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk1
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk1              |    7.496|         |         |         |
fifo_pulser_rd_clk|    1.639|         |         |         |
hi_in<0>          |    8.831|         |         |         |
pmt_synced        |    1.579|         |         |         |
pulser_ram_clkb   |    3.712|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dds_logic_fifo_rd_clk
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk1                 |    1.859|         |         |         |
dds_logic_fifo_rd_clk|    3.505|         |         |         |
hi_in<0>             |    1.280|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifo_pulser_rd_clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk1              |    4.411|         |         |         |
fifo_pulser_rd_clk|    4.205|         |         |         |
hi_in<0>          |    1.280|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk1                 |    2.620|         |         |         |
dds_logic_fifo_rd_clk|    1.280|         |         |         |
fifo_pulser_rd_clk   |    1.280|         |         |         |
hi_in<0>             |    9.584|         |         |         |
pmt_synced           |    1.280|         |         |         |
wr_clk_var           |    1.280|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
okHI/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pmt_synced
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    5.471|         |         |         |
hi_in<0>       |    1.280|         |         |         |
pmt_synced     |    5.327|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_clka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    2.063|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    1.728|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk_var
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    3.311|         |         |         |
hi_in<0>       |    1.280|         |         |         |
wr_clk_var     |    3.452|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.38 secs
 
--> 

Total memory usage is 216808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :   95 (   0 filtered)

