#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Aug 20 19:20:55 2017
# Process ID: 6200
# Current directory: C:/GitHub/LabDigitales2017/project_example/project_example.runs/synth_1
# Command line: vivado.exe -log ejemplo_sensor_de_temperatura.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ejemplo_sensor_de_temperatura.tcl
# Log file: C:/GitHub/LabDigitales2017/project_example/project_example.runs/synth_1/ejemplo_sensor_de_temperatura.vds
# Journal file: C:/GitHub/LabDigitales2017/project_example/project_example.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ejemplo_sensor_de_temperatura.tcl -notrace
Command: synth_design -top ejemplo_sensor_de_temperatura -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 282.105 ; gain = 72.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ejemplo_sensor_de_temperatura' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/ejemplo_sensor_de_temperatura.v:16]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TempSensorCtl.vhd:59]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TempSensorCtl.vhd:164]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:144]
INFO: [Synth 8-226] default block is never used [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:500]
WARNING: [Synth 8-3848] Net ERRTYPE_O in module/entity TWICtl does not have driver. [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (1#1) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TempSensorCtl.vhd:329]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TempSensorCtl.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (2#1) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TempSensorCtl.vhd:59]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/unsigned_to_bcd.v:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (3#1) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/unsigned_to_bcd.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/clk_divider.v:20]
	Parameter O_CLK_FREQ bound to: 1000 - type: integer 
	Parameter COUNTER_MAX bound to: 49999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/clk_divider.v:20]
INFO: [Synth 8-638] synthesizing module 'ss_mux' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/ss_mux.v:10]
	Parameter DIG_0 bound to: 8'b00000001 
	Parameter DIG_1 bound to: 8'b00000010 
	Parameter DIG_2 bound to: 8'b00000100 
	Parameter DIG_3 bound to: 8'b00001000 
	Parameter DIG_4 bound to: 8'b00010000 
	Parameter DIG_5 bound to: 8'b00100000 
	Parameter DIG_6 bound to: 8'b01000000 
	Parameter DIG_7 bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'bcd_to_ss' [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/bcd_to_ss.v:9]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_ss' (5#1) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/bcd_to_ss.v:9]
INFO: [Synth 8-256] done synthesizing module 'ss_mux' (6#1) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/ss_mux.v:10]
INFO: [Synth 8-256] done synthesizing module 'ejemplo_sensor_de_temperatura' (7#1) [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/ejemplo_sensor_de_temperatura.v:16]
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[3] driven by constant 1
WARNING: [Synth 8-3331] design TWICtl has unconnected port ERRTYPE_O
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 320.516 ; gain = 110.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 320.516 ; gain = 110.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
Finished Parsing XDC File [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ejemplo_sensor_de_temperatura_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ejemplo_sensor_de_temperatura_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 629.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_scl_reg' and it is trimmed from '3' to '2' bits. [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TWICtl.vhd:172]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-5546] ROM "busState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "subState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "latchAddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "subState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ERR_O" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "retryCntEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retryCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TempSensInitMap" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "out13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ss_select_q_reg' in module 'ss_mux'
INFO: [Synth 8-5546] ROM "ss_select_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0000 |                             0000
                 ststart |                             0001 |                             0001
                 stwrite |                             0010 |                             0011
                  stsack |                             0111 |                             0110
                  stread |                             0110 |                             0010
             stmnackstop |                             0100 |                             1000
            stmnackstart |                             0101 |                             1001
                  stmack |                             1111 |                             0111
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TWICtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module TempSensorCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module unsigned_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bcd_to_ss 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ss_mux 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'insttempPort/tempReg_reg' and it is trimmed from '16' to '15' bits. [C:/GitHub/LabDigitales2017/project_example/project_example.srcs/sources_1/imports/ejemplo_temperatura_en_display/TempSensorCtl.vhd:154]
INFO: [Synth 8-5546] ROM "insttempPort/Inst_TWICtl/subState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "insttempPort/retryCntEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_display_inst/clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ss_mux_inst/ss_select_d" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design ejemplo_sensor_de_temperatura has port AN[3] driven by constant 1
INFO: [Synth 8-3886] merging instance 'insttempPort/Inst_TWICtl/currAddr_reg[6]' (FDE) to 'insttempPort/Inst_TWICtl/currAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'insttempPort/Inst_TWICtl/currAddr_reg[7]' (FDE) to 'insttempPort/Inst_TWICtl/currAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'insttempPort/Inst_TWICtl/currAddr_reg[1]' (FDE) to 'insttempPort/Inst_TWICtl/currAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'insttempPort/Inst_TWICtl/currAddr_reg[2]' (FDE) to 'insttempPort/Inst_TWICtl/currAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'insttempPort/Inst_TWICtl/currAddr_reg[3]' (FDE) to 'insttempPort/Inst_TWICtl/currAddr_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\insttempPort/Inst_TWICtl/currAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\insttempPort/Inst_TWICtl/currAddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\insttempPort/Inst_TWICtl/int_Rst_reg )
WARNING: [Synth 8-3332] Sequential element (insttempPort/Inst_TWICtl/int_Rst_reg) is unused and will be removed from module ejemplo_sensor_de_temperatura.
WARNING: [Synth 8-3332] Sequential element (insttempPort/Inst_TWICtl/currAddr_reg[5]) is unused and will be removed from module ejemplo_sensor_de_temperatura.
WARNING: [Synth 8-3332] Sequential element (insttempPort/Inst_TWICtl/currAddr_reg[4]) is unused and will be removed from module ejemplo_sensor_de_temperatura.
WARNING: [Synth 8-3332] Sequential element (insttempPort/temp_reg[7]) is unused and will be removed from module ejemplo_sensor_de_temperatura.
WARNING: [Synth 8-3332] Sequential element (insttempPort/tempReg_reg[2]) is unused and will be removed from module ejemplo_sensor_de_temperatura.
WARNING: [Synth 8-3332] Sequential element (insttempPort/tempReg_reg[1]) is unused and will be removed from module ejemplo_sensor_de_temperatura.
WARNING: [Synth 8-3332] Sequential element (insttempPort/tempReg_reg[0]) is unused and will be removed from module ejemplo_sensor_de_temperatura.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |    74|
|4     |LUT2   |    30|
|5     |LUT3   |    26|
|6     |LUT4   |    70|
|7     |LUT5   |    41|
|8     |LUT6   |    84|
|9     |FDRE   |   194|
|10    |FDSE   |    26|
|11    |IBUF   |     1|
|12    |IOBUF  |     2|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |   586|
|2     |  clk_display_inst |clk_divider     |    71|
|3     |  insttempPort     |TempSensorCtl   |   307|
|4     |    Inst_TWICtl    |TWICtl          |   208|
|5     |  ss_mux_inst      |ss_mux          |    31|
|6     |  utb_inst         |unsigned_to_bcd |   157|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 629.004 ; gain = 110.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 629.004 ; gain = 419.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 629.004 ; gain = 419.008
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/LabDigitales2017/project_example/project_example.runs/synth_1/ejemplo_sensor_de_temperatura.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 629.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 20 19:21:25 2017...
