$date
	Sat Oct 22 22:46:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#84403
b1110 !
1"
#84406
b1110 &
b1110 %
1$
#84407
0"
#84410
b111 &
b111 %
#84414
b10110 &
b10110 %
#84418
b1011 &
b1011 %
#84422
b100010 &
b100010 %
#84426
b10001 &
b10001 %
#84430
b110100 &
b110100 %
#84434
b11010 &
b11010 %
#84438
b1101 &
b1101 %
#84442
b101000 &
b101000 %
#84446
b10100 &
b10100 %
#84450
b1010 &
b1010 %
#84454
b101 &
b101 %
#84458
b10000 &
b10000 %
#84462
b1000 &
b1000 %
#84466
b100 &
b100 %
#84470
b10 &
b10 %
#84474
b1 &
b1 %
1#
#84478
b0 &
0#
b0 %
0$
#1080913
b10 !
1"
#1080914
b10 &
b10 %
1$
#1080915
0"
#1080918
b1 &
1#
b1 %
#1080922
b0 &
b0 %
0#
0$
#2053805
b10000 !
1"
#2053806
b10000 &
b10000 %
1$
#2053807
0"
#2053810
b1000 &
b1000 %
#2053814
b100 &
b100 %
#2053818
b10 &
b10 %
#2053822
b1 &
1#
b1 %
#2053826
b0 &
b0 %
0#
0$
#4500012
