Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 13:58:32 2022
| Host         : DESKTOP-C3HSL1G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file A2_top_timing_summary_routed.rpt -pb A2_top_timing_summary_routed.pb -rpx A2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : A2_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.404        0.000                      0                  368        0.152        0.000                      0                  368        7.600        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.404        0.000                      0                  368        0.152        0.000                      0                  368        7.600        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 seg_filter2/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 5.100ns (67.242%)  route 2.484ns (32.758%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 20.581 - 16.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.977     4.970    seg_filter2/CLK
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.236     5.206 r  seg_filter2/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.614     5.820    seg_filter2/reg_out_reg_n_0_[1][15]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      2.834     8.654 r  seg_filter2/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.654    seg_filter2/mul_out[1]0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     9.731 r  seg_filter2/mul_out[1]0__0/P[2]
                         net (fo=2, routed)           0.697    10.427    seg_filter2/mul_out[1]0__0_n_103
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.051    10.478 r  seg_filter2/adder_out[0]__0_carry__0_i_2__1/O
                         net (fo=2, routed)           0.474    10.952    seg_filter2/adder_out[0]__0_carry__0_i_2__1_n_0
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.138    11.090 r  seg_filter2/adder_out[0]__0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.090    seg_filter2/adder_out[0]__0_carry__0_i_6__1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.273 r  seg_filter2/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    seg_filter2/adder_out[0]__0_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.327 r  seg_filter2/adder_out[0]__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.327    seg_filter2/adder_out[0]__0_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.435 r  seg_filter2/adder_out[0]__0_carry__2/O[0]
                         net (fo=2, routed)           0.700    12.135    seg_filter2/mul_out[2]_0[12]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.123    12.258 r  seg_filter2/adder_out[2]_carry__2_i_4__1/O
                         net (fo=1, routed)           0.000    12.258    seg_filter2/adder_out[2]_carry__2_i_4__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296    12.554 r  seg_filter2/adder_out[2]_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.554    seg_filter2_n_0
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.832    20.581    clk_IBUF_BUFG
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][15]/C
                         clock pessimism              0.363    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.049    20.958    reg_between_seg_out_reg[2][15]
  -------------------------------------------------------------------
                         required time                         20.958    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 seg_filter2/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 5.242ns (69.383%)  route 2.313ns (30.617%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 20.581 - 16.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.977     4.970    seg_filter2/CLK
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.236     5.206 r  seg_filter2/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.614     5.820    seg_filter2/reg_out_reg_n_0_[1][15]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      2.834     8.654 r  seg_filter2/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.654    seg_filter2/mul_out[1]0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     9.731 r  seg_filter2/mul_out[1]0__0/P[2]
                         net (fo=2, routed)           0.697    10.427    seg_filter2/mul_out[1]0__0_n_103
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.051    10.478 r  seg_filter2/adder_out[0]__0_carry__0_i_2__1/O
                         net (fo=2, routed)           0.474    10.952    seg_filter2/adder_out[0]__0_carry__0_i_2__1_n_0
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.138    11.090 r  seg_filter2/adder_out[0]__0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.090    seg_filter2/adder_out[0]__0_carry__0_i_6__1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.273 r  seg_filter2/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    seg_filter2/adder_out[0]__0_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.438 r  seg_filter2/adder_out[0]__0_carry__1/O[1]
                         net (fo=2, routed)           0.529    11.967    seg_filter2/mul_out[2]_0[9]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.125    12.092 r  seg_filter2/adder_out[2]_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.092    seg_filter2/adder_out[2]_carry__1_i_3__1_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.359 r  seg_filter2/adder_out[2]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    seg_filter2/adder_out[2]_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.525 r  seg_filter2/adder_out[2]_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.525    seg_filter2_n_2
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.832    20.581    clk_IBUF_BUFG
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][13]/C
                         clock pessimism              0.363    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.049    20.958    reg_between_seg_out_reg[2][13]
  -------------------------------------------------------------------
                         required time                         20.958    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 seg_filter2/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 5.070ns (67.112%)  route 2.484ns (32.888%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 20.581 - 16.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.977     4.970    seg_filter2/CLK
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.236     5.206 r  seg_filter2/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.614     5.820    seg_filter2/reg_out_reg_n_0_[1][15]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      2.834     8.654 r  seg_filter2/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.654    seg_filter2/mul_out[1]0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     9.731 r  seg_filter2/mul_out[1]0__0/P[2]
                         net (fo=2, routed)           0.697    10.427    seg_filter2/mul_out[1]0__0_n_103
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.051    10.478 r  seg_filter2/adder_out[0]__0_carry__0_i_2__1/O
                         net (fo=2, routed)           0.474    10.952    seg_filter2/adder_out[0]__0_carry__0_i_2__1_n_0
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.138    11.090 r  seg_filter2/adder_out[0]__0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.090    seg_filter2/adder_out[0]__0_carry__0_i_6__1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.273 r  seg_filter2/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    seg_filter2/adder_out[0]__0_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.327 r  seg_filter2/adder_out[0]__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.327    seg_filter2/adder_out[0]__0_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.435 r  seg_filter2/adder_out[0]__0_carry__2/O[0]
                         net (fo=2, routed)           0.700    12.135    seg_filter2/mul_out[2]_0[12]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.123    12.258 r  seg_filter2/adder_out[2]_carry__2_i_4__1/O
                         net (fo=1, routed)           0.000    12.258    seg_filter2/adder_out[2]_carry__2_i_4__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266    12.524 r  seg_filter2/adder_out[2]_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.524    seg_filter2_n_1
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.832    20.581    clk_IBUF_BUFG
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][14]/C
                         clock pessimism              0.363    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.049    20.958    reg_between_seg_out_reg[2][14]
  -------------------------------------------------------------------
                         required time                         20.958    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 seg_filter2/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[2][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 5.187ns (69.158%)  route 2.313ns (30.842%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 20.581 - 16.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.977     4.970    seg_filter2/CLK
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.236     5.206 r  seg_filter2/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.614     5.820    seg_filter2/reg_out_reg_n_0_[1][15]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      2.834     8.654 r  seg_filter2/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.654    seg_filter2/mul_out[1]0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     9.731 r  seg_filter2/mul_out[1]0__0/P[2]
                         net (fo=2, routed)           0.697    10.427    seg_filter2/mul_out[1]0__0_n_103
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.051    10.478 r  seg_filter2/adder_out[0]__0_carry__0_i_2__1/O
                         net (fo=2, routed)           0.474    10.952    seg_filter2/adder_out[0]__0_carry__0_i_2__1_n_0
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.138    11.090 r  seg_filter2/adder_out[0]__0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.090    seg_filter2/adder_out[0]__0_carry__0_i_6__1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.273 r  seg_filter2/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    seg_filter2/adder_out[0]__0_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.438 r  seg_filter2/adder_out[0]__0_carry__1/O[1]
                         net (fo=2, routed)           0.529    11.967    seg_filter2/mul_out[2]_0[9]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.125    12.092 r  seg_filter2/adder_out[2]_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.092    seg_filter2/adder_out[2]_carry__1_i_3__1_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.359 r  seg_filter2/adder_out[2]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.359    seg_filter2/adder_out[2]_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.470 r  seg_filter2/adder_out[2]_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.470    seg_filter2_n_3
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.832    20.581    clk_IBUF_BUFG
    SLICE_X13Y88         FDCE                                         r  reg_between_seg_out_reg[2][12]/C
                         clock pessimism              0.363    20.945    
                         clock uncertainty           -0.035    20.909    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.049    20.958    reg_between_seg_out_reg[2][12]
  -------------------------------------------------------------------
                         required time                         20.958    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 seg_filter7/reg_out_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter7/reg_out_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 4.587ns (62.142%)  route 2.794ns (37.858%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 20.455 - 16.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.848     4.841    seg_filter7/CLK
    SLICE_X57Y94         FDCE                                         r  seg_filter7/reg_out_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     5.064 r  seg_filter7/reg_out_reg[0][14]/Q
                         net (fo=3, routed)           0.766     5.829    seg_filter7/reg_out_reg_n_0_[0][14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     8.578 r  seg_filter7/mul_out[0]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.578    seg_filter7/mul_out[0]0_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     9.655 r  seg_filter7/mul_out[0]0__0/P[2]
                         net (fo=2, routed)           0.738    10.393    seg_filter7/mul_out[0]0__0_n_103
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.051    10.444 r  seg_filter7/adder_out[0]__0_carry__0_i_2__6/O
                         net (fo=2, routed)           0.474    10.918    seg_filter7/adder_out[0]__0_carry__0_i_2__6_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I3_O)        0.138    11.056 r  seg_filter7/adder_out[0]__0_carry__0_i_6__6/O
                         net (fo=1, routed)           0.000    11.056    seg_filter7/adder_out[0]__0_carry__0_i_6__6_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.239 r  seg_filter7/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    seg_filter7/adder_out[0]__0_carry__0_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.293 r  seg_filter7/adder_out[0]__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.293    seg_filter7/adder_out[0]__0_carry__1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    11.405 r  seg_filter7/adder_out[0]__0_carry__2/O[2]
                         net (fo=2, routed)           0.817    12.222    seg_filter7/mul_out[2]_0[14]
    SLICE_X57Y94         FDCE                                         r  seg_filter7/reg_out_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.706    20.455    seg_filter7/CLK
    SLICE_X57Y94         FDCE                                         r  seg_filter7/reg_out_reg[0][14]/C
                         clock pessimism              0.385    20.841    
                         clock uncertainty           -0.035    20.805    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)       -0.089    20.716    seg_filter7/reg_out_reg[0][14]
  -------------------------------------------------------------------
                         required time                         20.716    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  8.494    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 seg_filter5/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[5][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 5.213ns (69.767%)  route 2.259ns (30.233%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 20.351 - 16.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.743     4.736    seg_filter5/CLK
    SLICE_X43Y104        FDCE                                         r  seg_filter5/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.223     4.959 r  seg_filter5/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.730     5.689    seg_filter5/reg_out_reg_n_0_[1][15]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      2.749     8.438 r  seg_filter5/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.438    seg_filter5/mul_out[1]0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     9.515 r  seg_filter5/mul_out[1]0__0/P[1]
                         net (fo=2, routed)           0.602    10.116    seg_filter5/mul_out[1]0__0_n_104
    SLICE_X44Y101        LUT3 (Prop_lut3_I0_O)        0.051    10.167 r  seg_filter5/adder_out[0]__0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.470    10.638    seg_filter5/adder_out[0]__0_carry__0_i_3__4_n_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I3_O)        0.134    10.772 r  seg_filter5/adder_out[0]__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    10.772    seg_filter5/adder_out[0]__0_carry__0_i_7__4_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.028 r  seg_filter5/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.028    seg_filter5/adder_out[0]__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.193 r  seg_filter5/adder_out[0]__0_carry__1/O[1]
                         net (fo=2, routed)           0.457    11.650    seg_filter5/mul_out[2]_0[9]
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.125    11.775 r  seg_filter5/adder_out[2]_carry__1_i_3__4/O
                         net (fo=1, routed)           0.000    11.775    seg_filter5/adder_out[2]_carry__1_i_3__4_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.042 r  seg_filter5/adder_out[2]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.042    seg_filter5/adder_out[2]_carry__1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.208 r  seg_filter5/adder_out[2]_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.208    seg_filter5_n_2
    SLICE_X43Y103        FDCE                                         r  reg_between_seg_out_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.602    20.351    clk_IBUF_BUFG
    SLICE_X43Y103        FDCE                                         r  reg_between_seg_out_reg[5][13]/C
                         clock pessimism              0.359    20.711    
                         clock uncertainty           -0.035    20.675    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.049    20.724    reg_between_seg_out_reg[5][13]
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 seg_filter5/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[5][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 5.196ns (69.698%)  route 2.259ns (30.302%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 20.351 - 16.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.743     4.736    seg_filter5/CLK
    SLICE_X43Y104        FDCE                                         r  seg_filter5/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.223     4.959 r  seg_filter5/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.730     5.689    seg_filter5/reg_out_reg_n_0_[1][15]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      2.749     8.438 r  seg_filter5/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.438    seg_filter5/mul_out[1]0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     9.515 r  seg_filter5/mul_out[1]0__0/P[1]
                         net (fo=2, routed)           0.602    10.116    seg_filter5/mul_out[1]0__0_n_104
    SLICE_X44Y101        LUT3 (Prop_lut3_I0_O)        0.051    10.167 r  seg_filter5/adder_out[0]__0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.470    10.638    seg_filter5/adder_out[0]__0_carry__0_i_3__4_n_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I3_O)        0.134    10.772 r  seg_filter5/adder_out[0]__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    10.772    seg_filter5/adder_out[0]__0_carry__0_i_7__4_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.028 r  seg_filter5/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.028    seg_filter5/adder_out[0]__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.193 r  seg_filter5/adder_out[0]__0_carry__1/O[1]
                         net (fo=2, routed)           0.457    11.650    seg_filter5/mul_out[2]_0[9]
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.125    11.775 r  seg_filter5/adder_out[2]_carry__1_i_3__4/O
                         net (fo=1, routed)           0.000    11.775    seg_filter5/adder_out[2]_carry__1_i_3__4_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.042 r  seg_filter5/adder_out[2]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.042    seg_filter5/adder_out[2]_carry__1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.191 r  seg_filter5/adder_out[2]_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.191    seg_filter5_n_0
    SLICE_X43Y103        FDCE                                         r  reg_between_seg_out_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.602    20.351    clk_IBUF_BUFG
    SLICE_X43Y103        FDCE                                         r  reg_between_seg_out_reg[5][15]/C
                         clock pessimism              0.359    20.711    
                         clock uncertainty           -0.035    20.675    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.049    20.724    reg_between_seg_out_reg[5][15]
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 seg_filter2/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 5.121ns (68.884%)  route 2.313ns (31.116%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 20.581 - 16.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.977     4.970    seg_filter2/CLK
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.236     5.206 r  seg_filter2/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.614     5.820    seg_filter2/reg_out_reg_n_0_[1][15]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      2.834     8.654 r  seg_filter2/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.654    seg_filter2/mul_out[1]0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     9.731 r  seg_filter2/mul_out[1]0__0/P[2]
                         net (fo=2, routed)           0.697    10.427    seg_filter2/mul_out[1]0__0_n_103
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.051    10.478 r  seg_filter2/adder_out[0]__0_carry__0_i_2__1/O
                         net (fo=2, routed)           0.474    10.952    seg_filter2/adder_out[0]__0_carry__0_i_2__1_n_0
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.138    11.090 r  seg_filter2/adder_out[0]__0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    11.090    seg_filter2/adder_out[0]__0_carry__0_i_6__1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.273 r  seg_filter2/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    seg_filter2/adder_out[0]__0_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.438 r  seg_filter2/adder_out[0]__0_carry__1/O[1]
                         net (fo=2, routed)           0.529    11.967    seg_filter2/mul_out[2]_0[9]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.125    12.092 r  seg_filter2/adder_out[2]_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.092    seg_filter2/adder_out[2]_carry__1_i_3__1_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    12.404 r  seg_filter2/adder_out[2]_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.404    seg_filter2_n_4
    SLICE_X13Y87         FDCE                                         r  reg_between_seg_out_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.832    20.581    clk_IBUF_BUFG
    SLICE_X13Y87         FDCE                                         r  reg_between_seg_out_reg[2][11]/C
                         clock pessimism              0.367    20.949    
                         clock uncertainty           -0.035    20.913    
    SLICE_X13Y87         FDCE (Setup_fdce_C_D)        0.049    20.962    reg_between_seg_out_reg[2][11]
  -------------------------------------------------------------------
                         required time                         20.962    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 seg_filter4/reg_out_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[4][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 5.180ns (69.708%)  route 2.251ns (30.292%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 20.351 - 16.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.743     4.736    seg_filter4/CLK
    SLICE_X34Y108        FDCE                                         r  seg_filter4/reg_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        FDCE (Prop_fdce_C_Q)         0.259     4.995 r  seg_filter4/reg_out_reg[0][15]/Q
                         net (fo=19, routed)          0.798     5.793    seg_filter4/reg_out_reg_n_0_[0][15]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      2.749     8.542 r  seg_filter4/mul_out[0]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.542    seg_filter4/mul_out[0]0_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     9.619 r  seg_filter4/mul_out[0]0__0/P[2]
                         net (fo=2, routed)           0.544    10.163    seg_filter4/mul_out[0]0__0_n_103
    SLICE_X34Y105        LUT3 (Prop_lut3_I1_O)        0.051    10.214 r  seg_filter4/adder_out[0]__0_carry__0_i_2__3/O
                         net (fo=2, routed)           0.474    10.688    seg_filter4/adder_out[0]__0_carry__0_i_2__3_n_0
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.138    10.826 r  seg_filter4/adder_out[0]__0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    10.826    seg_filter4/adder_out[0]__0_carry__0_i_6__3_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.009 r  seg_filter4/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.009    seg_filter4/adder_out[0]__0_carry__0_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.174 r  seg_filter4/adder_out[0]__0_carry__1/O[1]
                         net (fo=2, routed)           0.435    11.609    seg_filter4/mul_out[2]_0[9]
    SLICE_X35Y105        LUT2 (Prop_lut2_I1_O)        0.125    11.734 r  seg_filter4/adder_out[2]_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    11.734    seg_filter4/adder_out[2]_carry__1_i_3__3_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.001 r  seg_filter4/adder_out[2]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.001    seg_filter4/adder_out[2]_carry__1_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.167 r  seg_filter4/adder_out[2]_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.167    seg_filter4_n_2
    SLICE_X35Y106        FDCE                                         r  reg_between_seg_out_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.602    20.351    clk_IBUF_BUFG
    SLICE_X35Y106        FDCE                                         r  reg_between_seg_out_reg[4][13]/C
                         clock pessimism              0.360    20.712    
                         clock uncertainty           -0.035    20.676    
    SLICE_X35Y106        FDCE (Setup_fdce_C_D)        0.049    20.725    reg_between_seg_out_reg[4][13]
  -------------------------------------------------------------------
                         required time                         20.725    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 seg_filter5/reg_out_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            reg_between_seg_out_reg[5][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 5.158ns (69.542%)  route 2.259ns (30.458%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 20.351 - 16.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.743     4.736    seg_filter5/CLK
    SLICE_X43Y104        FDCE                                         r  seg_filter5/reg_out_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.223     4.959 r  seg_filter5/reg_out_reg[1][15]/Q
                         net (fo=19, routed)          0.730     5.689    seg_filter5/reg_out_reg_n_0_[1][15]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      2.749     8.438 r  seg_filter5/mul_out[1]0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.438    seg_filter5/mul_out[1]0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     9.515 r  seg_filter5/mul_out[1]0__0/P[1]
                         net (fo=2, routed)           0.602    10.116    seg_filter5/mul_out[1]0__0_n_104
    SLICE_X44Y101        LUT3 (Prop_lut3_I0_O)        0.051    10.167 r  seg_filter5/adder_out[0]__0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.470    10.638    seg_filter5/adder_out[0]__0_carry__0_i_3__4_n_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I3_O)        0.134    10.772 r  seg_filter5/adder_out[0]__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000    10.772    seg_filter5/adder_out[0]__0_carry__0_i_7__4_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.028 r  seg_filter5/adder_out[0]__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.028    seg_filter5/adder_out[0]__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.193 r  seg_filter5/adder_out[0]__0_carry__1/O[1]
                         net (fo=2, routed)           0.457    11.650    seg_filter5/mul_out[2]_0[9]
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.125    11.775 r  seg_filter5/adder_out[2]_carry__1_i_3__4/O
                         net (fo=1, routed)           0.000    11.775    seg_filter5/adder_out[2]_carry__1_i_3__4_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.042 r  seg_filter5/adder_out[2]_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.042    seg_filter5/adder_out[2]_carry__1_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.153 r  seg_filter5/adder_out[2]_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.153    seg_filter5_n_3
    SLICE_X43Y103        FDCE                                         r  reg_between_seg_out_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    AU28                                              0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521    16.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145    18.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.602    20.351    clk_IBUF_BUFG
    SLICE_X43Y103        FDCE                                         r  reg_between_seg_out_reg[5][12]/C
                         clock pessimism              0.359    20.711    
                         clock uncertainty           -0.035    20.675    
    SLICE_X43Y103        FDCE (Setup_fdce_C_D)        0.049    20.724    reg_between_seg_out_reg[5][12]
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  8.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 seg_filter2/reg_out_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter2/reg_out_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.847     2.074    seg_filter2/CLK
    SLICE_X13Y89         FDCE                                         r  seg_filter2/reg_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.100     2.174 r  seg_filter2/reg_out_reg[0][15]/Q
                         net (fo=19, routed)          0.109     2.283    seg_filter2/reg_out_reg_n_0_[0][15]
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.109     2.579    seg_filter2/CLK
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[1][15]/C
                         clock pessimism             -0.492     2.086    
    SLICE_X12Y87         FDCE (Hold_fdce_C_D)         0.045     2.131    seg_filter2/reg_out_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 seg_filter7/reg_out_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter7/reg_out_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.764     1.991    seg_filter7/CLK
    SLICE_X55Y92         FDCE                                         r  seg_filter7/reg_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.100     2.091 r  seg_filter7/reg_out_reg[0][9]/Q
                         net (fo=3, routed)           0.102     2.194    seg_filter7/reg_out_reg_n_0_[0][9]
    SLICE_X55Y92         FDCE                                         r  seg_filter7/reg_out_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.026     2.496    seg_filter7/CLK
    SLICE_X55Y92         FDCE                                         r  seg_filter7/reg_out_reg[1][9]/C
                         clock pessimism             -0.504     1.991    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.043     2.034    seg_filter7/reg_out_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 seg_filter7/reg_out_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter7/reg_out_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.566%)  route 0.102ns (46.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.764     1.991    seg_filter7/CLK
    SLICE_X54Y92         FDCE                                         r  seg_filter7/reg_out_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.118     2.109 r  seg_filter7/reg_out_reg[0][7]/Q
                         net (fo=3, routed)           0.102     2.212    seg_filter7/reg_out_reg_n_0_[0][7]
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.026     2.496    seg_filter7/CLK
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][7]/C
                         clock pessimism             -0.490     2.005    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.043     2.048    seg_filter7/reg_out_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 seg_filter7/reg_out_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter7/reg_out_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.443%)  route 0.106ns (51.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.765     1.992    seg_filter7/CLK
    SLICE_X55Y93         FDCE                                         r  seg_filter7/reg_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.100     2.092 r  seg_filter7/reg_out_reg[0][11]/Q
                         net (fo=3, routed)           0.106     2.199    seg_filter7/reg_out_reg_n_0_[0][11]
    SLICE_X55Y93         FDCE                                         r  seg_filter7/reg_out_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.027     2.497    seg_filter7/CLK
    SLICE_X55Y93         FDCE                                         r  seg_filter7/reg_out_reg[1][11]/C
                         clock pessimism             -0.504     1.992    
    SLICE_X55Y93         FDCE (Hold_fdce_C_D)         0.043     2.035    seg_filter7/reg_out_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 seg_filter7/reg_out_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter7/reg_out_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.566%)  route 0.102ns (46.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.764     1.991    seg_filter7/CLK
    SLICE_X54Y92         FDCE                                         r  seg_filter7/reg_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.118     2.109 r  seg_filter7/reg_out_reg[0][6]/Q
                         net (fo=3, routed)           0.102     2.212    seg_filter7/reg_out_reg_n_0_[0][6]
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.026     2.496    seg_filter7/CLK
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][6]/C
                         clock pessimism             -0.490     2.005    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.041     2.046    seg_filter7/reg_out_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 seg_filter7/reg_out_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter7/reg_out_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.566%)  route 0.102ns (46.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.764     1.991    seg_filter7/CLK
    SLICE_X54Y92         FDCE                                         r  seg_filter7/reg_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.118     2.109 r  seg_filter7/reg_out_reg[0][5]/Q
                         net (fo=3, routed)           0.102     2.212    seg_filter7/reg_out_reg_n_0_[0][5]
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.026     2.496    seg_filter7/CLK
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][5]/C
                         clock pessimism             -0.490     2.005    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.038     2.043    seg_filter7/reg_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 seg_filter4/reg_out_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter4/reg_out_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.391%)  route 0.105ns (53.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.756     1.983    seg_filter4/CLK
    SLICE_X35Y106        FDCE                                         r  seg_filter4/reg_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.091     2.074 r  seg_filter4/reg_out_reg[0][11]/Q
                         net (fo=3, routed)           0.105     2.179    seg_filter4/reg_out_reg_n_0_[0][11]
    SLICE_X35Y105        FDCE                                         r  seg_filter4/reg_out_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.000     2.470    seg_filter4/CLK
    SLICE_X35Y105        FDCE                                         r  seg_filter4/reg_out_reg[1][11]/C
                         clock pessimism             -0.472     1.997    
    SLICE_X35Y105        FDCE (Hold_fdce_C_D)         0.009     2.006    seg_filter4/reg_out_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 seg_filter7/reg_out_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter7/reg_out_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.610%)  route 0.111ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.764     1.991    seg_filter7/CLK
    SLICE_X54Y92         FDCE                                         r  seg_filter7/reg_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.118     2.109 r  seg_filter7/reg_out_reg[0][4]/Q
                         net (fo=3, routed)           0.111     2.220    seg_filter7/reg_out_reg_n_0_[0][4]
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.026     2.496    seg_filter7/CLK
    SLICE_X55Y91         FDCE                                         r  seg_filter7/reg_out_reg[1][4]/C
                         clock pessimism             -0.490     2.005    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.040     2.045    seg_filter7/reg_out_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 seg_filter2/reg_out_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter2/reg_out_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.423%)  route 0.107ns (47.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.845     2.072    seg_filter2/CLK
    SLICE_X12Y86         FDCE                                         r  seg_filter2/reg_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDCE (Prop_fdce_C_Q)         0.118     2.190 r  seg_filter2/reg_out_reg[0][0]/Q
                         net (fo=3, routed)           0.107     2.297    seg_filter2/reg_out_reg_n_0_[0][0]
    SLICE_X12Y85         FDCE                                         r  seg_filter2/reg_out_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.108     2.578    seg_filter2/CLK
    SLICE_X12Y85         FDCE                                         r  seg_filter2/reg_out_reg[1][0]/C
                         clock pessimism             -0.492     2.085    
    SLICE_X12Y85         FDCE (Hold_fdce_C_D)         0.037     2.122    seg_filter2/reg_out_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seg_filter2/reg_out_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            seg_filter2/reg_out_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.427%)  route 0.111ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.846     2.073    seg_filter2/CLK
    SLICE_X12Y87         FDCE                                         r  seg_filter2/reg_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.118     2.191 r  seg_filter2/reg_out_reg[0][5]/Q
                         net (fo=3, routed)           0.111     2.303    seg_filter2/reg_out_reg_n_0_[0][5]
    SLICE_X12Y86         FDCE                                         r  seg_filter2/reg_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.108     2.578    seg_filter2/CLK
    SLICE_X12Y86         FDCE                                         r  seg_filter2/reg_out_reg[1][5]/C
                         clock pessimism             -0.492     2.085    
    SLICE_X12Y86         FDCE (Hold_fdce_C_D)         0.040     2.125    seg_filter2/reg_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         16.000      14.592     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X35Y105  seg_filter4/reg_out_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X35Y106  seg_filter4/reg_out_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X35Y104  seg_filter4/reg_out_reg[0][4]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X35Y104  seg_filter4/reg_out_reg[0][5]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X35Y104  seg_filter4/reg_out_reg[0][6]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X12Y101  seg_filter1/reg_out_reg[1][0]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X12Y103  seg_filter1/reg_out_reg[1][10]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X12Y103  seg_filter1/reg_out_reg[1][11]/C
Min Period        n/a     FDCE/C   n/a            0.750         16.000      15.250     SLICE_X12Y104  seg_filter1/reg_out_reg[1][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X35Y105  seg_filter4/reg_out_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X35Y106  seg_filter4/reg_out_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X35Y104  seg_filter4/reg_out_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X35Y104  seg_filter4/reg_out_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X35Y104  seg_filter4/reg_out_reg[0][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X12Y101  seg_filter1/reg_out_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X12Y103  seg_filter1/reg_out_reg[1][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X12Y103  seg_filter1/reg_out_reg[1][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X12Y104  seg_filter1/reg_out_reg[1][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         8.000       7.600      SLICE_X12Y104  seg_filter1/reg_out_reg[1][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X34Y103  seg_filter4/reg_out_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X35Y105  seg_filter4/reg_out_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X35Y106  seg_filter4/reg_out_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X35Y107  seg_filter4/reg_out_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X34Y108  seg_filter4/reg_out_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X34Y108  seg_filter4/reg_out_reg[0][14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X34Y108  seg_filter4/reg_out_reg[0][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X34Y103  seg_filter4/reg_out_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X34Y103  seg_filter4/reg_out_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         8.000       7.650      SLICE_X34Y103  seg_filter4/reg_out_reg[0][3]/C



