$date
	Sun Oct 27 17:57:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module not_tb_32bit $end
$var wire 32 ! Y [31:0] $end
$var reg 32 " A [31:0] $end
$scope module uut $end
$var wire 32 # A [31:0] $end
$var wire 32 $ Y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111111 $
b0 #
b0 "
b11111111111111111111111111111111 !
$end
#10
b0 !
b0 $
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
#20
b1011010010110100101101001011010 !
b1011010010110100101101001011010 $
b10100101101001011010010110100101 "
b10100101101001011010010110100101 #
#30
b10100101101001011010010110100101 !
b10100101101001011010010110100101 $
b1011010010110100101101001011010 "
b1011010010110100101101001011010 #
#40
