Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Dec  8 12:35:28 2017
| Host         : DESKTOP-N854F8E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file microSense_top_level_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx microSense_top_level_wrapper_timing_summary_routed.rpx
| Design       : microSense_top_level_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: microSense_top_level_i/vga_module_0/U0/DIVIDER/megaHzClock_25MHz/i_zero_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.360        0.000                      0                15167        0.076        0.000                      0                15167        3.000        0.000                       0                  3215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                   ------------       ----------      --------------
microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_microSense_top_level_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_microSense_top_level_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.545        0.000                      0                  222        0.113        0.000                      0                  222       15.686        0.000                       0                   233  
microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.590        0.000                      0                   46        0.287        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                     4.553        0.000                      0                  208        0.087        0.000                      0                  208        3.000        0.000                       0                  1311  
  clk_out1_microSense_top_level_clk_wiz_0_0                                   0.826        0.000                      0                 5391        0.076        0.000                      0                 5391        3.750        0.000                       0                  1629  
  clkfbout_microSense_top_level_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_microSense_top_level_clk_wiz_0_0  sys_clock                                        0.360        0.000                      0                 9300        0.088        0.000                      0                 9300  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.704ns (24.293%)  route 2.194ns (75.707%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 19.804 - 16.667 ) 
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864     1.864    microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.960 r  microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.524    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y8          FDCE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.456     3.980 r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.933     4.913    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.037 r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.665     5.702    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.826 r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.596     6.422    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X34Y6          FDRE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    18.269    microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.360 f  microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    19.804    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y6          FDRE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.362    20.166    
                         clock uncertainty           -0.035    20.131    
    SLICE_X34Y6          FDRE (Setup_fdre_C_CE)      -0.164    19.967    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 13.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.341    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X40Y2          FDPE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.482 r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.122     1.604    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X38Y2          SRL16E                                       r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.730    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y2          SRL16E                                       r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.354     1.376    
    SLICE_X38Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.491    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  microSense_top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y8    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y8    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.986ns  (logic 1.172ns (19.580%)  route 4.814ns (80.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 36.082 - 33.333 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 18.364 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.698    18.364    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y7          FDCE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.340    18.704 f  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.440    20.145    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I2_O)        0.152    20.297 f  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.803    21.100    microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.354    21.454 f  microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.449    21.903    microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.326    22.229 r  microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           2.121    24.350    microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y8          FDCE                                         r  microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.749    36.082    microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y8          FDCE                                         r  microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.188    36.270    
                         clock uncertainty           -0.035    36.235    
    SLICE_X56Y8          FDCE (Setup_fdce_C_CE)      -0.295    35.940    microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                         -24.350    
  -------------------------------------------------------------------
                         slack                                 11.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.942%)  route 0.185ns (54.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.882     0.882    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y6          FDCE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.112     0.994 r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.179    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I2_O)        0.045     1.224 r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.224    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X36Y6          FDCE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.019     1.019    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y6          FDCE                                         r  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.137     0.882    
    SLICE_X36Y6          FDCE (Hold_fdce_C_D)         0.055     0.937    microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microSense_top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y6  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y6  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y6  microSense_top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 1.775ns (33.058%)  route 3.594ns (66.942%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 13.455 - 10.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        2.197     3.655    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/clk
    SLICE_X37Y6          FDCE                                         r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.456     4.111 f  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[13]/Q
                         net (fo=3, routed)           1.263     5.374    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[13]
    SLICE_X38Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.498 f  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/i_zero_i_5/O
                         net (fo=4, routed)           1.514     7.012    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/i_zero_i_5_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.136 f  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count[0]_i_10/O
                         net (fo=4, routed)           0.818     7.954    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count[0]_i_10_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.153     8.107 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.107    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count[0]_i_3_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     8.460 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.460    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[0]_i_1_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.574    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[4]_i_1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.688    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[8]_i_1_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.802    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.025 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.025    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]_i_1_n_7
    SLICE_X37Y7          FDPE                                         r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        2.067    13.455    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/clk
    SLICE_X37Y7          FDPE                                         r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]/C
                         clock pessimism              0.122    13.577    
                         clock uncertainty           -0.061    13.516    
    SLICE_X37Y7          FDPE (Setup_fdpe_C_D)        0.062    13.578    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.578    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  4.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.356ns (81.813%)  route 0.079ns (18.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        1.038     1.264    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/clk
    SLICE_X37Y6          FDCE                                         r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     1.405 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]/Q
                         net (fo=3, routed)           0.079     1.485    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]
    SLICE_X37Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.646 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.646    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[12]_i_1_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.700 r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.700    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]_i_1_n_7
    SLICE_X37Y7          FDPE                                         r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        1.312     1.726    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/clk
    SLICE_X37Y7          FDPE                                         r  microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]/C
                         clock pessimism             -0.219     1.507    
    SLICE_X37Y7          FDPE (Hold_fdpe_C_D)         0.105     1.612    microSense_top_level_i/top_level_SAR_0/U0/the_RC_clock/current_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      microSense_top_level_i/top_level_SAR_0/U0/the_Averager/average_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microSense_top_level_clk_wiz_0_0
  To Clock:  clk_out1_microSense_top_level_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microSense_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microSense_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microSense_top_level_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microSense_top_level_clk_wiz_0_0 rise@10.000ns - clk_out1_microSense_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 0.456ns (5.062%)  route 8.551ns (94.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microSense_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        1.233     2.691    microSense_top_level_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microSense_top_level_i/clk_wiz_0/inst/clk_out1_microSense_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microSense_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1627, routed)        1.545    -0.967    microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y24         FDRE                                         r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=1501, routed)        8.551     8.041    microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X15Y26         FDRE                                         r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microSense_top_level_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        1.162    12.550    microSense_top_level_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microSense_top_level_i/clk_wiz_0/inst/clk_out1_microSense_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microSense_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1627, routed)        1.435     8.440    microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y26         FDRE                                         r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].reg1_reg[31]/C
                         clock pessimism              0.564     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)       -0.062     8.867    microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microSense_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microSense_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microSense_top_level_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microSense_top_level_clk_wiz_0_0 rise@0.000ns - clk_out1_microSense_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microSense_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        0.440     0.667    microSense_top_level_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microSense_top_level_i/clk_wiz_0/inst/clk_out1_microSense_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microSense_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1627, routed)        0.554    -0.627    microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X11Y23         FDRE                                         r  microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.133    -0.353    microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X10Y22         SRL16E                                       r  microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microSense_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        0.480     0.894    microSense_top_level_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microSense_top_level_i/clk_wiz_0/inst/clk_out1_microSense_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microSense_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1627, routed)        0.823    -0.867    microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X10Y22         SRL16E                                       r  microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X10Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.429    microSense_top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microSense_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     microSense_top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y12     microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y17     microSense_top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microSense_top_level_clk_wiz_0_0
  To Clock:  clkfbout_microSense_top_level_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microSense_top_level_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    microSense_top_level_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microSense_top_level_clk_wiz_0_0
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microSense_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_1600_1663_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_microSense_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.497ns  (logic 0.456ns (3.379%)  route 13.041ns (96.621%))
  Logic Levels:           0  
  Clock Path Skew:        3.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microSense_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        1.233     2.691    microSense_top_level_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microSense_top_level_i/clk_wiz_0/inst/clk_out1_microSense_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microSense_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1627, routed)        1.545    -0.967    microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y24         FDRE                                         r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=1501, routed)       13.041    12.531    microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_1600_1663_9_11/ADDRD0
    SLICE_X56Y33         RAMD64E                                      r  microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_1600_1663_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        1.560    12.948    microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_1600_1663_9_11/WCLK
    SLICE_X56Y33         RAMD64E                                      r  microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_1600_1663_9_11/RAMA/CLK
                         clock pessimism              0.070    13.019    
                         clock uncertainty           -0.188    12.830    
    SLICE_X56Y33         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    12.890    microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_1600_1663_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  0.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microSense_top_level_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_2752_2815_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_microSense_top_level_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.367ns (6.216%)  route 5.537ns (93.784%))
  Logic Levels:           0  
  Clock Path Skew:        5.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.663ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microSense_top_level_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        1.162     2.550    microSense_top_level_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  microSense_top_level_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    microSense_top_level_i/clk_wiz_0/inst/clk_out1_microSense_top_level_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  microSense_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1627, routed)        1.430    -1.565    microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y26         FDRE                                         r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  microSense_top_level_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=1501, routed)        5.537     4.339    microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_2752_2815_0_2/ADDRD4
    SLICE_X30Y23         RAMD64E                                      r  microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_2752_2815_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1311, routed)        2.204     3.663    microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_2752_2815_0_2/WCLK
    SLICE_X30Y23         RAMD64E                                      r  microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_2752_2815_0_2/RAMA/CLK
                         clock pessimism             -0.070     3.593    
                         clock uncertainty            0.188     3.781    
    SLICE_X30Y23         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.470     4.251    microSense_top_level_i/vga_module_0/U0/FRAMEBUFFER/RAM_reg_2752_2815_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.088    





