Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 30 12:58:38 2019
| Host         : Wei-Berkeley running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -pb base_mb_wrapper_timing_summary_routed.pb -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_mb_wrapper
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4818 register/latch pins with no clock driven by root clock pin: clk_125m_gtx_p_i_0 (HIGH)

 There are 293 register/latch pins with no clock driven by root clock pin: clk_20m_vcxo_i_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There are 457 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/RXOUTCLK (HIGH)

 There are 731 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17302 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 293 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                67703       -4.166      -20.769                      5                67667        0.000        0.000                       0                 23457  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                      ------------         ----------      --------------
BIT_CLK_P[0]                                                                                                                               {0.000 8.334}        16.667          59.999          
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                 {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                  {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                  {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_10_base_mb_clk_wiz_0_0                                                                                                               {0.000 8.000}        16.000          62.500          
  clk_320_base_mb_clk_wiz_0_0                                                                                                              {0.000 1.600}        3.200           312.500         
  clkfbout_base_mb_clk_wiz_0_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_out1_base_mb_clk_wiz_1_0                                                                                                             {0.000 5.000}        10.000          100.000         
  clk_out2_base_mb_clk_wiz_1_0                                                                                                             {0.000 2.500}        5.000           200.000         
  clk_out3_base_mb_clk_wiz_1_0                                                                                                             {0.000 50.000}       100.000         10.000          
    clk_ext_fbo                                                                                                                            {0.000 50.000}       100.000         10.000          
    clk_ext_mul                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkfbout_base_mb_clk_wiz_1_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                    {0.000 16.666}       33.333          30.000          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                  {0.000 16.666}       33.333          30.000          
mgt_clk_0_clk_p                                                                                                                            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BIT_CLK_P[0]                                                                                                                                     5.860        0.000                      0                  364       -4.166      -20.769                      5                  364        7.553        0.000                       0                   199  
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                  14.751        0.000                       0                     2  
  clkout0                                                                                                                                        1.044        0.000                      0                 8268        0.053        0.000                      0                 8267        3.090        0.000                       0                  3765  
  clkout1                                                                                                                                       12.793        0.000                      0                  156        0.126        0.000                      0                  156        7.600        0.000                       0                   124  
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_10_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                                 7.650        0.000                       0                     3  
  clk_320_base_mb_clk_wiz_0_0                                                                                                                    0.527        0.000                      0                  172        0.114        0.000                      0                  172        1.200        0.000                       0                   111  
  clkfbout_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_out1_base_mb_clk_wiz_1_0                                                                                                                   1.681        0.000                      0                36926        0.053        0.000                      0                36926        4.090        0.000                       0                 10777  
  clk_out2_base_mb_clk_wiz_1_0                                                                                                                   0.010        0.000                      0                14104        0.072        0.000                      0                14104        2.100        0.000                       0                  7930  
  clk_out3_base_mb_clk_wiz_1_0                                                                                                                  94.591        0.000                      0                  341        0.108        0.000                      0                  341        0.000        0.000                       0                   242  
    clk_ext_fbo                                                                                                                                                                                                                                                                              0.000        0.000                       0                     3  
    clk_ext_mul                                                                                                                                                                                                                                                                             14.400        0.000                       0                     2  
  clkfbout_base_mb_clk_wiz_1_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                         14.208        0.000                      0                  222        0.108        0.000                      0                  222       15.886        0.000                       0                   233  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                       12.943        0.000                      0                   47        0.218        0.000                      0                   47       16.266        0.000                       0                    41  
mgt_clk_0_clk_p                                                                                                                                  6.828        0.000                      0                    7        0.172        0.000                      0                    7        1.600        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1                       clkout0                             5.844        0.000                      0                   28        0.147        0.000                      0                   28  
clk_out1_base_mb_clk_wiz_1_0  clkout0                             2.149        0.000                      0                  106                                                                        
clkout0                       clkout1                             5.829        0.000                      0                   24        0.147        0.000                      0                   24  
clk_10_base_mb_clk_wiz_0_0    clk_320_base_mb_clk_wiz_0_0         1.124        0.000                      0                    1        0.162        0.000                      0                    1  
clkout0                       clk_out1_base_mb_clk_wiz_1_0        4.351        0.000                      0                   33                                                                        
clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        2.311        0.000                      0                   24        0.149        0.000                      0                   24  
clk_out3_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        2.256        0.000                      0                 2414        0.124        0.000                      0                 2414  
clk_out1_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        0.272        0.000                      0                12978        0.106        0.000                      0                12978  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        7.619        0.000                      0                    1        0.739        0.000                      0                    1  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        0.421        0.000                      0                    1        0.205        0.000                      0                    1  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        2.921        0.000                      0                   18        0.509        0.000                      0                   18  
**async_default**             clkout0                       clkout0                             5.776        0.000                      0                    2        0.400        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BIT_CLK_P[0]
  To Clock:  BIT_CLK_P[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -4.166ns,  Total Violation      -20.769ns
PW    :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.500ns  (logic 0.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 20.065 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AC19                                              0.000    13.667 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.500    14.167 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    20.065    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000    20.065    
                         clock uncertainty           -0.035    20.030    
    ILOGIC_X1Y16         IDDR (Setup_iddr_C_D)       -0.003    20.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 20.065 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AB19                                              0.000    13.667 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.489    14.156 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.156    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    20.065    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000    20.065    
                         clock uncertainty           -0.035    20.030    
    ILOGIC_X1Y14         IDDR (Setup_iddr_C_D)       -0.003    20.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 20.067 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    Y17                                               0.000    13.667 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.490    14.157 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.157    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.735    20.067    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000    20.067    
                         clock uncertainty           -0.035    20.032    
    ILOGIC_X1Y12         IDDR (Setup_iddr_C_D)       -0.003    20.029    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.477ns  (logic 0.477ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 20.063 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AA19                                              0.000    13.667 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.477    14.144 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.144    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.731    20.063    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000    20.063    
                         clock uncertainty           -0.035    20.028    
    ILOGIC_X1Y18         IDDR (Setup_iddr_C_D)       -0.003    20.025    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 20.068 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    W18                                               0.000    13.667 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.478    14.145 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.145    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.736    20.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000    20.068    
                         clock uncertainty           -0.035    20.033    
    ILOGIC_X1Y8          IDDR (Setup_iddr_C_D)       -0.003    20.030    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                         20.030    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        2.051ns  (logic 0.446ns (21.749%)  route 1.605ns (78.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 23.360 - 16.667 ) 
    Source Clock Delay      (SCD):    7.885ns = ( 16.219 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.029    16.219    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y12         IDDR (Prop_iddr_C_Q2)        0.446    16.665 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/Q2
                         net (fo=1, routed)           1.605    18.269    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_3
    SLICE_X78Y28         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.714    23.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X78Y28         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/C
                         clock pessimism              0.963    24.323    
                         clock uncertainty           -0.035    24.287    
    SLICE_X78Y28         FDRE (Setup_fdre_C_D)       -0.054    24.233    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]
  -------------------------------------------------------------------
                         required time                         24.233    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.991ns  (logic 0.446ns (22.402%)  route 1.545ns (77.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.698ns = ( 23.365 - 16.667 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 16.217 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.027    16.217    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         IDDR (Prop_iddr_C_Q2)        0.446    16.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/Q2
                         net (fo=1, routed)           1.545    18.208    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_2
    SLICE_X78Y32         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.719    23.365    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X78Y32         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/C
                         clock pessimism              0.963    24.328    
                         clock uncertainty           -0.035    24.292    
    SLICE_X78Y32         FDRE (Setup_fdre_C_D)       -0.065    24.227    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]
  -------------------------------------------------------------------
                         required time                         24.227    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.982ns  (logic 0.446ns (22.507%)  route 1.536ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 23.360 - 16.667 ) 
    Source Clock Delay      (SCD):    7.880ns = ( 16.214 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.024    16.214    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         IDDR (Prop_iddr_C_Q2)        0.446    16.660 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/Q2
                         net (fo=1, routed)           1.536    18.195    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_0
    SLICE_X78Y28         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.714    23.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X78Y28         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/C
                         clock pessimism              0.963    24.323    
                         clock uncertainty           -0.035    24.287    
    SLICE_X78Y28         FDRE (Setup_fdre_C_D)       -0.056    24.231    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.231    
                         arrival time                         -18.195    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.825ns  (logic 0.446ns (24.438%)  route 1.379ns (75.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 23.360 - 16.667 ) 
    Source Clock Delay      (SCD):    7.882ns = ( 16.216 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.026    16.216    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         IDDR (Prop_iddr_C_Q2)        0.446    16.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/Q2
                         net (fo=1, routed)           1.379    18.041    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_1
    SLICE_X78Y28         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.714    23.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X78Y28         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/C
                         clock pessimism              0.963    24.323    
                         clock uncertainty           -0.035    24.287    
    SLICE_X78Y28         FDRE (Setup_fdre_C_D)       -0.065    24.222    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]
  -------------------------------------------------------------------
                         required time                         24.222    
                         arrival time                         -18.041    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 1.167ns (20.309%)  route 4.579ns (79.691%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.657ns = ( 23.324 - 16.667 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           3.661    11.999    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X28Y39         LUT4 (Prop_lut4_I0_O)        0.102    12.101 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/cc_fifo_write_inferred_i_1/O
                         net (fo=3, routed)           0.312    12.414    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X27Y38         LUT2 (Prop_lut2_I0_O)        0.053    12.467 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=36, routed)          0.606    13.073    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X28Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    13.419 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.419    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.632 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    13.632    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[6]
    SLICE_X28Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.678    23.324    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X28Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.891    24.215    
                         clock uncertainty           -0.035    24.179    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.051    24.230    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         24.230    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                 10.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.166ns  (arrival time - required time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W18                                               0.000     3.000 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.921     3.921 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000     7.886    
                         clock uncertainty            0.035     7.921    
    ILOGIC_X1Y8          IDDR (Hold_iddr_C_D)         0.166     8.087    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                         -8.087    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.160ns  (arrival time - required time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AA19                                              0.000     3.000 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.921     3.921 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.024     7.880    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000     7.880    
                         clock uncertainty            0.035     7.915    
    ILOGIC_X1Y18         IDDR (Hold_iddr_C_D)         0.166     8.081    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.081    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                 -4.160    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.934ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    Y17                                               0.000     3.000 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.934     3.934 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.934    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.029     7.885    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000     7.885    
                         clock uncertainty            0.035     7.920    
    ILOGIC_X1Y12         IDDR (Hold_iddr_C_D)         0.166     8.086    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.086    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.932ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AB19                                              0.000     3.000 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.932     3.932 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.932    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.027     7.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000     7.883    
                         clock uncertainty            0.035     7.918    
    ILOGIC_X1Y14         IDDR (Hold_iddr_C_D)         0.166     8.084    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.084    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.139ns  (arrival time - required time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AC19                                              0.000     3.000 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.944     3.944 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.944    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.026     7.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000     7.882    
                         clock uncertainty            0.035     7.917    
    ILOGIC_X1Y16         IDDR (Hold_iddr_C_D)         0.166     8.083    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.083    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.930%)  route 0.258ns (72.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.654     3.319    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y36         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.100     3.419 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.258     3.677    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]
    RAMB36_X1Y7          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.952     4.093    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y7          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.685     3.409    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     3.592    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.091ns (27.379%)  route 0.241ns (72.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.654     3.319    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y36         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.091     3.410 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.241     3.651    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[7]
    RAMB36_X1Y7          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.952     4.093    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y7          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.685     3.409    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.145     3.554    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.654     3.319    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y34         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.100     3.419 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     3.474    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X27Y34         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.891     4.033    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y34         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.714     3.319    
    SLICE_X27Y34         FDRE (Hold_fdre_C_D)         0.047     3.366    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.654     3.319    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y34         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.100     3.419 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     3.474    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X27Y34         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.891     4.033    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y34         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.714     3.319    
    SLICE_X27Y34         FDRE (Hold_fdre_C_D)         0.047     3.366    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.485%)  route 0.058ns (36.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.654     3.319    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.100     3.419 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     3.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X26Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.892     4.034    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.715     3.319    
    SLICE_X26Y35         FDRE (Hold_fdre_C_D)         0.047     3.366    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BIT_CLK_P[0]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { BIT_CLK_P[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         16.667      14.484     RAMB36_X1Y7    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         16.667      15.067     BUFGCTRL_X0Y2  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y8    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y18   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y16   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y14   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y12   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X28Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         8.333       7.553      SLICE_X94Y127  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         8.333       7.553      SLICE_X94Y127  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X28Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X27Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X26Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X26Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X26Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X27Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         8.334       7.554      SLICE_X94Y127  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         8.334       7.554      SLICE_X94Y127  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X28Y34   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X78Y28   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X18Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X18Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X18Y35   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            3.200         16.000      12.800     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.600         16.000      14.400     BUFGCTRL_X0Y23      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync0_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync1_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync2_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync2_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync2_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync2_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync3_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync3_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync3_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync3_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync4_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync4_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync4_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync4_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync5_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync5_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync5_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync5_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync6_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync6_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync6_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync6_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync7_i/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.269ns (4.111%)  route 6.275ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 13.908 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.275    12.854    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_reset
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync7_i/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.345    13.908    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X91Y106        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync7_i/C
                         clock pessimism              0.433    14.341    
                         clock uncertainty           -0.077    14.264    
    SLICE_X91Y106        FDRE (Setup_fdre_C_R)       -0.367    13.897    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY/data_sync7_i
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.269ns (4.121%)  route 6.258ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.258    12.837    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_reset
    SLICE_X89Y109        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.343    13.906    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X89Y109        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[11]/C
                         clock pessimism              0.433    14.339    
                         clock uncertainty           -0.077    14.262    
    SLICE_X89Y109        FDRE (Setup_fdre_C_R)       -0.367    13.895    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.269ns (4.121%)  route 6.258ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.396     6.310    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X69Y142        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.269     6.579 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_reg/Q
                         net (fo=905, routed)         6.258    12.837    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_reset
    SLICE_X89Y109        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.343    13.906    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X89Y109        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[18]/C
                         clock pessimism              0.433    14.339    
                         clock uncertainty           -0.077    14.262    
    SLICE_X89Y109        FDRE (Setup_fdre_C_R)       -0.367    13.895    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[18]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  1.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.539     2.392    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X57Y136        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y136        FDRE (Prop_fdre_C_Q)         0.100     2.492 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]/Q
                         net (fo=2, routed)           0.099     2.591    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/D
    SLICE_X58Y137        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.738     2.935    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/WCLK
    SLICE_X58Y137        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.406    
    SLICE_X58Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.538    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.541     2.394    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y131        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.100     2.494 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/Q
                         net (fo=2, routed)           0.099     2.593    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/D
    SLICE_X64Y131        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.737     2.934    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/WCLK
    SLICE_X64Y131        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.406    
    SLICE_X64Y131        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.538    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.539     2.392    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X57Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDRE (Prop_fdre_C_Q)         0.100     2.492 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/Q
                         net (fo=2, routed)           0.099     2.591    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/D
    SLICE_X58Y134        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.736     2.933    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/WCLK
    SLICE_X58Y134        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.404    
    SLICE_X58Y134        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.536    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.540     2.393    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y130        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.100     2.493 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[14]/Q
                         net (fo=2, routed)           0.099     2.592    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/D
    SLICE_X64Y130        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.736     2.933    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/WCLK
    SLICE_X64Y130        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.405    
    SLICE_X64Y130        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.537    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.537     2.390    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y127        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y127        FDRE (Prop_fdre_C_Q)         0.100     2.490 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[1]/Q
                         net (fo=2, routed)           0.100     2.590    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/D
    SLICE_X64Y128        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.734     2.931    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/WCLK
    SLICE_X64Y128        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.403    
    SLICE_X64Y128        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.535    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.544     2.397    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.100     2.497 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/Q
                         net (fo=2, routed)           0.101     2.598    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/D
    SLICE_X62Y135        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.741     2.938    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/WCLK
    SLICE_X62Y135        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.410    
    SLICE_X62Y135        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.542    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.543     2.396    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y133        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y133        FDRE (Prop_fdre_C_Q)         0.100     2.496 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/Q
                         net (fo=2, routed)           0.101     2.597    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/D
    SLICE_X62Y133        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.739     2.936    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/WCLK
    SLICE_X62Y133        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.407    
    SLICE_X62Y133        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.539    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.542     2.395    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y132        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.100     2.495 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[22]/Q
                         net (fo=2, routed)           0.100     2.595    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/D
    SLICE_X64Y132        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.738     2.935    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/WCLK
    SLICE_X64Y132        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.407    
    SLICE_X64Y132        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.536    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.539     2.392    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X57Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDRE (Prop_fdre_C_Q)         0.100     2.492 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]/Q
                         net (fo=2, routed)           0.101     2.593    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/D
    SLICE_X58Y135        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.737     2.934    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/WCLK
    SLICE_X58Y135        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.405    
    SLICE_X58Y135        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.534    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.557%)  route 0.102ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.540     2.393    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X63Y130        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.100     2.493 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]/Q
                         net (fo=2, routed)           0.102     2.595    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/D
    SLICE_X62Y131        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.737     2.934    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/WCLK
    SLICE_X62Y131        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.406    
    SLICE_X62Y131        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.535    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y21     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y22     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y8      base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y10     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         8.000       6.400      BUFGCTRL_X0Y21   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X92Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/increment_vector_sync_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X92Y135    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X92Y135    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X92Y135    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X64Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X64Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X64Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X64Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X62Y130    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y133    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y133    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X58Y137    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X68Y140    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X68Y140    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X68Y140    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X68Y140    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X68Y141    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X68Y141    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.467ns (16.215%)  route 2.413ns (83.785%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 21.886 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.487     9.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.323    21.886    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.446    22.332    
                         clock uncertainty           -0.085    22.247    
    SLICE_X90Y163        FDRE (Setup_fdre_C_CE)      -0.219    22.028    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.028    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.467ns (16.215%)  route 2.413ns (83.785%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 21.886 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.487     9.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.323    21.886    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.446    22.332    
                         clock uncertainty           -0.085    22.247    
    SLICE_X90Y163        FDRE (Setup_fdre_C_CE)      -0.219    22.028    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.028    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.467ns (16.215%)  route 2.413ns (83.785%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 21.886 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.487     9.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.323    21.886    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.446    22.332    
                         clock uncertainty           -0.085    22.247    
    SLICE_X90Y163        FDRE (Setup_fdre_C_CE)      -0.219    22.028    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.028    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.467ns (16.215%)  route 2.413ns (83.785%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 21.886 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.487     9.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.323    21.886    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y163        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.446    22.332    
                         clock uncertainty           -0.085    22.247    
    SLICE_X90Y163        FDRE (Setup_fdre_C_CE)      -0.219    22.028    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.028    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.467ns (16.273%)  route 2.403ns (83.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 21.889 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.476     9.225    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.326    21.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.446    22.335    
                         clock uncertainty           -0.085    22.250    
    SLICE_X90Y160        FDRE (Setup_fdre_C_CE)      -0.219    22.031    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.031    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.467ns (16.273%)  route 2.403ns (83.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 21.889 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.476     9.225    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.326    21.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.446    22.335    
                         clock uncertainty           -0.085    22.250    
    SLICE_X90Y160        FDRE (Setup_fdre_C_CE)      -0.219    22.031    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.031    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.467ns (16.273%)  route 2.403ns (83.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 21.889 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.476     9.225    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.326    21.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.446    22.335    
                         clock uncertainty           -0.085    22.250    
    SLICE_X90Y160        FDRE (Setup_fdre_C_CE)      -0.219    22.031    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.031    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.467ns (16.273%)  route 2.403ns (83.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 21.889 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.476     9.225    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.326    21.889    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.446    22.335    
                         clock uncertainty           -0.085    22.250    
    SLICE_X90Y160        FDRE (Setup_fdre_C_CE)      -0.219    22.031    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.031    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.926ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.467ns (16.856%)  route 2.303ns (83.144%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 21.888 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.377     9.125    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.325    21.888    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.467    22.355    
                         clock uncertainty           -0.085    22.270    
    SLICE_X90Y161        FDRE (Setup_fdre_C_CE)      -0.219    22.051    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                 12.926    

Slack (MET) :             12.926ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.467ns (16.856%)  route 2.303ns (83.144%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 21.888 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.441     6.355    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161        FDRE (Prop_fdre_C_Q)         0.308     6.663 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.783     7.446    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X91Y161        LUT6 (Prop_lut6_I0_O)        0.053     7.499 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.676     8.175    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X91Y163        LUT6 (Prop_lut6_I5_O)        0.053     8.228 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.468     8.695    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.748 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.377     9.125    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.325    21.888    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X90Y161        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.467    22.355    
                         clock uncertainty           -0.085    22.270    
    SLICE_X90Y161        FDRE (Setup_fdre_C_CE)      -0.219    22.051    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                 12.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.091ns (24.127%)  route 0.286ns (75.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.286     2.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.042     2.668    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXPD[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.091ns (23.154%)  route 0.302ns (76.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y155        FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/Q
                         net (fo=3, routed)           0.302     2.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/TXPD[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXPD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.643    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPD[1])
                                                      0.040     2.683    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.091ns (24.055%)  route 0.287ns (75.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y154       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.287     2.795    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.040     2.666    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.100ns (22.783%)  route 0.339ns (77.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y155        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.339     2.856    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.643    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.078     2.721    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.100ns (22.757%)  route 0.339ns (77.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y155        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/Q
                         net (fo=1, routed)           0.339     2.856    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.643    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.078     2.721    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[15]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.091ns (23.547%)  route 0.295ns (76.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y154       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.295     2.803    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[15]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.042     2.668    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.091ns (23.521%)  route 0.296ns (76.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.296     2.804    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.040     2.666    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.456%)  route 0.057ns (38.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X96Y159        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y159        FDPE (Prop_fdpe_C_Q)         0.091     2.507 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.057     2.564    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X96Y159        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X96Y159        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.548     2.416    
    SLICE_X96Y159        FDPE (Hold_fdpe_C_D)        -0.006     2.410    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[7]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.176%)  route 0.351ns (77.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y153       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.351     2.868    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.078     2.704    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.801%)  route 0.103ns (53.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X96Y159        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y159        FDPE (Prop_fdpe_C_Q)         0.091     2.507 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.103     2.610    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X96Y160        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.766     2.963    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X96Y160        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.534     2.429    
    SLICE_X96Y160        FDPE (Hold_fdpe_C_D)         0.011     2.440    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         16.000      14.400     BUFGCTRL_X0Y18      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X96Y144       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X103Y143      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X96Y144       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X96Y144       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X96Y144       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X89Y164       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X91Y161       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X90Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X90Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X90Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_10_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y10   base_mb_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.700         16.000      15.300     SLICE_X34Y50     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X34Y50     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X34Y50     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X34Y50     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X34Y50     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_320_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.471ns (24.096%)  route 1.484ns (75.904%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.898     1.900    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X102Y35        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y35        FDRE (Prop_fdre_C_Q)         0.246     2.146 f  base_mb_i/flash_control_0/inst/hs_count_reg[1]/Q
                         net (fo=5, routed)           0.328     2.474    base_mb_i/flash_control_0/inst/hs_count_reg__0[1]
    SLICE_X102Y35        LUT6 (Prop_lut6_I2_O)        0.158     2.632 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3/O
                         net (fo=2, routed)           0.441     3.073    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3_n_0
    SLICE_X103Y35        LUT4 (Prop_lut4_I0_O)        0.067     3.140 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_2/O
                         net (fo=1, routed)           0.715     3.855    base_mb_i/flash_control_0/inst/pulse_f
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D2)      -0.686     4.382    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.382    
                         arrival time                          -3.855    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.457ns (24.225%)  route 1.429ns (75.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.898     1.900    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X102Y35        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y35        FDRE (Prop_fdre_C_Q)         0.246     2.146 f  base_mb_i/flash_control_0/inst/hs_count_reg[1]/Q
                         net (fo=5, routed)           0.328     2.474    base_mb_i/flash_control_0/inst/hs_count_reg__0[1]
    SLICE_X102Y35        LUT6 (Prop_lut6_I2_O)        0.158     2.632 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3/O
                         net (fo=2, routed)           0.441     3.073    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3_n_0
    SLICE_X103Y35        LUT2 (Prop_lut2_I0_O)        0.053     3.126 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1/O
                         net (fo=1, routed)           0.661     3.786    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1_n_0
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D1)      -0.576     4.492    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.492    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.322ns (19.291%)  route 1.347ns (80.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 4.934 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.902     3.272    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.732     4.934    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]/C
                         clock pessimism              0.012     4.946    
                         clock uncertainty           -0.071     4.875    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.367     4.508    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.322ns (20.563%)  route 1.244ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 4.934 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.799     3.169    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.732     4.934    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/C
                         clock pessimism              0.012     4.946    
                         clock uncertainty           -0.071     4.875    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.367     4.508    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.322ns (20.563%)  route 1.244ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 4.934 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.799     3.169    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.732     4.934    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]/C
                         clock pessimism              0.012     4.946    
                         clock uncertainty           -0.071     4.875    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.367     4.508    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.322ns (20.563%)  route 1.244ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 4.934 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.799     3.169    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.732     4.934    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[26]/C
                         clock pessimism              0.012     4.946    
                         clock uncertainty           -0.071     4.875    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.367     4.508    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.322ns (20.563%)  route 1.244ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 4.934 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.799     3.169    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.732     4.934    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[27]/C
                         clock pessimism              0.012     4.946    
                         clock uncertainty           -0.071     4.875    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.367     4.508    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.322ns (20.647%)  route 1.238ns (79.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 4.933 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.793     3.163    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.731     4.933    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]/C
                         clock pessimism              0.012     4.945    
                         clock uncertainty           -0.071     4.874    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.367     4.507    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.322ns (20.647%)  route 1.238ns (79.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 4.933 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.793     3.163    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.731     4.933    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[1]/C
                         clock pessimism              0.012     4.945    
                         clock uncertainty           -0.071     4.874    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.367     4.507    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.322ns (20.647%)  route 1.238ns (79.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 4.933 - 3.200 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.601     1.603    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.269     1.872 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/Q
                         net (fo=2, routed)           0.445     2.317    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320
    SLICE_X23Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.370 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter[0]_i_1/O
                         net (fo=29, routed)          0.793     3.163    base_mb_i/elapsed_time_gen_0/inst/counter_reset__0
    SLICE_X17Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.731     4.933    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]/C
                         clock pessimism              0.012     4.945    
                         clock uncertainty           -0.071     4.874    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.367     4.507    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.607     0.609    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X28Y51         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.100     0.709 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.061     0.770    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg[0]
    SLICE_X28Y51         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.826     0.828    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X28Y51         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/C
                         clock pessimism             -0.219     0.609    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.047     0.656    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.600     0.602    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X36Y84         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.100     0.702 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/Q
                         net (fo=1, routed)           0.061     0.763    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg[0]
    SLICE_X36Y84         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.817     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X36Y84         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/C
                         clock pessimism             -0.217     0.602    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.047     0.649    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.126%)  route 0.117ns (53.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.686     0.688    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y48         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.100     0.788 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     0.905    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]
    SLICE_X15Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.926     0.928    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X15Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]/C
                         clock pessimism             -0.208     0.720    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.043     0.763    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.126%)  route 0.117ns (53.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.686     0.688    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.100     0.788 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[23]/Q
                         net (fo=2, routed)           0.117     0.905    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[23]
    SLICE_X15Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.926     0.928    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X15Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[23]/C
                         clock pessimism             -0.208     0.720    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.041     0.761    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.118ns (60.425%)  route 0.077ns (39.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.684     0.686    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X20Y44         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.118     0.804 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[11]/Q
                         net (fo=1, routed)           0.077     0.881    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[11]
    SLICE_X21Y44         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.924     0.926    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X21Y44         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/C
                         clock pessimism             -0.229     0.697    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.040     0.737    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.630%)  route 0.114ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.686     0.688    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.100     0.788 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[21]/Q
                         net (fo=2, routed)           0.114     0.902    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[21]
    SLICE_X15Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.926     0.928    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X15Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/C
                         clock pessimism             -0.208     0.720    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.032     0.752    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.782%)  route 0.109ns (52.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.685     0.687    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y43         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.100     0.787 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]/Q
                         net (fo=2, routed)           0.109     0.896    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]
    SLICE_X18Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.924     0.926    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X18Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/C
                         clock pessimism             -0.226     0.700    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.045     0.745    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.638%)  route 0.110ns (52.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.684     0.686    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.100     0.786 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]/Q
                         net (fo=2, routed)           0.110     0.896    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[2]
    SLICE_X18Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.924     0.926    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X18Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]/C
                         clock pessimism             -0.226     0.700    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.038     0.738    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.973%)  route 0.113ns (53.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.686     0.688    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X17Y47         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.100     0.788 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]/Q
                         net (fo=2, routed)           0.113     0.901    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[22]
    SLICE_X16Y45         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.925     0.927    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X16Y45         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]/C
                         clock pessimism             -0.226     0.701    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.040     0.741    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.684%)  route 0.098ns (45.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.684     0.686    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X18Y42         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.118     0.804 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[19]/Q
                         net (fo=1, routed)           0.098     0.902    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[19]
    SLICE_X16Y42         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.924     0.926    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X16Y42         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]/C
                         clock pessimism             -0.226     0.700    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.040     0.740    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_320_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         3.200       1.600      BUFGCTRL_X0Y3    base_mb_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.200       1.951      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         3.200       1.951      OLOGIC_X1Y28     base_mb_i/flash_control_0/inst/ODDR_FLASH/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X18Y42     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X15Y47     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[25]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.200       210.160    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X28Y51     base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/one_pipeline.sreg_pipe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X28Y51     base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X18Y42     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X18Y42     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X18Y42     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X18Y42     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X20Y44     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X20Y44     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X18Y43     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X16Y42     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y45     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y43     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X15Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X21Y44     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X16Y42     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_0_0
  To Clock:  clkfbout_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y9    base_mb_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[13]
                            (rising edge-triggered cell XADC clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.331ns (4.577%)  route 6.900ns (95.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.591     1.593    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.269     1.862 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=68, routed)          0.673     2.535    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.062     2.597 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[13]_INST_0/O
                         net (fo=32, routed)          6.227     8.824    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_wdata[13]
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.265    11.267    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.000    11.267    
                         clock uncertainty           -0.081    11.186    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[13])
                                                     -0.680    10.506    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[14]
                            (rising edge-triggered cell XADC clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 0.322ns (4.391%)  route 7.011ns (95.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.591     1.593    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.269     1.862 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=68, routed)          0.656     2.518    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.053     2.571 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[14]_INST_0/O
                         net (fo=33, routed)          6.354     8.926    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_wdata[14]
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.265    11.267    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.000    11.267    
                         clock uncertainty           -0.081    11.186    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[14])
                                                     -0.564    10.622    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[8]
                            (rising edge-triggered cell XADC clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 0.334ns (4.755%)  route 6.691ns (95.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.591     1.593    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.269     1.862 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=68, routed)          0.734     2.596    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.065     2.661 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[8]_INST_0/O
                         net (fo=48, routed)          5.956     8.618    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_wdata[8]
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.265    11.267    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.000    11.267    
                         clock uncertainty           -0.081    11.186    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[8])
                                                     -0.681    10.505    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[15]
                            (rising edge-triggered cell XADC clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 0.322ns (4.644%)  route 6.612ns (95.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.785     1.787    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X65Y43         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.269     2.056 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[16]/Q
                         net (fo=1, routed)           0.808     2.864    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[15]
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.053     2.917 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[15]_INST_0/O
                         net (fo=32, routed)          5.804     8.721    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_wdata[15]
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.265    11.267    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.000    11.267    
                         clock uncertainty           -0.081    11.186    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[15])
                                                     -0.564    10.622    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[11]
                            (rising edge-triggered cell XADC clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.322ns (4.532%)  route 6.783ns (95.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.591     1.593    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.269     1.862 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=68, routed)          0.659     2.521    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.053     2.574 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[11]_INST_0/O
                         net (fo=34, routed)          6.124     8.698    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_wdata[11]
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.265    11.267    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.000    11.267    
                         clock uncertainty           -0.081    11.186    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[11])
                                                     -0.564    10.622    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[2]
                            (rising edge-triggered cell XADC clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.325ns (4.655%)  route 6.657ns (95.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.591     1.593    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.269     1.862 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=68, routed)          0.659     2.521    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.056     2.577 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[2]_INST_0/O
                         net (fo=76, routed)          5.997     8.575    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_wdata[2]
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.265    11.267    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.000    11.267    
                         clock uncertainty           -0.081    11.186    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[2])
                                                     -0.681    10.505    base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.693ns (8.974%)  route 7.029ns (91.026%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.782     1.784    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X57Y47         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.269     2.053 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=4, routed)           2.453     4.506    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[1]
    SLICE_X51Y129        LUT6 (Prop_lut6_I1_O)        0.053     4.559 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.550     5.109    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7_n_0
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.053     5.162 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=7, routed)           0.486     5.648    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]
    SLICE_X49Y129        LUT5 (Prop_lut5_I0_O)        0.053     5.701 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_WREADY_INST_0/O
                         net (fo=1, routed)           1.482     7.183    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.053     7.236 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.316     7.552    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/axi_wready_reg
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.053     7.605 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_11/O
                         net (fo=1, routed)           0.465     8.070    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.053     8.123 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=4, routed)           0.494     8.617    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/splitter_aw/m_ready_d0[1]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.053     8.670 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_2/O
                         net (fo=4, routed)           0.782     9.453    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I4_O)        0.053     9.506 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.506    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.478    11.480    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X48Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]/C
                         clock pessimism              0.012    11.492    
                         clock uncertainty           -0.081    11.411    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.035    11.446    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.322ns (4.195%)  route 7.354ns (95.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 11.338 - 10.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.591     1.593    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.269     1.862 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=68, routed)          0.721     2.583    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.053     2.636 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[25]_INST_0/O
                         net (fo=31, routed)          6.633     9.269    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/S_AXI_WDATA[25]
    SLICE_X20Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.336    11.338    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/S_AXI_ACLK
    SLICE_X20Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[6]/C
                         clock pessimism              0.010    11.348    
                         clock uncertainty           -0.081    11.267    
    SLICE_X20Y134        FDRE (Setup_fdre_C_D)       -0.018    11.249    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/UAWL_I/reg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 0.693ns (9.050%)  route 6.964ns (90.950%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.782     1.784    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X57Y47         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.269     2.053 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=4, routed)           2.453     4.506    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[1]
    SLICE_X51Y129        LUT6 (Prop_lut6_I1_O)        0.053     4.559 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.550     5.109    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7_n_0
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.053     5.162 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=7, routed)           0.486     5.648    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]
    SLICE_X49Y129        LUT5 (Prop_lut5_I0_O)        0.053     5.701 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_WREADY_INST_0/O
                         net (fo=1, routed)           1.482     7.183    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.053     7.236 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.316     7.552    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/axi_wready_reg
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.053     7.605 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_11/O
                         net (fo=1, routed)           0.465     8.070    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.053     8.123 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=4, routed)           0.494     8.617    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/splitter_aw/m_ready_d0[1]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.053     8.670 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_2/O
                         net (fo=4, routed)           0.718     9.388    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.441 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_i_1/O
                         net (fo=1, routed)           0.000     9.441    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.478    11.480    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X48Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_reg/C
                         clock pessimism              0.012    11.492    
                         clock uncertainty           -0.081    11.411    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.035    11.446    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.693ns (9.054%)  route 6.961ns (90.946%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.782     1.784    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X57Y47         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.269     2.053 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=4, routed)           2.453     4.506    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWADDR[1]
    SLICE_X51Y129        LUT6 (Prop_lut6_I1_O)        0.053     4.559 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.550     5.109    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_7_n_0
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.053     5.162 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_AWREADY_INST_0_i_1/O
                         net (fo=7, routed)           0.486     5.648    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]
    SLICE_X49Y129        LUT5 (Prop_lut5_I0_O)        0.053     5.701 f  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_WREADY_INST_0/O
                         net (fo=1, routed)           1.482     7.183    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.053     7.236 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.316     7.552    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/axi_wready_reg
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.053     7.605 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_11/O
                         net (fo=1, routed)           0.465     8.070    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.053     8.123 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=4, routed)           0.494     8.617    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/splitter_aw/m_ready_d0[1]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.053     8.670 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_2/O
                         net (fo=4, routed)           0.715     9.385    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I4_O)        0.053     9.438 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.438    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.478    11.480    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X48Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.012    11.492    
                         clock uncertainty           -0.081    11.411    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.034    11.445    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  2.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.503%)  route 0.190ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.622     0.624    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y77         FDRE                                         r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.100     0.724 r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=611, routed)         0.190     0.914    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/A3
    SLICE_X14Y77         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.840     0.842    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/WCLK
    SLICE_X14Y77         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/DP/CLK
                         clock pessimism             -0.206     0.636    
    SLICE_X14Y77         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.861    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/DP
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.503%)  route 0.190ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.622     0.624    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y77         FDRE                                         r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.100     0.724 r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=611, routed)         0.190     0.914    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/A3
    SLICE_X14Y77         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.840     0.842    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/WCLK
    SLICE_X14Y77         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/SP/CLK
                         clock pessimism             -0.206     0.636    
    SLICE_X14Y77         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.861    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21/SP
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.420%)  route 0.174ns (57.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.536     0.538    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X60Y132        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y132        FDRE (Prop_fdre_C_Q)         0.100     0.638 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/Q
                         net (fo=1, routed)           0.174     0.812    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/ip2bus_data_reg[31]_0[10]
    SLICE_X55Y132        LUT6 (Prop_lut6_I3_O)        0.028     0.840 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/ip2bus_data[11]_i_1__2/O
                         net (fo=1, routed)           0.000     0.840    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/D[11]
    SLICE_X55Y132        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.732     0.734    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X55Y132        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_data_reg[11]/C
                         clock pessimism             -0.008     0.726    
    SLICE_X55Y132        FDRE (Hold_fdre_C_D)         0.060     0.786    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.446%)  route 0.208ns (67.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.625     0.627    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X95Y80         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.100     0.727 r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.208     0.935    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/ADDRD2
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.843     0.845    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/WCLK
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMA/CLK
                         clock pessimism             -0.206     0.639    
    SLICE_X92Y80         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     0.880    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.446%)  route 0.208ns (67.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.625     0.627    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X95Y80         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.100     0.727 r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.208     0.935    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/ADDRD2
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.843     0.845    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/WCLK
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMB/CLK
                         clock pessimism             -0.206     0.639    
    SLICE_X92Y80         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     0.880    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.446%)  route 0.208ns (67.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.625     0.627    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X95Y80         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.100     0.727 r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.208     0.935    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/ADDRD2
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.843     0.845    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/WCLK
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMC/CLK
                         clock pessimism             -0.206     0.639    
    SLICE_X92Y80         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     0.880    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.446%)  route 0.208ns (67.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.625     0.627    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X95Y80         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.100     0.727 r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.208     0.935    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/ADDRD2
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.843     0.845    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/WCLK
    SLICE_X92Y80         RAMD64E                                      r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMD/CLK
                         clock pessimism             -0.206     0.639    
    SLICE_X92Y80         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     0.880    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.100ns (27.244%)  route 0.267ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X89Y94         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.267     1.001    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD1
    SLICE_X88Y92         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.850     0.852    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X88Y92         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.205     0.647    
    SLICE_X88Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.941    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.100ns (27.244%)  route 0.267ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X89Y94         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.267     1.001    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD1
    SLICE_X88Y92         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.850     0.852    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X88Y92         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.205     0.647    
    SLICE_X88Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.941    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.100ns (27.244%)  route 0.267ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.632     0.634    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AXI_STR_RXD_ACLK
    SLICE_X89Y94         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.100     0.734 r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.267     1.001    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD1
    SLICE_X88Y92         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.850     0.852    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X88Y92         RAMD32                                       r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.205     0.647    
    SLICE_X88Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.941    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X5Y26     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X5Y26     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y26     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X4Y26     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y32     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y32     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X0Y18     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X0Y18     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X1Y8      base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y51     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y51     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y51     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y51     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y50     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y50     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X16Y57     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y46     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X38Y57     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.587ns (12.644%)  route 4.056ns (87.356%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.668     6.036    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.474     6.476    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X55Y92         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/C
                         clock pessimism              0.010     6.486    
                         clock uncertainty           -0.073     6.413    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.367     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.587ns (12.618%)  route 4.065ns (87.382%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 6.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.678     6.045    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X50Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.476     6.478    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X50Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/C
                         clock pessimism              0.010     6.488    
                         clock uncertainty           -0.073     6.415    
    SLICE_X50Y93         FDRE (Setup_fdre_C_R)       -0.344     6.071    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.587ns (12.618%)  route 4.065ns (87.382%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 6.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     1.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     1.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     2.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     2.623 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     3.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     3.673 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     4.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.677 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     4.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     4.863 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     4.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053     5.051 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.263     5.314    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.053     5.367 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.678     6.045    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X50Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.476     6.478    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X50Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/C
                         clock pessimism              0.010     6.488    
                         clock uncertainty           -0.073     6.415    
    SLICE_X50Y93         FDRE (Setup_fdre_C_R)       -0.344     6.071    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.222ns (54.977%)  route 0.182ns (45.023%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.547     0.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/hs_clk
    SLICE_X64Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.118     0.667 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[12]/Q
                         net (fo=2, routed)           0.182     0.849    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[12]
    SLICE_X63Y98         LUT6 (Prop_lut6_I1_O)        0.028     0.877 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/dout[12]_i_5__0/O
                         net (fo=1, routed)           0.000     0.877    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[12]_0
    SLICE_X63Y98         MUXF7 (Prop_muxf7_I1_O)      0.059     0.936 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[12]_i_2__0/O
                         net (fo=1, routed)           0.000     0.936    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[12]_i_2__0_n_0
    SLICE_X63Y98         MUXF8 (Prop_muxf8_I0_O)      0.017     0.953 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[12]
    SLICE_X63Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.817     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X63Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[12]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.070     0.881    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[15].MUX_L/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.196ns (48.091%)  route 0.212ns (51.909%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.542     0.544    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/hs_clk
    SLICE_X55Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[0]/Q
                         net (fo=2, routed)           0.212     0.856    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg_2[0]
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.884 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/dout[0]_i_7__1/O
                         net (fo=1, routed)           0.000     0.884    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/dout_reg[0]
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.051     0.935 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/dout_reg[0]_i_3__1/O
                         net (fo=1, routed)           0.000     0.935    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/dout_reg[0]
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.017     0.952 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/dout_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.952    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[15].MUX_L/D[0]
    SLICE_X51Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[15].MUX_L/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.814     0.816    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[15].MUX_L/hs_clk
    SLICE_X51Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[15].MUX_L/dout_reg[0]/C
                         clock pessimism             -0.008     0.808    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.070     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[15].MUX_L/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.206ns (47.899%)  route 0.224ns (52.101%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.576     0.578    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/hs_clk
    SLICE_X78Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.118     0.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[5]/Q
                         net (fo=2, routed)           0.224     0.920    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[5]
    SLICE_X78Y98         LUT6 (Prop_lut6_I1_O)        0.028     0.948 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/dout[5]_i_6/O
                         net (fo=1, routed)           0.000     0.948    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/dout[5]_i_6_n_0
    SLICE_X78Y98         MUXF7 (Prop_muxf7_I0_O)      0.043     0.991 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/dout_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     0.991    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[5]
    SLICE_X78Y98         MUXF8 (Prop_muxf8_I1_O)      0.017     1.008 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/dout_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.008    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/D[5]
    SLICE_X78Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.847     0.849    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/hs_clk
    SLICE_X78Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[5]/C
                         clock pessimism             -0.008     0.841    
    SLICE_X78Y98         FDRE (Hold_fdre_C_D)         0.092     0.933    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[13].MUX_L/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.204ns (49.863%)  route 0.205ns (50.137%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.543     0.545    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/hs_clk
    SLICE_X61Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[14]/Q
                         net (fo=2, routed)           0.205     0.850    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg_0[14]
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.028     0.878 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/dout[14]_i_5__0/O
                         net (fo=1, routed)           0.000     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[14]_0
    SLICE_X59Y98         MUXF7 (Prop_muxf7_I1_O)      0.059     0.937 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[14]_i_2__0/O
                         net (fo=1, routed)           0.000     0.937    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[14]_i_2__0_n_0
    SLICE_X59Y98         MUXF8 (Prop_muxf8_I0_O)      0.017     0.954 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.954    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[14]
    SLICE_X59Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.813     0.815    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X59Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[14]/C
                         clock pessimism             -0.008     0.807    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.070     0.877    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.578     0.580    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/hs_clk
    SLICE_X87Y101        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDPE (Prop_fdpe_C_Q)         0.100     0.680 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.054     0.734    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/Q3
    SLICE_X86Y101        LUT3 (Prop_lut3_I0_O)        0.028     0.762 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/masked_chan_trig[199]_i_1/O
                         net (fo=1, routed)           0.000     0.762    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED_n_2
    SLICE_X86Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.777     0.779    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X86Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[199]/C
                         clock pessimism             -0.188     0.591    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.087     0.678    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[199]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.204ns (48.595%)  route 0.216ns (51.405%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.543     0.545    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/hs_clk
    SLICE_X61Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[5]/Q
                         net (fo=2, routed)           0.216     0.861    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg_0[5]
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.028     0.889 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/dout[5]_i_5__0/O
                         net (fo=1, routed)           0.000     0.889    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[5]_0
    SLICE_X63Y95         MUXF7 (Prop_muxf7_I1_O)      0.059     0.948 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.948    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[5]_i_2__0_n_0
    SLICE_X63Y95         MUXF8 (Prop_muxf8_I0_O)      0.017     0.965 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.965    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[5]
    SLICE_X63Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.816     0.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X63Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[5]/C
                         clock pessimism             -0.008     0.810    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.070     0.880    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.592     0.594    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/hs_clk
    SLICE_X55Y90         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.694 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.055     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/Q3
    SLICE_X54Y90         LUT3 (Prop_lut3_I0_O)        0.028     0.777 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/masked_chan_trig[127]_i_1/O
                         net (fo=1, routed)           0.000     0.777    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED_n_2
    SLICE_X54Y90         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.811     0.813    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X54Y90         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]/C
                         clock pessimism             -0.208     0.605    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.087     0.692    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.627     0.629    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED/hs_clk
    SLICE_X21Y83         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDPE (Prop_fdpe_C_Q)         0.100     0.729 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.055     0.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED/Q3
    SLICE_X20Y83         LUT3 (Prop_lut3_I0_O)        0.028     0.812 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED/masked_chan_trig[77]_i_1/O
                         net (fo=1, routed)           0.000     0.812    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED_n_2
    SLICE_X20Y83         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.845     0.847    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X20Y83         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[77]/C
                         clock pessimism             -0.207     0.640    
    SLICE_X20Y83         FDRE (Hold_fdre_C_D)         0.087     0.727    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[77]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED1/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.997%)  route 0.156ns (61.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.634     0.636    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/hs_clk
    SLICE_X95Y99         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y99         FDPE (Prop_fdpe_C_Q)         0.100     0.736 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED0/Q
                         net (fo=1, routed)           0.156     0.892    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/Q1
    SLICE_X90Y100        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.781     0.783    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/hs_clk
    SLICE_X90Y100        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED1/C
                         clock pessimism             -0.008     0.775    
    SLICE_X90Y100        FDPE (Hold_fdpe_C_D)         0.032     0.807    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED1
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.204ns (48.692%)  route 0.215ns (51.308%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.543     0.545    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/hs_clk
    SLICE_X61Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[4]/Q
                         net (fo=2, routed)           0.215     0.860    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg_0[4]
    SLICE_X60Y95         LUT6 (Prop_lut6_I3_O)        0.028     0.888 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/dout[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.888    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[4]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.059     0.947 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.947    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[4]_i_2__0_n_0
    SLICE_X60Y95         MUXF8 (Prop_muxf8_I0_O)      0.017     0.964 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.964    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[4]
    SLICE_X60Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.813     0.815    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X60Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[4]/C
                         clock pessimism             -0.008     0.807    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.070     0.877    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                        n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0       base_mb_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X94Y147       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X94Y147       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X102Y139      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X102Y139      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X103Y139      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X108Y123      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X98Y166       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X98Y166       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X94Y163       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X94Y163       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X94Y163       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X96Y164       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X96Y164       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X96Y164       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X89Y163       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X89Y163       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X64Y117       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[16]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X64Y117       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[17]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X64Y117       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[18]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X64Y117       base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[19]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X8Y100        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[16]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X8Y100        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[17]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X8Y100        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[18]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X8Y100        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[19]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X8Y101        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[20]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X8Y101        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out3_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       94.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.591ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.609ns (12.193%)  route 4.386ns (87.807%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 101.478 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.679     5.767    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X66Y86         LUT4 (Prop_lut4_I2_O)        0.102     5.869 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.565     6.433    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[7][0]
    SLICE_X67Y89         LUT5 (Prop_lut5_I0_O)        0.054     6.487 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.143     6.630    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[0]
    SLICE_X66Y89         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476   101.478    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X66Y89         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.000   101.478    
                         clock uncertainty           -0.147   101.331    
    SLICE_X66Y89         FDRE (Setup_fdre_C_D)       -0.110   101.221    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.221    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 94.591    

Slack (MET) :             94.616ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.555ns (10.966%)  route 4.506ns (89.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.679     5.767    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X66Y86         LUT4 (Prop_lut4_I2_O)        0.102     5.869 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.827     6.696    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X77Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X77Y85         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.000   101.477    
                         clock uncertainty           -0.147   101.330    
    SLICE_X77Y85         FDRE (Setup_fdre_C_D)       -0.018   101.312    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                        101.312    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                 94.616    

Slack (MET) :             94.710ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.555ns (11.207%)  route 4.397ns (88.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.679     5.767    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X66Y86         LUT4 (Prop_lut4_I2_O)        0.102     5.869 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.719     6.587    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X75Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X75Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/C
                         clock pessimism              0.000   101.477    
                         clock uncertainty           -0.147   101.330    
    SLICE_X75Y86         FDRE (Setup_fdre_C_D)       -0.032   101.298    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]
  -------------------------------------------------------------------
                         required time                        101.298    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                 94.710    

Slack (MET) :             96.201ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.644ns (18.393%)  route 2.857ns (81.607%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 101.477 - 100.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585     1.587    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X69Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.246     1.833 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=19, routed)          1.377     3.210    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg_0
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.166     3.376 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_3/O
                         net (fo=1, routed)           0.544     3.920    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_3_n_0
    SLICE_X74Y87         LUT4 (Prop_lut4_I0_O)        0.168     4.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_2/O
                         net (fo=1, routed)           0.561     4.649    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_2_n_0
    SLICE_X72Y87         LUT5 (Prop_lut5_I1_O)        0.064     4.713 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_1/O
                         net (fo=1, routed)           0.376     5.088    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_1_n_0
    SLICE_X71Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475   101.477    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X71Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/C
                         clock pessimism              0.091   101.568    
                         clock uncertainty           -0.147   101.421    
    SLICE_X71Y87         FDRE (Setup_fdre_C_D)       -0.131   101.290    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg
  -------------------------------------------------------------------
                         required time                        101.290    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                 96.201    

Slack (MET) :             96.774ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.437ns (16.106%)  route 2.276ns (83.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 101.478 - 100.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.581     1.583    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X66Y82         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.282     1.865 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=53, routed)          1.886     3.751    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    SLICE_X74Y88         LUT5 (Prop_lut5_I2_O)        0.155     3.906 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.391     4.296    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476   101.478    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[1]/C
                         clock pessimism              0.084   101.562    
                         clock uncertainty           -0.147   101.415    
    SLICE_X74Y87         FDRE (Setup_fdre_C_R)       -0.344   101.071    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.071    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 96.774    

Slack (MET) :             96.774ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.437ns (16.106%)  route 2.276ns (83.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 101.478 - 100.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.581     1.583    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X66Y82         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.282     1.865 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=53, routed)          1.886     3.751    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    SLICE_X74Y88         LUT5 (Prop_lut5_I2_O)        0.155     3.906 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.391     4.296    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476   101.478    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/C
                         clock pessimism              0.084   101.562    
                         clock uncertainty           -0.147   101.415    
    SLICE_X74Y87         FDRE (Setup_fdre_C_R)       -0.344   101.071    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.071    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 96.774    

Slack (MET) :             96.774ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.437ns (16.106%)  route 2.276ns (83.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 101.478 - 100.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.581     1.583    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X66Y82         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.282     1.865 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=53, routed)          1.886     3.751    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    SLICE_X74Y88         LUT5 (Prop_lut5_I2_O)        0.155     3.906 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.391     4.296    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476   101.478    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[3]/C
                         clock pessimism              0.084   101.562    
                         clock uncertainty           -0.147   101.415    
    SLICE_X74Y87         FDRE (Setup_fdre_C_R)       -0.344   101.071    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[3]
  -------------------------------------------------------------------
                         required time                        101.071    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 96.774    

Slack (MET) :             96.774ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.437ns (16.106%)  route 2.276ns (83.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 101.478 - 100.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.581     1.583    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X66Y82         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.282     1.865 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=53, routed)          1.886     3.751    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    SLICE_X74Y88         LUT5 (Prop_lut5_I2_O)        0.155     3.906 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.391     4.296    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476   101.478    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X74Y87         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[4]/C
                         clock pessimism              0.084   101.562    
                         clock uncertainty           -0.147   101.415    
    SLICE_X74Y87         FDRE (Setup_fdre_C_R)       -0.344   101.071    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[4]
  -------------------------------------------------------------------
                         required time                        101.071    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 96.774    

Slack (MET) :             96.779ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.437ns (16.124%)  route 2.273ns (83.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 101.479 - 100.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.581     1.583    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X66Y82         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.282     1.865 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=53, routed)          1.886     3.751    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Rst_to_spi
    SLICE_X74Y88         LUT5 (Prop_lut5_I2_O)        0.155     3.906 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.388     4.293    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0
    SLICE_X76Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.477   101.479    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X76Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[0]/C
                         clock pessimism              0.084   101.563    
                         clock uncertainty           -0.147   101.416    
    SLICE_X76Y88         FDRE (Setup_fdre_C_R)       -0.344   101.072    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.072    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                 96.779    

Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.467ns (16.363%)  route 2.387ns (83.637%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 101.464 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.629     1.631    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X20Y241        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y241        FDRE (Prop_fdre_C_Q)         0.308     1.939 f  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[19]/Q
                         net (fo=4, routed)           0.784     2.723    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[19]
    SLICE_X22Y238        LUT4 (Prop_lut4_I2_O)        0.053     2.776 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_9/O
                         net (fo=1, routed)           0.569     3.344    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_9_n_0
    SLICE_X22Y239        LUT6 (Prop_lut6_I5_O)        0.053     3.397 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_4/O
                         net (fo=28, routed)          1.035     4.432    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_4_n_0
    SLICE_X22Y242        LUT6 (Prop_lut6_I3_O)        0.053     4.485 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[26]_i_1/O
                         net (fo=1, routed)           0.000     4.485    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[26]
    SLICE_X22Y242        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.462   101.464    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X22Y242        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[26]/C
                         clock pessimism              0.139   101.603    
                         clock uncertainty           -0.147   101.456    
    SLICE_X22Y242        FDRE (Setup_fdre_C_D)        0.072   101.528    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[26]
  -------------------------------------------------------------------
                         required time                        101.528    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 97.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X69Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.752    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X69Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.812     0.814    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X69Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.597    
    SLICE_X69Y84         FDRE (Hold_fdre_C_D)         0.047     0.644    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/ext_spi_clk
    SLICE_X71Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y86         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.752    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X71Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.813     0.815    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/ext_spi_clk
    SLICE_X71Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.218     0.597    
    SLICE_X71Y86         FDRE (Hold_fdre_C_D)         0.047     0.644    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X67Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.752    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2_1
    SLICE_X67Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.813     0.815    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X67Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.218     0.597    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.047     0.644    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.597     0.599    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.100     0.699 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.754    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_4
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.816     0.818    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X69Y88         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.219     0.599    
    SLICE_X69Y88         FDRE (Hold_fdre_C_D)         0.047     0.646    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.601     0.603    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X47Y56         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.100     0.703 r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.758    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X47Y56         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.820     0.822    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X47Y56         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.219     0.603    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.047     0.650    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.601     0.603    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.100     0.703 r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.758    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X45Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.820     0.822    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.219     0.603    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.047     0.650    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.592     0.594    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/ext_spi_clk
    SLICE_X67Y81         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.100     0.694 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.067     0.761    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/p_4_out
    SLICE_X67Y81         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.809     0.811    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/ext_spi_clk
    SLICE_X67Y81         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/C
                         clock pessimism             -0.217     0.594    
    SLICE_X67Y81         FDRE (Hold_fdre_C_D)         0.041     0.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X66Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.118     0.715 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.770    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2_0
    SLICE_X66Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.813     0.815    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X66Y86         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.218     0.597    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.045     0.642    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X70Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDRE (Prop_fdre_C_Q)         0.118     0.715 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.770    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X70Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.812     0.814    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X70Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.597    
    SLICE_X70Y84         FDRE (Hold_fdre_C_D)         0.042     0.639    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X66Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.118     0.715 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.770    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X66Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.812     0.814    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X66Y84         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.217     0.597    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.042     0.639    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y1    base_mb_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.249         100.000     98.751     ILOGIC_X0Y160    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X47Y56     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X47Y56     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X45Y53     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X45Y53     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X47Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X45Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X52Y54     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X52Y54     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X52Y55     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         50.000      49.600     SLICE_X51Y54     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X52Y55     base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X74Y87     base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X50Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X51Y55     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X51Y55     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X50Y54     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X50Y54     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y53     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y53     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_fbo
  To Clock:  clk_ext_fbo

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_fbo
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         100.000     98.400     BUFGCTRL_X0Y12   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_fb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_mul
  To Clock:  clk_ext_mul

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_mul
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y13   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_o/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_1_0
  To Clock:  clkfbout_base_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y11   base_mb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.208ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.250ns  (logic 0.393ns (17.468%)  route 1.857ns (82.533%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    21.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.053    21.211 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.893    22.104    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.068    22.172 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.390    22.562    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X32Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.681    36.609    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.346    36.955    
                         clock uncertainty           -0.035    36.920    
    SLICE_X32Y41         FDCE (Setup_fdce_C_D)       -0.150    36.770    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.770    
                         arrival time                         -22.562    
  -------------------------------------------------------------------
                         slack                                 14.208    

Slack (MET) :             14.430ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.375ns (19.361%)  route 1.562ns (80.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 19.944 - 16.667 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729     1.729    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.849 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796     3.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.269     3.914 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.897     4.811    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[4]
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.053     4.864 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.306     5.171    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.053     5.224 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.359     5.582    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    18.149    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    18.262 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.682    19.944    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.346    20.290    
                         clock uncertainty           -0.035    20.255    
    SLICE_X33Y48         FDRE (Setup_fdre_C_CE)      -0.242    20.013    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.013    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 14.430    

Slack (MET) :             14.890ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.753ns  (logic 0.378ns (21.567%)  route 1.375ns (78.433%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    21.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.053    21.211 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.800    22.012    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.053    22.065 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.065    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.681    36.609    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.346    36.955    
                         clock uncertainty           -0.035    36.920    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.035    36.955    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -22.065    
  -------------------------------------------------------------------
                         slack                                 14.890    

Slack (MET) :             14.894ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.749ns  (logic 0.378ns (21.618%)  route 1.371ns (78.382%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    21.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.053    21.211 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.796    22.007    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.053    22.060 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.060    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.681    36.609    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.346    36.955    
                         clock uncertainty           -0.035    36.920    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.034    36.954    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                         -22.060    
  -------------------------------------------------------------------
                         slack                                 14.894    

Slack (MET) :             14.908ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.763ns  (logic 0.388ns (22.012%)  route 1.375ns (77.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    21.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.053    21.211 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.800    22.012    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.063    22.075 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.075    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.681    36.609    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.346    36.955    
                         clock uncertainty           -0.035    36.920    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.063    36.983    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.983    
                         arrival time                         -22.075    
  -------------------------------------------------------------------
                         slack                                 14.908    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.638ns  (logic 0.378ns (23.083%)  route 1.260ns (76.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    21.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.053    21.211 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.685    21.896    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.053    21.949 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.949    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.681    36.609    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.346    36.955    
                         clock uncertainty           -0.035    36.920    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.035    36.955    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -21.949    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.021ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.651ns  (logic 0.391ns (23.689%)  route 1.260ns (76.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    21.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.053    21.211 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.685    21.896    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.066    21.962 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.962    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.681    36.609    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.346    36.955    
                         clock uncertainty           -0.035    36.920    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)        0.063    36.983    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.983    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 15.021    

Slack (MET) :             15.167ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.471ns  (logic 0.378ns (25.701%)  route 1.093ns (74.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 36.610 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.479    21.063    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y47         LUT6 (Prop_lut6_I4_O)        0.053    21.116 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.614    21.730    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.053    21.783 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.783    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X30Y47         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.682    36.610    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y47         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.340    36.950    
                         clock uncertainty           -0.035    36.915    
    SLICE_X30Y47         FDCE (Setup_fdce_C_D)        0.035    36.950    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                         -21.783    
  -------------------------------------------------------------------
                         slack                                 15.167    

Slack (MET) :             15.180ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.457ns  (logic 0.378ns (25.937%)  route 1.079ns (74.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 36.610 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.479    21.063    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y47         LUT6 (Prop_lut6_I4_O)        0.053    21.116 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.601    21.716    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.053    21.769 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.769    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X30Y47         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.682    36.610    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y47         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.340    36.950    
                         clock uncertainty           -0.035    36.915    
    SLICE_X30Y47         FDCE (Setup_fdce_C_D)        0.034    36.949    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 15.180    

Slack (MET) :             15.260ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.383ns  (logic 0.378ns (27.338%)  route 1.005ns (72.662%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 36.609 - 33.333 ) 
    Source Clock Delay      (SCD):    3.645ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.729    18.396    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.516 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.796    20.312    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y48         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.272    20.584 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    21.158    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.053    21.211 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.430    21.642    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.053    21.695 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.695    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X33Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.482    34.815    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.928 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.681    36.609    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.346    36.955    
                         clock uncertainty           -0.035    36.920    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.035    36.955    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -21.695    
  -------------------------------------------------------------------
                         slack                                 15.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.598     1.406    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X49Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.100     1.506 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.562    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X49Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.817     1.756    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X49Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.350     1.406    
    SLICE_X49Y51         FDPE (Hold_fdpe_C_D)         0.047     1.453    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.596     1.404    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.100     1.504 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.560    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X51Y52         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.815     1.754    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y52         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.350     1.404    
    SLICE_X51Y52         FDPE (Hold_fdpe_C_D)         0.047     1.451    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.784%)  route 0.099ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.596     1.404    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y52         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDPE (Prop_fdpe_C_Q)         0.091     1.495 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.099     1.595    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X50Y51         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.815     1.754    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X50Y51         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
                         clock pessimism             -0.336     1.418    
    SLICE_X50Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.474    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_26/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.263%)  route 0.053ns (26.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.596     1.404    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X50Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDCE (Prop_fdce_C_Q)         0.118     1.522 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_26/Q
                         net (fo=1, routed)           0.053     1.576    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_26_n_0
    SLICE_X51Y52         LUT2 (Prop_lut2_I1_O)        0.028     1.604 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.604    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X51Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.815     1.754    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.339     1.415    
    SLICE_X51Y52         FDCE (Hold_fdce_C_D)         0.060     1.475    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.152%)  route 0.078ns (37.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.466    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.100     1.566 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.078     1.644    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__0__0[1]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.028     1.672 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.000     1.672    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X30Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.897     1.836    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -0.359     1.477    
    SLICE_X30Y46         FDCE (Hold_fdce_C_D)         0.060     1.537    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.559%)  route 0.083ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.466    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.100     1.566 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.083     1.650    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__0__0[4]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.028     1.678 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.678    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X31Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.897     1.836    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y46         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.359     1.477    
    SLICE_X31Y46         FDCE (Hold_fdce_C_D)         0.061     1.538    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.922%)  route 0.104ns (51.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.654     1.462    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X34Y37         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.100     1.562 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.104     1.667    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X32Y37         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.892     1.831    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y37         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.356     1.475    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.047     1.522    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.416%)  route 0.152ns (62.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.598     1.406    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X49Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.091     1.497 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.152     1.650    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X50Y51         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.815     1.754    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X50Y51         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
                         clock pessimism             -0.319     1.435    
    SLICE_X50Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.499    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.448%)  route 0.106ns (51.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.656     1.464    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X30Y38         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     1.564 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.106     1.671    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X30Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.895     1.834    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y39         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.356     1.478    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.040     1.518    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.176%)  route 0.108ns (51.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.646     1.454    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y33         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDCE (Prop_fdce_C_Q)         0.100     1.554 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.108     1.662    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X66Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.909     0.909    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.939 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.884     1.823    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                         clock pessimism             -0.356     1.467    
    SLICE_X66Y34         FDCE (Hold_fdce_C_D)         0.037     1.504    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.600         33.333      31.733     BUFGCTRL_X0Y7  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X29Y48   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X29Y48   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X29Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X30Y46   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X30Y48   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X30Y48   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X30Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X39Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X33Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.780         16.667      15.886     SLICE_X44Y43   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X38Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.887     SLICE_X50Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X38Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X50Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X50Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X50Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X50Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X50Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X50Y51   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.943ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.527ns  (logic 0.431ns (12.220%)  route 3.096ns (87.780%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.307ns = ( 36.640 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.026    23.692    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y30         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.671    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y30         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.275    36.915    
                         clock uncertainty           -0.035    36.880    
    SLICE_X36Y30         FDCE (Setup_fdce_C_CE)      -0.244    36.636    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.636    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                 12.943    

Slack (MET) :             13.041ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.432ns  (logic 0.431ns (12.559%)  route 3.001ns (87.442%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 36.643 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.931    23.597    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y33         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.674    36.643    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y33         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.275    36.918    
                         clock uncertainty           -0.035    36.883    
    SLICE_X36Y33         FDCE (Setup_fdce_C_CE)      -0.244    36.639    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.639    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 13.041    

Slack (MET) :             13.075ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.396ns  (logic 0.431ns (12.692%)  route 2.965ns (87.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 36.641 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.895    23.561    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y30         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.672    36.641    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y30         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.275    36.916    
                         clock uncertainty           -0.035    36.881    
    SLICE_X34Y30         FDCE (Setup_fdce_C_CE)      -0.244    36.637    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.637    
                         arrival time                         -23.561    
  -------------------------------------------------------------------
                         slack                                 13.075    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.360ns  (logic 0.431ns (12.829%)  route 2.929ns (87.171%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.779    22.826    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.879 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.646    23.525    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.676    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.885    
    SLICE_X32Y34         FDCE (Setup_fdce_C_CE)      -0.244    36.641    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.641    
                         arrival time                         -23.525    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.360ns  (logic 0.431ns (12.829%)  route 2.929ns (87.171%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 36.645 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.779    22.826    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.879 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.646    23.525    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.676    36.645    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y34         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.275    36.920    
                         clock uncertainty           -0.035    36.885    
    SLICE_X32Y34         FDCE (Setup_fdce_C_CE)      -0.244    36.641    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.641    
                         arrival time                         -23.525    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.134ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.340ns  (logic 0.431ns (12.904%)  route 2.909ns (87.096%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.644 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.839    23.505    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.675    36.644    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.275    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X35Y32         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.505    
  -------------------------------------------------------------------
                         slack                                 13.134    

Slack (MET) :             13.146ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.328ns  (logic 0.431ns (12.952%)  route 2.897ns (87.048%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 36.643 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.827    23.493    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.674    36.643    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.275    36.918    
                         clock uncertainty           -0.035    36.883    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.244    36.639    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.639    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                 13.146    

Slack (MET) :             13.146ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.328ns  (logic 0.431ns (12.952%)  route 2.897ns (87.048%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 36.643 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.827    23.493    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.674    36.643    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.275    36.918    
                         clock uncertainty           -0.035    36.883    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.244    36.639    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.639    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                 13.146    

Slack (MET) :             13.261ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.214ns  (logic 0.431ns (13.412%)  route 2.783ns (86.588%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.644 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.713    23.379    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.675    36.644    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.275    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.379    
  -------------------------------------------------------------------
                         slack                                 13.261    

Slack (MET) :             13.278ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.196ns  (logic 0.431ns (13.484%)  route 2.765ns (86.516%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.644 - 33.333 ) 
    Source Clock Delay      (SCD):    3.499ns = ( 20.165 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.779    18.445    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.565 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    20.165    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.272    20.437 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.817    21.254    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X34Y47         LUT3 (Prop_lut3_I2_O)        0.053    21.307 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.687    21.994    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.053    22.047 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.566    22.613    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.053    22.666 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.695    23.362    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.523    34.856    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.969 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.675    36.644    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y32         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.275    36.919    
                         clock uncertainty           -0.035    36.884    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.244    36.640    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -23.362    
  -------------------------------------------------------------------
                         slack                                 13.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.100%)  route 0.150ns (53.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814     0.814    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.840 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.658     1.498    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.100     1.598 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.150     1.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.028     1.776 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.776    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946     0.946    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.976 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.897     1.873    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.375     1.498    
    SLICE_X32Y49         FDCE (Hold_fdce_C_D)         0.060     1.558    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.159ns (52.852%)  route 0.142ns (47.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814     0.814    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.840 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.658     1.498    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.091     1.589 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.142     1.731    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.068     1.799 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X32Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946     0.946    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.976 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.897     1.873    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.375     1.498    
    SLICE_X32Y49         FDCE (Hold_fdce_C_D)         0.075     1.573    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.676%)  route 0.172ns (57.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814     0.814    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.840 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.658     1.498    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.100     1.598 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.172     1.770    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X35Y49         LUT3 (Prop_lut3_I2_O)        0.028     1.798 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.798    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X35Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946     0.946    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.976 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.897     1.873    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.375     1.498    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.060     1.558    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.135ns (26.332%)  route 0.378ns (73.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 18.467 - 16.667 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 18.111 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.605    18.111    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.107    18.218 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.271    18.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.028    18.517 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.107    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.467    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.143    
    SLICE_X32Y50         FDCE (Hold_fdce_C_CE)        0.018    18.161    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.161    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.135ns (26.332%)  route 0.378ns (73.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 18.467 - 16.667 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 18.111 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.605    18.111    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.107    18.218 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.271    18.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.028    18.517 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.107    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.467    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.143    
    SLICE_X32Y50         FDCE (Hold_fdce_C_CE)        0.018    18.161    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.161    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.135ns (26.332%)  route 0.378ns (73.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 18.467 - 16.667 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 18.111 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.605    18.111    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.107    18.218 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.271    18.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.028    18.517 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.107    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.467    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.143    
    SLICE_X32Y50         FDCE (Hold_fdce_C_CE)        0.018    18.161    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.161    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.135ns (26.332%)  route 0.378ns (73.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 18.467 - 16.667 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 18.111 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.605    18.111    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.107    18.218 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.271    18.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.028    18.517 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.107    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.467    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.143    
    SLICE_X32Y50         FDCE (Hold_fdce_C_CE)        0.018    18.161    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.161    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.135ns (26.332%)  route 0.378ns (73.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 18.467 - 16.667 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 18.111 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.605    18.111    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.107    18.218 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.271    18.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.028    18.517 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.107    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.467    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.143    
    SLICE_X32Y50         FDCE (Hold_fdce_C_CE)        0.018    18.161    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.161    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.135ns (26.332%)  route 0.378ns (73.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 18.467 - 16.667 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 18.111 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.605    18.111    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.107    18.218 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.271    18.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.028    18.517 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.107    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.467    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.143    
    SLICE_X32Y50         FDCE (Hold_fdce_C_CE)        0.018    18.161    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.161    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.135ns (26.332%)  route 0.378ns (73.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 18.467 - 16.667 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 18.111 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.814    17.480    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.506 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.605    18.111    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.107    18.218 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.271    18.489    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.028    18.517 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.107    18.624    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.946    17.612    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.642 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.467    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.324    18.143    
    SLICE_X32Y50         FDCE (Hold_fdce_C_CE)        0.018    18.161    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.161    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.463    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.600         33.333      31.733     BUFGCTRL_X0Y8  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X33Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X33Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X33Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X33Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X32Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X32Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X33Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X33Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.666      16.266     SLICE_X35Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X35Y50   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X32Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X35Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X32Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X37Y52   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X37Y52   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X37Y52   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X37Y52   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X37Y52   base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  mgt_clk_0_clk_p
  To Clock:  mgt_clk_0_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.420 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.420    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        FDRE (Setup_fdre_C_D)        0.071    13.247    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 11.985 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.443     5.210    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.418 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.418    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.327    11.985    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.225    13.210    
                         clock uncertainty           -0.035    13.174    
    SLICE_X98Y160        FDRE (Setup_fdre_C_D)        0.071    13.245    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 11.985 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.443     5.210    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.106 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.106    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.327    11.985    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.225    13.210    
                         clock uncertainty           -0.035    13.174    
    SLICE_X98Y160        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.130    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.117 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.117    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.150    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 11.985 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.443     5.210    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.115 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.115    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.327    11.985    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.225    13.210    
                         clock uncertainty           -0.035    13.174    
    SLICE_X98Y160        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.148    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.108 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.108    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    13.146    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 11.985 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.443     5.210    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.106 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.106    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.327    11.985    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.225    13.210    
                         clock uncertainty           -0.035    13.174    
    SLICE_X98Y160        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    13.144    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  7.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.638 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.466    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.636 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.636    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y160        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.464    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.643 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.643    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.469    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.641 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.641    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y160        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.467    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.641 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.641    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y160        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.459    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.765 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.765    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        FDRE (Hold_fdre_C_D)         0.087     1.454    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.562     1.365    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y160        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.763 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.763    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.766     1.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y160        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.534     1.365    
    SLICE_X98Y160        FDRE (Hold_fdre_C_D)         0.087     1.452    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgt_clk_0_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mgt_clk_0_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            6.400         8.000       1.600      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                   n/a            1.600         8.000       6.400      BUFGCTRL_X0Y19      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y0    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y160       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.269ns (15.849%)  route 1.428ns (84.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y158       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.428     8.055    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.018    13.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.269ns (16.119%)  route 1.400ns (83.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 13.892 - 8.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.446     6.360    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y151       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_fdre_C_Q)         0.269     6.629 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.400     8.029    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X99Y151        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.329    13.892    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.231    14.123    
                         clock uncertainty           -0.205    13.918    
    SLICE_X99Y151        FDRE (Setup_fdre_C_D)       -0.034    13.884    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.269ns (16.371%)  route 1.374ns (83.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y158       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.374     8.001    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.030    13.887    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.269ns (16.349%)  route 1.376ns (83.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.445     6.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y154       FDRE (Prop_fdre_C_Q)         0.269     6.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           1.376     8.004    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X98Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y154        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X98Y154        FDRE (Setup_fdre_C_D)       -0.009    13.908    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.269ns (16.557%)  route 1.356ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y157       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.356     7.983    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.020    13.897    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.269ns (16.571%)  route 1.354ns (83.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           1.354     7.981    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X98Y157        FDRE (Setup_fdre_C_D)       -0.018    13.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.269ns (16.627%)  route 1.349ns (83.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.445     6.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDRE (Prop_fdre_C_Q)         0.269     6.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.349     7.977    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.018    13.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.269ns (16.685%)  route 1.343ns (83.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y157       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.343     7.970    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.018    13.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.269ns (16.783%)  route 1.334ns (83.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y160       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.334     7.960    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X99Y159        FDRE (Setup_fdre_C_D)       -0.020    13.896    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.269ns (17.124%)  route 1.302ns (82.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.302     7.929    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X96Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X96Y157        FDRE (Setup_fdre_C_D)       -0.045    13.872    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  5.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.260%)  route 0.555ns (84.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y159       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.555     3.071    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y159        FDRE (Hold_fdre_C_D)         0.032     2.925    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.895%)  route 0.571ns (85.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.571     3.086    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y159        FDRE (Hold_fdre_C_D)         0.044     2.937    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.982%)  route 0.567ns (85.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.567     3.082    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X97Y159        FDRE (Hold_fdre_C_D)         0.040     2.933    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.817%)  route 0.575ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y158       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.575     3.091    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y156       FDRE (Hold_fdre_C_D)         0.047     2.941    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.973%)  route 0.568ns (85.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.568     3.084    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X98Y157        FDRE (Hold_fdre_C_D)         0.040     2.933    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.100%)  route 0.562ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           0.562     3.077    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y156       FDRE (Hold_fdre_C_D)         0.032     2.926    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.103%)  route 0.562ns (84.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.562     3.078    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y159        FDRE (Hold_fdre_C_D)         0.033     2.926    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.988%)  route 0.567ns (85.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           0.567     3.082    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X98Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X98Y158        FDRE (Hold_fdre_C_D)         0.037     2.930    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.100ns (14.932%)  route 0.570ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.570     3.086    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X96Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X96Y157        FDRE (Hold_fdre_C_D)         0.040     2.933    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.716%)  route 0.580ns (85.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.580     3.095    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y159        FDRE (Hold_fdre_C_D)         0.047     2.940    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.149ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.924ns  (logic 0.361ns (9.199%)  route 3.563ns (90.801%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.563     3.871    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DPRA0
    SLICE_X64Y129        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.924 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.924    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst8_out
    SLICE_X64Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.915ns  (logic 0.361ns (9.220%)  route 3.554ns (90.780%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.554     3.862    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DPRA0
    SLICE_X64Y128        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.915 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.915    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst1_out
    SLICE_X64Y128        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X64Y128        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.908ns  (logic 0.439ns (11.233%)  route 3.469ns (88.767%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=154, routed)         3.469     3.751    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DPRA5
    SLICE_X62Y127        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.157     3.908 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.908    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst10_out
    SLICE_X62Y127        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X62Y127        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.905ns  (logic 0.439ns (11.241%)  route 3.466ns (88.759%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=154, routed)         3.466     3.748    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA5
    SLICE_X62Y127        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.157     3.905 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.905    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X62Y127        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X62Y127        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.846ns  (logic 0.439ns (11.414%)  route 3.407ns (88.586%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=154, routed)         3.407     3.689    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DPRA5
    SLICE_X64Y128        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.157     3.846 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.846    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst19_out
    SLICE_X64Y128        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X64Y128        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.808ns  (logic 0.439ns (11.528%)  route 3.369ns (88.472%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=154, routed)         3.369     3.651    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DPRA5
    SLICE_X62Y128        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.157     3.808 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.808    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst7_out
    SLICE_X62Y128        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X62Y128        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.805ns  (logic 0.439ns (11.537%)  route 3.366ns (88.463%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=154, routed)         3.366     3.648    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DPRA5
    SLICE_X62Y128        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.157     3.805 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.805    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst6_out
    SLICE_X62Y128        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X62Y128        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[13]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.765ns  (logic 0.361ns (9.587%)  route 3.404ns (90.413%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.404     3.712    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DPRA0
    SLICE_X64Y129        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.765 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.765    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst9_out
    SLICE_X64Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.691ns  (logic 0.361ns (9.780%)  route 3.330ns (90.220%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.330     3.638    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DPRA0
    SLICE_X62Y129        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.691 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.691    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst11_out
    SLICE_X62Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X62Y129        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -3.691    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.666ns  (logic 0.361ns (9.847%)  route 3.305ns (90.153%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=156, routed)         3.305     3.613    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DPRA0
    SLICE_X64Y130        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053     3.666 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.666    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst14_out
    SLICE_X64Y130        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X64Y130        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  2.405    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.698ns  (logic 0.308ns (18.140%)  route 1.390ns (81.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.358ns = ( 14.358 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.444    14.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y158        FDRE (Prop_fdre_C_Q)         0.308    14.666 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           1.390    16.056    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg__0
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X96Y158        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X96Y158        FDRE (Setup_fdre_C_D)       -0.032    21.885    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         21.885    
                         arrival time                         -16.056    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.675ns  (logic 0.269ns (16.059%)  route 1.406ns (83.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.406    16.034    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X97Y155        FDRE (Setup_fdre_C_D)       -0.032    21.885    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         21.885    
                         arrival time                         -16.034    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.640ns  (logic 0.269ns (16.405%)  route 1.371ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.371    15.999    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X97Y155        FDRE (Setup_fdre_C_D)       -0.045    21.872    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.661ns  (logic 0.308ns (18.540%)  route 1.353ns (81.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y156        FDRE (Prop_fdre_C_Q)         0.308    14.667 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.353    16.020    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X99Y157        FDRE (Setup_fdre_C_D)       -0.020    21.897    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.897    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.631ns  (logic 0.269ns (16.497%)  route 1.362ns (83.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.362    15.990    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y156       FDRE (Setup_fdre_C_D)       -0.018    21.899    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         21.899    
                         arrival time                         -15.990    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.613ns  (logic 0.269ns (16.677%)  route 1.344ns (83.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.344    15.972    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X100Y155       FDRE (Setup_fdre_C_D)       -0.034    21.883    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.154%)  route 1.277ns (83.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.277    15.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y154       FDRE (Setup_fdre_C_D)       -0.122    21.795    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         21.795    
                         arrival time                         -15.882    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.612ns  (logic 0.269ns (16.684%)  route 1.343ns (83.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.343    15.971    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X99Y157        FDRE (Setup_fdre_C_D)       -0.032    21.885    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.885    
                         arrival time                         -15.971    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.611ns  (logic 0.269ns (16.694%)  route 1.342ns (83.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y155        FDRE (Prop_fdre_C_Q)         0.269    14.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.342    15.970    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y154       FDRE (Setup_fdre_C_D)       -0.032    21.885    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         21.885    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.518ns  (logic 0.246ns (16.209%)  route 1.272ns (83.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.272    15.877    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y156       FDRE (Setup_fdre_C_D)       -0.119    21.798    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         21.798    
                         arrival time                         -15.877    
  -------------------------------------------------------------------
                         slack                                  5.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.243%)  route 0.556ns (84.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.556     3.073    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X97Y155        FDRE (Hold_fdre_C_D)         0.032     2.926    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.091ns (14.293%)  route 0.546ns (85.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.546     3.054    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y156       FDRE (Hold_fdre_C_D)         0.011     2.905    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.118ns (17.871%)  route 0.542ns (82.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y156        FDRE (Prop_fdre_C_Q)         0.118     2.535 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.542     3.077    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y156       FDRE (Hold_fdre_C_D)         0.033     2.927    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.962%)  route 0.568ns (85.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.568     3.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X100Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y153       FDRE (Hold_fdre_C_D)         0.038     2.932    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.058%)  route 0.564ns (84.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y155        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.564     3.081    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y156       FDRE (Hold_fdre_C_D)         0.033     2.927    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.851%)  route 0.573ns (85.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.573     3.090    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y157        FDRE (Hold_fdre_C_D)         0.043     2.936    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.118ns (17.493%)  route 0.557ns (82.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y156        FDRE (Prop_fdre_C_Q)         0.118     2.535 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.557     3.092    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X99Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X99Y157        FDRE (Hold_fdre_C_D)         0.044     2.937    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.100ns (14.800%)  route 0.576ns (85.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.576     3.093    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y154       FDRE (Hold_fdre_C_D)         0.044     2.938    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.091ns (14.137%)  route 0.553ns (85.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y154       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.553     3.061    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y156       FDRE (Hold_fdre_C_D)         0.011     2.905    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.839%)  route 0.574ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X96Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.574     3.091    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X97Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X97Y155        FDRE (Hold_fdre_C_D)         0.041     2.935    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.269ns (16.636%)  route 1.348ns (83.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.691 - 3.200 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.600     1.602    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X34Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.269     1.871 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           1.348     3.219    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.489     4.691    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism             -0.104     4.587    
                         clock uncertainty           -0.210     4.377    
    SLICE_X27Y50         FDRE (Setup_fdre_C_D)       -0.034     4.343    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                          4.343    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.308%)  route 0.599ns (85.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606     0.608    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X34Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.100     0.708 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           0.599     1.307    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.826     0.828    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X27Y50         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism              0.067     0.895    
                         clock uncertainty            0.210     1.105    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.040     1.145    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.684ns  (logic 0.361ns (21.440%)  route 1.323ns (78.560%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.323     1.631    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y134        LUT6 (Prop_lut6_I4_O)        0.053     1.684 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.684    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__1_n_0
    SLICE_X59Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y134        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.676ns  (logic 0.361ns (21.542%)  route 1.315ns (78.458%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.315     1.623    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y130        LUT6 (Prop_lut6_I4_O)        0.053     1.676 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.676    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X59Y130        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.658ns  (logic 0.361ns (21.768%)  route 1.297ns (78.232%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.297     1.605    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y131        LUT6 (Prop_lut6_I4_O)        0.053     1.658 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.658    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1_n_0
    SLICE_X59Y131        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.656ns  (logic 0.361ns (21.794%)  route 1.295ns (78.206%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.295     1.603    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y131        LUT6 (Prop_lut6_I4_O)        0.053     1.656 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000     1.656    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_0
    SLICE_X59Y131        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.603ns  (logic 0.361ns (22.522%)  route 1.242ns (77.478%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.242     1.550    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y133        LUT6 (Prop_lut6_I4_O)        0.053     1.603 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.603    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__1_n_0
    SLICE_X59Y133        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y133        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.555ns  (logic 0.361ns (23.210%)  route 1.194ns (76.790%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.194     1.502    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y133        LUT6 (Prop_lut6_I4_O)        0.053     1.555 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.555    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1_n_0
    SLICE_X59Y133        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y133        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.555    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.546ns  (logic 0.361ns (23.355%)  route 1.185ns (76.645%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.185     1.493    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X61Y130        LUT6 (Prop_lut6_I4_O)        0.053     1.546 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.546    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1_n_0
    SLICE_X61Y130        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X61Y130        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.530ns  (logic 0.361ns (23.599%)  route 1.169ns (76.401%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.169     1.477    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y134        LUT6 (Prop_lut6_I4_O)        0.053     1.530 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1/O
                         net (fo=1, routed)           0.000     1.530    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1_n_0
    SLICE_X59Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y134        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.419ns  (logic 0.361ns (25.445%)  route 1.058ns (74.555%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.058     1.366    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y134        LUT6 (Prop_lut6_I4_O)        0.053     1.419 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__1/O
                         net (fo=1, routed)           0.000     1.419    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__1_n_0
    SLICE_X59Y134        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y134        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.413ns  (logic 0.361ns (25.552%)  route 1.052ns (74.448%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X64Y136        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.052     1.360    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X59Y130        LUT6 (Prop_lut6_I4_O)        0.053     1.413 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.413    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_0
    SLICE_X59Y130        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  4.621    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.269ns (11.395%)  route 2.092ns (88.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.397ns = ( 6.397 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.395     6.397    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X48Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.269     6.666 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/Q
                         net (fo=1, routed)           2.092     8.758    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[18]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.347ns  (logic 0.308ns (13.126%)  route 2.039ns (86.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 6.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.397     6.399    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X46Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.308     6.707 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/Q
                         net (fo=1, routed)           2.039     8.746    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[22]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.259ns  (logic 0.308ns (13.634%)  route 1.951ns (86.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 6.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.399     6.401    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X46Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDRE (Prop_fdre_C_Q)         0.308     6.709 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[11]/Q
                         net (fo=1, routed)           1.951     8.660    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[11]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.258ns  (logic 0.269ns (11.911%)  route 1.989ns (88.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.397ns = ( 6.397 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.395     6.397    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X48Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.269     6.666 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/Q
                         net (fo=1, routed)           1.989     8.655    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.236ns  (logic 0.308ns (13.773%)  route 1.928ns (86.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 6.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.399     6.401    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X46Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.308     6.709 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/Q
                         net (fo=1, routed)           1.928     8.637    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.225ns  (logic 0.269ns (12.092%)  route 1.956ns (87.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 6.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.399     6.401    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X47Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.269     6.670 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/Q
                         net (fo=1, routed)           1.956     8.626    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[15]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.308ns (13.940%)  route 1.901ns (86.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 6.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.399     6.401    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X46Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.308     6.709 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/Q
                         net (fo=1, routed)           1.901     8.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[3]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.199ns  (logic 0.269ns (12.233%)  route 1.930ns (87.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.395ns = ( 6.395 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.393     6.395    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X48Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.269     6.664 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/Q
                         net (fo=1, routed)           1.930     8.594    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[21]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.160ns  (logic 0.269ns (12.454%)  route 1.891ns (87.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.397ns = ( 6.397 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.395     6.397    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X48Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.269     6.666 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/Q
                         net (fo=1, routed)           1.891     8.557    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.132ns  (logic 0.269ns (12.619%)  route 1.863ns (87.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 6.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.399     6.401    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X45Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.269     6.670 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/Q
                         net (fo=1, routed)           1.863     8.533    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[8]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.561    11.563    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.474    
                         clock uncertainty           -0.201    11.272    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.204    11.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.118ns (13.137%)  route 0.780ns (86.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.548     0.550    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X44Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.118     0.668 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[13]/Q
                         net (fo=1, routed)           0.780     1.448    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[13]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.100ns (10.959%)  route 0.813ns (89.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.549     0.551    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X47Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.100     0.651 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/Q
                         net (fo=1, routed)           0.813     1.464    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[9]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.118ns (12.894%)  route 0.797ns (87.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.548     0.550    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X44Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.118     0.668 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/Q
                         net (fo=1, routed)           0.797     1.465    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[16]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.118ns (12.864%)  route 0.799ns (87.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.547     0.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X44Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_fdre_C_Q)         0.118     0.667 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/Q
                         net (fo=1, routed)           0.799     1.466    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[17]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.118ns (12.817%)  route 0.803ns (87.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.548     0.550    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X44Y107        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.118     0.668 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/Q
                         net (fo=1, routed)           0.803     1.471    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[12]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.100ns (10.797%)  route 0.826ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.545     0.547    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X49Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.100     0.647 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[7]/Q
                         net (fo=1, routed)           0.826     1.473    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.100ns (10.775%)  route 0.828ns (89.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.549     0.551    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X45Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.100     0.651 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/Q
                         net (fo=1, routed)           0.828     1.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.100ns (10.748%)  route 0.830ns (89.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.549     0.551    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X45Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.100     0.651 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/Q
                         net (fo=1, routed)           0.830     1.481    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[1]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.118ns (12.666%)  route 0.814ns (87.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.548     0.550    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X46Y107        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.118     0.668 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/Q
                         net (fo=1, routed)           0.814     1.482    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[14]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.100ns (10.692%)  route 0.835ns (89.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.545     0.547    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X49Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.100     0.647 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/Q
                         net (fo=1, routed)           0.835     1.482    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.876     0.878    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y32         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.943    
                         clock uncertainty            0.201     1.144    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.299    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 0.361ns (5.210%)  route 6.569ns (94.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.212     8.521    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X77Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.479    11.481    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                         clock pessimism             -0.089    11.392    
                         clock uncertainty           -0.249    11.143    
    SLICE_X77Y93         FDRE (Setup_fdre_C_R)       -0.367    10.776    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[21]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 0.361ns (5.210%)  route 6.569ns (94.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.212     8.521    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X77Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.479    11.481    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[23]/C
                         clock pessimism             -0.089    11.392    
                         clock uncertainty           -0.249    11.143    
    SLICE_X77Y93         FDRE (Setup_fdre_C_R)       -0.367    10.776    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[23]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.361ns (5.177%)  route 6.613ns (94.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.256     8.565    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.531    11.533    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[16]/C
                         clock pessimism             -0.089    11.444    
                         clock uncertainty           -0.249    11.195    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.367    10.828    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[16]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.361ns (5.177%)  route 6.613ns (94.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.256     8.565    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.531    11.533    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
                         clock pessimism             -0.089    11.444    
                         clock uncertainty           -0.249    11.195    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.367    10.828    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[17]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.361ns (5.177%)  route 6.613ns (94.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.256     8.565    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.531    11.533    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[18]/C
                         clock pessimism             -0.089    11.444    
                         clock uncertainty           -0.249    11.195    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.367    10.828    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[18]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.361ns (5.177%)  route 6.613ns (94.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.256     8.565    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.531    11.533    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[19]/C
                         clock pessimism             -0.089    11.444    
                         clock uncertainty           -0.249    11.195    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.367    10.828    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[19]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.361ns (5.177%)  route 6.613ns (94.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.256     8.565    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.531    11.533    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[20]/C
                         clock pessimism             -0.089    11.444    
                         clock uncertainty           -0.249    11.195    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.367    10.828    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[20]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.361ns (5.177%)  route 6.613ns (94.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.256     8.565    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.531    11.533    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[22]/C
                         clock pessimism             -0.089    11.444    
                         clock uncertainty           -0.249    11.195    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.367    10.828    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[22]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 0.361ns (5.201%)  route 6.580ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.223     8.532    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X82Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[16]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.344    10.852    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[16]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 0.361ns (5.201%)  route 6.580ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589     1.591    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.308     1.899 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          3.357     5.256    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y119        LUT1 (Prop_lut1_I0_O)        0.053     5.309 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         3.223     8.532    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X82Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[17]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.344    10.852    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[17]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  2.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.146ns (20.861%)  route 0.554ns (79.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.554     1.269    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.028     1.297 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.000     1.297    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.797     0.799    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X60Y74         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.065     0.864    
                         clock uncertainty            0.249     1.113    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.060     1.173    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.100ns (13.555%)  route 0.638ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.638     1.335    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X51Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.814     0.816    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X51Y56         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.065     0.881    
                         clock uncertainty            0.249     1.130    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.040     1.170    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.100ns (13.051%)  route 0.666ns (86.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.666     1.363    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.887     0.889    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.954    
                         clock uncertainty            0.249     1.203    
    SLICE_X52Y49         FDRE (Hold_fdre_C_R)        -0.014     1.189    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.100ns (13.051%)  route 0.666ns (86.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.666     1.363    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.887     0.889    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.954    
                         clock uncertainty            0.249     1.203    
    SLICE_X52Y49         FDRE (Hold_fdre_C_R)        -0.014     1.189    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.100ns (13.051%)  route 0.666ns (86.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.666     1.363    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.887     0.889    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.954    
                         clock uncertainty            0.249     1.203    
    SLICE_X52Y49         FDRE (Hold_fdre_C_R)        -0.014     1.189    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.100ns (13.051%)  route 0.666ns (86.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.666     1.363    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.887     0.889    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X52Y49         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.954    
                         clock uncertainty            0.249     1.203    
    SLICE_X52Y49         FDRE (Hold_fdre_C_R)        -0.014     1.189    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.146ns (19.468%)  route 0.604ns (80.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.392     1.107    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.028     1.135 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.212     1.347    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X57Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.810     0.812    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/C
                         clock pessimism              0.065     0.877    
                         clock uncertainty            0.249     1.126    
    SLICE_X57Y61         FDRE (Hold_fdre_C_R)        -0.014     1.112    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.146ns (19.407%)  route 0.606ns (80.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.392     1.107    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.028     1.135 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.214     1.349    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X56Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.810     0.812    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X56Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]/C
                         clock pessimism              0.065     0.877    
                         clock uncertainty            0.249     1.126    
    SLICE_X56Y61         FDRE (Hold_fdre_C_R)        -0.014     1.112    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.146ns (19.407%)  route 0.606ns (80.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.392     1.107    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.028     1.135 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.214     1.349    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X56Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.810     0.812    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X56Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.065     0.877    
                         clock uncertainty            0.249     1.126    
    SLICE_X56Y61         FDRE (Hold_fdre_C_R)        -0.014     1.112    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].cs_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.146ns (19.407%)  route 0.606ns (80.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.595     0.597    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y54         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.118     0.715 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=90, routed)          0.392     1.107    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.028     1.135 r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.214     1.349    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X56Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].cs_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.810     0.812    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X56Y61         FDRE                                         r  base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].cs_out_i_reg[2]/C
                         clock pessimism              0.065     0.877    
                         clock uncertainty            0.249     1.126    
    SLICE_X56Y61         FDRE (Hold_fdre_C_R)        -0.014     1.112    base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].cs_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.475ns (10.847%)  route 3.904ns (89.153%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.394     1.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.308     1.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/Q
                         net (fo=388, routed)         3.904     5.608    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/out[3]
    SLICE_X77Y108        MUXF8 (Prop_muxf8_S_O)       0.167     5.775 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[11]_i_1_n_0
    SLICE_X77Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/hs_clk
    SLICE_X77Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[11]/C
                         clock pessimism             -0.089     6.198    
                         clock uncertainty           -0.201     5.997    
    SLICE_X77Y108        FDRE (Setup_fdre_C_D)        0.050     6.047    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.475ns (10.862%)  route 3.898ns (89.138%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.394     1.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.308     1.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/Q
                         net (fo=388, routed)         3.898     5.602    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/out[3]
    SLICE_X75Y108        MUXF8 (Prop_muxf8_S_O)       0.167     5.769 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.769    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[8]_i_1_n_0
    SLICE_X75Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/hs_clk
    SLICE_X75Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[8]/C
                         clock pessimism             -0.089     6.198    
                         clock uncertainty           -0.201     5.997    
    SLICE_X75Y108        FDRE (Setup_fdre_C_D)        0.050     6.047    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.475ns (10.875%)  route 3.893ns (89.125%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 6.286 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.394     1.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.308     1.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/Q
                         net (fo=388, routed)         3.893     5.597    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/out[3]
    SLICE_X77Y109        MUXF8 (Prop_muxf8_S_O)       0.167     5.764 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     5.764    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[15]_i_1_n_0
    SLICE_X77Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.284     6.286    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/hs_clk
    SLICE_X77Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[15]/C
                         clock pessimism             -0.089     6.197    
                         clock uncertainty           -0.201     5.996    
    SLICE_X77Y109        FDRE (Setup_fdre_C_D)        0.050     6.046    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.475ns (10.904%)  route 3.881ns (89.096%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.394     1.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.308     1.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/Q
                         net (fo=388, routed)         3.881     5.585    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/out[3]
    SLICE_X77Y111        MUXF8 (Prop_muxf8_S_O)       0.167     5.752 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     5.752    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[18]_i_1_n_0
    SLICE_X77Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.283     6.285    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/hs_clk
    SLICE_X77Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[18]/C
                         clock pessimism             -0.089     6.196    
                         clock uncertainty           -0.201     5.995    
    SLICE_X77Y111        FDRE (Setup_fdre_C_D)        0.050     6.045    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[18]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.481ns (10.969%)  route 3.904ns (89.031%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 6.287 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.394     1.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.308     1.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/Q
                         net (fo=388, routed)         3.904     5.608    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/out[3]
    SLICE_X76Y108        MUXF8 (Prop_muxf8_S_O)       0.173     5.781 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.781    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[10]_i_1_n_0
    SLICE_X76Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.285     6.287    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/hs_clk
    SLICE_X76Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[10]/C
                         clock pessimism             -0.089     6.198    
                         clock uncertainty           -0.201     5.997    
    SLICE_X76Y108        FDRE (Setup_fdre_C_D)        0.084     6.081    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.481ns (10.998%)  route 3.893ns (89.002%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 6.286 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.394     1.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.308     1.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/Q
                         net (fo=388, routed)         3.893     5.597    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/out[3]
    SLICE_X76Y109        MUXF8 (Prop_muxf8_S_O)       0.173     5.770 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     5.770    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[13]_i_1_n_0
    SLICE_X76Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.284     6.286    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/hs_clk
    SLICE_X76Y109        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[13]/C
                         clock pessimism             -0.089     6.197    
                         clock uncertainty           -0.201     5.996    
    SLICE_X76Y109        FDRE (Setup_fdre_C_D)        0.084     6.080    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.481ns (11.027%)  route 3.881ns (88.973%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.394     1.396    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.308     1.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_reg[3]/Q
                         net (fo=388, routed)         3.881     5.585    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/out[3]
    SLICE_X76Y111        MUXF8 (Prop_muxf8_S_O)       0.173     5.758 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     5.758    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[17]_i_1_n_0
    SLICE_X76Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.283     6.285    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/hs_clk
    SLICE_X76Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[17]/C
                         clock pessimism             -0.089     6.196    
                         clock uncertainty           -0.201     5.995    
    SLICE_X76Y111        FDRE (Setup_fdre_C_D)        0.084     6.079    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[10].MUX_L/dout_reg[17]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.495ns (12.058%)  route 3.610ns (87.942%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 6.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.384     1.386    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X49Y131        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.269     1.655 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.585     2.240    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y131        LUT6 (Prop_lut6_I0_O)        0.053     2.293 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.288     2.581    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X51Y133        LUT3 (Prop_lut3_I1_O)        0.053     2.634 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.971     3.605    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.725 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.766     5.491    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[23]_0
    SLICE_X52Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.476     6.478    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/hs_clk
    SLICE_X52Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[0]/C
                         clock pessimism             -0.089     6.389    
                         clock uncertainty           -0.201     6.188    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.367     5.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.495ns (12.055%)  route 3.611ns (87.945%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.384     1.386    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X49Y131        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.269     1.655 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.585     2.240    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y131        LUT6 (Prop_lut6_I0_O)        0.053     2.293 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.288     2.581    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X51Y133        LUT3 (Prop_lut3_I1_O)        0.053     2.634 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.971     3.605    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.725 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.492    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[23]_0
    SLICE_X52Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/hs_clk
    SLICE_X52Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[10]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.495ns (12.055%)  route 3.611ns (87.945%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.384     1.386    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X49Y131        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.269     1.655 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.585     2.240    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y131        LUT6 (Prop_lut6_I0_O)        0.053     2.293 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.288     2.581    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X51Y133        LUT3 (Prop_lut3_I1_O)        0.053     2.634 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           0.971     3.605    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.725 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.492    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[23]_0
    SLICE_X52Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/hs_clk
    SLICE_X52Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[11]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[11]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.146ns (21.359%)  route 0.538ns (78.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.632     0.634    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.118     0.752 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=2, routed)           0.538     1.290    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[37].ED/masked_chan_trig_reg[37][0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.028     1.318 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[37].ED/masked_chan_trig[37]_i_1/O
                         net (fo=1, routed)           0.000     1.318    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[37].ED_n_2
    SLICE_X7Y90          FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.883     0.885    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X7Y90          FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[37]/C
                         clock pessimism              0.065     0.950    
                         clock uncertainty            0.201     1.151    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.060     1.211    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.171ns (26.250%)  route 0.480ns (73.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.632     0.634    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.107     0.741 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=2, routed)           0.480     1.221    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[39].ED/masked_chan_trig_reg[39][0]
    SLICE_X9Y87          LUT3 (Prop_lut3_I2_O)        0.064     1.285 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[39].ED/masked_chan_trig[39]_i_1/O
                         net (fo=1, routed)           0.000     1.285    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[39].ED_n_0
    SLICE_X9Y87          FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.850     0.852    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X9Y87          FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[39]/C
                         clock pessimism              0.065     0.917    
                         clock uncertainty            0.201     1.118    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.060     1.178    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.837%)  route 0.552ns (81.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.598     0.600    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y83         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.100     0.700 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=2, routed)           0.552     1.252    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[112].ED/masked_chan_trig_reg[112][0]
    SLICE_X40Y84         LUT3 (Prop_lut3_I2_O)        0.028     1.280 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[112].ED/masked_chan_trig[112]_i_1/O
                         net (fo=1, routed)           0.000     1.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[112].ED_n_2
    SLICE_X40Y84         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.816     0.818    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X40Y84         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[112]/C
                         clock pessimism              0.065     0.883    
                         clock uncertainty            0.201     1.084    
    SLICE_X40Y84         FDRE (Hold_fdre_C_D)         0.087     1.171    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.128ns (20.070%)  route 0.510ns (79.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.572     0.574    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y114        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.100     0.674 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[9]/Q
                         net (fo=2, routed)           0.510     1.184    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[201].ED/masked_chan_trig_reg[201][0]
    SLICE_X87Y110        LUT3 (Prop_lut3_I2_O)        0.028     1.212 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[201].ED/masked_chan_trig[201]_i_1/O
                         net (fo=1, routed)           0.000     1.212    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[201].ED_n_0
    SLICE_X87Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.774     0.776    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X87Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[201]/C
                         clock pessimism              0.065     0.841    
                         clock uncertainty            0.201     1.042    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.061     1.103    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[201]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.128ns (19.595%)  route 0.525ns (80.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.604     0.606    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.100     0.706 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[27]/Q
                         net (fo=2, routed)           0.525     1.231    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[91].ED/masked_chan_trig_reg[91][0]
    SLICE_X36Y89         LUT3 (Prop_lut3_I2_O)        0.028     1.259 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[91].ED/masked_chan_trig[91]_i_1/O
                         net (fo=1, routed)           0.000     1.259    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[91].ED_n_2
    SLICE_X36Y89         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.821     0.823    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X36Y89         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[91]/C
                         clock pessimism              0.065     0.888    
                         clock uncertainty            0.201     1.089    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.061     1.150    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.128ns (21.914%)  route 0.456ns (78.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.601     0.603    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.100     0.703 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=2, routed)           0.456     1.159    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[164].ED/masked_chan_trig_reg[164][0]
    SLICE_X73Y106        LUT3 (Prop_lut3_I2_O)        0.028     1.187 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[164].ED/masked_chan_trig[164]_i_1/O
                         net (fo=1, routed)           0.000     1.187    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[164].ED_n_2
    SLICE_X73Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.747     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X73Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[164]/C
                         clock pessimism              0.065     0.814    
                         clock uncertainty            0.201     1.015    
    SLICE_X73Y106        FDRE (Hold_fdre_C_D)         0.061     1.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[164]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.440%)  route 0.530ns (80.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.604     0.606    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.100     0.706 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=2, routed)           0.530     1.236    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[90].ED/masked_chan_trig_reg[90][0]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.028     1.264 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[90].ED/masked_chan_trig[90]_i_1/O
                         net (fo=1, routed)           0.000     1.264    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[90].ED_n_0
    SLICE_X31Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.824     0.826    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X31Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[90]/C
                         clock pessimism              0.065     0.891    
                         clock uncertainty            0.201     1.092    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.060     1.152    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.498%)  route 0.528ns (80.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.631     0.633    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y89         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.100     0.733 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[7]/Q
                         net (fo=2, routed)           0.528     1.261    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[71].ED/masked_chan_trig_reg[71][0]
    SLICE_X13Y87         LUT3 (Prop_lut3_I2_O)        0.028     1.289 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[71].ED/masked_chan_trig[71]_i_1/O
                         net (fo=1, routed)           0.000     1.289    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[71].ED_n_2
    SLICE_X13Y87         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.849     0.851    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X13Y87         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[71]/C
                         clock pessimism              0.065     0.916    
                         clock uncertainty            0.201     1.117    
    SLICE_X13Y87         FDRE (Hold_fdre_C_D)         0.060     1.177    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.467%)  route 0.530ns (80.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.604     0.606    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.100     0.706 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=2, routed)           0.530     1.236    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[89].ED/masked_chan_trig_reg[89][0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.028     1.264 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[89].ED/masked_chan_trig[89]_i_1/O
                         net (fo=1, routed)           0.000     1.264    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[89].ED_n_2
    SLICE_X33Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.823     0.825    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X33Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[89]/C
                         clock pessimism              0.065     0.890    
                         clock uncertainty            0.201     1.091    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.060     1.151    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.418%)  route 0.531ns (80.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.599     0.601    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDRE (Prop_fdre_C_Q)         0.100     0.701 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[7]/Q
                         net (fo=2, routed)           0.531     1.232    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/masked_chan_trig_reg[231][0]
    SLICE_X71Y95         LUT3 (Prop_lut3_I2_O)        0.028     1.260 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/masked_chan_trig[231]_i_1/O
                         net (fo=1, routed)           0.000     1.260    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED_n_0
    SLICE_X71Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.818     0.820    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X71Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[231]/C
                         clock pessimism              0.065     0.885    
                         clock uncertainty            0.201     1.086    
    SLICE_X71Y95         FDRE (Hold_fdre_C_D)         0.061     1.147    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[231]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.361ns (18.190%)  route 1.624ns (81.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.587     1.589    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y89         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.308     1.897 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=6, routed)           1.124     3.021    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/sreg_reg[0][1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     3.074 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.500     3.574    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X48Y90         FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.477    11.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X48Y90         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.012    11.491    
                         clock uncertainty           -0.081    11.410    
    SLICE_X48Y90         FDPE (Recov_fdpe_C_PRE)     -0.217    11.193    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  7.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.146ns (17.025%)  route 0.712ns (82.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.596     0.598    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y89         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.118     0.716 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=6, routed)           0.501     1.217    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/sreg_reg[0][1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.028     1.245 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.211     1.456    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X48Y90         FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.815     0.817    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X48Y90         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism             -0.028     0.789    
    SLICE_X48Y90         FDPE (Remov_fdpe_C_PRE)     -0.072     0.717    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        4.158ns  (logic 0.534ns (12.844%)  route 3.624ns (87.156%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.393ns = ( 6.393 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.391     6.393    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y113        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.269     6.662 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[221]/Q
                         net (fo=2, routed)           0.908     7.570    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[221]
    SLICE_X83Y105        LUT6 (Prop_lut6_I4_O)        0.053     7.623 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48/O
                         net (fo=1, routed)           0.997     8.620    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_48_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.053     8.673 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10/O
                         net (fo=1, routed)           0.951     9.624    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_10_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     9.677 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.133     9.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.053     9.863 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.135     9.998    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.053    10.051 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.500    10.551    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X48Y90         FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       1.477    11.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X48Y90         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism             -0.089    11.390    
                         clock uncertainty           -0.201    11.189    
    SLICE_X48Y90         FDPE (Recov_fdpe_C_PRE)     -0.217    10.972    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  0.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.128ns (20.490%)  route 0.497ns (79.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.590     0.592    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X48Y81         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.100     0.692 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_or_trig_reg[7]/Q
                         net (fo=1, routed)           0.286     0.978    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/Q[7]
    SLICE_X48Y92         LUT6 (Prop_lut6_I2_O)        0.028     1.006 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.211     1.217    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X48Y90         FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10775, routed)       0.815     0.817    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X48Y90         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.065     0.882    
                         clock uncertainty            0.201     1.083    
    SLICE_X48Y90         FDPE (Remov_fdpe_C_PRE)     -0.072     1.011    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.308ns (18.699%)  route 1.339ns (81.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.339     3.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y166        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.324     6.326    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y166        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty           -0.073     6.253    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.228     6.025    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.308ns (18.699%)  route 1.339ns (81.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.339     3.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y166        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.324     6.326    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y166        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty           -0.073     6.253    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.228     6.025    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.308ns (18.699%)  route 1.339ns (81.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.339     3.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y166        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.324     6.326    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y166        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty           -0.073     6.253    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.192     6.061    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.308ns (18.699%)  route 1.339ns (81.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.339     3.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y166        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.324     6.326    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y166        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty           -0.073     6.253    
    SLICE_X98Y166        FDCE (Recov_fdce_C_CLR)     -0.192     6.061    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.308ns (19.802%)  route 1.247ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.247     3.011    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X99Y165        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.325     6.327    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y165        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty           -0.073     6.254    
    SLICE_X99Y165        FDCE (Recov_fdce_C_CLR)     -0.255     5.999    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          5.999    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.308ns (19.802%)  route 1.247ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.247     3.011    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y165        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.325     6.327    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y165        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty           -0.073     6.254    
    SLICE_X98Y165        FDCE (Recov_fdce_C_CLR)     -0.228     6.026    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.026    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.308ns (19.802%)  route 1.247ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.247     3.011    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y165        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.325     6.327    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y165        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty           -0.073     6.254    
    SLICE_X98Y165        FDCE (Recov_fdce_C_CLR)     -0.192     6.062    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.308ns (19.802%)  route 1.247ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.247     3.011    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y165        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.325     6.327    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y165        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty           -0.073     6.254    
    SLICE_X98Y165        FDCE (Recov_fdce_C_CLR)     -0.192     6.062    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.308ns (19.802%)  route 1.247ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.247     3.011    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y165        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.325     6.327    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y165        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty           -0.073     6.254    
    SLICE_X98Y165        FDCE (Recov_fdce_C_CLR)     -0.192     6.062    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.308ns (22.306%)  route 1.073ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 6.403 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.454     1.456    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.308     1.764 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.073     2.837    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X103Y140       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        1.401     6.403    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X103Y140       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.082     6.485    
                         clock uncertainty           -0.073     6.412    
    SLICE_X103Y140       FDCE (Recov_fdce_C_CLR)     -0.255     6.157    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                  3.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.674%)  route 0.380ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.380     1.082    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X103Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X103Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X103Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.674%)  route 0.380ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.380     1.082    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X103Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X103Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X103Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.118ns (23.563%)  route 0.383ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.383     1.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X102Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X102Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X102Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.118ns (23.563%)  route 0.383ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.383     1.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X102Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X102Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X102Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.118ns (23.563%)  route 0.383ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.383     1.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X102Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X102Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X102Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.118ns (23.563%)  route 0.383ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.383     1.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X102Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X102Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X102Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.118ns (23.563%)  route 0.383ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.383     1.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X102Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X102Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X102Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.118ns (23.563%)  route 0.383ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.383     1.085    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X102Y139       FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.808     0.810    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X102Y139       FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.168     0.642    
    SLICE_X102Y139       FDCE (Remov_fdce_C_CLR)     -0.069     0.573    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.118ns (17.067%)  route 0.573ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.573     1.275    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y165        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.764     0.766    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y165        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000     0.766    
    SLICE_X98Y165        FDCE (Remov_fdce_C_CLR)     -0.050     0.716    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.118ns (17.067%)  route 0.573ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.582     0.584    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X94Y147        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDPE (Prop_fdpe_C_Q)         0.118     0.702 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.573     1.275    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X98Y165        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=7928, routed)        0.764     0.766    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y165        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000     0.766    
    SLICE_X98Y165        FDCE (Remov_fdce_C_CLR)     -0.050     0.716    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.559    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.361ns (19.769%)  route 1.465ns (80.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 13.909 - 8.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.439     6.353    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X78Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.308     6.661 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           1.058     7.719    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X93Y149        LUT3 (Prop_lut3_I0_O)        0.053     7.772 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.407     8.179    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X92Y149        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.346    13.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X92Y149        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.351    14.260    
                         clock uncertainty           -0.077    14.183    
    SLICE_X92Y149        FDPE (Recov_fdpe_C_PRE)     -0.228    13.955    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.361ns (19.769%)  route 1.465ns (80.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 13.909 - 8.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.439     6.353    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X78Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.308     6.661 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           1.058     7.719    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X93Y149        LUT3 (Prop_lut3_I0_O)        0.053     7.772 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.407     8.179    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X92Y149        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        1.346    13.909    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X92Y149        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.351    14.260    
                         clock uncertainty           -0.077    14.183    
    SLICE_X92Y149        FDPE (Recov_fdpe_C_PRE)     -0.192    13.991    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  5.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.157ns (43.697%)  route 0.202ns (56.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.584     2.437    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X93Y149        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDPE (Prop_fdpe_C_Q)         0.091     2.528 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.053     2.581    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X93Y149        LUT3 (Prop_lut3_I2_O)        0.066     2.647 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.149     2.796    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X92Y149        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.784     2.981    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X92Y149        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.533     2.448    
    SLICE_X92Y149        FDPE (Remov_fdpe_C_PRE)     -0.052     2.396    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.157ns (43.697%)  route 0.202ns (56.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.584     2.437    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X93Y149        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDPE (Prop_fdpe_C_Q)         0.091     2.528 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.053     2.581    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X93Y149        LUT3 (Prop_lut3_I2_O)        0.066     2.647 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.149     2.796    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X92Y149        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3763, routed)        0.784     2.981    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X92Y149        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.533     2.448    
    SLICE_X92Y149        FDPE (Remov_fdpe_C_PRE)     -0.052     2.396    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.400    





