// Seed: 2856618894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    input logic id_0,
    input wire id_1,
    output logic id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    inout wand id_6,
    input tri id_7
    , id_15,
    input uwire id_8,
    input uwire id_9,
    output wor id_10,
    output wor id_11,
    output uwire id_12,
    output uwire id_13
);
  logic [7:0] id_16;
  initial id_2 = #(1) id_0;
  assign id_15 = id_8 ~^ 1;
  assign id_15 = id_7;
  wand id_17 = id_3;
  assign id_16[1] = id_15;
  assign id_12 = id_15(1);
  id_18 :
  assert property (@(posedge 1) 1 == 1'b0)
  else $display(1, 1 != 1, 1'd0);
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
