Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 16 00:42:01 2017
| Host         : DESKTOP-FO43JJ9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nr_timing_summary_routed.rpt -rpx nr_timing_summary_routed.rpx
| Design       : nr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: BUTTON_1 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BUTTON_2 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: BUTTON_3 (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A_reg[0]_rep__0/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A_reg[1]_rep__0/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A_reg[2]_rep__0/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A_reg[3]_rep__0/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A_reg[4]_rep/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A_reg[5]_rep/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A_reg[6]_rep/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: B_reg[0]_rep__1/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: B_reg[1]_rep__4/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: B_reg[2]_rep/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: B_reg[3]_rep__1/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: B_reg[4]_rep__1/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: B_reg[5]_rep__1/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: B_reg[6]_rep__1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DEB_B_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DEB_B_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DEB_B_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_C_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_C_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_C_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: K_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: K_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: OK_1_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: OK_2_reg/L7/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: OK_3_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: OK_4_reg/L7/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: OK_reg[0]/L7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: OK_reg[1]/L7/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Q_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Q_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Q_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: R_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: SEMN_reg_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: SEMN_reg_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: SEMN_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEMN_reg__1/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: c_s_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: c_s_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: c_s_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: c_s_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_u_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_u_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_u_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_u_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_z_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_z_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_z_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_z_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: n_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: x_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: y_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 276 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.045        0.000                      0                  256        0.264        0.000                      0                  256        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.679        0.000                      0                  128        0.264        0.000                      0                  128        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.045        0.000                      0                  128        0.838        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 2.083ns (61.903%)  route 1.282ns (38.097%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.180 r  x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.180    x_reg[24]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.503 r  x_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.503    x_reg[28]_i_1_n_6
    SLICE_X60Y30         FDCE                                         r  x_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[29]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[29]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 2.075ns (61.812%)  route 1.282ns (38.188%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.180 r  x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.180    x_reg[24]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.495 r  x_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.495    x_reg[28]_i_1_n_4
    SLICE_X60Y30         FDCE                                         r  x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[31]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[31]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.999ns (60.927%)  route 1.282ns (39.073%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.180 r  x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.180    x_reg[24]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.419 r  x_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.419    x_reg[28]_i_1_n_5
    SLICE_X60Y30         FDCE                                         r  x_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[30]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[30]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.979ns (60.688%)  route 1.282ns (39.312%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.180 r  x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.180    x_reg[24]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.399 r  x_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.399    x_reg[28]_i_1_n_7
    SLICE_X60Y30         FDCE                                         r  x_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[28]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[28]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.966ns (60.531%)  route 1.282ns (39.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.386 r  x_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.386    x_reg[24]_i_1_n_6
    SLICE_X60Y29         FDCE                                         r  x_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[25]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.958ns (60.433%)  route 1.282ns (39.567%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.378 r  x_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.378    x_reg[24]_i_1_n_4
    SLICE_X60Y29         FDCE                                         r  x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[27]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[27]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.882ns (59.483%)  route 1.282ns (40.517%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.302 r  x_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.302    x_reg[24]_i_1_n_5
    SLICE_X60Y29         FDCE                                         r  x_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[26]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[26]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.862ns (59.225%)  route 1.282ns (40.775%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    x_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.282 r  x_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.282    x_reg[24]_i_1_n_7
    SLICE_X60Y29         FDCE                                         r  x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[24]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.109    15.182    x_reg[24]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.849ns (59.056%)  route 1.282ns (40.944%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.269 r  x_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.269    x_reg[20]_i_1_n_6
    SLICE_X60Y28         FDCE                                         r  x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.506    14.847    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[21]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.181    x_reg[21]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.841ns (58.951%)  route 1.282ns (41.049%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  x_reg[5]/Q
                         net (fo=10, routed)          1.273     6.929    x_reg[5]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.586 r  x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.595    x_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    x_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    x_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.946    x_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.261 r  x_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.261    x_reg[20]_i_1_n_4
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.506    14.847    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.181    x_reg[23]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  6.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  p_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[11]/Q
                         net (fo=5, routed)           0.120     1.738    p_reg[11]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  p_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    p_reg[8]_i_1_n_4
    SLICE_X59Y43         FDCE                                         r  p_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  p_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y43         FDCE (Hold_fdce_C_D)         0.105     1.582    p_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y46         FDCE                                         r  p_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[23]/Q
                         net (fo=5, routed)           0.120     1.738    p_reg[23]
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  p_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    p_reg[20]_i_1_n_4
    SLICE_X59Y46         FDCE                                         r  p_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y46         FDCE                                         r  p_reg[23]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y46         FDCE (Hold_fdce_C_D)         0.105     1.582    p_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.595     1.478    CLK_IBUF_BUFG
    SLICE_X59Y47         FDCE                                         r  p_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  p_reg[27]/Q
                         net (fo=5, routed)           0.120     1.739    p_reg[27]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  p_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    p_reg[24]_i_1_n_4
    SLICE_X59Y47         FDCE                                         r  p_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X59Y47         FDCE                                         r  p_reg[27]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y47         FDCE (Hold_fdce_C_D)         0.105     1.583    p_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X59Y42         FDCE                                         r  p_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  p_reg[7]/Q
                         net (fo=5, routed)           0.120     1.737    p_reg[7]
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  p_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    p_reg[4]_i_1_n_4
    SLICE_X59Y42         FDCE                                         r  p_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X59Y42         FDCE                                         r  p_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y42         FDCE (Hold_fdce_C_D)         0.105     1.581    p_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.595     1.478    CLK_IBUF_BUFG
    SLICE_X59Y48         FDCE                                         r  p_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  p_reg[31]/Q
                         net (fo=5, routed)           0.120     1.739    p_reg[31]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  p_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    p_reg[28]_i_1_n_4
    SLICE_X59Y48         FDCE                                         r  p_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X59Y48         FDCE                                         r  p_reg[31]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.105     1.583    p_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X59Y41         FDCE                                         r  p_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  p_reg[3]/Q
                         net (fo=5, routed)           0.120     1.737    p_reg[3]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  p_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    p_reg[0]_i_1_n_4
    SLICE_X59Y41         FDCE                                         r  p_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X59Y41         FDCE                                         r  p_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y41         FDCE (Hold_fdce_C_D)         0.105     1.581    p_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 n_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  n_reg[30]/Q
                         net (fo=5, routed)           0.127     1.727    n_reg[30]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    n_reg[28]_i_1_n_5
    SLICE_X30Y27         FDCE                                         r  n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.819     1.946    CLK_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  n_reg[30]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.134     1.570    n_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  n_reg[26]/Q
                         net (fo=5, routed)           0.127     1.725    n_reg[26]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  n_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    n_reg[24]_i_1_n_5
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     1.944    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.134     1.568    n_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 p_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  p_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[16]/Q
                         net (fo=5, routed)           0.117     1.735    p_reg[16]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  p_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    p_reg[16]_i_1_n_7
    SLICE_X59Y45         FDCE                                         r  p_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  p_reg[16]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y45         FDCE (Hold_fdce_C_D)         0.105     1.582    p_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 p_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y46         FDCE                                         r  p_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[20]/Q
                         net (fo=5, routed)           0.117     1.735    p_reg[20]
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  p_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    p_reg[20]_i_1_n_7
    SLICE_X59Y46         FDCE                                         r  p_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y46         FDCE                                         r  p_reg[20]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y46         FDCE (Hold_fdce_C_D)         0.105     1.582    p_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   n_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y22   n_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y22   n_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   n_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   n_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   n_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   n_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   n_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   n_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   x_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   x_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   x_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   x_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   x_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   x_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   x_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   x_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   n_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   n_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   n_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   n_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   n_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   n_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   n_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   n_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   n_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   n_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   p_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   p_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.271ns (28.957%)  route 3.118ns (71.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          1.104     9.534    clear__0
    SLICE_X60Y30         FDCE                                         f  x_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[28]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[28]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.271ns (28.957%)  route 3.118ns (71.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          1.104     9.534    clear__0
    SLICE_X60Y30         FDCE                                         f  x_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[29]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[29]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.271ns (28.957%)  route 3.118ns (71.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          1.104     9.534    clear__0
    SLICE_X60Y30         FDCE                                         f  x_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[30]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[30]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.271ns (28.957%)  route 3.118ns (71.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          1.104     9.534    clear__0
    SLICE_X60Y30         FDCE                                         f  x_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  x_reg[31]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[31]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.271ns (29.900%)  route 2.980ns (70.100%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.965     9.395    clear__0
    SLICE_X60Y29         FDCE                                         f  x_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[24]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.271ns (29.900%)  route 2.980ns (70.100%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.965     9.395    clear__0
    SLICE_X60Y29         FDCE                                         f  x_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[25]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.271ns (29.900%)  route 2.980ns (70.100%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.965     9.395    clear__0
    SLICE_X60Y29         FDCE                                         f  x_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[26]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.271ns (29.900%)  route 2.980ns (70.100%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.623     5.144    CLK_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  x_reg[23]/Q
                         net (fo=14, routed)          2.005     7.668    x_reg[23]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  x[0]_i_12/O
                         net (fo=1, routed)           0.000     7.792    x[0]_i_12_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.193 r  x_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.202    x_reg[0]_i_7_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.430 f  x_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.965     9.395    clear__0
    SLICE_X60Y29         FDCE                                         f  x_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  x_reg[27]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Recov_fdce_C_CLR)     -0.508    14.579    x_reg[27]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 n_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.420ns (33.605%)  route 2.806ns (66.395%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     5.068    CLK_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  n_reg[15]/Q
                         net (fo=5, routed)           1.406     6.992    n_reg[15]
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.116 r  n[0]_i_14/O
                         net (fo=1, routed)           0.000     7.116    n[0]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.666 r  n_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.666    n_reg[0]_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.894 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          1.400     9.294    n_reg[0]_i_2_n_1
    SLICE_X30Y22         FDCE                                         f  n_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  n_reg[10]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y22         FDCE (Recov_fdce_C_CLR)     -0.508    14.504    n_reg[10]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 n_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.420ns (33.605%)  route 2.806ns (66.395%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.547     5.068    CLK_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  n_reg[15]/Q
                         net (fo=5, routed)           1.406     6.992    n_reg[15]
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.116 r  n[0]_i_14/O
                         net (fo=1, routed)           0.000     7.116    n[0]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.666 r  n_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.666    n_reg[0]_i_7_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.894 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          1.400     9.294    n_reg[0]_i_2_n_1
    SLICE_X30Y22         FDCE                                         f  n_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (INOUT)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  n_reg[11]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y22         FDCE (Recov_fdce_C_CLR)     -0.508    14.504    n_reg[11]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.363ns (49.246%)  route 0.374ns (50.754%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 f  n_reg[26]/Q
                         net (fo=5, routed)           0.162     1.760    n_reg[26]
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  n[0]_i_10/O
                         net (fo=1, routed)           0.000     1.805    n[0]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.959 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.212     2.171    n_reg[0]_i_2_n_1
    SLICE_X30Y24         FDCE                                         f  n_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X30Y24         FDCE                                         r  n_reg[16]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X30Y24         FDCE (Remov_fdce_C_CLR)     -0.132     1.333    n_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.363ns (49.246%)  route 0.374ns (50.754%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 f  n_reg[26]/Q
                         net (fo=5, routed)           0.162     1.760    n_reg[26]
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  n[0]_i_10/O
                         net (fo=1, routed)           0.000     1.805    n[0]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.959 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.212     2.171    n_reg[0]_i_2_n_1
    SLICE_X30Y24         FDCE                                         f  n_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X30Y24         FDCE                                         r  n_reg[17]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X30Y24         FDCE (Remov_fdce_C_CLR)     -0.132     1.333    n_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.363ns (49.246%)  route 0.374ns (50.754%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 f  n_reg[26]/Q
                         net (fo=5, routed)           0.162     1.760    n_reg[26]
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  n[0]_i_10/O
                         net (fo=1, routed)           0.000     1.805    n[0]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.959 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.212     2.171    n_reg[0]_i_2_n_1
    SLICE_X30Y24         FDCE                                         f  n_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X30Y24         FDCE                                         r  n_reg[18]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X30Y24         FDCE (Remov_fdce_C_CLR)     -0.132     1.333    n_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.363ns (49.246%)  route 0.374ns (50.754%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 f  n_reg[26]/Q
                         net (fo=5, routed)           0.162     1.760    n_reg[26]
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  n[0]_i_10/O
                         net (fo=1, routed)           0.000     1.805    n[0]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.959 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.212     2.171    n_reg[0]_i_2_n_1
    SLICE_X30Y24         FDCE                                         f  n_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.816     1.943    CLK_IBUF_BUFG
    SLICE_X30Y24         FDCE                                         r  n_reg[19]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X30Y24         FDCE (Remov_fdce_C_CLR)     -0.132     1.333    n_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 p_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.401ns (56.261%)  route 0.312ns (43.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  p_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[11]/Q
                         net (fo=5, routed)           0.128     1.746    p_reg[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  p[0]_i_16/O
                         net (fo=1, routed)           0.000     1.791    p[0]_i_16_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.900 r  p_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.900    p_reg[0]_i_11_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  p_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.940    p_reg[0]_i_7_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     2.006 f  p_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.184     2.190    clear
    SLICE_X59Y45         FDCE                                         f  p_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  p_reg[16]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.157     1.336    p_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 p_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.401ns (56.261%)  route 0.312ns (43.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  p_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[11]/Q
                         net (fo=5, routed)           0.128     1.746    p_reg[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  p[0]_i_16/O
                         net (fo=1, routed)           0.000     1.791    p[0]_i_16_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.900 r  p_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.900    p_reg[0]_i_11_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  p_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.940    p_reg[0]_i_7_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     2.006 f  p_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.184     2.190    clear
    SLICE_X59Y45         FDCE                                         f  p_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  p_reg[17]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.157     1.336    p_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 p_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.401ns (56.261%)  route 0.312ns (43.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  p_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[11]/Q
                         net (fo=5, routed)           0.128     1.746    p_reg[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  p[0]_i_16/O
                         net (fo=1, routed)           0.000     1.791    p[0]_i_16_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.900 r  p_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.900    p_reg[0]_i_11_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  p_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.940    p_reg[0]_i_7_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     2.006 f  p_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.184     2.190    clear
    SLICE_X59Y45         FDCE                                         f  p_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  p_reg[18]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.157     1.336    p_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 p_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.401ns (56.261%)  route 0.312ns (43.739%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  p_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  p_reg[11]/Q
                         net (fo=5, routed)           0.128     1.746    p_reg[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  p[0]_i_16/O
                         net (fo=1, routed)           0.000     1.791    p[0]_i_16_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.900 r  p_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.900    p_reg[0]_i_11_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  p_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.940    p_reg[0]_i_7_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     2.006 f  p_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.184     2.190    clear
    SLICE_X59Y45         FDCE                                         f  p_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  p_reg[19]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.157     1.336    p_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.363ns (45.939%)  route 0.427ns (54.061%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 f  n_reg[26]/Q
                         net (fo=5, routed)           0.162     1.760    n_reg[26]
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  n[0]_i_10/O
                         net (fo=1, routed)           0.000     1.805    n[0]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.959 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.265     2.224    n_reg[0]_i_2_n_1
    SLICE_X30Y23         FDCE                                         f  n_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     1.944    CLK_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  n_reg[12]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y23         FDCE (Remov_fdce_C_CLR)     -0.132     1.334    n_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.363ns (45.939%)  route 0.427ns (54.061%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 f  n_reg[26]/Q
                         net (fo=5, routed)           0.162     1.760    n_reg[26]
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  n[0]_i_10/O
                         net (fo=1, routed)           0.000     1.805    n[0]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.959 f  n_reg[0]_i_2/CO[2]
                         net (fo=32, routed)          0.265     2.224    n_reg[0]_i_2_n_1
    SLICE_X30Y23         FDCE                                         f  n_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (INOUT)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.817     1.944    CLK_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  n_reg[13]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y23         FDCE (Remov_fdce_C_CLR)     -0.132     1.334    n_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.890    





