FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 34;
0"NC";
1"GND_SIGNAL\g";
%"GND_SIGNAL"
"1","(-3300,5600)","0","standard","I1";
;
CDS_LIB"standard"
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING";
"GND"1;
%"ADV7612BSWZ"
"2","(-5000,4350)","0","kvm_matrix_lib","I2";
;
CDS_LIB"kvm_matrix_lib"
$LOCATION"?"
PACK_TYPE""
VALUE"";
"EP"1;
"NC_2"0;
"NC"0;
"HS"0;
"CEC"0;
"VS/FIELD/ALSB"0;
"LLC"0;
"P35"0;
"P34"0;
"P33"0;
"P32"0;
"P31"0;
"P30"0;
"P29"0;
"P28"0;
"P27"0;
"P26"0;
"P25"0;
"P24"0;
"P23"0;
"P22"0;
"P21"0;
"P20"0;
"P19"0;
"P18"0;
"P17"0;
"P16"0;
"P15"0;
"P14"0;
"P13"0;
"P12"0;
"P11"0;
"P10"0;
"P9"0;
"P8"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"P2"0;
"P1"0;
"P0"0;
END.
