
---------- Begin Simulation Statistics ----------
final_tick                                  273381000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 418376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724464                       # Number of bytes of host memory used
host_op_rate                                   811008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.23                       # Real time elapsed on the host
host_tick_rate                             1202791519                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       95057                       # Number of instructions simulated
sim_ops                                        184323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000273                       # Number of seconds simulated
sim_ticks                                   273381000                       # Number of ticks simulated
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             1                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                1                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          1                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu.num_int_insts                            1                       # number of integer instructions
system.cpu.num_int_register_reads                   3                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          1                       # Class of executed instruction
system.cpu.workload.numSyscalls                    46                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                     18174                       # Number of branches fetched
system.switch_cpus.committedInsts               81453                       # Number of instructions committed
system.switch_cpus.committedOps                160300                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses               20576                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   250                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                7878                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    28                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              106571                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   114                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                   514440                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles             514440                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       114599                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        60916                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        15645                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           8471                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  8471                       # number of float instructions
system.switch_cpus.num_fp_register_reads        13620                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         6708                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                1816                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        153801                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               153801                       # number of integer instructions
system.switch_cpus.num_int_register_reads       294113                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       127632                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               20558                       # Number of load instructions
system.switch_cpus.num_mem_refs                 28432                       # number of memory refs
system.switch_cpus.num_store_insts               7874                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1783      1.11%      1.11% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            124087     77.36%     78.48% # Class of executed instruction
system.switch_cpus.op_class::IntMult               21      0.01%     78.49% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               482      0.30%     78.79% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              95      0.06%     78.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     78.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     78.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     78.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     78.85% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     78.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     78.85% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     78.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              822      0.51%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     79.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1282      0.80%     80.16% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     80.16% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             1862      1.16%     81.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1203      0.75%     82.07% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     82.07% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     82.07% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            323      0.20%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     82.27% # Class of executed instruction
system.switch_cpus.op_class::MemRead            18544     11.56%     93.84% # Class of executed instruction
system.switch_cpus.op_class::MemWrite            7115      4.44%     98.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         2014      1.26%     99.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          759      0.47%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             160392                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          670                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         7210                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits         1010                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         2251                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         1241                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups          7742                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS            83                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          328                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           20296                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          13240                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          672                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             2426                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         1409                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts        27512                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        13603                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        24022                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        27277                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.880669                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.043778                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        20905     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1619      5.94%     82.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2         1072      3.93%     86.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3         1195      4.38%     90.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          435      1.59%     92.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          324      1.19%     93.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          184      0.67%     94.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          134      0.49%     94.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         1409      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        27277                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              666                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls           54                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           23516                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                3979                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          164      0.68%      0.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        17829     74.22%     74.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     74.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          363      1.51%     76.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           18      0.07%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           72      0.30%     76.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          108      0.45%     77.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          144      0.60%     77.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           72      0.30%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     78.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         3799     15.81%     93.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         1201      5.00%     98.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          180      0.75%     99.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite           72      0.30%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        24022                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 5252                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             13603                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               24022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.376094                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.376094                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        20263                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        62632                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           2287                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            6503                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          677                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         1643                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              6873                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                  82                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              2659                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   1                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches              7742                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            3590                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               29570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                41990                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          1354                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.239527                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles          945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         1093                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.299115                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        31377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.374064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.433312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          20156     64.24%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            293      0.93%     65.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            627      2.00%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            662      2.11%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            782      2.49%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            482      1.54%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            537      1.71%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            506      1.61%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           7332     23.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        31377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            2039                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           1172                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts          831                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           3415                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.262979                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               9517                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             2659                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         13824                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         8322                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         3163                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        51656                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         6858                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         1720                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        40822                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           66                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          124                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          677                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          205                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          477                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         4313                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         1888                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           27                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           52325                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               40189                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.581691                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           30437                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.243395                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                40687                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          57925                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         33908                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.420859                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.420859                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          498      1.17%      1.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        30610     71.95%     73.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0      0.00%     73.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          378      0.89%     74.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           48      0.11%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     74.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           94      0.22%     74.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          404      0.95%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          206      0.48%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           84      0.20%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         6988     16.42%     92.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         2554      6.00%     98.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          431      1.01%     99.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          251      0.59%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        42546                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          1549                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         3069                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         1377                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         3478                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt              1169                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027476                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           748     63.99%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt           14      1.20%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          307     26.26%     91.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           83      7.10%     98.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           13      1.11%     99.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            4      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        41668                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       115065                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        38812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        75698                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            51656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           42546                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined        27518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          500                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined        39560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        31377                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.355961                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.410703                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        21914     69.84%     69.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         1157      3.69%     73.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         1331      4.24%     77.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3          979      3.12%     80.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1139      3.63%     84.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1147      3.66%     88.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         1558      4.97%     93.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7         1065      3.39%     96.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8         1087      3.46%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        31377                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.316317                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              3594                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  12                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          108                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         8322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         3163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         18159                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles                  32322                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         17931                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        30945                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents          876                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           2980                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         1258                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          236                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       156301                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        58801                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        72626                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            7320                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents           30                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          677                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         2465                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          41523                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         3407                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups        89588                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            4267                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              77350                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes            107390                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         2250                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1668                       # Transaction distribution
system.membus.trans_dist::ReadExReq               580                       # Transaction distribution
system.membus.trans_dist::ReadExResp              580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1668                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       143872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       143872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  143872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2248                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3004500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11950500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF    273381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    273381000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             596                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           569                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       153280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 196928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              11                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003770                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2378     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2387                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2592500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2710500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            852000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          116                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data           11                       # number of demand (read+write) hits
system.l2.demand_hits::total                      128                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          116                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data           11                       # number of overall hits
system.l2.overall_hits::total                     128                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          528                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1551                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          129                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2248                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          528                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1551                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          129                       # number of overall misses
system.l2.overall_misses::total                  2248                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     46035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    135964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst      3400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     12322500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        197722000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     46035500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    135964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      3400000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     12322500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       197722000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         1667                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         1667                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.998110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.930414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.921429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.946128                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.998110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.930414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.921429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.946128                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87188.446970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87662.153449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 87179.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 95523.255814                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87954.626335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87188.446970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87662.153449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 87179.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 95523.255814                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87954.626335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2247                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2247                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     43395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    128209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      3205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     11677500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    186487000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     43395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    128209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      3205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     11677500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    186487000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.998110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.930414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.921429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.945707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.998110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.930414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.921429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.945707                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82188.446970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82662.153449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82179.487179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90523.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82993.769470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82188.446970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82662.153449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82179.487179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90523.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82993.769470                       # average overall mshr miss latency
system.l2.replacements                             10                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          588                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              588                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 580                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     49659000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data       189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49848500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.973064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85915.224913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data        94750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85945.689655                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     46769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.973064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80915.224913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        89750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80945.689655                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     46035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      3400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49435500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.998110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87188.446970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87179.487179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87034.330986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          528                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     43395500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      3205000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46600500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.998110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82188.446970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82179.487179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82187.830688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     86305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     12133000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     98438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         1073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.906803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.920290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.908340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88699.897225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 95535.433071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89489.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     81440000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     11498000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     92938000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.906803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.920290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.908340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83699.897225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 90535.433071                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84489.090909                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1172.850864                       # Cycle average of tags in use
system.l2.tags.total_refs                        3784                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2251                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.681031                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.099164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.144599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   395.480390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   771.573457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.873029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data     3.680225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.096553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.188372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.000898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.286341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          695                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1458                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.547119                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     32523                       # Number of tag accesses
system.l2.tags.data_accesses                    32523                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                      3784                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims              2251                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                           3784                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst          528                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data         1551                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.inst           39                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          129                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2248                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst          528                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data         1551                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.inst           39                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          129                       # number of overall misses
system.l3.overall_misses::total                  2248                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.inst     40227500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data    118903000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.inst      2971000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     10903500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        173005000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst     40227500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data    118903000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      2971000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     10903500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       173005000                       # number of overall miss cycles
system.l3.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst          528                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data         1551                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.inst           39                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          129                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2248                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst          528                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data         1551                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           39                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          129                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2248                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.inst 76188.446970                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 76662.153449                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 76179.487179                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 84523.255814                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 76959.519573                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 76188.446970                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 76662.153449                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 76179.487179                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 84523.255814                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 76959.519573                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus.inst          528                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data         1551                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.inst           39                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          129                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2247                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst          528                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data         1551                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           39                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          129                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2247                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.inst     34947500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data    103393000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      2581000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data      9613500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    150535000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst     34947500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data    103393000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      2581000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data      9613500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    150535000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999555                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999555                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 66188.446970                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 66662.153449                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 66179.487179                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74523.255814                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 66993.769470                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 66188.446970                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 66662.153449                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 66179.487179                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74523.255814                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 66993.769470                       # average overall mshr miss latency
system.l3.replacements                              1                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_misses::.switch_cpus.data          578                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_1.data            2                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 580                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data     43301000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data       167500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      43468500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data          578                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               580                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 74915.224913                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data        83750                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 74945.689655                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data          578                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data            2                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            580                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data     37521000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       147500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     37668500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64915.224913                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        73750                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 64945.689655                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst          528                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data          973                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           39                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          127                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1668                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst     40227500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data     75602000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      2971000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     10736000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    129536500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst          528                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data          973                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           39                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1668                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 76188.446970                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77699.897225                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 76179.487179                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84535.433071                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 77659.772182                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst          528                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data          973                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           39                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          127                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1667                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     34947500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     65872000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      2581000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      9466000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    112866500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999400                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 66188.446970                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 67699.897225                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 66179.487179                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74535.433071                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 67706.358728                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1173.614110                       # Cycle average of tags in use
system.l3.tags.total_refs                        2250                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2248                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.000890                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst         0.393158                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst   395.991693                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   771.669552                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.874527                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data     3.685180                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.012085                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.023549                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000057                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.000112                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.035816                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2247                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1467                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.068573                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     38248                       # Number of tag accesses
system.l3.tags.data_accesses                    38248                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                      2250                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims              2248                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                           2250                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              1668                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              580                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             580                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1668                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         4498                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side       143936                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               1                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2249                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000445                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.021087                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2248     99.96%     99.96% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2249                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            1125500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           3370500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        33792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        99264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data         8256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             143872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        33792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36352                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2248                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            234106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    123607712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    363097655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst      9130115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     30199612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             526269199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       234106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    123607712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst      9130115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        132971933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           234106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    123607712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    363097655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst      9130115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     30199612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            526269199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15913500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                58044750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7082.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25832.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2247                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.118845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.397202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          182     38.56%     38.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     23.52%     62.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      9.32%     71.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      5.93%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      4.03%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      2.97%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.97%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.27%     88.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54     11.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          472                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 143808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  143808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       526.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    526.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     273128500                       # Total gap between requests
system.mem_ctrls.avgGap                     121552.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        33792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        99264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         2496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data         8256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 123607712.313584342599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 363097654.921153962612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 9130115.114071570337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 30199611.531159810722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           39                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13262750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     39507500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       974000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      4300500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25118.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25472.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     24974.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33337.21                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1570800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               831105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9838920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        117810450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5769600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          157333275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.509179                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     13654000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    250627000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1834980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               960135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6204660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         97912890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         22525440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          150950505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.161654                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     57675000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    206606000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst       106042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         3519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           109561                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst       106042                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         3519                       # number of overall hits
system.cpu.icache.overall_hits::total          109561                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          529                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          529                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total           599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     46836000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      4921000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51757000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     46836000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      4921000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51757000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       106571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         3588                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       110160                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       106571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         3588                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       110160                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.019231                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005438                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.019231                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005438                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88536.862004                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 71318.840580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86405.676127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88536.862004                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 71318.840580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86405.676127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          529                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          568                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          529                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          568                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     46571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      3440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     46571500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      3440500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50012000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.004964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.010870                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005156                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.004964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.010870                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005156                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88036.862004                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88217.948718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88049.295775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88036.862004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88217.948718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88049.295775                       # average overall mshr miss latency
system.cpu.icache.replacements                    113                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       106042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         3519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          109561                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          529                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     46836000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      4921000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51757000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       106571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         3588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       110160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.019231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88536.862004                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 71318.840580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86405.676127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          529                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     46571500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      3440500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50012000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.004964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.010870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88036.862004                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88217.948718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88049.295775                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.346619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              110130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            193.550088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.957788                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   352.516587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.872244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.688509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            441209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           441209                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse            110130                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          569                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                 110160                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data        26695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         7381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34076                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data        26695                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         7381                       # number of overall hits
system.cpu.dcache.overall_hits::total           34076                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         1667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          247                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1914                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1667                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          247                       # number of overall misses
system.cpu.dcache.overall_misses::total          1914                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    139109500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     22199000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    161308500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    139109500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     22199000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    161308500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data        28362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         7628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        35990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        28362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         7628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        35990                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.058776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.032381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.058776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.032381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83449.010198                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 89874.493927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84278.213166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83449.010198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 89874.493927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84278.213166                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          588                       # number of writebacks
system.cpu.dcache.writebacks::total               588                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         1667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         1667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1807                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    138276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     12523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    150799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    138276000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     12523000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    150799000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.058776                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.018353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050208                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.058776                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.018353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050208                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82949.010198                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data        89450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83452.684007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82949.010198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data        89450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83452.684007                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        19423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         6113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         1073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     88471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     22006500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    110477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        20496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         6358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.052352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.038534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82452.003728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 89822.448980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83822.078907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         1073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     87934500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     12331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.052352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.021705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81952.003728                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 89358.695652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82796.036334                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         7272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     50638500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data       192500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50831000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         7866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9136                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001575                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        85250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data        96250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85286.912752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     50341500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data       191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     50533000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001575                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065236                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        84750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data        95750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84786.912752                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           402.144381                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               35883                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.857775                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   398.290444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     3.853937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.777911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.007527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.785438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            145767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           145767                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse             35883                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims         1807                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                  35990                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273381000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF    273381000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
