$date
	Fri Mar 31 16:52:53 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var reg 8 ! B [7:0] $end
$upscope $end
$scope module test $end
$var reg 8 " A [7:0] $end
$upscope $end
$scope module test $end
$var wire 8 # C [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#2
b101 #
b101 !
b100 "
#4
b11 #
b1 !
b11 "
#6
