
Balancer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008da8  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  08008f90  08008f90  00018f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080093a0  080093a0  000193a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080093a4  080093a4  000193a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000334  20000000  080093a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000369c  20000334  080096dc  00020334  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200039d0  080096dc  000239d0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020334  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000f431  00000000  00000000  0002035d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00038809  00000000  00000000  0002f78e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000074eb  00000000  00000000  00067f97  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000018e0  00000000  00000000  0006f488  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002720  00000000  00000000  00070d68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00013c19  00000000  00000000  00073488  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000084d6  00000000  00000000  000870a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0008f577  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000055a4  00000000  00000000  0008f5f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000334 	.word	0x20000334
 8000204:	00000000 	.word	0x00000000
 8000208:	08008f78 	.word	0x08008f78

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000338 	.word	0x20000338
 8000224:	08008f78 	.word	0x08008f78

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__aeabi_d2iz>:
 80009cc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009d4:	d215      	bcs.n	8000a02 <__aeabi_d2iz+0x36>
 80009d6:	d511      	bpl.n	80009fc <__aeabi_d2iz+0x30>
 80009d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e0:	d912      	bls.n	8000a08 <__aeabi_d2iz+0x3c>
 80009e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009f2:	fa23 f002 	lsr.w	r0, r3, r2
 80009f6:	bf18      	it	ne
 80009f8:	4240      	negne	r0, r0
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a06:	d105      	bne.n	8000a14 <__aeabi_d2iz+0x48>
 8000a08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a0c:	bf08      	it	eq
 8000a0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a12:	4770      	bx	lr
 8000a14:	f04f 0000 	mov.w	r0, #0
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_frsub>:
 8000abc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ac0:	e002      	b.n	8000ac8 <__addsf3>
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_fsub>:
 8000ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac8 <__addsf3>:
 8000ac8:	0042      	lsls	r2, r0, #1
 8000aca:	bf1f      	itttt	ne
 8000acc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ad0:	ea92 0f03 	teqne	r2, r3
 8000ad4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000adc:	d06a      	beq.n	8000bb4 <__addsf3+0xec>
 8000ade:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ae2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae6:	bfc1      	itttt	gt
 8000ae8:	18d2      	addgt	r2, r2, r3
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	4048      	eorgt	r0, r1
 8000aee:	4041      	eorgt	r1, r0
 8000af0:	bfb8      	it	lt
 8000af2:	425b      	neglt	r3, r3
 8000af4:	2b19      	cmp	r3, #25
 8000af6:	bf88      	it	hi
 8000af8:	4770      	bxhi	lr
 8000afa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000afe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b16:	bf18      	it	ne
 8000b18:	4249      	negne	r1, r1
 8000b1a:	ea92 0f03 	teq	r2, r3
 8000b1e:	d03f      	beq.n	8000ba0 <__addsf3+0xd8>
 8000b20:	f1a2 0201 	sub.w	r2, r2, #1
 8000b24:	fa41 fc03 	asr.w	ip, r1, r3
 8000b28:	eb10 000c 	adds.w	r0, r0, ip
 8000b2c:	f1c3 0320 	rsb	r3, r3, #32
 8000b30:	fa01 f103 	lsl.w	r1, r1, r3
 8000b34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__addsf3+0x78>
 8000b3a:	4249      	negs	r1, r1
 8000b3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b44:	d313      	bcc.n	8000b6e <__addsf3+0xa6>
 8000b46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b4a:	d306      	bcc.n	8000b5a <__addsf3+0x92>
 8000b4c:	0840      	lsrs	r0, r0, #1
 8000b4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b52:	f102 0201 	add.w	r2, r2, #1
 8000b56:	2afe      	cmp	r2, #254	; 0xfe
 8000b58:	d251      	bcs.n	8000bfe <__addsf3+0x136>
 8000b5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b62:	bf08      	it	eq
 8000b64:	f020 0001 	biceq.w	r0, r0, #1
 8000b68:	ea40 0003 	orr.w	r0, r0, r3
 8000b6c:	4770      	bx	lr
 8000b6e:	0049      	lsls	r1, r1, #1
 8000b70:	eb40 0000 	adc.w	r0, r0, r0
 8000b74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	d1ed      	bne.n	8000b5a <__addsf3+0x92>
 8000b7e:	fab0 fc80 	clz	ip, r0
 8000b82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b86:	ebb2 020c 	subs.w	r2, r2, ip
 8000b8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8e:	bfaa      	itet	ge
 8000b90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b94:	4252      	neglt	r2, r2
 8000b96:	4318      	orrge	r0, r3
 8000b98:	bfbc      	itt	lt
 8000b9a:	40d0      	lsrlt	r0, r2
 8000b9c:	4318      	orrlt	r0, r3
 8000b9e:	4770      	bx	lr
 8000ba0:	f092 0f00 	teq	r2, #0
 8000ba4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba8:	bf06      	itte	eq
 8000baa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bae:	3201      	addeq	r2, #1
 8000bb0:	3b01      	subne	r3, #1
 8000bb2:	e7b5      	b.n	8000b20 <__addsf3+0x58>
 8000bb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bbc:	bf18      	it	ne
 8000bbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc2:	d021      	beq.n	8000c08 <__addsf3+0x140>
 8000bc4:	ea92 0f03 	teq	r2, r3
 8000bc8:	d004      	beq.n	8000bd4 <__addsf3+0x10c>
 8000bca:	f092 0f00 	teq	r2, #0
 8000bce:	bf08      	it	eq
 8000bd0:	4608      	moveq	r0, r1
 8000bd2:	4770      	bx	lr
 8000bd4:	ea90 0f01 	teq	r0, r1
 8000bd8:	bf1c      	itt	ne
 8000bda:	2000      	movne	r0, #0
 8000bdc:	4770      	bxne	lr
 8000bde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000be2:	d104      	bne.n	8000bee <__addsf3+0x126>
 8000be4:	0040      	lsls	r0, r0, #1
 8000be6:	bf28      	it	cs
 8000be8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bec:	4770      	bx	lr
 8000bee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bf2:	bf3c      	itt	cc
 8000bf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bxcc	lr
 8000bfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c06:	4770      	bx	lr
 8000c08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c0c:	bf16      	itet	ne
 8000c0e:	4608      	movne	r0, r1
 8000c10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c14:	4601      	movne	r1, r0
 8000c16:	0242      	lsls	r2, r0, #9
 8000c18:	bf06      	itte	eq
 8000c1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1e:	ea90 0f01 	teqeq	r0, r1
 8000c22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_ui2f>:
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	e004      	b.n	8000c38 <__aeabi_i2f+0x8>
 8000c2e:	bf00      	nop

08000c30 <__aeabi_i2f>:
 8000c30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c34:	bf48      	it	mi
 8000c36:	4240      	negmi	r0, r0
 8000c38:	ea5f 0c00 	movs.w	ip, r0
 8000c3c:	bf08      	it	eq
 8000c3e:	4770      	bxeq	lr
 8000c40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c44:	4601      	mov	r1, r0
 8000c46:	f04f 0000 	mov.w	r0, #0
 8000c4a:	e01c      	b.n	8000c86 <__aeabi_l2f+0x2a>

08000c4c <__aeabi_ul2f>:
 8000c4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c50:	bf08      	it	eq
 8000c52:	4770      	bxeq	lr
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	e00a      	b.n	8000c70 <__aeabi_l2f+0x14>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_l2f>:
 8000c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c60:	bf08      	it	eq
 8000c62:	4770      	bxeq	lr
 8000c64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c68:	d502      	bpl.n	8000c70 <__aeabi_l2f+0x14>
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	ea5f 0c01 	movs.w	ip, r1
 8000c74:	bf02      	ittt	eq
 8000c76:	4684      	moveq	ip, r0
 8000c78:	4601      	moveq	r1, r0
 8000c7a:	2000      	moveq	r0, #0
 8000c7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c80:	bf08      	it	eq
 8000c82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c8a:	fabc f28c 	clz	r2, ip
 8000c8e:	3a08      	subs	r2, #8
 8000c90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c94:	db10      	blt.n	8000cb8 <__aeabi_l2f+0x5c>
 8000c96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f102 0220 	add.w	r2, r2, #32
 8000cbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc0:	f1c2 0220 	rsb	r2, r2, #32
 8000cc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000ccc:	eb43 0002 	adc.w	r0, r3, r2
 8000cd0:	bf08      	it	eq
 8000cd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_fmul>:
 8000cd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cdc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ce0:	bf1e      	ittt	ne
 8000ce2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce6:	ea92 0f0c 	teqne	r2, ip
 8000cea:	ea93 0f0c 	teqne	r3, ip
 8000cee:	d06f      	beq.n	8000dd0 <__aeabi_fmul+0xf8>
 8000cf0:	441a      	add	r2, r3
 8000cf2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf6:	0240      	lsls	r0, r0, #9
 8000cf8:	bf18      	it	ne
 8000cfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfe:	d01e      	beq.n	8000d3e <__aeabi_fmul+0x66>
 8000d00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d18:	bf3e      	ittt	cc
 8000d1a:	0049      	lslcc	r1, r1, #1
 8000d1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d20:	005b      	lslcc	r3, r3, #1
 8000d22:	ea40 0001 	orr.w	r0, r0, r1
 8000d26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d2a:	2afd      	cmp	r2, #253	; 0xfd
 8000d2c:	d81d      	bhi.n	8000d6a <__aeabi_fmul+0x92>
 8000d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d36:	bf08      	it	eq
 8000d38:	f020 0001 	biceq.w	r0, r0, #1
 8000d3c:	4770      	bx	lr
 8000d3e:	f090 0f00 	teq	r0, #0
 8000d42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d46:	bf08      	it	eq
 8000d48:	0249      	lsleq	r1, r1, #9
 8000d4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d52:	3a7f      	subs	r2, #127	; 0x7f
 8000d54:	bfc2      	ittt	gt
 8000d56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5e:	4770      	bxgt	lr
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	dc5d      	bgt.n	8000e28 <__aeabi_fmul+0x150>
 8000d6c:	f112 0f19 	cmn.w	r2, #25
 8000d70:	bfdc      	itt	le
 8000d72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d76:	4770      	bxle	lr
 8000d78:	f1c2 0200 	rsb	r2, r2, #0
 8000d7c:	0041      	lsls	r1, r0, #1
 8000d7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d82:	f1c2 0220 	rsb	r2, r2, #32
 8000d86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8e:	f140 0000 	adc.w	r0, r0, #0
 8000d92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d96:	bf08      	it	eq
 8000d98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d9c:	4770      	bx	lr
 8000d9e:	f092 0f00 	teq	r2, #0
 8000da2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0040      	lsleq	r0, r0, #1
 8000daa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dae:	3a01      	subeq	r2, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fmul+0xce>
 8000db2:	ea40 000c 	orr.w	r0, r0, ip
 8000db6:	f093 0f00 	teq	r3, #0
 8000dba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dbe:	bf02      	ittt	eq
 8000dc0:	0049      	lsleq	r1, r1, #1
 8000dc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dc6:	3b01      	subeq	r3, #1
 8000dc8:	d0f9      	beq.n	8000dbe <__aeabi_fmul+0xe6>
 8000dca:	ea41 010c 	orr.w	r1, r1, ip
 8000dce:	e78f      	b.n	8000cf0 <__aeabi_fmul+0x18>
 8000dd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd4:	ea92 0f0c 	teq	r2, ip
 8000dd8:	bf18      	it	ne
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d00a      	beq.n	8000df6 <__aeabi_fmul+0x11e>
 8000de0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000de4:	bf18      	it	ne
 8000de6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	d1d8      	bne.n	8000d9e <__aeabi_fmul+0xc6>
 8000dec:	ea80 0001 	eor.w	r0, r0, r1
 8000df0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df4:	4770      	bx	lr
 8000df6:	f090 0f00 	teq	r0, #0
 8000dfa:	bf17      	itett	ne
 8000dfc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e00:	4608      	moveq	r0, r1
 8000e02:	f091 0f00 	teqne	r1, #0
 8000e06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e0a:	d014      	beq.n	8000e36 <__aeabi_fmul+0x15e>
 8000e0c:	ea92 0f0c 	teq	r2, ip
 8000e10:	d101      	bne.n	8000e16 <__aeabi_fmul+0x13e>
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	d10f      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e16:	ea93 0f0c 	teq	r3, ip
 8000e1a:	d103      	bne.n	8000e24 <__aeabi_fmul+0x14c>
 8000e1c:	024b      	lsls	r3, r1, #9
 8000e1e:	bf18      	it	ne
 8000e20:	4608      	movne	r0, r1
 8000e22:	d108      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e24:	ea80 0001 	eor.w	r0, r0, r1
 8000e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e34:	4770      	bx	lr
 8000e36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e3e:	4770      	bx	lr

08000e40 <__aeabi_fdiv>:
 8000e40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e48:	bf1e      	ittt	ne
 8000e4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4e:	ea92 0f0c 	teqne	r2, ip
 8000e52:	ea93 0f0c 	teqne	r3, ip
 8000e56:	d069      	beq.n	8000f2c <__aeabi_fdiv+0xec>
 8000e58:	eba2 0203 	sub.w	r2, r2, r3
 8000e5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e60:	0249      	lsls	r1, r1, #9
 8000e62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e66:	d037      	beq.n	8000ed8 <__aeabi_fdiv+0x98>
 8000e68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	bf38      	it	cc
 8000e7c:	005b      	lslcc	r3, r3, #1
 8000e7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e86:	428b      	cmp	r3, r1
 8000e88:	bf24      	itt	cs
 8000e8a:	1a5b      	subcs	r3, r3, r1
 8000e8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e94:	bf24      	itt	cs
 8000e96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ea2:	bf24      	itt	cs
 8000ea4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eb0:	bf24      	itt	cs
 8000eb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eba:	011b      	lsls	r3, r3, #4
 8000ebc:	bf18      	it	ne
 8000ebe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ec2:	d1e0      	bne.n	8000e86 <__aeabi_fdiv+0x46>
 8000ec4:	2afd      	cmp	r2, #253	; 0xfd
 8000ec6:	f63f af50 	bhi.w	8000d6a <__aeabi_fmul+0x92>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed0:	bf08      	it	eq
 8000ed2:	f020 0001 	biceq.w	r0, r0, #1
 8000ed6:	4770      	bx	lr
 8000ed8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000edc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ee0:	327f      	adds	r2, #127	; 0x7f
 8000ee2:	bfc2      	ittt	gt
 8000ee4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eec:	4770      	bxgt	lr
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	f04f 0300 	mov.w	r3, #0
 8000ef6:	3a01      	subs	r2, #1
 8000ef8:	e737      	b.n	8000d6a <__aeabi_fmul+0x92>
 8000efa:	f092 0f00 	teq	r2, #0
 8000efe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0040      	lsleq	r0, r0, #1
 8000f06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f0a:	3a01      	subeq	r2, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fdiv+0xc2>
 8000f0e:	ea40 000c 	orr.w	r0, r0, ip
 8000f12:	f093 0f00 	teq	r3, #0
 8000f16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f1a:	bf02      	ittt	eq
 8000f1c:	0049      	lsleq	r1, r1, #1
 8000f1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f22:	3b01      	subeq	r3, #1
 8000f24:	d0f9      	beq.n	8000f1a <__aeabi_fdiv+0xda>
 8000f26:	ea41 010c 	orr.w	r1, r1, ip
 8000f2a:	e795      	b.n	8000e58 <__aeabi_fdiv+0x18>
 8000f2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	d108      	bne.n	8000f48 <__aeabi_fdiv+0x108>
 8000f36:	0242      	lsls	r2, r0, #9
 8000f38:	f47f af7d 	bne.w	8000e36 <__aeabi_fmul+0x15e>
 8000f3c:	ea93 0f0c 	teq	r3, ip
 8000f40:	f47f af70 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f44:	4608      	mov	r0, r1
 8000f46:	e776      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	d104      	bne.n	8000f58 <__aeabi_fdiv+0x118>
 8000f4e:	024b      	lsls	r3, r1, #9
 8000f50:	f43f af4c 	beq.w	8000dec <__aeabi_fmul+0x114>
 8000f54:	4608      	mov	r0, r1
 8000f56:	e76e      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f5c:	bf18      	it	ne
 8000f5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f62:	d1ca      	bne.n	8000efa <__aeabi_fdiv+0xba>
 8000f64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f68:	f47f af5c 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f70:	f47f af3c 	bne.w	8000dec <__aeabi_fmul+0x114>
 8000f74:	e75f      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f76:	bf00      	nop

08000f78 <__gesf2>:
 8000f78:	f04f 3cff 	mov.w	ip, #4294967295
 8000f7c:	e006      	b.n	8000f8c <__cmpsf2+0x4>
 8000f7e:	bf00      	nop

08000f80 <__lesf2>:
 8000f80:	f04f 0c01 	mov.w	ip, #1
 8000f84:	e002      	b.n	8000f8c <__cmpsf2+0x4>
 8000f86:	bf00      	nop

08000f88 <__cmpsf2>:
 8000f88:	f04f 0c01 	mov.w	ip, #1
 8000f8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f9c:	bf18      	it	ne
 8000f9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fa2:	d011      	beq.n	8000fc8 <__cmpsf2+0x40>
 8000fa4:	b001      	add	sp, #4
 8000fa6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000faa:	bf18      	it	ne
 8000fac:	ea90 0f01 	teqne	r0, r1
 8000fb0:	bf58      	it	pl
 8000fb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fb6:	bf88      	it	hi
 8000fb8:	17c8      	asrhi	r0, r1, #31
 8000fba:	bf38      	it	cc
 8000fbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fc0:	bf18      	it	ne
 8000fc2:	f040 0001 	orrne.w	r0, r0, #1
 8000fc6:	4770      	bx	lr
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	d102      	bne.n	8000fd4 <__cmpsf2+0x4c>
 8000fce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fd2:	d105      	bne.n	8000fe0 <__cmpsf2+0x58>
 8000fd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd8:	d1e4      	bne.n	8000fa4 <__cmpsf2+0x1c>
 8000fda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fde:	d0e1      	beq.n	8000fa4 <__cmpsf2+0x1c>
 8000fe0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_cfrcmple>:
 8000fe8:	4684      	mov	ip, r0
 8000fea:	4608      	mov	r0, r1
 8000fec:	4661      	mov	r1, ip
 8000fee:	e7ff      	b.n	8000ff0 <__aeabi_cfcmpeq>

08000ff0 <__aeabi_cfcmpeq>:
 8000ff0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ff2:	f7ff ffc9 	bl	8000f88 <__cmpsf2>
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	bf48      	it	mi
 8000ffa:	f110 0f00 	cmnmi.w	r0, #0
 8000ffe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001000 <__aeabi_fcmpeq>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff fff4 	bl	8000ff0 <__aeabi_cfcmpeq>
 8001008:	bf0c      	ite	eq
 800100a:	2001      	moveq	r0, #1
 800100c:	2000      	movne	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_fcmplt>:
 8001014:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001018:	f7ff ffea 	bl	8000ff0 <__aeabi_cfcmpeq>
 800101c:	bf34      	ite	cc
 800101e:	2001      	movcc	r0, #1
 8001020:	2000      	movcs	r0, #0
 8001022:	f85d fb08 	ldr.w	pc, [sp], #8
 8001026:	bf00      	nop

08001028 <__aeabi_fcmple>:
 8001028:	f84d ed08 	str.w	lr, [sp, #-8]!
 800102c:	f7ff ffe0 	bl	8000ff0 <__aeabi_cfcmpeq>
 8001030:	bf94      	ite	ls
 8001032:	2001      	movls	r0, #1
 8001034:	2000      	movhi	r0, #0
 8001036:	f85d fb08 	ldr.w	pc, [sp], #8
 800103a:	bf00      	nop

0800103c <__aeabi_fcmpge>:
 800103c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001040:	f7ff ffd2 	bl	8000fe8 <__aeabi_cfrcmple>
 8001044:	bf94      	ite	ls
 8001046:	2001      	movls	r0, #1
 8001048:	2000      	movhi	r0, #0
 800104a:	f85d fb08 	ldr.w	pc, [sp], #8
 800104e:	bf00      	nop

08001050 <__aeabi_fcmpgt>:
 8001050:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001054:	f7ff ffc8 	bl	8000fe8 <__aeabi_cfrcmple>
 8001058:	bf34      	ite	cc
 800105a:	2001      	movcc	r0, #1
 800105c:	2000      	movcs	r0, #0
 800105e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001062:	bf00      	nop

08001064 <__aeabi_f2iz>:
 8001064:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001068:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800106c:	d30f      	bcc.n	800108e <__aeabi_f2iz+0x2a>
 800106e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001072:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001076:	d90d      	bls.n	8001094 <__aeabi_f2iz+0x30>
 8001078:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800107c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001080:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001084:	fa23 f002 	lsr.w	r0, r3, r2
 8001088:	bf18      	it	ne
 800108a:	4240      	negne	r0, r0
 800108c:	4770      	bx	lr
 800108e:	f04f 0000 	mov.w	r0, #0
 8001092:	4770      	bx	lr
 8001094:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001098:	d101      	bne.n	800109e <__aeabi_f2iz+0x3a>
 800109a:	0242      	lsls	r2, r0, #9
 800109c:	d105      	bne.n	80010aa <__aeabi_f2iz+0x46>
 800109e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010a2:	bf08      	it	eq
 80010a4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010a8:	4770      	bx	lr
 80010aa:	f04f 0000 	mov.w	r0, #0
 80010ae:	4770      	bx	lr

080010b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80010b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80010b2:	e003      	b.n	80010bc <LoopCopyDataInit>

080010b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80010b4:	4b0b      	ldr	r3, [pc, #44]	; (80010e4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80010b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010ba:	3104      	adds	r1, #4

080010bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010bc:	480a      	ldr	r0, [pc, #40]	; (80010e8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010be:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010c4:	d3f6      	bcc.n	80010b4 <CopyDataInit>
  ldr r2, =_sbss
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010c8:	e002      	b.n	80010d0 <LoopFillZerobss>

080010ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010cc:	f842 3b04 	str.w	r3, [r2], #4

080010d0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80010d0:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80010d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80010d4:	d3f9      	bcc.n	80010ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010d6:	f006 f8ab 	bl	8007230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010da:	f006 fe91 	bl	8007e00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010de:	f005 fd6b 	bl	8006bb8 <main>
  bx lr
 80010e2:	4770      	bx	lr
  ldr r3, =_sidata
 80010e4:	080093a8 	.word	0x080093a8
  ldr r0, =_sdata
 80010e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010ec:	20000334 	.word	0x20000334
  ldr r2, =_sbss
 80010f0:	20000334 	.word	0x20000334
  ldr r3, = _ebss
 80010f4:	200039d0 	.word	0x200039d0

080010f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_2_IRQHandler>

080010fa <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010fa:	b510      	push	{r4, lr}
 80010fc:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80010fe:	f002 f9bd 	bl	800347c <HAL_RCC_GetHCLKFreq>
 8001102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001106:	fbb0 f0f3 	udiv	r0, r0, r3
 800110a:	f000 fb71 	bl	80017f0 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800110e:	2200      	movs	r2, #0
 8001110:	4621      	mov	r1, r4
 8001112:	f04f 30ff 	mov.w	r0, #4294967295
 8001116:	f000 fb2b 	bl	8001770 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800111a:	2000      	movs	r0, #0
 800111c:	bd10      	pop	{r4, pc}
	...

08001120 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <HAL_Init+0x20>)
{
 8001122:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001124:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001126:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001128:	f043 0310 	orr.w	r3, r3, #16
 800112c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112e:	f000 fb0d 	bl	800174c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001132:	200f      	movs	r0, #15
 8001134:	f7ff ffe1 	bl	80010fa <HAL_InitTick>
  HAL_MspInit();
 8001138:	f005 ff64 	bl	8007004 <HAL_MspInit>
}
 800113c:	2000      	movs	r0, #0
 800113e:	bd08      	pop	{r3, pc}
 8001140:	40022000 	.word	0x40022000

08001144 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001144:	4a02      	ldr	r2, [pc, #8]	; (8001150 <HAL_IncTick+0xc>)
 8001146:	6813      	ldr	r3, [r2, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000350 	.word	0x20000350

08001154 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001154:	4b01      	ldr	r3, [pc, #4]	; (800115c <HAL_GetTick+0x8>)
 8001156:	6818      	ldr	r0, [r3, #0]
}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20000350 	.word	0x20000350

08001160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001160:	b513      	push	{r0, r1, r4, lr}
 8001162:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8001164:	f7ff fff6 	bl	8001154 <HAL_GetTick>
 8001168:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800116a:	f7ff fff3 	bl	8001154 <HAL_GetTick>
 800116e:	9b01      	ldr	r3, [sp, #4]
 8001170:	1b00      	subs	r0, r0, r4
 8001172:	4298      	cmp	r0, r3
 8001174:	d3f9      	bcc.n	800116a <HAL_Delay+0xa>
  {
  }
}
 8001176:	b002      	add	sp, #8
 8001178:	bd10      	pop	{r4, pc}

0800117a <HAL_ADC_ConvCpltCallback>:
 800117a:	4770      	bx	lr

0800117c <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800117c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800117e:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001182:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001186:	d11b      	bne.n	80011c0 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001188:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800118a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800118e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	6892      	ldr	r2, [r2, #8]
 8001194:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001198:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800119c:	d10c      	bne.n	80011b8 <ADC_DMAConvCplt+0x3c>
 800119e:	68da      	ldr	r2, [r3, #12]
 80011a0:	b952      	cbnz	r2, 80011b8 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80011a8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011ac:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011ae:	bf5e      	ittt	pl
 80011b0:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 80011b2:	f042 0201 	orrpl.w	r2, r2, #1
 80011b6:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff ffde 	bl	800117a <HAL_ADC_ConvCpltCallback>
 80011be:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80011c0:	6a1b      	ldr	r3, [r3, #32]
  }
}
 80011c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80011c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c8:	4718      	bx	r3

080011ca <HAL_ADC_ConvHalfCpltCallback>:
 80011ca:	4770      	bx	lr

080011cc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80011cc:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80011ce:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80011d0:	f7ff fffb 	bl	80011ca <HAL_ADC_ConvHalfCpltCallback>
 80011d4:	bd08      	pop	{r3, pc}

080011d6 <HAL_ADC_ErrorCallback>:
{
 80011d6:	4770      	bx	lr

080011d8 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011d8:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80011da:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80011dc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80011de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011e2:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80011e4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80011e6:	f043 0304 	orr.w	r3, r3, #4
 80011ea:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80011ec:	f7ff fff3 	bl	80011d6 <HAL_ADC_ErrorCallback>
 80011f0:	bd08      	pop	{r3, pc}
	...

080011f4 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0;
 80011f4:	2300      	movs	r3, #0
{ 
 80011f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80011f8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80011fa:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80011fe:	2b01      	cmp	r3, #1
 8001200:	f000 80af 	beq.w	8001362 <HAL_ADC_ConfigChannel+0x16e>
 8001204:	2301      	movs	r3, #1
 8001206:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7)
 800120a:	684b      	ldr	r3, [r1, #4]
 800120c:	6804      	ldr	r4, [r0, #0]
 800120e:	2b06      	cmp	r3, #6
 8001210:	680d      	ldr	r5, [r1, #0]
 8001212:	d83f      	bhi.n	8001294 <HAL_ADC_ConfigChannel+0xa0>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001214:	6b66      	ldr	r6, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001216:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800121a:	fa92 f7a2 	rbit	r7, r2
 800121e:	fab7 f787 	clz	r7, r7
 8001222:	3b01      	subs	r3, #1
 8001224:	fa92 f2a2 	rbit	r2, r2
 8001228:	fab2 f282 	clz	r2, r2
 800122c:	f04f 0e1f 	mov.w	lr, #31
 8001230:	435f      	muls	r7, r3
 8001232:	4353      	muls	r3, r2
 8001234:	fa0e f707 	lsl.w	r7, lr, r7
 8001238:	ea26 0607 	bic.w	r6, r6, r7
 800123c:	fa05 f303 	lsl.w	r3, r5, r3
 8001240:	4333      	orrs	r3, r6
 8001242:	6363      	str	r3, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001244:	2d09      	cmp	r5, #9
 8001246:	f04f 0338 	mov.w	r3, #56	; 0x38
 800124a:	688f      	ldr	r7, [r1, #8]
 800124c:	d954      	bls.n	80012f8 <HAL_ADC_ConfigChannel+0x104>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800124e:	68e6      	ldr	r6, [r4, #12]
 8001250:	fa93 fea3 	rbit	lr, r3
 8001254:	fabe fe8e 	clz	lr, lr
 8001258:	f1a5 010a 	sub.w	r1, r5, #10
 800125c:	fa93 f3a3 	rbit	r3, r3
 8001260:	fab3 f283 	clz	r2, r3
 8001264:	fb01 f30e 	mul.w	r3, r1, lr
 8001268:	f04f 0e07 	mov.w	lr, #7
 800126c:	434a      	muls	r2, r1
 800126e:	fa0e f303 	lsl.w	r3, lr, r3
 8001272:	ea26 0303 	bic.w	r3, r6, r3
 8001276:	fa07 f202 	lsl.w	r2, r7, r2
 800127a:	431a      	orrs	r2, r3
 800127c:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800127e:	f1a5 0310 	sub.w	r3, r5, #16
 8001282:	2b01      	cmp	r3, #1
 8001284:	d94d      	bls.n	8001322 <HAL_ADC_ConfigChannel+0x12e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001286:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8001288:	2200      	movs	r2, #0
 800128a:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 800128e:	4618      	mov	r0, r3
 8001290:	b003      	add	sp, #12
 8001292:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if (sConfig->Rank < 13)
 8001294:	2b0c      	cmp	r3, #12
 8001296:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800129a:	d816      	bhi.n	80012ca <HAL_ADC_ConfigChannel+0xd6>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800129c:	6b26      	ldr	r6, [r4, #48]	; 0x30
 800129e:	fa92 f7a2 	rbit	r7, r2
 80012a2:	fab7 f787 	clz	r7, r7
 80012a6:	3b07      	subs	r3, #7
 80012a8:	fa92 f2a2 	rbit	r2, r2
 80012ac:	fab2 f282 	clz	r2, r2
 80012b0:	f04f 0e1f 	mov.w	lr, #31
 80012b4:	435f      	muls	r7, r3
 80012b6:	435a      	muls	r2, r3
 80012b8:	fa0e f707 	lsl.w	r7, lr, r7
 80012bc:	ea26 0607 	bic.w	r6, r6, r7
 80012c0:	fa05 f202 	lsl.w	r2, r5, r2
 80012c4:	4332      	orrs	r2, r6
 80012c6:	6322      	str	r2, [r4, #48]	; 0x30
 80012c8:	e7bc      	b.n	8001244 <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80012ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80012cc:	fa92 f7a2 	rbit	r7, r2
 80012d0:	fab7 f787 	clz	r7, r7
 80012d4:	3b0d      	subs	r3, #13
 80012d6:	fa92 f2a2 	rbit	r2, r2
 80012da:	fab2 f282 	clz	r2, r2
 80012de:	f04f 0e1f 	mov.w	lr, #31
 80012e2:	435f      	muls	r7, r3
 80012e4:	4353      	muls	r3, r2
 80012e6:	fa0e f707 	lsl.w	r7, lr, r7
 80012ea:	ea26 0607 	bic.w	r6, r6, r7
 80012ee:	fa05 f303 	lsl.w	r3, r5, r3
 80012f2:	4333      	orrs	r3, r6
 80012f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80012f6:	e7a5      	b.n	8001244 <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012f8:	6926      	ldr	r6, [r4, #16]
 80012fa:	fa93 f2a3 	rbit	r2, r3
 80012fe:	fab2 f282 	clz	r2, r2
 8001302:	fa93 f3a3 	rbit	r3, r3
 8001306:	fab3 f383 	clz	r3, r3
 800130a:	2107      	movs	r1, #7
 800130c:	436a      	muls	r2, r5
 800130e:	436b      	muls	r3, r5
 8001310:	fa01 f202 	lsl.w	r2, r1, r2
 8001314:	ea26 0602 	bic.w	r6, r6, r2
 8001318:	fa07 f303 	lsl.w	r3, r7, r3
 800131c:	4333      	orrs	r3, r6
 800131e:	6123      	str	r3, [r4, #16]
 8001320:	e7ad      	b.n	800127e <HAL_ADC_ConfigChannel+0x8a>
    if (hadc->Instance == ADC1)
 8001322:	4b11      	ldr	r3, [pc, #68]	; (8001368 <HAL_ADC_ConfigChannel+0x174>)
 8001324:	429c      	cmp	r4, r3
 8001326:	d116      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x162>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001328:	68a3      	ldr	r3, [r4, #8]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	d4ab      	bmi.n	8001286 <HAL_ADC_ConfigChannel+0x92>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800132e:	68a3      	ldr	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001330:	2d10      	cmp	r5, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001332:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001336:	60a3      	str	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001338:	d1a5      	bne.n	8001286 <HAL_ADC_ConfigChannel+0x92>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_ADC_ConfigChannel+0x178>)
 800133c:	4a0c      	ldr	r2, [pc, #48]	; (8001370 <HAL_ADC_ConfigChannel+0x17c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	fbb3 f2f2 	udiv	r2, r3, r2
 8001344:	230a      	movs	r3, #10
 8001346:	4353      	muls	r3, r2
            wait_loop_index--;
 8001348:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 800134a:	9b01      	ldr	r3, [sp, #4]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d09a      	beq.n	8001286 <HAL_ADC_ConfigChannel+0x92>
            wait_loop_index--;
 8001350:	9b01      	ldr	r3, [sp, #4]
 8001352:	3b01      	subs	r3, #1
 8001354:	e7f8      	b.n	8001348 <HAL_ADC_ConfigChannel+0x154>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001356:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001358:	f043 0320 	orr.w	r3, r3, #32
 800135c:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e792      	b.n	8001288 <HAL_ADC_ConfigChannel+0x94>
  __HAL_LOCK(hadc);
 8001362:	2302      	movs	r3, #2
 8001364:	e793      	b.n	800128e <HAL_ADC_ConfigChannel+0x9a>
 8001366:	bf00      	nop
 8001368:	40012400 	.word	0x40012400
 800136c:	20000118 	.word	0x20000118
 8001370:	000f4240 	.word	0x000f4240

08001374 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0;
 8001374:	2300      	movs	r3, #0
{
 8001376:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8001378:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800137a:	6803      	ldr	r3, [r0, #0]
{
 800137c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800137e:	689a      	ldr	r2, [r3, #8]
 8001380:	07d2      	lsls	r2, r2, #31
 8001382:	d502      	bpl.n	800138a <ADC_Enable+0x16>
  return HAL_OK;
 8001384:	2000      	movs	r0, #0
}
 8001386:	b002      	add	sp, #8
 8001388:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	f042 0201 	orr.w	r2, r2, #1
 8001390:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <ADC_Enable+0x68>)
 8001394:	4a12      	ldr	r2, [pc, #72]	; (80013e0 <ADC_Enable+0x6c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 800139c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 800139e:	9b01      	ldr	r3, [sp, #4]
 80013a0:	b9c3      	cbnz	r3, 80013d4 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80013a2:	f7ff fed7 	bl	8001154 <HAL_GetTick>
 80013a6:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80013a8:	6823      	ldr	r3, [r4, #0]
 80013aa:	689d      	ldr	r5, [r3, #8]
 80013ac:	f015 0501 	ands.w	r5, r5, #1
 80013b0:	d1e8      	bne.n	8001384 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013b2:	f7ff fecf 	bl	8001154 <HAL_GetTick>
 80013b6:	1b80      	subs	r0, r0, r6
 80013b8:	2802      	cmp	r0, #2
 80013ba:	d9f5      	bls.n	80013a8 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80013be:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c2:	f043 0310 	orr.w	r3, r3, #16
 80013c6:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80013ca:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80013d2:	e7d8      	b.n	8001386 <ADC_Enable+0x12>
      wait_loop_index--;
 80013d4:	9b01      	ldr	r3, [sp, #4]
 80013d6:	3b01      	subs	r3, #1
 80013d8:	e7e0      	b.n	800139c <ADC_Enable+0x28>
 80013da:	bf00      	nop
 80013dc:	20000118 	.word	0x20000118
 80013e0:	000f4240 	.word	0x000f4240

080013e4 <HAL_ADC_Start_DMA>:
{
 80013e4:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 80013e8:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013ea:	4b40      	ldr	r3, [pc, #256]	; (80014ec <HAL_ADC_Start_DMA+0x108>)
 80013ec:	6802      	ldr	r2, [r0, #0]
{
 80013ee:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013f0:	429a      	cmp	r2, r3
{
 80013f2:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013f4:	d002      	beq.n	80013fc <HAL_ADC_Start_DMA+0x18>
 80013f6:	493e      	ldr	r1, [pc, #248]	; (80014f0 <HAL_ADC_Start_DMA+0x10c>)
 80013f8:	428a      	cmp	r2, r1
 80013fa:	d103      	bne.n	8001404 <HAL_ADC_Start_DMA+0x20>
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001402:	d16e      	bne.n	80014e2 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8001404:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001408:	2b01      	cmp	r3, #1
 800140a:	d06c      	beq.n	80014e6 <HAL_ADC_Start_DMA+0x102>
 800140c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800140e:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8001410:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001414:	f7ff ffae 	bl	8001374 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001418:	4606      	mov	r6, r0
 800141a:	2800      	cmp	r0, #0
 800141c:	d15d      	bne.n	80014da <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800141e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001420:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8001422:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8001428:	f020 0001 	bic.w	r0, r0, #1
 800142c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001430:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8001432:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001434:	d104      	bne.n	8001440 <HAL_ADC_Start_DMA+0x5c>
 8001436:	4a2d      	ldr	r2, [pc, #180]	; (80014ec <HAL_ADC_Start_DMA+0x108>)
 8001438:	6853      	ldr	r3, [r2, #4]
 800143a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800143e:	d13e      	bne.n	80014be <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001440:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001442:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001446:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001448:	684b      	ldr	r3, [r1, #4]
 800144a:	055a      	lsls	r2, r3, #21
 800144c:	d505      	bpl.n	800145a <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800144e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001450:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001454:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001458:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800145a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800145c:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800145e:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001462:	bf18      	it	ne
 8001464:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001466:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001468:	bf18      	it	ne
 800146a:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800146e:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001470:	2300      	movs	r3, #0
 8001472:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001476:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001478:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800147a:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800147c:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <HAL_ADC_Start_DMA+0x114>)
 800147e:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001480:	4b1e      	ldr	r3, [pc, #120]	; (80014fc <HAL_ADC_Start_DMA+0x118>)
 8001482:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001484:	f06f 0302 	mvn.w	r3, #2
 8001488:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800148c:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8001490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001494:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001498:	4643      	mov	r3, r8
 800149a:	f000 f9f0 	bl	800187e <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800149e:	6823      	ldr	r3, [r4, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80014a6:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80014aa:	689a      	ldr	r2, [r3, #8]
 80014ac:	bf0c      	ite	eq
 80014ae:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014b2:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 80014b6:	609a      	str	r2, [r3, #8]
}
 80014b8:	4630      	mov	r0, r6
 80014ba:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014c4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014c6:	6853      	ldr	r3, [r2, #4]
 80014c8:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014ca:	bf41      	itttt	mi
 80014cc:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80014ce:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80014d2:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80014d6:	62a0      	strmi	r0, [r4, #40]	; 0x28
 80014d8:	e7bf      	b.n	800145a <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80014da:	2300      	movs	r3, #0
 80014dc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80014e0:	e7ea      	b.n	80014b8 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80014e2:	2601      	movs	r6, #1
 80014e4:	e7e8      	b.n	80014b8 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80014e6:	2602      	movs	r6, #2
 80014e8:	e7e6      	b.n	80014b8 <HAL_ADC_Start_DMA+0xd4>
 80014ea:	bf00      	nop
 80014ec:	40012400 	.word	0x40012400
 80014f0:	40012800 	.word	0x40012800
 80014f4:	0800117d 	.word	0x0800117d
 80014f8:	080011cd 	.word	0x080011cd
 80014fc:	080011d9 	.word	0x080011d9

08001500 <ADC_ConversionStop_Disable>:
{
 8001500:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001502:	6803      	ldr	r3, [r0, #0]
{
 8001504:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	07d2      	lsls	r2, r2, #31
 800150a:	d401      	bmi.n	8001510 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 800150c:	2000      	movs	r0, #0
 800150e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	f022 0201 	bic.w	r2, r2, #1
 8001516:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001518:	f7ff fe1c 	bl	8001154 <HAL_GetTick>
 800151c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800151e:	6823      	ldr	r3, [r4, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	07db      	lsls	r3, r3, #31
 8001524:	d5f2      	bpl.n	800150c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001526:	f7ff fe15 	bl	8001154 <HAL_GetTick>
 800152a:	1b40      	subs	r0, r0, r5
 800152c:	2802      	cmp	r0, #2
 800152e:	d9f6      	bls.n	800151e <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001530:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001532:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001534:	f043 0310 	orr.w	r3, r3, #16
 8001538:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800153a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001542:	bd38      	pop	{r3, r4, r5, pc}

08001544 <HAL_ADC_Init>:
{
 8001544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 8001546:	4604      	mov	r4, r0
 8001548:	2800      	cmp	r0, #0
 800154a:	f000 808b 	beq.w	8001664 <HAL_ADC_Init+0x120>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800154e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001550:	b923      	cbnz	r3, 800155c <HAL_ADC_Init+0x18>
    ADC_CLEAR_ERRORCODE(hadc);
 8001552:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001554:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001558:	f005 fd92 	bl	8007080 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff ffcf 	bl	8001500 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001562:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    ADC_STATE_CLR_SET(hadc->State,
 8001564:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001566:	f012 0210 	ands.w	r2, r2, #16
 800156a:	d17d      	bne.n	8001668 <HAL_ADC_Init+0x124>
 800156c:	2800      	cmp	r0, #0
 800156e:	d17b      	bne.n	8001668 <HAL_ADC_Init+0x124>
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001570:	e894 0082 	ldmia.w	r4, {r1, r7}
    ADC_STATE_CLR_SET(hadc->State,
 8001574:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001578:	f023 0302 	bic.w	r3, r3, #2
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001582:	4b3b      	ldr	r3, [pc, #236]	; (8001670 <HAL_ADC_Init+0x12c>)
 8001584:	4299      	cmp	r1, r3
 8001586:	69e3      	ldr	r3, [r4, #28]
 8001588:	d104      	bne.n	8001594 <HAL_ADC_Init+0x50>
 800158a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800158e:	bf08      	it	eq
 8001590:	f44f 2300 	moveq.w	r3, #524288	; 0x80000
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8001594:	68e6      	ldr	r6, [r4, #12]
 8001596:	2502      	movs	r5, #2
 8001598:	fa95 f5a5 	rbit	r5, r5
 800159c:	fab5 f585 	clz	r5, r5
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80015a0:	433b      	orrs	r3, r7
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80015a2:	fa06 f505 	lsl.w	r5, r6, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015a6:	432b      	orrs	r3, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015a8:	68a5      	ldr	r5, [r4, #8]
 80015aa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80015ae:	d042      	beq.n	8001636 <HAL_ADC_Init+0xf2>
 80015b0:	2d01      	cmp	r5, #1
 80015b2:	bf08      	it	eq
 80015b4:	f44f 7280 	moveq.w	r2, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015b8:	6967      	ldr	r7, [r4, #20]
 80015ba:	2f01      	cmp	r7, #1
 80015bc:	d10d      	bne.n	80015da <HAL_ADC_Init+0x96>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015be:	2e00      	cmp	r6, #0
 80015c0:	d13b      	bne.n	800163a <HAL_ADC_Init+0xf6>
 80015c2:	f44f 4660 	mov.w	r6, #57344	; 0xe000
 80015c6:	fa96 f6a6 	rbit	r6, r6
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80015ca:	fab6 f786 	clz	r7, r6
 80015ce:	69a6      	ldr	r6, [r4, #24]
 80015d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015d4:	3e01      	subs	r6, #1
 80015d6:	40be      	lsls	r6, r7
 80015d8:	4332      	orrs	r2, r6
      MODIFY_REG(hadc->Instance->CR1,
 80015da:	684e      	ldr	r6, [r1, #4]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015dc:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80015e0:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 80015e4:	ea42 0206 	orr.w	r2, r2, r6
 80015e8:	604a      	str	r2, [r1, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80015ea:	688e      	ldr	r6, [r1, #8]
 80015ec:	4a21      	ldr	r2, [pc, #132]	; (8001674 <HAL_ADC_Init+0x130>)
 80015ee:	ea02 0206 	and.w	r2, r2, r6
 80015f2:	ea42 0203 	orr.w	r2, r2, r3
 80015f6:	608a      	str	r2, [r1, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015f8:	d001      	beq.n	80015fe <HAL_ADC_Init+0xba>
 80015fa:	2d01      	cmp	r5, #1
 80015fc:	d126      	bne.n	800164c <HAL_ADC_Init+0x108>
 80015fe:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 8001602:	fa92 f2a2 	rbit	r2, r2
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001606:	fab2 f582 	clz	r5, r2
 800160a:	6922      	ldr	r2, [r4, #16]
 800160c:	3a01      	subs	r2, #1
 800160e:	40aa      	lsls	r2, r5
    MODIFY_REG(hadc->Instance->SQR1,
 8001610:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 8001612:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8001616:	432a      	orrs	r2, r5
 8001618:	62ca      	str	r2, [r1, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800161a:	6889      	ldr	r1, [r1, #8]
 800161c:	4a16      	ldr	r2, [pc, #88]	; (8001678 <HAL_ADC_Init+0x134>)
 800161e:	400a      	ands	r2, r1
 8001620:	4293      	cmp	r3, r2
 8001622:	d115      	bne.n	8001650 <HAL_ADC_Init+0x10c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001624:	2300      	movs	r3, #0
 8001626:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001628:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800162a:	f023 0303 	bic.w	r3, r3, #3
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	62a3      	str	r3, [r4, #40]	; 0x28
 8001634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001636:	462a      	mov	r2, r5
 8001638:	e7be      	b.n	80015b8 <HAL_ADC_Init+0x74>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800163a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800163c:	f046 0620 	orr.w	r6, r6, #32
 8001640:	62a6      	str	r6, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001642:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001644:	f046 0601 	orr.w	r6, r6, #1
 8001648:	62e6      	str	r6, [r4, #44]	; 0x2c
 800164a:	e7c6      	b.n	80015da <HAL_ADC_Init+0x96>
  uint32_t tmp_sqr1 = 0;
 800164c:	2200      	movs	r2, #0
 800164e:	e7df      	b.n	8001610 <HAL_ADC_Init+0xcc>
      ADC_STATE_CLR_SET(hadc->State,
 8001650:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001652:	f023 0312 	bic.w	r3, r3, #18
 8001656:	f043 0310 	orr.w	r3, r3, #16
 800165a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800165c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800165e:	f043 0301 	orr.w	r3, r3, #1
 8001662:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001664:	2001      	movs	r0, #1
}
 8001666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001668:	f043 0310 	orr.w	r3, r3, #16
 800166c:	62a3      	str	r3, [r4, #40]	; 0x28
 800166e:	e7f9      	b.n	8001664 <HAL_ADC_Init+0x120>
 8001670:	40013c00 	.word	0x40013c00
 8001674:	ffe1f7fd 	.word	0xffe1f7fd
 8001678:	ff1f0efe 	.word	0xff1f0efe

0800167c <HAL_ADCEx_Calibration_Start>:
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0;
 800167c:	2300      	movs	r3, #0
{
 800167e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8001680:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001682:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001686:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001688:	2b01      	cmp	r3, #1
 800168a:	d05a      	beq.n	8001742 <HAL_ADCEx_Calibration_Start+0xc6>
 800168c:	2301      	movs	r3, #1
 800168e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001692:	f7ff ff35 	bl	8001500 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001696:	4605      	mov	r5, r0
 8001698:	2800      	cmp	r0, #0
 800169a:	d132      	bne.n	8001702 <HAL_ADCEx_Calibration_Start+0x86>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800169c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800169e:	2002      	movs	r0, #2
    ADC_STATE_CLR_SET(hadc->State,
 80016a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016a4:	f023 0302 	bic.w	r3, r3, #2
 80016a8:	f043 0302 	orr.w	r3, r3, #2
 80016ac:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016ae:	4b26      	ldr	r3, [pc, #152]	; (8001748 <HAL_ADCEx_Calibration_Start+0xcc>)
 80016b0:	681e      	ldr	r6, [r3, #0]
 80016b2:	f001 ff9f 	bl	80035f4 <HAL_RCCEx_GetPeriphCLKFreq>
 80016b6:	fbb6 f0f0 	udiv	r0, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80016ba:	0040      	lsls	r0, r0, #1
    wait_loop_index = ((SystemCoreClock
 80016bc:	9001      	str	r0, [sp, #4]

    while(wait_loop_index != 0)
 80016be:	9b01      	ldr	r3, [sp, #4]
 80016c0:	bb1b      	cbnz	r3, 800170a <HAL_ADCEx_Calibration_Start+0x8e>
    {
      wait_loop_index--;
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80016c2:	4620      	mov	r0, r4
 80016c4:	f7ff fe56 	bl	8001374 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80016c8:	6822      	ldr	r2, [r4, #0]
 80016ca:	6893      	ldr	r3, [r2, #8]
 80016cc:	f043 0308 	orr.w	r3, r3, #8
 80016d0:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 80016d2:	f7ff fd3f 	bl	8001154 <HAL_GetTick>
 80016d6:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80016d8:	6823      	ldr	r3, [r4, #0]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	0712      	lsls	r2, r2, #28
 80016de:	d418      	bmi.n	8001712 <HAL_ADCEx_Calibration_Start+0x96>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80016e0:	689a      	ldr	r2, [r3, #8]
 80016e2:	f042 0204 	orr.w	r2, r2, #4
 80016e6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80016e8:	f7ff fd34 	bl	8001154 <HAL_GetTick>
 80016ec:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	075b      	lsls	r3, r3, #29
 80016f4:	d41f      	bmi.n	8001736 <HAL_ADCEx_Calibration_Start+0xba>
        return HAL_ERROR;
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016f8:	f023 0303 	bic.w	r3, r3, #3
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	62a3      	str	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001702:	2300      	movs	r3, #0
 8001704:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001708:	e012      	b.n	8001730 <HAL_ADCEx_Calibration_Start+0xb4>
      wait_loop_index--;
 800170a:	9b01      	ldr	r3, [sp, #4]
 800170c:	3b01      	subs	r3, #1
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	e7d5      	b.n	80016be <HAL_ADCEx_Calibration_Start+0x42>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001712:	f7ff fd1f 	bl	8001154 <HAL_GetTick>
 8001716:	1b80      	subs	r0, r0, r6
 8001718:	280a      	cmp	r0, #10
 800171a:	d9dd      	bls.n	80016d8 <HAL_ADCEx_Calibration_Start+0x5c>
        ADC_STATE_CLR_SET(hadc->State,
 800171c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        return HAL_ERROR;
 800171e:	2501      	movs	r5, #1
        ADC_STATE_CLR_SET(hadc->State,
 8001720:	f023 0312 	bic.w	r3, r3, #18
 8001724:	f043 0310 	orr.w	r3, r3, #16
 8001728:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800172a:	2300      	movs	r3, #0
 800172c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8001730:	4628      	mov	r0, r5
 8001732:	b002      	add	sp, #8
 8001734:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001736:	f7ff fd0d 	bl	8001154 <HAL_GetTick>
 800173a:	1b80      	subs	r0, r0, r6
 800173c:	280a      	cmp	r0, #10
 800173e:	d9d6      	bls.n	80016ee <HAL_ADCEx_Calibration_Start+0x72>
 8001740:	e7ec      	b.n	800171c <HAL_ADCEx_Calibration_Start+0xa0>
  __HAL_LOCK(hadc);
 8001742:	2502      	movs	r5, #2
 8001744:	e7f4      	b.n	8001730 <HAL_ADCEx_Calibration_Start+0xb4>
 8001746:	bf00      	nop
 8001748:	20000118 	.word	0x20000118

0800174c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4a07      	ldr	r2, [pc, #28]	; (800176c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800174e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001750:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001752:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001756:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800175a:	041b      	lsls	r3, r3, #16
 800175c:	0c1b      	lsrs	r3, r3, #16
 800175e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001762:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001766:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001768:	60d3      	str	r3, [r2, #12]
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001770:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001772:	b530      	push	{r4, r5, lr}
 8001774:	68dc      	ldr	r4, [r3, #12]
 8001776:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800177a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001780:	2b04      	cmp	r3, #4
 8001782:	bf28      	it	cs
 8001784:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001786:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001788:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178c:	bf98      	it	ls
 800178e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	fa05 f303 	lsl.w	r3, r5, r3
 8001794:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001798:	bf88      	it	hi
 800179a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800179c:	4019      	ands	r1, r3
 800179e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a0:	fa05 f404 	lsl.w	r4, r5, r4
 80017a4:	3c01      	subs	r4, #1
 80017a6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80017a8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017aa:	ea42 0201 	orr.w	r2, r2, r1
 80017ae:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b2:	bfaf      	iteee	ge
 80017b4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b8:	4b06      	ldrlt	r3, [pc, #24]	; (80017d4 <HAL_NVIC_SetPriority+0x64>)
 80017ba:	f000 000f 	andlt.w	r0, r0, #15
 80017be:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c0:	bfa5      	ittet	ge
 80017c2:	b2d2      	uxtbge	r2, r2
 80017c4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c8:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ca:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80017ce:	bd30      	pop	{r4, r5, pc}
 80017d0:	e000ed00 	.word	0xe000ed00
 80017d4:	e000ed14 	.word	0xe000ed14

080017d8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017d8:	2301      	movs	r3, #1
 80017da:	0942      	lsrs	r2, r0, #5
 80017dc:	f000 001f 	and.w	r0, r0, #31
 80017e0:	fa03 f000 	lsl.w	r0, r3, r0
 80017e4:	4b01      	ldr	r3, [pc, #4]	; (80017ec <HAL_NVIC_EnableIRQ+0x14>)
 80017e6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80017ea:	4770      	bx	lr
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f0:	3801      	subs	r0, #1
 80017f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80017f6:	d20a      	bcs.n	800180e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fc:	4a06      	ldr	r2, [pc, #24]	; (8001818 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017fe:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001800:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001804:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001806:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001808:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800180e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000e010 	.word	0xe000e010
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800181c:	4b04      	ldr	r3, [pc, #16]	; (8001830 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800181e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	bf0c      	ite	eq
 8001824:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001828:	f022 0204 	bicne.w	r2, r2, #4
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	4770      	bx	lr
 8001830:	e000e010 	.word	0xe000e010

08001834 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001834:	b510      	push	{r4, lr}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001836:	b300      	cbz	r0, 800187a <HAL_DMA_Init+0x46>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 8001838:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800183c:	b90b      	cbnz	r3, 8001842 <HAL_DMA_Init+0xe>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 800183e:	f880 3020 	strb.w	r3, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001842:	6884      	ldr	r4, [r0, #8]
 8001844:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 8001846:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 8001848:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184a:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 800184c:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184e:	4323      	orrs	r3, r4
 8001850:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001852:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001856:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001858:	6944      	ldr	r4, [r0, #20]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800185a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800185e:	4323      	orrs	r3, r4
 8001860:	6984      	ldr	r4, [r0, #24]
 8001862:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001864:	69c4      	ldr	r4, [r0, #28]
 8001866:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001868:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800186a:	600b      	str	r3, [r1, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800186c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800186e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001870:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001874:	6343      	str	r3, [r0, #52]	; 0x34
  
  return HAL_OK;
 8001876:	4618      	mov	r0, r3
 8001878:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800187a:	2001      	movs	r0, #1
}
 800187c:	bd10      	pop	{r4, pc}

0800187e <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800187e:	b530      	push	{r4, r5, lr}
  /* Process locked */
  __HAL_LOCK(hdma);
 8001880:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001884:	2c01      	cmp	r4, #1
 8001886:	f04f 0402 	mov.w	r4, #2
 800188a:	d023      	beq.n	80018d4 <HAL_DMA_Start_IT+0x56>
 800188c:	2501      	movs	r5, #1

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800188e:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001892:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hdma);
 8001894:	f880 5020 	strb.w	r5, [r0, #32]
  __HAL_DMA_DISABLE(hdma);
 8001898:	6825      	ldr	r5, [r4, #0]
 800189a:	f025 0501 	bic.w	r5, r5, #1
 800189e:	6025      	str	r5, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80018a0:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018a2:	6843      	ldr	r3, [r0, #4]
  return HAL_OK;
 80018a4:	2000      	movs	r0, #0
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018a6:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80018a8:	bf0b      	itete	eq
 80018aa:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80018ac:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80018ae:	60e1      	streq	r1, [r4, #12]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80018b0:	60e2      	strne	r2, [r4, #12]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 80018b2:	6823      	ldr	r3, [r4, #0]
 80018b4:	f043 0302 	orr.w	r3, r3, #2
 80018b8:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 80018ba:	6823      	ldr	r3, [r4, #0]
 80018bc:	f043 0304 	orr.w	r3, r3, #4
 80018c0:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	f043 0308 	orr.w	r3, r3, #8
 80018c8:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE(hdma);
 80018ca:	6823      	ldr	r3, [r4, #0]
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 80018d2:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hdma);
 80018d4:	4620      	mov	r0, r4
} 
 80018d6:	bd30      	pop	{r4, r5, pc}

080018d8 <HAL_DMA_IRQHandler>:
{
 80018d8:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80018da:	6803      	ldr	r3, [r0, #0]
 80018dc:	4dc3      	ldr	r5, [pc, #780]	; (8001bec <HAL_DMA_IRQHandler+0x314>)
{
 80018de:	4604      	mov	r4, r0
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80018e0:	42ab      	cmp	r3, r5
 80018e2:	f240 80e3 	bls.w	8001aac <HAL_DMA_IRQHandler+0x1d4>
 80018e6:	4ac2      	ldr	r2, [pc, #776]	; (8001bf0 <HAL_DMA_IRQHandler+0x318>)
 80018e8:	6811      	ldr	r1, [r2, #0]
 80018ea:	3208      	adds	r2, #8
 80018ec:	4293      	cmp	r3, r2
 80018ee:	f000 80d6 	beq.w	8001a9e <HAL_DMA_IRQHandler+0x1c6>
 80018f2:	3214      	adds	r2, #20
 80018f4:	4293      	cmp	r3, r2
 80018f6:	f000 80d4 	beq.w	8001aa2 <HAL_DMA_IRQHandler+0x1ca>
 80018fa:	3214      	adds	r2, #20
 80018fc:	4293      	cmp	r3, r2
 80018fe:	f000 80d2 	beq.w	8001aa6 <HAL_DMA_IRQHandler+0x1ce>
 8001902:	3214      	adds	r2, #20
 8001904:	4293      	cmp	r3, r2
 8001906:	bf14      	ite	ne
 8001908:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 800190c:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
 8001910:	420a      	tst	r2, r1
 8001912:	d030      	beq.n	8001976 <HAL_DMA_IRQHandler+0x9e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	0712      	lsls	r2, r2, #28
 8001918:	d529      	bpl.n	800196e <HAL_DMA_IRQHandler+0x96>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 800191a:	681a      	ldr	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800191c:	42ab      	cmp	r3, r5
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 800191e:	f022 0208 	bic.w	r2, r2, #8
 8001922:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001924:	f240 813b 	bls.w	8001b9e <HAL_DMA_IRQHandler+0x2c6>
 8001928:	4ab2      	ldr	r2, [pc, #712]	; (8001bf4 <HAL_DMA_IRQHandler+0x31c>)
 800192a:	4293      	cmp	r3, r2
 800192c:	f000 8130 	beq.w	8001b90 <HAL_DMA_IRQHandler+0x2b8>
 8001930:	3214      	adds	r2, #20
 8001932:	4293      	cmp	r3, r2
 8001934:	f000 812e 	beq.w	8001b94 <HAL_DMA_IRQHandler+0x2bc>
 8001938:	3214      	adds	r2, #20
 800193a:	4293      	cmp	r3, r2
 800193c:	f000 812c 	beq.w	8001b98 <HAL_DMA_IRQHandler+0x2c0>
 8001940:	3214      	adds	r2, #20
 8001942:	4293      	cmp	r3, r2
 8001944:	bf0c      	ite	eq
 8001946:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 800194a:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 800194e:	4aa8      	ldr	r2, [pc, #672]	; (8001bf0 <HAL_DMA_IRQHandler+0x318>)
 8001950:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8001952:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6363      	str	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_ERROR;
 800195a:	2304      	movs	r3, #4
 800195c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      __HAL_UNLOCK(hdma); 
 8001960:	2300      	movs	r3, #0
 8001962:	f884 3020 	strb.w	r3, [r4, #32]
      if (hdma->XferErrorCallback != NULL)
 8001966:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001968:	b10b      	cbz	r3, 800196e <HAL_DMA_IRQHandler+0x96>
        hdma->XferErrorCallback(hdma);
 800196a:	4620      	mov	r0, r4
 800196c:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 800196e:	6823      	ldr	r3, [r4, #0]
 8001970:	42ab      	cmp	r3, r5
 8001972:	f240 80b8 	bls.w	8001ae6 <HAL_DMA_IRQHandler+0x20e>
 8001976:	4a9e      	ldr	r2, [pc, #632]	; (8001bf0 <HAL_DMA_IRQHandler+0x318>)
 8001978:	6811      	ldr	r1, [r2, #0]
 800197a:	3208      	adds	r2, #8
 800197c:	4293      	cmp	r3, r2
 800197e:	f000 8142 	beq.w	8001c06 <HAL_DMA_IRQHandler+0x32e>
 8001982:	3214      	adds	r2, #20
 8001984:	4293      	cmp	r3, r2
 8001986:	f000 8140 	beq.w	8001c0a <HAL_DMA_IRQHandler+0x332>
 800198a:	3214      	adds	r2, #20
 800198c:	4293      	cmp	r3, r2
 800198e:	f000 813e 	beq.w	8001c0e <HAL_DMA_IRQHandler+0x336>
 8001992:	3214      	adds	r2, #20
 8001994:	4293      	cmp	r3, r2
 8001996:	bf14      	ite	ne
 8001998:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 800199c:	f44f 4280 	moveq.w	r2, #16384	; 0x4000
 80019a0:	420a      	tst	r2, r1
 80019a2:	f000 81b9 	beq.w	8001d18 <HAL_DMA_IRQHandler+0x440>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	0756      	lsls	r6, r2, #29
 80019aa:	d525      	bpl.n	80019f8 <HAL_DMA_IRQHandler+0x120>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	0690      	lsls	r0, r2, #26
 80019b0:	d403      	bmi.n	80019ba <HAL_DMA_IRQHandler+0xe2>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	f022 0204 	bic.w	r2, r2, #4
 80019b8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80019ba:	42ab      	cmp	r3, r5
 80019bc:	f240 8141 	bls.w	8001c42 <HAL_DMA_IRQHandler+0x36a>
 80019c0:	4a8c      	ldr	r2, [pc, #560]	; (8001bf4 <HAL_DMA_IRQHandler+0x31c>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	f000 8136 	beq.w	8001c34 <HAL_DMA_IRQHandler+0x35c>
 80019c8:	3214      	adds	r2, #20
 80019ca:	4293      	cmp	r3, r2
 80019cc:	f000 8134 	beq.w	8001c38 <HAL_DMA_IRQHandler+0x360>
 80019d0:	3214      	adds	r2, #20
 80019d2:	4293      	cmp	r3, r2
 80019d4:	f000 8132 	beq.w	8001c3c <HAL_DMA_IRQHandler+0x364>
 80019d8:	3214      	adds	r2, #20
 80019da:	4293      	cmp	r3, r2
 80019dc:	bf14      	ite	ne
 80019de:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 80019e2:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 80019e6:	4a82      	ldr	r2, [pc, #520]	; (8001bf0 <HAL_DMA_IRQHandler+0x318>)
 80019e8:	6053      	str	r3, [r2, #4]
      hdma->State = HAL_DMA_STATE_READY_HALF;
 80019ea:	2311      	movs	r3, #17
 80019ec:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      if(hdma->XferHalfCpltCallback != NULL)
 80019f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019f2:	b10b      	cbz	r3, 80019f8 <HAL_DMA_IRQHandler+0x120>
        hdma->XferHalfCpltCallback(hdma);
 80019f4:	4620      	mov	r0, r4
 80019f6:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 80019f8:	6823      	ldr	r3, [r4, #0]
 80019fa:	42ab      	cmp	r3, r5
 80019fc:	f240 8097 	bls.w	8001b2e <HAL_DMA_IRQHandler+0x256>
 8001a00:	4a7b      	ldr	r2, [pc, #492]	; (8001bf0 <HAL_DMA_IRQHandler+0x318>)
 8001a02:	6811      	ldr	r1, [r2, #0]
 8001a04:	3208      	adds	r2, #8
 8001a06:	4293      	cmp	r3, r2
 8001a08:	f000 8145 	beq.w	8001c96 <HAL_DMA_IRQHandler+0x3be>
 8001a0c:	3214      	adds	r2, #20
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	f000 8143 	beq.w	8001c9a <HAL_DMA_IRQHandler+0x3c2>
 8001a14:	3214      	adds	r2, #20
 8001a16:	4293      	cmp	r3, r2
 8001a18:	f000 8141 	beq.w	8001c9e <HAL_DMA_IRQHandler+0x3c6>
 8001a1c:	3214      	adds	r2, #20
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	bf14      	ite	ne
 8001a22:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 8001a26:	f44f 5200 	moveq.w	r2, #8192	; 0x2000
 8001a2a:	420a      	tst	r2, r1
 8001a2c:	bf14      	ite	ne
 8001a2e:	2201      	movne	r2, #1
 8001a30:	2200      	moveq	r2, #0
 8001a32:	2a00      	cmp	r2, #0
 8001a34:	f000 8172 	beq.w	8001d1c <HAL_DMA_IRQHandler+0x444>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	0791      	lsls	r1, r2, #30
 8001a3c:	f140 816e 	bpl.w	8001d1c <HAL_DMA_IRQHandler+0x444>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	0692      	lsls	r2, r2, #26
 8001a44:	d403      	bmi.n	8001a4e <HAL_DMA_IRQHandler+0x176>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	f022 0202 	bic.w	r2, r2, #2
 8001a4c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a4e:	42ab      	cmp	r3, r5
 8001a50:	f240 8138 	bls.w	8001cc4 <HAL_DMA_IRQHandler+0x3ec>
 8001a54:	4a67      	ldr	r2, [pc, #412]	; (8001bf4 <HAL_DMA_IRQHandler+0x31c>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	f000 812d 	beq.w	8001cb6 <HAL_DMA_IRQHandler+0x3de>
 8001a5c:	3214      	adds	r2, #20
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	f000 812b 	beq.w	8001cba <HAL_DMA_IRQHandler+0x3e2>
 8001a64:	3214      	adds	r2, #20
 8001a66:	4293      	cmp	r3, r2
 8001a68:	f000 8129 	beq.w	8001cbe <HAL_DMA_IRQHandler+0x3e6>
 8001a6c:	3214      	adds	r2, #20
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	bf14      	ite	ne
 8001a72:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001a76:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 8001a7a:	4a5d      	ldr	r2, [pc, #372]	; (8001bf0 <HAL_DMA_IRQHandler+0x318>)
 8001a7c:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 8001a7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001a80:	6363      	str	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001a82:	2301      	movs	r3, #1
 8001a84:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      __HAL_UNLOCK(hdma);
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f884 3020 	strb.w	r3, [r4, #32]
      if(hdma->XferCpltCallback != NULL)
 8001a8e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f000 8143 	beq.w	8001d1c <HAL_DMA_IRQHandler+0x444>
        hdma->XferCpltCallback(hdma);
 8001a96:	4620      	mov	r0, r4
}
 8001a98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hdma->XferCpltCallback(hdma);
 8001a9c:	4718      	bx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001a9e:	2208      	movs	r2, #8
 8001aa0:	e736      	b.n	8001910 <HAL_DMA_IRQHandler+0x38>
 8001aa2:	2280      	movs	r2, #128	; 0x80
 8001aa4:	e734      	b.n	8001910 <HAL_DMA_IRQHandler+0x38>
 8001aa6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001aaa:	e731      	b.n	8001910 <HAL_DMA_IRQHandler+0x38>
 8001aac:	4a52      	ldr	r2, [pc, #328]	; (8001bf8 <HAL_DMA_IRQHandler+0x320>)
 8001aae:	6811      	ldr	r1, [r2, #0]
 8001ab0:	3208      	adds	r2, #8
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d05c      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x298>
 8001ab6:	3214      	adds	r2, #20
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d05b      	beq.n	8001b74 <HAL_DMA_IRQHandler+0x29c>
 8001abc:	3214      	adds	r2, #20
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d05a      	beq.n	8001b78 <HAL_DMA_IRQHandler+0x2a0>
 8001ac2:	3214      	adds	r2, #20
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d05a      	beq.n	8001b7e <HAL_DMA_IRQHandler+0x2a6>
 8001ac8:	3214      	adds	r2, #20
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d05a      	beq.n	8001b84 <HAL_DMA_IRQHandler+0x2ac>
 8001ace:	3214      	adds	r2, #20
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d05a      	beq.n	8001b8a <HAL_DMA_IRQHandler+0x2b2>
 8001ad4:	42ab      	cmp	r3, r5
 8001ad6:	bf14      	ite	ne
 8001ad8:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 8001adc:	f04f 6200 	moveq.w	r2, #134217728	; 0x8000000
 8001ae0:	420a      	tst	r2, r1
 8001ae2:	f47f af17 	bne.w	8001914 <HAL_DMA_IRQHandler+0x3c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001ae6:	4a44      	ldr	r2, [pc, #272]	; (8001bf8 <HAL_DMA_IRQHandler+0x320>)
 8001ae8:	6811      	ldr	r1, [r2, #0]
 8001aea:	3208      	adds	r2, #8
 8001aec:	4293      	cmp	r3, r2
 8001aee:	f000 8091 	beq.w	8001c14 <HAL_DMA_IRQHandler+0x33c>
 8001af2:	3214      	adds	r2, #20
 8001af4:	4293      	cmp	r3, r2
 8001af6:	f000 808f 	beq.w	8001c18 <HAL_DMA_IRQHandler+0x340>
 8001afa:	3214      	adds	r2, #20
 8001afc:	4293      	cmp	r3, r2
 8001afe:	f000 808d 	beq.w	8001c1c <HAL_DMA_IRQHandler+0x344>
 8001b02:	3214      	adds	r2, #20
 8001b04:	4293      	cmp	r3, r2
 8001b06:	f000 808c 	beq.w	8001c22 <HAL_DMA_IRQHandler+0x34a>
 8001b0a:	3214      	adds	r2, #20
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	f000 808b 	beq.w	8001c28 <HAL_DMA_IRQHandler+0x350>
 8001b12:	3214      	adds	r2, #20
 8001b14:	4293      	cmp	r3, r2
 8001b16:	f000 808a 	beq.w	8001c2e <HAL_DMA_IRQHandler+0x356>
 8001b1a:	42ab      	cmp	r3, r5
 8001b1c:	bf14      	ite	ne
 8001b1e:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 8001b22:	f04f 6280 	moveq.w	r2, #67108864	; 0x4000000
 8001b26:	420a      	tst	r2, r1
 8001b28:	f47f af3d 	bne.w	80019a6 <HAL_DMA_IRQHandler+0xce>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001b2c:	6823      	ldr	r3, [r4, #0]
 8001b2e:	4a32      	ldr	r2, [pc, #200]	; (8001bf8 <HAL_DMA_IRQHandler+0x320>)
 8001b30:	6811      	ldr	r1, [r2, #0]
 8001b32:	3208      	adds	r2, #8
 8001b34:	4293      	cmp	r3, r2
 8001b36:	f000 80ae 	beq.w	8001c96 <HAL_DMA_IRQHandler+0x3be>
 8001b3a:	3214      	adds	r2, #20
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	f000 80ac 	beq.w	8001c9a <HAL_DMA_IRQHandler+0x3c2>
 8001b42:	3214      	adds	r2, #20
 8001b44:	4293      	cmp	r3, r2
 8001b46:	f000 80aa 	beq.w	8001c9e <HAL_DMA_IRQHandler+0x3c6>
 8001b4a:	3214      	adds	r2, #20
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	f000 80a9 	beq.w	8001ca4 <HAL_DMA_IRQHandler+0x3cc>
 8001b52:	3214      	adds	r2, #20
 8001b54:	4293      	cmp	r3, r2
 8001b56:	f000 80a8 	beq.w	8001caa <HAL_DMA_IRQHandler+0x3d2>
 8001b5a:	3214      	adds	r2, #20
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	f000 80a7 	beq.w	8001cb0 <HAL_DMA_IRQHandler+0x3d8>
 8001b62:	42ab      	cmp	r3, r5
 8001b64:	bf14      	ite	ne
 8001b66:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 8001b6a:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 8001b6e:	e75c      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001b70:	2208      	movs	r2, #8
 8001b72:	e7b5      	b.n	8001ae0 <HAL_DMA_IRQHandler+0x208>
 8001b74:	2280      	movs	r2, #128	; 0x80
 8001b76:	e7b3      	b.n	8001ae0 <HAL_DMA_IRQHandler+0x208>
 8001b78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b7c:	e7b0      	b.n	8001ae0 <HAL_DMA_IRQHandler+0x208>
 8001b7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b82:	e7ad      	b.n	8001ae0 <HAL_DMA_IRQHandler+0x208>
 8001b84:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001b88:	e7aa      	b.n	8001ae0 <HAL_DMA_IRQHandler+0x208>
 8001b8a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b8e:	e7a7      	b.n	8001ae0 <HAL_DMA_IRQHandler+0x208>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001b90:	2308      	movs	r3, #8
 8001b92:	e6dc      	b.n	800194e <HAL_DMA_IRQHandler+0x76>
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	e6da      	b.n	800194e <HAL_DMA_IRQHandler+0x76>
 8001b98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b9c:	e6d7      	b.n	800194e <HAL_DMA_IRQHandler+0x76>
 8001b9e:	4a17      	ldr	r2, [pc, #92]	; (8001bfc <HAL_DMA_IRQHandler+0x324>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d016      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0x2fa>
 8001ba4:	3214      	adds	r2, #20
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d015      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0x2fe>
 8001baa:	3214      	adds	r2, #20
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d014      	beq.n	8001bda <HAL_DMA_IRQHandler+0x302>
 8001bb0:	3214      	adds	r2, #20
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d014      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x308>
 8001bb6:	3214      	adds	r2, #20
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d014      	beq.n	8001be6 <HAL_DMA_IRQHandler+0x30e>
 8001bbc:	3214      	adds	r2, #20
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d01e      	beq.n	8001c00 <HAL_DMA_IRQHandler+0x328>
 8001bc2:	42ab      	cmp	r3, r5
 8001bc4:	bf0c      	ite	eq
 8001bc6:	f04f 6300 	moveq.w	r3, #134217728	; 0x8000000
 8001bca:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 8001bce:	4a0a      	ldr	r2, [pc, #40]	; (8001bf8 <HAL_DMA_IRQHandler+0x320>)
 8001bd0:	e6be      	b.n	8001950 <HAL_DMA_IRQHandler+0x78>
 8001bd2:	2308      	movs	r3, #8
 8001bd4:	e7fb      	b.n	8001bce <HAL_DMA_IRQHandler+0x2f6>
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	e7f9      	b.n	8001bce <HAL_DMA_IRQHandler+0x2f6>
 8001bda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001bde:	e7f6      	b.n	8001bce <HAL_DMA_IRQHandler+0x2f6>
 8001be0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001be4:	e7f3      	b.n	8001bce <HAL_DMA_IRQHandler+0x2f6>
 8001be6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001bea:	e7f0      	b.n	8001bce <HAL_DMA_IRQHandler+0x2f6>
 8001bec:	40020080 	.word	0x40020080
 8001bf0:	40020400 	.word	0x40020400
 8001bf4:	40020408 	.word	0x40020408
 8001bf8:	40020000 	.word	0x40020000
 8001bfc:	40020008 	.word	0x40020008
 8001c00:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001c04:	e7e3      	b.n	8001bce <HAL_DMA_IRQHandler+0x2f6>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001c06:	2204      	movs	r2, #4
 8001c08:	e6ca      	b.n	80019a0 <HAL_DMA_IRQHandler+0xc8>
 8001c0a:	2240      	movs	r2, #64	; 0x40
 8001c0c:	e6c8      	b.n	80019a0 <HAL_DMA_IRQHandler+0xc8>
 8001c0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c12:	e6c5      	b.n	80019a0 <HAL_DMA_IRQHandler+0xc8>
 8001c14:	2204      	movs	r2, #4
 8001c16:	e786      	b.n	8001b26 <HAL_DMA_IRQHandler+0x24e>
 8001c18:	2240      	movs	r2, #64	; 0x40
 8001c1a:	e784      	b.n	8001b26 <HAL_DMA_IRQHandler+0x24e>
 8001c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c20:	e781      	b.n	8001b26 <HAL_DMA_IRQHandler+0x24e>
 8001c22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c26:	e77e      	b.n	8001b26 <HAL_DMA_IRQHandler+0x24e>
 8001c28:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001c2c:	e77b      	b.n	8001b26 <HAL_DMA_IRQHandler+0x24e>
 8001c2e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001c32:	e778      	b.n	8001b26 <HAL_DMA_IRQHandler+0x24e>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c34:	2304      	movs	r3, #4
 8001c36:	e6d6      	b.n	80019e6 <HAL_DMA_IRQHandler+0x10e>
 8001c38:	2340      	movs	r3, #64	; 0x40
 8001c3a:	e6d4      	b.n	80019e6 <HAL_DMA_IRQHandler+0x10e>
 8001c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c40:	e6d1      	b.n	80019e6 <HAL_DMA_IRQHandler+0x10e>
 8001c42:	4a37      	ldr	r2, [pc, #220]	; (8001d20 <HAL_DMA_IRQHandler+0x448>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d016      	beq.n	8001c76 <HAL_DMA_IRQHandler+0x39e>
 8001c48:	3214      	adds	r2, #20
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d015      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x3a2>
 8001c4e:	3214      	adds	r2, #20
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d014      	beq.n	8001c7e <HAL_DMA_IRQHandler+0x3a6>
 8001c54:	3214      	adds	r2, #20
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d014      	beq.n	8001c84 <HAL_DMA_IRQHandler+0x3ac>
 8001c5a:	3214      	adds	r2, #20
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d014      	beq.n	8001c8a <HAL_DMA_IRQHandler+0x3b2>
 8001c60:	3214      	adds	r2, #20
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d014      	beq.n	8001c90 <HAL_DMA_IRQHandler+0x3b8>
 8001c66:	42ab      	cmp	r3, r5
 8001c68:	bf14      	ite	ne
 8001c6a:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8001c6e:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8001c72:	4a2c      	ldr	r2, [pc, #176]	; (8001d24 <HAL_DMA_IRQHandler+0x44c>)
 8001c74:	e6b8      	b.n	80019e8 <HAL_DMA_IRQHandler+0x110>
 8001c76:	2304      	movs	r3, #4
 8001c78:	e7fb      	b.n	8001c72 <HAL_DMA_IRQHandler+0x39a>
 8001c7a:	2340      	movs	r3, #64	; 0x40
 8001c7c:	e7f9      	b.n	8001c72 <HAL_DMA_IRQHandler+0x39a>
 8001c7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c82:	e7f6      	b.n	8001c72 <HAL_DMA_IRQHandler+0x39a>
 8001c84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c88:	e7f3      	b.n	8001c72 <HAL_DMA_IRQHandler+0x39a>
 8001c8a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c8e:	e7f0      	b.n	8001c72 <HAL_DMA_IRQHandler+0x39a>
 8001c90:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c94:	e7ed      	b.n	8001c72 <HAL_DMA_IRQHandler+0x39a>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001c96:	2202      	movs	r2, #2
 8001c98:	e6c7      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
 8001c9a:	2220      	movs	r2, #32
 8001c9c:	e6c5      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
 8001c9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ca2:	e6c2      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
 8001ca4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ca8:	e6bf      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
 8001caa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cae:	e6bc      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
 8001cb0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001cb4:	e6b9      	b.n	8001a2a <HAL_DMA_IRQHandler+0x152>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	e6df      	b.n	8001a7a <HAL_DMA_IRQHandler+0x1a2>
 8001cba:	2320      	movs	r3, #32
 8001cbc:	e6dd      	b.n	8001a7a <HAL_DMA_IRQHandler+0x1a2>
 8001cbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cc2:	e6da      	b.n	8001a7a <HAL_DMA_IRQHandler+0x1a2>
 8001cc4:	4a16      	ldr	r2, [pc, #88]	; (8001d20 <HAL_DMA_IRQHandler+0x448>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d016      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0x420>
 8001cca:	3214      	adds	r2, #20
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d015      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x424>
 8001cd0:	3214      	adds	r2, #20
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d014      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x428>
 8001cd6:	3214      	adds	r2, #20
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d014      	beq.n	8001d06 <HAL_DMA_IRQHandler+0x42e>
 8001cdc:	3214      	adds	r2, #20
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d014      	beq.n	8001d0c <HAL_DMA_IRQHandler+0x434>
 8001ce2:	3214      	adds	r2, #20
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d014      	beq.n	8001d12 <HAL_DMA_IRQHandler+0x43a>
 8001ce8:	42ab      	cmp	r3, r5
 8001cea:	bf14      	ite	ne
 8001cec:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001cf0:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001cf4:	4a0b      	ldr	r2, [pc, #44]	; (8001d24 <HAL_DMA_IRQHandler+0x44c>)
 8001cf6:	e6c1      	b.n	8001a7c <HAL_DMA_IRQHandler+0x1a4>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	e7fb      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x41c>
 8001cfc:	2320      	movs	r3, #32
 8001cfe:	e7f9      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x41c>
 8001d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d04:	e7f6      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x41c>
 8001d06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d0a:	e7f3      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x41c>
 8001d0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d10:	e7f0      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x41c>
 8001d12:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d16:	e7ed      	b.n	8001cf4 <HAL_DMA_IRQHandler+0x41c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001d18:	6823      	ldr	r3, [r4, #0]
 8001d1a:	e671      	b.n	8001a00 <HAL_DMA_IRQHandler+0x128>
 8001d1c:	bd70      	pop	{r4, r5, r6, pc}
 8001d1e:	bf00      	nop
 8001d20:	40020008 	.word	0x40020008
 8001d24:	40020000 	.word	0x40020000

08001d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 8001d2c:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d2e:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d30:	4f6c      	ldr	r7, [pc, #432]	; (8001ee4 <HAL_GPIO_Init+0x1bc>)
 8001d32:	4b6d      	ldr	r3, [pc, #436]	; (8001ee8 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d34:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8001ef0 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 8001d38:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8001ef4 <HAL_GPIO_Init+0x1cc>
    ioposition = ((uint32_t)0x01) << position;
 8001d3c:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d40:	680c      	ldr	r4, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8001d42:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d46:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001d4a:	45a0      	cmp	r8, r4
 8001d4c:	f040 8085 	bne.w	8001e5a <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 8001d50:	684d      	ldr	r5, [r1, #4]
 8001d52:	2d12      	cmp	r5, #18
 8001d54:	f000 80b7 	beq.w	8001ec6 <HAL_GPIO_Init+0x19e>
 8001d58:	f200 808d 	bhi.w	8001e76 <HAL_GPIO_Init+0x14e>
 8001d5c:	2d02      	cmp	r5, #2
 8001d5e:	f000 80af 	beq.w	8001ec0 <HAL_GPIO_Init+0x198>
 8001d62:	f200 8081 	bhi.w	8001e68 <HAL_GPIO_Init+0x140>
 8001d66:	2d00      	cmp	r5, #0
 8001d68:	f000 8091 	beq.w	8001e8e <HAL_GPIO_Init+0x166>
 8001d6c:	2d01      	cmp	r5, #1
 8001d6e:	f000 80a5 	beq.w	8001ebc <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001d72:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d76:	2cff      	cmp	r4, #255	; 0xff
 8001d78:	bf93      	iteet	ls
 8001d7a:	4682      	movls	sl, r0
 8001d7c:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001d80:	3d08      	subhi	r5, #8
 8001d82:	f8d0 b000 	ldrls.w	fp, [r0]
 8001d86:	bf92      	itee	ls
 8001d88:	00b5      	lslls	r5, r6, #2
 8001d8a:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001d8e:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001d90:	fa09 f805 	lsl.w	r8, r9, r5
 8001d94:	ea2b 0808 	bic.w	r8, fp, r8
 8001d98:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d9c:	bf88      	it	hi
 8001d9e:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001da2:	ea48 0505 	orr.w	r5, r8, r5
 8001da6:	f8ca 5000 	str.w	r5, [sl]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001daa:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001dae:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001db2:	d052      	beq.n	8001e5a <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001db4:	69bd      	ldr	r5, [r7, #24]
 8001db6:	f026 0803 	bic.w	r8, r6, #3
 8001dba:	f045 0501 	orr.w	r5, r5, #1
 8001dbe:	61bd      	str	r5, [r7, #24]
 8001dc0:	69bd      	ldr	r5, [r7, #24]
 8001dc2:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001dc6:	f005 0501 	and.w	r5, r5, #1
 8001dca:	9501      	str	r5, [sp, #4]
 8001dcc:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001dd0:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dd4:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001dd6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2];
 8001dda:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001dde:	fa09 f90b 	lsl.w	r9, r9, fp
 8001de2:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001de6:	4d41      	ldr	r5, [pc, #260]	; (8001eec <HAL_GPIO_Init+0x1c4>)
 8001de8:	42a8      	cmp	r0, r5
 8001dea:	d071      	beq.n	8001ed0 <HAL_GPIO_Init+0x1a8>
 8001dec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001df0:	42a8      	cmp	r0, r5
 8001df2:	d06f      	beq.n	8001ed4 <HAL_GPIO_Init+0x1ac>
 8001df4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001df8:	42a8      	cmp	r0, r5
 8001dfa:	d06d      	beq.n	8001ed8 <HAL_GPIO_Init+0x1b0>
 8001dfc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e00:	42a8      	cmp	r0, r5
 8001e02:	d06b      	beq.n	8001edc <HAL_GPIO_Init+0x1b4>
 8001e04:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e08:	42a8      	cmp	r0, r5
 8001e0a:	d069      	beq.n	8001ee0 <HAL_GPIO_Init+0x1b8>
 8001e0c:	4570      	cmp	r0, lr
 8001e0e:	bf0c      	ite	eq
 8001e10:	2505      	moveq	r5, #5
 8001e12:	2506      	movne	r5, #6
 8001e14:	fa05 f50b 	lsl.w	r5, r5, fp
 8001e18:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2] = temp;
 8001e1c:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001e20:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e22:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 8001e26:	bf14      	ite	ne
 8001e28:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001e2a:	43a5      	biceq	r5, r4
 8001e2c:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001e2e:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e30:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 8001e34:	bf14      	ite	ne
 8001e36:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001e38:	43a5      	biceq	r5, r4
 8001e3a:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001e3c:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e3e:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001e42:	bf14      	ite	ne
 8001e44:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001e46:	43a5      	biceq	r5, r4
 8001e48:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001e4a:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e4c:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001e50:	bf14      	ite	ne
 8001e52:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001e54:	ea25 0404 	biceq.w	r4, r5, r4
 8001e58:	60dc      	str	r4, [r3, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e5a:	3601      	adds	r6, #1
 8001e5c:	2e10      	cmp	r6, #16
 8001e5e:	f47f af6d 	bne.w	8001d3c <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 8001e62:	b003      	add	sp, #12
 8001e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001e68:	2d03      	cmp	r5, #3
 8001e6a:	d025      	beq.n	8001eb8 <HAL_GPIO_Init+0x190>
 8001e6c:	2d11      	cmp	r5, #17
 8001e6e:	d180      	bne.n	8001d72 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e70:	68ca      	ldr	r2, [r1, #12]
 8001e72:	3204      	adds	r2, #4
          break;
 8001e74:	e77d      	b.n	8001d72 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8001e76:	4565      	cmp	r5, ip
 8001e78:	d009      	beq.n	8001e8e <HAL_GPIO_Init+0x166>
 8001e7a:	d812      	bhi.n	8001ea2 <HAL_GPIO_Init+0x17a>
 8001e7c:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8001ef8 <HAL_GPIO_Init+0x1d0>
 8001e80:	454d      	cmp	r5, r9
 8001e82:	d004      	beq.n	8001e8e <HAL_GPIO_Init+0x166>
 8001e84:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001e88:	454d      	cmp	r5, r9
 8001e8a:	f47f af72 	bne.w	8001d72 <HAL_GPIO_Init+0x4a>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001e8e:	688a      	ldr	r2, [r1, #8]
 8001e90:	b1e2      	cbz	r2, 8001ecc <HAL_GPIO_Init+0x1a4>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001e92:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001e94:	bf0c      	ite	eq
 8001e96:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001e9a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e9e:	2208      	movs	r2, #8
 8001ea0:	e767      	b.n	8001d72 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8001ea2:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8001efc <HAL_GPIO_Init+0x1d4>
 8001ea6:	454d      	cmp	r5, r9
 8001ea8:	d0f1      	beq.n	8001e8e <HAL_GPIO_Init+0x166>
 8001eaa:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001eae:	454d      	cmp	r5, r9
 8001eb0:	d0ed      	beq.n	8001e8e <HAL_GPIO_Init+0x166>
 8001eb2:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8001eb6:	e7e7      	b.n	8001e88 <HAL_GPIO_Init+0x160>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001eb8:	2200      	movs	r2, #0
 8001eba:	e75a      	b.n	8001d72 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ebc:	68ca      	ldr	r2, [r1, #12]
          break;
 8001ebe:	e758      	b.n	8001d72 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ec0:	68ca      	ldr	r2, [r1, #12]
 8001ec2:	3208      	adds	r2, #8
          break;
 8001ec4:	e755      	b.n	8001d72 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ec6:	68ca      	ldr	r2, [r1, #12]
 8001ec8:	320c      	adds	r2, #12
          break;
 8001eca:	e752      	b.n	8001d72 <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ecc:	2204      	movs	r2, #4
 8001ece:	e750      	b.n	8001d72 <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ed0:	2500      	movs	r5, #0
 8001ed2:	e79f      	b.n	8001e14 <HAL_GPIO_Init+0xec>
 8001ed4:	2501      	movs	r5, #1
 8001ed6:	e79d      	b.n	8001e14 <HAL_GPIO_Init+0xec>
 8001ed8:	2502      	movs	r5, #2
 8001eda:	e79b      	b.n	8001e14 <HAL_GPIO_Init+0xec>
 8001edc:	2503      	movs	r5, #3
 8001ede:	e799      	b.n	8001e14 <HAL_GPIO_Init+0xec>
 8001ee0:	2504      	movs	r5, #4
 8001ee2:	e797      	b.n	8001e14 <HAL_GPIO_Init+0xec>
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40010400 	.word	0x40010400
 8001eec:	40010800 	.word	0x40010800
 8001ef0:	40011c00 	.word	0x40011c00
 8001ef4:	10210000 	.word	0x10210000
 8001ef8:	10110000 	.word	0x10110000
 8001efc:	10310000 	.word	0x10310000

08001f00 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f00:	b10a      	cbz	r2, 8001f06 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001f02:	6101      	str	r1, [r0, #16]
 8001f04:	4770      	bx	lr
 8001f06:	0409      	lsls	r1, r1, #16
 8001f08:	e7fb      	b.n	8001f02 <HAL_GPIO_WritePin+0x2>

08001f0a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001f0a:	68c3      	ldr	r3, [r0, #12]
 8001f0c:	4059      	eors	r1, r3
 8001f0e:	60c1      	str	r1, [r0, #12]
 8001f10:	4770      	bx	lr

08001f12 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f12:	6802      	ldr	r2, [r0, #0]
 8001f14:	6953      	ldr	r3, [r2, #20]
 8001f16:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001f1a:	d00d      	beq.n	8001f38 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f1c:	6953      	ldr	r3, [r2, #20]
 8001f1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f22:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001f24:	2304      	movs	r3, #4
 8001f26:	6383      	str	r3, [r0, #56]	; 0x38
    hi2c->State= HAL_I2C_STATE_READY;
 8001f28:	2320      	movs	r3, #32
 8001f2a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f2e:	2300      	movs	r3, #0
 8001f30:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34

    return HAL_ERROR;
 8001f34:	2001      	movs	r0, #1
 8001f36:	4770      	bx	lr
  }
  return HAL_OK;
 8001f38:	4618      	mov	r0, r3
}
 8001f3a:	4770      	bx	lr

08001f3c <I2C_WaitOnFlagUntilTimeout>:
{
 8001f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f40:	460c      	mov	r4, r1
 8001f42:	4606      	mov	r6, r0
 8001f44:	4615      	mov	r5, r2
 8001f46:	461f      	mov	r7, r3
  tickstart = HAL_GetTick();
 8001f48:	f7ff f904 	bl	8001154 <HAL_GetTick>
 8001f4c:	4680      	mov	r8, r0
 8001f4e:	0c20      	lsrs	r0, r4, #16
 8001f50:	b2a4      	uxth	r4, r4
  if(Status == RESET)
 8001f52:	b315      	cbz	r5, 8001f9a <I2C_WaitOnFlagUntilTimeout+0x5e>
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8001f54:	b2c5      	uxtb	r5, r0
 8001f56:	e02c      	b.n	8001fb2 <I2C_WaitOnFlagUntilTimeout+0x76>
      if(Timeout != HAL_MAX_DELAY)
 8001f58:	1c7a      	adds	r2, r7, #1
 8001f5a:	d00f      	beq.n	8001f7c <I2C_WaitOnFlagUntilTimeout+0x40>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001f5c:	b947      	cbnz	r7, 8001f70 <I2C_WaitOnFlagUntilTimeout+0x34>
          hi2c->State= HAL_I2C_STATE_READY;
 8001f5e:	2320      	movs	r3, #32
 8001f60:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
          __HAL_UNLOCK(hi2c);
 8001f64:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8001f66:	2003      	movs	r0, #3
          __HAL_UNLOCK(hi2c);
 8001f68:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
          return HAL_TIMEOUT;
 8001f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001f70:	f7ff f8f0 	bl	8001154 <HAL_GetTick>
 8001f74:	eba0 0008 	sub.w	r0, r0, r8
 8001f78:	4287      	cmp	r7, r0
 8001f7a:	d3f0      	bcc.n	8001f5e <I2C_WaitOnFlagUntilTimeout+0x22>
 8001f7c:	6833      	ldr	r3, [r6, #0]
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f7e:	2d01      	cmp	r5, #1
 8001f80:	bf0c      	ite	eq
 8001f82:	695b      	ldreq	r3, [r3, #20]
 8001f84:	699b      	ldrne	r3, [r3, #24]
 8001f86:	ea34 0303 	bics.w	r3, r4, r3
 8001f8a:	bf14      	ite	ne
 8001f8c:	2301      	movne	r3, #1
 8001f8e:	2300      	moveq	r3, #0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1e1      	bne.n	8001f58 <I2C_WaitOnFlagUntilTimeout+0x1c>
  return HAL_OK;
 8001f94:	2000      	movs	r0, #0
 8001f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f9a:	b2c5      	uxtb	r5, r0
 8001f9c:	e7ee      	b.n	8001f7c <I2C_WaitOnFlagUntilTimeout+0x40>
      if(Timeout != HAL_MAX_DELAY)
 8001f9e:	1c7b      	adds	r3, r7, #1
 8001fa0:	d007      	beq.n	8001fb2 <I2C_WaitOnFlagUntilTimeout+0x76>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001fa2:	2f00      	cmp	r7, #0
 8001fa4:	d0db      	beq.n	8001f5e <I2C_WaitOnFlagUntilTimeout+0x22>
 8001fa6:	f7ff f8d5 	bl	8001154 <HAL_GetTick>
 8001faa:	eba0 0008 	sub.w	r0, r0, r8
 8001fae:	4287      	cmp	r7, r0
 8001fb0:	d3d5      	bcc.n	8001f5e <I2C_WaitOnFlagUntilTimeout+0x22>
 8001fb2:	6833      	ldr	r3, [r6, #0]
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8001fb4:	2d01      	cmp	r5, #1
 8001fb6:	bf0c      	ite	eq
 8001fb8:	695b      	ldreq	r3, [r3, #20]
 8001fba:	699b      	ldrne	r3, [r3, #24]
 8001fbc:	ea34 0303 	bics.w	r3, r4, r3
 8001fc0:	bf0c      	ite	eq
 8001fc2:	2301      	moveq	r3, #1
 8001fc4:	2300      	movne	r3, #0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1e9      	bne.n	8001f9e <I2C_WaitOnFlagUntilTimeout+0x62>
 8001fca:	e7e3      	b.n	8001f94 <I2C_WaitOnFlagUntilTimeout+0x58>

08001fcc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fd0:	460d      	mov	r5, r1
 8001fd2:	4604      	mov	r4, r0
 8001fd4:	4616      	mov	r6, r2
  tickstart = HAL_GetTick();
 8001fd6:	f7ff f8bd 	bl	8001154 <HAL_GetTick>
 8001fda:	4607      	mov	r7, r0
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001fdc:	f3c5 4807 	ubfx	r8, r5, #16, #8
 8001fe0:	b2ad      	uxth	r5, r5
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	f1b8 0f01 	cmp.w	r8, #1
 8001fe8:	bf0c      	ite	eq
 8001fea:	695a      	ldreq	r2, [r3, #20]
 8001fec:	699a      	ldrne	r2, [r3, #24]
 8001fee:	ea35 0202 	bics.w	r2, r5, r2
 8001ff2:	bf14      	ite	ne
 8001ff4:	2001      	movne	r0, #1
 8001ff6:	2000      	moveq	r0, #0
 8001ff8:	b908      	cbnz	r0, 8001ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x32>
}
 8001ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ffe:	695a      	ldr	r2, [r3, #20]
 8002000:	0552      	lsls	r2, r2, #21
 8002002:	d512      	bpl.n	800202a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002004:	681a      	ldr	r2, [r3, #0]
      return HAL_ERROR;
 8002006:	2001      	movs	r0, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800200c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800200e:	695a      	ldr	r2, [r3, #20]
 8002010:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002014:	615a      	str	r2, [r3, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002016:	2304      	movs	r3, #4
 8002018:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 800201a:	2320      	movs	r3, #32
 800201c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hi2c);
 8002020:	2300      	movs	r3, #0
 8002022:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_ERROR;
 8002026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800202a:	1c73      	adds	r3, r6, #1
 800202c:	d0d9      	beq.n	8001fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x16>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800202e:	b946      	cbnz	r6, 8002042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x76>
        hi2c->State= HAL_I2C_STATE_READY;
 8002030:	2320      	movs	r3, #32
 8002032:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hi2c);
 8002036:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8002038:	2003      	movs	r0, #3
        __HAL_UNLOCK(hi2c);
 800203a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 800203e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002042:	f7ff f887 	bl	8001154 <HAL_GetTick>
 8002046:	1bc0      	subs	r0, r0, r7
 8002048:	4286      	cmp	r6, r0
 800204a:	d2ca      	bcs.n	8001fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x16>
 800204c:	e7f0      	b.n	8002030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>

0800204e <I2C_WaitOnTXEFlagUntilTimeout>:
{  
 800204e:	b570      	push	{r4, r5, r6, lr}
 8002050:	4604      	mov	r4, r0
 8002052:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 8002054:	f7ff f87e 	bl	8001154 <HAL_GetTick>
 8002058:	4606      	mov	r6, r0
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800205a:	6823      	ldr	r3, [r4, #0]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	061b      	lsls	r3, r3, #24
 8002060:	d501      	bpl.n	8002066 <I2C_WaitOnTXEFlagUntilTimeout+0x18>
  return HAL_OK;      
 8002062:	2000      	movs	r0, #0
 8002064:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002066:	4620      	mov	r0, r4
 8002068:	f7ff ff53 	bl	8001f12 <I2C_IsAcknowledgeFailed>
 800206c:	b9a0      	cbnz	r0, 8002098 <I2C_WaitOnTXEFlagUntilTimeout+0x4a>
    if(Timeout != HAL_MAX_DELAY)
 800206e:	1c6a      	adds	r2, r5, #1
 8002070:	d0f3      	beq.n	800205a <I2C_WaitOnTXEFlagUntilTimeout+0xc>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002072:	b95d      	cbnz	r5, 800208c <I2C_WaitOnTXEFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002074:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8002076:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002078:	f043 0320 	orr.w	r3, r3, #32
 800207c:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 800207e:	2320      	movs	r3, #32
 8002080:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hi2c);
 8002084:	2300      	movs	r3, #0
 8002086:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800208a:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800208c:	f7ff f862 	bl	8001154 <HAL_GetTick>
 8002090:	1b80      	subs	r0, r0, r6
 8002092:	4285      	cmp	r5, r0
 8002094:	d2e1      	bcs.n	800205a <I2C_WaitOnTXEFlagUntilTimeout+0xc>
 8002096:	e7ed      	b.n	8002074 <I2C_WaitOnTXEFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8002098:	2001      	movs	r0, #1
}
 800209a:	bd70      	pop	{r4, r5, r6, pc}

0800209c <I2C_RequestMemoryWrite>:
{
 800209c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800209e:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020a0:	6802      	ldr	r2, [r0, #0]
{
 80020a2:	461f      	mov	r7, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020a4:	6813      	ldr	r3, [r2, #0]
{
 80020a6:	460e      	mov	r6, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ac:	6013      	str	r3, [r2, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 80020ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020b2:	9b08      	ldr	r3, [sp, #32]
 80020b4:	2200      	movs	r2, #0
{
 80020b6:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 80020b8:	f7ff ff40 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 80020bc:	b960      	cbnz	r0, 80020d8 <I2C_RequestMemoryWrite+0x3c>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020be:	6823      	ldr	r3, [r4, #0]
 80020c0:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 80020c4:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 80020c6:	9a08      	ldr	r2, [sp, #32]
 80020c8:	4917      	ldr	r1, [pc, #92]	; (8002128 <I2C_RequestMemoryWrite+0x8c>)
 80020ca:	4620      	mov	r0, r4
 80020cc:	f7ff ff7e 	bl	8001fcc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020d0:	b128      	cbz	r0, 80020de <I2C_RequestMemoryWrite+0x42>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020d4:	2b04      	cmp	r3, #4
 80020d6:	d015      	beq.n	8002104 <I2C_RequestMemoryWrite+0x68>
      return HAL_TIMEOUT;
 80020d8:	2003      	movs	r0, #3
}
 80020da:	b003      	add	sp, #12
 80020dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020de:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80020e0:	9908      	ldr	r1, [sp, #32]
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020e2:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80020e4:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020e6:	9201      	str	r2, [sp, #4]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	9301      	str	r3, [sp, #4]
 80020ec:	9b01      	ldr	r3, [sp, #4]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80020ee:	f7ff ffae 	bl	800204e <I2C_WaitOnTXEFlagUntilTimeout>
 80020f2:	b148      	cbz	r0, 8002108 <I2C_RequestMemoryWrite+0x6c>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	d1ee      	bne.n	80020d8 <I2C_RequestMemoryWrite+0x3c>
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80020fa:	6822      	ldr	r2, [r4, #0]
 80020fc:	6813      	ldr	r3, [r2, #0]
 80020fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002102:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8002104:	2001      	movs	r0, #1
 8002106:	e7e8      	b.n	80020da <I2C_RequestMemoryWrite+0x3e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002108:	2f01      	cmp	r7, #1
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	d102      	bne.n	8002114 <I2C_RequestMemoryWrite+0x78>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800210e:	b2ed      	uxtb	r5, r5
 8002110:	611d      	str	r5, [r3, #16]
 8002112:	e7e2      	b.n	80020da <I2C_RequestMemoryWrite+0x3e>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002114:	0a2a      	lsrs	r2, r5, #8
 8002116:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8002118:	9908      	ldr	r1, [sp, #32]
 800211a:	4620      	mov	r0, r4
 800211c:	f7ff ff97 	bl	800204e <I2C_WaitOnTXEFlagUntilTimeout>
 8002120:	2800      	cmp	r0, #0
 8002122:	d1e7      	bne.n	80020f4 <I2C_RequestMemoryWrite+0x58>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002124:	6823      	ldr	r3, [r4, #0]
 8002126:	e7f2      	b.n	800210e <I2C_RequestMemoryWrite+0x72>
 8002128:	00010002 	.word	0x00010002

0800212c <I2C_RequestMemoryRead>:
{
 800212c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800212e:	461f      	mov	r7, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002130:	6803      	ldr	r3, [r0, #0]
{
 8002132:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002134:	681a      	ldr	r2, [r3, #0]
{
 8002136:	460e      	mov	r6, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002138:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800213c:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800213e:	681a      	ldr	r2, [r3, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8002140:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002144:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002148:	601a      	str	r2, [r3, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 800214a:	9b08      	ldr	r3, [sp, #32]
 800214c:	2200      	movs	r2, #0
{
 800214e:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8002150:	f7ff fef4 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 8002154:	b978      	cbnz	r0, 8002176 <I2C_RequestMemoryRead+0x4a>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002156:	6823      	ldr	r3, [r4, #0]
 8002158:	b2f6      	uxtb	r6, r6
 800215a:	f006 02fe 	and.w	r2, r6, #254	; 0xfe
 800215e:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8002160:	4928      	ldr	r1, [pc, #160]	; (8002204 <I2C_RequestMemoryRead+0xd8>)
 8002162:	9a08      	ldr	r2, [sp, #32]
 8002164:	4620      	mov	r0, r4
 8002166:	f7ff ff31 	bl	8001fcc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800216a:	b138      	cbz	r0, 800217c <I2C_RequestMemoryRead+0x50>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800216c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800216e:	2b04      	cmp	r3, #4
 8002170:	d101      	bne.n	8002176 <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 8002172:	2001      	movs	r0, #1
 8002174:	e000      	b.n	8002178 <I2C_RequestMemoryRead+0x4c>
      return HAL_TIMEOUT;
 8002176:	2003      	movs	r0, #3
}
 8002178:	b003      	add	sp, #12
 800217a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800217c:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800217e:	9908      	ldr	r1, [sp, #32]
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002180:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8002182:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002184:	9201      	str	r2, [sp, #4]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	9b01      	ldr	r3, [sp, #4]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800218c:	f7ff ff5f 	bl	800204e <I2C_WaitOnTXEFlagUntilTimeout>
 8002190:	b140      	cbz	r0, 80021a4 <I2C_RequestMemoryRead+0x78>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002192:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002194:	2b04      	cmp	r3, #4
 8002196:	d1ee      	bne.n	8002176 <I2C_RequestMemoryRead+0x4a>
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8002198:	6822      	ldr	r2, [r4, #0]
 800219a:	6813      	ldr	r3, [r2, #0]
 800219c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	e7e6      	b.n	8002172 <I2C_RequestMemoryRead+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021a4:	2f01      	cmp	r7, #1
 80021a6:	6823      	ldr	r3, [r4, #0]
 80021a8:	d121      	bne.n	80021ee <I2C_RequestMemoryRead+0xc2>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80021aa:	b2ed      	uxtb	r5, r5
 80021ac:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80021ae:	9908      	ldr	r1, [sp, #32]
 80021b0:	4620      	mov	r0, r4
 80021b2:	f7ff ff4c 	bl	800204e <I2C_WaitOnTXEFlagUntilTimeout>
 80021b6:	4602      	mov	r2, r0
 80021b8:	2800      	cmp	r0, #0
 80021ba:	d1ea      	bne.n	8002192 <I2C_RequestMemoryRead+0x66>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021bc:	6821      	ldr	r1, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 80021be:	4620      	mov	r0, r4
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021c0:	680b      	ldr	r3, [r1, #0]
 80021c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c6:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 80021c8:	9b08      	ldr	r3, [sp, #32]
 80021ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021ce:	f7ff feb5 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 80021d2:	2800      	cmp	r0, #0
 80021d4:	d1cf      	bne.n	8002176 <I2C_RequestMemoryRead+0x4a>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80021d6:	6823      	ldr	r3, [r4, #0]
 80021d8:	f046 0601 	orr.w	r6, r6, #1
 80021dc:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 80021de:	9a08      	ldr	r2, [sp, #32]
 80021e0:	4908      	ldr	r1, [pc, #32]	; (8002204 <I2C_RequestMemoryRead+0xd8>)
 80021e2:	4620      	mov	r0, r4
 80021e4:	f7ff fef2 	bl	8001fcc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021e8:	2800      	cmp	r0, #0
 80021ea:	d1bf      	bne.n	800216c <I2C_RequestMemoryRead+0x40>
 80021ec:	e7c4      	b.n	8002178 <I2C_RequestMemoryRead+0x4c>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80021ee:	0a2a      	lsrs	r2, r5, #8
 80021f0:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80021f2:	9908      	ldr	r1, [sp, #32]
 80021f4:	4620      	mov	r0, r4
 80021f6:	f7ff ff2a 	bl	800204e <I2C_WaitOnTXEFlagUntilTimeout>
 80021fa:	2800      	cmp	r0, #0
 80021fc:	d1c9      	bne.n	8002192 <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80021fe:	6823      	ldr	r3, [r4, #0]
 8002200:	e7d3      	b.n	80021aa <I2C_RequestMemoryRead+0x7e>
 8002202:	bf00      	nop
 8002204:	00010002 	.word	0x00010002

08002208 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8002208:	b570      	push	{r4, r5, r6, lr}
 800220a:	4604      	mov	r4, r0
 800220c:	460d      	mov	r5, r1
  tickstart = HAL_GetTick();
 800220e:	f7fe ffa1 	bl	8001154 <HAL_GetTick>
 8002212:	4606      	mov	r6, r0
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002214:	6822      	ldr	r2, [r4, #0]
 8002216:	6953      	ldr	r3, [r2, #20]
 8002218:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800221c:	d001      	beq.n	8002222 <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
  return HAL_OK;
 800221e:	2000      	movs	r0, #0
}
 8002220:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002222:	6951      	ldr	r1, [r2, #20]
 8002224:	06c9      	lsls	r1, r1, #27
 8002226:	d50b      	bpl.n	8002240 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002228:	6951      	ldr	r1, [r2, #20]
      return HAL_ERROR;
 800222a:	2001      	movs	r0, #1
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800222c:	f021 0110 	bic.w	r1, r1, #16
 8002230:	6151      	str	r1, [r2, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8002232:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002234:	63a3      	str	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8002236:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hi2c->State= HAL_I2C_STATE_READY;
 800223a:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
      return HAL_ERROR;
 800223e:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002240:	b95d      	cbnz	r5, 800225a <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002242:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8002244:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002246:	f043 0320 	orr.w	r3, r3, #32
 800224a:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 800224c:	2320      	movs	r3, #32
 800224e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hi2c);
 8002252:	2300      	movs	r3, #0
 8002254:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8002258:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800225a:	f7fe ff7b 	bl	8001154 <HAL_GetTick>
 800225e:	1b80      	subs	r0, r0, r6
 8002260:	4285      	cmp	r5, r0
 8002262:	d2d7      	bcs.n	8002214 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
 8002264:	e7ed      	b.n	8002242 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
	...

08002268 <HAL_I2C_Init>:
{
 8002268:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 800226a:	4604      	mov	r4, r0
 800226c:	2800      	cmp	r0, #0
 800226e:	d05f      	beq.n	8002330 <HAL_I2C_Init+0xc8>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8002270:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002274:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002278:	b91b      	cbnz	r3, 8002282 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800227a:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_I2C_MspInit(hi2c);
 800227e:	f004 ff47 	bl	8007110 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002282:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8002284:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002286:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_I2C_DISABLE(hi2c);
 800228a:	6813      	ldr	r3, [r2, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800228c:	4e29      	ldr	r6, [pc, #164]	; (8002334 <HAL_I2C_Init+0xcc>)
  __HAL_I2C_DISABLE(hi2c);
 800228e:	f023 0301 	bic.w	r3, r3, #1
 8002292:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002294:	f001 f8f8 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002298:	6863      	ldr	r3, [r4, #4]
  freqrange = I2C_FREQ_RANGE(pclk1);
 800229a:	4d27      	ldr	r5, [pc, #156]	; (8002338 <HAL_I2C_Init+0xd0>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800229c:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQ_RANGE(pclk1);
 800229e:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80022a2:	bf88      	it	hi
 80022a4:	f44f 7196 	movhi.w	r1, #300	; 0x12c
  hi2c->Instance->CR2 = freqrange;
 80022a8:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80022aa:	bf88      	it	hi
 80022ac:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 80022ae:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80022b0:	bf85      	ittet	hi
 80022b2:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 80022b6:	fbb1 f1f5 	udivhi	r1, r1, r5
 80022ba:	1c69      	addls	r1, r5, #1
 80022bc:	3101      	addhi	r1, #1
  if(hi2c->Init.ClockSpeed <= I2C_STANDARD_MODE_MAX_CLK)
 80022be:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80022c0:	6211      	str	r1, [r2, #32]
  if(hi2c->Init.ClockSpeed <= I2C_STANDARD_MODE_MAX_CLK)
 80022c2:	d820      	bhi.n	8002306 <HAL_I2C_Init+0x9e>
    tmp1 = (I2CClkSrcFreq/(hi2c->Init.ClockSpeed << 1));
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	fbb0 f0f3 	udiv	r0, r0, r3
    if( (tmp1 & I2C_CCR_CCR) < 4 )
 80022ca:	f3c0 030b 	ubfx	r3, r0, #0, #12
      return 4;
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	bf98      	it	ls
 80022d2:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022d4:	6a21      	ldr	r1, [r4, #32]
 80022d6:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_Configure_Speed(hi2c, pclk1);
 80022d8:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022da:	430b      	orrs	r3, r1
 80022dc:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80022de:	68e1      	ldr	r1, [r4, #12]
 80022e0:	6923      	ldr	r3, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022e2:	2000      	movs	r0, #0
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80022e4:	430b      	orrs	r3, r1
 80022e6:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80022e8:	69a1      	ldr	r1, [r4, #24]
 80022ea:	6963      	ldr	r3, [r4, #20]
 80022ec:	430b      	orrs	r3, r1
 80022ee:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80022f0:	6813      	ldr	r3, [r2, #0]
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80022f8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022fa:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2c->State = HAL_I2C_STATE_READY;
 80022fc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002300:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  return HAL_OK;
 8002304:	bd70      	pop	{r4, r5, r6, pc}
    if(hi2c->Init.DutyCycle == I2C_DUTYCYCLE_2)
 8002306:	68a1      	ldr	r1, [r4, #8]
 8002308:	b959      	cbnz	r1, 8002322 <HAL_I2C_Init+0xba>
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 3)) | I2C_DUTYCYCLE_2; 
 800230a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800230e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002312:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
    if( (tmp1 & I2C_CCR_CCR) < 1 )
 8002316:	f3c0 030b 	ubfx	r3, r0, #0, #12
      return 1;
 800231a:	2b00      	cmp	r3, #0
 800231c:	bf08      	it	eq
 800231e:	2001      	moveq	r0, #1
 8002320:	e7d8      	b.n	80022d4 <HAL_I2C_Init+0x6c>
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 25)) | I2C_DUTYCYCLE_16_9;
 8002322:	2119      	movs	r1, #25
 8002324:	434b      	muls	r3, r1
 8002326:	fbb0 f0f3 	udiv	r0, r0, r3
 800232a:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 800232e:	e7f2      	b.n	8002316 <HAL_I2C_Init+0xae>
    return HAL_ERROR;
 8002330:	2001      	movs	r0, #1
}
 8002332:	bd70      	pop	{r4, r5, r6, pc}
 8002334:	000186a0 	.word	0x000186a0
 8002338:	000f4240 	.word	0x000f4240

0800233c <HAL_I2C_Mem_Write>:
{
 800233c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002340:	469b      	mov	fp, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002342:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 8002346:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002348:	2b20      	cmp	r3, #32
{
 800234a:	4689      	mov	r9, r1
 800234c:	4692      	mov	sl, r2
 800234e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8002350:	f8bd 6034 	ldrh.w	r6, [sp, #52]	; 0x34
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002354:	d003      	beq.n	800235e <HAL_I2C_Mem_Write+0x22>
    return HAL_BUSY;
 8002356:	2002      	movs	r0, #2
}
 8002358:	b003      	add	sp, #12
 800235a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0))
 800235e:	b357      	cbz	r7, 80023b6 <HAL_I2C_Mem_Write+0x7a>
 8002360:	b34e      	cbz	r6, 80023b6 <HAL_I2C_Mem_Write+0x7a>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 8002362:	f242 7310 	movw	r3, #10000	; 0x2710
 8002366:	2201      	movs	r2, #1
 8002368:	492f      	ldr	r1, [pc, #188]	; (8002428 <HAL_I2C_Mem_Write+0xec>)
 800236a:	f7ff fde7 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 800236e:	4680      	mov	r8, r0
 8002370:	2800      	cmp	r0, #0
 8002372:	d1f0      	bne.n	8002356 <HAL_I2C_Mem_Write+0x1a>
    __HAL_LOCK(hi2c);
 8002374:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8002378:	2b01      	cmp	r3, #1
 800237a:	d0ec      	beq.n	8002356 <HAL_I2C_Mem_Write+0x1a>
 800237c:	2501      	movs	r5, #1
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800237e:	6822      	ldr	r2, [r4, #0]
    __HAL_LOCK(hi2c);
 8002380:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002384:	6813      	ldr	r3, [r2, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8002386:	4649      	mov	r1, r9
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002388:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800238c:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800238e:	2321      	movs	r3, #33	; 0x21
 8002390:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8002394:	2340      	movs	r3, #64	; 0x40
 8002396:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 800239a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800239c:	63a0      	str	r0, [r4, #56]	; 0x38
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	4652      	mov	r2, sl
 80023a2:	465b      	mov	r3, fp
 80023a4:	4620      	mov	r0, r4
 80023a6:	f7ff fe79 	bl	800209c <I2C_RequestMemoryWrite>
 80023aa:	b188      	cbz	r0, 80023d0 <HAL_I2C_Mem_Write+0x94>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        __HAL_UNLOCK(hi2c);
 80023ae:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d115      	bne.n	80023e2 <HAL_I2C_Mem_Write+0xa6>
      return  HAL_ERROR;
 80023b6:	2001      	movs	r0, #1
 80023b8:	e7ce      	b.n	8002358 <HAL_I2C_Mem_Write+0x1c>
      hi2c->Instance->DR = (*pData++);
 80023ba:	6822      	ldr	r2, [r4, #0]
 80023bc:	783b      	ldrb	r3, [r7, #0]
 80023be:	6113      	str	r3, [r2, #16]
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80023c0:	6951      	ldr	r1, [r2, #20]
      Size--;
 80023c2:	1e73      	subs	r3, r6, #1
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80023c4:	0749      	lsls	r1, r1, #29
      Size--;
 80023c6:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80023c8:	d40d      	bmi.n	80023e6 <HAL_I2C_Mem_Write+0xaa>
      Size--;
 80023ca:	461e      	mov	r6, r3
      hi2c->Instance->DR = (*pData++);
 80023cc:	3701      	adds	r7, #1
    while(Size > 0)
 80023ce:	b15e      	cbz	r6, 80023e8 <HAL_I2C_Mem_Write+0xac>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80023d0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80023d2:	4620      	mov	r0, r4
 80023d4:	f7ff fe3b 	bl	800204e <I2C_WaitOnTXEFlagUntilTimeout>
 80023d8:	2800      	cmp	r0, #0
 80023da:	d0ee      	beq.n	80023ba <HAL_I2C_Mem_Write+0x7e>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d01b      	beq.n	800241a <HAL_I2C_Mem_Write+0xde>
          return HAL_TIMEOUT;
 80023e2:	2003      	movs	r0, #3
 80023e4:	e7b8      	b.n	8002358 <HAL_I2C_Mem_Write+0x1c>
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80023e6:	b993      	cbnz	r3, 800240e <HAL_I2C_Mem_Write+0xd2>
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80023e8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80023ea:	4620      	mov	r0, r4
 80023ec:	f7ff fe2f 	bl	800204e <I2C_WaitOnTXEFlagUntilTimeout>
 80023f0:	2800      	cmp	r0, #0
 80023f2:	d1f3      	bne.n	80023dc <HAL_I2C_Mem_Write+0xa0>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023f4:	6822      	ldr	r2, [r4, #0]
 80023f6:	6813      	ldr	r3, [r2, #0]
 80023f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023fc:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80023fe:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8002400:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hi2c->State = HAL_I2C_STATE_READY;
 8002404:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002408:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
    return HAL_OK;
 800240c:	e7a4      	b.n	8002358 <HAL_I2C_Mem_Write+0x1c>
        hi2c->Instance->DR = (*pData++);
 800240e:	787b      	ldrb	r3, [r7, #1]
        Size--;
 8002410:	3e02      	subs	r6, #2
        hi2c->Instance->DR = (*pData++);
 8002412:	6113      	str	r3, [r2, #16]
        Size--;
 8002414:	b2b6      	uxth	r6, r6
        hi2c->Instance->DR = (*pData++);
 8002416:	3702      	adds	r7, #2
 8002418:	e7d9      	b.n	80023ce <HAL_I2C_Mem_Write+0x92>
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800241a:	6822      	ldr	r2, [r4, #0]
 800241c:	6813      	ldr	r3, [r2, #0]
 800241e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002422:	6013      	str	r3, [r2, #0]
 8002424:	e7c7      	b.n	80023b6 <HAL_I2C_Mem_Write+0x7a>
 8002426:	bf00      	nop
 8002428:	00100002 	.word	0x00100002

0800242c <HAL_I2C_Mem_Read>:
{
 800242c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002430:	469b      	mov	fp, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002432:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 8002436:	b089      	sub	sp, #36	; 0x24
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002438:	2b20      	cmp	r3, #32
{
 800243a:	4604      	mov	r4, r0
 800243c:	9103      	str	r1, [sp, #12]
 800243e:	4692      	mov	sl, r2
 8002440:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8002442:	f8bd 504c 	ldrh.w	r5, [sp, #76]	; 0x4c
 8002446:	9f14      	ldr	r7, [sp, #80]	; 0x50
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002448:	d005      	beq.n	8002456 <HAL_I2C_Mem_Read+0x2a>
    return HAL_BUSY;
 800244a:	f04f 0a02 	mov.w	sl, #2
}
 800244e:	4650      	mov	r0, sl
 8002450:	b009      	add	sp, #36	; 0x24
 8002452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0))
 8002456:	b35e      	cbz	r6, 80024b0 <HAL_I2C_Mem_Read+0x84>
 8002458:	b355      	cbz	r5, 80024b0 <HAL_I2C_Mem_Read+0x84>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 800245a:	f242 7310 	movw	r3, #10000	; 0x2710
 800245e:	2201      	movs	r2, #1
 8002460:	4962      	ldr	r1, [pc, #392]	; (80025ec <HAL_I2C_Mem_Read+0x1c0>)
 8002462:	f7ff fd6b 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 8002466:	4680      	mov	r8, r0
 8002468:	2800      	cmp	r0, #0
 800246a:	d1ee      	bne.n	800244a <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 800246c:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8002470:	2b01      	cmp	r3, #1
 8002472:	d0ea      	beq.n	800244a <HAL_I2C_Mem_Read+0x1e>
 8002474:	f04f 0901 	mov.w	r9, #1
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002478:	6822      	ldr	r2, [r4, #0]
    __HAL_LOCK(hi2c);
 800247a:	f884 9034 	strb.w	r9, [r4, #52]	; 0x34
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800247e:	6813      	ldr	r3, [r2, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8002480:	9903      	ldr	r1, [sp, #12]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002482:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002486:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8002488:	2322      	movs	r3, #34	; 0x22
 800248a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MEM;
 800248e:	2340      	movs	r3, #64	; 0x40
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8002490:	4652      	mov	r2, sl
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8002492:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8002496:	9700      	str	r7, [sp, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002498:	63a0      	str	r0, [r4, #56]	; 0x38
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 800249a:	465b      	mov	r3, fp
 800249c:	4620      	mov	r0, r4
 800249e:	f7ff fe45 	bl	800212c <I2C_RequestMemoryRead>
 80024a2:	4682      	mov	sl, r0
 80024a4:	b138      	cbz	r0, 80024b6 <HAL_I2C_Mem_Read+0x8a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        __HAL_UNLOCK(hi2c);
 80024a8:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d11e      	bne.n	80024ee <HAL_I2C_Mem_Read+0xc2>
              return HAL_ERROR;
 80024b0:	f04f 0a01 	mov.w	sl, #1
 80024b4:	e7cb      	b.n	800244e <HAL_I2C_Mem_Read+0x22>
 80024b6:	6823      	ldr	r3, [r4, #0]
    if(Size == 1)
 80024b8:	2d01      	cmp	r5, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024ba:	681a      	ldr	r2, [r3, #0]
    if(Size == 1)
 80024bc:	d11a      	bne.n	80024f4 <HAL_I2C_Mem_Read+0xc8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024c4:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	695a      	ldr	r2, [r3, #20]
 80024ca:	9205      	str	r2, [sp, #20]
 80024cc:	699a      	ldr	r2, [r3, #24]
 80024ce:	9205      	str	r2, [sp, #20]
 80024d0:	9a05      	ldr	r2, [sp, #20]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80024da:	b662      	cpsie	i
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 80024dc:	4639      	mov	r1, r7
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff fe92 	bl	8002208 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024e4:	2800      	cmp	r0, #0
 80024e6:	d04d      	beq.n	8002584 <HAL_I2C_Mem_Read+0x158>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80024e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80024ea:	2b20      	cmp	r3, #32
 80024ec:	d1e0      	bne.n	80024b0 <HAL_I2C_Mem_Read+0x84>
              return HAL_TIMEOUT;
 80024ee:	f04f 0a03 	mov.w	sl, #3
 80024f2:	e7ac      	b.n	800244e <HAL_I2C_Mem_Read+0x22>
    else if(Size == 2)
 80024f4:	2d02      	cmp	r5, #2
 80024f6:	d123      	bne.n	8002540 <HAL_I2C_Mem_Read+0x114>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024fe:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002500:	6823      	ldr	r3, [r4, #0]
 8002502:	695a      	ldr	r2, [r3, #20]
 8002504:	9206      	str	r2, [sp, #24]
 8002506:	699a      	ldr	r2, [r3, #24]
 8002508:	9206      	str	r2, [sp, #24]
 800250a:	9a06      	ldr	r2, [sp, #24]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002512:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002514:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 8002516:	463b      	mov	r3, r7
 8002518:	2200      	movs	r2, #0
 800251a:	4935      	ldr	r1, [pc, #212]	; (80025f0 <HAL_I2C_Mem_Read+0x1c4>)
 800251c:	4620      	mov	r0, r4
 800251e:	f7ff fd0d 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 8002522:	2800      	cmp	r0, #0
 8002524:	d1e3      	bne.n	80024ee <HAL_I2C_Mem_Read+0xc2>
  __ASM volatile ("cpsid i" : : : "memory");
 8002526:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002528:	6823      	ldr	r3, [r4, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002530:	601a      	str	r2, [r3, #0]
          (*pData++) = hi2c->Instance->DR;
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	7033      	strb	r3, [r6, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002536:	b662      	cpsie	i
          (*pData++) = hi2c->Instance->DR;
 8002538:	6823      	ldr	r3, [r4, #0]
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	7073      	strb	r3, [r6, #1]
 800253e:	e024      	b.n	800258a <HAL_I2C_Mem_Read+0x15e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002540:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002544:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002546:	695a      	ldr	r2, [r3, #20]
 8002548:	9207      	str	r2, [sp, #28]
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	9307      	str	r3, [sp, #28]
 800254e:	9b07      	ldr	r3, [sp, #28]
      if(Size <= 3)
 8002550:	2d03      	cmp	r5, #3
 8002552:	d923      	bls.n	800259c <HAL_I2C_Mem_Read+0x170>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 8002554:	4639      	mov	r1, r7
 8002556:	4620      	mov	r0, r4
 8002558:	f7ff fe56 	bl	8002208 <I2C_WaitOnRXNEFlagUntilTimeout>
 800255c:	2800      	cmp	r0, #0
 800255e:	d1c3      	bne.n	80024e8 <HAL_I2C_Mem_Read+0xbc>
        (*pData++) = hi2c->Instance->DR;
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	7033      	strb	r3, [r6, #0]
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002566:	6822      	ldr	r2, [r4, #0]
 8002568:	6953      	ldr	r3, [r2, #20]
 800256a:	075b      	lsls	r3, r3, #29
          (*pData++) = hi2c->Instance->DR;
 800256c:	bf4d      	iteet	mi
 800256e:	6912      	ldrmi	r2, [r2, #16]
        (*pData++) = hi2c->Instance->DR;
 8002570:	1c73      	addpl	r3, r6, #1
        Size--;
 8002572:	f105 35ff 	addpl.w	r5, r5, #4294967295
          (*pData++) = hi2c->Instance->DR;
 8002576:	1cb3      	addmi	r3, r6, #2
          Size--;
 8002578:	bf44      	itt	mi
 800257a:	3d02      	submi	r5, #2
          (*pData++) = hi2c->Instance->DR;
 800257c:	7072      	strbmi	r2, [r6, #1]
          Size--;
 800257e:	b2ad      	uxth	r5, r5
{
 8002580:	461e      	mov	r6, r3
 8002582:	e7e5      	b.n	8002550 <HAL_I2C_Mem_Read+0x124>
          (*pData++) = hi2c->Instance->DR;
 8002584:	6823      	ldr	r3, [r4, #0]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	7033      	strb	r3, [r6, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800258a:	2320      	movs	r3, #32
 800258c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002590:	2300      	movs	r3, #0
 8002592:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    __HAL_UNLOCK(hi2c);
 8002596:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 800259a:	e758      	b.n	800244e <HAL_I2C_Mem_Read+0x22>
        else if(Size == 2)
 800259c:	2d02      	cmp	r5, #2
 800259e:	d0ba      	beq.n	8002516 <HAL_I2C_Mem_Read+0xea>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80025a0:	2200      	movs	r2, #0
 80025a2:	463b      	mov	r3, r7
 80025a4:	4912      	ldr	r1, [pc, #72]	; (80025f0 <HAL_I2C_Mem_Read+0x1c4>)
 80025a6:	4620      	mov	r0, r4
 80025a8:	f7ff fcc8 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 80025ac:	4602      	mov	r2, r0
 80025ae:	2800      	cmp	r0, #0
 80025b0:	d19d      	bne.n	80024ee <HAL_I2C_Mem_Read+0xc2>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025b2:	6821      	ldr	r1, [r4, #0]
 80025b4:	680b      	ldr	r3, [r1, #0]
 80025b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025ba:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80025bc:	b672      	cpsid	i
          (*pData++) = hi2c->Instance->DR;
 80025be:	6823      	ldr	r3, [r4, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80025c0:	490b      	ldr	r1, [pc, #44]	; (80025f0 <HAL_I2C_Mem_Read+0x1c4>)
          (*pData++) = hi2c->Instance->DR;
 80025c2:	691b      	ldr	r3, [r3, #16]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80025c4:	4620      	mov	r0, r4
          (*pData++) = hi2c->Instance->DR;
 80025c6:	7033      	strb	r3, [r6, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80025c8:	463b      	mov	r3, r7
 80025ca:	f7ff fcb7 	bl	8001f3c <I2C_WaitOnFlagUntilTimeout>
 80025ce:	2800      	cmp	r0, #0
 80025d0:	d18d      	bne.n	80024ee <HAL_I2C_Mem_Read+0xc2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d2:	6823      	ldr	r3, [r4, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025da:	601a      	str	r2, [r3, #0]
          (*pData++) = hi2c->Instance->DR;
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	7073      	strb	r3, [r6, #1]
  __ASM volatile ("cpsie i" : : : "memory");
 80025e0:	b662      	cpsie	i
          (*pData++) = hi2c->Instance->DR;
 80025e2:	6823      	ldr	r3, [r4, #0]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	70b3      	strb	r3, [r6, #2]
 80025e8:	e7cf      	b.n	800258a <HAL_I2C_Mem_Read+0x15e>
 80025ea:	bf00      	nop
 80025ec:	00100002 	.word	0x00100002
 80025f0:	00010004 	.word	0x00010004

080025f4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80025f8:	4604      	mov	r4, r0
{
 80025fa:	b086      	sub	sp, #24
  if(hpcd == NULL)
 80025fc:	2800      	cmp	r0, #0
 80025fe:	d060      	beq.n	80026c2 <HAL_PCD_Init+0xce>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8002600:	f890 33e9 	ldrb.w	r3, [r0, #1001]	; 0x3e9
 8002604:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002608:	b91b      	cbnz	r3, 8002612 <HAL_PCD_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800260a:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800260e:	f004 fea5 	bl	800735c <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002612:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8002614:	2303      	movs	r3, #3
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8002616:	466e      	mov	r6, sp
  __HAL_PCD_DISABLE(hpcd);
 8002618:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 800261c:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  __HAL_PCD_DISABLE(hpcd);
 8002620:	f001 fb47 	bl	8003cb2 <USB_DisableGlobalInt>
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8002624:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002626:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002628:	682b      	ldr	r3, [r5, #0]
 800262a:	f104 0804 	add.w	r8, r4, #4
 800262e:	6033      	str	r3, [r6, #0]
 8002630:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8002634:	6820      	ldr	r0, [r4, #0]
 8002636:	f001 fb2c 	bl	8003c92 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 800263a:	2100      	movs	r1, #0
 800263c:	6820      	ldr	r0, [r4, #0]
 800263e:	f001 fb42 	bl	8003cc6 <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8002642:	2100      	movs	r1, #0
 8002644:	4623      	mov	r3, r4
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8002646:	4622      	mov	r2, r4
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8002648:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 800264a:	4608      	mov	r0, r1
 800264c:	f104 0510 	add.w	r5, r4, #16
    hpcd->IN_ep[index].num = index;
 8002650:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 8002654:	8691      	strh	r1, [r2, #52]	; 0x34
  for (index = 0; index < 15 ; index++)
 8002656:	3101      	adds	r1, #1
 8002658:	290f      	cmp	r1, #15
    hpcd->IN_ep[index].is_in = 1;
 800265a:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 800265e:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0;
 8002662:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0;
 8002664:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0;
 8002666:	6410      	str	r0, [r2, #64]	; 0x40
 8002668:	f102 0220 	add.w	r2, r2, #32
  for (index = 0; index < 15 ; index++)
 800266c:	d1f0      	bne.n	8002650 <HAL_PCD_Init+0x5c>
 800266e:	2200      	movs	r2, #0
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 8002670:	4617      	mov	r7, r2
    hpcd->OUT_ep[index].num = index;
 8002672:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    hpcd->IN_ep[index].tx_fifo_num = index;
 8002676:	869a      	strh	r2, [r3, #52]	; 0x34
  for (index = 0; index < 15 ; index++)
 8002678:	3201      	adds	r2, #1
 800267a:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0;
 800267c:	f883 7209 	strb.w	r7, [r3, #521]	; 0x209
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8002680:	f883 720b 	strb.w	r7, [r3, #523]	; 0x20b
    hpcd->OUT_ep[index].maxpacket = 0;
 8002684:	f8c3 7218 	str.w	r7, [r3, #536]	; 0x218
    hpcd->OUT_ep[index].xfer_buff = 0;
 8002688:	f8c3 721c 	str.w	r7, [r3, #540]	; 0x21c
    hpcd->OUT_ep[index].xfer_len = 0;
 800268c:	f8c3 7220 	str.w	r7, [r3, #544]	; 0x220
 8002690:	f103 0320 	add.w	r3, r3, #32
  for (index = 0; index < 15 ; index++)
 8002694:	d1ed      	bne.n	8002672 <HAL_PCD_Init+0x7e>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8002696:	466e      	mov	r6, sp
 8002698:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800269a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800269c:	682b      	ldr	r3, [r5, #0]
 800269e:	6033      	str	r3, [r6, #0]
 80026a0:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 80026a4:	6820      	ldr	r0, [r4, #0]
 80026a6:	f001 fb10 	bl	8003cca <USB_DevInit>
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 80026aa:	2301      	movs	r3, #1
  hpcd->USB_Address = 0;
 80026ac:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
  
  USB_DevDisconnect (hpcd->Instance);  
 80026b0:	6820      	ldr	r0, [r4, #0]
  hpcd->State= HAL_PCD_STATE_READY;
 80026b2:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  USB_DevDisconnect (hpcd->Instance);  
 80026b6:	f001 fddb 	bl	8004270 <USB_DevDisconnect>
  return HAL_OK;
 80026ba:	2000      	movs	r0, #0
}
 80026bc:	b006      	add	sp, #24
 80026be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80026c2:	2001      	movs	r0, #1
 80026c4:	e7fa      	b.n	80026bc <HAL_PCD_Init+0xc8>

080026c6 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 80026c6:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{
 80026ca:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80026cc:	2b01      	cmp	r3, #1
{
 80026ce:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80026d0:	d00e      	beq.n	80026f0 <HAL_PCD_Start+0x2a>
 80026d2:	2101      	movs	r1, #1
 80026d4:	f880 13e8 	strb.w	r1, [r0, #1000]	; 0x3e8
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 80026d8:	f004 ff67 	bl	80075aa <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 80026dc:	6820      	ldr	r0, [r4, #0]
 80026de:	f001 fdc5 	bl	800426c <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80026e2:	6820      	ldr	r0, [r4, #0]
 80026e4:	f001 fadc 	bl	8003ca0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80026e8:	2000      	movs	r0, #0
 80026ea:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 80026ee:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80026f0:	2002      	movs	r0, #2
}
 80026f2:	bd10      	pop	{r4, pc}

080026f4 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 80026f4:	f890 23e8 	ldrb.w	r2, [r0, #1000]	; 0x3e8
{
 80026f8:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80026fa:	2a01      	cmp	r2, #1
{
 80026fc:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80026fe:	d00b      	beq.n	8002718 <HAL_PCD_SetAddress+0x24>
 8002700:	2201      	movs	r2, #1
 8002702:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  hpcd->USB_Address = address;
 8002706:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 800270a:	6800      	ldr	r0, [r0, #0]
 800270c:	f001 fda8 	bl	8004260 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002710:	2000      	movs	r0, #0
 8002712:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
 8002716:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8002718:	2002      	movs	r0, #2
  return HAL_OK;
}
 800271a:	bd10      	pop	{r4, pc}

0800271c <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800271c:	b538      	push	{r3, r4, r5, lr}
 800271e:	4604      	mov	r4, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8002720:	b248      	sxtb	r0, r1
 8002722:	2800      	cmp	r0, #0
 8002724:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002728:	bfb5      	itete	lt
 800272a:	eb04 1145 	addlt.w	r1, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800272e:	eb04 1141 	addge.w	r1, r4, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002732:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002734:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002738:	0fc0      	lsrs	r0, r0, #31
  ep->num   = ep_addr & 0x7F;
 800273a:	700d      	strb	r5, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 800273c:	7048      	strb	r0, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 800273e:	70cb      	strb	r3, [r1, #3]
    
  __HAL_LOCK(hpcd);
 8002740:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
  ep->maxpacket = ep_mps;
 8002744:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 8002746:	2b01      	cmp	r3, #1
 8002748:	d009      	beq.n	800275e <HAL_PCD_EP_Open+0x42>
 800274a:	2301      	movs	r3, #1
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800274c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800274e:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8002752:	f001 facf 	bl	8003cf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002756:	2000      	movs	r0, #0
 8002758:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return ret;
 800275c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 800275e:	2002      	movs	r0, #2
}
 8002760:	bd38      	pop	{r3, r4, r5, pc}

08002762 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8002762:	b24b      	sxtb	r3, r1
 8002764:	2b00      	cmp	r3, #0
 8002766:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800276a:	bfb5      	itete	lt
 800276c:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002770:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002774:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002776:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800277a:	0fdb      	lsrs	r3, r3, #31
{  
 800277c:	b510      	push	{r4, lr}
  ep->num   = ep_addr & 0x7F;
 800277e:	700a      	strb	r2, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002780:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8002782:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{  
 8002786:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002788:	2b01      	cmp	r3, #1
 800278a:	d009      	beq.n	80027a0 <HAL_PCD_EP_Close+0x3e>
 800278c:	2301      	movs	r3, #1
 800278e:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002792:	6800      	ldr	r0, [r0, #0]
 8002794:	f001 fc22 	bl	8003fdc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002798:	2000      	movs	r0, #0
 800279a:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 800279e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80027a0:	2002      	movs	r0, #2
}
 80027a2:	bd10      	pop	{r4, pc}

080027a4 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027a4:	b570      	push	{r4, r5, r6, lr}
 80027a6:	4604      	mov	r4, r0
 80027a8:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80027ac:	0170      	lsls	r0, r6, #5
 80027ae:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 80027b0:	f8c5 3220 	str.w	r3, [r5, #544]	; 0x220
  ep->xfer_count = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	f8c5 3224 	str.w	r3, [r5, #548]	; 0x224
  ep->is_in = 0;
 80027ba:	f885 3209 	strb.w	r3, [r5, #521]	; 0x209
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80027be:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
  ep->xfer_buff = pBuf;  
 80027c2:	f8c5 221c 	str.w	r2, [r5, #540]	; 0x21c
  __HAL_LOCK(hpcd);
 80027c6:	2b01      	cmp	r3, #1
  ep->num = ep_addr & 0x7F;
 80027c8:	f885 6208 	strb.w	r6, [r5, #520]	; 0x208
  __HAL_LOCK(hpcd);
 80027cc:	d00c      	beq.n	80027e8 <HAL_PCD_EP_Receive+0x44>
 80027ce:	2301      	movs	r3, #1
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80027d0:	f500 7002 	add.w	r0, r0, #520	; 0x208
 80027d4:	1821      	adds	r1, r4, r0
  __HAL_LOCK(hpcd);
 80027d6:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 80027da:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 80027dc:	f001 fd62 	bl	80042a4 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 80027e0:	2000      	movs	r0, #0
 80027e2:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 80027e6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 80027e8:	2002      	movs	r0, #2
}
 80027ea:	bd70      	pop	{r4, r5, r6, pc}

080027ec <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 80027ec:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80027f0:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 80027f4:	f8b1 0224 	ldrh.w	r0, [r1, #548]	; 0x224
 80027f8:	4770      	bx	lr

080027fa <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027fa:	b570      	push	{r4, r5, r6, lr}
 80027fc:	4604      	mov	r4, r0
 80027fe:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8002802:	0170      	lsls	r0, r6, #5
 8002804:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 8002806:	642b      	str	r3, [r5, #64]	; 0x40
  ep->xfer_count = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	646b      	str	r3, [r5, #68]	; 0x44
  ep->is_in = 1;
 800280c:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 800280e:	63ea      	str	r2, [r5, #60]	; 0x3c
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 8002810:	f894 23e8 	ldrb.w	r2, [r4, #1000]	; 0x3e8
  ep->is_in = 1;
 8002814:	f885 3029 	strb.w	r3, [r5, #41]	; 0x29
  __HAL_LOCK(hpcd);
 8002818:	429a      	cmp	r2, r3
  ep->num = ep_addr & 0x7F;
 800281a:	f885 6028 	strb.w	r6, [r5, #40]	; 0x28
  __HAL_LOCK(hpcd);
 800281e:	d00a      	beq.n	8002836 <HAL_PCD_EP_Transmit+0x3c>
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002820:	3028      	adds	r0, #40	; 0x28
 8002822:	1821      	adds	r1, r4, r0
  __HAL_LOCK(hpcd);
 8002824:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8002828:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 800282a:	f001 fd3b 	bl	80042a4 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 800282e:	2000      	movs	r0, #0
 8002830:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8002834:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8002836:	2002      	movs	r0, #2
}
 8002838:	bd70      	pop	{r4, r5, r6, pc}
	...

0800283c <HAL_PCD_IRQHandler>:
{
 800283c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8002840:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8002842:	6800      	ldr	r0, [r0, #0]
 8002844:	f001 fd16 	bl	8004274 <USB_ReadInterrupts>
 8002848:	0400      	lsls	r0, r0, #16
 800284a:	f100 8094 	bmi.w	8002976 <HAL_PCD_IRQHandler+0x13a>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 800284e:	6820      	ldr	r0, [r4, #0]
 8002850:	f001 fd10 	bl	8004274 <USB_ReadInterrupts>
 8002854:	0541      	lsls	r1, r0, #21
 8002856:	d50f      	bpl.n	8002878 <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002858:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 800285a:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800285c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002860:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002864:	041b      	lsls	r3, r3, #16
 8002866:	0c1b      	lsrs	r3, r3, #16
 8002868:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 800286c:	f004 fdad 	bl	80073ca <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8002870:	2100      	movs	r1, #0
 8002872:	4620      	mov	r0, r4
 8002874:	f7ff ff3e 	bl	80026f4 <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8002878:	6820      	ldr	r0, [r4, #0]
 800287a:	f001 fcfb 	bl	8004274 <USB_ReadInterrupts>
 800287e:	0447      	lsls	r7, r0, #17
 8002880:	d508      	bpl.n	8002894 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8002882:	6822      	ldr	r2, [r4, #0]
 8002884:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002888:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800288c:	041b      	lsls	r3, r3, #16
 800288e:	0c1b      	lsrs	r3, r3, #16
 8002890:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8002894:	6820      	ldr	r0, [r4, #0]
 8002896:	f001 fced 	bl	8004274 <USB_ReadInterrupts>
 800289a:	0486      	lsls	r6, r0, #18
 800289c:	d508      	bpl.n	80028b0 <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 800289e:	6822      	ldr	r2, [r4, #0]
 80028a0:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80028a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028a8:	041b      	lsls	r3, r3, #16
 80028aa:	0c1b      	lsrs	r3, r3, #16
 80028ac:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 80028b0:	6820      	ldr	r0, [r4, #0]
 80028b2:	f001 fcdf 	bl	8004274 <USB_ReadInterrupts>
 80028b6:	04c5      	lsls	r5, r0, #19
 80028b8:	d518      	bpl.n	80028ec <HAL_PCD_IRQHandler+0xb0>
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 80028ba:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 80028bc:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 80028be:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80028c2:	f023 0304 	bic.w	r3, r3, #4
 80028c6:	041b      	lsls	r3, r3, #16
 80028c8:	0c1b      	lsrs	r3, r3, #16
 80028ca:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR = wInterrupt_Mask;
 80028ce:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 80028d2:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 80028d6:	f004 fd95 	bl	8007404 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 80028da:	6822      	ldr	r2, [r4, #0]
 80028dc:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80028e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028e4:	041b      	lsls	r3, r3, #16
 80028e6:	0c1b      	lsrs	r3, r3, #16
 80028e8:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 80028ec:	6820      	ldr	r0, [r4, #0]
 80028ee:	f001 fcc1 	bl	8004274 <USB_ReadInterrupts>
 80028f2:	0500      	lsls	r0, r0, #20
 80028f4:	d51d      	bpl.n	8002932 <HAL_PCD_IRQHandler+0xf6>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 80028f6:	6820      	ldr	r0, [r4, #0]
 80028f8:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80028fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002900:	041b      	lsls	r3, r3, #16
 8002902:	0c1b      	lsrs	r3, r3, #16
 8002904:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002908:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800290c:	b29b      	uxth	r3, r3
 800290e:	f043 0308 	orr.w	r3, r3, #8
 8002912:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002916:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800291a:	b29b      	uxth	r3, r3
 800291c:	f043 0304 	orr.w	r3, r3, #4
 8002920:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8002924:	f001 fca6 	bl	8004274 <USB_ReadInterrupts>
 8002928:	04c1      	lsls	r1, r0, #19
 800292a:	d402      	bmi.n	8002932 <HAL_PCD_IRQHandler+0xf6>
      HAL_PCD_SuspendCallback(hpcd);
 800292c:	4620      	mov	r0, r4
 800292e:	f004 fd59 	bl	80073e4 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8002932:	6820      	ldr	r0, [r4, #0]
 8002934:	f001 fc9e 	bl	8004274 <USB_ReadInterrupts>
 8002938:	0582      	lsls	r2, r0, #22
 800293a:	d50b      	bpl.n	8002954 <HAL_PCD_IRQHandler+0x118>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 800293c:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 800293e:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8002940:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002948:	041b      	lsls	r3, r3, #16
 800294a:	0c1b      	lsrs	r3, r3, #16
 800294c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8002950:	f004 fd37 	bl	80073c2 <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8002954:	6820      	ldr	r0, [r4, #0]
 8002956:	f001 fc8d 	bl	8004274 <USB_ReadInterrupts>
 800295a:	05c3      	lsls	r3, r0, #23
 800295c:	d508      	bpl.n	8002970 <HAL_PCD_IRQHandler+0x134>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 800295e:	6822      	ldr	r2, [r4, #0]
 8002960:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002964:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002968:	041b      	lsls	r3, r3, #16
 800296a:	0c1b      	lsrs	r3, r3, #16
 800296c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 8002970:	b002      	add	sp, #8
 8002972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 8002976:	2300      	movs	r3, #0
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002978:	4fc3      	ldr	r7, [pc, #780]	; (8002c88 <HAL_PCD_IRQHandler+0x44c>)
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800297a:	f8df 8310 	ldr.w	r8, [pc, #784]	; 8002c8c <HAL_PCD_IRQHandler+0x450>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800297e:	f8df 9310 	ldr.w	r9, [pc, #784]	; 8002c90 <HAL_PCD_IRQHandler+0x454>
  __IO uint16_t wIstr = 0;  
 8002982:	f8ad 3004 	strh.w	r3, [sp, #4]
  __IO uint16_t wEPVal = 0;
 8002986:	f8ad 3006 	strh.w	r3, [sp, #6]
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 800298a:	6820      	ldr	r0, [r4, #0]
 800298c:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8002990:	b29b      	uxth	r3, r3
 8002992:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002996:	041b      	lsls	r3, r3, #16
 8002998:	f57f af59 	bpl.w	800284e <HAL_PCD_IRQHandler+0x12>
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800299c:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    if (epindex == 0)
 80029a0:	f015 050f 	ands.w	r5, r5, #15
 80029a4:	f040 80ab 	bne.w	8002afe <HAL_PCD_IRQHandler+0x2c2>
      if ((wIstr & USB_ISTR_DIR) == 0)
 80029a8:	f8bd 1004 	ldrh.w	r1, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80029ac:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0)
 80029ae:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80029b2:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0)
 80029b4:	d126      	bne.n	8002a04 <HAL_PCD_IRQHandler+0x1c8>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80029b6:	403b      	ands	r3, r7
 80029b8:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80029ba:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80029be:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80029c8:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80029cc:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 80029d0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80029d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029d6:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80029d8:	4413      	add	r3, r2
 80029da:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0);
 80029dc:	4620      	mov	r0, r4
 80029de:	f004 fce9 	bl	80073b4 <HAL_PCD_DataInStageCallback>
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80029e2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d0cf      	beq.n	800298a <HAL_PCD_IRQHandler+0x14e>
 80029ea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80029ec:	2a00      	cmp	r2, #0
 80029ee:	d1cc      	bne.n	800298a <HAL_PCD_IRQHandler+0x14e>
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 80029f0:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80029f4:	6821      	ldr	r1, [r4, #0]
 80029f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029fa:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 80029fe:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 8002a02:	e7c2      	b.n	800298a <HAL_PCD_IRQHandler+0x14e>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002a04:	f8ad 3006 	strh.w	r3, [sp, #6]
        if ((wEPVal & USB_EP_SETUP) != 0)
 8002a08:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002a0c:	051a      	lsls	r2, r3, #20
 8002a0e:	d51f      	bpl.n	8002a50 <HAL_PCD_IRQHandler+0x214>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a10:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002a14:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002a1e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002a22:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8002a26:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a2e:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8002a32:	f504 717b 	add.w	r1, r4, #1004	; 0x3ec
 8002a36:	f001 fd09 	bl	800444c <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8002a3a:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002a3c:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8002a3e:	8813      	ldrh	r3, [r2, #0]
 8002a40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a44:	051b      	lsls	r3, r3, #20
 8002a46:	0d1b      	lsrs	r3, r3, #20
 8002a48:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002a4a:	f004 fca5 	bl	8007398 <HAL_PCD_SetupStageCallback>
 8002a4e:	e79c      	b.n	800298a <HAL_PCD_IRQHandler+0x14e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 8002a50:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002a54:	041b      	lsls	r3, r3, #16
 8002a56:	d598      	bpl.n	800298a <HAL_PCD_IRQHandler+0x14e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a58:	8803      	ldrh	r3, [r0, #0]
 8002a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a5e:	051b      	lsls	r3, r3, #20
 8002a60:	0d1b      	lsrs	r3, r3, #20
 8002a62:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a64:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002a68:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002a72:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002a76:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a7e:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          if (ep->xfer_count != 0)
 8002a82:	b163      	cbz	r3, 8002a9e <HAL_PCD_IRQHandler+0x262>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002a84:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
 8002a88:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 8002a8c:	f001 fcde 	bl	800444c <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8002a90:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8002a94:	f8d4 2224 	ldr.w	r2, [r4, #548]	; 0x224
 8002a98:	4413      	add	r3, r2
 8002a9a:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4620      	mov	r0, r4
 8002aa2:	f004 fc7f 	bl	80073a4 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002aa6:	6822      	ldr	r2, [r4, #0]
 8002aa8:	f8d4 5218 	ldr.w	r5, [r4, #536]	; 0x218
 8002aac:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8002ab0:	2d3e      	cmp	r5, #62	; 0x3e
 8002ab2:	b289      	uxth	r1, r1
 8002ab4:	f101 0106 	add.w	r1, r1, #6
 8002ab8:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8002abc:	d917      	bls.n	8002aee <HAL_PCD_IRQHandler+0x2b2>
 8002abe:	f3c5 134f 	ubfx	r3, r5, #5, #16
 8002ac2:	06ee      	lsls	r6, r5, #27
 8002ac4:	bf04      	itt	eq
 8002ac6:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8002aca:	b29b      	uxtheq	r3, r3
 8002acc:	ea49 2383 	orr.w	r3, r9, r3, lsl #10
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002ad6:	8813      	ldrh	r3, [r2, #0]
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	ea03 0308 	and.w	r3, r3, r8
 8002ade:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002aea:	8013      	strh	r3, [r2, #0]
 8002aec:	e74d      	b.n	800298a <HAL_PCD_IRQHandler+0x14e>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002aee:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8002af2:	07ed      	lsls	r5, r5, #31
 8002af4:	bf44      	itt	mi
 8002af6:	3301      	addmi	r3, #1
 8002af8:	b29b      	uxthmi	r3, r3
 8002afa:	029b      	lsls	r3, r3, #10
 8002afc:	e7e8      	b.n	8002ad0 <HAL_PCD_IRQHandler+0x294>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002afe:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 8002b08:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002b0c:	0419      	lsls	r1, r3, #16
 8002b0e:	d53d      	bpl.n	8002b8c <HAL_PCD_IRQHandler+0x350>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002b10:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 8002b14:	ea4f 1a45 	mov.w	sl, r5, lsl #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b1c:	051b      	lsls	r3, r3, #20
 8002b1e:	0d1b      	lsrs	r3, r3, #20
 8002b20:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 8002b24:	eb04 010a 	add.w	r1, r4, sl
 8002b28:	f891 3212 	ldrb.w	r3, [r1, #530]	; 0x212
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d16f      	bne.n	8002c10 <HAL_PCD_IRQHandler+0x3d4>
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b30:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002b34:	f891 2208 	ldrb.w	r2, [r1, #520]	; 0x208
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b3e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002b42:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002b46:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 8002b4a:	b136      	cbz	r6, 8002b5a <HAL_PCD_IRQHandler+0x31e>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002b4c:	f8b1 220c 	ldrh.w	r2, [r1, #524]	; 0x20c
 8002b50:	4633      	mov	r3, r6
 8002b52:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 8002b56:	f001 fc79 	bl	800444c <USB_ReadPMA>
 8002b5a:	eb04 010a 	add.w	r1, r4, sl
        ep->xfer_count+=count;
 8002b5e:	f8d1 3224 	ldr.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
 8002b62:	f8d1 221c 	ldr.w	r2, [r1, #540]	; 0x21c
        ep->xfer_count+=count;
 8002b66:	4433      	add	r3, r6
 8002b68:	f8c1 3224 	str.w	r3, [r1, #548]	; 0x224
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002b6c:	f8d1 3220 	ldr.w	r3, [r1, #544]	; 0x220
        ep->xfer_buff+=count;
 8002b70:	4432      	add	r2, r6
 8002b72:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002b76:	b11b      	cbz	r3, 8002b80 <HAL_PCD_IRQHandler+0x344>
 8002b78:	f8d1 0218 	ldr.w	r0, [r1, #536]	; 0x218
 8002b7c:	4286      	cmp	r6, r0
 8002b7e:	d27d      	bcs.n	8002c7c <HAL_PCD_IRQHandler+0x440>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002b80:	44a2      	add	sl, r4
 8002b82:	f89a 1208 	ldrb.w	r1, [sl, #520]	; 0x208
 8002b86:	4620      	mov	r0, r4
 8002b88:	f004 fc0c 	bl	80073a4 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8002b8c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002b90:	061a      	lsls	r2, r3, #24
 8002b92:	f57f aefa 	bpl.w	800298a <HAL_PCD_IRQHandler+0x14e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b96:	6820      	ldr	r0, [r4, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002b98:	016e      	lsls	r6, r5, #5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b9a:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 8002b9e:	19a1      	adds	r1, r4, r6
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	403b      	ands	r3, r7
 8002ba4:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 8002ba8:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 8002bac:	3502      	adds	r5, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d170      	bne.n	8002c94 <HAL_PCD_IRQHandler+0x458>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bb2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002bb6:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002bc0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002bc4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002bc8:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002bcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bd0:	606b      	str	r3, [r5, #4]
          if (ep->xfer_count != 0)
 8002bd2:	b11b      	cbz	r3, 8002bdc <HAL_PCD_IRQHandler+0x3a0>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002bd4:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8002bd6:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8002bd8:	f001 fb52 	bl	8004280 <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bdc:	6822      	ldr	r2, [r4, #0]
 8002bde:	4426      	add	r6, r4
 8002be0:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002be4:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8002bee:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8002bf2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8002bf6:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bf8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002bfc:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 8002bfe:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8002c00:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 8002c02:	63f2      	str	r2, [r6, #60]	; 0x3c
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c04:	4620      	mov	r0, r4
        if (ep->xfer_len == 0)
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d17a      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x4c4>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c0a:	f004 fbd3 	bl	80073b4 <HAL_PCD_DataInStageCallback>
 8002c0e:	e6bc      	b.n	800298a <HAL_PCD_IRQHandler+0x14e>
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002c10:	f891 3208 	ldrb.w	r3, [r1, #520]	; 0x208
 8002c14:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c1e:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002c22:	b292      	uxth	r2, r2
 8002c24:	4413      	add	r3, r2
 8002c26:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002c2a:	d01d      	beq.n	8002c68 <HAL_PCD_IRQHandler+0x42c>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c2c:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 8002c30:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8002c34:	b136      	cbz	r6, 8002c44 <HAL_PCD_IRQHandler+0x408>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002c36:	4633      	mov	r3, r6
 8002c38:	f8b1 220e 	ldrh.w	r2, [r1, #526]	; 0x20e
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c3c:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 8002c40:	f001 fc04 	bl	800444c <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8002c44:	eb04 030a 	add.w	r3, r4, sl
 8002c48:	f893 1208 	ldrb.w	r1, [r3, #520]	; 0x208
 8002c4c:	6822      	ldr	r2, [r4, #0]
 8002c4e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002c52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c56:	051b      	lsls	r3, r3, #20
 8002c58:	0d1b      	lsrs	r3, r3, #20
 8002c5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c5e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002c62:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002c66:	e778      	b.n	8002b5a <HAL_PCD_IRQHandler+0x31e>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c68:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002c6c:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8002c70:	2e00      	cmp	r6, #0
 8002c72:	d0e7      	beq.n	8002c44 <HAL_PCD_IRQHandler+0x408>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c74:	4633      	mov	r3, r6
 8002c76:	f8b1 2210 	ldrh.w	r2, [r1, #528]	; 0x210
 8002c7a:	e7df      	b.n	8002c3c <HAL_PCD_IRQHandler+0x400>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002c7c:	f891 1208 	ldrb.w	r1, [r1, #520]	; 0x208
 8002c80:	4620      	mov	r0, r4
 8002c82:	f7ff fd8f 	bl	80027a4 <HAL_PCD_EP_Receive>
 8002c86:	e781      	b.n	8002b8c <HAL_PCD_IRQHandler+0x350>
 8002c88:	ffff8f0f 	.word	0xffff8f0f
 8002c8c:	ffffbf8f 	.word	0xffffbf8f
 8002c90:	ffff8000 	.word	0xffff8000
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002c94:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 8002c98:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	f012 0f40 	tst.w	r2, #64	; 0x40
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ca2:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002ca6:	b292      	uxth	r2, r2
 8002ca8:	4413      	add	r3, r2
 8002caa:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002cae:	d01c      	beq.n	8002cea <HAL_PCD_IRQHandler+0x4ae>
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002cb0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002cb4:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002cb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cbc:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 8002cbe:	b11b      	cbz	r3, 8002cc8 <HAL_PCD_IRQHandler+0x48c>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8002cc0:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002cc2:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8002cc4:	f001 fadc 	bl	8004280 <USB_WritePMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8002cc8:	19a3      	adds	r3, r4, r6
 8002cca:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8002cce:	6822      	ldr	r2, [r4, #0]
 8002cd0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002cd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cd8:	051b      	lsls	r3, r3, #20
 8002cda:	0d1b      	lsrs	r3, r3, #20
 8002cdc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ce4:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002ce8:	e778      	b.n	8002bdc <HAL_PCD_IRQHandler+0x3a0>
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002cea:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002cee:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002cf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cf6:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0e5      	beq.n	8002cc8 <HAL_PCD_IRQHandler+0x48c>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002cfc:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 8002cfe:	e7e0      	b.n	8002cc2 <HAL_PCD_IRQHandler+0x486>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002d00:	f7ff fd7b 	bl	80027fa <HAL_PCD_EP_Transmit>
 8002d04:	e641      	b.n	800298a <HAL_PCD_IRQHandler+0x14e>
 8002d06:	bf00      	nop

08002d08 <HAL_PCD_EP_SetStall>:
  ep->is_stall = 1;
 8002d08:	2201      	movs	r2, #1
{
 8002d0a:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002d0c:	b24b      	sxtb	r3, r1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f001 057f 	and.w	r5, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d14:	bfb5      	itete	lt
 8002d16:	eb00 1145 	addlt.w	r1, r0, r5, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 8002d1a:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d1e:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8002d20:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d24:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8002d26:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1;
 8002d28:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002d2a:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d2c:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd);
 8002d2e:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{
 8002d32:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d00e      	beq.n	8002d56 <HAL_PCD_EP_SetStall+0x4e>
 8002d38:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  USB_EPSetStall(hpcd->Instance , ep);
 8002d3c:	6800      	ldr	r0, [r0, #0]
 8002d3e:	f001 fa1b 	bl	8004178 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8002d42:	b925      	cbnz	r5, 8002d4e <HAL_PCD_EP_SetStall+0x46>
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002d44:	f504 717b 	add.w	r1, r4, #1004	; 0x3ec
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	f001 fa97 	bl	800427c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 8002d4e:	2000      	movs	r0, #0
 8002d50:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 8002d54:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8002d56:	2002      	movs	r0, #2
}
 8002d58:	bd38      	pop	{r3, r4, r5, pc}

08002d5a <HAL_PCD_EP_ClrStall>:
{
 8002d5a:	b538      	push	{r3, r4, r5, lr}
  ep->is_stall = 0;
 8002d5c:	2400      	movs	r4, #0
  if ((0x80 & ep_addr) == 0x80)
 8002d5e:	b24b      	sxtb	r3, r1
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f001 027f 	and.w	r2, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d66:	bfb5      	itete	lt
 8002d68:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 8002d6c:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d70:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8002d72:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d76:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0;
 8002d78:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002d7a:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d7c:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002d7e:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{
 8002d82:	4605      	mov	r5, r0
  __HAL_LOCK(hpcd); 
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d009      	beq.n	8002d9c <HAL_PCD_EP_ClrStall+0x42>
 8002d88:	2301      	movs	r3, #1
 8002d8a:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_EPClearStall(hpcd->Instance , ep);
 8002d8e:	6800      	ldr	r0, [r0, #0]
 8002d90:	f001 fa24 	bl	80041dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8002d94:	f885 43e8 	strb.w	r4, [r5, #1000]	; 0x3e8
  return HAL_OK;
 8002d98:	4620      	mov	r0, r4
 8002d9a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8002d9c:	2002      	movs	r0, #2
}
 8002d9e:	bd38      	pop	{r3, r4, r5, pc}

08002da0 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002da0:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002da4:	bf1b      	ittet	ne
 8002da6:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8002daa:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002dae:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002db2:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8002db4:	bf08      	it	eq
 8002db6:	f500 7002 	addeq.w	r0, r0, #520	; 0x208
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002dba:	b91a      	cbnz	r2, 8002dc4 <HAL_PCDEx_PMAConfig+0x24>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8002dbc:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8002dbe:	8083      	strh	r3, [r0, #4]
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
  }
  
  return HAL_OK; 
}
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	4770      	bx	lr
    ep->doublebuffer = 1;
 8002dc4:	2201      	movs	r2, #1
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8002dc6:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002dc8:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1;
 8002dca:	7282      	strb	r2, [r0, #10]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002dcc:	8103      	strh	r3, [r0, #8]
 8002dce:	e7f7      	b.n	8002dc0 <HAL_PCDEx_PMAConfig+0x20>

08002dd0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dd0:	6803      	ldr	r3, [r0, #0]
{
 8002dd2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dd6:	07de      	lsls	r6, r3, #31
{
 8002dd8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dda:	d434      	bmi.n	8002e46 <HAL_RCC_OscConfig+0x76>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ddc:	682b      	ldr	r3, [r5, #0]
 8002dde:	079c      	lsls	r4, r3, #30
 8002de0:	f100 80a7 	bmi.w	8002f32 <HAL_RCC_OscConfig+0x162>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002de4:	682b      	ldr	r3, [r5, #0]
 8002de6:	071a      	lsls	r2, r3, #28
 8002de8:	d523      	bpl.n	8002e32 <HAL_RCC_OscConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dea:	69aa      	ldr	r2, [r5, #24]
 8002dec:	4cbe      	ldr	r4, [pc, #760]	; (80030e8 <HAL_RCC_OscConfig+0x318>)
 8002dee:	2301      	movs	r3, #1
 8002df0:	49be      	ldr	r1, [pc, #760]	; (80030ec <HAL_RCC_OscConfig+0x31c>)
 8002df2:	2a00      	cmp	r2, #0
 8002df4:	f000 8115 	beq.w	8003022 <HAL_RCC_OscConfig+0x252>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df8:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dfc:	fab2 f282 	clz	r2, r2
 8002e00:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e04:	f7fe f9a6 	bl	8001154 <HAL_GetTick>
 8002e08:	2602      	movs	r6, #2
 8002e0a:	4607      	mov	r7, r0
 8002e0c:	fa96 f3a6 	rbit	r3, r6
 8002e10:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e14:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e16:	fa96 f3a6 	rbit	r3, r6
 8002e1a:	fab3 f383 	clz	r3, r3
 8002e1e:	f003 031f 	and.w	r3, r3, #31
 8002e22:	fa22 f303 	lsr.w	r3, r2, r3
 8002e26:	07db      	lsls	r3, r3, #31
 8002e28:	f140 80f4 	bpl.w	8003014 <HAL_RCC_OscConfig+0x244>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	f7fe f997 	bl	8001160 <HAL_Delay>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e32:	682b      	ldr	r3, [r5, #0]
 8002e34:	0759      	lsls	r1, r3, #29
 8002e36:	f100 8114 	bmi.w	8003062 <HAL_RCC_OscConfig+0x292>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e3a:	69ea      	ldr	r2, [r5, #28]
 8002e3c:	2a00      	cmp	r2, #0
 8002e3e:	f040 8193 	bne.w	8003168 <HAL_RCC_OscConfig+0x398>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002e42:	2000      	movs	r0, #0
 8002e44:	e020      	b.n	8002e88 <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e46:	4ca8      	ldr	r4, [pc, #672]	; (80030e8 <HAL_RCC_OscConfig+0x318>)
 8002e48:	6863      	ldr	r3, [r4, #4]
 8002e4a:	f003 030c 	and.w	r3, r3, #12
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d007      	beq.n	8002e62 <HAL_RCC_OscConfig+0x92>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e52:	6863      	ldr	r3, [r4, #4]
 8002e54:	f003 030c 	and.w	r3, r3, #12
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d118      	bne.n	8002e8e <HAL_RCC_OscConfig+0xbe>
 8002e5c:	6863      	ldr	r3, [r4, #4]
 8002e5e:	03d8      	lsls	r0, r3, #15
 8002e60:	d515      	bpl.n	8002e8e <HAL_RCC_OscConfig+0xbe>
 8002e62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e66:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6a:	6822      	ldr	r2, [r4, #0]
 8002e6c:	fa93 f3a3 	rbit	r3, r3
 8002e70:	fab3 f383 	clz	r3, r3
 8002e74:	f003 031f 	and.w	r3, r3, #31
 8002e78:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7c:	07d9      	lsls	r1, r3, #31
 8002e7e:	d5ad      	bpl.n	8002ddc <HAL_RCC_OscConfig+0xc>
 8002e80:	686b      	ldr	r3, [r5, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1aa      	bne.n	8002ddc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002e86:	2001      	movs	r0, #1
}
 8002e88:	b003      	add	sp, #12
 8002e8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e8e:	686b      	ldr	r3, [r5, #4]
 8002e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e94:	d11c      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x100>
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e9c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e9e:	f7fe f959 	bl	8001154 <HAL_GetTick>
 8002ea2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002ea6:	4607      	mov	r7, r0
 8002ea8:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eac:	6822      	ldr	r2, [r4, #0]
 8002eae:	fa96 f3a6 	rbit	r3, r6
 8002eb2:	fab3 f383 	clz	r3, r3
 8002eb6:	f003 031f 	and.w	r3, r3, #31
 8002eba:	fa22 f303 	lsr.w	r3, r2, r3
 8002ebe:	07da      	lsls	r2, r3, #31
 8002ec0:	d48c      	bmi.n	8002ddc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ec2:	f7fe f947 	bl	8001154 <HAL_GetTick>
 8002ec6:	1bc0      	subs	r0, r0, r7
 8002ec8:	2864      	cmp	r0, #100	; 0x64
 8002eca:	d9ed      	bls.n	8002ea8 <HAL_RCC_OscConfig+0xd8>
            return HAL_TIMEOUT;
 8002ecc:	2003      	movs	r0, #3
 8002ece:	e7db      	b.n	8002e88 <HAL_RCC_OscConfig+0xb8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed0:	bb03      	cbnz	r3, 8002f14 <HAL_RCC_OscConfig+0x144>
 8002ed2:	6823      	ldr	r3, [r4, #0]
 8002ed4:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002ed8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002edc:	6023      	str	r3, [r4, #0]
 8002ede:	6823      	ldr	r3, [r4, #0]
 8002ee0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ee4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002ee6:	f7fe f935 	bl	8001154 <HAL_GetTick>
 8002eea:	4607      	mov	r7, r0
 8002eec:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ef0:	6822      	ldr	r2, [r4, #0]
 8002ef2:	fa96 f3a6 	rbit	r3, r6
 8002ef6:	fab3 f383 	clz	r3, r3
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	fa22 f303 	lsr.w	r3, r2, r3
 8002f02:	07db      	lsls	r3, r3, #31
 8002f04:	f57f af6a 	bpl.w	8002ddc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f08:	f7fe f924 	bl	8001154 <HAL_GetTick>
 8002f0c:	1bc0      	subs	r0, r0, r7
 8002f0e:	2864      	cmp	r0, #100	; 0x64
 8002f10:	d9ec      	bls.n	8002eec <HAL_RCC_OscConfig+0x11c>
 8002f12:	e7db      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	d103      	bne.n	8002f24 <HAL_RCC_OscConfig+0x154>
 8002f1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f20:	6023      	str	r3, [r4, #0]
 8002f22:	e7b8      	b.n	8002e96 <HAL_RCC_OscConfig+0xc6>
 8002f24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f28:	6023      	str	r3, [r4, #0]
 8002f2a:	6823      	ldr	r3, [r4, #0]
 8002f2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f30:	e7b4      	b.n	8002e9c <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f32:	4c6d      	ldr	r4, [pc, #436]	; (80030e8 <HAL_RCC_OscConfig+0x318>)
 8002f34:	6863      	ldr	r3, [r4, #4]
 8002f36:	f013 0f0c 	tst.w	r3, #12
 8002f3a:	d007      	beq.n	8002f4c <HAL_RCC_OscConfig+0x17c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f3c:	6863      	ldr	r3, [r4, #4]
 8002f3e:	f003 030c 	and.w	r3, r3, #12
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d120      	bne.n	8002f88 <HAL_RCC_OscConfig+0x1b8>
 8002f46:	6863      	ldr	r3, [r4, #4]
 8002f48:	03df      	lsls	r7, r3, #15
 8002f4a:	d41d      	bmi.n	8002f88 <HAL_RCC_OscConfig+0x1b8>
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f52:	6822      	ldr	r2, [r4, #0]
 8002f54:	fa93 f3a3 	rbit	r3, r3
 8002f58:	fab3 f383 	clz	r3, r3
 8002f5c:	f003 031f 	and.w	r3, r3, #31
 8002f60:	fa22 f303 	lsr.w	r3, r2, r3
 8002f64:	07de      	lsls	r6, r3, #31
 8002f66:	d502      	bpl.n	8002f6e <HAL_RCC_OscConfig+0x19e>
 8002f68:	692b      	ldr	r3, [r5, #16]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d18b      	bne.n	8002e86 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6e:	6821      	ldr	r1, [r4, #0]
 8002f70:	23f8      	movs	r3, #248	; 0xf8
 8002f72:	fa93 f3a3 	rbit	r3, r3
 8002f76:	fab3 f283 	clz	r2, r3
 8002f7a:	696b      	ldr	r3, [r5, #20]
 8002f7c:	4093      	lsls	r3, r2
 8002f7e:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8002f82:	4313      	orrs	r3, r2
 8002f84:	6023      	str	r3, [r4, #0]
 8002f86:	e72d      	b.n	8002de4 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f88:	692a      	ldr	r2, [r5, #16]
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	b302      	cbz	r2, 8002fd0 <HAL_RCC_OscConfig+0x200>
 8002f8e:	fa93 f2a3 	rbit	r2, r3
        __HAL_RCC_HSI_ENABLE();
 8002f92:	fab2 f282 	clz	r2, r2
 8002f96:	0092      	lsls	r2, r2, #2
 8002f98:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 8002f9c:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8002fa0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002fa2:	f7fe f8d7 	bl	8001154 <HAL_GetTick>
 8002fa6:	2602      	movs	r6, #2
 8002fa8:	4607      	mov	r7, r0
 8002faa:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fae:	6822      	ldr	r2, [r4, #0]
 8002fb0:	fa96 f3a6 	rbit	r3, r6
 8002fb4:	fab3 f383 	clz	r3, r3
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc0:	07d8      	lsls	r0, r3, #31
 8002fc2:	d4d4      	bmi.n	8002f6e <HAL_RCC_OscConfig+0x19e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fc4:	f7fe f8c6 	bl	8001154 <HAL_GetTick>
 8002fc8:	1bc0      	subs	r0, r0, r7
 8002fca:	2802      	cmp	r0, #2
 8002fcc:	d9ed      	bls.n	8002faa <HAL_RCC_OscConfig+0x1da>
 8002fce:	e77d      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
 8002fd0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002fd4:	fab3 f383 	clz	r3, r3
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002fde:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002fe2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002fe4:	f7fe f8b6 	bl	8001154 <HAL_GetTick>
 8002fe8:	2602      	movs	r6, #2
 8002fea:	4607      	mov	r7, r0
 8002fec:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff0:	6822      	ldr	r2, [r4, #0]
 8002ff2:	fa96 f3a6 	rbit	r3, r6
 8002ff6:	fab3 f383 	clz	r3, r3
 8002ffa:	f003 031f 	and.w	r3, r3, #31
 8002ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8003002:	07d9      	lsls	r1, r3, #31
 8003004:	f57f aeee 	bpl.w	8002de4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003008:	f7fe f8a4 	bl	8001154 <HAL_GetTick>
 800300c:	1bc0      	subs	r0, r0, r7
 800300e:	2802      	cmp	r0, #2
 8003010:	d9ec      	bls.n	8002fec <HAL_RCC_OscConfig+0x21c>
 8003012:	e75b      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003014:	f7fe f89e 	bl	8001154 <HAL_GetTick>
 8003018:	1bc0      	subs	r0, r0, r7
 800301a:	2802      	cmp	r0, #2
 800301c:	f67f aef6 	bls.w	8002e0c <HAL_RCC_OscConfig+0x3c>
 8003020:	e754      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
 8003022:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_LSI_DISABLE();
 8003026:	fab3 f383 	clz	r3, r3
 800302a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      tickstart = HAL_GetTick();
 800302e:	f7fe f891 	bl	8001154 <HAL_GetTick>
 8003032:	2602      	movs	r6, #2
 8003034:	4607      	mov	r7, r0
 8003036:	fa96 f3a6 	rbit	r3, r6
 800303a:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800303e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003040:	fa96 f3a6 	rbit	r3, r6
 8003044:	fab3 f383 	clz	r3, r3
 8003048:	f003 031f 	and.w	r3, r3, #31
 800304c:	fa22 f303 	lsr.w	r3, r2, r3
 8003050:	07d8      	lsls	r0, r3, #31
 8003052:	f57f aeee 	bpl.w	8002e32 <HAL_RCC_OscConfig+0x62>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003056:	f7fe f87d 	bl	8001154 <HAL_GetTick>
 800305a:	1bc0      	subs	r0, r0, r7
 800305c:	2802      	cmp	r0, #2
 800305e:	d9ea      	bls.n	8003036 <HAL_RCC_OscConfig+0x266>
 8003060:	e734      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003062:	4c21      	ldr	r4, [pc, #132]	; (80030e8 <HAL_RCC_OscConfig+0x318>)
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003064:	4e22      	ldr	r6, [pc, #136]	; (80030f0 <HAL_RCC_OscConfig+0x320>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8003066:	69e3      	ldr	r3, [r4, #28]
 8003068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800306c:	61e3      	str	r3, [r4, #28]
 800306e:	69e3      	ldr	r3, [r4, #28]
 8003070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003074:	9301      	str	r3, [sp, #4]
 8003076:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003078:	6833      	ldr	r3, [r6, #0]
 800307a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800307e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003080:	f7fe f868 	bl	8001154 <HAL_GetTick>
 8003084:	4607      	mov	r7, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003086:	6833      	ldr	r3, [r6, #0]
 8003088:	05da      	lsls	r2, r3, #23
 800308a:	d526      	bpl.n	80030da <HAL_RCC_OscConfig+0x30a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800308c:	68eb      	ldr	r3, [r5, #12]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d130      	bne.n	80030f4 <HAL_RCC_OscConfig+0x324>
 8003092:	6a23      	ldr	r3, [r4, #32]
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800309a:	f7fe f85b 	bl	8001154 <HAL_GetTick>
 800309e:	2602      	movs	r6, #2
 80030a0:	4681      	mov	r9, r0
 80030a2:	46b0      	mov	r8, r6
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030a4:	f241 3788 	movw	r7, #5000	; 0x1388
 80030a8:	fa96 f3a6 	rbit	r3, r6
 80030ac:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d055      	beq.n	8003160 <HAL_RCC_OscConfig+0x390>
 80030b4:	6a22      	ldr	r2, [r4, #32]
 80030b6:	fa98 f3a8 	rbit	r3, r8
 80030ba:	fab3 f383 	clz	r3, r3
 80030be:	f003 031f 	and.w	r3, r3, #31
 80030c2:	fa22 f303 	lsr.w	r3, r2, r3
 80030c6:	07db      	lsls	r3, r3, #31
 80030c8:	f53f aeb7 	bmi.w	8002e3a <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030cc:	f7fe f842 	bl	8001154 <HAL_GetTick>
 80030d0:	eba0 0009 	sub.w	r0, r0, r9
 80030d4:	42b8      	cmp	r0, r7
 80030d6:	d9e7      	bls.n	80030a8 <HAL_RCC_OscConfig+0x2d8>
 80030d8:	e6f8      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030da:	f7fe f83b 	bl	8001154 <HAL_GetTick>
 80030de:	1bc0      	subs	r0, r0, r7
 80030e0:	2864      	cmp	r0, #100	; 0x64
 80030e2:	d9d0      	bls.n	8003086 <HAL_RCC_OscConfig+0x2b6>
 80030e4:	e6f2      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
 80030e6:	bf00      	nop
 80030e8:	40021000 	.word	0x40021000
 80030ec:	42420480 	.word	0x42420480
 80030f0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f4:	bb33      	cbnz	r3, 8003144 <HAL_RCC_OscConfig+0x374>
 80030f6:	6a23      	ldr	r3, [r4, #32]
 80030f8:	2602      	movs	r6, #2
 80030fa:	f023 0301 	bic.w	r3, r3, #1
 80030fe:	6223      	str	r3, [r4, #32]
 8003100:	6a23      	ldr	r3, [r4, #32]
 8003102:	4637      	mov	r7, r6
 8003104:	f023 0304 	bic.w	r3, r3, #4
 8003108:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800310a:	f7fe f823 	bl	8001154 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800310e:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003112:	4680      	mov	r8, r0
 8003114:	fa96 f3a6 	rbit	r3, r6
 8003118:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800311c:	b313      	cbz	r3, 8003164 <HAL_RCC_OscConfig+0x394>
 800311e:	6a22      	ldr	r2, [r4, #32]
 8003120:	fa97 f3a7 	rbit	r3, r7
 8003124:	fab3 f383 	clz	r3, r3
 8003128:	f003 031f 	and.w	r3, r3, #31
 800312c:	fa22 f303 	lsr.w	r3, r2, r3
 8003130:	07d8      	lsls	r0, r3, #31
 8003132:	f57f ae82 	bpl.w	8002e3a <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003136:	f7fe f80d 	bl	8001154 <HAL_GetTick>
 800313a:	eba0 0008 	sub.w	r0, r0, r8
 800313e:	4548      	cmp	r0, r9
 8003140:	d9e8      	bls.n	8003114 <HAL_RCC_OscConfig+0x344>
 8003142:	e6c3      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003144:	2b05      	cmp	r3, #5
 8003146:	6a23      	ldr	r3, [r4, #32]
 8003148:	d103      	bne.n	8003152 <HAL_RCC_OscConfig+0x382>
 800314a:	f043 0304 	orr.w	r3, r3, #4
 800314e:	6223      	str	r3, [r4, #32]
 8003150:	e79f      	b.n	8003092 <HAL_RCC_OscConfig+0x2c2>
 8003152:	f023 0301 	bic.w	r3, r3, #1
 8003156:	6223      	str	r3, [r4, #32]
 8003158:	6a23      	ldr	r3, [r4, #32]
 800315a:	f023 0304 	bic.w	r3, r3, #4
 800315e:	e79b      	b.n	8003098 <HAL_RCC_OscConfig+0x2c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003160:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003162:	e7a8      	b.n	80030b6 <HAL_RCC_OscConfig+0x2e6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003164:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003166:	e7db      	b.n	8003120 <HAL_RCC_OscConfig+0x350>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003168:	4c44      	ldr	r4, [pc, #272]	; (800327c <HAL_RCC_OscConfig+0x4ac>)
 800316a:	6863      	ldr	r3, [r4, #4]
 800316c:	f003 030c 	and.w	r3, r3, #12
 8003170:	2b08      	cmp	r3, #8
 8003172:	f43f ae88 	beq.w	8002e86 <HAL_RCC_OscConfig+0xb6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003176:	2a02      	cmp	r2, #2
 8003178:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800317c:	d159      	bne.n	8003232 <HAL_RCC_OscConfig+0x462>
 800317e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8003182:	fab3 f383 	clz	r3, r3
 8003186:	2200      	movs	r2, #0
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800318e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8003192:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003194:	f7fd ffde 	bl	8001154 <HAL_GetTick>
 8003198:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 800319c:	4607      	mov	r7, r0
 800319e:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031a2:	6822      	ldr	r2, [r4, #0]
 80031a4:	fa96 f3a6 	rbit	r3, r6
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	f003 031f 	and.w	r3, r3, #31
 80031b0:	fa22 f303 	lsr.w	r3, r2, r3
 80031b4:	07d9      	lsls	r1, r3, #31
 80031b6:	d436      	bmi.n	8003226 <HAL_RCC_OscConfig+0x456>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031b8:	6a2b      	ldr	r3, [r5, #32]
 80031ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031be:	d105      	bne.n	80031cc <HAL_RCC_OscConfig+0x3fc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031c0:	6862      	ldr	r2, [r4, #4]
 80031c2:	68a9      	ldr	r1, [r5, #8]
 80031c4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80031c8:	430a      	orrs	r2, r1
 80031ca:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031cc:	6862      	ldr	r2, [r4, #4]
 80031ce:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80031d0:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80031d4:	430b      	orrs	r3, r1
 80031d6:	4313      	orrs	r3, r2
 80031d8:	6063      	str	r3, [r4, #4]
 80031da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031de:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80031e2:	fab3 f383 	clz	r3, r3
 80031e6:	2201      	movs	r2, #1
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80031ee:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80031f2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80031f4:	f7fd ffae 	bl	8001154 <HAL_GetTick>
 80031f8:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80031fc:	4606      	mov	r6, r0
 80031fe:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003202:	6822      	ldr	r2, [r4, #0]
 8003204:	fa95 f3a5 	rbit	r3, r5
 8003208:	fab3 f383 	clz	r3, r3
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	fa22 f303 	lsr.w	r3, r2, r3
 8003214:	07da      	lsls	r2, r3, #31
 8003216:	f53f ae14 	bmi.w	8002e42 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800321a:	f7fd ff9b 	bl	8001154 <HAL_GetTick>
 800321e:	1b80      	subs	r0, r0, r6
 8003220:	2802      	cmp	r0, #2
 8003222:	d9ec      	bls.n	80031fe <HAL_RCC_OscConfig+0x42e>
 8003224:	e652      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003226:	f7fd ff95 	bl	8001154 <HAL_GetTick>
 800322a:	1bc0      	subs	r0, r0, r7
 800322c:	2802      	cmp	r0, #2
 800322e:	d9b6      	bls.n	800319e <HAL_RCC_OscConfig+0x3ce>
 8003230:	e64c      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
 8003232:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8003236:	fab3 f383 	clz	r3, r3
 800323a:	2200      	movs	r2, #0
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8003242:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8003246:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003248:	f7fd ff84 	bl	8001154 <HAL_GetTick>
 800324c:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8003250:	4606      	mov	r6, r0
 8003252:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003256:	6822      	ldr	r2, [r4, #0]
 8003258:	fa95 f3a5 	rbit	r3, r5
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	f003 031f 	and.w	r3, r3, #31
 8003264:	fa22 f303 	lsr.w	r3, r2, r3
 8003268:	07db      	lsls	r3, r3, #31
 800326a:	f57f adea 	bpl.w	8002e42 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800326e:	f7fd ff71 	bl	8001154 <HAL_GetTick>
 8003272:	1b80      	subs	r0, r0, r6
 8003274:	2802      	cmp	r0, #2
 8003276:	d9ec      	bls.n	8003252 <HAL_RCC_OscConfig+0x482>
 8003278:	e628      	b.n	8002ecc <HAL_RCC_OscConfig+0xfc>
 800327a:	bf00      	nop
 800327c:	40021000 	.word	0x40021000

08003280 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003280:	b530      	push	{r4, r5, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003282:	4b20      	ldr	r3, [pc, #128]	; (8003304 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8003284:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003286:	ac02      	add	r4, sp, #8
 8003288:	f103 0510 	add.w	r5, r3, #16
 800328c:	4622      	mov	r2, r4
 800328e:	6818      	ldr	r0, [r3, #0]
 8003290:	6859      	ldr	r1, [r3, #4]
 8003292:	3308      	adds	r3, #8
 8003294:	c203      	stmia	r2!, {r0, r1}
 8003296:	42ab      	cmp	r3, r5
 8003298:	4614      	mov	r4, r2
 800329a:	d1f7      	bne.n	800328c <HAL_RCC_GetSysClockFreq+0xc>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 800329c:	2301      	movs	r3, #1
 800329e:	f88d 3004 	strb.w	r3, [sp, #4]
 80032a2:	2302      	movs	r3, #2
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 80032a4:	4c18      	ldr	r4, [pc, #96]	; (8003308 <HAL_RCC_GetSysClockFreq+0x88>)
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 80032a6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80032aa:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032ac:	f001 030c 	and.w	r3, r1, #12
 80032b0:	2b08      	cmp	r3, #8
 80032b2:	d124      	bne.n	80032fe <HAL_RCC_GetSysClockFreq+0x7e>
 80032b4:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80032b8:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 80032bc:	fab3 f283 	clz	r2, r3
 80032c0:	f401 1370 	and.w	r3, r1, #3932160	; 0x3c0000
 80032c4:	40d3      	lsrs	r3, r2
 80032c6:	aa06      	add	r2, sp, #24
 80032c8:	4413      	add	r3, r2
 80032ca:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032ce:	03cb      	lsls	r3, r1, #15
 80032d0:	d513      	bpl.n	80032fa <HAL_RCC_GetSysClockFreq+0x7a>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 80032d2:	6863      	ldr	r3, [r4, #4]
 80032d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032d8:	fa92 f2a2 	rbit	r2, r2
 80032dc:	fab2 f282 	clz	r2, r2
 80032e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e4:	40d3      	lsrs	r3, r2
 80032e6:	aa06      	add	r2, sp, #24
 80032e8:	4413      	add	r3, r2
 80032ea:	f813 2c14 	ldrb.w	r2, [r3, #-20]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80032ee:	4b07      	ldr	r3, [pc, #28]	; (800330c <HAL_RCC_GetSysClockFreq+0x8c>)
 80032f0:	fbb3 f3f2 	udiv	r3, r3, r2
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032f4:	4358      	muls	r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80032f6:	b007      	add	sp, #28
 80032f8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032fa:	4b05      	ldr	r3, [pc, #20]	; (8003310 <HAL_RCC_GetSysClockFreq+0x90>)
 80032fc:	e7fa      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x74>
      sysclockfreq = HSE_VALUE;
 80032fe:	4803      	ldr	r0, [pc, #12]	; (800330c <HAL_RCC_GetSysClockFreq+0x8c>)
  return sysclockfreq;
 8003300:	e7f9      	b.n	80032f6 <HAL_RCC_GetSysClockFreq+0x76>
 8003302:	bf00      	nop
 8003304:	08008f90 	.word	0x08008f90
 8003308:	40021000 	.word	0x40021000
 800330c:	007a1200 	.word	0x007a1200
 8003310:	003d0900 	.word	0x003d0900

08003314 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003314:	4a55      	ldr	r2, [pc, #340]	; (800346c <HAL_RCC_ClockConfig+0x158>)
{
 8003316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800331a:	6813      	ldr	r3, [r2, #0]
{
 800331c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800331e:	f003 0307 	and.w	r3, r3, #7
 8003322:	428b      	cmp	r3, r1
{
 8003324:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003326:	d330      	bcc.n	800338a <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003328:	6832      	ldr	r2, [r6, #0]
 800332a:	0794      	lsls	r4, r2, #30
 800332c:	d43a      	bmi.n	80033a4 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800332e:	07d0      	lsls	r0, r2, #31
 8003330:	d440      	bmi.n	80033b4 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003332:	4a4e      	ldr	r2, [pc, #312]	; (800346c <HAL_RCC_ClockConfig+0x158>)
 8003334:	6813      	ldr	r3, [r2, #0]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	429d      	cmp	r5, r3
 800333c:	f0c0 8084 	bcc.w	8003448 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003340:	6832      	ldr	r2, [r6, #0]
 8003342:	4c4b      	ldr	r4, [pc, #300]	; (8003470 <HAL_RCC_ClockConfig+0x15c>)
 8003344:	f012 0f04 	tst.w	r2, #4
 8003348:	f040 8089 	bne.w	800345e <HAL_RCC_ClockConfig+0x14a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800334c:	0713      	lsls	r3, r2, #28
 800334e:	d506      	bpl.n	800335e <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003350:	6863      	ldr	r3, [r4, #4]
 8003352:	6932      	ldr	r2, [r6, #16]
 8003354:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003358:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800335c:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800335e:	f7ff ff8f 	bl	8003280 <HAL_RCC_GetSysClockFreq>
 8003362:	6863      	ldr	r3, [r4, #4]
 8003364:	22f0      	movs	r2, #240	; 0xf0
 8003366:	fa92 f2a2 	rbit	r2, r2
 800336a:	fab2 f282 	clz	r2, r2
 800336e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003372:	40d3      	lsrs	r3, r2
 8003374:	4a3f      	ldr	r2, [pc, #252]	; (8003474 <HAL_RCC_ClockConfig+0x160>)
 8003376:	5cd3      	ldrb	r3, [r2, r3]
 8003378:	40d8      	lsrs	r0, r3
 800337a:	4b3f      	ldr	r3, [pc, #252]	; (8003478 <HAL_RCC_ClockConfig+0x164>)
 800337c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800337e:	200f      	movs	r0, #15
 8003380:	f7fd febb 	bl	80010fa <HAL_InitTick>
  return HAL_OK;
 8003384:	2000      	movs	r0, #0
}
 8003386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800338a:	6813      	ldr	r3, [r2, #0]
 800338c:	f023 0307 	bic.w	r3, r3, #7
 8003390:	430b      	orrs	r3, r1
 8003392:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003394:	6813      	ldr	r3, [r2, #0]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	4299      	cmp	r1, r3
 800339c:	d0c4      	beq.n	8003328 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800339e:	2001      	movs	r0, #1
 80033a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4932      	ldr	r1, [pc, #200]	; (8003470 <HAL_RCC_ClockConfig+0x15c>)
 80033a6:	68b0      	ldr	r0, [r6, #8]
 80033a8:	684b      	ldr	r3, [r1, #4]
 80033aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033ae:	4303      	orrs	r3, r0
 80033b0:	604b      	str	r3, [r1, #4]
 80033b2:	e7bc      	b.n	800332e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033b4:	6872      	ldr	r2, [r6, #4]
 80033b6:	4c2e      	ldr	r4, [pc, #184]	; (8003470 <HAL_RCC_ClockConfig+0x15c>)
 80033b8:	2a01      	cmp	r2, #1
 80033ba:	d128      	bne.n	800340e <HAL_RCC_ClockConfig+0xfa>
 80033bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033c0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c4:	6821      	ldr	r1, [r4, #0]
 80033c6:	fa93 f3a3 	rbit	r3, r3
 80033ca:	fab3 f383 	clz	r3, r3
 80033ce:	f003 031f 	and.w	r3, r3, #31
 80033d2:	fa21 f303 	lsr.w	r3, r1, r3
 80033d6:	07d9      	lsls	r1, r3, #31
 80033d8:	d5e1      	bpl.n	800339e <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033da:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033dc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033e0:	f023 0303 	bic.w	r3, r3, #3
 80033e4:	431a      	orrs	r2, r3
 80033e6:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 80033e8:	f7fd feb4 	bl	8001154 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ec:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80033ee:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d112      	bne.n	800341a <HAL_RCC_ClockConfig+0x106>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80033f4:	6863      	ldr	r3, [r4, #4]
 80033f6:	f003 030c 	and.w	r3, r3, #12
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d099      	beq.n	8003332 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033fe:	f7fd fea9 	bl	8001154 <HAL_GetTick>
 8003402:	1bc0      	subs	r0, r0, r7
 8003404:	4540      	cmp	r0, r8
 8003406:	d9f5      	bls.n	80033f4 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 8003408:	2003      	movs	r0, #3
 800340a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800340e:	2a02      	cmp	r2, #2
 8003410:	bf0c      	ite	eq
 8003412:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8003416:	2302      	movne	r3, #2
 8003418:	e7d2      	b.n	80033c0 <HAL_RCC_ClockConfig+0xac>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800341a:	2b02      	cmp	r3, #2
 800341c:	d10f      	bne.n	800343e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800341e:	6863      	ldr	r3, [r4, #4]
 8003420:	f003 030c 	and.w	r3, r3, #12
 8003424:	2b08      	cmp	r3, #8
 8003426:	d084      	beq.n	8003332 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003428:	f7fd fe94 	bl	8001154 <HAL_GetTick>
 800342c:	1bc0      	subs	r0, r0, r7
 800342e:	4540      	cmp	r0, r8
 8003430:	d9f5      	bls.n	800341e <HAL_RCC_ClockConfig+0x10a>
 8003432:	e7e9      	b.n	8003408 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003434:	f7fd fe8e 	bl	8001154 <HAL_GetTick>
 8003438:	1bc0      	subs	r0, r0, r7
 800343a:	4540      	cmp	r0, r8
 800343c:	d8e4      	bhi.n	8003408 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800343e:	6863      	ldr	r3, [r4, #4]
 8003440:	f013 0f0c 	tst.w	r3, #12
 8003444:	d1f6      	bne.n	8003434 <HAL_RCC_ClockConfig+0x120>
 8003446:	e774      	b.n	8003332 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003448:	6813      	ldr	r3, [r2, #0]
 800344a:	f023 0307 	bic.w	r3, r3, #7
 800344e:	432b      	orrs	r3, r5
 8003450:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003452:	6813      	ldr	r3, [r2, #0]
 8003454:	f003 0307 	and.w	r3, r3, #7
 8003458:	429d      	cmp	r5, r3
 800345a:	d1a0      	bne.n	800339e <HAL_RCC_ClockConfig+0x8a>
 800345c:	e770      	b.n	8003340 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800345e:	6863      	ldr	r3, [r4, #4]
 8003460:	68f1      	ldr	r1, [r6, #12]
 8003462:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003466:	430b      	orrs	r3, r1
 8003468:	6063      	str	r3, [r4, #4]
 800346a:	e76f      	b.n	800334c <HAL_RCC_ClockConfig+0x38>
 800346c:	40022000 	.word	0x40022000
 8003470:	40021000 	.word	0x40021000
 8003474:	08009132 	.word	0x08009132
 8003478:	20000118 	.word	0x20000118

0800347c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800347c:	4b01      	ldr	r3, [pc, #4]	; (8003484 <HAL_RCC_GetHCLKFreq+0x8>)
 800347e:	6818      	ldr	r0, [r3, #0]
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	20000118 	.word	0x20000118

08003488 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003488:	4b08      	ldr	r3, [pc, #32]	; (80034ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800348a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	fa92 f2a2 	rbit	r2, r2
 8003494:	fab2 f282 	clz	r2, r2
 8003498:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800349c:	40d3      	lsrs	r3, r2
 800349e:	4a04      	ldr	r2, [pc, #16]	; (80034b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034a0:	5cd3      	ldrb	r3, [r2, r3]
 80034a2:	4a04      	ldr	r2, [pc, #16]	; (80034b4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80034a4:	6810      	ldr	r0, [r2, #0]
}    
 80034a6:	40d8      	lsrs	r0, r3
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000
 80034b0:	08009142 	.word	0x08009142
 80034b4:	20000118 	.word	0x20000118

080034b8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80034b8:	4b08      	ldr	r3, [pc, #32]	; (80034dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ba:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	fa92 f2a2 	rbit	r2, r2
 80034c4:	fab2 f282 	clz	r2, r2
 80034c8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80034cc:	40d3      	lsrs	r3, r2
 80034ce:	4a04      	ldr	r2, [pc, #16]	; (80034e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80034d0:	5cd3      	ldrb	r3, [r2, r3]
 80034d2:	4a04      	ldr	r2, [pc, #16]	; (80034e4 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80034d4:	6810      	ldr	r0, [r2, #0]
} 
 80034d6:	40d8      	lsrs	r0, r3
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	40021000 	.word	0x40021000
 80034e0:	08009142 	.word	0x08009142
 80034e4:	20000118 	.word	0x20000118

080034e8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034e8:	6803      	ldr	r3, [r0, #0]
{
 80034ea:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034ee:	07dc      	lsls	r4, r3, #31
{
 80034f0:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034f2:	d51e      	bpl.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034f4:	4c3c      	ldr	r4, [pc, #240]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 80034f6:	4e3d      	ldr	r6, [pc, #244]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x104>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80034f8:	69e3      	ldr	r3, [r4, #28]
 80034fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034fe:	61e3      	str	r3, [r4, #28]
 8003500:	69e3      	ldr	r3, [r4, #28]
 8003502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003506:	9301      	str	r3, [sp, #4]
 8003508:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(PWR->CR, PWR_CR_DBP);
 800350a:	6833      	ldr	r3, [r6, #0]
 800350c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003510:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003512:	f7fd fe1f 	bl	8001154 <HAL_GetTick>
 8003516:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003518:	6833      	ldr	r3, [r6, #0]
 800351a:	05d8      	lsls	r0, r3, #23
 800351c:	d51f      	bpl.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x76>
        return HAL_TIMEOUT;
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800351e:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003520:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003524:	d124      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x88>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003526:	6a23      	ldr	r3, [r4, #32]
 8003528:	686a      	ldr	r2, [r5, #4]
 800352a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800352e:	4313      	orrs	r3, r2
 8003530:	6223      	str	r3, [r4, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003532:	6828      	ldr	r0, [r5, #0]
 8003534:	0783      	lsls	r3, r0, #30
 8003536:	d506      	bpl.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003538:	4a2b      	ldr	r2, [pc, #172]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800353a:	68a9      	ldr	r1, [r5, #8]
 800353c:	6853      	ldr	r3, [r2, #4]
 800353e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003542:	430b      	orrs	r3, r1
 8003544:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003546:	f010 0010 	ands.w	r0, r0, #16
 800354a:	d00e      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800354c:	4a26      	ldr	r2, [pc, #152]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800354e:	6969      	ldr	r1, [r5, #20]
 8003550:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003552:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003554:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003558:	430b      	orrs	r3, r1
 800355a:	6053      	str	r3, [r2, #4]
 800355c:	e005      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x82>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800355e:	f7fd fdf9 	bl	8001154 <HAL_GetTick>
 8003562:	1bc0      	subs	r0, r0, r7
 8003564:	2864      	cmp	r0, #100	; 0x64
 8003566:	d9d7      	bls.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x30>
        return HAL_TIMEOUT;
 8003568:	2003      	movs	r0, #3
}
 800356a:	b003      	add	sp, #12
 800356c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003570:	686a      	ldr	r2, [r5, #4]
 8003572:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003576:	4293      	cmp	r3, r2
 8003578:	d0d5      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800357a:	6a21      	ldr	r1, [r4, #32]
 800357c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003580:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8003584:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8003588:	2701      	movs	r7, #1
 800358a:	fab2 f282 	clz	r2, r2
 800358e:	4818      	ldr	r0, [pc, #96]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003590:	f840 7022 	str.w	r7, [r0, r2, lsl #2]
 8003594:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003598:	2200      	movs	r2, #0
 800359a:	fab3 f383 	clz	r3, r3
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800359e:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035a0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      RCC->BDCR = temp_reg;
 80035a4:	6226      	str	r6, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035a6:	d5be      	bpl.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 80035a8:	f7fd fdd4 	bl	8001154 <HAL_GetTick>
 80035ac:	2602      	movs	r6, #2
 80035ae:	4680      	mov	r8, r0
 80035b0:	4637      	mov	r7, r6
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b2:	f241 3988 	movw	r9, #5000	; 0x1388
 80035b6:	fa96 f3a6 	rbit	r3, r6
 80035ba:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035be:	b18b      	cbz	r3, 80035e4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 80035c0:	6a22      	ldr	r2, [r4, #32]
 80035c2:	fa97 f3a7 	rbit	r3, r7
 80035c6:	fab3 f383 	clz	r3, r3
 80035ca:	f003 031f 	and.w	r3, r3, #31
 80035ce:	fa22 f303 	lsr.w	r3, r2, r3
 80035d2:	07da      	lsls	r2, r3, #31
 80035d4:	d4a7      	bmi.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d6:	f7fd fdbd 	bl	8001154 <HAL_GetTick>
 80035da:	eba0 0008 	sub.w	r0, r0, r8
 80035de:	4548      	cmp	r0, r9
 80035e0:	d9e9      	bls.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xce>
 80035e2:	e7c1      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x80>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80035e6:	e7ec      	b.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80035e8:	40021000 	.word	0x40021000
 80035ec:	40007000 	.word	0x40007000
 80035f0:	42420400 	.word	0x42420400

080035f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80035f4:	4602      	mov	r2, r0
 80035f6:	b570      	push	{r4, r5, r6, lr}
 || defined(STM32F105xC) || defined(STM32F107xC)
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035f8:	4b44      	ldr	r3, [pc, #272]	; (800370c <HAL_RCCEx_GetPeriphCLKFreq+0x118>)
{
 80035fa:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035fc:	ad02      	add	r5, sp, #8
 80035fe:	f103 0610 	add.w	r6, r3, #16
 8003602:	462c      	mov	r4, r5
 8003604:	6818      	ldr	r0, [r3, #0]
 8003606:	6859      	ldr	r1, [r3, #4]
 8003608:	3308      	adds	r3, #8
 800360a:	c403      	stmia	r4!, {r0, r1}
 800360c:	42b3      	cmp	r3, r6
 800360e:	4625      	mov	r5, r4
 8003610:	d1f7      	bne.n	8003602 <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8003612:	2301      	movs	r3, #1
 8003614:	f88d 3004 	strb.w	r3, [sp, #4]
 8003618:	2302      	movs	r3, #2
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800361a:	1e50      	subs	r0, r2, #1
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 800361c:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 8003620:	280f      	cmp	r0, #15
 8003622:	d871      	bhi.n	8003708 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8003624:	e8df f000 	tbb	[pc, r0]
 8003628:	39705d3e 	.word	0x39705d3e
 800362c:	39707070 	.word	0x39707070
 8003630:	70707070 	.word	0x70707070
 8003634:	08707070 	.word	0x08707070
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8003638:	4a35      	ldr	r2, [pc, #212]	; (8003710 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
 800363a:	6854      	ldr	r4, [r2, #4]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 800363c:	6810      	ldr	r0, [r2, #0]
 800363e:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8003642:	d043      	beq.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8003644:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8003648:	fa93 f3a3 	rbit	r3, r3
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 800364c:	fab3 f183 	clz	r1, r3
 8003650:	f404 1370 	and.w	r3, r4, #3932160	; 0x3c0000
 8003654:	40cb      	lsrs	r3, r1
 8003656:	a906      	add	r1, sp, #24
 8003658:	440b      	add	r3, r1
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800365a:	03e1      	lsls	r1, r4, #15
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 800365c:	f813 0c10 	ldrb.w	r0, [r3, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003660:	d519      	bpl.n	8003696 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8003662:	6853      	ldr	r3, [r2, #4]
 8003664:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8003668:	fa91 f1a1 	rbit	r1, r1
 800366c:	fab1 f181 	clz	r1, r1
 8003670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003674:	40cb      	lsrs	r3, r1
 8003676:	a906      	add	r1, sp, #24
 8003678:	440b      	add	r3, r1
 800367a:	f813 1c14 	ldrb.w	r1, [r3, #-20]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800367e:	4b25      	ldr	r3, [pc, #148]	; (8003714 <HAL_RCCEx_GetPeriphCLKFreq+0x120>)
 8003680:	fbb3 f3f1 	udiv	r3, r3, r1
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003684:	4358      	muls	r0, r3
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003686:	6853      	ldr	r3, [r2, #4]
 8003688:	025b      	lsls	r3, r3, #9
 800368a:	d41f      	bmi.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
 800368c:	2303      	movs	r3, #3
 800368e:	0040      	lsls	r0, r0, #1
      }
      break;
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> POSITION_VAL(RCC_CFGR_ADCPRE_DIV4)) + 1) * 2);
 8003690:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8003694:	e01a      	b.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003696:	4b20      	ldr	r3, [pc, #128]	; (8003718 <HAL_RCCEx_GetPeriphCLKFreq+0x124>)
 8003698:	e7f4      	b.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
    {
      break;
    }
  }
  return(frequency);
}
 800369a:	b006      	add	sp, #24
 800369c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      frequency = HAL_RCC_GetSysClockFreq();
 80036a0:	f7ff bdee 	b.w	8003280 <HAL_RCC_GetSysClockFreq>
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80036a4:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 80036a8:	4a19      	ldr	r2, [pc, #100]	; (8003710 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
 80036aa:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80036ac:	4019      	ands	r1, r3
 80036ae:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 80036b2:	d026      	beq.n	8003702 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80036b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036bc:	d108      	bne.n	80036d0 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
        frequency = LSI_VALUE;
 80036be:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80036c2:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 80036c4:	f013 0f02 	tst.w	r3, #2
        frequency = HSE_VALUE / 128;
 80036c8:	bf08      	it	eq
 80036ca:	2000      	moveq	r0, #0
}
 80036cc:	b006      	add	sp, #24
 80036ce:	bd70      	pop	{r4, r5, r6, pc}
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80036d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036d4:	d118      	bne.n	8003708 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 80036d6:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128;
 80036d8:	f24f 4024 	movw	r0, #62500	; 0xf424
 80036dc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80036e0:	e7f2      	b.n	80036c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> POSITION_VAL(RCC_CFGR_ADCPRE_DIV4)) + 1) * 2);
 80036e2:	f7ff fee9 	bl	80034b8 <HAL_RCC_GetPCLK2Freq>
 80036e6:	4b0a      	ldr	r3, [pc, #40]	; (8003710 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
 80036e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	fa92 f2a2 	rbit	r2, r2
 80036f2:	fab2 f282 	clz	r2, r2
 80036f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80036fa:	40d3      	lsrs	r3, r2
 80036fc:	3301      	adds	r3, #1
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	e7c6      	b.n	8003690 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        frequency = LSE_VALUE;
 8003702:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003706:	e7e1      	b.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
        frequency = 0;
 8003708:	2000      	movs	r0, #0
 800370a:	e7df      	b.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800370c:	08008fa0 	.word	0x08008fa0
 8003710:	40021000 	.word	0x40021000
 8003714:	007a1200 	.word	0x007a1200
 8003718:	003d0900 	.word	0x003d0900

0800371c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800371c:	6a03      	ldr	r3, [r0, #32]
{
 800371e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003720:	f023 0301 	bic.w	r3, r3, #1
 8003724:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003726:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003728:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800372a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800372c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800372e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003732:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003734:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003736:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800373a:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800373c:	4d0e      	ldr	r5, [pc, #56]	; (8003778 <TIM_OC1_SetConfig+0x5c>)
 800373e:	42a8      	cmp	r0, r5
 8003740:	d002      	beq.n	8003748 <TIM_OC1_SetConfig+0x2c>
 8003742:	4e0e      	ldr	r6, [pc, #56]	; (800377c <TIM_OC1_SetConfig+0x60>)
 8003744:	42b0      	cmp	r0, r6
 8003746:	d110      	bne.n	800376a <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003748:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800374a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800374e:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003750:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003752:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003756:	d002      	beq.n	800375e <TIM_OC1_SetConfig+0x42>
 8003758:	4d08      	ldr	r5, [pc, #32]	; (800377c <TIM_OC1_SetConfig+0x60>)
 800375a:	42a8      	cmp	r0, r5
 800375c:	d105      	bne.n	800376a <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800375e:	694d      	ldr	r5, [r1, #20]
 8003760:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003762:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003766:	4335      	orrs	r5, r6
 8003768:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800376a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800376c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800376e:	684a      	ldr	r2, [r1, #4]
 8003770:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003772:	6203      	str	r3, [r0, #32]
 8003774:	bd70      	pop	{r4, r5, r6, pc}
 8003776:	bf00      	nop
 8003778:	40012c00 	.word	0x40012c00
 800377c:	40013400 	.word	0x40013400

08003780 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003780:	6a03      	ldr	r3, [r0, #32]
{
 8003782:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003784:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003788:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800378a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800378c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800378e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003790:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003792:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003796:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8003798:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800379a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8);
 800379e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037a2:	4d11      	ldr	r5, [pc, #68]	; (80037e8 <TIM_OC3_SetConfig+0x68>)
 80037a4:	42a8      	cmp	r0, r5
 80037a6:	d003      	beq.n	80037b0 <TIM_OC3_SetConfig+0x30>
 80037a8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80037ac:	42a8      	cmp	r0, r5
 80037ae:	d114      	bne.n	80037da <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80037b0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80037b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80037b6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80037ba:	4d0b      	ldr	r5, [pc, #44]	; (80037e8 <TIM_OC3_SetConfig+0x68>)
    tmpccer &= ~TIM_CCER_CC3NE;
 80037bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80037c0:	42a8      	cmp	r0, r5
 80037c2:	d003      	beq.n	80037cc <TIM_OC3_SetConfig+0x4c>
 80037c4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80037c8:	42a8      	cmp	r0, r5
 80037ca:	d106      	bne.n	80037da <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 80037cc:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80037ce:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037d0:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80037d4:	4335      	orrs	r5, r6
 80037d6:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037da:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037dc:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037de:	684a      	ldr	r2, [r1, #4]
 80037e0:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037e2:	6203      	str	r3, [r0, #32]
 80037e4:	bd70      	pop	{r4, r5, r6, pc}
 80037e6:	bf00      	nop
 80037e8:	40012c00 	.word	0x40012c00

080037ec <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037ec:	6a03      	ldr	r3, [r0, #32]
{
 80037ee:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037f4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037f6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037f8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037fa:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80037fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037fe:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8003802:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8003806:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003808:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12);
 800380c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003810:	4d08      	ldr	r5, [pc, #32]	; (8003834 <TIM_OC4_SetConfig+0x48>)
 8003812:	42a8      	cmp	r0, r5
 8003814:	d003      	beq.n	800381e <TIM_OC4_SetConfig+0x32>
 8003816:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800381a:	42a8      	cmp	r0, r5
 800381c:	d104      	bne.n	8003828 <TIM_OC4_SetConfig+0x3c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800381e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003820:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8003824:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003828:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800382a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800382c:	684a      	ldr	r2, [r1, #4]
 800382e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003830:	6203      	str	r3, [r0, #32]
 8003832:	bd30      	pop	{r4, r5, pc}
 8003834:	40012c00 	.word	0x40012c00

08003838 <HAL_TIM_PWM_MspInit>:
 8003838:	4770      	bx	lr

0800383a <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800383a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 800383e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003840:	2b01      	cmp	r3, #1
 8003842:	f04f 0302 	mov.w	r3, #2
 8003846:	d01c      	beq.n	8003882 <HAL_TIM_ConfigClockSource+0x48>
 8003848:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800384a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800384e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8003850:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8003854:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003856:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800385a:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800385e:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8003860:	680a      	ldr	r2, [r1, #0]
 8003862:	2a40      	cmp	r2, #64	; 0x40
 8003864:	d079      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x120>
 8003866:	d819      	bhi.n	800389c <HAL_TIM_ConfigClockSource+0x62>
 8003868:	2a10      	cmp	r2, #16
 800386a:	f000 8093 	beq.w	8003994 <HAL_TIM_ConfigClockSource+0x15a>
 800386e:	d80a      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x4c>
 8003870:	2a00      	cmp	r2, #0
 8003872:	f000 8089 	beq.w	8003988 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8003876:	2301      	movs	r3, #1
 8003878:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800387c:	2300      	movs	r3, #0
 800387e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003882:	4618      	mov	r0, r3
}
 8003884:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003886:	2a20      	cmp	r2, #32
 8003888:	f000 808a 	beq.w	80039a0 <HAL_TIM_ConfigClockSource+0x166>
 800388c:	2a30      	cmp	r2, #48	; 0x30
 800388e:	d1f2      	bne.n	8003876 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003890:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003892:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003896:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800389a:	e036      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800389c:	2a70      	cmp	r2, #112	; 0x70
 800389e:	d036      	beq.n	800390e <HAL_TIM_ConfigClockSource+0xd4>
 80038a0:	d81b      	bhi.n	80038da <HAL_TIM_ConfigClockSource+0xa0>
 80038a2:	2a50      	cmp	r2, #80	; 0x50
 80038a4:	d042      	beq.n	800392c <HAL_TIM_ConfigClockSource+0xf2>
 80038a6:	2a60      	cmp	r2, #96	; 0x60
 80038a8:	d1e5      	bne.n	8003876 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038aa:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038ac:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ae:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038b2:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038b4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038b6:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80038b8:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038ba:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 80038c2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12);
 80038c6:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80038ca:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80038cc:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80038ce:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80038d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80038d4:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80038d8:	e017      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80038da:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80038de:	d011      	beq.n	8003904 <HAL_TIM_ConfigClockSource+0xca>
 80038e0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80038e4:	d1c7      	bne.n	8003876 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80038e6:	688a      	ldr	r2, [r1, #8]
 80038e8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80038ea:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80038ec:	68c9      	ldr	r1, [r1, #12]
 80038ee:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038f0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80038f4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80038f8:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038fa:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003902:	e002      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800390a:	609a      	str	r2, [r3, #8]
 800390c:	e7b3      	b.n	8003876 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800390e:	688a      	ldr	r2, [r1, #8]
 8003910:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003912:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003914:	68c9      	ldr	r1, [r1, #12]
 8003916:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003918:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800391c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003920:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8003922:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003924:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003926:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800392a:	e7ee      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800392c:	684c      	ldr	r4, [r1, #4]
 800392e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003930:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003932:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003934:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003938:	f025 0501 	bic.w	r5, r5, #1
 800393c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800393e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8003940:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003942:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8003946:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800394a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800394c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800394e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003950:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003954:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8003958:	e7d7      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800395a:	684c      	ldr	r4, [r1, #4]
 800395c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800395e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003960:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003962:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003966:	f025 0501 	bic.w	r5, r5, #1
 800396a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800396c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800396e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003970:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8003974:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003978:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800397a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800397c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800397e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003982:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8003986:	e7c0      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003988:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800398a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800398e:	f042 0207 	orr.w	r2, r2, #7
 8003992:	e7ba      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003994:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003996:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800399a:	f042 0217 	orr.w	r2, r2, #23
 800399e:	e7b4      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80039a0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80039a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80039a6:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80039aa:	e7ae      	b.n	800390a <HAL_TIM_ConfigClockSource+0xd0>

080039ac <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039ac:	4a22      	ldr	r2, [pc, #136]	; (8003a38 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 80039ae:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039b0:	4290      	cmp	r0, r2
 80039b2:	d012      	beq.n	80039da <TIM_Base_SetConfig+0x2e>
 80039b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039b8:	4290      	cmp	r0, r2
 80039ba:	d00e      	beq.n	80039da <TIM_Base_SetConfig+0x2e>
 80039bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80039c0:	d00b      	beq.n	80039da <TIM_Base_SetConfig+0x2e>
 80039c2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80039c6:	4290      	cmp	r0, r2
 80039c8:	d007      	beq.n	80039da <TIM_Base_SetConfig+0x2e>
 80039ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039ce:	4290      	cmp	r0, r2
 80039d0:	d003      	beq.n	80039da <TIM_Base_SetConfig+0x2e>
 80039d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039d6:	4290      	cmp	r0, r2
 80039d8:	d11d      	bne.n	8003a16 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 80039da:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80039e0:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039e2:	4a15      	ldr	r2, [pc, #84]	; (8003a38 <TIM_Base_SetConfig+0x8c>)
 80039e4:	4290      	cmp	r0, r2
 80039e6:	d012      	beq.n	8003a0e <TIM_Base_SetConfig+0x62>
 80039e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039ec:	4290      	cmp	r0, r2
 80039ee:	d00e      	beq.n	8003a0e <TIM_Base_SetConfig+0x62>
 80039f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80039f4:	d00b      	beq.n	8003a0e <TIM_Base_SetConfig+0x62>
 80039f6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80039fa:	4290      	cmp	r0, r2
 80039fc:	d007      	beq.n	8003a0e <TIM_Base_SetConfig+0x62>
 80039fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a02:	4290      	cmp	r0, r2
 8003a04:	d003      	beq.n	8003a0e <TIM_Base_SetConfig+0x62>
 8003a06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a0a:	4290      	cmp	r0, r2
 8003a0c:	d103      	bne.n	8003a16 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a0e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a14:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003a16:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a18:	688b      	ldr	r3, [r1, #8]
 8003a1a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003a1c:	680b      	ldr	r3, [r1, #0]
 8003a1e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a20:	4b05      	ldr	r3, [pc, #20]	; (8003a38 <TIM_Base_SetConfig+0x8c>)
 8003a22:	4298      	cmp	r0, r3
 8003a24:	d003      	beq.n	8003a2e <TIM_Base_SetConfig+0x82>
 8003a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a2a:	4298      	cmp	r0, r3
 8003a2c:	d101      	bne.n	8003a32 <TIM_Base_SetConfig+0x86>
    TIMx->RCR = Structure->RepetitionCounter;
 8003a2e:	690b      	ldr	r3, [r1, #16]
 8003a30:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003a32:	2301      	movs	r3, #1
 8003a34:	6143      	str	r3, [r0, #20]
 8003a36:	4770      	bx	lr
 8003a38:	40012c00 	.word	0x40012c00

08003a3c <HAL_TIM_Base_Init>:
{
 8003a3c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003a3e:	4604      	mov	r4, r0
 8003a40:	b1a0      	cbz	r0, 8003a6c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003a42:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003a46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003a4a:	b91b      	cbnz	r3, 8003a54 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003a4c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003a50:	f003 fb76 	bl	8007140 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003a54:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a56:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8003a58:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a5c:	1d21      	adds	r1, r4, #4
 8003a5e:	f7ff ffa5 	bl	80039ac <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003a62:	2301      	movs	r3, #1
  return HAL_OK;
 8003a64:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003a66:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003a6a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003a6c:	2001      	movs	r0, #1
}
 8003a6e:	bd10      	pop	{r4, pc}

08003a70 <HAL_TIM_PWM_Init>:
{
 8003a70:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003a72:	4604      	mov	r4, r0
 8003a74:	b1a0      	cbz	r0, 8003aa0 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003a76:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003a7a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003a7e:	b91b      	cbnz	r3, 8003a88 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003a80:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8003a84:	f7ff fed8 	bl	8003838 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003a88:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a8a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8003a8c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a90:	1d21      	adds	r1, r4, #4
 8003a92:	f7ff ff8b 	bl	80039ac <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003a96:	2301      	movs	r3, #1
  return HAL_OK;
 8003a98:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003a9a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003a9e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003aa0:	2001      	movs	r0, #1
}
 8003aa2:	bd10      	pop	{r4, pc}

08003aa4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003aa4:	6a03      	ldr	r3, [r0, #32]
{
 8003aa6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003aa8:	f023 0310 	bic.w	r3, r3, #16
 8003aac:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003aae:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003ab0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003ab2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8);
 8003ab4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ab6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8003aba:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4);
 8003abe:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003ac0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4);
 8003ac4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ac8:	4d10      	ldr	r5, [pc, #64]	; (8003b0c <TIM_OC2_SetConfig+0x68>)
 8003aca:	42a8      	cmp	r0, r5
 8003acc:	d003      	beq.n	8003ad6 <TIM_OC2_SetConfig+0x32>
 8003ace:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003ad2:	42a8      	cmp	r0, r5
 8003ad4:	d114      	bne.n	8003b00 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8003ad6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ad8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8003adc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003ae0:	4d0a      	ldr	r5, [pc, #40]	; (8003b0c <TIM_OC2_SetConfig+0x68>)
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ae2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003ae6:	42a8      	cmp	r0, r5
 8003ae8:	d003      	beq.n	8003af2 <TIM_OC2_SetConfig+0x4e>
 8003aea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003aee:	42a8      	cmp	r0, r5
 8003af0:	d106      	bne.n	8003b00 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8003af2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8003af4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003af6:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8003afa:	4335      	orrs	r5, r6
 8003afc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003b00:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003b02:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003b04:	684a      	ldr	r2, [r1, #4]
 8003b06:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003b08:	6203      	str	r3, [r0, #32]
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
 8003b0c:	40012c00 	.word	0x40012c00

08003b10 <HAL_TIM_PWM_ConfigChannel>:
{
 8003b10:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003b12:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8003b16:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	f04f 0002 	mov.w	r0, #2
 8003b1e:	d025      	beq.n	8003b6c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8003b20:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003b22:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_LOCK(htim);
 8003b26:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  switch (Channel)
 8003b2a:	2a0c      	cmp	r2, #12
 8003b2c:	d818      	bhi.n	8003b60 <HAL_TIM_PWM_ConfigChannel+0x50>
 8003b2e:	e8df f002 	tbb	[pc, r2]
 8003b32:	1707      	.short	0x1707
 8003b34:	171e1717 	.word	0x171e1717
 8003b38:	172f1717 	.word	0x172f1717
 8003b3c:	1717      	.short	0x1717
 8003b3e:	40          	.byte	0x40
 8003b3f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b40:	6820      	ldr	r0, [r4, #0]
 8003b42:	f7ff fdeb 	bl	800371c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b46:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b48:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b4a:	699a      	ldr	r2, [r3, #24]
 8003b4c:	f042 0208 	orr.w	r2, r2, #8
 8003b50:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b52:	699a      	ldr	r2, [r3, #24]
 8003b54:	f022 0204 	bic.w	r2, r2, #4
 8003b58:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b5a:	699a      	ldr	r2, [r3, #24]
 8003b5c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003b5e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003b60:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003b62:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003b64:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003b68:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8003b6c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b6e:	6820      	ldr	r0, [r4, #0]
 8003b70:	f7ff ff98 	bl	8003aa4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b74:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003b76:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b78:	699a      	ldr	r2, [r3, #24]
 8003b7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b80:	699a      	ldr	r2, [r3, #24]
 8003b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003b88:	699a      	ldr	r2, [r3, #24]
 8003b8a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003b8e:	e7e6      	b.n	8003b5e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b90:	6820      	ldr	r0, [r4, #0]
 8003b92:	f7ff fdf5 	bl	8003780 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b96:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b98:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b9a:	69da      	ldr	r2, [r3, #28]
 8003b9c:	f042 0208 	orr.w	r2, r2, #8
 8003ba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ba2:	69da      	ldr	r2, [r3, #28]
 8003ba4:	f022 0204 	bic.w	r2, r2, #4
 8003ba8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003baa:	69da      	ldr	r2, [r3, #28]
 8003bac:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8003bae:	61da      	str	r2, [r3, #28]
    break;
 8003bb0:	e7d6      	b.n	8003b60 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bb2:	6820      	ldr	r0, [r4, #0]
 8003bb4:	f7ff fe1a 	bl	80037ec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bb8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8003bba:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bbc:	69da      	ldr	r2, [r3, #28]
 8003bbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bc2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bc4:	69da      	ldr	r2, [r3, #28]
 8003bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8003bcc:	69da      	ldr	r2, [r3, #28]
 8003bce:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003bd2:	e7ec      	b.n	8003bae <HAL_TIM_PWM_ConfigChannel+0x9e>

08003bd4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003bd4:	b510      	push	{r4, lr}
  uint32_t tmp = 0;

  tmp = TIM_CCER_CC1NE << Channel;
 8003bd6:	2404      	movs	r4, #4

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003bd8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1NE << Channel;
 8003bda:	408c      	lsls	r4, r1
  TIMx->CCER &=  ~tmp;
 8003bdc:	ea23 0304 	bic.w	r3, r3, r4
 8003be0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 8003be2:	6a03      	ldr	r3, [r0, #32]
 8003be4:	408a      	lsls	r2, r1
 8003be6:	431a      	orrs	r2, r3
 8003be8:	6202      	str	r2, [r0, #32]
 8003bea:	bd10      	pop	{r4, pc}

08003bec <HAL_TIMEx_PWMN_Start>:
{
 8003bec:	b510      	push	{r4, lr}
 8003bee:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8003bf0:	2204      	movs	r2, #4
 8003bf2:	6800      	ldr	r0, [r0, #0]
 8003bf4:	f7ff ffee 	bl	8003bd4 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8003bf8:	6823      	ldr	r3, [r4, #0]
}
 8003bfa:	2000      	movs	r0, #0
  __HAL_TIM_MOE_ENABLE(htim);
 8003bfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c02:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
}
 8003c0c:	bd10      	pop	{r4, pc}

08003c0e <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8003c0e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8003c12:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	f04f 0302 	mov.w	r3, #2
 8003c1a:	d016      	beq.n	8003c4a <HAL_TIMEx_ConfigBreakDeadTime+0x3c>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c1c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8003c20:	e891 0018 	ldmia.w	r1, {r3, r4}
 8003c24:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 8003c26:	688c      	ldr	r4, [r1, #8]
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8003c28:	6802      	ldr	r2, [r0, #0]
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 8003c2a:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->LockLevel        |
 8003c2c:	68cc      	ldr	r4, [r1, #12]
 8003c2e:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->DeadTime         |
 8003c30:	690c      	ldr	r4, [r1, #16]
 8003c32:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->BreakState       |
 8003c34:	694c      	ldr	r4, [r1, #20]
                                   sBreakDeadTimeConfig->BreakPolarity    |
 8003c36:	6989      	ldr	r1, [r1, #24]
                                   sBreakDeadTimeConfig->BreakState       |
 8003c38:	4323      	orrs	r3, r4
                                   sBreakDeadTimeConfig->BreakPolarity    |
 8003c3a:	430b      	orrs	r3, r1
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8003c3c:	6453      	str	r3, [r2, #68]	; 0x44
  htim->State = HAL_TIM_STATE_READY;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003c44:	2300      	movs	r3, #0
 8003c46:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003c4a:	4618      	mov	r0, r3
}
 8003c4c:	bd10      	pop	{r4, pc}

08003c4e <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8003c4e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8003c52:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	f04f 0302 	mov.w	r3, #2
 8003c5a:	d018      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c5c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c60:	6803      	ldr	r3, [r0, #0]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8003c62:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c64:	685a      	ldr	r2, [r3, #4]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c66:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003c68:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c6c:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	4322      	orrs	r2, r4
 8003c72:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003c74:	689a      	ldr	r2, [r3, #8]
 8003c76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c7a:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003c82:	2301      	movs	r3, #1
 8003c84:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003c88:	2300      	movs	r3, #0
 8003c8a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003c8e:	4618      	mov	r0, r3
}
 8003c90:	bd10      	pop	{r4, pc}

08003c92 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003c92:	b084      	sub	sp, #16
 8003c94:	a801      	add	r0, sp, #4
 8003c96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003c9a:	b004      	add	sp, #16
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	4770      	bx	lr

08003ca0 <USB_EnableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003ca0:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	f443 433d 	orr.w	r3, r3, #48384	; 0xbd00
 8003caa:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8003cae:	2000      	movs	r0, #0
 8003cb0:	4770      	bx	lr

08003cb2 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003cb2:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8003cb6:	f423 5374 	bic.w	r3, r3, #15616	; 0x3d00
 8003cba:	045b      	lsls	r3, r3, #17
 8003cbc:	0c5b      	lsrs	r3, r3, #17
 8003cbe:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8003cc2:	2000      	movs	r0, #0
 8003cc4:	4770      	bx	lr

08003cc6 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	4770      	bx	lr

08003cca <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
 8003cca:	b084      	sub	sp, #16
 8003ccc:	b510      	push	{r4, lr}
 8003cce:	ac03      	add	r4, sp, #12
 8003cd0:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 8003cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = USB_CNTR_FRES;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	b004      	add	sp, #16
  USBx->CNTR = 0;
 8003ce2:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->ISTR = 0;
 8003ce6:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 8003cea:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	4770      	bx	lr
	...

08003cf4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003cf4:	b570      	push	{r4, r5, r6, lr}
  /* initialize Endpoint */
  switch (ep->type)
 8003cf6:	78cb      	ldrb	r3, [r1, #3]
 8003cf8:	780a      	ldrb	r2, [r1, #0]
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d80f      	bhi.n	8003d1e <USB_ActivateEndpoint+0x2a>
 8003cfe:	e8df f003 	tbb	[pc, r3]
 8003d02:	6402      	.short	0x6402
 8003d04:	5950      	.short	0x5950
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8003d06:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d0a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d12:	041b      	lsls	r3, r3, #16
 8003d14:	0c1b      	lsrs	r3, r3, #16
 8003d16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    break;
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
    break;
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8003d1a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003d1e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003d22:	780c      	ldrb	r4, [r1, #0]
 8003d24:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003d28:	f444 4500 	orr.w	r5, r4, #32768	; 0x8000
 8003d2c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003d30:	401a      	ands	r2, r3
 8003d32:	432a      	orrs	r2, r5
 8003d34:	f820 2024 	strh.w	r2, [r0, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8003d38:	7a8a      	ldrb	r2, [r1, #10]
 8003d3a:	780d      	ldrb	r5, [r1, #0]
 8003d3c:	2a00      	cmp	r2, #0
 8003d3e:	f040 8098 	bne.w	8003e72 <USB_ActivateEndpoint+0x17e>
  {
    if (ep->is_in)
 8003d42:	784c      	ldrb	r4, [r1, #1]
 8003d44:	888a      	ldrh	r2, [r1, #4]
 8003d46:	2c00      	cmp	r4, #0
 8003d48:	d04a      	beq.n	8003de0 <USB_ActivateEndpoint+0xec>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003d4a:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 8003d4e:	0852      	lsrs	r2, r2, #1
 8003d50:	b2a4      	uxth	r4, r4
 8003d52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8003d56:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 8003d5a:	0052      	lsls	r2, r2, #1
 8003d5c:	f8c4 2400 	str.w	r2, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d60:	780c      	ldrb	r4, [r1, #0]
 8003d62:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003d66:	0652      	lsls	r2, r2, #25
 8003d68:	d508      	bpl.n	8003d7c <USB_ActivateEndpoint+0x88>
 8003d6a:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d74:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003d78:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8003d7c:	780a      	ldrb	r2, [r1, #0]
 8003d7e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d8a:	041b      	lsls	r3, r3, #16
 8003d8c:	0c1b      	lsrs	r3, r3, #16
 8003d8e:	f083 0320 	eor.w	r3, r3, #32
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003d92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d9a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 8003d9e:	2000      	movs	r0, #0
 8003da0:	bd70      	pop	{r4, r5, r6, pc}
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8003da2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003da6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dae:	041b      	lsls	r3, r3, #16
 8003db0:	0c1b      	lsrs	r3, r3, #16
 8003db2:	e7b2      	b.n	8003d1a <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8003db4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003db8:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003dbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dc0:	041b      	lsls	r3, r3, #16
 8003dc2:	0c1b      	lsrs	r3, r3, #16
 8003dc4:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003dc8:	e7a7      	b.n	8003d1a <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8003dca:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003dce:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd6:	041b      	lsls	r3, r3, #16
 8003dd8:	0c1b      	lsrs	r3, r3, #16
 8003dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dde:	e79c      	b.n	8003d1a <USB_ActivateEndpoint+0x26>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003de0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003de4:	0852      	lsrs	r2, r2, #1
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003dec:	3304      	adds	r3, #4
 8003dee:	0052      	lsls	r2, r2, #1
 8003df0:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 8003df4:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003df8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8003dfc:	780b      	ldrb	r3, [r1, #0]
 8003dfe:	690d      	ldr	r5, [r1, #16]
 8003e00:	b292      	uxth	r2, r2
 8003e02:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8003e06:	2d3e      	cmp	r5, #62	; 0x3e
 8003e08:	f102 0206 	add.w	r2, r2, #6
 8003e0c:	d929      	bls.n	8003e62 <USB_ActivateEndpoint+0x16e>
 8003e0e:	f3c5 164f 	ubfx	r6, r5, #5, #16
 8003e12:	06eb      	lsls	r3, r5, #27
 8003e14:	bf04      	itt	eq
 8003e16:	f106 33ff 	addeq.w	r3, r6, #4294967295
 8003e1a:	b29e      	uxtheq	r6, r3
 8003e1c:	4b6e      	ldr	r3, [pc, #440]	; (8003fd8 <USB_ActivateEndpoint+0x2e4>)
 8003e1e:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	f844 3012 	str.w	r3, [r4, r2, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e28:	780a      	ldrb	r2, [r1, #0]
 8003e2a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e2e:	045e      	lsls	r6, r3, #17
 8003e30:	d50b      	bpl.n	8003e4a <USB_ActivateEndpoint+0x156>
 8003e32:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e3a:	051b      	lsls	r3, r3, #20
 8003e3c:	0d1b      	lsrs	r3, r3, #20
 8003e3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e46:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003e4a:	780a      	ldrb	r2, [r1, #0]
 8003e4c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e58:	041b      	lsls	r3, r3, #16
 8003e5a:	0c1b      	lsrs	r3, r3, #16
 8003e5c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003e60:	e797      	b.n	8003d92 <USB_ActivateEndpoint+0x9e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003e62:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8003e66:	07ed      	lsls	r5, r5, #31
 8003e68:	bf44      	itt	mi
 8003e6a:	3301      	addmi	r3, #1
 8003e6c:	b29b      	uxthmi	r3, r3
 8003e6e:	029b      	lsls	r3, r3, #10
 8003e70:	e7d7      	b.n	8003e22 <USB_ActivateEndpoint+0x12e>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003e72:	f830 2025 	ldrh.w	r2, [r0, r5, lsl #2]
 8003e76:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8003e7a:	0512      	lsls	r2, r2, #20
 8003e7c:	0d12      	lsrs	r2, r2, #20
 8003e7e:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8003e82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e86:	f820 2025 	strh.w	r2, [r0, r5, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8003e8a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8003e8e:	780c      	ldrb	r4, [r1, #0]
 8003e90:	b292      	uxth	r2, r2
 8003e92:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8003e96:	88cc      	ldrh	r4, [r1, #6]
 8003e98:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 8003e9c:	0864      	lsrs	r4, r4, #1
 8003e9e:	0064      	lsls	r4, r4, #1
 8003ea0:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
 8003ea4:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8003ea8:	780c      	ldrb	r4, [r1, #0]
 8003eaa:	b292      	uxth	r2, r2
 8003eac:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8003eb0:	890c      	ldrh	r4, [r1, #8]
 8003eb2:	3204      	adds	r2, #4
 8003eb4:	0864      	lsrs	r4, r4, #1
 8003eb6:	0064      	lsls	r4, r4, #1
 8003eb8:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
    if (ep->is_in==0)
 8003ebc:	784a      	ldrb	r2, [r1, #1]
 8003ebe:	780c      	ldrb	r4, [r1, #0]
 8003ec0:	2a00      	cmp	r2, #0
 8003ec2:	d147      	bne.n	8003f54 <USB_ActivateEndpoint+0x260>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003ec4:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003ec8:	0455      	lsls	r5, r2, #17
 8003eca:	d508      	bpl.n	8003ede <USB_ActivateEndpoint+0x1ea>
 8003ecc:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ed6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eda:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ede:	780a      	ldrb	r2, [r1, #0]
 8003ee0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003ee4:	065c      	lsls	r4, r3, #25
 8003ee6:	d50b      	bpl.n	8003f00 <USB_ActivateEndpoint+0x20c>
 8003ee8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003eec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ef0:	051b      	lsls	r3, r3, #20
 8003ef2:	0d1b      	lsrs	r3, r3, #20
 8003ef4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ef8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003efc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003f00:	780a      	ldrb	r2, [r1, #0]
 8003f02:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f0a:	051b      	lsls	r3, r3, #20
 8003f0c:	0d1b      	lsrs	r3, r3, #20
 8003f0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f12:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f16:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003f1a:	f248 0280 	movw	r2, #32896	; 0x8080
 8003f1e:	780c      	ldrb	r4, [r1, #0]
 8003f20:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003f24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f2c:	041b      	lsls	r3, r3, #16
 8003f2e:	0c1b      	lsrs	r3, r3, #16
 8003f30:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003f3a:	7809      	ldrb	r1, [r1, #0]
 8003f3c:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003f40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003f48:	041b      	lsls	r3, r3, #16
 8003f4a:	0c1b      	lsrs	r3, r3, #16
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8003f52:	e724      	b.n	8003d9e <USB_ActivateEndpoint+0xaa>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f54:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003f58:	0452      	lsls	r2, r2, #17
 8003f5a:	d508      	bpl.n	8003f6e <USB_ActivateEndpoint+0x27a>
 8003f5c:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003f60:	4013      	ands	r3, r2
 8003f62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f6a:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f6e:	780a      	ldrb	r2, [r1, #0]
 8003f70:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f74:	065b      	lsls	r3, r3, #25
 8003f76:	d50b      	bpl.n	8003f90 <USB_ActivateEndpoint+0x29c>
 8003f78:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f80:	051b      	lsls	r3, r3, #20
 8003f82:	0d1b      	lsrs	r3, r3, #20
 8003f84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f88:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f8c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003f90:	780a      	ldrb	r2, [r1, #0]
 8003f92:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f9a:	051b      	lsls	r3, r3, #20
 8003f9c:	0d1b      	lsrs	r3, r3, #20
 8003f9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fa6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003faa:	f248 0280 	movw	r2, #32896	; 0x8080
 8003fae:	780c      	ldrb	r4, [r1, #0]
 8003fb0:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003fb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fbc:	041b      	lsls	r3, r3, #16
 8003fbe:	0c1b      	lsrs	r3, r3, #16
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003fc6:	7809      	ldrb	r1, [r1, #0]
 8003fc8:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003fcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd4:	e7b8      	b.n	8003f48 <USB_ActivateEndpoint+0x254>
 8003fd6:	bf00      	nop
 8003fd8:	ffff8000 	.word	0xffff8000

08003fdc <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003fdc:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0) 
 8003fde:	7a8c      	ldrb	r4, [r1, #10]
 8003fe0:	784a      	ldrb	r2, [r1, #1]
 8003fe2:	780b      	ldrb	r3, [r1, #0]
 8003fe4:	bbcc      	cbnz	r4, 800405a <USB_DeactivateEndpoint+0x7e>
  {
    if (ep->is_in)
 8003fe6:	b302      	cbz	r2, 800402a <USB_DeactivateEndpoint+0x4e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003fe8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003fec:	0652      	lsls	r2, r2, #25
 8003fee:	d50b      	bpl.n	8004008 <USB_DeactivateEndpoint+0x2c>
 8003ff0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003ff4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003ff8:	0512      	lsls	r2, r2, #20
 8003ffa:	0d12      	lsrs	r2, r2, #20
 8003ffc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004000:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8004004:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 8004008:	780a      	ldrb	r2, [r1, #0]
 800400a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800400e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004016:	041b      	lsls	r3, r3, #16
 8004018:	0c1b      	lsrs	r3, r3, #16
 800401a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800401e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004022:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 8004026:	2000      	movs	r0, #0
 8004028:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800402a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800402e:	0454      	lsls	r4, r2, #17
 8004030:	d50b      	bpl.n	800404a <USB_DeactivateEndpoint+0x6e>
 8004032:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004036:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800403a:	0512      	lsls	r2, r2, #20
 800403c:	0d12      	lsrs	r2, r2, #20
 800403e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004042:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004046:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800404a:	780a      	ldrb	r2, [r1, #0]
 800404c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004050:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004058:	e7dd      	b.n	8004016 <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in==0)
 800405a:	2a00      	cmp	r2, #0
 800405c:	d148      	bne.n	80040f0 <USB_DeactivateEndpoint+0x114>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800405e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004062:	0452      	lsls	r2, r2, #17
 8004064:	d50b      	bpl.n	800407e <USB_DeactivateEndpoint+0xa2>
 8004066:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800406a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800406e:	0512      	lsls	r2, r2, #20
 8004070:	0d12      	lsrs	r2, r2, #20
 8004072:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004076:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800407a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800407e:	780a      	ldrb	r2, [r1, #0]
 8004080:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004084:	065c      	lsls	r4, r3, #25
 8004086:	d50b      	bpl.n	80040a0 <USB_DeactivateEndpoint+0xc4>
 8004088:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800408c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004090:	051b      	lsls	r3, r3, #20
 8004092:	0d1b      	lsrs	r3, r3, #20
 8004094:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004098:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800409c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 80040a0:	780a      	ldrb	r2, [r1, #0]
 80040a2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80040a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040aa:	051b      	lsls	r3, r3, #20
 80040ac:	0d1b      	lsrs	r3, r3, #20
 80040ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040b2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80040b6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80040ba:	f248 0280 	movw	r2, #32896	; 0x8080
 80040be:	780c      	ldrb	r4, [r1, #0]
 80040c0:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80040c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040cc:	041b      	lsls	r3, r3, #16
 80040ce:	0c1b      	lsrs	r3, r3, #16
 80040d0:	4313      	orrs	r3, r2
 80040d2:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040d6:	7809      	ldrb	r1, [r1, #0]
 80040d8:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80040dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80040e4:	041b      	lsls	r3, r3, #16
 80040e6:	0c1b      	lsrs	r3, r3, #16
 80040e8:	4313      	orrs	r3, r2
 80040ea:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 80040ee:	e79a      	b.n	8004026 <USB_DeactivateEndpoint+0x4a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80040f0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80040f4:	0452      	lsls	r2, r2, #17
 80040f6:	d50b      	bpl.n	8004110 <USB_DeactivateEndpoint+0x134>
 80040f8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80040fc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004100:	0512      	lsls	r2, r2, #20
 8004102:	0d12      	lsrs	r2, r2, #20
 8004104:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004108:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800410c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004110:	780a      	ldrb	r2, [r1, #0]
 8004112:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004116:	065b      	lsls	r3, r3, #25
 8004118:	d50b      	bpl.n	8004132 <USB_DeactivateEndpoint+0x156>
 800411a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800411e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004122:	051b      	lsls	r3, r3, #20
 8004124:	0d1b      	lsrs	r3, r3, #20
 8004126:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800412a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800412e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8004132:	780a      	ldrb	r2, [r1, #0]
 8004134:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004138:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800413c:	051b      	lsls	r3, r3, #20
 800413e:	0d1b      	lsrs	r3, r3, #20
 8004140:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004148:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800414c:	f248 0280 	movw	r2, #32896	; 0x8080
 8004150:	780c      	ldrb	r4, [r1, #0]
 8004152:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8004156:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800415a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800415e:	041b      	lsls	r3, r3, #16
 8004160:	0c1b      	lsrs	r3, r3, #16
 8004162:	4313      	orrs	r3, r2
 8004164:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004168:	7809      	ldrb	r1, [r1, #0]
 800416a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800416e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004176:	e7b5      	b.n	80040e4 <USB_DeactivateEndpoint+0x108>

08004178 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
  if (ep->num == 0)
 8004178:	780a      	ldrb	r2, [r1, #0]
 800417a:	b98a      	cbnz	r2, 80041a0 <USB_EPSetStall+0x28>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 800417c:	8803      	ldrh	r3, [r0, #0]
 800417e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004182:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004186:	041b      	lsls	r3, r3, #16
 8004188:	0c1b      	lsrs	r3, r3, #16
 800418a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800418e:	f083 0310 	eor.w	r3, r3, #16
 8004192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800419a:	8003      	strh	r3, [r0, #0]
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
    }
  }
  return HAL_OK;
}
 800419c:	2000      	movs	r0, #0
 800419e:	4770      	bx	lr
    if (ep->is_in)
 80041a0:	784b      	ldrb	r3, [r1, #1]
 80041a2:	b183      	cbz	r3, 80041c6 <USB_EPSetStall+0x4e>
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 80041a4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80041a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041b0:	041b      	lsls	r3, r3, #16
 80041b2:	0c1b      	lsrs	r3, r3, #16
 80041b4:	f083 0310 	eor.w	r3, r3, #16
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 80041b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041c0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80041c4:	e7ea      	b.n	800419c <USB_EPSetStall+0x24>
 80041c6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80041ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041d2:	041b      	lsls	r3, r3, #16
 80041d4:	0c1b      	lsrs	r3, r3, #16
 80041d6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80041da:	e7ed      	b.n	80041b8 <USB_EPSetStall+0x40>

080041dc <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in)
 80041dc:	784b      	ldrb	r3, [r1, #1]
 80041de:	780a      	ldrb	r2, [r1, #0]
 80041e0:	b313      	cbz	r3, 8004228 <USB_EPClearStall+0x4c>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80041e2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80041e6:	065b      	lsls	r3, r3, #25
 80041e8:	d50b      	bpl.n	8004202 <USB_EPClearStall+0x26>
 80041ea:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80041ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041f2:	051b      	lsls	r3, r3, #20
 80041f4:	0d1b      	lsrs	r3, r3, #20
 80041f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80041fe:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004202:	780a      	ldrb	r2, [r1, #0]
 8004204:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004208:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800420c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004210:	041b      	lsls	r3, r3, #16
 8004212:	0c1b      	lsrs	r3, r3, #16
 8004214:	f083 0330 	eor.w	r3, r3, #48	; 0x30
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004218:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800421c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004220:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 8004224:	2000      	movs	r0, #0
 8004226:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004228:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800422c:	045b      	lsls	r3, r3, #17
 800422e:	d50b      	bpl.n	8004248 <USB_EPClearStall+0x6c>
 8004230:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004234:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004238:	051b      	lsls	r3, r3, #20
 800423a:	0d1b      	lsrs	r3, r3, #20
 800423c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004244:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004248:	780a      	ldrb	r2, [r1, #0]
 800424a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800424e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004256:	041b      	lsls	r3, r3, #16
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800425e:	e7db      	b.n	8004218 <USB_EPClearStall+0x3c>

08004260 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
  if(address == 0) 
 8004260:	b911      	cbnz	r1, 8004268 <USB_SetDevAddress+0x8>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 8004262:	2380      	movs	r3, #128	; 0x80
 8004264:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }
  
  return HAL_OK;
}
 8004268:	2000      	movs	r0, #0
 800426a:	4770      	bx	lr

0800426c <USB_DevConnect>:
 800426c:	2000      	movs	r0, #0
 800426e:	4770      	bx	lr

08004270 <USB_DevDisconnect>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8004270:	2000      	movs	r0, #0
 8004272:	4770      	bx	lr

08004274 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->ISTR;
 8004274:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8004278:	b280      	uxth	r0, r0
 800427a:	4770      	bx	lr

0800427c <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800427c:	2000      	movs	r0, #0
 800427e:	4770      	bx	lr

08004280 <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004280:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 8004282:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8004284:	3301      	adds	r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8004286:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800428a:	105b      	asrs	r3, r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800428c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8004290:	42a3      	cmp	r3, r4
 8004292:	d100      	bne.n	8004296 <USB_WritePMA+0x16>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8004294:	bd10      	pop	{r4, pc}
 8004296:	f831 0b02 	ldrh.w	r0, [r1], #2
    *pdwVal++ = temp2;
 800429a:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 800429e:	3401      	adds	r4, #1
 80042a0:	e7f6      	b.n	8004290 <USB_WritePMA+0x10>
	...

080042a4 <USB_EPStartXfer>:
{
 80042a4:	b570      	push	{r4, r5, r6, lr}
 80042a6:	460e      	mov	r6, r1
  uint32_t len = ep->xfer_len;
 80042a8:	698a      	ldr	r2, [r1, #24]
  if (ep->is_in == 1)
 80042aa:	7849      	ldrb	r1, [r1, #1]
{
 80042ac:	4605      	mov	r5, r0
  if (ep->is_in == 1)
 80042ae:	2901      	cmp	r1, #1
 80042b0:	6933      	ldr	r3, [r6, #16]
 80042b2:	7ab0      	ldrb	r0, [r6, #10]
 80042b4:	d15e      	bne.n	8004374 <USB_EPStartXfer+0xd0>
    if (ep->xfer_len > ep->maxpacket)
 80042b6:	429a      	cmp	r2, r3
 80042b8:	461c      	mov	r4, r3
      ep->xfer_len =0;
 80042ba:	bf9b      	ittet	ls
 80042bc:	2300      	movls	r3, #0
 80042be:	4614      	movls	r4, r2
      ep->xfer_len-=len; 
 80042c0:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len =0;
 80042c2:	61b3      	strls	r3, [r6, #24]
      ep->xfer_len-=len; 
 80042c4:	bf88      	it	hi
 80042c6:	61b2      	strhi	r2, [r6, #24]
 80042c8:	b2a3      	uxth	r3, r4
    if (ep->doublebuffer == 0) 
 80042ca:	bb08      	cbnz	r0, 8004310 <USB_EPStartXfer+0x6c>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 80042cc:	88b2      	ldrh	r2, [r6, #4]
 80042ce:	6971      	ldr	r1, [r6, #20]
 80042d0:	4628      	mov	r0, r5
 80042d2:	f7ff ffd5 	bl	8004280 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80042d6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80042da:	7832      	ldrb	r2, [r6, #0]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042e2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80042e6:	f8c3 4404 	str.w	r4, [r3, #1028]	; 0x404
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80042ea:	7832      	ldrb	r2, [r6, #0]
 80042ec:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80042f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042f8:	041b      	lsls	r3, r3, #16
 80042fa:	0c1b      	lsrs	r3, r3, #16
 80042fc:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004300:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004308:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
}
 800430c:	2000      	movs	r0, #0
 800430e:	bd70      	pop	{r4, r5, r6, pc}
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8004310:	7832      	ldrb	r2, [r6, #0]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8004312:	4628      	mov	r0, r5
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8004314:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 8004318:	00d2      	lsls	r2, r2, #3
 800431a:	f011 0f40 	tst.w	r1, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800431e:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 8004322:	b289      	uxth	r1, r1
 8004324:	440a      	add	r2, r1
 8004326:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 800432a:	f8c2 4404 	str.w	r4, [r2, #1028]	; 0x404
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 800432e:	6971      	ldr	r1, [r6, #20]
        pmabuffer = ep->pmaaddr1;
 8004330:	bf14      	ite	ne
 8004332:	8932      	ldrhne	r2, [r6, #8]
        pmabuffer = ep->pmaaddr0;
 8004334:	88f2      	ldrheq	r2, [r6, #6]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8004336:	f7ff ffa3 	bl	8004280 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800433a:	7873      	ldrb	r3, [r6, #1]
 800433c:	7832      	ldrb	r2, [r6, #0]
 800433e:	b963      	cbnz	r3, 800435a <USB_EPStartXfer+0xb6>
 8004340:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004344:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004348:	051b      	lsls	r3, r3, #20
 800434a:	0d1b      	lsrs	r3, r3, #20
 800434c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004350:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004354:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8004358:	e7c7      	b.n	80042ea <USB_EPStartXfer+0x46>
 800435a:	2b01      	cmp	r3, #1
 800435c:	d1c5      	bne.n	80042ea <USB_EPStartXfer+0x46>
 800435e:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004362:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004366:	051b      	lsls	r3, r3, #20
 8004368:	0d1b      	lsrs	r3, r3, #20
 800436a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800436e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004372:	e7ef      	b.n	8004354 <USB_EPStartXfer+0xb0>
    if (ep->xfer_len > ep->maxpacket)
 8004374:	429a      	cmp	r2, r3
      ep->xfer_len =0;
 8004376:	bf93      	iteet	ls
 8004378:	2300      	movls	r3, #0
      ep->xfer_len-=len; 
 800437a:	1ad2      	subhi	r2, r2, r3
 800437c:	61b2      	strhi	r2, [r6, #24]
      ep->xfer_len =0;
 800437e:	61b3      	strls	r3, [r6, #24]
 8004380:	bf98      	it	ls
 8004382:	4613      	movls	r3, r2
 8004384:	7832      	ldrb	r2, [r6, #0]
    if (ep->doublebuffer == 0) 
 8004386:	bb18      	cbnz	r0, 80043d0 <USB_EPStartXfer+0x12c>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004388:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 800438c:	2b3e      	cmp	r3, #62	; 0x3e
 800438e:	b289      	uxth	r1, r1
 8004390:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8004394:	f101 0106 	add.w	r1, r1, #6
 8004398:	f505 6080 	add.w	r0, r5, #1024	; 0x400
 800439c:	d949      	bls.n	8004432 <USB_EPStartXfer+0x18e>
 800439e:	f3c3 124f 	ubfx	r2, r3, #5, #16
 80043a2:	06dc      	lsls	r4, r3, #27
 80043a4:	bf04      	itt	eq
 80043a6:	f102 33ff 	addeq.w	r3, r2, #4294967295
 80043aa:	b29a      	uxtheq	r2, r3
 80043ac:	4b26      	ldr	r3, [pc, #152]	; (8004448 <USB_EPStartXfer+0x1a4>)
 80043ae:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80043b8:	7832      	ldrb	r2, [r6, #0]
 80043ba:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80043be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c6:	041b      	lsls	r3, r3, #16
 80043c8:	0c1b      	lsrs	r3, r3, #16
 80043ca:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80043ce:	e797      	b.n	8004300 <USB_EPStartXfer+0x5c>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80043d0:	b9b9      	cbnz	r1, 8004402 <USB_EPStartXfer+0x15e>
 80043d2:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 80043d6:	2b3e      	cmp	r3, #62	; 0x3e
 80043d8:	b289      	uxth	r1, r1
 80043da:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80043de:	f101 0102 	add.w	r1, r1, #2
 80043e2:	f505 6480 	add.w	r4, r5, #1024	; 0x400
 80043e6:	d91c      	bls.n	8004422 <USB_EPStartXfer+0x17e>
 80043e8:	f3c3 104f 	ubfx	r0, r3, #5, #16
 80043ec:	06da      	lsls	r2, r3, #27
 80043ee:	bf04      	itt	eq
 80043f0:	f100 32ff 	addeq.w	r2, r0, #4294967295
 80043f4:	b290      	uxtheq	r0, r2
 80043f6:	4a14      	ldr	r2, [pc, #80]	; (8004448 <USB_EPStartXfer+0x1a4>)
 80043f8:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 80043fc:	b292      	uxth	r2, r2
 80043fe:	f844 2011 	str.w	r2, [r4, r1, lsl #1]
 8004402:	7871      	ldrb	r1, [r6, #1]
 8004404:	7832      	ldrb	r2, [r6, #0]
 8004406:	2900      	cmp	r1, #0
 8004408:	d0be      	beq.n	8004388 <USB_EPStartXfer+0xe4>
 800440a:	2901      	cmp	r1, #1
 800440c:	d1d4      	bne.n	80043b8 <USB_EPStartXfer+0x114>
 800440e:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 8004412:	b289      	uxth	r1, r1
 8004414:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8004418:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 800441c:	f8c1 3404 	str.w	r3, [r1, #1028]	; 0x404
 8004420:	e7ca      	b.n	80043b8 <USB_EPStartXfer+0x114>
 8004422:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8004426:	07d8      	lsls	r0, r3, #31
 8004428:	bf44      	itt	mi
 800442a:	3201      	addmi	r2, #1
 800442c:	b292      	uxthmi	r2, r2
 800442e:	0292      	lsls	r2, r2, #10
 8004430:	e7e4      	b.n	80043fc <USB_EPStartXfer+0x158>
 8004432:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8004436:	07db      	lsls	r3, r3, #31
 8004438:	bf44      	itt	mi
 800443a:	3201      	addmi	r2, #1
 800443c:	b292      	uxthmi	r2, r2
 800443e:	0292      	lsls	r2, r2, #10
 8004440:	b292      	uxth	r2, r2
 8004442:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 8004446:	e7b7      	b.n	80043b8 <USB_EPStartXfer+0x114>
 8004448:	ffff8000 	.word	0xffff8000

0800444c <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800444c:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 800444e:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8004450:	3301      	adds	r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8004452:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8004456:	105b      	asrs	r3, r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8004458:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 800445c:	42a3      	cmp	r3, r4
 800445e:	d100      	bne.n	8004462 <USB_ReadPMA+0x16>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 8004460:	bd10      	pop	{r4, pc}
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8004462:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8004466:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 800446a:	3401      	adds	r4, #1
 800446c:	e7f6      	b.n	800445c <USB_ReadPMA+0x10>

0800446e <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800446e:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8004472:	b11b      	cbz	r3, 800447c <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8004474:	2000      	movs	r0, #0
 8004476:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 800447a:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 800447c:	2002      	movs	r0, #2
  }
}
 800447e:	4770      	bx	lr

08004480 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004480:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 8004484:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004486:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800448a:	b15b      	cbz	r3, 80044a4 <USBD_CDC_EP0_RxReady+0x24>
 800448c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8004490:	28ff      	cmp	r0, #255	; 0xff
 8004492:	d007      	beq.n	80044a4 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800449a:	4621      	mov	r1, r4
 800449c:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 800449e:	23ff      	movs	r3, #255	; 0xff
 80044a0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 80044a4:	2000      	movs	r0, #0
 80044a6:	bd10      	pop	{r4, pc}

080044a8 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80044a8:	2343      	movs	r3, #67	; 0x43
 80044aa:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80044ac:	4800      	ldr	r0, [pc, #0]	; (80044b0 <USBD_CDC_GetFSCfgDesc+0x8>)
 80044ae:	4770      	bx	lr
 80044b0:	20000038 	.word	0x20000038

080044b4 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80044b4:	2343      	movs	r3, #67	; 0x43
 80044b6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80044b8:	4800      	ldr	r0, [pc, #0]	; (80044bc <USBD_CDC_GetHSCfgDesc+0x8>)
 80044ba:	4770      	bx	lr
 80044bc:	2000007c 	.word	0x2000007c

080044c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80044c0:	2343      	movs	r3, #67	; 0x43
 80044c2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80044c4:	4800      	ldr	r0, [pc, #0]	; (80044c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80044c6:	4770      	bx	lr
 80044c8:	200000cc 	.word	0x200000cc

080044cc <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80044cc:	230a      	movs	r3, #10
 80044ce:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80044d0:	4800      	ldr	r0, [pc, #0]	; (80044d4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80044d2:	4770      	bx	lr
 80044d4:	200000c0 	.word	0x200000c0

080044d8 <USBD_CDC_DataOut>:
{      
 80044d8:	b538      	push	{r3, r4, r5, lr}
 80044da:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80044dc:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80044e0:	f003 f858 	bl	8007594 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 80044e4:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80044e8:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 80044ec:	b14b      	cbz	r3, 8004502 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80044ee:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 80044f2:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80044fc:	4798      	blx	r3
    return USBD_OK;
 80044fe:	2000      	movs	r0, #0
 8004500:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8004502:	2002      	movs	r0, #2
}
 8004504:	bd38      	pop	{r3, r4, r5, pc}
	...

08004508 <USBD_CDC_Setup>:
{
 8004508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800450a:	780f      	ldrb	r7, [r1, #0]
{
 800450c:	4606      	mov	r6, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800450e:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 8004512:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004514:	d023      	beq.n	800455e <USBD_CDC_Setup+0x56>
 8004516:	2b20      	cmp	r3, #32
 8004518:	d119      	bne.n	800454e <USBD_CDC_Setup+0x46>
    if (req->wLength)
 800451a:	88ca      	ldrh	r2, [r1, #6]
 800451c:	784b      	ldrb	r3, [r1, #1]
 800451e:	b1c2      	cbz	r2, 8004552 <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 8004520:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004522:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 8004526:	d50b      	bpl.n	8004540 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004528:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 800452c:	4618      	mov	r0, r3
 800452e:	688f      	ldr	r7, [r1, #8]
 8004530:	4629      	mov	r1, r5
 8004532:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 8004534:	4629      	mov	r1, r5
 8004536:	4630      	mov	r0, r6
 8004538:	88e2      	ldrh	r2, [r4, #6]
      USBD_CtlSendData (pdev,
 800453a:	f000 fb8a 	bl	8004c52 <USBD_CtlSendData>
      break;
 800453e:	e006      	b.n	800454e <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 8004540:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8004544:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 8004548:	4629      	mov	r1, r5
 800454a:	f000 fb97 	bl	8004c7c <USBD_CtlPrepareRx>
}
 800454e:	2000      	movs	r0, #0
 8004550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004552:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8004556:	6884      	ldr	r4, [r0, #8]
 8004558:	4618      	mov	r0, r3
 800455a:	47a0      	blx	r4
 800455c:	e7f7      	b.n	800454e <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 800455e:	784b      	ldrb	r3, [r1, #1]
 8004560:	2b0a      	cmp	r3, #10
 8004562:	d1f4      	bne.n	800454e <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 8004564:	2201      	movs	r2, #1
 8004566:	4901      	ldr	r1, [pc, #4]	; (800456c <USBD_CDC_Setup+0x64>)
 8004568:	e7e7      	b.n	800453a <USBD_CDC_Setup+0x32>
 800456a:	bf00      	nop
 800456c:	20000354 	.word	0x20000354

08004570 <USBD_CDC_DeInit>:
{
 8004570:	b510      	push	{r4, lr}
 8004572:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 8004574:	2181      	movs	r1, #129	; 0x81
 8004576:	f002 ffa9 	bl	80074cc <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800457a:	2101      	movs	r1, #1
 800457c:	4620      	mov	r0, r4
 800457e:	f002 ffa5 	bl	80074cc <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8004582:	2182      	movs	r1, #130	; 0x82
 8004584:	4620      	mov	r0, r4
 8004586:	f002 ffa1 	bl	80074cc <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 800458a:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800458e:	b153      	cbz	r3, 80045a6 <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004590:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004598:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 800459c:	f003 f804 	bl	80075a8 <USBD_static_free>
    pdev->pClassData = NULL;
 80045a0:	2300      	movs	r3, #0
 80045a2:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 80045a6:	2000      	movs	r0, #0
 80045a8:	bd10      	pop	{r4, pc}

080045aa <USBD_CDC_Init>:
{
 80045aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80045ac:	7c03      	ldrb	r3, [r0, #16]
{
 80045ae:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80045b0:	bb7b      	cbnz	r3, 8004612 <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 80045b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045b6:	2202      	movs	r2, #2
 80045b8:	2181      	movs	r1, #129	; 0x81
 80045ba:	f002 ff77 	bl	80074ac <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80045be:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 80045c2:	2202      	movs	r2, #2
 80045c4:	2101      	movs	r1, #1
 80045c6:	4620      	mov	r0, r4
 80045c8:	f002 ff70 	bl	80074ac <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 80045cc:	2308      	movs	r3, #8
 80045ce:	2203      	movs	r2, #3
 80045d0:	2182      	movs	r1, #130	; 0x82
 80045d2:	4620      	mov	r0, r4
 80045d4:	f002 ff6a 	bl	80074ac <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80045d8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80045dc:	f002 ffe0 	bl	80075a0 <USBD_static_malloc>
 80045e0:	4606      	mov	r6, r0
 80045e2:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 80045e6:	b320      	cbz	r0, 8004632 <USBD_CDC_Init+0x88>
    hcdc->TxState =0;
 80045e8:	2500      	movs	r5, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80045ea:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80045f2:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 80045f4:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 80045f8:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80045fc:	b987      	cbnz	r7, 8004620 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 80045fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004602:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8004606:	2101      	movs	r1, #1
 8004608:	4620      	mov	r0, r4
 800460a:	f002 ffb5 	bl	8007578 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 800460e:	4638      	mov	r0, r7
 8004610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 8004612:	2340      	movs	r3, #64	; 0x40
 8004614:	2202      	movs	r2, #2
 8004616:	2181      	movs	r1, #129	; 0x81
 8004618:	f002 ff48 	bl	80074ac <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800461c:	2340      	movs	r3, #64	; 0x40
 800461e:	e7d0      	b.n	80045c2 <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 8004620:	2340      	movs	r3, #64	; 0x40
 8004622:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8004626:	2101      	movs	r1, #1
 8004628:	4620      	mov	r0, r4
 800462a:	f002 ffa5 	bl	8007578 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 800462e:	4628      	mov	r0, r5
 8004630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 8004632:	2001      	movs	r0, #1
}
 8004634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004636 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8004636:	b119      	cbz	r1, 8004640 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8004638:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 800463c:	2000      	movs	r0, #0
 800463e:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8004640:	2002      	movs	r0, #2
  }
  
  return ret;
}
 8004642:	4770      	bx	lr

08004644 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004644:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8004648:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800464a:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800464e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8004652:	4770      	bx	lr

08004654 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8004654:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8004658:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800465a:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 800465e:	4770      	bx	lr

08004660 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004660:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8004664:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 8004666:	b172      	cbz	r2, 8004686 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8004668:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800466c:	2301      	movs	r3, #1
 800466e:	b964      	cbnz	r4, 800468a <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8004670:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8004674:	2181      	movs	r1, #129	; 0x81
 8004676:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800467a:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800467e:	f002 ff6d 	bl	800755c <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8004682:	4620      	mov	r0, r4
 8004684:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8004686:	2002      	movs	r0, #2
 8004688:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 800468a:	4618      	mov	r0, r3
  }
}
 800468c:	bd10      	pop	{r4, pc}

0800468e <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800468e:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8004692:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8004694:	b162      	cbz	r2, 80046b0 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004696:	7c04      	ldrb	r4, [r0, #16]
 8004698:	b944      	cbnz	r4, 80046ac <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800469a:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800469e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80046a2:	2101      	movs	r1, #1
 80046a4:	f002 ff68 	bl	8007578 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80046a8:	2000      	movs	r0, #0
 80046aa:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 80046ac:	2340      	movs	r3, #64	; 0x40
 80046ae:	e7f6      	b.n	800469e <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 80046b0:	2002      	movs	r0, #2
  }
}
 80046b2:	bd10      	pop	{r4, pc}

080046b4 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80046b4:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80046b6:	b180      	cbz	r0, 80046da <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 80046b8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80046bc:	b113      	cbz	r3, 80046c4 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 80046be:	2300      	movs	r3, #0
 80046c0:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 80046c4:	b109      	cbz	r1, 80046ca <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 80046c6:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80046ca:	2301      	movs	r3, #1
  pdev->id = id;
 80046cc:	7002      	strb	r2, [r0, #0]
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80046ce:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80046d2:	f002 fe9b 	bl	800740c <USBD_LL_Init>
  
  return USBD_OK; 
 80046d6:	2000      	movs	r0, #0
 80046d8:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 80046da:	2002      	movs	r0, #2
}
 80046dc:	bd08      	pop	{r3, pc}

080046de <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80046de:	b119      	cbz	r1, 80046e8 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80046e0:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80046e4:	2000      	movs	r0, #0
 80046e6:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80046e8:	2002      	movs	r0, #2
  }
  
  return status;
}
 80046ea:	4770      	bx	lr

080046ec <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80046ec:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80046ee:	f002 fecf 	bl	8007490 <USBD_LL_Start>
  
  return USBD_OK;  
}
 80046f2:	2000      	movs	r0, #0
 80046f4:	bd08      	pop	{r3, pc}

080046f6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80046f6:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80046f8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80046fc:	b90b      	cbnz	r3, 8004702 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80046fe:	2002      	movs	r0, #2
 8004700:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4798      	blx	r3
 8004706:	2800      	cmp	r0, #0
 8004708:	d1f9      	bne.n	80046fe <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 800470a:	bd08      	pop	{r3, pc}

0800470c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800470c:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800470e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	4798      	blx	r3
  return USBD_OK;
}
 8004716:	2000      	movs	r0, #0
 8004718:	bd08      	pop	{r3, pc}

0800471a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800471a:	b538      	push	{r3, r4, r5, lr}

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800471c:	f500 7502 	add.w	r5, r0, #520	; 0x208
{
 8004720:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004722:	4628      	mov	r0, r5
 8004724:	f000 fa65 	bl	8004bf2 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8004728:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 800472a:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 800472e:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8004732:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8004736:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 800473a:	f001 031f 	and.w	r3, r1, #31
 800473e:	2b01      	cmp	r3, #1
 8004740:	d00e      	beq.n	8004760 <USBD_LL_SetupStage+0x46>
 8004742:	d307      	bcc.n	8004754 <USBD_LL_SetupStage+0x3a>
 8004744:	2b02      	cmp	r3, #2
 8004746:	d010      	beq.n	800476a <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8004748:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800474c:	4620      	mov	r0, r4
 800474e:	f002 fecb 	bl	80074e8 <USBD_LL_StallEP>
    break;
 8004752:	e003      	b.n	800475c <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8004754:	4629      	mov	r1, r5
 8004756:	4620      	mov	r0, r4
 8004758:	f000 f8d6 	bl	8004908 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 800475c:	2000      	movs	r0, #0
 800475e:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8004760:	4629      	mov	r1, r5
 8004762:	4620      	mov	r0, r4
 8004764:	f000 f9ca 	bl	8004afc <USBD_StdItfReq>
    break;
 8004768:	e7f8      	b.n	800475c <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 800476a:	4629      	mov	r1, r5
 800476c:	4620      	mov	r0, r4
 800476e:	f000 f9dd 	bl	8004b2c <USBD_StdEPReq>
    break;
 8004772:	e7f3      	b.n	800475c <USBD_LL_SetupStage+0x42>

08004774 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8004774:	b538      	push	{r3, r4, r5, lr}
 8004776:	4604      	mov	r4, r0
 8004778:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800477a:	bb11      	cbnz	r1, 80047c2 <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800477c:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8004780:	2b03      	cmp	r3, #3
 8004782:	d10f      	bne.n	80047a4 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8004784:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8004788:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 800478c:	4293      	cmp	r3, r2
 800478e:	d90b      	bls.n	80047a8 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8004790:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8004792:	429a      	cmp	r2, r3
 8004794:	bf28      	it	cs
 8004796:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8004798:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 800479c:	b292      	uxth	r2, r2
 800479e:	4629      	mov	r1, r5
 80047a0:	f000 fa7b 	bl	8004c9a <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 80047a4:	2000      	movs	r0, #0
 80047a6:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 80047a8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	b123      	cbz	r3, 80047ba <USBD_LL_DataOutStage+0x46>
 80047b0:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80047b4:	2a03      	cmp	r2, #3
 80047b6:	d100      	bne.n	80047ba <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 80047b8:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80047ba:	4620      	mov	r0, r4
 80047bc:	f000 fa75 	bl	8004caa <USBD_CtlSendStatus>
 80047c0:	e7f0      	b.n	80047a4 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 80047c2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0eb      	beq.n	80047a4 <USBD_LL_DataOutStage+0x30>
 80047cc:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80047d0:	2a03      	cmp	r2, #3
 80047d2:	d1e7      	bne.n	80047a4 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 80047d4:	4798      	blx	r3
 80047d6:	e7e5      	b.n	80047a4 <USBD_LL_DataOutStage+0x30>

080047d8 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80047d8:	b570      	push	{r4, r5, r6, lr}
 80047da:	4613      	mov	r3, r2
 80047dc:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80047de:	460e      	mov	r6, r1
 80047e0:	2900      	cmp	r1, #0
 80047e2:	d13d      	bne.n	8004860 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80047e4:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 80047e8:	2a02      	cmp	r2, #2
 80047ea:	d10f      	bne.n	800480c <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 80047ec:	69c5      	ldr	r5, [r0, #28]
 80047ee:	6a02      	ldr	r2, [r0, #32]
 80047f0:	4295      	cmp	r5, r2
 80047f2:	d914      	bls.n	800481e <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 80047f4:	1aaa      	subs	r2, r5, r2
 80047f6:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 80047f8:	4619      	mov	r1, r3
 80047fa:	b292      	uxth	r2, r2
 80047fc:	f000 fa36 	bl	8004c6c <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8004800:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8004802:	461a      	mov	r2, r3
 8004804:	4619      	mov	r1, r3
 8004806:	4620      	mov	r0, r4
 8004808:	f002 feb6 	bl	8007578 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 800480c:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8004810:	2b01      	cmp	r3, #1
 8004812:	d102      	bne.n	800481a <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8004814:	2300      	movs	r3, #0
 8004816:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 800481a:	2000      	movs	r0, #0
 800481c:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 800481e:	6983      	ldr	r3, [r0, #24]
 8004820:	fbb3 f5f2 	udiv	r5, r3, r2
 8004824:	fb02 3515 	mls	r5, r2, r5, r3
 8004828:	b965      	cbnz	r5, 8004844 <USBD_LL_DataInStage+0x6c>
 800482a:	429a      	cmp	r2, r3
 800482c:	d80a      	bhi.n	8004844 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 800482e:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8004832:	4293      	cmp	r3, r2
 8004834:	d206      	bcs.n	8004844 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8004836:	462a      	mov	r2, r5
 8004838:	f000 fa18 	bl	8004c6c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 800483c:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8004840:	462b      	mov	r3, r5
 8004842:	e7de      	b.n	8004802 <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8004844:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	b12b      	cbz	r3, 8004858 <USBD_LL_DataInStage+0x80>
 800484c:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8004850:	2a03      	cmp	r2, #3
 8004852:	d101      	bne.n	8004858 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8004854:	4620      	mov	r0, r4
 8004856:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8004858:	4620      	mov	r0, r4
 800485a:	f000 fa31 	bl	8004cc0 <USBD_CtlReceiveStatus>
 800485e:	e7d5      	b.n	800480c <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8004860:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d0d7      	beq.n	800481a <USBD_LL_DataInStage+0x42>
 800486a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800486e:	2a03      	cmp	r2, #3
 8004870:	d1d3      	bne.n	800481a <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8004872:	4798      	blx	r3
 8004874:	e7d1      	b.n	800481a <USBD_LL_DataInStage+0x42>

08004876 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8004876:	2200      	movs	r2, #0
{
 8004878:	b538      	push	{r3, r4, r5, lr}
 800487a:	4604      	mov	r4, r0
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800487c:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 800487e:	4611      	mov	r1, r2
 8004880:	2340      	movs	r3, #64	; 0x40
 8004882:	f002 fe13 	bl	80074ac <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8004886:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004888:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 800488c:	2200      	movs	r2, #0
 800488e:	2180      	movs	r1, #128	; 0x80
 8004890:	4620      	mov	r0, r4
 8004892:	f002 fe0b 	bl	80074ac <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004896:	2301      	movs	r3, #1
 8004898:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 800489c:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80048a0:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 80048a2:	b12b      	cbz	r3, 80048b0 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80048a4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80048a8:	7921      	ldrb	r1, [r4, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	4620      	mov	r0, r4
 80048ae:	4798      	blx	r3
 
  
  return USBD_OK;
}
 80048b0:	2000      	movs	r0, #0
 80048b2:	bd38      	pop	{r3, r4, r5, pc}

080048b4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80048b4:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 80048b6:	2000      	movs	r0, #0
 80048b8:	4770      	bx	lr

080048ba <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80048ba:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80048be:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80048c2:	2304      	movs	r3, #4
 80048c4:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80048c8:	2000      	movs	r0, #0
 80048ca:	4770      	bx	lr

080048cc <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 80048cc:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 80048d0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80048d4:	2000      	movs	r0, #0
 80048d6:	4770      	bx	lr

080048d8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80048d8:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80048da:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80048de:	2a03      	cmp	r2, #3
 80048e0:	d104      	bne.n	80048ec <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 80048e2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80048e6:	69db      	ldr	r3, [r3, #28]
 80048e8:	b103      	cbz	r3, 80048ec <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 80048ea:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 80048ec:	2000      	movs	r0, #0
 80048ee:	bd08      	pop	{r3, pc}

080048f0 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 80048f0:	b510      	push	{r4, lr}
 80048f2:	4604      	mov	r4, r0
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 80048f4:	2180      	movs	r1, #128	; 0x80
 80048f6:	f002 fdf7 	bl	80074e8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80048fa:	4620      	mov	r0, r4
}
 80048fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8004900:	2100      	movs	r1, #0
 8004902:	f002 bdf1 	b.w	80074e8 <USBD_LL_StallEP>
	...

08004908 <USBD_StdDevReq>:
{
 8004908:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 800490a:	784b      	ldrb	r3, [r1, #1]
{
 800490c:	4604      	mov	r4, r0
 800490e:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8004910:	2b09      	cmp	r3, #9
 8004912:	d879      	bhi.n	8004a08 <USBD_StdDevReq+0x100>
 8004914:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004918:	00e500c9 	.word	0x00e500c9
 800491c:	00d90078 	.word	0x00d90078
 8004920:	006d0078 	.word	0x006d0078
 8004924:	0078000a 	.word	0x0078000a
 8004928:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 800492c:	884b      	ldrh	r3, [r1, #2]
 800492e:	0a1a      	lsrs	r2, r3, #8
 8004930:	3a01      	subs	r2, #1
 8004932:	2a06      	cmp	r2, #6
 8004934:	d868      	bhi.n	8004a08 <USBD_StdDevReq+0x100>
 8004936:	e8df f002 	tbb	[pc, r2]
 800493a:	1c04      	.short	0x1c04
 800493c:	49676729 	.word	0x49676729
 8004940:	52          	.byte	0x52
 8004941:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004942:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004946:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8004948:	f10d 0106 	add.w	r1, sp, #6
 800494c:	7c20      	ldrb	r0, [r4, #16]
 800494e:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8004950:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004954:	2a00      	cmp	r2, #0
 8004956:	d067      	beq.n	8004a28 <USBD_StdDevReq+0x120>
 8004958:	88eb      	ldrh	r3, [r5, #6]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d064      	beq.n	8004a28 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 800495e:	429a      	cmp	r2, r3
 8004960:	bf28      	it	cs
 8004962:	461a      	movcs	r2, r3
    USBD_CtlSendData (pdev, 
 8004964:	4601      	mov	r1, r0
    len = MIN(len , req->wLength);
 8004966:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 800496a:	4620      	mov	r0, r4
 800496c:	f000 f971 	bl	8004c52 <USBD_CtlSendData>
 8004970:	e05a      	b.n	8004a28 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8004972:	7c02      	ldrb	r2, [r0, #16]
 8004974:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004978:	b932      	cbnz	r2, 8004988 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800497a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800497c:	f10d 0006 	add.w	r0, sp, #6
 8004980:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004982:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004984:	7043      	strb	r3, [r0, #1]
 8004986:	e7e3      	b.n	8004950 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800498a:	e7f7      	b.n	800497c <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b05      	cmp	r3, #5
 8004990:	d83a      	bhi.n	8004a08 <USBD_StdDevReq+0x100>
 8004992:	e8df f003 	tbb	[pc, r3]
 8004996:	0703      	.short	0x0703
 8004998:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 800499c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	e7d1      	b.n	8004948 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80049a4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	e7cd      	b.n	8004948 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80049ac:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	e7c9      	b.n	8004948 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80049b4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	e7c5      	b.n	8004948 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80049bc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	e7c1      	b.n	8004948 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80049c4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	e7bd      	b.n	8004948 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80049cc:	7c03      	ldrb	r3, [r0, #16]
 80049ce:	b9db      	cbnz	r3, 8004a08 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80049d0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80049d4:	f10d 0006 	add.w	r0, sp, #6
 80049d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049da:	4798      	blx	r3
 80049dc:	e7b8      	b.n	8004950 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80049de:	7c03      	ldrb	r3, [r0, #16]
 80049e0:	b993      	cbnz	r3, 8004a08 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80049e2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80049e6:	f10d 0006 	add.w	r0, sp, #6
 80049ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ec:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80049ee:	2307      	movs	r3, #7
 80049f0:	e7c8      	b.n	8004984 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 80049f2:	888b      	ldrh	r3, [r1, #4]
 80049f4:	b943      	cbnz	r3, 8004a08 <USBD_StdDevReq+0x100>
 80049f6:	88cb      	ldrh	r3, [r1, #6]
 80049f8:	b933      	cbnz	r3, 8004a08 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80049fa:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80049fe:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004a00:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004a02:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004a06:	d103      	bne.n	8004a10 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8004a08:	4620      	mov	r0, r4
 8004a0a:	f7ff ff71 	bl	80048f0 <USBD_CtlError.constprop.0>
    break;
 8004a0e:	e00b      	b.n	8004a28 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8004a10:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8004a14:	4629      	mov	r1, r5
 8004a16:	f002 fd93 	bl	8007540 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	f000 f945 	bl	8004caa <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8004a20:	b12d      	cbz	r5, 8004a2e <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8004a22:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004a24:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8004a28:	2000      	movs	r0, #0
 8004a2a:	b003      	add	sp, #12
 8004a2c:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e7f8      	b.n	8004a24 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8004a32:	7889      	ldrb	r1, [r1, #2]
 8004a34:	4d30      	ldr	r5, [pc, #192]	; (8004af8 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004a36:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8004a38:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004a3a:	d8e5      	bhi.n	8004a08 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8004a3c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d00c      	beq.n	8004a5e <USBD_StdDevReq+0x156>
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d1df      	bne.n	8004a08 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8004a48:	b9b1      	cbnz	r1, 8004a78 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004a4a:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;          
 8004a4c:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004a4e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        USBD_ClrClassConfig(pdev , cfgidx);
 8004a52:	f7ff fe5b 	bl	800470c <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8004a56:	4620      	mov	r0, r4
 8004a58:	f000 f927 	bl	8004caa <USBD_CtlSendStatus>
 8004a5c:	e7e4      	b.n	8004a28 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8004a5e:	2900      	cmp	r1, #0
 8004a60:	d0f9      	beq.n	8004a56 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8004a62:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004a64:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8004a66:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004a68:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8004a6c:	4620      	mov	r0, r4
 8004a6e:	f7ff fe42 	bl	80046f6 <USBD_SetClassConfig>
 8004a72:	2802      	cmp	r0, #2
 8004a74:	d1ef      	bne.n	8004a56 <USBD_StdDevReq+0x14e>
 8004a76:	e7c7      	b.n	8004a08 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8004a78:	6841      	ldr	r1, [r0, #4]
 8004a7a:	2901      	cmp	r1, #1
 8004a7c:	d0eb      	beq.n	8004a56 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8004a7e:	b2c9      	uxtb	r1, r1
 8004a80:	f7ff fe44 	bl	800470c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8004a84:	7829      	ldrb	r1, [r5, #0]
 8004a86:	6061      	str	r1, [r4, #4]
 8004a88:	e7f0      	b.n	8004a6c <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8004a8a:	88ca      	ldrh	r2, [r1, #6]
 8004a8c:	2a01      	cmp	r2, #1
 8004a8e:	d1bb      	bne.n	8004a08 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8004a90:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d003      	beq.n	8004aa0 <USBD_StdDevReq+0x198>
 8004a98:	2b03      	cmp	r3, #3
 8004a9a:	d1b5      	bne.n	8004a08 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8004a9c:	1d01      	adds	r1, r0, #4
 8004a9e:	e764      	b.n	800496a <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8004aa0:	4601      	mov	r1, r0
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f841 3f08 	str.w	r3, [r1, #8]!
 8004aa8:	e75f      	b.n	800496a <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8004aaa:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004aae:	3b02      	subs	r3, #2
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d8a9      	bhi.n	8004a08 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8004ab8:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8004abc:	b10b      	cbz	r3, 8004ac2 <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8004abe:	2303      	movs	r3, #3
 8004ac0:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f104 010c 	add.w	r1, r4, #12
 8004ac8:	e74f      	b.n	800496a <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004aca:	884b      	ldrh	r3, [r1, #2]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d1ab      	bne.n	8004a28 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8004ad0:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8004ad4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004ad8:	4629      	mov	r1, r5
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	4620      	mov	r0, r4
 8004ade:	4798      	blx	r3
 8004ae0:	e7b9      	b.n	8004a56 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8004ae2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004ae6:	3b02      	subs	r3, #2
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d88d      	bhi.n	8004a08 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8004aec:	884b      	ldrh	r3, [r1, #2]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d19a      	bne.n	8004a28 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8004af2:	2300      	movs	r3, #0
 8004af4:	e7ec      	b.n	8004ad0 <USBD_StdDevReq+0x1c8>
 8004af6:	bf00      	nop
 8004af8:	20000355 	.word	0x20000355

08004afc <USBD_StdItfReq>:
{
 8004afc:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8004afe:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
 8004b02:	4604      	mov	r4, r0
  switch (pdev->dev_state) 
 8004b04:	2b03      	cmp	r3, #3
{
 8004b06:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8004b08:	d10d      	bne.n	8004b26 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8004b0a:	790b      	ldrb	r3, [r1, #4]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d80a      	bhi.n	8004b26 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8004b10:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8004b18:	88eb      	ldrh	r3, [r5, #6]
 8004b1a:	b913      	cbnz	r3, 8004b22 <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8004b1c:	4620      	mov	r0, r4
 8004b1e:	f000 f8c4 	bl	8004caa <USBD_CtlSendStatus>
}
 8004b22:	2000      	movs	r0, #0
 8004b24:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8004b26:	f7ff fee3 	bl	80048f0 <USBD_CtlError.constprop.0>
    break;
 8004b2a:	e7fa      	b.n	8004b22 <USBD_StdItfReq+0x26>

08004b2c <USBD_StdEPReq>:
{
 8004b2c:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8004b2e:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8004b30:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8004b32:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8004b36:	2a20      	cmp	r2, #32
{
 8004b38:	4604      	mov	r4, r0
 8004b3a:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8004b3c:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8004b3e:	d105      	bne.n	8004b4c <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8004b40:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	4798      	blx	r3
}
 8004b48:	2000      	movs	r0, #0
 8004b4a:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8004b4c:	784a      	ldrb	r2, [r1, #1]
 8004b4e:	2a01      	cmp	r2, #1
 8004b50:	d01c      	beq.n	8004b8c <USBD_StdEPReq+0x60>
 8004b52:	d32a      	bcc.n	8004baa <USBD_StdEPReq+0x7e>
 8004b54:	2a03      	cmp	r2, #3
 8004b56:	d1f7      	bne.n	8004b48 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8004b58:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004b5c:	2a02      	cmp	r2, #2
 8004b5e:	d040      	beq.n	8004be2 <USBD_StdEPReq+0xb6>
 8004b60:	2a03      	cmp	r2, #3
 8004b62:	d002      	beq.n	8004b6a <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8004b64:	f7ff fec4 	bl	80048f0 <USBD_CtlError.constprop.0>
      break;
 8004b68:	e7ee      	b.n	8004b48 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004b6a:	884a      	ldrh	r2, [r1, #2]
 8004b6c:	b922      	cbnz	r2, 8004b78 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004b6e:	065e      	lsls	r6, r3, #25
 8004b70:	d002      	beq.n	8004b78 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8004b72:	4619      	mov	r1, r3
 8004b74:	f002 fcb8 	bl	80074e8 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8004b78:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004b7c:	4629      	mov	r1, r5
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	4620      	mov	r0, r4
 8004b82:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8004b84:	4620      	mov	r0, r4
 8004b86:	f000 f890 	bl	8004caa <USBD_CtlSendStatus>
 8004b8a:	e7dd      	b.n	8004b48 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8004b8c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004b90:	2a02      	cmp	r2, #2
 8004b92:	d026      	beq.n	8004be2 <USBD_StdEPReq+0xb6>
 8004b94:	2a03      	cmp	r2, #3
 8004b96:	d1e5      	bne.n	8004b64 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004b98:	884a      	ldrh	r2, [r1, #2]
 8004b9a:	2a00      	cmp	r2, #0
 8004b9c:	d1d4      	bne.n	8004b48 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8004b9e:	0659      	lsls	r1, r3, #25
 8004ba0:	d0f0      	beq.n	8004b84 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	f002 fcae 	bl	8007504 <USBD_LL_ClearStallEP>
 8004ba8:	e7e6      	b.n	8004b78 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8004baa:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004bae:	2a02      	cmp	r2, #2
 8004bb0:	d017      	beq.n	8004be2 <USBD_StdEPReq+0xb6>
 8004bb2:	2a03      	cmp	r2, #3
 8004bb4:	d1d6      	bne.n	8004b64 <USBD_StdEPReq+0x38>
 8004bb6:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004bba:	f016 0f80 	tst.w	r6, #128	; 0x80
 8004bbe:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004bc2:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004bc4:	bf14      	ite	ne
 8004bc6:	3514      	addne	r5, #20
 8004bc8:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004bcc:	f002 fca8 	bl	8007520 <USBD_LL_IsStallEP>
 8004bd0:	b168      	cbz	r0, 8004bee <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	4629      	mov	r1, r5
 8004bda:	4620      	mov	r0, r4
 8004bdc:	f000 f839 	bl	8004c52 <USBD_CtlSendData>
      break;
 8004be0:	e7b2      	b.n	8004b48 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8004be2:	065a      	lsls	r2, r3, #25
 8004be4:	d0b0      	beq.n	8004b48 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8004be6:	4619      	mov	r1, r3
 8004be8:	f002 fc7e 	bl	80074e8 <USBD_LL_StallEP>
 8004bec:	e7ac      	b.n	8004b48 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8004bee:	6028      	str	r0, [r5, #0]
 8004bf0:	e7f1      	b.n	8004bd6 <USBD_StdEPReq+0xaa>

08004bf2 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8004bf2:	780b      	ldrb	r3, [r1, #0]
 8004bf4:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8004bf6:	784b      	ldrb	r3, [r1, #1]
 8004bf8:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8004bfa:	78ca      	ldrb	r2, [r1, #3]
 8004bfc:	788b      	ldrb	r3, [r1, #2]
 8004bfe:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004c02:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8004c04:	794a      	ldrb	r2, [r1, #5]
 8004c06:	790b      	ldrb	r3, [r1, #4]
 8004c08:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004c0c:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8004c0e:	79ca      	ldrb	r2, [r1, #7]
 8004c10:	798b      	ldrb	r3, [r1, #6]
 8004c12:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004c16:	80c3      	strh	r3, [r0, #6]
 8004c18:	4770      	bx	lr

08004c1a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004c1a:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8004c1c:	b188      	cbz	r0, 8004c42 <USBD_GetString+0x28>
 8004c1e:	4605      	mov	r5, r0
 8004c20:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8004c22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	2c00      	cmp	r4, #0
 8004c2a:	d1f9      	bne.n	8004c20 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004c2c:	005b      	lsls	r3, r3, #1
 8004c2e:	3302      	adds	r3, #2
 8004c30:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8004c32:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004c34:	2303      	movs	r3, #3
 8004c36:	704b      	strb	r3, [r1, #1]
 8004c38:	2302      	movs	r3, #2
 8004c3a:	3801      	subs	r0, #1
    while (*desc != '\0') 
 8004c3c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004c40:	b905      	cbnz	r5, 8004c44 <USBD_GetString+0x2a>
 8004c42:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8004c44:	1c5a      	adds	r2, r3, #1
 8004c46:	54cd      	strb	r5, [r1, r3]
 8004c48:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8004c4a:	3302      	adds	r3, #2
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	548c      	strb	r4, [r1, r2]
 8004c50:	e7f4      	b.n	8004c3c <USBD_GetString+0x22>

08004c52 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004c52:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004c54:	2202      	movs	r2, #2
{
 8004c56:	b510      	push	{r4, lr}
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004c58:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8004c5c:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004c5e:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8004c60:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004c62:	2100      	movs	r1, #0
 8004c64:	f002 fc7a 	bl	800755c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004c68:	2000      	movs	r0, #0
 8004c6a:	bd10      	pop	{r4, pc}

08004c6c <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8004c6c:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8004c6e:	4613      	mov	r3, r2
 8004c70:	460a      	mov	r2, r1
 8004c72:	2100      	movs	r1, #0
 8004c74:	f002 fc72 	bl	800755c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004c78:	2000      	movs	r0, #0
 8004c7a:	bd08      	pop	{r3, pc}

08004c7c <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8004c7c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8004c7e:	2203      	movs	r2, #3
{
 8004c80:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8004c82:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8004c86:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8004c8a:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8004c8c:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8004c90:	2100      	movs	r1, #0
 8004c92:	f002 fc71 	bl	8007578 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8004c96:	2000      	movs	r0, #0
 8004c98:	bd10      	pop	{r4, pc}

08004c9a <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8004c9a:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	460a      	mov	r2, r1
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	f002 fc69 	bl	8007578 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	bd08      	pop	{r3, pc}

08004caa <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8004caa:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004cac:	2304      	movs	r3, #4
 8004cae:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	f002 fc50 	bl	800755c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	bd08      	pop	{r3, pc}

08004cc0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8004cc0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8004cc2:	2305      	movs	r3, #5
 8004cc4:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004cc8:	2300      	movs	r3, #0
 8004cca:	461a      	mov	r2, r3
 8004ccc:	4619      	mov	r1, r3
 8004cce:	f002 fc53 	bl	8007578 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	bd08      	pop	{r3, pc}

08004cd6 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8004cd6:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004cd8:	f001 f95c 	bl	8005f94 <xTaskGetSchedulerState>
 8004cdc:	2801      	cmp	r0, #1
 8004cde:	d003      	beq.n	8004ce8 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8004ce0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8004ce4:	f000 b8e6 	b.w	8004eb4 <xPortSysTickHandler>
 8004ce8:	bd08      	pop	{r3, pc}

08004cea <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cea:	f100 0308 	add.w	r3, r0, #8
 8004cee:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004cf0:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cf4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cf6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004cf8:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004cfa:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004cfc:	6003      	str	r3, [r0, #0]
 8004cfe:	4770      	bx	lr

08004d00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004d00:	2300      	movs	r3, #0
 8004d02:	6103      	str	r3, [r0, #16]
 8004d04:	4770      	bx	lr

08004d06 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d06:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d08:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8004d0a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d0c:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d12:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004d14:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d16:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004d18:	3301      	adds	r3, #1
 8004d1a:	6003      	str	r3, [r0, #0]
 8004d1c:	4770      	bx	lr

08004d1e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d1e:	680a      	ldr	r2, [r1, #0]
{
 8004d20:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d22:	1c53      	adds	r3, r2, #1
 8004d24:	d10a      	bne.n	8004d3c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d26:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d2c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d2e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d30:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004d32:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d34:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004d36:	3301      	adds	r3, #1
 8004d38:	6003      	str	r3, [r0, #0]
 8004d3a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d3c:	f100 0308 	add.w	r3, r0, #8
 8004d40:	685c      	ldr	r4, [r3, #4]
 8004d42:	6825      	ldr	r5, [r4, #0]
 8004d44:	42aa      	cmp	r2, r5
 8004d46:	d3ef      	bcc.n	8004d28 <vListInsert+0xa>
 8004d48:	4623      	mov	r3, r4
 8004d4a:	e7f9      	b.n	8004d40 <vListInsert+0x22>

08004d4c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d4c:	6841      	ldr	r1, [r0, #4]
 8004d4e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004d50:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d52:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d54:	6882      	ldr	r2, [r0, #8]
 8004d56:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d58:	6859      	ldr	r1, [r3, #4]
 8004d5a:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d5c:	bf08      	it	eq
 8004d5e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004d60:	2200      	movs	r2, #0
 8004d62:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004d64:	6818      	ldr	r0, [r3, #0]
 8004d66:	3801      	subs	r0, #1
 8004d68:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8004d6a:	4770      	bx	lr

08004d6c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004d6c:	4806      	ldr	r0, [pc, #24]	; (8004d88 <prvPortStartFirstTask+0x1c>)
 8004d6e:	6800      	ldr	r0, [r0, #0]
 8004d70:	6800      	ldr	r0, [r0, #0]
 8004d72:	f380 8808 	msr	MSP, r0
 8004d76:	b662      	cpsie	i
 8004d78:	b661      	cpsie	f
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	f3bf 8f6f 	isb	sy
 8004d82:	df00      	svc	0
 8004d84:	bf00      	nop
 8004d86:	0000      	.short	0x0000
 8004d88:	e000ed08 	.word	0xe000ed08

08004d8c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004d90:	e900 000a 	stmdb	r0, {r1, r3}
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d94:	4b03      	ldr	r3, [pc, #12]	; (8004da4 <pxPortInitialiseStack+0x18>)
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d96:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d9a:	f840 3c0c 	str.w	r3, [r0, #-12]
}
 8004d9e:	3840      	subs	r0, #64	; 0x40
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	08004df5 	.word	0x08004df5

08004da8 <SVC_Handler>:
	__asm volatile (
 8004da8:	4b07      	ldr	r3, [pc, #28]	; (8004dc8 <pxCurrentTCBConst2>)
 8004daa:	6819      	ldr	r1, [r3, #0]
 8004dac:	6808      	ldr	r0, [r1, #0]
 8004dae:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004db2:	f380 8809 	msr	PSP, r0
 8004db6:	f3bf 8f6f 	isb	sy
 8004dba:	f04f 0000 	mov.w	r0, #0
 8004dbe:	f380 8811 	msr	BASEPRI, r0
 8004dc2:	f04e 0e0d 	orr.w	lr, lr, #13
 8004dc6:	4770      	bx	lr

08004dc8 <pxCurrentTCBConst2>:
 8004dc8:	20002b80 	.word	0x20002b80

08004dcc <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dd0:	4b03      	ldr	r3, [pc, #12]	; (8004de0 <vPortYield+0x14>)
 8004dd2:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8004dd4:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	e000ed04 	.word	0xe000ed04

08004de4 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8004de4:	f3ef 8011 	mrs	r0, BASEPRI
 8004de8:	f04f 0150 	mov.w	r1, #80	; 0x50
 8004dec:	f381 8811 	msr	BASEPRI, r1
 8004df0:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 8004df2:	2000      	movs	r0, #0

08004df4 <prvTaskExitError>:
{
 8004df4:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting == ~0UL );
 8004df6:	4b05      	ldr	r3, [pc, #20]	; (8004e0c <prvTaskExitError+0x18>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	d002      	beq.n	8004e04 <prvTaskExitError+0x10>
 8004dfe:	f7ff fff1 	bl	8004de4 <ulPortSetInterruptMask>
 8004e02:	e7fe      	b.n	8004e02 <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
 8004e04:	f7ff ffee 	bl	8004de4 <ulPortSetInterruptMask>
 8004e08:	e7fe      	b.n	8004e08 <prvTaskExitError+0x14>
 8004e0a:	bf00      	nop
 8004e0c:	20000110 	.word	0x20000110

08004e10 <vPortEnterCritical>:
{
 8004e10:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 8004e12:	f7ff ffe7 	bl	8004de4 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 8004e16:	4a09      	ldr	r2, [pc, #36]	; (8004e3c <vPortEnterCritical+0x2c>)
 8004e18:	6813      	ldr	r3, [r2, #0]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 8004e1e:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004e22:	f3bf 8f6f 	isb	sy
	if( uxCriticalNesting == 1 )
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d107      	bne.n	8004e3a <vPortEnterCritical+0x2a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e2a:	4b05      	ldr	r3, [pc, #20]	; (8004e40 <vPortEnterCritical+0x30>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004e32:	d002      	beq.n	8004e3a <vPortEnterCritical+0x2a>
 8004e34:	f7ff ffd6 	bl	8004de4 <ulPortSetInterruptMask>
 8004e38:	e7fe      	b.n	8004e38 <vPortEnterCritical+0x28>
 8004e3a:	bd08      	pop	{r3, pc}
 8004e3c:	20000110 	.word	0x20000110
 8004e40:	e000ed04 	.word	0xe000ed04

08004e44 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
 8004e44:	f380 8811 	msr	BASEPRI, r0
 8004e48:	4770      	bx	lr
	...

08004e4c <vPortExitCritical>:
{
 8004e4c:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
 8004e4e:	4b07      	ldr	r3, [pc, #28]	; (8004e6c <vPortExitCritical+0x20>)
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	b910      	cbnz	r0, 8004e5a <vPortExitCritical+0xe>
 8004e54:	f7ff ffc6 	bl	8004de4 <ulPortSetInterruptMask>
 8004e58:	e7fe      	b.n	8004e58 <vPortExitCritical+0xc>
	uxCriticalNesting--;
 8004e5a:	3801      	subs	r0, #1
 8004e5c:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 8004e5e:	b918      	cbnz	r0, 8004e68 <vPortExitCritical+0x1c>
}
 8004e60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		portENABLE_INTERRUPTS();
 8004e64:	f7ff bfee 	b.w	8004e44 <vPortClearInterruptMask>
 8004e68:	bd08      	pop	{r3, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20000110 	.word	0x20000110

08004e70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004e70:	f3ef 8009 	mrs	r0, PSP
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	4b0d      	ldr	r3, [pc, #52]	; (8004eb0 <pxCurrentTCBConst>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004e80:	6010      	str	r0, [r2, #0]
 8004e82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004e86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004e8a:	f380 8811 	msr	BASEPRI, r0
 8004e8e:	f000 ff6f 	bl	8005d70 <vTaskSwitchContext>
 8004e92:	f04f 0000 	mov.w	r0, #0
 8004e96:	f380 8811 	msr	BASEPRI, r0
 8004e9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004e9e:	6819      	ldr	r1, [r3, #0]
 8004ea0:	6808      	ldr	r0, [r1, #0]
 8004ea2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004ea6:	f380 8809 	msr	PSP, r0
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	4770      	bx	lr

08004eb0 <pxCurrentTCBConst>:
 8004eb0:	20002b80 	.word	0x20002b80

08004eb4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004eb4:	b508      	push	{r3, lr}
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8004eb6:	f7ff ff95 	bl	8004de4 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004eba:	f000 fd95 	bl	80059e8 <xTaskIncrementTick>
 8004ebe:	b118      	cbz	r0, 8004ec8 <xPortSysTickHandler+0x14>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004ec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ec4:	4b03      	ldr	r3, [pc, #12]	; (8004ed4 <xPortSysTickHandler+0x20>)
 8004ec6:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8004ec8:	2000      	movs	r0, #0
}
 8004eca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8004ece:	f7ff bfb9 	b.w	8004e44 <vPortClearInterruptMask>
 8004ed2:	bf00      	nop
 8004ed4:	e000ed04 	.word	0xe000ed04

08004ed8 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 8004ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8004eda:	4b3e      	ldr	r3, [pc, #248]	; (8004fd4 <vPortSuppressTicksAndSleep+0xfc>)
	{
 8004edc:	b085      	sub	sp, #20
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8004ede:	681b      	ldr	r3, [r3, #0]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8004ee0:	4a3d      	ldr	r2, [pc, #244]	; (8004fd8 <vPortSuppressTicksAndSleep+0x100>)
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8004ee2:	4298      	cmp	r0, r3
	{
 8004ee4:	9001      	str	r0, [sp, #4]
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 8004ee6:	bf88      	it	hi
 8004ee8:	9301      	strhi	r3, [sp, #4]
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8004eea:	6813      	ldr	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8004eec:	4f3b      	ldr	r7, [pc, #236]	; (8004fdc <vPortSuppressTicksAndSleep+0x104>)
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8004eee:	f023 0301 	bic.w	r3, r3, #1
 8004ef2:	6013      	str	r3, [r2, #0]
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8004ef4:	4d3a      	ldr	r5, [pc, #232]	; (8004fe0 <vPortSuppressTicksAndSleep+0x108>)
 8004ef6:	9b01      	ldr	r3, [sp, #4]
 8004ef8:	683c      	ldr	r4, [r7, #0]
 8004efa:	6829      	ldr	r1, [r5, #0]
 8004efc:	3b01      	subs	r3, #1
 8004efe:	fb01 4403 	mla	r4, r1, r3, r4
		if( ulReloadValue > ulStoppedTimerCompensation )
 8004f02:	4e38      	ldr	r6, [pc, #224]	; (8004fe4 <vPortSuppressTicksAndSleep+0x10c>)
 8004f04:	6833      	ldr	r3, [r6, #0]
 8004f06:	429c      	cmp	r4, r3
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 8004f08:	bf88      	it	hi
 8004f0a:	1ae4      	subhi	r4, r4, r3
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" );
 8004f0c:	b672      	cpsid	i

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8004f0e:	f001 f827 	bl	8005f60 <eTaskConfirmSleepModeStatus>
 8004f12:	4b31      	ldr	r3, [pc, #196]	; (8004fd8 <vPortSuppressTicksAndSleep+0x100>)
 8004f14:	4a34      	ldr	r2, [pc, #208]	; (8004fe8 <vPortSuppressTicksAndSleep+0x110>)
 8004f16:	b958      	cbnz	r0, 8004f30 <vPortSuppressTicksAndSleep+0x58>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8004f18:	6839      	ldr	r1, [r7, #0]
 8004f1a:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8004f1c:	6819      	ldr	r1, [r3, #0]
 8004f1e:	f041 0101 	orr.w	r1, r1, #1
 8004f22:	6019      	str	r1, [r3, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8004f24:	682b      	ldr	r3, [r5, #0]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8004f2a:	b662      	cpsie	i
				vTaskStepTick( ulCompleteTickPeriods );
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
			}
			portEXIT_CRITICAL();
		}
	}
 8004f2c:	b005      	add	sp, #20
 8004f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f30:	2100      	movs	r1, #0
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8004f32:	6014      	str	r4, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f34:	4a29      	ldr	r2, [pc, #164]	; (8004fdc <vPortSuppressTicksAndSleep+0x104>)
			xModifiableIdleTime = xExpectedIdleTime;
 8004f36:	a804      	add	r0, sp, #16
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f38:	6011      	str	r1, [r2, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	f042 0201 	orr.w	r2, r2, #1
 8004f40:	601a      	str	r2, [r3, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 8004f42:	9b01      	ldr	r3, [sp, #4]
 8004f44:	f840 3d04 	str.w	r3, [r0, #-4]!
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8004f48:	f001 fb5c 	bl	8006604 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8004f4c:	9b03      	ldr	r3, [sp, #12]
 8004f4e:	b123      	cbz	r3, 8004f5a <vPortSuppressTicksAndSleep+0x82>
				__asm volatile( "dsb" );
 8004f50:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8004f54:	bf30      	wfi
				__asm volatile( "isb" );
 8004f56:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 8004f5a:	a801      	add	r0, sp, #4
 8004f5c:	f001 fb53 	bl	8006606 <PostSleepProcessing>
			ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
 8004f60:	4a1d      	ldr	r2, [pc, #116]	; (8004fd8 <vPortSuppressTicksAndSleep+0x100>)
 8004f62:	6813      	ldr	r3, [r2, #0]
			portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
 8004f64:	f023 0101 	bic.w	r1, r3, #1
 8004f68:	6011      	str	r1, [r2, #0]
			__asm volatile( "cpsie i" );
 8004f6a:	b662      	cpsie	i
			if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8004f6c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004f70:	491a      	ldr	r1, [pc, #104]	; (8004fdc <vPortSuppressTicksAndSleep+0x104>)
 8004f72:	d022      	beq.n	8004fba <vPortSuppressTicksAndSleep+0xe2>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8004f74:	680b      	ldr	r3, [r1, #0]
 8004f76:	682a      	ldr	r2, [r5, #0]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8004f78:	6831      	ldr	r1, [r6, #0]
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8004f7a:	4413      	add	r3, r2
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	1b1b      	subs	r3, r3, r4
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8004f80:	428b      	cmp	r3, r1
 8004f82:	d301      	bcc.n	8004f88 <vPortSuppressTicksAndSleep+0xb0>
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d200      	bcs.n	8004f8a <vPortSuppressTicksAndSleep+0xb2>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8004f88:	1e53      	subs	r3, r2, #1
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8004f8a:	4a17      	ldr	r2, [pc, #92]	; (8004fe8 <vPortSuppressTicksAndSleep+0x110>)
 8004f8c:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8004f8e:	9c01      	ldr	r4, [sp, #4]
 8004f90:	3c01      	subs	r4, #1
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f92:	2200      	movs	r2, #0
 8004f94:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <vPortSuppressTicksAndSleep+0x104>)
 8004f96:	601a      	str	r2, [r3, #0]
			portENTER_CRITICAL();
 8004f98:	f7ff ff3a 	bl	8004e10 <vPortEnterCritical>
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8004f9c:	4a0e      	ldr	r2, [pc, #56]	; (8004fd8 <vPortSuppressTicksAndSleep+0x100>)
				vTaskStepTick( ulCompleteTickPeriods );
 8004f9e:	4620      	mov	r0, r4
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8004fa0:	6813      	ldr	r3, [r2, #0]
 8004fa2:	f043 0301 	orr.w	r3, r3, #1
 8004fa6:	6013      	str	r3, [r2, #0]
				vTaskStepTick( ulCompleteTickPeriods );
 8004fa8:	f000 fd0a 	bl	80059c0 <vTaskStepTick>
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8004fac:	682b      	ldr	r3, [r5, #0]
 8004fae:	4a0e      	ldr	r2, [pc, #56]	; (8004fe8 <vPortSuppressTicksAndSleep+0x110>)
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	6013      	str	r3, [r2, #0]
			portEXIT_CRITICAL();
 8004fb4:	f7ff ff4a 	bl	8004e4c <vPortExitCritical>
	}
 8004fb8:	e7b8      	b.n	8004f2c <vPortSuppressTicksAndSleep+0x54>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8004fba:	682b      	ldr	r3, [r5, #0]
 8004fbc:	9a01      	ldr	r2, [sp, #4]
 8004fbe:	6809      	ldr	r1, [r1, #0]
 8004fc0:	435a      	muls	r2, r3
 8004fc2:	1a52      	subs	r2, r2, r1
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 8004fc4:	fbb2 f4f3 	udiv	r4, r2, r3
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8004fc8:	fb04 3303 	mla	r3, r4, r3, r3
 8004fcc:	1a9b      	subs	r3, r3, r2
 8004fce:	4a06      	ldr	r2, [pc, #24]	; (8004fe8 <vPortSuppressTicksAndSleep+0x110>)
 8004fd0:	6013      	str	r3, [r2, #0]
 8004fd2:	e7de      	b.n	8004f92 <vPortSuppressTicksAndSleep+0xba>
 8004fd4:	20000364 	.word	0x20000364
 8004fd8:	e000e010 	.word	0xe000e010
 8004fdc:	e000e018 	.word	0xe000e018
 8004fe0:	20000360 	.word	0x20000360
 8004fe4:	2000035c 	.word	0x2000035c
 8004fe8:	e000e014 	.word	0xe000e014

08004fec <vPortSetupTimerInterrupt>:
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8004fec:	4b0d      	ldr	r3, [pc, #52]	; (8005024 <vPortSetupTimerInterrupt+0x38>)
 8004fee:	490e      	ldr	r1, [pc, #56]	; (8005028 <vPortSetupTimerInterrupt+0x3c>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ffa:	600b      	str	r3, [r1, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8004ffc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005000:	fbb1 f1f3 	udiv	r1, r1, r3
 8005004:	4809      	ldr	r0, [pc, #36]	; (800502c <vPortSetupTimerInterrupt+0x40>)
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8005006:	fbb2 f2f2 	udiv	r2, r2, r2
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800500a:	6001      	str	r1, [r0, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800500c:	212d      	movs	r1, #45	; 0x2d
 800500e:	fbb1 f2f2 	udiv	r2, r1, r2
 8005012:	4907      	ldr	r1, [pc, #28]	; (8005030 <vPortSetupTimerInterrupt+0x44>)
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005014:	3b01      	subs	r3, #1
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8005016:	600a      	str	r2, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005018:	4a06      	ldr	r2, [pc, #24]	; (8005034 <vPortSetupTimerInterrupt+0x48>)
 800501a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800501c:	2207      	movs	r2, #7
 800501e:	4b06      	ldr	r3, [pc, #24]	; (8005038 <vPortSetupTimerInterrupt+0x4c>)
 8005020:	601a      	str	r2, [r3, #0]
 8005022:	4770      	bx	lr
 8005024:	20000118 	.word	0x20000118
 8005028:	20000360 	.word	0x20000360
 800502c:	20000364 	.word	0x20000364
 8005030:	2000035c 	.word	0x2000035c
 8005034:	e000e014 	.word	0xe000e014
 8005038:	e000e010 	.word	0xe000e010

0800503c <xPortStartScheduler>:
{
 800503c:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800503e:	4b1f      	ldr	r3, [pc, #124]	; (80050bc <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005040:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005042:	781a      	ldrb	r2, [r3, #0]
 8005044:	b2d2      	uxtb	r2, r2
 8005046:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005048:	22ff      	movs	r2, #255	; 0xff
 800504a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800504c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800504e:	4a1c      	ldr	r2, [pc, #112]	; (80050c0 <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005050:	b2db      	uxtb	r3, r3
 8005052:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005056:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800505a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800505e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005060:	2207      	movs	r2, #7
 8005062:	4b18      	ldr	r3, [pc, #96]	; (80050c4 <xPortStartScheduler+0x88>)
 8005064:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005066:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800506a:	1e54      	subs	r4, r2, #1
 800506c:	0600      	lsls	r0, r0, #24
 800506e:	d41c      	bmi.n	80050aa <xPortStartScheduler+0x6e>
 8005070:	b101      	cbz	r1, 8005074 <xPortStartScheduler+0x38>
 8005072:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005078:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800507c:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800507e:	9b01      	ldr	r3, [sp, #4]
 8005080:	4a0e      	ldr	r2, [pc, #56]	; (80050bc <xPortStartScheduler+0x80>)
 8005082:	b2db      	uxtb	r3, r3
 8005084:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005086:	4b10      	ldr	r3, [pc, #64]	; (80050c8 <xPortStartScheduler+0x8c>)
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800508e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005096:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8005098:	f7ff ffa8 	bl	8004fec <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800509c:	2200      	movs	r2, #0
 800509e:	4b0b      	ldr	r3, [pc, #44]	; (80050cc <xPortStartScheduler+0x90>)
 80050a0:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 80050a2:	f7ff fe63 	bl	8004d6c <prvPortStartFirstTask>
	prvTaskExitError();
 80050a6:	f7ff fea5 	bl	8004df4 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80050aa:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80050ae:	2101      	movs	r1, #1
 80050b0:	0052      	lsls	r2, r2, #1
 80050b2:	b2d2      	uxtb	r2, r2
 80050b4:	f88d 2003 	strb.w	r2, [sp, #3]
 80050b8:	4622      	mov	r2, r4
 80050ba:	e7d4      	b.n	8005066 <xPortStartScheduler+0x2a>
 80050bc:	e000e400 	.word	0xe000e400
 80050c0:	20000356 	.word	0x20000356
 80050c4:	20000358 	.word	0x20000358
 80050c8:	e000ed20 	.word	0xe000ed20
 80050cc:	20000110 	.word	0x20000110

080050d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80050d0:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80050d2:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80050d6:	2b0f      	cmp	r3, #15
 80050d8:	d908      	bls.n	80050ec <vPortValidateInterruptPriority+0x1c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80050da:	4a0a      	ldr	r2, [pc, #40]	; (8005104 <vPortValidateInterruptPriority+0x34>)
 80050dc:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80050de:	4a0a      	ldr	r2, [pc, #40]	; (8005108 <vPortValidateInterruptPriority+0x38>)
 80050e0:	7812      	ldrb	r2, [r2, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d902      	bls.n	80050ec <vPortValidateInterruptPriority+0x1c>
 80050e6:	f7ff fe7d 	bl	8004de4 <ulPortSetInterruptMask>
 80050ea:	e7fe      	b.n	80050ea <vPortValidateInterruptPriority+0x1a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80050ec:	4b07      	ldr	r3, [pc, #28]	; (800510c <vPortValidateInterruptPriority+0x3c>)
 80050ee:	4a08      	ldr	r2, [pc, #32]	; (8005110 <vPortValidateInterruptPriority+0x40>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d902      	bls.n	8005102 <vPortValidateInterruptPriority+0x32>
 80050fc:	f7ff fe72 	bl	8004de4 <ulPortSetInterruptMask>
 8005100:	e7fe      	b.n	8005100 <vPortValidateInterruptPriority+0x30>
 8005102:	bd08      	pop	{r3, pc}
 8005104:	e000e3f0 	.word	0xe000e3f0
 8005108:	20000356 	.word	0x20000356
 800510c:	e000ed0c 	.word	0xe000ed0c
 8005110:	20000358 	.word	0x20000358

08005114 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005114:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005116:	4b0f      	ldr	r3, [pc, #60]	; (8005154 <prvInsertBlockIntoFreeList+0x40>)
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	4282      	cmp	r2, r0
 800511c:	d318      	bcc.n	8005150 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800511e:	685c      	ldr	r4, [r3, #4]
 8005120:	1919      	adds	r1, r3, r4
 8005122:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005124:	bf01      	itttt	eq
 8005126:	6841      	ldreq	r1, [r0, #4]
 8005128:	4618      	moveq	r0, r3
 800512a:	1909      	addeq	r1, r1, r4
 800512c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800512e:	6844      	ldr	r4, [r0, #4]
 8005130:	1901      	adds	r1, r0, r4
 8005132:	428a      	cmp	r2, r1
 8005134:	d107      	bne.n	8005146 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005136:	4908      	ldr	r1, [pc, #32]	; (8005158 <prvInsertBlockIntoFreeList+0x44>)
 8005138:	6809      	ldr	r1, [r1, #0]
 800513a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800513c:	bf1f      	itttt	ne
 800513e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005140:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005142:	1909      	addne	r1, r1, r4
 8005144:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005146:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005148:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800514a:	bf18      	it	ne
 800514c:	6018      	strne	r0, [r3, #0]
 800514e:	bd10      	pop	{r4, pc}
 8005150:	4613      	mov	r3, r2
 8005152:	e7e1      	b.n	8005118 <prvInsertBlockIntoFreeList+0x4>
 8005154:	20002b78 	.word	0x20002b78
 8005158:	20000368 	.word	0x20000368

0800515c <pvPortMalloc>:
{
 800515c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005160:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8005162:	f000 fc1f 	bl	80059a4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8005166:	493a      	ldr	r1, [pc, #232]	; (8005250 <pvPortMalloc+0xf4>)
 8005168:	4d3a      	ldr	r5, [pc, #232]	; (8005254 <pvPortMalloc+0xf8>)
 800516a:	680b      	ldr	r3, [r1, #0]
 800516c:	bb0b      	cbnz	r3, 80051b2 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800516e:	4a3a      	ldr	r2, [pc, #232]	; (8005258 <pvPortMalloc+0xfc>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005170:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005172:	bf1d      	ittte	ne
 8005174:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005176:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800517a:	f502 5320 	addne.w	r3, r2, #10240	; 0x2800
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800517e:	f44f 5320 	moveq.w	r3, #10240	; 0x2800
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005182:	bf1c      	itt	ne
 8005184:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005186:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 8005188:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800518a:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800518c:	4e33      	ldr	r6, [pc, #204]	; (800525c <pvPortMalloc+0x100>)
	uxAddress -= xHeapStructSize;
 800518e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005190:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8005194:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005196:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8005198:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800519a:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 800519c:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800519e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051a0:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051a2:	4b2f      	ldr	r3, [pc, #188]	; (8005260 <pvPortMalloc+0x104>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051a4:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051a6:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051a8:	4b2e      	ldr	r3, [pc, #184]	; (8005264 <pvPortMalloc+0x108>)
 80051aa:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80051b0:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80051b2:	682f      	ldr	r7, [r5, #0]
 80051b4:	4227      	tst	r7, r4
 80051b6:	d116      	bne.n	80051e6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80051b8:	2c00      	cmp	r4, #0
 80051ba:	d03c      	beq.n	8005236 <pvPortMalloc+0xda>
				xWantedSize += xHeapStructSize;
 80051bc:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80051c0:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80051c2:	bf1c      	itt	ne
 80051c4:	f023 0307 	bicne.w	r3, r3, #7
 80051c8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051ca:	b163      	cbz	r3, 80051e6 <pvPortMalloc+0x8a>
 80051cc:	4a25      	ldr	r2, [pc, #148]	; (8005264 <pvPortMalloc+0x108>)
 80051ce:	6816      	ldr	r6, [r2, #0]
 80051d0:	4690      	mov	r8, r2
 80051d2:	42b3      	cmp	r3, r6
 80051d4:	d807      	bhi.n	80051e6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80051d6:	4a21      	ldr	r2, [pc, #132]	; (800525c <pvPortMalloc+0x100>)
 80051d8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051da:	6868      	ldr	r0, [r5, #4]
 80051dc:	4283      	cmp	r3, r0
 80051de:	d804      	bhi.n	80051ea <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80051e0:	6809      	ldr	r1, [r1, #0]
 80051e2:	428d      	cmp	r5, r1
 80051e4:	d107      	bne.n	80051f6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80051e6:	2400      	movs	r4, #0
 80051e8:	e025      	b.n	8005236 <pvPortMalloc+0xda>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051ea:	682c      	ldr	r4, [r5, #0]
 80051ec:	2c00      	cmp	r4, #0
 80051ee:	d0f7      	beq.n	80051e0 <pvPortMalloc+0x84>
 80051f0:	462a      	mov	r2, r5
 80051f2:	4625      	mov	r5, r4
 80051f4:	e7f1      	b.n	80051da <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80051f6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80051f8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80051fa:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80051fc:	1ac2      	subs	r2, r0, r3
 80051fe:	2a10      	cmp	r2, #16
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005200:	f104 0408 	add.w	r4, r4, #8
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005204:	d909      	bls.n	800521a <pvPortMalloc+0xbe>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005206:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005208:	0741      	lsls	r1, r0, #29
 800520a:	d002      	beq.n	8005212 <pvPortMalloc+0xb6>
 800520c:	f7ff fdea 	bl	8004de4 <ulPortSetInterruptMask>
 8005210:	e7fe      	b.n	8005210 <pvPortMalloc+0xb4>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005212:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005214:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005216:	f7ff ff7d 	bl	8005114 <prvInsertBlockIntoFreeList>
					pxBlock->pxNextFreeBlock = NULL;
 800521a:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800521c:	4910      	ldr	r1, [pc, #64]	; (8005260 <pvPortMalloc+0x104>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800521e:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005220:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005222:	1ab6      	subs	r6, r6, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005224:	4286      	cmp	r6, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005226:	ea47 0702 	orr.w	r7, r7, r2
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800522a:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800522e:	bf38      	it	cc
 8005230:	600e      	strcc	r6, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005232:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005234:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8005236:	f000 fc6b 	bl	8005b10 <xTaskResumeAll>
		if( pvReturn == NULL )
 800523a:	b90c      	cbnz	r4, 8005240 <pvPortMalloc+0xe4>
			vApplicationMallocFailedHook();
 800523c:	f001 f9e1 	bl	8006602 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005240:	0763      	lsls	r3, r4, #29
 8005242:	d002      	beq.n	800524a <pvPortMalloc+0xee>
 8005244:	f7ff fdce 	bl	8004de4 <ulPortSetInterruptMask>
 8005248:	e7fe      	b.n	8005248 <pvPortMalloc+0xec>
}
 800524a:	4620      	mov	r0, r4
 800524c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005250:	20000368 	.word	0x20000368
 8005254:	20002b6c 	.word	0x20002b6c
 8005258:	2000036c 	.word	0x2000036c
 800525c:	20002b78 	.word	0x20002b78
 8005260:	20002b74 	.word	0x20002b74
 8005264:	20002b70 	.word	0x20002b70

08005268 <vPortFree>:
{
 8005268:	b510      	push	{r4, lr}
	if( pv != NULL )
 800526a:	4604      	mov	r4, r0
 800526c:	b310      	cbz	r0, 80052b4 <vPortFree+0x4c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800526e:	4a12      	ldr	r2, [pc, #72]	; (80052b8 <vPortFree+0x50>)
 8005270:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005274:	6812      	ldr	r2, [r2, #0]
 8005276:	4213      	tst	r3, r2
 8005278:	d102      	bne.n	8005280 <vPortFree+0x18>
 800527a:	f7ff fdb3 	bl	8004de4 <ulPortSetInterruptMask>
 800527e:	e7fe      	b.n	800527e <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005280:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8005284:	b111      	cbz	r1, 800528c <vPortFree+0x24>
 8005286:	f7ff fdad 	bl	8004de4 <ulPortSetInterruptMask>
 800528a:	e7fe      	b.n	800528a <vPortFree+0x22>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800528c:	ea23 0302 	bic.w	r3, r3, r2
 8005290:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8005294:	f000 fb86 	bl	80059a4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005298:	4a08      	ldr	r2, [pc, #32]	; (80052bc <vPortFree+0x54>)
 800529a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800529e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052a0:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80052a4:	440b      	add	r3, r1
 80052a6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052a8:	f7ff ff34 	bl	8005114 <prvInsertBlockIntoFreeList>
}
 80052ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80052b0:	f000 bc2e 	b.w	8005b10 <xTaskResumeAll>
 80052b4:	bd10      	pop	{r4, pc}
 80052b6:	bf00      	nop
 80052b8:	20002b6c 	.word	0x20002b6c
 80052bc:	20002b70 	.word	0x20002b70

080052c0 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80052c0:	b538      	push	{r3, r4, r5, lr}
 80052c2:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80052c4:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80052c6:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80052c8:	b95a      	cbnz	r2, 80052e2 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052ca:	6805      	ldr	r5, [r0, #0]
 80052cc:	b10d      	cbz	r5, 80052d2 <prvCopyDataToQueue+0x12>
BaseType_t xReturn = pdFALSE;
 80052ce:	2000      	movs	r0, #0
 80052d0:	e003      	b.n	80052da <prvCopyDataToQueue+0x1a>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80052d2:	6840      	ldr	r0, [r0, #4]
 80052d4:	f000 feb6 	bl	8006044 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80052d8:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 80052da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80052dc:	3301      	adds	r3, #1
 80052de:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
 80052e0:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80052e2:	b965      	cbnz	r5, 80052fe <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80052e4:	6880      	ldr	r0, [r0, #8]
 80052e6:	f002 fdc9 	bl	8007e7c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80052ea:	68a3      	ldr	r3, [r4, #8]
 80052ec:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80052ee:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80052f0:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80052f2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d3ea      	bcc.n	80052ce <prvCopyDataToQueue+0xe>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	60a3      	str	r3, [r4, #8]
 80052fc:	e7e7      	b.n	80052ce <prvCopyDataToQueue+0xe>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052fe:	68c0      	ldr	r0, [r0, #12]
 8005300:	f002 fdbc 	bl	8007e7c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005304:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005306:	68e2      	ldr	r2, [r4, #12]
 8005308:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800530a:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800530c:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800530e:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005310:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005312:	bf3e      	ittt	cc
 8005314:	6862      	ldrcc	r2, [r4, #4]
 8005316:	189b      	addcc	r3, r3, r2
 8005318:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800531a:	2d02      	cmp	r5, #2
 800531c:	d1d7      	bne.n	80052ce <prvCopyDataToQueue+0xe>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800531e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005320:	2b00      	cmp	r3, #0
 8005322:	d0d4      	beq.n	80052ce <prvCopyDataToQueue+0xe>
				--( pxQueue->uxMessagesWaiting );
 8005324:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005326:	3b01      	subs	r3, #1
 8005328:	63a3      	str	r3, [r4, #56]	; 0x38
 800532a:	e7d0      	b.n	80052ce <prvCopyDataToQueue+0xe>

0800532c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800532c:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800532e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8005330:	b410      	push	{r4}
 8005332:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005334:	b162      	cbz	r2, 8005350 <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005336:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005338:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800533a:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800533c:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800533e:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005340:	bf28      	it	cs
 8005342:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 8005344:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005346:	bf28      	it	cs
 8005348:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800534a:	68d9      	ldr	r1, [r3, #12]
 800534c:	f002 bd96 	b.w	8007e7c <memcpy>
}
 8005350:	bc10      	pop	{r4}
 8005352:	4770      	bx	lr

08005354 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005354:	b538      	push	{r3, r4, r5, lr}
 8005356:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005358:	f7ff fd5a 	bl	8004e10 <vPortEnterCritical>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800535c:	f104 0524 	add.w	r5, r4, #36	; 0x24
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8005360:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005362:	2b00      	cmp	r3, #0
 8005364:	dc12      	bgt.n	800538c <prvUnlockQueue+0x38>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8005366:	f04f 33ff 	mov.w	r3, #4294967295
 800536a:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 800536c:	f7ff fd6e 	bl	8004e4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005370:	f7ff fd4e 	bl	8004e10 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005374:	f104 0510 	add.w	r5, r4, #16
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8005378:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800537a:	2b00      	cmp	r3, #0
 800537c:	dc13      	bgt.n	80053a6 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 800537e:	f04f 33ff 	mov.w	r3, #4294967295
 8005382:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8005384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	taskEXIT_CRITICAL();
 8005388:	f7ff bd60 	b.w	8004e4c <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800538c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0e9      	beq.n	8005366 <prvUnlockQueue+0x12>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005392:	4628      	mov	r0, r5
 8005394:	f000 fd62 	bl	8005e5c <xTaskRemoveFromEventList>
 8005398:	b108      	cbz	r0, 800539e <prvUnlockQueue+0x4a>
						vTaskMissedYield();
 800539a:	f000 fddb 	bl	8005f54 <vTaskMissedYield>
			--( pxQueue->xTxLock );
 800539e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80053a0:	3b01      	subs	r3, #1
 80053a2:	64a3      	str	r3, [r4, #72]	; 0x48
 80053a4:	e7dc      	b.n	8005360 <prvUnlockQueue+0xc>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053a6:	6923      	ldr	r3, [r4, #16]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d0e8      	beq.n	800537e <prvUnlockQueue+0x2a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053ac:	4628      	mov	r0, r5
 80053ae:	f000 fd55 	bl	8005e5c <xTaskRemoveFromEventList>
 80053b2:	b108      	cbz	r0, 80053b8 <prvUnlockQueue+0x64>
					vTaskMissedYield();
 80053b4:	f000 fdce 	bl	8005f54 <vTaskMissedYield>
				--( pxQueue->xRxLock );
 80053b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80053ba:	3b01      	subs	r3, #1
 80053bc:	6463      	str	r3, [r4, #68]	; 0x44
 80053be:	e7db      	b.n	8005378 <prvUnlockQueue+0x24>

080053c0 <xQueueGenericReset>:
{
 80053c0:	b538      	push	{r3, r4, r5, lr}
 80053c2:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 80053c4:	4604      	mov	r4, r0
 80053c6:	b910      	cbnz	r0, 80053ce <xQueueGenericReset+0xe>
 80053c8:	f7ff fd0c 	bl	8004de4 <ulPortSetInterruptMask>
 80053cc:	e7fe      	b.n	80053cc <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 80053ce:	f7ff fd1f 	bl	8004e10 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80053d2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80053d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80053d6:	6822      	ldr	r2, [r4, #0]
 80053d8:	4343      	muls	r3, r0
 80053da:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80053dc:	1a1b      	subs	r3, r3, r0
 80053de:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80053e0:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80053e2:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80053e4:	2100      	movs	r1, #0
		pxQueue->xRxLock = queueUNLOCKED;
 80053e6:	f04f 33ff 	mov.w	r3, #4294967295
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80053ea:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80053ec:	60a2      	str	r2, [r4, #8]
		pxQueue->xRxLock = queueUNLOCKED;
 80053ee:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 80053f0:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
 80053f2:	b96d      	cbnz	r5, 8005410 <xQueueGenericReset+0x50>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053f4:	6923      	ldr	r3, [r4, #16]
 80053f6:	b13b      	cbz	r3, 8005408 <xQueueGenericReset+0x48>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 80053f8:	f104 0010 	add.w	r0, r4, #16
 80053fc:	f000 fd2e 	bl	8005e5c <xTaskRemoveFromEventList>
 8005400:	2801      	cmp	r0, #1
 8005402:	d101      	bne.n	8005408 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
 8005404:	f7ff fce2 	bl	8004dcc <vPortYield>
	taskEXIT_CRITICAL();
 8005408:	f7ff fd20 	bl	8004e4c <vPortExitCritical>
}
 800540c:	2001      	movs	r0, #1
 800540e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005410:	f104 0010 	add.w	r0, r4, #16
 8005414:	f7ff fc69 	bl	8004cea <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005418:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800541c:	f7ff fc65 	bl	8004cea <vListInitialise>
 8005420:	e7f2      	b.n	8005408 <xQueueGenericReset+0x48>

08005422 <xQueueGenericCreate>:
{
 8005422:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005424:	460d      	mov	r5, r1
 8005426:	4617      	mov	r7, r2
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005428:	4606      	mov	r6, r0
 800542a:	b910      	cbnz	r0, 8005432 <xQueueGenericCreate+0x10>
 800542c:	f7ff fcda 	bl	8004de4 <ulPortSetInterruptMask>
 8005430:	e7fe      	b.n	8005430 <xQueueGenericCreate+0xe>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005432:	b191      	cbz	r1, 800545a <xQueueGenericCreate+0x38>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005434:	4348      	muls	r0, r1
 8005436:	3001      	adds	r0, #1
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005438:	3054      	adds	r0, #84	; 0x54
 800543a:	f7ff fe8f 	bl	800515c <pvPortMalloc>
	if( pxNewQueue != NULL )
 800543e:	4604      	mov	r4, r0
 8005440:	b188      	cbz	r0, 8005466 <xQueueGenericCreate+0x44>
		if( uxItemSize == ( UBaseType_t ) 0 )
 8005442:	b965      	cbnz	r5, 800545e <xQueueGenericCreate+0x3c>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005444:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
 8005446:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8005448:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800544a:	2101      	movs	r1, #1
 800544c:	4620      	mov	r0, r4
 800544e:	f7ff ffb7 	bl	80053c0 <xQueueGenericReset>
			pxNewQueue->ucQueueType = ucQueueType;
 8005452:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
}
 8005456:	4620      	mov	r0, r4
 8005458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		xQueueSizeInBytes = ( size_t ) 0;
 800545a:	4608      	mov	r0, r1
 800545c:	e7ec      	b.n	8005438 <xQueueGenericCreate+0x16>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800545e:	f100 0354 	add.w	r3, r0, #84	; 0x54
 8005462:	6003      	str	r3, [r0, #0]
 8005464:	e7ef      	b.n	8005446 <xQueueGenericCreate+0x24>
	configASSERT( xReturn );
 8005466:	f7ff fcbd 	bl	8004de4 <ulPortSetInterruptMask>
 800546a:	e7fe      	b.n	800546a <xQueueGenericCreate+0x48>

0800546c <xQueueGenericSendFromISR>:
{
 800546c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005470:	460e      	mov	r6, r1
 8005472:	4690      	mov	r8, r2
 8005474:	461d      	mov	r5, r3
	configASSERT( pxQueue );
 8005476:	4604      	mov	r4, r0
 8005478:	b910      	cbnz	r0, 8005480 <xQueueGenericSendFromISR+0x14>
 800547a:	f7ff fcb3 	bl	8004de4 <ulPortSetInterruptMask>
 800547e:	e7fe      	b.n	800547e <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005480:	b9d9      	cbnz	r1, 80054ba <xQueueGenericSendFromISR+0x4e>
 8005482:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005484:	b1cb      	cbz	r3, 80054ba <xQueueGenericSendFromISR+0x4e>
 8005486:	f7ff fcad 	bl	8004de4 <ulPortSetInterruptMask>
 800548a:	e7fe      	b.n	800548a <xQueueGenericSendFromISR+0x1e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800548c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005490:	f000 fce4 	bl	8005e5c <xTaskRemoveFromEventList>
 8005494:	b360      	cbz	r0, 80054f0 <xQueueGenericSendFromISR+0x84>
							if( pxHigherPriorityTaskWoken != NULL )
 8005496:	f1b8 0f00 	cmp.w	r8, #0
 800549a:	d029      	beq.n	80054f0 <xQueueGenericSendFromISR+0x84>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800549c:	2401      	movs	r4, #1
 800549e:	f8c8 4000 	str.w	r4, [r8]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80054a2:	4638      	mov	r0, r7
 80054a4:	f7ff fcce 	bl	8004e44 <vPortClearInterruptMask>
}
 80054a8:	4620      	mov	r0, r4
 80054aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				++( pxQueue->xTxLock );
 80054ae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054b0:	3301      	adds	r3, #1
 80054b2:	64a3      	str	r3, [r4, #72]	; 0x48
 80054b4:	e01c      	b.n	80054f0 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 80054b6:	2400      	movs	r4, #0
 80054b8:	e7f3      	b.n	80054a2 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054ba:	2d02      	cmp	r5, #2
 80054bc:	d102      	bne.n	80054c4 <xQueueGenericSendFromISR+0x58>
 80054be:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d117      	bne.n	80054f4 <xQueueGenericSendFromISR+0x88>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054c4:	f7ff fe04 	bl	80050d0 <vPortValidateInterruptPriority>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054c8:	f7ff fc8c 	bl	8004de4 <ulPortSetInterruptMask>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054cc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80054ce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054d0:	4607      	mov	r7, r0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d301      	bcc.n	80054da <xQueueGenericSendFromISR+0x6e>
 80054d6:	2d02      	cmp	r5, #2
 80054d8:	d1ed      	bne.n	80054b6 <xQueueGenericSendFromISR+0x4a>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054da:	462a      	mov	r2, r5
 80054dc:	4631      	mov	r1, r6
 80054de:	4620      	mov	r0, r4
 80054e0:	f7ff feee 	bl	80052c0 <prvCopyDataToQueue>
			if( pxQueue->xTxLock == queueUNLOCKED )
 80054e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054e6:	3301      	adds	r3, #1
 80054e8:	d1e1      	bne.n	80054ae <xQueueGenericSendFromISR+0x42>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1cd      	bne.n	800548c <xQueueGenericSendFromISR+0x20>
			xReturn = pdPASS;
 80054f0:	2401      	movs	r4, #1
 80054f2:	e7d6      	b.n	80054a2 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054f4:	f7ff fc76 	bl	8004de4 <ulPortSetInterruptMask>
 80054f8:	e7fe      	b.n	80054f8 <xQueueGenericSendFromISR+0x8c>

080054fa <xQueueGenericReceive>:
{
 80054fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054fe:	b085      	sub	sp, #20
 8005500:	4688      	mov	r8, r1
 8005502:	9201      	str	r2, [sp, #4]
 8005504:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8005506:	4604      	mov	r4, r0
 8005508:	b910      	cbnz	r0, 8005510 <xQueueGenericReceive+0x16>
 800550a:	f7ff fc6b 	bl	8004de4 <ulPortSetInterruptMask>
 800550e:	e7fe      	b.n	800550e <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005510:	2900      	cmp	r1, #0
 8005512:	f040 8088 	bne.w	8005626 <xQueueGenericReceive+0x12c>
 8005516:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 8084 	beq.w	8005626 <xQueueGenericReceive+0x12c>
 800551e:	f7ff fc61 	bl	8004de4 <ulPortSetInterruptMask>
 8005522:	e7fe      	b.n	8005522 <xQueueGenericReceive+0x28>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005524:	9e01      	ldr	r6, [sp, #4]
 8005526:	2e00      	cmp	r6, #0
 8005528:	f000 8083 	beq.w	8005632 <xQueueGenericReceive+0x138>
 800552c:	f7ff fc5a 	bl	8004de4 <ulPortSetInterruptMask>
 8005530:	e7fe      	b.n	8005530 <xQueueGenericReceive+0x36>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005532:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8005534:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005536:	2b00      	cmp	r3, #0
 8005538:	d063      	beq.n	8005602 <xQueueGenericReceive+0x108>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800553a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800553e:	f000 fc8d 	bl	8005e5c <xTaskRemoveFromEventList>
 8005542:	2800      	cmp	r0, #0
 8005544:	d05d      	beq.n	8005602 <xQueueGenericReceive+0x108>
 8005546:	e05a      	b.n	80055fe <xQueueGenericReceive+0x104>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005548:	9d01      	ldr	r5, [sp, #4]
 800554a:	b91d      	cbnz	r5, 8005554 <xQueueGenericReceive+0x5a>
					taskEXIT_CRITICAL();
 800554c:	f7ff fc7e 	bl	8004e4c <vPortExitCritical>
			return errQUEUE_EMPTY;
 8005550:	2000      	movs	r0, #0
 8005552:	e059      	b.n	8005608 <xQueueGenericReceive+0x10e>
				else if( xEntryTimeSet == pdFALSE )
 8005554:	b916      	cbnz	r6, 800555c <xQueueGenericReceive+0x62>
					vTaskSetTimeOutState( &xTimeOut );
 8005556:	a802      	add	r0, sp, #8
 8005558:	f000 fcbe 	bl	8005ed8 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 800555c:	f7ff fc76 	bl	8004e4c <vPortExitCritical>
		vTaskSuspendAll();
 8005560:	f000 fa20 	bl	80059a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005564:	f7ff fc54 	bl	8004e10 <vPortEnterCritical>
 8005568:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800556a:	3301      	adds	r3, #1
 800556c:	bf08      	it	eq
 800556e:	6467      	streq	r7, [r4, #68]	; 0x44
 8005570:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005572:	3301      	adds	r3, #1
 8005574:	bf08      	it	eq
 8005576:	64a7      	streq	r7, [r4, #72]	; 0x48
 8005578:	f7ff fc68 	bl	8004e4c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800557c:	a901      	add	r1, sp, #4
 800557e:	a802      	add	r0, sp, #8
 8005580:	f000 fcba 	bl	8005ef8 <xTaskCheckForTimeOut>
 8005584:	2800      	cmp	r0, #0
 8005586:	d148      	bne.n	800561a <xQueueGenericReceive+0x120>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005588:	f7ff fc42 	bl	8004e10 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800558c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800558e:	f7ff fc5d 	bl	8004e4c <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005592:	2d00      	cmp	r5, #0
 8005594:	d13b      	bne.n	800560e <xQueueGenericReceive+0x114>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	b933      	cbnz	r3, 80055a8 <xQueueGenericReceive+0xae>
						taskENTER_CRITICAL();
 800559a:	f7ff fc39 	bl	8004e10 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800559e:	6860      	ldr	r0, [r4, #4]
 80055a0:	f000 fd08 	bl	8005fb4 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 80055a4:	f7ff fc52 	bl	8004e4c <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055a8:	9901      	ldr	r1, [sp, #4]
 80055aa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80055ae:	f000 fc23 	bl	8005df8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055b2:	4620      	mov	r0, r4
 80055b4:	f7ff fece 	bl	8005354 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055b8:	f000 faaa 	bl	8005b10 <xTaskResumeAll>
 80055bc:	b908      	cbnz	r0, 80055c2 <xQueueGenericReceive+0xc8>
					portYIELD_WITHIN_API();
 80055be:	f7ff fc05 	bl	8004dcc <vPortYield>
 80055c2:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80055c4:	f7ff fc24 	bl	8004e10 <vPortEnterCritical>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d0bc      	beq.n	8005548 <xQueueGenericReceive+0x4e>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80055ce:	4641      	mov	r1, r8
 80055d0:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80055d2:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80055d4:	f7ff feaa 	bl	800532c <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 80055d8:	f1b9 0f00 	cmp.w	r9, #0
 80055dc:	d1a9      	bne.n	8005532 <xQueueGenericReceive+0x38>
					--( pxQueue->uxMessagesWaiting );
 80055de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055e0:	3b01      	subs	r3, #1
 80055e2:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	b913      	cbnz	r3, 80055ee <xQueueGenericReceive+0xf4>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80055e8:	f000 fd70 	bl	80060cc <pvTaskIncrementMutexHeldCount>
 80055ec:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055ee:	6923      	ldr	r3, [r4, #16]
 80055f0:	b13b      	cbz	r3, 8005602 <xQueueGenericReceive+0x108>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 80055f2:	f104 0010 	add.w	r0, r4, #16
 80055f6:	f000 fc31 	bl	8005e5c <xTaskRemoveFromEventList>
 80055fa:	2801      	cmp	r0, #1
 80055fc:	d101      	bne.n	8005602 <xQueueGenericReceive+0x108>
							queueYIELD_IF_USING_PREEMPTION();
 80055fe:	f7ff fbe5 	bl	8004dcc <vPortYield>
				taskEXIT_CRITICAL();
 8005602:	f7ff fc23 	bl	8004e4c <vPortExitCritical>
				return pdPASS;
 8005606:	2001      	movs	r0, #1
}
 8005608:	b005      	add	sp, #20
 800560a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 800560e:	4620      	mov	r0, r4
 8005610:	f7ff fea0 	bl	8005354 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005614:	f000 fa7c 	bl	8005b10 <xTaskResumeAll>
 8005618:	e7d3      	b.n	80055c2 <xQueueGenericReceive+0xc8>
			prvUnlockQueue( pxQueue );
 800561a:	4620      	mov	r0, r4
 800561c:	f7ff fe9a 	bl	8005354 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005620:	f000 fa76 	bl	8005b10 <xTaskResumeAll>
 8005624:	e794      	b.n	8005550 <xQueueGenericReceive+0x56>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005626:	f000 fcb5 	bl	8005f94 <xTaskGetSchedulerState>
 800562a:	2800      	cmp	r0, #0
 800562c:	f43f af7a 	beq.w	8005524 <xQueueGenericReceive+0x2a>
 8005630:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8005632:	2700      	movs	r7, #0
 8005634:	e7c6      	b.n	80055c4 <xQueueGenericReceive+0xca>
	...

08005638 <prvGetExpectedIdleTime>:

	static TickType_t prvGetExpectedIdleTime( void )
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8005638:	4b07      	ldr	r3, [pc, #28]	; (8005658 <prvGetExpectedIdleTime+0x20>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800563e:	b948      	cbnz	r0, 8005654 <prvGetExpectedIdleTime+0x1c>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8005640:	4b06      	ldr	r3, [pc, #24]	; (800565c <prvGetExpectedIdleTime+0x24>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d806      	bhi.n	8005656 <prvGetExpectedIdleTime+0x1e>
			processed. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8005648:	4b05      	ldr	r3, [pc, #20]	; (8005660 <prvGetExpectedIdleTime+0x28>)
 800564a:	6818      	ldr	r0, [r3, #0]
 800564c:	4b05      	ldr	r3, [pc, #20]	; (8005664 <prvGetExpectedIdleTime+0x2c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	1ac0      	subs	r0, r0, r3
 8005652:	4770      	bx	lr
			xReturn = 0;
 8005654:	2000      	movs	r0, #0
		}

		return xReturn;
	}
 8005656:	4770      	bx	lr
 8005658:	20002b80 	.word	0x20002b80
 800565c:	20002b8c 	.word	0x20002b8c
 8005660:	20002c5c 	.word	0x20002c5c
 8005664:	20002ca4 	.word	0x20002ca4

08005668 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005668:	4a06      	ldr	r2, [pc, #24]	; (8005684 <prvResetNextTaskUnblockTime+0x1c>)
 800566a:	6813      	ldr	r3, [r2, #0]
 800566c:	6819      	ldr	r1, [r3, #0]
 800566e:	4b06      	ldr	r3, [pc, #24]	; (8005688 <prvResetNextTaskUnblockTime+0x20>)
 8005670:	b919      	cbnz	r1, 800567a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005672:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 8005676:	601a      	str	r2, [r3, #0]
 8005678:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800567a:	6812      	ldr	r2, [r2, #0]
 800567c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 800567e:	68d2      	ldr	r2, [r2, #12]
 8005680:	6852      	ldr	r2, [r2, #4]
 8005682:	e7f8      	b.n	8005676 <prvResetNextTaskUnblockTime+0xe>
 8005684:	20002b84 	.word	0x20002b84
 8005688:	20002c5c 	.word	0x20002c5c

0800568c <prvAddCurrentTaskToDelayedList>:
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 800568c:	4b0e      	ldr	r3, [pc, #56]	; (80056c8 <prvAddCurrentTaskToDelayedList+0x3c>)
{
 800568e:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8005690:	681a      	ldr	r2, [r3, #0]
{
 8005692:	4604      	mov	r4, r0
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8005694:	6050      	str	r0, [r2, #4]
	if( xTimeToWake < xTickCount )
 8005696:	4a0d      	ldr	r2, [pc, #52]	; (80056cc <prvAddCurrentTaskToDelayedList+0x40>)
 8005698:	6812      	ldr	r2, [r2, #0]
 800569a:	4290      	cmp	r0, r2
 800569c:	d207      	bcs.n	80056ae <prvAddCurrentTaskToDelayedList+0x22>
}
 800569e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80056a2:	4a0b      	ldr	r2, [pc, #44]	; (80056d0 <prvAddCurrentTaskToDelayedList+0x44>)
 80056a4:	6810      	ldr	r0, [r2, #0]
 80056a6:	6819      	ldr	r1, [r3, #0]
 80056a8:	3104      	adds	r1, #4
 80056aa:	f7ff bb38 	b.w	8004d1e <vListInsert>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80056ae:	4a09      	ldr	r2, [pc, #36]	; (80056d4 <prvAddCurrentTaskToDelayedList+0x48>)
 80056b0:	6810      	ldr	r0, [r2, #0]
 80056b2:	6819      	ldr	r1, [r3, #0]
 80056b4:	3104      	adds	r1, #4
 80056b6:	f7ff fb32 	bl	8004d1e <vListInsert>
		if( xTimeToWake < xNextTaskUnblockTime )
 80056ba:	4b07      	ldr	r3, [pc, #28]	; (80056d8 <prvAddCurrentTaskToDelayedList+0x4c>)
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	4294      	cmp	r4, r2
			xNextTaskUnblockTime = xTimeToWake;
 80056c0:	bf38      	it	cc
 80056c2:	601c      	strcc	r4, [r3, #0]
 80056c4:	bd10      	pop	{r4, pc}
 80056c6:	bf00      	nop
 80056c8:	20002b80 	.word	0x20002b80
 80056cc:	20002ca4 	.word	0x20002ca4
 80056d0:	20002b88 	.word	0x20002b88
 80056d4:	20002b84 	.word	0x20002b84
 80056d8:	20002c5c 	.word	0x20002c5c

080056dc <xTaskGenericCreate>:
{
 80056dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056e0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80056e2:	4688      	mov	r8, r1
 80056e4:	4616      	mov	r6, r2
 80056e6:	469b      	mov	fp, r3
 80056e8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80056ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	configASSERT( pxTaskCode );
 80056ee:	4682      	mov	sl, r0
 80056f0:	b910      	cbnz	r0, 80056f8 <xTaskGenericCreate+0x1c>
 80056f2:	f7ff fb77 	bl	8004de4 <ulPortSetInterruptMask>
 80056f6:	e7fe      	b.n	80056f6 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 80056f8:	2f06      	cmp	r7, #6
 80056fa:	d902      	bls.n	8005702 <xTaskGenericCreate+0x26>
 80056fc:	f7ff fb72 	bl	8004de4 <ulPortSetInterruptMask>
 8005700:	e7fe      	b.n	8005700 <xTaskGenericCreate+0x24>
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005702:	b935      	cbnz	r5, 8005712 <xTaskGenericCreate+0x36>
 8005704:	0090      	lsls	r0, r2, #2
 8005706:	f7ff fd29 	bl	800515c <pvPortMalloc>
		if( pxStack != NULL )
 800570a:	4605      	mov	r5, r0
 800570c:	2800      	cmp	r0, #0
 800570e:	f000 8097 	beq.w	8005840 <xTaskGenericCreate+0x164>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8005712:	2064      	movs	r0, #100	; 0x64
 8005714:	f7ff fd22 	bl	800515c <pvPortMalloc>
			if( pxNewTCB != NULL )
 8005718:	4604      	mov	r4, r0
 800571a:	2800      	cmp	r0, #0
 800571c:	f000 808d 	beq.w	800583a <xTaskGenericCreate+0x15e>
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8005720:	00b6      	lsls	r6, r6, #2
 8005722:	4632      	mov	r2, r6
				pxNewTCB->pxStack = pxStack;
 8005724:	6305      	str	r5, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8005726:	21a5      	movs	r1, #165	; 0xa5
 8005728:	4628      	mov	r0, r5
 800572a:	f002 fbcc 	bl	8007ec6 <memset>
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 800572e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005730:	3e04      	subs	r6, #4
 8005732:	441e      	add	r6, r3
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005734:	f026 0607 	bic.w	r6, r6, #7
 8005738:	f108 33ff 	add.w	r3, r8, #4294967295
 800573c:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8005740:	f108 080f 	add.w	r8, r8, #15
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8005744:	7859      	ldrb	r1, [r3, #1]
 8005746:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800574a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800574e:	b109      	cbz	r1, 8005754 <xTaskGenericCreate+0x78>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005750:	4543      	cmp	r3, r8
 8005752:	d1f7      	bne.n	8005744 <xTaskGenericCreate+0x68>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005754:	2500      	movs	r5, #0
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8005756:	f104 0804 	add.w	r8, r4, #4
 800575a:	4640      	mov	r0, r8
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800575c:	f884 5043 	strb.w	r5, [r4, #67]	; 0x43
	pxTCB->uxPriority = uxPriority;
 8005760:	62e7      	str	r7, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
 8005762:	64e7      	str	r7, [r4, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 8005764:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8005766:	f7ff facb 	bl	8004d00 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 800576a:	f104 0018 	add.w	r0, r4, #24
 800576e:	f7ff fac7 	bl	8004d00 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005772:	f1c7 0307 	rsb	r3, r7, #7
		pxTCB->ulNotifiedValue = 0;
 8005776:	65e5      	str	r5, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8005778:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800577a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 800577c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->pxTaskTag = NULL;
 800577e:	6565      	str	r5, [r4, #84]	; 0x54
		pxTCB->ulRunTimeCounter = 0UL;
 8005780:	65a5      	str	r5, [r4, #88]	; 0x58
		pxTCB->eNotifyState = eNotWaitingNotification;
 8005782:	f884 5060 	strb.w	r5, [r4, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005786:	465a      	mov	r2, fp
 8005788:	4651      	mov	r1, sl
 800578a:	4630      	mov	r0, r6
 800578c:	f7ff fafe 	bl	8004d8c <pxPortInitialiseStack>
 8005790:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
 8005792:	f1b9 0f00 	cmp.w	r9, #0
 8005796:	d001      	beq.n	800579c <xTaskGenericCreate+0xc0>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005798:	f8c9 4000 	str.w	r4, [r9]
		taskENTER_CRITICAL();
 800579c:	f7ff fb38 	bl	8004e10 <vPortEnterCritical>
			uxCurrentNumberOfTasks++;
 80057a0:	4b2e      	ldr	r3, [pc, #184]	; (800585c <xTaskGenericCreate+0x180>)
			if( pxCurrentTCB == NULL )
 80057a2:	4d2f      	ldr	r5, [pc, #188]	; (8005860 <xTaskGenericCreate+0x184>)
			uxCurrentNumberOfTasks++;
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 8005888 <xTaskGenericCreate+0x1ac>
 80057aa:	3201      	adds	r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 80057ae:	682e      	ldr	r6, [r5, #0]
 80057b0:	2e00      	cmp	r6, #0
 80057b2:	d148      	bne.n	8005846 <xTaskGenericCreate+0x16a>
				pxCurrentTCB =  pxNewTCB;
 80057b4:	602c      	str	r4, [r5, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d11d      	bne.n	80057f8 <xTaskGenericCreate+0x11c>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057bc:	eb09 0006 	add.w	r0, r9, r6
 80057c0:	3614      	adds	r6, #20
 80057c2:	f7ff fa92 	bl	8004cea <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057c6:	2e8c      	cmp	r6, #140	; 0x8c
 80057c8:	d1f8      	bne.n	80057bc <xTaskGenericCreate+0xe0>
	vListInitialise( &xDelayedTaskList1 );
 80057ca:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 800588c <xTaskGenericCreate+0x1b0>
	vListInitialise( &xDelayedTaskList2 );
 80057ce:	4e25      	ldr	r6, [pc, #148]	; (8005864 <xTaskGenericCreate+0x188>)
	vListInitialise( &xDelayedTaskList1 );
 80057d0:	4650      	mov	r0, sl
 80057d2:	f7ff fa8a 	bl	8004cea <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057d6:	4630      	mov	r0, r6
 80057d8:	f7ff fa87 	bl	8004cea <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057dc:	4822      	ldr	r0, [pc, #136]	; (8005868 <xTaskGenericCreate+0x18c>)
 80057de:	f7ff fa84 	bl	8004cea <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80057e2:	4822      	ldr	r0, [pc, #136]	; (800586c <xTaskGenericCreate+0x190>)
 80057e4:	f7ff fa81 	bl	8004cea <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80057e8:	4821      	ldr	r0, [pc, #132]	; (8005870 <xTaskGenericCreate+0x194>)
 80057ea:	f7ff fa7e 	bl	8004cea <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80057ee:	4b21      	ldr	r3, [pc, #132]	; (8005874 <xTaskGenericCreate+0x198>)
 80057f0:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80057f4:	4b20      	ldr	r3, [pc, #128]	; (8005878 <xTaskGenericCreate+0x19c>)
 80057f6:	601e      	str	r6, [r3, #0]
			uxTaskNumber++;
 80057f8:	4a20      	ldr	r2, [pc, #128]	; (800587c <xTaskGenericCreate+0x1a0>)
			prvAddTaskToReadyList( pxNewTCB );
 80057fa:	4921      	ldr	r1, [pc, #132]	; (8005880 <xTaskGenericCreate+0x1a4>)
			uxTaskNumber++;
 80057fc:	6813      	ldr	r3, [r2, #0]
			prvAddTaskToReadyList( pxNewTCB );
 80057fe:	6808      	ldr	r0, [r1, #0]
			uxTaskNumber++;
 8005800:	3301      	adds	r3, #1
 8005802:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005804:	6463      	str	r3, [r4, #68]	; 0x44
			prvAddTaskToReadyList( pxNewTCB );
 8005806:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005808:	2401      	movs	r4, #1
 800580a:	fa04 f302 	lsl.w	r3, r4, r2
 800580e:	4303      	orrs	r3, r0
 8005810:	2014      	movs	r0, #20
 8005812:	600b      	str	r3, [r1, #0]
 8005814:	fb00 9002 	mla	r0, r0, r2, r9
 8005818:	4641      	mov	r1, r8
 800581a:	f7ff fa74 	bl	8004d06 <vListInsertEnd>
		taskEXIT_CRITICAL();
 800581e:	f7ff fb15 	bl	8004e4c <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8005822:	4b18      	ldr	r3, [pc, #96]	; (8005884 <xTaskGenericCreate+0x1a8>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	b12b      	cbz	r3, 8005834 <xTaskGenericCreate+0x158>
			if( pxCurrentTCB->uxPriority < uxPriority )
 8005828:	682b      	ldr	r3, [r5, #0]
 800582a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800582c:	429f      	cmp	r7, r3
 800582e:	d901      	bls.n	8005834 <xTaskGenericCreate+0x158>
				taskYIELD_IF_USING_PREEMPTION();
 8005830:	f7ff facc 	bl	8004dcc <vPortYield>
}
 8005834:	4620      	mov	r0, r4
 8005836:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
 800583a:	4628      	mov	r0, r5
 800583c:	f7ff fd14 	bl	8005268 <vPortFree>
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005840:	f04f 34ff 	mov.w	r4, #4294967295
 8005844:	e7f6      	b.n	8005834 <xTaskGenericCreate+0x158>
				if( xSchedulerRunning == pdFALSE )
 8005846:	4b0f      	ldr	r3, [pc, #60]	; (8005884 <xTaskGenericCreate+0x1a8>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1d4      	bne.n	80057f8 <xTaskGenericCreate+0x11c>
					if( pxCurrentTCB->uxPriority <= uxPriority )
 800584e:	682b      	ldr	r3, [r5, #0]
 8005850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005852:	429f      	cmp	r7, r3
						pxCurrentTCB = pxNewTCB;
 8005854:	bf28      	it	cs
 8005856:	602c      	strcs	r4, [r5, #0]
 8005858:	e7ce      	b.n	80057f8 <xTaskGenericCreate+0x11c>
 800585a:	bf00      	nop
 800585c:	20002c1c 	.word	0x20002c1c
 8005860:	20002b80 	.word	0x20002b80
 8005864:	20002c48 	.word	0x20002c48
 8005868:	20002c64 	.word	0x20002c64
 800586c:	20002c90 	.word	0x20002c90
 8005870:	20002c7c 	.word	0x20002c7c
 8005874:	20002b84 	.word	0x20002b84
 8005878:	20002b88 	.word	0x20002b88
 800587c:	20002c28 	.word	0x20002c28
 8005880:	20002c30 	.word	0x20002c30
 8005884:	20002c78 	.word	0x20002c78
 8005888:	20002b8c 	.word	0x20002b8c
 800588c:	20002c34 	.word	0x20002c34

08005890 <vTaskDelete>:
	{
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 8005894:	f7ff fabc 	bl	8004e10 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005898:	b90c      	cbnz	r4, 800589e <vTaskDelete+0xe>
 800589a:	4b21      	ldr	r3, [pc, #132]	; (8005920 <vTaskDelete+0x90>)
 800589c:	681c      	ldr	r4, [r3, #0]
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800589e:	1d25      	adds	r5, r4, #4
 80058a0:	4628      	mov	r0, r5
 80058a2:	f7ff fa53 	bl	8004d4c <uxListRemove>
 80058a6:	b960      	cbnz	r0, 80058c2 <vTaskDelete+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80058a8:	2114      	movs	r1, #20
 80058aa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80058ac:	4b1d      	ldr	r3, [pc, #116]	; (8005924 <vTaskDelete+0x94>)
 80058ae:	4341      	muls	r1, r0
 80058b0:	585b      	ldr	r3, [r3, r1]
 80058b2:	b933      	cbnz	r3, 80058c2 <vTaskDelete+0x32>
 80058b4:	2201      	movs	r2, #1
 80058b6:	491c      	ldr	r1, [pc, #112]	; (8005928 <vTaskDelete+0x98>)
 80058b8:	4082      	lsls	r2, r0
 80058ba:	680b      	ldr	r3, [r1, #0]
 80058bc:	ea23 0302 	bic.w	r3, r3, r2
 80058c0:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80058c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80058c4:	b11b      	cbz	r3, 80058ce <vTaskDelete+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058c6:	f104 0018 	add.w	r0, r4, #24
 80058ca:	f7ff fa3f 	bl	8004d4c <uxListRemove>
			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 80058ce:	4629      	mov	r1, r5
 80058d0:	4816      	ldr	r0, [pc, #88]	; (800592c <vTaskDelete+0x9c>)
 80058d2:	f7ff fa18 	bl	8004d06 <vListInsertEnd>
			++uxTasksDeleted;
 80058d6:	4a16      	ldr	r2, [pc, #88]	; (8005930 <vTaskDelete+0xa0>)
 80058d8:	6813      	ldr	r3, [r2, #0]
 80058da:	3301      	adds	r3, #1
 80058dc:	6013      	str	r3, [r2, #0]
			uxTaskNumber++;
 80058de:	4a15      	ldr	r2, [pc, #84]	; (8005934 <vTaskDelete+0xa4>)
 80058e0:	6813      	ldr	r3, [r2, #0]
 80058e2:	3301      	adds	r3, #1
 80058e4:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80058e6:	f7ff fab1 	bl	8004e4c <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80058ea:	4b13      	ldr	r3, [pc, #76]	; (8005938 <vTaskDelete+0xa8>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	b1ab      	cbz	r3, 800591c <vTaskDelete+0x8c>
			if( pxTCB == pxCurrentTCB )
 80058f0:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <vTaskDelete+0x90>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	429c      	cmp	r4, r3
 80058f6:	d109      	bne.n	800590c <vTaskDelete+0x7c>
				configASSERT( uxSchedulerSuspended == 0 );
 80058f8:	4b10      	ldr	r3, [pc, #64]	; (800593c <vTaskDelete+0xac>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	b113      	cbz	r3, 8005904 <vTaskDelete+0x74>
 80058fe:	f7ff fa71 	bl	8004de4 <ulPortSetInterruptMask>
 8005902:	e7fe      	b.n	8005902 <vTaskDelete+0x72>
	}
 8005904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				portYIELD_WITHIN_API();
 8005908:	f7ff ba60 	b.w	8004dcc <vPortYield>
				taskENTER_CRITICAL();
 800590c:	f7ff fa80 	bl	8004e10 <vPortEnterCritical>
					prvResetNextTaskUnblockTime();
 8005910:	f7ff feaa 	bl	8005668 <prvResetNextTaskUnblockTime>
	}
 8005914:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				taskEXIT_CRITICAL();
 8005918:	f7ff ba98 	b.w	8004e4c <vPortExitCritical>
 800591c:	bd38      	pop	{r3, r4, r5, pc}
 800591e:	bf00      	nop
 8005920:	20002b80 	.word	0x20002b80
 8005924:	20002b8c 	.word	0x20002b8c
 8005928:	20002c30 	.word	0x20002c30
 800592c:	20002c90 	.word	0x20002c90
 8005930:	20002c2c 	.word	0x20002c2c
 8005934:	20002c28 	.word	0x20002c28
 8005938:	20002c78 	.word	0x20002c78
 800593c:	20002c24 	.word	0x20002c24

08005940 <vTaskStartScheduler>:
{
 8005940:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8005942:	2400      	movs	r4, #0
{
 8005944:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8005946:	9403      	str	r4, [sp, #12]
 8005948:	9402      	str	r4, [sp, #8]
 800594a:	9401      	str	r4, [sp, #4]
 800594c:	9400      	str	r4, [sp, #0]
 800594e:	4623      	mov	r3, r4
 8005950:	2280      	movs	r2, #128	; 0x80
 8005952:	490f      	ldr	r1, [pc, #60]	; (8005990 <vTaskStartScheduler+0x50>)
 8005954:	480f      	ldr	r0, [pc, #60]	; (8005994 <vTaskStartScheduler+0x54>)
 8005956:	f7ff fec1 	bl	80056dc <xTaskGenericCreate>
	if( xReturn == pdPASS )
 800595a:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 800595c:	4605      	mov	r5, r0
	if( xReturn == pdPASS )
 800595e:	d110      	bne.n	8005982 <vTaskStartScheduler+0x42>
		portDISABLE_INTERRUPTS();
 8005960:	f7ff fa40 	bl	8004de4 <ulPortSetInterruptMask>
		xNextTaskUnblockTime = portMAX_DELAY;
 8005964:	f04f 32ff 	mov.w	r2, #4294967295
 8005968:	4b0b      	ldr	r3, [pc, #44]	; (8005998 <vTaskStartScheduler+0x58>)
 800596a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800596c:	4b0b      	ldr	r3, [pc, #44]	; (800599c <vTaskStartScheduler+0x5c>)
 800596e:	601d      	str	r5, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005970:	4b0b      	ldr	r3, [pc, #44]	; (80059a0 <vTaskStartScheduler+0x60>)
 8005972:	601c      	str	r4, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8005974:	f000 fe40 	bl	80065f8 <configureTimerForRunTimeStats>
}
 8005978:	b005      	add	sp, #20
 800597a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 800597e:	f7ff bb5d 	b.w	800503c <xPortStartScheduler>
		configASSERT( xReturn );
 8005982:	b910      	cbnz	r0, 800598a <vTaskStartScheduler+0x4a>
 8005984:	f7ff fa2e 	bl	8004de4 <ulPortSetInterruptMask>
 8005988:	e7fe      	b.n	8005988 <vTaskStartScheduler+0x48>
}
 800598a:	b005      	add	sp, #20
 800598c:	bd30      	pop	{r4, r5, pc}
 800598e:	bf00      	nop
 8005990:	08008fb0 	.word	0x08008fb0
 8005994:	08005cd1 	.word	0x08005cd1
 8005998:	20002c5c 	.word	0x20002c5c
 800599c:	20002c78 	.word	0x20002c78
 80059a0:	20002ca4 	.word	0x20002ca4

080059a4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80059a4:	4a02      	ldr	r2, [pc, #8]	; (80059b0 <vTaskSuspendAll+0xc>)
 80059a6:	6813      	ldr	r3, [r2, #0]
 80059a8:	3301      	adds	r3, #1
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	20002c24 	.word	0x20002c24

080059b4 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80059b4:	4b01      	ldr	r3, [pc, #4]	; (80059bc <xTaskGetTickCount+0x8>)
 80059b6:	6818      	ldr	r0, [r3, #0]
}
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	20002ca4 	.word	0x20002ca4

080059c0 <vTaskStepTick>:
	{
 80059c0:	b508      	push	{r3, lr}
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 80059c2:	4b07      	ldr	r3, [pc, #28]	; (80059e0 <vTaskStepTick+0x20>)
 80059c4:	4907      	ldr	r1, [pc, #28]	; (80059e4 <vTaskStepTick+0x24>)
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	6809      	ldr	r1, [r1, #0]
 80059ca:	4402      	add	r2, r0
 80059cc:	428a      	cmp	r2, r1
 80059ce:	d902      	bls.n	80059d6 <vTaskStepTick+0x16>
 80059d0:	f7ff fa08 	bl	8004de4 <ulPortSetInterruptMask>
 80059d4:	e7fe      	b.n	80059d4 <vTaskStepTick+0x14>
		xTickCount += xTicksToJump;
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	4410      	add	r0, r2
 80059da:	6018      	str	r0, [r3, #0]
 80059dc:	bd08      	pop	{r3, pc}
 80059de:	bf00      	nop
 80059e0:	20002ca4 	.word	0x20002ca4
 80059e4:	20002c5c 	.word	0x20002c5c

080059e8 <xTaskIncrementTick>:
{
 80059e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059ec:	4b3d      	ldr	r3, [pc, #244]	; (8005ae4 <xTaskIncrementTick+0xfc>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d14e      	bne.n	8005a92 <xTaskIncrementTick+0xaa>
		++xTickCount;
 80059f4:	4b3c      	ldr	r3, [pc, #240]	; (8005ae8 <xTaskIncrementTick+0x100>)
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	3201      	adds	r2, #1
 80059fa:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
 80059fc:	681d      	ldr	r5, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
 80059fe:	b98d      	cbnz	r5, 8005a24 <xTaskIncrementTick+0x3c>
				taskSWITCH_DELAYED_LISTS();
 8005a00:	4b3a      	ldr	r3, [pc, #232]	; (8005aec <xTaskIncrementTick+0x104>)
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	b112      	cbz	r2, 8005a0e <xTaskIncrementTick+0x26>
 8005a08:	f7ff f9ec 	bl	8004de4 <ulPortSetInterruptMask>
 8005a0c:	e7fe      	b.n	8005a0c <xTaskIncrementTick+0x24>
 8005a0e:	4a38      	ldr	r2, [pc, #224]	; (8005af0 <xTaskIncrementTick+0x108>)
 8005a10:	6819      	ldr	r1, [r3, #0]
 8005a12:	6810      	ldr	r0, [r2, #0]
 8005a14:	6018      	str	r0, [r3, #0]
 8005a16:	6011      	str	r1, [r2, #0]
 8005a18:	4a36      	ldr	r2, [pc, #216]	; (8005af4 <xTaskIncrementTick+0x10c>)
 8005a1a:	6813      	ldr	r3, [r2, #0]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	f7ff fe22 	bl	8005668 <prvResetNextTaskUnblockTime>
			if( xConstTickCount >= xNextTaskUnblockTime )
 8005a24:	4c34      	ldr	r4, [pc, #208]	; (8005af8 <xTaskIncrementTick+0x110>)
 8005a26:	f04f 0b00 	mov.w	fp, #0
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	4f33      	ldr	r7, [pc, #204]	; (8005afc <xTaskIncrementTick+0x114>)
 8005a2e:	429d      	cmp	r5, r3
 8005a30:	d340      	bcc.n	8005ab4 <xTaskIncrementTick+0xcc>
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a32:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8005aec <xTaskIncrementTick+0x104>
						prvAddTaskToReadyList( pxTCB );
 8005a36:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8005b0c <xTaskIncrementTick+0x124>
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a3a:	f8d8 2000 	ldr.w	r2, [r8]
 8005a3e:	6812      	ldr	r2, [r2, #0]
 8005a40:	bb82      	cbnz	r2, 8005aa4 <xTaskIncrementTick+0xbc>
						xNextTaskUnblockTime = portMAX_DELAY;
 8005a42:	f04f 32ff 	mov.w	r2, #4294967295
 8005a46:	6022      	str	r2, [r4, #0]
						break;
 8005a48:	e034      	b.n	8005ab4 <xTaskIncrementTick+0xcc>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8005a4a:	f106 0a04 	add.w	sl, r6, #4
 8005a4e:	4650      	mov	r0, sl
 8005a50:	f7ff f97c 	bl	8004d4c <uxListRemove>
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a54:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8005a56:	b119      	cbz	r1, 8005a60 <xTaskIncrementTick+0x78>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a58:	f106 0018 	add.w	r0, r6, #24
 8005a5c:	f7ff f976 	bl	8004d4c <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8005a60:	2201      	movs	r2, #1
 8005a62:	f04f 0e14 	mov.w	lr, #20
 8005a66:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8005a68:	f8d9 3000 	ldr.w	r3, [r9]
 8005a6c:	fa02 f100 	lsl.w	r1, r2, r0
 8005a70:	4319      	orrs	r1, r3
 8005a72:	4b23      	ldr	r3, [pc, #140]	; (8005b00 <xTaskIncrementTick+0x118>)
 8005a74:	f8c9 1000 	str.w	r1, [r9]
 8005a78:	fb0e 3000 	mla	r0, lr, r0, r3
 8005a7c:	4651      	mov	r1, sl
 8005a7e:	f7ff f942 	bl	8004d06 <vListInsertEnd>
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a82:	6838      	ldr	r0, [r7, #0]
 8005a84:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8005a86:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
 8005a88:	4291      	cmp	r1, r2
 8005a8a:	bf28      	it	cs
 8005a8c:	f04f 0b01 	movcs.w	fp, #1
 8005a90:	e7d3      	b.n	8005a3a <xTaskIncrementTick+0x52>
		++uxPendedTicks;
 8005a92:	4a1c      	ldr	r2, [pc, #112]	; (8005b04 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 8005a94:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8005a98:	6813      	ldr	r3, [r2, #0]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
 8005a9e:	f000 fdaf 	bl	8006600 <vApplicationTickHook>
 8005aa2:	e016      	b.n	8005ad2 <xTaskIncrementTick+0xea>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005aa4:	f8d8 2000 	ldr.w	r2, [r8]
 8005aa8:	68d2      	ldr	r2, [r2, #12]
 8005aaa:	68d6      	ldr	r6, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8005aac:	6871      	ldr	r1, [r6, #4]
						if( xConstTickCount < xItemValue )
 8005aae:	428d      	cmp	r5, r1
 8005ab0:	d2cb      	bcs.n	8005a4a <xTaskIncrementTick+0x62>
							xNextTaskUnblockTime = xItemValue;
 8005ab2:	6021      	str	r1, [r4, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ab4:	683a      	ldr	r2, [r7, #0]
 8005ab6:	4b12      	ldr	r3, [pc, #72]	; (8005b00 <xTaskIncrementTick+0x118>)
 8005ab8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005aba:	2214      	movs	r2, #20
 8005abc:	434a      	muls	r2, r1
 8005abe:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8005ac0:	2a02      	cmp	r2, #2
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8005ac2:	4a10      	ldr	r2, [pc, #64]	; (8005b04 <xTaskIncrementTick+0x11c>)
				xSwitchRequired = pdTRUE;
 8005ac4:	bf28      	it	cs
 8005ac6:	f04f 0b01 	movcs.w	fp, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8005aca:	6812      	ldr	r2, [r2, #0]
 8005acc:	b90a      	cbnz	r2, 8005ad2 <xTaskIncrementTick+0xea>
				vApplicationTickHook();
 8005ace:	f000 fd97 	bl	8006600 <vApplicationTickHook>
		if( xYieldPending != pdFALSE )
 8005ad2:	4a0d      	ldr	r2, [pc, #52]	; (8005b08 <xTaskIncrementTick+0x120>)
 8005ad4:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8005ad6:	2a00      	cmp	r2, #0
 8005ad8:	bf18      	it	ne
 8005ada:	f04f 0b01 	movne.w	fp, #1
}
 8005ade:	4658      	mov	r0, fp
 8005ae0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae4:	20002c24 	.word	0x20002c24
 8005ae8:	20002ca4 	.word	0x20002ca4
 8005aec:	20002b84 	.word	0x20002b84
 8005af0:	20002b88 	.word	0x20002b88
 8005af4:	20002c60 	.word	0x20002c60
 8005af8:	20002c5c 	.word	0x20002c5c
 8005afc:	20002b80 	.word	0x20002b80
 8005b00:	20002b8c 	.word	0x20002b8c
 8005b04:	20002c20 	.word	0x20002c20
 8005b08:	20002ca8 	.word	0x20002ca8
 8005b0c:	20002c30 	.word	0x20002c30

08005b10 <xTaskResumeAll>:
{
 8005b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8005b14:	4c2b      	ldr	r4, [pc, #172]	; (8005bc4 <xTaskResumeAll+0xb4>)
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	b913      	cbnz	r3, 8005b20 <xTaskResumeAll+0x10>
 8005b1a:	f7ff f963 	bl	8004de4 <ulPortSetInterruptMask>
 8005b1e:	e7fe      	b.n	8005b1e <xTaskResumeAll+0xe>
	taskENTER_CRITICAL();
 8005b20:	f7ff f976 	bl	8004e10 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8005b24:	6823      	ldr	r3, [r4, #0]
 8005b26:	3b01      	subs	r3, #1
 8005b28:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b2a:	6823      	ldr	r3, [r4, #0]
 8005b2c:	b12b      	cbz	r3, 8005b3a <xTaskResumeAll+0x2a>
BaseType_t xAlreadyYielded = pdFALSE;
 8005b2e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005b30:	f7ff f98c 	bl	8004e4c <vPortExitCritical>
}
 8005b34:	4620      	mov	r0, r4
 8005b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005b3a:	4b23      	ldr	r3, [pc, #140]	; (8005bc8 <xTaskResumeAll+0xb8>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d0f5      	beq.n	8005b2e <xTaskResumeAll+0x1e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b42:	4d22      	ldr	r5, [pc, #136]	; (8005bcc <xTaskResumeAll+0xbc>)
					prvAddTaskToReadyList( pxTCB );
 8005b44:	4e22      	ldr	r6, [pc, #136]	; (8005bd0 <xTaskResumeAll+0xc0>)
 8005b46:	e01f      	b.n	8005b88 <xTaskResumeAll+0x78>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005b48:	68eb      	ldr	r3, [r5, #12]
					prvAddTaskToReadyList( pxTCB );
 8005b4a:	2701      	movs	r7, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005b4c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8005b4e:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b52:	f104 0018 	add.w	r0, r4, #24
 8005b56:	f7ff f8f9 	bl	8004d4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8005b5a:	4648      	mov	r0, r9
 8005b5c:	f7ff f8f6 	bl	8004d4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b60:	2014      	movs	r0, #20
 8005b62:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005b64:	6831      	ldr	r1, [r6, #0]
 8005b66:	fa07 f302 	lsl.w	r3, r7, r2
 8005b6a:	430b      	orrs	r3, r1
 8005b6c:	fb00 8002 	mla	r0, r0, r2, r8
 8005b70:	4649      	mov	r1, r9
 8005b72:	6033      	str	r3, [r6, #0]
 8005b74:	f7ff f8c7 	bl	8004d06 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b78:	4b16      	ldr	r3, [pc, #88]	; (8005bd4 <xTaskResumeAll+0xc4>)
 8005b7a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d303      	bcc.n	8005b8c <xTaskResumeAll+0x7c>
						xYieldPending = pdTRUE;
 8005b84:	4b14      	ldr	r3, [pc, #80]	; (8005bd8 <xTaskResumeAll+0xc8>)
 8005b86:	601f      	str	r7, [r3, #0]
					prvAddTaskToReadyList( pxTCB );
 8005b88:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8005be0 <xTaskResumeAll+0xd0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b8c:	682b      	ldr	r3, [r5, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1da      	bne.n	8005b48 <xTaskResumeAll+0x38>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8005b92:	4c12      	ldr	r4, [pc, #72]	; (8005bdc <xTaskResumeAll+0xcc>)
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	b98b      	cbnz	r3, 8005bbc <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
 8005b98:	4b0f      	ldr	r3, [pc, #60]	; (8005bd8 <xTaskResumeAll+0xc8>)
 8005b9a:	681c      	ldr	r4, [r3, #0]
 8005b9c:	2c01      	cmp	r4, #1
 8005b9e:	d1c6      	bne.n	8005b2e <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8005ba0:	f7ff f914 	bl	8004dcc <vPortYield>
 8005ba4:	e7c4      	b.n	8005b30 <xTaskResumeAll+0x20>
						if( xTaskIncrementTick() != pdFALSE )
 8005ba6:	f7ff ff1f 	bl	80059e8 <xTaskIncrementTick>
 8005baa:	b100      	cbz	r0, 8005bae <xTaskResumeAll+0x9e>
							xYieldPending = pdTRUE;
 8005bac:	602e      	str	r6, [r5, #0]
						--uxPendedTicks;
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8005bb4:	6823      	ldr	r3, [r4, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1f5      	bne.n	8005ba6 <xTaskResumeAll+0x96>
 8005bba:	e7ed      	b.n	8005b98 <xTaskResumeAll+0x88>
							xYieldPending = pdTRUE;
 8005bbc:	4d06      	ldr	r5, [pc, #24]	; (8005bd8 <xTaskResumeAll+0xc8>)
 8005bbe:	2601      	movs	r6, #1
 8005bc0:	e7f8      	b.n	8005bb4 <xTaskResumeAll+0xa4>
 8005bc2:	bf00      	nop
 8005bc4:	20002c24 	.word	0x20002c24
 8005bc8:	20002c1c 	.word	0x20002c1c
 8005bcc:	20002c64 	.word	0x20002c64
 8005bd0:	20002c30 	.word	0x20002c30
 8005bd4:	20002b80 	.word	0x20002b80
 8005bd8:	20002ca8 	.word	0x20002ca8
 8005bdc:	20002c20 	.word	0x20002c20
 8005be0:	20002b8c 	.word	0x20002b8c

08005be4 <vTaskDelayUntil>:
	{
 8005be4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
 8005be6:	b910      	cbnz	r0, 8005bee <vTaskDelayUntil+0xa>
 8005be8:	f7ff f8fc 	bl	8004de4 <ulPortSetInterruptMask>
 8005bec:	e7fe      	b.n	8005bec <vTaskDelayUntil+0x8>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005bee:	b911      	cbnz	r1, 8005bf6 <vTaskDelayUntil+0x12>
 8005bf0:	f7ff f8f8 	bl	8004de4 <ulPortSetInterruptMask>
 8005bf4:	e7fe      	b.n	8005bf4 <vTaskDelayUntil+0x10>
		configASSERT( uxSchedulerSuspended == 0 );
 8005bf6:	4b1a      	ldr	r3, [pc, #104]	; (8005c60 <vTaskDelayUntil+0x7c>)
 8005bf8:	681d      	ldr	r5, [r3, #0]
 8005bfa:	b115      	cbz	r5, 8005c02 <vTaskDelayUntil+0x1e>
 8005bfc:	f7ff f8f2 	bl	8004de4 <ulPortSetInterruptMask>
 8005c00:	e7fe      	b.n	8005c00 <vTaskDelayUntil+0x1c>
		vTaskSuspendAll();
 8005c02:	f7ff fecf 	bl	80059a4 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 8005c06:	4b17      	ldr	r3, [pc, #92]	; (8005c64 <vTaskDelayUntil+0x80>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005c08:	6802      	ldr	r2, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 8005c0a:	681b      	ldr	r3, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005c0c:	188c      	adds	r4, r1, r2
			if( xConstTickCount < *pxPreviousWakeTime )
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d220      	bcs.n	8005c54 <vTaskDelayUntil+0x70>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005c12:	42a2      	cmp	r2, r4
 8005c14:	d903      	bls.n	8005c1e <vTaskDelayUntil+0x3a>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005c16:	42a3      	cmp	r3, r4
 8005c18:	bf2c      	ite	cs
 8005c1a:	2500      	movcs	r5, #0
 8005c1c:	2501      	movcc	r5, #1
			*pxPreviousWakeTime = xTimeToWake;
 8005c1e:	6004      	str	r4, [r0, #0]
			if( xShouldDelay != pdFALSE )
 8005c20:	b18d      	cbz	r5, 8005c46 <vTaskDelayUntil+0x62>
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8005c22:	4d11      	ldr	r5, [pc, #68]	; (8005c68 <vTaskDelayUntil+0x84>)
 8005c24:	6828      	ldr	r0, [r5, #0]
 8005c26:	3004      	adds	r0, #4
 8005c28:	f7ff f890 	bl	8004d4c <uxListRemove>
 8005c2c:	b940      	cbnz	r0, 8005c40 <vTaskDelayUntil+0x5c>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005c2e:	682a      	ldr	r2, [r5, #0]
 8005c30:	490e      	ldr	r1, [pc, #56]	; (8005c6c <vTaskDelayUntil+0x88>)
 8005c32:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8005c34:	2201      	movs	r2, #1
 8005c36:	680b      	ldr	r3, [r1, #0]
 8005c38:	4082      	lsls	r2, r0
 8005c3a:	ea23 0302 	bic.w	r3, r3, r2
 8005c3e:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8005c40:	4620      	mov	r0, r4
 8005c42:	f7ff fd23 	bl	800568c <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
 8005c46:	f7ff ff63 	bl	8005b10 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8005c4a:	b938      	cbnz	r0, 8005c5c <vTaskDelayUntil+0x78>
	}
 8005c4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			portYIELD_WITHIN_API();
 8005c50:	f7ff b8bc 	b.w	8004dcc <vPortYield>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005c54:	42a2      	cmp	r2, r4
 8005c56:	d9de      	bls.n	8005c16 <vTaskDelayUntil+0x32>
					xShouldDelay = pdTRUE;
 8005c58:	2501      	movs	r5, #1
 8005c5a:	e7e0      	b.n	8005c1e <vTaskDelayUntil+0x3a>
 8005c5c:	bd38      	pop	{r3, r4, r5, pc}
 8005c5e:	bf00      	nop
 8005c60:	20002c24 	.word	0x20002c24
 8005c64:	20002ca4 	.word	0x20002ca4
 8005c68:	20002b80 	.word	0x20002b80
 8005c6c:	20002c30 	.word	0x20002c30

08005c70 <vTaskDelay>:
	{
 8005c70:	b538      	push	{r3, r4, r5, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c72:	b918      	cbnz	r0, 8005c7c <vTaskDelay+0xc>
	}
 8005c74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			portYIELD_WITHIN_API();
 8005c78:	f7ff b8a8 	b.w	8004dcc <vPortYield>
			configASSERT( uxSchedulerSuspended == 0 );
 8005c7c:	4b10      	ldr	r3, [pc, #64]	; (8005cc0 <vTaskDelay+0x50>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	b113      	cbz	r3, 8005c88 <vTaskDelay+0x18>
 8005c82:	f7ff f8af 	bl	8004de4 <ulPortSetInterruptMask>
 8005c86:	e7fe      	b.n	8005c86 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8005c88:	f7ff fe8c 	bl	80059a4 <vTaskSuspendAll>
				xTimeToWake = xTickCount + xTicksToDelay;
 8005c8c:	4b0d      	ldr	r3, [pc, #52]	; (8005cc4 <vTaskDelay+0x54>)
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8005c8e:	4d0e      	ldr	r5, [pc, #56]	; (8005cc8 <vTaskDelay+0x58>)
				xTimeToWake = xTickCount + xTicksToDelay;
 8005c90:	681c      	ldr	r4, [r3, #0]
 8005c92:	4404      	add	r4, r0
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8005c94:	6828      	ldr	r0, [r5, #0]
 8005c96:	3004      	adds	r0, #4
 8005c98:	f7ff f858 	bl	8004d4c <uxListRemove>
 8005c9c:	b940      	cbnz	r0, 8005cb0 <vTaskDelay+0x40>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005c9e:	682a      	ldr	r2, [r5, #0]
 8005ca0:	490a      	ldr	r1, [pc, #40]	; (8005ccc <vTaskDelay+0x5c>)
 8005ca2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	680b      	ldr	r3, [r1, #0]
 8005ca8:	4082      	lsls	r2, r0
 8005caa:	ea23 0302 	bic.w	r3, r3, r2
 8005cae:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f7ff fceb 	bl	800568c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8005cb6:	f7ff ff2b 	bl	8005b10 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	d0da      	beq.n	8005c74 <vTaskDelay+0x4>
	}
 8005cbe:	bd38      	pop	{r3, r4, r5, pc}
 8005cc0:	20002c24 	.word	0x20002c24
 8005cc4:	20002ca4 	.word	0x20002ca4
 8005cc8:	20002b80 	.word	0x20002b80
 8005ccc:	20002c30 	.word	0x20002c30

08005cd0 <prvIdleTask>:
{
 8005cd0:	b570      	push	{r4, r5, r6, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005cd2:	4e21      	ldr	r6, [pc, #132]	; (8005d58 <prvIdleTask+0x88>)
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8005cd4:	4c21      	ldr	r4, [pc, #132]	; (8005d5c <prvIdleTask+0x8c>)
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	b9b3      	cbnz	r3, 8005d08 <prvIdleTask+0x38>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005cda:	4b21      	ldr	r3, [pc, #132]	; (8005d60 <prvIdleTask+0x90>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d901      	bls.n	8005ce6 <prvIdleTask+0x16>
				taskYIELD();
 8005ce2:	f7ff f873 	bl	8004dcc <vPortYield>
			vApplicationIdleHook();
 8005ce6:	f000 fc8a 	bl	80065fe <vApplicationIdleHook>
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8005cea:	f7ff fca5 	bl	8005638 <prvGetExpectedIdleTime>
			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8005cee:	2801      	cmp	r0, #1
 8005cf0:	d9f0      	bls.n	8005cd4 <prvIdleTask+0x4>
				vTaskSuspendAll();
 8005cf2:	f7ff fe57 	bl	80059a4 <vTaskSuspendAll>
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8005cf6:	4b1b      	ldr	r3, [pc, #108]	; (8005d64 <prvIdleTask+0x94>)
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	4b1b      	ldr	r3, [pc, #108]	; (8005d68 <prvIdleTask+0x98>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d220      	bcs.n	8005d44 <prvIdleTask+0x74>
 8005d02:	f7ff f86f 	bl	8004de4 <ulPortSetInterruptMask>
 8005d06:	e7fe      	b.n	8005d06 <prvIdleTask+0x36>
			vTaskSuspendAll();
 8005d08:	f7ff fe4c 	bl	80059a4 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005d0c:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8005d0e:	f7ff feff 	bl	8005b10 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8005d12:	2d00      	cmp	r5, #0
 8005d14:	d0df      	beq.n	8005cd6 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8005d16:	f7ff f87b 	bl	8004e10 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005d1a:	68f3      	ldr	r3, [r6, #12]
 8005d1c:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8005d1e:	1d28      	adds	r0, r5, #4
 8005d20:	f7ff f814 	bl	8004d4c <uxListRemove>
					--uxCurrentNumberOfTasks;
 8005d24:	4a11      	ldr	r2, [pc, #68]	; (8005d6c <prvIdleTask+0x9c>)
 8005d26:	6813      	ldr	r3, [r2, #0]
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 8005d2c:	6823      	ldr	r3, [r4, #0]
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8005d32:	f7ff f88b 	bl	8004e4c <vPortExitCritical>
			vPortFreeAligned( pxTCB->pxStack );
 8005d36:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8005d38:	f7ff fa96 	bl	8005268 <vPortFree>
		vPortFree( pxTCB );
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	f7ff fa93 	bl	8005268 <vPortFree>
 8005d42:	e7c8      	b.n	8005cd6 <prvIdleTask+0x6>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8005d44:	f7ff fc78 	bl	8005638 <prvGetExpectedIdleTime>
					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8005d48:	2801      	cmp	r0, #1
 8005d4a:	d901      	bls.n	8005d50 <prvIdleTask+0x80>
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8005d4c:	f7ff f8c4 	bl	8004ed8 <vPortSuppressTicksAndSleep>
				( void ) xTaskResumeAll();
 8005d50:	f7ff fede 	bl	8005b10 <xTaskResumeAll>
 8005d54:	e7be      	b.n	8005cd4 <prvIdleTask+0x4>
 8005d56:	bf00      	nop
 8005d58:	20002c90 	.word	0x20002c90
 8005d5c:	20002c2c 	.word	0x20002c2c
 8005d60:	20002b8c 	.word	0x20002b8c
 8005d64:	20002c5c 	.word	0x20002c5c
 8005d68:	20002ca4 	.word	0x20002ca4
 8005d6c:	20002c1c 	.word	0x20002c1c

08005d70 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d70:	4b1b      	ldr	r3, [pc, #108]	; (8005de0 <vTaskSwitchContext+0x70>)
{
 8005d72:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	4b1b      	ldr	r3, [pc, #108]	; (8005de4 <vTaskSwitchContext+0x74>)
 8005d78:	b112      	cbz	r2, 8005d80 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8005d7a:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005d7c:	601a      	str	r2, [r3, #0]
 8005d7e:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8005d80:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005d82:	f000 fc3a 	bl	80065fa <getRunTimeCounterValue>
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8005d86:	4a18      	ldr	r2, [pc, #96]	; (8005de8 <vTaskSwitchContext+0x78>)
 8005d88:	6814      	ldr	r4, [r2, #0]
 8005d8a:	42a0      	cmp	r0, r4
 8005d8c:	d905      	bls.n	8005d9a <vTaskSwitchContext+0x2a>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8005d8e:	4b17      	ldr	r3, [pc, #92]	; (8005dec <vTaskSwitchContext+0x7c>)
 8005d90:	6819      	ldr	r1, [r3, #0]
 8005d92:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8005d94:	1b1b      	subs	r3, r3, r4
 8005d96:	4403      	add	r3, r0
 8005d98:	658b      	str	r3, [r1, #88]	; 0x58
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005d9a:	4b15      	ldr	r3, [pc, #84]	; (8005df0 <vTaskSwitchContext+0x80>)
				ulTaskSwitchedInTime = ulTotalRunTime;
 8005d9c:	6010      	str	r0, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005d9e:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8005da0:	fab3 f383 	clz	r3, r3
 8005da4:	2214      	movs	r2, #20
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	f1c3 031f 	rsb	r3, r3, #31
 8005dac:	435a      	muls	r2, r3
 8005dae:	4911      	ldr	r1, [pc, #68]	; (8005df4 <vTaskSwitchContext+0x84>)
 8005db0:	588c      	ldr	r4, [r1, r2]
 8005db2:	1888      	adds	r0, r1, r2
 8005db4:	b914      	cbnz	r4, 8005dbc <vTaskSwitchContext+0x4c>
 8005db6:	f7ff f815 	bl	8004de4 <ulPortSetInterruptMask>
 8005dba:	e7fe      	b.n	8005dba <vTaskSwitchContext+0x4a>
 8005dbc:	6844      	ldr	r4, [r0, #4]
 8005dbe:	3208      	adds	r2, #8
 8005dc0:	6864      	ldr	r4, [r4, #4]
 8005dc2:	440a      	add	r2, r1
 8005dc4:	4294      	cmp	r4, r2
 8005dc6:	bf08      	it	eq
 8005dc8:	6862      	ldreq	r2, [r4, #4]
 8005dca:	6044      	str	r4, [r0, #4]
 8005dcc:	bf08      	it	eq
 8005dce:	6042      	streq	r2, [r0, #4]
 8005dd0:	2214      	movs	r2, #20
 8005dd2:	fb02 1303 	mla	r3, r2, r3, r1
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	68da      	ldr	r2, [r3, #12]
 8005dda:	4b04      	ldr	r3, [pc, #16]	; (8005dec <vTaskSwitchContext+0x7c>)
 8005ddc:	e7ce      	b.n	8005d7c <vTaskSwitchContext+0xc>
 8005dde:	bf00      	nop
 8005de0:	20002c24 	.word	0x20002c24
 8005de4:	20002ca8 	.word	0x20002ca8
 8005de8:	20002c18 	.word	0x20002c18
 8005dec:	20002b80 	.word	0x20002b80
 8005df0:	20002c30 	.word	0x20002c30
 8005df4:	20002b8c 	.word	0x20002b8c

08005df8 <vTaskPlaceOnEventList>:
{
 8005df8:	b538      	push	{r3, r4, r5, lr}
 8005dfa:	460d      	mov	r5, r1
	configASSERT( pxEventList );
 8005dfc:	b910      	cbnz	r0, 8005e04 <vTaskPlaceOnEventList+0xc>
 8005dfe:	f7fe fff1 	bl	8004de4 <ulPortSetInterruptMask>
 8005e02:	e7fe      	b.n	8005e02 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e04:	4c11      	ldr	r4, [pc, #68]	; (8005e4c <vTaskPlaceOnEventList+0x54>)
 8005e06:	6821      	ldr	r1, [r4, #0]
 8005e08:	3118      	adds	r1, #24
 8005e0a:	f7fe ff88 	bl	8004d1e <vListInsert>
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8005e0e:	6820      	ldr	r0, [r4, #0]
 8005e10:	3004      	adds	r0, #4
 8005e12:	f7fe ff9b 	bl	8004d4c <uxListRemove>
 8005e16:	b940      	cbnz	r0, 8005e2a <vTaskPlaceOnEventList+0x32>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005e18:	6822      	ldr	r2, [r4, #0]
 8005e1a:	490d      	ldr	r1, [pc, #52]	; (8005e50 <vTaskPlaceOnEventList+0x58>)
 8005e1c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8005e1e:	2201      	movs	r2, #1
 8005e20:	680b      	ldr	r3, [r1, #0]
 8005e22:	4082      	lsls	r2, r0
 8005e24:	ea23 0302 	bic.w	r3, r3, r2
 8005e28:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
 8005e2a:	1c6b      	adds	r3, r5, #1
 8005e2c:	d106      	bne.n	8005e3c <vTaskPlaceOnEventList+0x44>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8005e2e:	6821      	ldr	r1, [r4, #0]
 8005e30:	4808      	ldr	r0, [pc, #32]	; (8005e54 <vTaskPlaceOnEventList+0x5c>)
 8005e32:	3104      	adds	r1, #4
}
 8005e34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8005e38:	f7fe bf65 	b.w	8004d06 <vListInsertEnd>
			xTimeToWake = xTickCount + xTicksToWait;
 8005e3c:	4b06      	ldr	r3, [pc, #24]	; (8005e58 <vTaskPlaceOnEventList+0x60>)
 8005e3e:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8005e40:	4428      	add	r0, r5
}
 8005e42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8005e46:	f7ff bc21 	b.w	800568c <prvAddCurrentTaskToDelayedList>
 8005e4a:	bf00      	nop
 8005e4c:	20002b80 	.word	0x20002b80
 8005e50:	20002c30 	.word	0x20002c30
 8005e54:	20002c7c 	.word	0x20002c7c
 8005e58:	20002ca4 	.word	0x20002ca4

08005e5c <xTaskRemoveFromEventList>:
{
 8005e5c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005e5e:	68c3      	ldr	r3, [r0, #12]
 8005e60:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005e62:	b914      	cbnz	r4, 8005e6a <xTaskRemoveFromEventList+0xe>
 8005e64:	f7fe ffbe 	bl	8004de4 <ulPortSetInterruptMask>
 8005e68:	e7fe      	b.n	8005e68 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005e6a:	f104 0518 	add.w	r5, r4, #24
 8005e6e:	4628      	mov	r0, r5
 8005e70:	f7fe ff6c 	bl	8004d4c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e74:	4b12      	ldr	r3, [pc, #72]	; (8005ec0 <xTaskRemoveFromEventList+0x64>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	b9f3      	cbnz	r3, 8005eb8 <xTaskRemoveFromEventList+0x5c>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8005e7a:	1d25      	adds	r5, r4, #4
 8005e7c:	4628      	mov	r0, r5
 8005e7e:	f7fe ff65 	bl	8004d4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e82:	2301      	movs	r3, #1
 8005e84:	490f      	ldr	r1, [pc, #60]	; (8005ec4 <xTaskRemoveFromEventList+0x68>)
 8005e86:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005e88:	6808      	ldr	r0, [r1, #0]
 8005e8a:	4093      	lsls	r3, r2
 8005e8c:	4303      	orrs	r3, r0
 8005e8e:	2014      	movs	r0, #20
 8005e90:	600b      	str	r3, [r1, #0]
 8005e92:	4629      	mov	r1, r5
 8005e94:	4b0c      	ldr	r3, [pc, #48]	; (8005ec8 <xTaskRemoveFromEventList+0x6c>)
 8005e96:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005e9a:	f7fe ff34 	bl	8004d06 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e9e:	4b0b      	ldr	r3, [pc, #44]	; (8005ecc <xTaskRemoveFromEventList+0x70>)
 8005ea0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea6:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8005ea8:	bf85      	ittet	hi
 8005eaa:	2001      	movhi	r0, #1
 8005eac:	4b08      	ldrhi	r3, [pc, #32]	; (8005ed0 <xTaskRemoveFromEventList+0x74>)
		xReturn = pdFALSE;
 8005eae:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8005eb0:	6018      	strhi	r0, [r3, #0]
		prvResetNextTaskUnblockTime();
 8005eb2:	f7ff fbd9 	bl	8005668 <prvResetNextTaskUnblockTime>
}
 8005eb6:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005eb8:	4629      	mov	r1, r5
 8005eba:	4806      	ldr	r0, [pc, #24]	; (8005ed4 <xTaskRemoveFromEventList+0x78>)
 8005ebc:	e7ed      	b.n	8005e9a <xTaskRemoveFromEventList+0x3e>
 8005ebe:	bf00      	nop
 8005ec0:	20002c24 	.word	0x20002c24
 8005ec4:	20002c30 	.word	0x20002c30
 8005ec8:	20002b8c 	.word	0x20002b8c
 8005ecc:	20002b80 	.word	0x20002b80
 8005ed0:	20002ca8 	.word	0x20002ca8
 8005ed4:	20002c64 	.word	0x20002c64

08005ed8 <vTaskSetTimeOutState>:
{
 8005ed8:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 8005eda:	b910      	cbnz	r0, 8005ee2 <vTaskSetTimeOutState+0xa>
 8005edc:	f7fe ff82 	bl	8004de4 <ulPortSetInterruptMask>
 8005ee0:	e7fe      	b.n	8005ee0 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ee2:	4b03      	ldr	r3, [pc, #12]	; (8005ef0 <vTaskSetTimeOutState+0x18>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ee8:	4b02      	ldr	r3, [pc, #8]	; (8005ef4 <vTaskSetTimeOutState+0x1c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6043      	str	r3, [r0, #4]
 8005eee:	bd08      	pop	{r3, pc}
 8005ef0:	20002c60 	.word	0x20002c60
 8005ef4:	20002ca4 	.word	0x20002ca4

08005ef8 <xTaskCheckForTimeOut>:
{
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8005efc:	4604      	mov	r4, r0
 8005efe:	b910      	cbnz	r0, 8005f06 <xTaskCheckForTimeOut+0xe>
 8005f00:	f7fe ff70 	bl	8004de4 <ulPortSetInterruptMask>
 8005f04:	e7fe      	b.n	8005f04 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 8005f06:	b911      	cbnz	r1, 8005f0e <xTaskCheckForTimeOut+0x16>
 8005f08:	f7fe ff6c 	bl	8004de4 <ulPortSetInterruptMask>
 8005f0c:	e7fe      	b.n	8005f0c <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 8005f0e:	f7fe ff7f 	bl	8004e10 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8005f12:	4b0e      	ldr	r3, [pc, #56]	; (8005f4c <xTaskCheckForTimeOut+0x54>)
 8005f14:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8005f16:	682b      	ldr	r3, [r5, #0]
 8005f18:	1c5a      	adds	r2, r3, #1
 8005f1a:	d010      	beq.n	8005f3e <xTaskCheckForTimeOut+0x46>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005f1c:	4a0c      	ldr	r2, [pc, #48]	; (8005f50 <xTaskCheckForTimeOut+0x58>)
 8005f1e:	6820      	ldr	r0, [r4, #0]
 8005f20:	6812      	ldr	r2, [r2, #0]
 8005f22:	4290      	cmp	r0, r2
 8005f24:	6862      	ldr	r2, [r4, #4]
 8005f26:	d001      	beq.n	8005f2c <xTaskCheckForTimeOut+0x34>
 8005f28:	4291      	cmp	r1, r2
 8005f2a:	d20d      	bcs.n	8005f48 <xTaskCheckForTimeOut+0x50>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8005f2c:	1a88      	subs	r0, r1, r2
 8005f2e:	4283      	cmp	r3, r0
 8005f30:	d90a      	bls.n	8005f48 <xTaskCheckForTimeOut+0x50>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8005f32:	1a5b      	subs	r3, r3, r1
 8005f34:	4413      	add	r3, r2
 8005f36:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f7ff ffcd 	bl	8005ed8 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 8005f3e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005f40:	f7fe ff84 	bl	8004e4c <vPortExitCritical>
}
 8005f44:	4620      	mov	r0, r4
 8005f46:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8005f48:	2401      	movs	r4, #1
 8005f4a:	e7f9      	b.n	8005f40 <xTaskCheckForTimeOut+0x48>
 8005f4c:	20002ca4 	.word	0x20002ca4
 8005f50:	20002c60 	.word	0x20002c60

08005f54 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005f54:	2201      	movs	r2, #1
 8005f56:	4b01      	ldr	r3, [pc, #4]	; (8005f5c <vTaskMissedYield+0x8>)
 8005f58:	601a      	str	r2, [r3, #0]
 8005f5a:	4770      	bx	lr
 8005f5c:	20002ca8 	.word	0x20002ca8

08005f60 <eTaskConfirmSleepModeStatus>:
		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8005f60:	4b08      	ldr	r3, [pc, #32]	; (8005f84 <eTaskConfirmSleepModeStatus+0x24>)
 8005f62:	6818      	ldr	r0, [r3, #0]
 8005f64:	b960      	cbnz	r0, 8005f80 <eTaskConfirmSleepModeStatus+0x20>
		else if( xYieldPending != pdFALSE )
 8005f66:	4b08      	ldr	r3, [pc, #32]	; (8005f88 <eTaskConfirmSleepModeStatus+0x28>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	b953      	cbnz	r3, 8005f82 <eTaskConfirmSleepModeStatus+0x22>
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8005f6c:	4b07      	ldr	r3, [pc, #28]	; (8005f8c <eTaskConfirmSleepModeStatus+0x2c>)
 8005f6e:	4a08      	ldr	r2, [pc, #32]	; (8005f90 <eTaskConfirmSleepModeStatus+0x30>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6810      	ldr	r0, [r2, #0]
 8005f74:	3b01      	subs	r3, #1
				eReturn = eNoTasksWaitingTimeout;
 8005f76:	4298      	cmp	r0, r3
 8005f78:	bf14      	ite	ne
 8005f7a:	2001      	movne	r0, #1
 8005f7c:	2002      	moveq	r0, #2
 8005f7e:	4770      	bx	lr
			eReturn = eAbortSleep;
 8005f80:	2000      	movs	r0, #0
	}
 8005f82:	4770      	bx	lr
 8005f84:	20002c64 	.word	0x20002c64
 8005f88:	20002ca8 	.word	0x20002ca8
 8005f8c:	20002c1c 	.word	0x20002c1c
 8005f90:	20002c7c 	.word	0x20002c7c

08005f94 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005f94:	4b05      	ldr	r3, [pc, #20]	; (8005fac <xTaskGetSchedulerState+0x18>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	b133      	cbz	r3, 8005fa8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f9a:	4b05      	ldr	r3, [pc, #20]	; (8005fb0 <xTaskGetSchedulerState+0x1c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005fa0:	bf0c      	ite	eq
 8005fa2:	2002      	moveq	r0, #2
 8005fa4:	2000      	movne	r0, #0
 8005fa6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005fa8:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
 8005faa:	4770      	bx	lr
 8005fac:	20002c78 	.word	0x20002c78
 8005fb0:	20002c24 	.word	0x20002c24

08005fb4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8005fb8:	4604      	mov	r4, r0
 8005fba:	2800      	cmp	r0, #0
 8005fbc:	d039      	beq.n	8006032 <vTaskPriorityInherit+0x7e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005fbe:	4d1e      	ldr	r5, [pc, #120]	; (8006038 <vTaskPriorityInherit+0x84>)
 8005fc0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005fc2:	682a      	ldr	r2, [r5, #0]
 8005fc4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d233      	bcs.n	8006032 <vTaskPriorityInherit+0x7e>
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8005fca:	2714      	movs	r7, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005fcc:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8005fce:	4e1b      	ldr	r6, [pc, #108]	; (800603c <vTaskPriorityInherit+0x88>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005fd0:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fd2:	bfa8      	it	ge
 8005fd4:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8005fd6:	fb07 6303 	mla	r3, r7, r3, r6
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fda:	bfa2      	ittt	ge
 8005fdc:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 8005fde:	f1c2 0207 	rsbge	r2, r2, #7
 8005fe2:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8005fe4:	6942      	ldr	r2, [r0, #20]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d120      	bne.n	800602c <vTaskPriorityInherit+0x78>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8005fea:	f100 0804 	add.w	r8, r0, #4
 8005fee:	4640      	mov	r0, r8
 8005ff0:	f7fe feac 	bl	8004d4c <uxListRemove>
 8005ff4:	4a12      	ldr	r2, [pc, #72]	; (8006040 <vTaskPriorityInherit+0x8c>)
 8005ff6:	b948      	cbnz	r0, 800600c <vTaskPriorityInherit+0x58>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005ff8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005ffa:	4347      	muls	r7, r0
 8005ffc:	59f3      	ldr	r3, [r6, r7]
 8005ffe:	b92b      	cbnz	r3, 800600c <vTaskPriorityInherit+0x58>
 8006000:	2101      	movs	r1, #1
 8006002:	6813      	ldr	r3, [r2, #0]
 8006004:	4081      	lsls	r1, r0
 8006006:	ea23 0301 	bic.w	r3, r3, r1
 800600a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800600c:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 800600e:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006010:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8006012:	2301      	movs	r3, #1
 8006014:	4083      	lsls	r3, r0
 8006016:	430b      	orrs	r3, r1
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	2314      	movs	r3, #20
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800601c:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800601e:	4641      	mov	r1, r8
 8006020:	fb03 6000 	mla	r0, r3, r0, r6
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006024:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8006028:	f7fe be6d 	b.w	8004d06 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800602c:	682b      	ldr	r3, [r5, #0]
 800602e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006030:	62c3      	str	r3, [r0, #44]	; 0x2c
 8006032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006036:	bf00      	nop
 8006038:	20002b80 	.word	0x20002b80
 800603c:	20002b8c 	.word	0x20002b8c
 8006040:	20002c30 	.word	0x20002c30

08006044 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 8006046:	4604      	mov	r4, r0
 8006048:	b908      	cbnz	r0, 800604e <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800604a:	2000      	movs	r0, #0
 800604c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800604e:	4b1c      	ldr	r3, [pc, #112]	; (80060c0 <xTaskPriorityDisinherit+0x7c>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4298      	cmp	r0, r3
 8006054:	d002      	beq.n	800605c <xTaskPriorityDisinherit+0x18>
 8006056:	f7fe fec5 	bl	8004de4 <ulPortSetInterruptMask>
 800605a:	e7fe      	b.n	800605a <xTaskPriorityDisinherit+0x16>

			configASSERT( pxTCB->uxMutexesHeld );
 800605c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800605e:	b913      	cbnz	r3, 8006066 <xTaskPriorityDisinherit+0x22>
 8006060:	f7fe fec0 	bl	8004de4 <ulPortSetInterruptMask>
 8006064:	e7fe      	b.n	8006064 <xTaskPriorityDisinherit+0x20>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006066:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006068:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 800606a:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800606c:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800606e:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006070:	d0eb      	beq.n	800604a <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e9      	bne.n	800604a <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006076:	1d05      	adds	r5, r0, #4
 8006078:	4628      	mov	r0, r5
 800607a:	f7fe fe67 	bl	8004d4c <uxListRemove>
 800607e:	4e11      	ldr	r6, [pc, #68]	; (80060c4 <xTaskPriorityDisinherit+0x80>)
 8006080:	4a11      	ldr	r2, [pc, #68]	; (80060c8 <xTaskPriorityDisinherit+0x84>)
 8006082:	b950      	cbnz	r0, 800609a <xTaskPriorityDisinherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006084:	2114      	movs	r1, #20
 8006086:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006088:	4379      	muls	r1, r7
 800608a:	5873      	ldr	r3, [r6, r1]
 800608c:	b92b      	cbnz	r3, 800609a <xTaskPriorityDisinherit+0x56>
 800608e:	2001      	movs	r0, #1
 8006090:	6813      	ldr	r3, [r2, #0]
 8006092:	40b8      	lsls	r0, r7
 8006094:	ea23 0300 	bic.w	r3, r3, r0
 8006098:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800609a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800609c:	f1c3 0107 	rsb	r1, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80060a0:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060a2:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80060a4:	2401      	movs	r4, #1
 80060a6:	6811      	ldr	r1, [r2, #0]
 80060a8:	fa04 f003 	lsl.w	r0, r4, r3
 80060ac:	4308      	orrs	r0, r1
 80060ae:	6010      	str	r0, [r2, #0]
 80060b0:	2014      	movs	r0, #20
 80060b2:	4629      	mov	r1, r5
 80060b4:	fb00 6003 	mla	r0, r0, r3, r6
 80060b8:	f7fe fe25 	bl	8004d06 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80060bc:	4620      	mov	r0, r4
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 80060be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060c0:	20002b80 	.word	0x20002b80
 80060c4:	20002b8c 	.word	0x20002b8c
 80060c8:	20002c30 	.word	0x20002c30

080060cc <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80060cc:	4b04      	ldr	r3, [pc, #16]	; (80060e0 <pvTaskIncrementMutexHeldCount+0x14>)
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	b11a      	cbz	r2, 80060da <pvTaskIncrementMutexHeldCount+0xe>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80060d2:	6819      	ldr	r1, [r3, #0]
 80060d4:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80060d6:	3201      	adds	r2, #1
 80060d8:	650a      	str	r2, [r1, #80]	; 0x50
		}

		return pxCurrentTCB;
 80060da:	6818      	ldr	r0, [r3, #0]
	}
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	20002b80 	.word	0x20002b80

080060e4 <MX_ADC1_Init>:

static volatile uint16_t adcValues[ADC_NUM_CHANNELS];

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80060e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
 80060e6:	4c21      	ldr	r4, [pc, #132]	; (800616c <MX_ADC1_Init+0x88>)
 80060e8:	4b21      	ldr	r3, [pc, #132]	; (8006170 <MX_ADC1_Init+0x8c>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 80060ea:	2504      	movs	r5, #4
  hadc1.Instance = ADC1;
 80060ec:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80060ee:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80060f2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = ENABLE;
 80060f6:	2601      	movs	r6, #1
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80060f8:	60a3      	str	r3, [r4, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80060fa:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80060fc:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80060fe:	61e2      	str	r2, [r4, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006100:	60e6      	str	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006102:	6163      	str	r3, [r4, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006104:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 4;
 8006106:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006108:	f7fb fa1c 	bl	8001544 <HAL_ADC_Init>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_9;
 800610c:	2309      	movs	r3, #9
  sConfig.Rank = 1;
 800610e:	9602      	str	r6, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8006110:	2605      	movs	r6, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006112:	eb0d 0105 	add.w	r1, sp, r5
 8006116:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 8006118:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800611a:	9603      	str	r6, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800611c:	f7fb f86a 	bl	80011f4 <HAL_ADC_ConfigChannel>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = 2;
 8006120:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006122:	eb0d 0105 	add.w	r1, sp, r5
 8006126:	4620      	mov	r0, r4
  sConfig.Rank = 2;
 8006128:	9302      	str	r3, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_5;
 800612a:	9601      	str	r6, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800612c:	f7fb f862 	bl	80011f4 <HAL_ADC_ConfigChannel>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_6;
 8006130:	2306      	movs	r3, #6
 8006132:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 3;
 8006134:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006136:	eb0d 0105 	add.w	r1, sp, r5
 800613a:	4620      	mov	r0, r4
  sConfig.Rank = 3;
 800613c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800613e:	f7fb f859 	bl	80011f4 <HAL_ADC_ConfigChannel>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8006142:	2310      	movs	r3, #16
  sConfig.Rank = 4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006144:	eb0d 0105 	add.w	r1, sp, r5
 8006148:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800614a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 4;
 800614c:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800614e:	f7fb f851 	bl	80011f4 <HAL_ADC_ConfigChannel>
  {
//    Error_Handler();
  }

  while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK); //  
 8006152:	4620      	mov	r0, r4
 8006154:	f7fb fa92 	bl	800167c <HAL_ADCEx_Calibration_Start>
 8006158:	2800      	cmp	r0, #0
 800615a:	d1fa      	bne.n	8006152 <MX_ADC1_Init+0x6e>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adcValues, ADC_NUM_CHANNELS);
 800615c:	2204      	movs	r2, #4
 800615e:	4905      	ldr	r1, [pc, #20]	; (8006174 <MX_ADC1_Init+0x90>)
 8006160:	4802      	ldr	r0, [pc, #8]	; (800616c <MX_ADC1_Init+0x88>)
 8006162:	f7fb f93f 	bl	80013e4 <HAL_ADC_Start_DMA>

}
 8006166:	b004      	add	sp, #16
 8006168:	bd70      	pop	{r4, r5, r6, pc}
 800616a:	bf00      	nop
 800616c:	20002ef8 	.word	0x20002ef8
 8006170:	40012400 	.word	0x40012400
 8006174:	20002cac 	.word	0x20002cac

08006178 <adcGetChannel>:
 * 										ADC_TEMP_SENSOR == 3
 * on return:		uint16_t:	  
 ****************************************************************************/
uint16_t adcGetChannel(uint8_t channel)
{
    return adcValues[channel];
 8006178:	4b02      	ldr	r3, [pc, #8]	; (8006184 <adcGetChannel+0xc>)
 800617a:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
 800617e:	b280      	uxth	r0, r0
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	20002cac 	.word	0x20002cac

08006188 <prv_sigint>:
  __ASM volatile ("dsb 0xF":::"memory");
 8006188:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800618c:	4905      	ldr	r1, [pc, #20]	; (80061a4 <prv_sigint+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800618e:	4b06      	ldr	r3, [pc, #24]	; (80061a8 <prv_sigint+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006190:	68ca      	ldr	r2, [r1, #12]
 8006192:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8006196:	4313      	orrs	r3, r2
 8006198:	60cb      	str	r3, [r1, #12]
 800619a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800619e:	bf00      	nop
 80061a0:	e7fd      	b.n	800619e <prv_sigint+0x16>
 80061a2:	bf00      	nop
 80061a4:	e000ed00 	.word	0xe000ed00
 80061a8:	05fa0004 	.word	0x05fa0004

080061ac <prv_complet>:
}

#ifdef _USE_COMPLETE
//TODO simplify this. Quite difficult.
static char ** prv_complet (int argc, const char * const * argv)
{
 80061ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int j = 0;

	compl_world [0] = NULL;
 80061b0:	2500      	movs	r5, #0
 80061b2:	4c12      	ldr	r4, [pc, #72]	; (80061fc <prv_complet+0x50>)

	// if there is token in cmdline
	if (argc == 1)
 80061b4:	2801      	cmp	r0, #1
	compl_world [0] = NULL;
 80061b6:	6025      	str	r5, [r4, #0]
	if (argc == 1)
 80061b8:	d00c      	beq.n	80061d4 <prv_complet+0x28>
			}
		}
	}
	else
	{ // if there is no token in cmdline, just printf all available token
		for (; j < _NUM_OF_CMD; j++)
 80061ba:	2603      	movs	r6, #3
		{
			compl_world[j] = cmd_keyworld[j].name;
 80061bc:	4b10      	ldr	r3, [pc, #64]	; (8006200 <prv_complet+0x54>)
 80061be:	6023      	str	r3, [r4, #0]
 80061c0:	4b10      	ldr	r3, [pc, #64]	; (8006204 <prv_complet+0x58>)
 80061c2:	6063      	str	r3, [r4, #4]
 80061c4:	4b10      	ldr	r3, [pc, #64]	; (8006208 <prv_complet+0x5c>)
 80061c6:	60a3      	str	r3, [r4, #8]
		}
	}

	// note! last ptr in array always must be NULL!!!
	compl_world [j] = NULL;
 80061c8:	2300      	movs	r3, #0
	// return set of variants
	return compl_world;
}
 80061ca:	480c      	ldr	r0, [pc, #48]	; (80061fc <prv_complet+0x50>)
	compl_world [j] = NULL;
 80061cc:	f844 3026 	str.w	r3, [r4, r6, lsl #2]
}
 80061d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	int j = 0;
 80061d4:	462e      	mov	r6, r5
		char * bit = (char*)argv [argc-1];
 80061d6:	f8d1 8000 	ldr.w	r8, [r1]
			if (strstr(cmd_keyworld[i].name, bit) == cmd_keyworld[i].name) {
 80061da:	f8df 9030 	ldr.w	r9, [pc, #48]	; 800620c <prv_complet+0x60>
 80061de:	f859 7035 	ldr.w	r7, [r9, r5, lsl #3]
 80061e2:	4641      	mov	r1, r8
 80061e4:	4638      	mov	r0, r7
 80061e6:	f001 ff3d 	bl	8008064 <strstr>
		for (int i = 0; i < _NUM_OF_CMD; i++) {
 80061ea:	3501      	adds	r5, #1
			if (strstr(cmd_keyworld[i].name, bit) == cmd_keyworld[i].name) {
 80061ec:	4287      	cmp	r7, r0
				compl_world [j++] = cmd_keyworld[i].name;
 80061ee:	bf04      	itt	eq
 80061f0:	f844 7026 	streq.w	r7, [r4, r6, lsl #2]
 80061f4:	3601      	addeq	r6, #1
		for (int i = 0; i < _NUM_OF_CMD; i++) {
 80061f6:	2d03      	cmp	r5, #3
 80061f8:	d1f1      	bne.n	80061de <prv_complet+0x32>
 80061fa:	e7e5      	b.n	80061c8 <prv_complet+0x1c>
 80061fc:	20003034 	.word	0x20003034
 8006200:	08008fec 	.word	0x08008fec
 8006204:	08008ff1 	.word	0x08008ff1
 8006208:	08008ff7 	.word	0x08008ff7
 800620c:	08008fd4 	.word	0x08008fd4

08006210 <cmdHelp>:
{
 8006210:	b510      	push	{r4, lr}
        printf("%s\r\n", cmd_keyworld[i].name);
 8006212:	4c09      	ldr	r4, [pc, #36]	; (8006238 <cmdHelp+0x28>)
    printf("Available commands:\r\n\r\n");
 8006214:	4809      	ldr	r0, [pc, #36]	; (800623c <cmdHelp+0x2c>)
 8006216:	f001 fed3 	bl	8007fc0 <puts>
        printf("%s\r\n", cmd_keyworld[i].name);
 800621a:	4909      	ldr	r1, [pc, #36]	; (8006240 <cmdHelp+0x30>)
 800621c:	4620      	mov	r0, r4
 800621e:	f001 fe5b 	bl	8007ed8 <iprintf>
 8006222:	4908      	ldr	r1, [pc, #32]	; (8006244 <cmdHelp+0x34>)
 8006224:	4620      	mov	r0, r4
 8006226:	f001 fe57 	bl	8007ed8 <iprintf>
 800622a:	4620      	mov	r0, r4
}
 800622c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        printf("%s\r\n", cmd_keyworld[i].name);
 8006230:	4905      	ldr	r1, [pc, #20]	; (8006248 <cmdHelp+0x38>)
 8006232:	f001 be51 	b.w	8007ed8 <iprintf>
 8006236:	bf00      	nop
 8006238:	08008fcc 	.word	0x08008fcc
 800623c:	08008fb5 	.word	0x08008fb5
 8006240:	08008fec 	.word	0x08008fec
 8006244:	08008ff1 	.word	0x08008ff1
 8006248:	08008ff7 	.word	0x08008ff7

0800624c <microrl_sendString>:
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}

// print to stream callback
void microrl_sendString (const char * str)
{
 800624c:	b510      	push	{r4, lr}
 800624e:	4604      	mov	r4, r0
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
 8006250:	f7f9 ffea 	bl	8000228 <strlen>
 8006254:	b281      	uxth	r1, r0
 8006256:	4620      	mov	r0, r4
 8006258:	f001 f86a 	bl	8007330 <CDC_Transmit_FS>
	vTaskDelay(1);
}
 800625c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	vTaskDelay(1);
 8006260:	2001      	movs	r0, #1
 8006262:	f7ff bd05 	b.w	8005c70 <vTaskDelay>
	...

08006268 <consoleInit>:
{
 8006268:	b508      	push	{r3, lr}
	xQueueCmdBuffer = xQueueCreate(16, sizeof(char));
 800626a:	2200      	movs	r2, #0
 800626c:	2101      	movs	r1, #1
 800626e:	2010      	movs	r0, #16
 8006270:	f7ff f8d7 	bl	8005422 <xQueueGenericCreate>
 8006274:	4b01      	ldr	r3, [pc, #4]	; (800627c <consoleInit+0x14>)
 8006276:	6018      	str	r0, [r3, #0]
 8006278:	bd08      	pop	{r3, pc}
 800627a:	bf00      	nop
 800627c:	20002cb4 	.word	0x20002cb4

08006280 <microrl_terminalInit>:
{
 8006280:	b510      	push	{r4, lr}
	microrl_init(prl, microrl_sendString);
 8006282:	4c09      	ldr	r4, [pc, #36]	; (80062a8 <microrl_terminalInit+0x28>)
 8006284:	4909      	ldr	r1, [pc, #36]	; (80062ac <microrl_terminalInit+0x2c>)
 8006286:	6820      	ldr	r0, [r4, #0]
 8006288:	f001 fb96 	bl	80079b8 <microrl_init>
	microrl_set_execute_callback (prl, prv_execute);
 800628c:	6820      	ldr	r0, [r4, #0]
 800628e:	4908      	ldr	r1, [pc, #32]	; (80062b0 <microrl_terminalInit+0x30>)
 8006290:	f001 fbc1 	bl	8007a16 <microrl_set_execute_callback>
	microrl_set_complete_callback (prl, prv_complet);
 8006294:	6820      	ldr	r0, [r4, #0]
 8006296:	4907      	ldr	r1, [pc, #28]	; (80062b4 <microrl_terminalInit+0x34>)
 8006298:	f001 fbba 	bl	8007a10 <microrl_set_complete_callback>
	microrl_set_sigint_callback (prl, prv_sigint);
 800629c:	6820      	ldr	r0, [r4, #0]
 800629e:	4906      	ldr	r1, [pc, #24]	; (80062b8 <microrl_terminalInit+0x38>)
}
 80062a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	microrl_set_sigint_callback (prl, prv_sigint);
 80062a4:	f001 bbba 	b.w	8007a1c <microrl_set_sigint_callback>
 80062a8:	20000114 	.word	0x20000114
 80062ac:	0800624d 	.word	0x0800624d
 80062b0:	08006301 	.word	0x08006301
 80062b4:	080061ad 	.word	0x080061ad
 80062b8:	08006189 	.word	0x08006189

080062bc <microrl_terminalProcess>:
	if (xQueueCmdBuffer)
 80062bc:	4b09      	ldr	r3, [pc, #36]	; (80062e4 <microrl_terminalProcess+0x28>)
{
 80062be:	b507      	push	{r0, r1, r2, lr}
	if (xQueueCmdBuffer)
 80062c0:	6818      	ldr	r0, [r3, #0]
 80062c2:	b160      	cbz	r0, 80062de <microrl_terminalProcess+0x22>
		xQueueReceive(xQueueCmdBuffer, &ch, portMAX_DELAY);
 80062c4:	2300      	movs	r3, #0
 80062c6:	f10d 0107 	add.w	r1, sp, #7
 80062ca:	f04f 32ff 	mov.w	r2, #4294967295
 80062ce:	f7ff f914 	bl	80054fa <xQueueGenericReceive>
		microrl_insert_char (prl, (int)ch);
 80062d2:	4b05      	ldr	r3, [pc, #20]	; (80062e8 <microrl_terminalProcess+0x2c>)
 80062d4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	f001 fc21 	bl	8007b20 <microrl_insert_char>
}
 80062de:	b003      	add	sp, #12
 80062e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80062e4:	20002cb4 	.word	0x20002cb4
 80062e8:	20000114 	.word	0x20000114

080062ec <microrl_printStringWithEndl>:
{
 80062ec:	b508      	push	{r3, lr}
	microrl_sendString(str);
 80062ee:	f7ff ffad 	bl	800624c <microrl_sendString>
}
 80062f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	microrl_sendString(ENDL);
 80062f6:	4801      	ldr	r0, [pc, #4]	; (80062fc <microrl_printStringWithEndl+0x10>)
 80062f8:	f7ff bfa8 	b.w	800624c <microrl_sendString>
 80062fc:	08008fca 	.word	0x08008fca

08006300 <prv_execute>:
{
 8006300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006304:	4607      	mov	r7, r0
 8006306:	460e      	mov	r6, r1
	for(i = 0; i < _NUM_OF_CMD; i++)
 8006308:	2400      	movs	r4, #0
		if (strcasecmp(argv[0], cmd_keyworld[i].name) == 0)		//   
 800630a:	4d0c      	ldr	r5, [pc, #48]	; (800633c <prv_execute+0x3c>)
 800630c:	f855 1034 	ldr.w	r1, [r5, r4, lsl #3]
 8006310:	6830      	ldr	r0, [r6, #0]
 8006312:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8006316:	f001 fe5b 	bl	8007fd0 <strcasecmp>
 800631a:	b940      	cbnz	r0, 800632e <prv_execute+0x2e>
			if (cmd_keyworld[i].console_cmd)
 800631c:	4445      	add	r5, r8
 800631e:	686b      	ldr	r3, [r5, #4]
 8006320:	b113      	cbz	r3, 8006328 <prv_execute+0x28>
				cmd_keyworld[i].console_cmd(argc, argv);	//   
 8006322:	4631      	mov	r1, r6
 8006324:	4638      	mov	r0, r7
 8006326:	4798      	blx	r3
}
 8006328:	2000      	movs	r0, #0
 800632a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for(i = 0; i < _NUM_OF_CMD; i++)
 800632e:	3401      	adds	r4, #1
 8006330:	2c03      	cmp	r4, #3
 8006332:	d1eb      	bne.n	800630c <prv_execute+0xc>
	microrl_printStringWithEndl("Unknown command. Type \"help\" to see available commands");
 8006334:	4802      	ldr	r0, [pc, #8]	; (8006340 <prv_execute+0x40>)
 8006336:	f7ff ffd9 	bl	80062ec <microrl_printStringWithEndl>
	return 0;
 800633a:	e7f5      	b.n	8006328 <prv_execute+0x28>
 800633c:	08008fd4 	.word	0x08008fd4
 8006340:	08008ffe 	.word	0x08008ffe

08006344 <fc_printf>:
{
 8006344:	b40f      	push	{r0, r1, r2, r3}
 8006346:	b507      	push	{r0, r1, r2, lr}
 8006348:	a904      	add	r1, sp, #16
 800634a:	f851 0b04 	ldr.w	r0, [r1], #4
    va_start(va, fmt);
 800634e:	9101      	str	r1, [sp, #4]
	n = vprintf(fmt, va);
 8006350:	f001 fee4 	bl	800811c <viprintf>
}
 8006354:	b003      	add	sp, #12
 8006356:	f85d eb04 	ldr.w	lr, [sp], #4
 800635a:	b004      	add	sp, #16
 800635c:	4770      	bx	lr
	...

08006360 <consoleInput>:
	xHigherPriorityTaskWoken = pdFALSE;
 8006360:	2300      	movs	r3, #0
{
 8006362:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if (xQueueCmdBuffer)
 8006364:	4d0c      	ldr	r5, [pc, #48]	; (8006398 <consoleInput+0x38>)
	xHigherPriorityTaskWoken = pdFALSE;
 8006366:	9301      	str	r3, [sp, #4]
	if (xQueueCmdBuffer)
 8006368:	682a      	ldr	r2, [r5, #0]
 800636a:	b91a      	cbnz	r2, 8006374 <consoleInput+0x14>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800636c:	9b01      	ldr	r3, [sp, #4]
 800636e:	b96b      	cbnz	r3, 800638c <consoleInput+0x2c>
}
 8006370:	b002      	add	sp, #8
 8006372:	bd70      	pop	{r4, r5, r6, pc}
 8006374:	4604      	mov	r4, r0
 8006376:	1846      	adds	r6, r0, r1
		for (i = 0; i < Len; i++)
 8006378:	42b4      	cmp	r4, r6
 800637a:	d0f7      	beq.n	800636c <consoleInput+0xc>
			xQueueSendFromISR(xQueueCmdBuffer, &Buf[i], &xHigherPriorityTaskWoken);
 800637c:	4621      	mov	r1, r4
 800637e:	2300      	movs	r3, #0
 8006380:	aa01      	add	r2, sp, #4
 8006382:	6828      	ldr	r0, [r5, #0]
 8006384:	f7ff f872 	bl	800546c <xQueueGenericSendFromISR>
 8006388:	3401      	adds	r4, #1
 800638a:	e7f5      	b.n	8006378 <consoleInput+0x18>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800638c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006390:	4b02      	ldr	r3, [pc, #8]	; (800639c <consoleInput+0x3c>)
 8006392:	601a      	str	r2, [r3, #0]
}
 8006394:	e7ec      	b.n	8006370 <consoleInput+0x10>
 8006396:	bf00      	nop
 8006398:	20002cb4 	.word	0x20002cb4
 800639c:	e000ed04 	.word	0xe000ed04

080063a0 <ftoa>:
 ****************************************************************************/
char *ftoa(float x, char *floatString)
{
    int32_t value;
    char intString1[12];
    char intString2[12] = { 0, };
 80063a0:	2300      	movs	r3, #0
{
 80063a2:	b530      	push	{r4, r5, lr}
 80063a4:	460c      	mov	r4, r1
 80063a6:	b087      	sub	sp, #28
    char *decimalPoint = ".";
    uint8_t dpLocation;

    if (x > 0)                  // Rounding for x.xxx display format
 80063a8:	2100      	movs	r1, #0
{
 80063aa:	4605      	mov	r5, r0
    char intString2[12] = { 0, };
 80063ac:	9303      	str	r3, [sp, #12]
 80063ae:	9304      	str	r3, [sp, #16]
 80063b0:	9305      	str	r3, [sp, #20]
    if (x > 0)                  // Rounding for x.xxx display format
 80063b2:	f7fa fe4d 	bl	8001050 <__aeabi_fcmpgt>
        x += 0.0005f;
 80063b6:	492a      	ldr	r1, [pc, #168]	; (8006460 <ftoa+0xc0>)
    if (x > 0)                  // Rounding for x.xxx display format
 80063b8:	2800      	cmp	r0, #0
 80063ba:	d03e      	beq.n	800643a <ftoa+0x9a>
        x += 0.0005f;
 80063bc:	4628      	mov	r0, r5
 80063be:	f7fa fb83 	bl	8000ac8 <__addsf3>
    else
        x -= 0.0005f;

    value = (int32_t) (x * 1000.0f);    // Convert float * 1000 to an integer
 80063c2:	4928      	ldr	r1, [pc, #160]	; (8006464 <ftoa+0xc4>)
 80063c4:	f7fa fc88 	bl	8000cd8 <__aeabi_fmul>
 80063c8:	f7fa fe4c 	bl	8001064 <__aeabi_f2iz>
 80063cc:	4605      	mov	r5, r0

    itoa(abs(value), intString1, 10);   // Create string from abs of integer value
 80063ce:	ea80 70e0 	eor.w	r0, r0, r0, asr #31
 80063d2:	220a      	movs	r2, #10
 80063d4:	4669      	mov	r1, sp
 80063d6:	eba0 70e5 	sub.w	r0, r0, r5, asr #31
 80063da:	f001 fd4d 	bl	8007e78 <itoa>

    if (value >= 0)
 80063de:	2d00      	cmp	r5, #0
        intString2[0] = ' ';    // Positive number, add a pad space
 80063e0:	bfac      	ite	ge
 80063e2:	2320      	movge	r3, #32
    else
        intString2[0] = '-';    // Negative number, add a negative sign
 80063e4:	232d      	movlt	r3, #45	; 0x2d

    if (strlen(intString1) == 1) {
 80063e6:	4668      	mov	r0, sp
        intString2[0] = '-';    // Negative number, add a negative sign
 80063e8:	f88d 300c 	strb.w	r3, [sp, #12]
    if (strlen(intString1) == 1) {
 80063ec:	f7f9 ff1c 	bl	8000228 <strlen>
 80063f0:	2801      	cmp	r0, #1
 80063f2:	d126      	bne.n	8006442 <ftoa+0xa2>
        intString2[1] = '0';
 80063f4:	2330      	movs	r3, #48	; 0x30
 80063f6:	f88d 300d 	strb.w	r3, [sp, #13]
        intString2[2] = '0';
 80063fa:	f88d 300e 	strb.w	r3, [sp, #14]
        intString2[3] = '0';
 80063fe:	f88d 300f 	strb.w	r3, [sp, #15]
        strcat(intString2, intString1);
    } else if (strlen(intString1) == 3) {
        intString2[1] = '0';
        strcat(intString2, intString1);
    } else {
        strcat(intString2, intString1);
 8006402:	4669      	mov	r1, sp
 8006404:	a803      	add	r0, sp, #12
 8006406:	f001 fe01 	bl	800800c <strcat>
    }

    dpLocation = strlen(intString2) - 3;
 800640a:	a803      	add	r0, sp, #12
 800640c:	f7f9 ff0c 	bl	8000228 <strlen>
 8006410:	3803      	subs	r0, #3

    strncpy(floatString, intString2, dpLocation);
 8006412:	b2c5      	uxtb	r5, r0
 8006414:	462a      	mov	r2, r5
 8006416:	a903      	add	r1, sp, #12
 8006418:	4620      	mov	r0, r4
 800641a:	f001 fe0e 	bl	800803a <strncpy>
    floatString[dpLocation] = '\0';
 800641e:	2300      	movs	r3, #0
    strcat(floatString, decimalPoint);
 8006420:	4911      	ldr	r1, [pc, #68]	; (8006468 <ftoa+0xc8>)
    floatString[dpLocation] = '\0';
 8006422:	5563      	strb	r3, [r4, r5]
    strcat(floatString, decimalPoint);
 8006424:	4620      	mov	r0, r4
 8006426:	f001 fdf1 	bl	800800c <strcat>
    strcat(floatString, intString2 + dpLocation);
 800642a:	ab03      	add	r3, sp, #12
 800642c:	1959      	adds	r1, r3, r5
 800642e:	4620      	mov	r0, r4
 8006430:	f001 fdec 	bl	800800c <strcat>

    return floatString;
}
 8006434:	4620      	mov	r0, r4
 8006436:	b007      	add	sp, #28
 8006438:	bd30      	pop	{r4, r5, pc}
        x -= 0.0005f;
 800643a:	4628      	mov	r0, r5
 800643c:	f7fa fb42 	bl	8000ac4 <__aeabi_fsub>
 8006440:	e7bf      	b.n	80063c2 <ftoa+0x22>
    } else if (strlen(intString1) == 2) {
 8006442:	2802      	cmp	r0, #2
 8006444:	d105      	bne.n	8006452 <ftoa+0xb2>
        intString2[1] = '0';
 8006446:	2330      	movs	r3, #48	; 0x30
 8006448:	f88d 300d 	strb.w	r3, [sp, #13]
        intString2[2] = '0';
 800644c:	f88d 300e 	strb.w	r3, [sp, #14]
 8006450:	e7d7      	b.n	8006402 <ftoa+0x62>
    } else if (strlen(intString1) == 3) {
 8006452:	2803      	cmp	r0, #3
        intString2[1] = '0';
 8006454:	bf04      	itt	eq
 8006456:	2330      	moveq	r3, #48	; 0x30
 8006458:	f88d 300d 	strbeq.w	r3, [sp, #13]
 800645c:	e7d1      	b.n	8006402 <ftoa+0x62>
 800645e:	bf00      	nop
 8006460:	3a03126f 	.word	0x3a03126f
 8006464:	447a0000 	.word	0x447a0000
 8006468:	08009118 	.word	0x08009118
 800646c:	00000000 	.word	0x00000000

08006470 <cmdStatus>:
 * description:		    
 * parameters:
 * on return:		void
 ****************************************************************************/
void cmdStatus(int argc, const char * const * argv)
{
 8006470:	b500      	push	{lr}
	char string[30];

	fc_printf("MCU clock        %u MHz\r\n", (uint16_t) (SystemCoreClock / 1000000));
 8006472:	4b4b      	ldr	r3, [pc, #300]	; (80065a0 <cmdStatus+0x130>)
{
 8006474:	b089      	sub	sp, #36	; 0x24
	fc_printf("MCU clock        %u MHz\r\n", (uint16_t) (SystemCoreClock / 1000000));
 8006476:	6819      	ldr	r1, [r3, #0]
 8006478:	4b4a      	ldr	r3, [pc, #296]	; (80065a4 <cmdStatus+0x134>)
 800647a:	484b      	ldr	r0, [pc, #300]	; (80065a8 <cmdStatus+0x138>)
 800647c:	fbb1 f1f3 	udiv	r1, r1, r3
 8006480:	f7ff ff60 	bl	8006344 <fc_printf>

	uint16_t sz;
	sz = *(__IO uint16_t*)(0x1FFFF7E0);
 8006484:	4b49      	ldr	r3, [pc, #292]	; (80065ac <cmdStatus+0x13c>)
	fc_printf("MCU flash size   %u kB\r\n", sz);
 8006486:	484a      	ldr	r0, [pc, #296]	; (80065b0 <cmdStatus+0x140>)
	sz = *(__IO uint16_t*)(0x1FFFF7E0);
 8006488:	8819      	ldrh	r1, [r3, #0]
	fc_printf("MCU flash size   %u kB\r\n", sz);
 800648a:	b289      	uxth	r1, r1
 800648c:	f7ff ff5a 	bl	8006344 <fc_printf>

	uint32_t ds0, ds1, ds2;
	ds0 = *(__IO uint32_t*)(0x1FFFF7E8);
 8006490:	4b48      	ldr	r3, [pc, #288]	; (80065b4 <cmdStatus+0x144>)
	ds1 = *(__IO uint32_t*)(0x1FFFF7EC);
	ds2 = *(__IO uint32_t*)(0x1FFFF7F0);
	fc_printf("MCU unique ID    %08lX%08lX%08lX\r\n", ds0, ds1, ds2);
 8006492:	4849      	ldr	r0, [pc, #292]	; (80065b8 <cmdStatus+0x148>)
	ds0 = *(__IO uint32_t*)(0x1FFFF7E8);
 8006494:	6819      	ldr	r1, [r3, #0]
	ds1 = *(__IO uint32_t*)(0x1FFFF7EC);
 8006496:	685a      	ldr	r2, [r3, #4]
	ds2 = *(__IO uint32_t*)(0x1FFFF7F0);
 8006498:	3308      	adds	r3, #8
 800649a:	681b      	ldr	r3, [r3, #0]
	fc_printf("MCU unique ID    %08lX%08lX%08lX\r\n", ds0, ds1, ds2);
 800649c:	f7ff ff52 	bl	8006344 <fc_printf>

	float adc1 = (((float)adcGetChannel(0) * 3.309) / 4095.0) * 6.0;
 80064a0:	2000      	movs	r0, #0
 80064a2:	f7ff fe69 	bl	8006178 <adcGetChannel>
 80064a6:	f7fa fbbf 	bl	8000c28 <__aeabi_ui2f>
 80064aa:	f7fa f829 	bl	8000500 <__aeabi_f2d>
 80064ae:	a338      	add	r3, pc, #224	; (adr r3, 8006590 <cmdStatus+0x120>)
 80064b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b4:	f7fa f878 	bl	80005a8 <__aeabi_dmul>
 80064b8:	a337      	add	r3, pc, #220	; (adr r3, 8006598 <cmdStatus+0x128>)
 80064ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064be:	f7fa f99d 	bl	80007fc <__aeabi_ddiv>
 80064c2:	2200      	movs	r2, #0
 80064c4:	4b3d      	ldr	r3, [pc, #244]	; (80065bc <cmdStatus+0x14c>)
 80064c6:	f7fa f86f 	bl	80005a8 <__aeabi_dmul>
 80064ca:	f7fa faa7 	bl	8000a1c <__aeabi_d2f>
	ftoa(adc1, string);
 80064ce:	4669      	mov	r1, sp
 80064d0:	f7ff ff66 	bl	80063a0 <ftoa>
	fc_printf("ADC1:            %s V\r\n", string);
 80064d4:	4669      	mov	r1, sp
 80064d6:	483a      	ldr	r0, [pc, #232]	; (80065c0 <cmdStatus+0x150>)
 80064d8:	f7ff ff34 	bl	8006344 <fc_printf>

	float adc2 = (((float)adcGetChannel(1) * 3.309) / 4095.0) * 6.0;
 80064dc:	2001      	movs	r0, #1
 80064de:	f7ff fe4b 	bl	8006178 <adcGetChannel>
 80064e2:	f7fa fba1 	bl	8000c28 <__aeabi_ui2f>
 80064e6:	f7fa f80b 	bl	8000500 <__aeabi_f2d>
 80064ea:	a329      	add	r3, pc, #164	; (adr r3, 8006590 <cmdStatus+0x120>)
 80064ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f0:	f7fa f85a 	bl	80005a8 <__aeabi_dmul>
 80064f4:	a328      	add	r3, pc, #160	; (adr r3, 8006598 <cmdStatus+0x128>)
 80064f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fa:	f7fa f97f 	bl	80007fc <__aeabi_ddiv>
 80064fe:	2200      	movs	r2, #0
 8006500:	4b2e      	ldr	r3, [pc, #184]	; (80065bc <cmdStatus+0x14c>)
 8006502:	f7fa f851 	bl	80005a8 <__aeabi_dmul>
 8006506:	f7fa fa89 	bl	8000a1c <__aeabi_d2f>
	ftoa(adc2, string);
 800650a:	4669      	mov	r1, sp
 800650c:	f7ff ff48 	bl	80063a0 <ftoa>
	fc_printf("ADC2:            %s V\r\n", string);
 8006510:	4669      	mov	r1, sp
 8006512:	482c      	ldr	r0, [pc, #176]	; (80065c4 <cmdStatus+0x154>)
 8006514:	f7ff ff16 	bl	8006344 <fc_printf>

	float adc3 = (((float)adcGetChannel(2) * 3.309) / 4095.0) * 2.0;
 8006518:	2002      	movs	r0, #2
 800651a:	f7ff fe2d 	bl	8006178 <adcGetChannel>
 800651e:	f7fa fb83 	bl	8000c28 <__aeabi_ui2f>
 8006522:	f7f9 ffed 	bl	8000500 <__aeabi_f2d>
 8006526:	a31a      	add	r3, pc, #104	; (adr r3, 8006590 <cmdStatus+0x120>)
 8006528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652c:	f7fa f83c 	bl	80005a8 <__aeabi_dmul>
 8006530:	a319      	add	r3, pc, #100	; (adr r3, 8006598 <cmdStatus+0x128>)
 8006532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006536:	f7fa f961 	bl	80007fc <__aeabi_ddiv>
 800653a:	4602      	mov	r2, r0
 800653c:	460b      	mov	r3, r1
 800653e:	f7f9 fe81 	bl	8000244 <__adddf3>
 8006542:	f7fa fa6b 	bl	8000a1c <__aeabi_d2f>
	ftoa(adc3, string);
 8006546:	4669      	mov	r1, sp
 8006548:	f7ff ff2a 	bl	80063a0 <ftoa>
	fc_printf("ADC3:            %s V\r\n", string);
 800654c:	4669      	mov	r1, sp
 800654e:	481e      	ldr	r0, [pc, #120]	; (80065c8 <cmdStatus+0x158>)
 8006550:	f7ff fef8 	bl	8006344 <fc_printf>

	ftoa(SensGetTempCPU() / 10.0f, string);
 8006554:	f000 fca4 	bl	8006ea0 <SensGetTempCPU>
 8006558:	f7fa fb6a 	bl	8000c30 <__aeabi_i2f>
 800655c:	491b      	ldr	r1, [pc, #108]	; (80065cc <cmdStatus+0x15c>)
 800655e:	f7fa fc6f 	bl	8000e40 <__aeabi_fdiv>
 8006562:	4669      	mov	r1, sp
 8006564:	f7ff ff1c 	bl	80063a0 <ftoa>
	fc_printf("CPU Temp:        %s deg C\r\n", string);
 8006568:	4669      	mov	r1, sp
 800656a:	4819      	ldr	r0, [pc, #100]	; (80065d0 <cmdStatus+0x160>)
 800656c:	f7ff feea 	bl	8006344 <fc_printf>

	ftoa(AccSensor.Temp, string);
 8006570:	4b18      	ldr	r3, [pc, #96]	; (80065d4 <cmdStatus+0x164>)
 8006572:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8006576:	f7fa fb5b 	bl	8000c30 <__aeabi_i2f>
 800657a:	4669      	mov	r1, sp
 800657c:	f7ff ff10 	bl	80063a0 <ftoa>
	fc_printf("ACC Temp:        %s deg C\r\n", string);
 8006580:	4669      	mov	r1, sp
 8006582:	4815      	ldr	r0, [pc, #84]	; (80065d8 <cmdStatus+0x168>)
 8006584:	f7ff fede 	bl	8006344 <fc_printf>
}
 8006588:	b009      	add	sp, #36	; 0x24
 800658a:	f85d fb04 	ldr.w	pc, [sp], #4
 800658e:	bf00      	nop
 8006590:	fdf3b646 	.word	0xfdf3b646
 8006594:	400a78d4 	.word	0x400a78d4
 8006598:	00000000 	.word	0x00000000
 800659c:	40affe00 	.word	0x40affe00
 80065a0:	20000118 	.word	0x20000118
 80065a4:	000f4240 	.word	0x000f4240
 80065a8:	08009042 	.word	0x08009042
 80065ac:	1ffff7e0 	.word	0x1ffff7e0
 80065b0:	0800905c 	.word	0x0800905c
 80065b4:	1ffff7e8 	.word	0x1ffff7e8
 80065b8:	08009075 	.word	0x08009075
 80065bc:	40180000 	.word	0x40180000
 80065c0:	08009098 	.word	0x08009098
 80065c4:	080090b0 	.word	0x080090b0
 80065c8:	080090c8 	.word	0x080090c8
 80065cc:	41200000 	.word	0x41200000
 80065d0:	080090e0 	.word	0x080090e0
 80065d4:	200030c4 	.word	0x200030c4
 80065d8:	080090fc 	.word	0x080090fc

080065dc <cmdClear>:
 * parameters:
 * on return:		void
 ****************************************************************************/

void cmdClear(int argc, const char * const * argv)
{
 80065dc:	b508      	push	{r3, lr}
	fc_printf ("\033[2J\r\n");    // ESC seq for clear entire screen
 80065de:	4804      	ldr	r0, [pc, #16]	; (80065f0 <cmdClear+0x14>)
 80065e0:	f7ff feb0 	bl	8006344 <fc_printf>
	fc_printf ("\033[H\r\n");     // ESC seq for move cursor at left-top corner
}
 80065e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	fc_printf ("\033[H\r\n");     // ESC seq for move cursor at left-top corner
 80065e8:	4802      	ldr	r0, [pc, #8]	; (80065f4 <cmdClear+0x18>)
 80065ea:	f7ff beab 	b.w	8006344 <fc_printf>
 80065ee:	bf00      	nop
 80065f0:	08009035 	.word	0x08009035
 80065f4:	0800903c 	.word	0x0800903c

080065f8 <configureTimerForRunTimeStats>:
 80065f8:	4770      	bx	lr

080065fa <getRunTimeCounterValue>:
}

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 80065fa:	2000      	movs	r0, #0
 80065fc:	4770      	bx	lr

080065fe <vApplicationIdleHook>:
 80065fe:	4770      	bx	lr

08006600 <vApplicationTickHook>:
 8006600:	4770      	bx	lr

08006602 <vApplicationMallocFailedHook>:
}
/* USER CODE END 3 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8006602:	4770      	bx	lr

08006604 <PreSleepProcessing>:
 8006604:	4770      	bx	lr

08006606 <PostSleepProcessing>:
{
/* place for user code */ 
}

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8006606:	4770      	bx	lr

08006608 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8006608:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 800660a:	480c      	ldr	r0, [pc, #48]	; (800663c <MX_I2C2_Init+0x34>)
  hi2c2.Init.ClockSpeed = 100000;
 800660c:	4b0c      	ldr	r3, [pc, #48]	; (8006640 <MX_I2C2_Init+0x38>)
 800660e:	f8df e034 	ldr.w	lr, [pc, #52]	; 8006644 <MX_I2C2_Init+0x3c>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006612:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 8006616:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800661a:	2300      	movs	r3, #0
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800661c:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800661e:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8006620:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006622:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8006624:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006626:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006628:	6203      	str	r3, [r0, #32]

  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800662a:	f7fb fe1d 	bl	8002268 <HAL_I2C_Init>
 800662e:	b118      	cbz	r0, 8006638 <MX_I2C2_Init+0x30>
  {
    Error_Handler();
  }
}
 8006630:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8006634:	f000 bad4 	b.w	8006be0 <Error_Handler>
 8006638:	bd08      	pop	{r3, pc}
 800663a:	bf00      	nop
 800663c:	20003044 	.word	0x20003044
 8006640:	40005800 	.word	0x40005800
 8006644:	000186a0 	.word	0x000186a0

08006648 <i2cRead>:

uint8_t i2cRead(uint8_t Addr, uint8_t Reg, uint8_t len, uint8_t* Data)
{
 8006648:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t result = 0;

	status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, Data, len, 0xFF);
 800664a:	24ff      	movs	r4, #255	; 0xff
 800664c:	9201      	str	r2, [sp, #4]
 800664e:	9300      	str	r3, [sp, #0]
 8006650:	460a      	mov	r2, r1
 8006652:	9402      	str	r4, [sp, #8]
 8006654:	4601      	mov	r1, r0
 8006656:	2301      	movs	r3, #1
 8006658:	4806      	ldr	r0, [pc, #24]	; (8006674 <i2cRead+0x2c>)
 800665a:	f7fb fee7 	bl	800242c <HAL_I2C_Mem_Read>

	if(status != HAL_OK)
 800665e:	b120      	cbz	r0, 800666a <i2cRead+0x22>
	{
//		Error();
		result = 0;
		Error_Handler();
 8006660:	f000 fabe 	bl	8006be0 <Error_Handler>
		result = 0;
 8006664:	2000      	movs	r0, #0
		vTaskDelay(10);
		result = 1;
	}

	return result;
}
 8006666:	b004      	add	sp, #16
 8006668:	bd10      	pop	{r4, pc}
		vTaskDelay(10);
 800666a:	200a      	movs	r0, #10
 800666c:	f7ff fb00 	bl	8005c70 <vTaskDelay>
		result = 1;
 8006670:	2001      	movs	r0, #1
 8006672:	e7f8      	b.n	8006666 <i2cRead+0x1e>
 8006674:	20003044 	.word	0x20003044

08006678 <i2cWrite>:


uint8_t i2cWrite(uint16_t Addr, uint8_t Reg, uint8_t Data)
{
 8006678:	b530      	push	{r4, r5, lr}
 800667a:	b087      	sub	sp, #28
 800667c:	ab06      	add	r3, sp, #24
 800667e:	f803 2d01 	strb.w	r2, [r3, #-1]!
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t result = 0;

	status = HAL_I2C_Mem_Write(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Data, 1, 0xFF);
 8006682:	2501      	movs	r5, #1
 8006684:	22ff      	movs	r2, #255	; 0xff
 8006686:	e88d 0028 	stmia.w	sp, {r3, r5}
 800668a:	9202      	str	r2, [sp, #8]
 800668c:	462b      	mov	r3, r5
 800668e:	460a      	mov	r2, r1
 8006690:	4601      	mov	r1, r0
 8006692:	4807      	ldr	r0, [pc, #28]	; (80066b0 <i2cWrite+0x38>)
 8006694:	f7fb fe52 	bl	800233c <HAL_I2C_Mem_Write>

	if(status != HAL_OK)
 8006698:	4604      	mov	r4, r0
 800669a:	b120      	cbz	r0, 80066a6 <i2cWrite+0x2e>
	{
		result = 1;
		Error_Handler();
 800669c:	f000 faa0 	bl	8006be0 <Error_Handler>
		result = 1;
 80066a0:	4628      	mov	r0, r5
		vTaskDelay(10);
		result = 0;
	}

	return result;
}
 80066a2:	b007      	add	sp, #28
 80066a4:	bd30      	pop	{r4, r5, pc}
		vTaskDelay(10);
 80066a6:	200a      	movs	r0, #10
 80066a8:	f7ff fae2 	bl	8005c70 <vTaskDelay>
		result = 0;
 80066ac:	4620      	mov	r0, r4
 80066ae:	e7f8      	b.n	80066a2 <i2cWrite+0x2a>
 80066b0:	20003044 	.word	0x20003044

080066b4 <ReadReg>:
 * Output			: Data REad
 * Return			: None
 *******************************************************************************/
u8_t ReadReg(u8_t deviceAddr, u8_t Reg, u8_t* Data)
{
	return i2cRead(deviceAddr, Reg, 1, Data);
 80066b4:	4613      	mov	r3, r2
 80066b6:	2201      	movs	r2, #1
 80066b8:	f7ff bfc6 	b.w	8006648 <i2cRead>

080066bc <SetODR>:
 * Input          : Output Data Rate
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetODR(ODR_t ov)
{
 80066bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066be:	4605      	mov	r5, r0
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 80066c0:	f10d 0207 	add.w	r2, sp, #7
 80066c4:	2120      	movs	r1, #32
 80066c6:	2033      	movs	r0, #51	; 0x33
 80066c8:	f7ff fff4 	bl	80066b4 <ReadReg>
 80066cc:	4604      	mov	r4, r0
 80066ce:	b920      	cbnz	r0, 80066da <SetODR+0x1e>
	{
		Error_Handler();
 80066d0:	f000 fa86 	bl	8006be0 <Error_Handler>
		return MEMS_ERROR;
 80066d4:	4620      	mov	r0, r4

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 80066d6:	b003      	add	sp, #12
 80066d8:	bd30      	pop	{r4, r5, pc}
	value &= 0x0f;
 80066da:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80066de:	2120      	movs	r1, #32
	value &= 0x0f;
 80066e0:	f002 020f 	and.w	r2, r2, #15
	value |= ov << 4;
 80066e4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80066e8:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80066ea:	2033      	movs	r0, #51	; 0x33
	value |= ov << 4;
 80066ec:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80066f0:	f7ff ffc2 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 80066f4:	3000      	adds	r0, #0
 80066f6:	bf18      	it	ne
 80066f8:	2001      	movne	r0, #1
 80066fa:	e7ec      	b.n	80066d6 <SetODR+0x1a>

080066fc <SetODR_M>:
 * Input          : Output Data Rate
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetODR_M(ODR_M_t ov)
{
 80066fc:	b513      	push	{r0, r1, r4, lr}
 80066fe:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRA_REG_M, &value))
 8006700:	f10d 0207 	add.w	r2, sp, #7
 8006704:	2100      	movs	r1, #0
 8006706:	203d      	movs	r0, #61	; 0x3d
 8006708:	f7ff ffd4 	bl	80066b4 <ReadReg>
 800670c:	b178      	cbz	r0, 800672e <SetODR_M+0x32>
		return MEMS_ERROR;

	value &= 0x80; //bit<6,5,1,0> must be =0 for correct working
 800670e:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006712:	2100      	movs	r1, #0
	value &= 0x80; //bit<6,5,1,0> must be =0 for correct working
 8006714:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
	value |= ov << ODR_M;
 8006718:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800671c:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800671e:	203d      	movs	r0, #61	; 0x3d
	value |= ov << ODR_M;
 8006720:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006724:	f7ff ffa8 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 8006728:	3000      	adds	r0, #0
 800672a:	bf18      	it	ne
 800672c:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, CRA_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 800672e:	b002      	add	sp, #8
 8006730:	bd10      	pop	{r4, pc}

08006732 <SetTemperature>:
 * Input          : MEMS_ENABLE, MEMS_DISABLE
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetTemperature(State_t state)
{
 8006732:	b513      	push	{r0, r1, r4, lr}
 8006734:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRA_REG_M, &value))
 8006736:	f10d 0207 	add.w	r2, sp, #7
 800673a:	2100      	movs	r1, #0
 800673c:	203d      	movs	r0, #61	; 0x3d
 800673e:	f7ff ffb9 	bl	80066b4 <ReadReg>
 8006742:	b178      	cbz	r0, 8006764 <SetTemperature+0x32>
		return MEMS_ERROR;

	value &= 0x7F;
 8006744:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006748:	2100      	movs	r1, #0
	value &= 0x7F;
 800674a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
	value |= state << TEMP_EN;
 800674e:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8006752:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006754:	203d      	movs	r0, #61	; 0x3d
	value |= state << TEMP_EN;
 8006756:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800675a:	f7ff ff8d 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 800675e:	3000      	adds	r0, #0
 8006760:	bf18      	it	ne
 8006762:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, CRA_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 8006764:	b002      	add	sp, #8
 8006766:	bd10      	pop	{r4, pc}

08006768 <SetGainMag>:
 * Input          : GAIN_1100_M or GAIN_855_M or GAIN_670_M or GAIN_450_M....
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetGainMag(GAIN_M_t Gain)
{
 8006768:	b513      	push	{r0, r1, r4, lr}
 800676a:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRB_REG_M, &value))
 800676c:	f10d 0207 	add.w	r2, sp, #7
 8006770:	2101      	movs	r1, #1
 8006772:	203d      	movs	r0, #61	; 0x3d
 8006774:	f7ff ff9e 	bl	80066b4 <ReadReg>
 8006778:	b150      	cbz	r0, 8006790 <SetGainMag+0x28>
		return MEMS_ERROR;

	value &= 0x00; //bit<4-0> must be =0 for correct working
	value |= Gain << GN_CFG;
 800677a:	0162      	lsls	r2, r4, #5
 800677c:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800677e:	2101      	movs	r1, #1
 8006780:	203d      	movs	r0, #61	; 0x3d
	value |= Gain << GN_CFG;
 8006782:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006786:	f7ff ff77 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 800678a:	3000      	adds	r0, #0
 800678c:	bf18      	it	ne
 800678e:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, CRB_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 8006790:	b002      	add	sp, #8
 8006792:	bd10      	pop	{r4, pc}

08006794 <SetModeMag>:
 * Input          : Modality (CONTINUOUS_MODE, or SINGLE_MODE, or SLEEP_MODE)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetModeMag(Mode_M_t Mode)
{
 8006794:	b513      	push	{r0, r1, r4, lr}
 8006796:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, MR_REG_M, &value))
 8006798:	f10d 0207 	add.w	r2, sp, #7
 800679c:	2102      	movs	r1, #2
 800679e:	203d      	movs	r0, #61	; 0x3d
 80067a0:	f7ff ff88 	bl	80066b4 <ReadReg>
 80067a4:	b148      	cbz	r0, 80067ba <SetModeMag+0x26>
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80067a6:	4622      	mov	r2, r4
 80067a8:	2102      	movs	r1, #2
 80067aa:	203d      	movs	r0, #61	; 0x3d
		return MEMS_ERROR;

	value &= 0x00; //bit<7-3> must be =0 for correct working
	value |= Mode << MODE_SEL_M;
 80067ac:	f88d 4007 	strb.w	r4, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80067b0:	f7ff ff62 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 80067b4:	3000      	adds	r0, #0
 80067b6:	bf18      	it	ne
 80067b8:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, MR_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 80067ba:	b002      	add	sp, #8
 80067bc:	bd10      	pop	{r4, pc}

080067be <GetTemperature>:
 * Input          : Value to empity (16 Bit two's complement)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t GetTemperature(int16_t* val)
{
 80067be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067c0:	4605      	mov	r5, r0
	uint8_t value[2];

	if (!i2cRead(MAG_I2C_ADDRESS, TEMP_OUT_H_M | 0x80, 2, value))
 80067c2:	ab01      	add	r3, sp, #4
 80067c4:	2202      	movs	r2, #2
 80067c6:	21b1      	movs	r1, #177	; 0xb1
 80067c8:	203d      	movs	r0, #61	; 0x3d
 80067ca:	f7ff ff3d 	bl	8006648 <i2cRead>
 80067ce:	4604      	mov	r4, r0
 80067d0:	b920      	cbnz	r0, 80067dc <GetTemperature+0x1e>
	{
		Error_Handler();
 80067d2:	f000 fa05 	bl	8006be0 <Error_Handler>
		return MEMS_ERROR;
 80067d6:	4620      	mov	r0, r4
	}

	*val = (int16_t) ((value[0] << 8) | value[1]) / 16;

	return MEMS_SUCCESS;
}
 80067d8:	b003      	add	sp, #12
 80067da:	bd30      	pop	{r4, r5, pc}
	*val = (int16_t) ((value[0] << 8) | value[1]) / 16;
 80067dc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80067e0:	f89d 3005 	ldrb.w	r3, [sp, #5]
	return MEMS_SUCCESS;
 80067e4:	2001      	movs	r0, #1
	*val = (int16_t) ((value[0] << 8) | value[1]) / 16;
 80067e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80067ea:	2210      	movs	r2, #16
 80067ec:	b21b      	sxth	r3, r3
 80067ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80067f2:	802b      	strh	r3, [r5, #0]
	return MEMS_SUCCESS;
 80067f4:	e7f0      	b.n	80067d8 <GetTemperature+0x1a>
	...

080067f8 <SetMode>:
 * Input          : Modality (NORMAL, LOW_POWER, POWER_DOWN)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetMode(Mode_t md)
{
 80067f8:	b513      	push	{r0, r1, r4, lr}
 80067fa:	4604      	mov	r4, r0
	u8_t value;
	u8_t value2;
	static u8_t ODR_old_value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 80067fc:	f10d 0206 	add.w	r2, sp, #6
 8006800:	2120      	movs	r1, #32
 8006802:	2033      	movs	r0, #51	; 0x33
 8006804:	f7ff ff56 	bl	80066b4 <ReadReg>
 8006808:	b908      	cbnz	r0, 800680e <SetMode+0x16>
		value2 &= 0xF7;
		value2 |= (MEMS_RESET << HR); //reset HighResolution_BIT
		break;

	default:
		return MEMS_ERROR;
 800680a:	2000      	movs	r0, #0
 800680c:	e040      	b.n	8006890 <SetMode+0x98>
	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG4_A, &value2))
 800680e:	f10d 0207 	add.w	r2, sp, #7
 8006812:	2123      	movs	r1, #35	; 0x23
 8006814:	2033      	movs	r0, #51	; 0x33
 8006816:	f7ff ff4d 	bl	80066b4 <ReadReg>
 800681a:	2800      	cmp	r0, #0
 800681c:	d0f5      	beq.n	800680a <SetMode+0x12>
	if ((value & 0xF0) == 0)
 800681e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8006822:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8006826:	d106      	bne.n	8006836 <SetMode+0x3e>
		value = value | (ODR_old_value & 0xF0); //if it comes from POWERDOWN
 8006828:	4b21      	ldr	r3, [pc, #132]	; (80068b0 <SetMode+0xb8>)
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	f023 030f 	bic.w	r3, r3, #15
 8006830:	4313      	orrs	r3, r2
 8006832:	f88d 3006 	strb.w	r3, [sp, #6]
	switch (md)
 8006836:	2c01      	cmp	r4, #1
 8006838:	d02c      	beq.n	8006894 <SetMode+0x9c>
 800683a:	d310      	bcc.n	800685e <SetMode+0x66>
 800683c:	2c02      	cmp	r4, #2
 800683e:	d1e4      	bne.n	800680a <SetMode+0x12>
		value &= 0xF7;
 8006840:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006844:	f023 0308 	bic.w	r3, r3, #8
 8006848:	f88d 3006 	strb.w	r3, [sp, #6]
		value2 &= 0xF7;
 800684c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006850:	f023 0308 	bic.w	r3, r3, #8
		value2 |= (MEMS_SET << HR); //set HighResolution_BIT
 8006854:	f043 0308 	orr.w	r3, r3, #8
		value2 &= 0xF7;
 8006858:	f88d 3007 	strb.w	r3, [sp, #7]
		break;
 800685c:	e007      	b.n	800686e <SetMode+0x76>
		ODR_old_value = value;
 800685e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006862:	4a13      	ldr	r2, [pc, #76]	; (80068b0 <SetMode+0xb8>)
 8006864:	7013      	strb	r3, [r2, #0]
		value &= 0x0F;
 8006866:	f003 030f 	and.w	r3, r3, #15
 800686a:	f88d 3006 	strb.w	r3, [sp, #6]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800686e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8006872:	2120      	movs	r1, #32
 8006874:	2033      	movs	r0, #51	; 0x33
 8006876:	f7ff feff 	bl	8006678 <i2cWrite>
	}

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
 800687a:	2800      	cmp	r0, #0
 800687c:	d0c5      	beq.n	800680a <SetMode+0x12>
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800687e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006882:	2123      	movs	r1, #35	; 0x23
 8006884:	2033      	movs	r0, #51	; 0x33
 8006886:	f7ff fef7 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 800688a:	3000      	adds	r0, #0
 800688c:	bf18      	it	ne
 800688e:	2001      	movne	r0, #1

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG4_A, value2))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 8006890:	b002      	add	sp, #8
 8006892:	bd10      	pop	{r4, pc}
		value &= 0xF7;
 8006894:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006898:	f023 0308 	bic.w	r3, r3, #8
		value |= (MEMS_SET << LPEN);
 800689c:	f043 0308 	orr.w	r3, r3, #8
 80068a0:	f88d 3006 	strb.w	r3, [sp, #6]
		value2 &= 0xF7;
 80068a4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80068a8:	f023 0308 	bic.w	r3, r3, #8
 80068ac:	e7d4      	b.n	8006858 <SetMode+0x60>
 80068ae:	bf00      	nop
 80068b0:	20002cb8 	.word	0x20002cb8

080068b4 <SetAxis>:
 * Output         : None
 * Note           : You MUST use all input variable in the argument, as example
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetAxis(Axis_t axis)
{
 80068b4:	b513      	push	{r0, r1, r4, lr}
 80068b6:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 80068b8:	f10d 0207 	add.w	r2, sp, #7
 80068bc:	2120      	movs	r1, #32
 80068be:	2033      	movs	r0, #51	; 0x33
 80068c0:	f7ff fef8 	bl	80066b4 <ReadReg>
 80068c4:	b178      	cbz	r0, 80068e6 <SetAxis+0x32>
		return MEMS_ERROR;
	value &= 0xF8;
 80068c6:	f89d 2007 	ldrb.w	r2, [sp, #7]
	value |= (0x07 & axis);
 80068ca:	f004 0407 	and.w	r4, r4, #7
	value &= 0xF8;
 80068ce:	f022 0207 	bic.w	r2, r2, #7
	value |= (0x07 & axis);
 80068d2:	4322      	orrs	r2, r4
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80068d4:	2120      	movs	r1, #32
 80068d6:	2033      	movs	r0, #51	; 0x33
	value |= (0x07 & axis);
 80068d8:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80068dc:	f7ff fecc 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 80068e0:	3000      	adds	r0, #0
 80068e2:	bf18      	it	ne
 80068e4:	2001      	movne	r0, #1

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 80068e6:	b002      	add	sp, #8
 80068e8:	bd10      	pop	{r4, pc}

080068ea <SetFullScale>:
 * Input          : FULLSCALE_2/FULLSCALE_4/FULLSCALE_8/FULLSCALE_16
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetFullScale(Fullscale_t fs)
{
 80068ea:	b513      	push	{r0, r1, r4, lr}
 80068ec:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG4_A, &value))
 80068ee:	f10d 0207 	add.w	r2, sp, #7
 80068f2:	2123      	movs	r1, #35	; 0x23
 80068f4:	2033      	movs	r0, #51	; 0x33
 80068f6:	f7ff fedd 	bl	80066b4 <ReadReg>
 80068fa:	b178      	cbz	r0, 800691c <SetFullScale+0x32>
		return MEMS_ERROR;

	value &= 0xCF;
 80068fc:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006900:	2123      	movs	r1, #35	; 0x23
	value &= 0xCF;
 8006902:	f022 0230 	bic.w	r2, r2, #48	; 0x30
	value |= (fs << FS);
 8006906:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 800690a:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800690c:	2033      	movs	r0, #51	; 0x33
	value |= (fs << FS);
 800690e:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006912:	f7ff feb1 	bl	8006678 <i2cWrite>
		return MEMS_ERROR;
 8006916:	3000      	adds	r0, #0
 8006918:	bf18      	it	ne
 800691a:	2001      	movne	r0, #1

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG4_A, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 800691c:	b002      	add	sp, #8
 800691e:	bd10      	pop	{r4, pc}

08006920 <FIFOModeEnable>:
 *******************************************************************************/
status_t FIFOModeEnable(FifoMode_t fm)
{
	u8_t value;

	if (fm == FIFO_DISABLE)
 8006920:	2804      	cmp	r0, #4
{
 8006922:	b507      	push	{r0, r1, r2, lr}
	if (fm == FIFO_DISABLE)
 8006924:	d12c      	bne.n	8006980 <FIFOModeEnable+0x60>
	{
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 8006926:	f10d 0207 	add.w	r2, sp, #7
 800692a:	212e      	movs	r1, #46	; 0x2e
 800692c:	2033      	movs	r0, #51	; 0x33
 800692e:	f7ff fec1 	bl	80066b4 <ReadReg>
 8006932:	b918      	cbnz	r0, 800693c <FIFOModeEnable+0x1c>
			return MEMS_ERROR;
 8006934:	2000      	movs	r0, #0
		value |= (fm << FM); //fifo mode configuration
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
			return MEMS_ERROR;
	}
	return MEMS_SUCCESS;
}
 8006936:	b003      	add	sp, #12
 8006938:	f85d fb04 	ldr.w	pc, [sp], #4
		value &= 0x1f;
 800693c:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006940:	212e      	movs	r1, #46	; 0x2e
		value &= 0x1f;
 8006942:	f002 021f 	and.w	r2, r2, #31
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006946:	2033      	movs	r0, #51	; 0x33
		value &= 0x1f;
 8006948:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800694c:	f7ff fe94 	bl	8006678 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value)) //fifo mode bypass
 8006950:	2800      	cmp	r0, #0
 8006952:	d0ef      	beq.n	8006934 <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 8006954:	f10d 0207 	add.w	r2, sp, #7
 8006958:	2124      	movs	r1, #36	; 0x24
 800695a:	2033      	movs	r0, #51	; 0x33
 800695c:	f7ff feaa 	bl	80066b4 <ReadReg>
 8006960:	2800      	cmp	r0, #0
 8006962:	d0e7      	beq.n	8006934 <FIFOModeEnable+0x14>
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006964:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 8006966:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800696a:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
 800696e:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006972:	2033      	movs	r0, #51	; 0x33
 8006974:	f7ff fe80 	bl	8006678 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
 8006978:	2800      	cmp	r0, #0
 800697a:	d0db      	beq.n	8006934 <FIFOModeEnable+0x14>
	return MEMS_SUCCESS;
 800697c:	2001      	movs	r0, #1
 800697e:	e7da      	b.n	8006936 <FIFOModeEnable+0x16>
	if (fm == FIFO_BYPASS_MODE)
 8006980:	bb28      	cbnz	r0, 80069ce <FIFOModeEnable+0xae>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 8006982:	f10d 0207 	add.w	r2, sp, #7
 8006986:	2124      	movs	r1, #36	; 0x24
 8006988:	2033      	movs	r0, #51	; 0x33
 800698a:	f7ff fe93 	bl	80066b4 <ReadReg>
 800698e:	2800      	cmp	r0, #0
 8006990:	d0d0      	beq.n	8006934 <FIFOModeEnable+0x14>
		value &= 0xBF;
 8006992:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006996:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 8006998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 800699c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80069a0:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 80069a2:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80069a6:	f7ff fe67 	bl	8006678 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 80069aa:	2800      	cmp	r0, #0
 80069ac:	d0c2      	beq.n	8006934 <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 80069ae:	f10d 0207 	add.w	r2, sp, #7
 80069b2:	212e      	movs	r1, #46	; 0x2e
 80069b4:	2033      	movs	r0, #51	; 0x33
 80069b6:	f7ff fe7d 	bl	80066b4 <ReadReg>
 80069ba:	2800      	cmp	r0, #0
 80069bc:	d0ba      	beq.n	8006934 <FIFOModeEnable+0x14>
		value &= 0x1f;
 80069be:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80069c2:	212e      	movs	r1, #46	; 0x2e
		value &= 0x1f;
 80069c4:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 80069c8:	f88d 2007 	strb.w	r2, [sp, #7]
 80069cc:	e7d1      	b.n	8006972 <FIFOModeEnable+0x52>
	if (fm == FIFO_MODE)
 80069ce:	2801      	cmp	r0, #1
 80069d0:	d12d      	bne.n	8006a2e <FIFOModeEnable+0x10e>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 80069d2:	f10d 0207 	add.w	r2, sp, #7
 80069d6:	2124      	movs	r1, #36	; 0x24
 80069d8:	2033      	movs	r0, #51	; 0x33
 80069da:	f7ff fe6b 	bl	80066b4 <ReadReg>
 80069de:	2800      	cmp	r0, #0
 80069e0:	d0a8      	beq.n	8006934 <FIFOModeEnable+0x14>
		value &= 0xBF;
 80069e2:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80069e6:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 80069e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 80069ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80069f0:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 80069f2:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80069f6:	f7ff fe3f 	bl	8006678 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 80069fa:	2800      	cmp	r0, #0
 80069fc:	d09a      	beq.n	8006934 <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 80069fe:	f10d 0207 	add.w	r2, sp, #7
 8006a02:	212e      	movs	r1, #46	; 0x2e
 8006a04:	2033      	movs	r0, #51	; 0x33
 8006a06:	f7ff fe55 	bl	80066b4 <ReadReg>
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	d092      	beq.n	8006934 <FIFOModeEnable+0x14>
		value &= 0x1f;
 8006a0e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006a12:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 8006a16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006a1a:	212e      	movs	r1, #46	; 0x2e
 8006a1c:	2033      	movs	r0, #51	; 0x33
		value |= (fm << FM); //fifo mode configuration
 8006a1e:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006a22:	f7ff fe29 	bl	8006678 <i2cWrite>
			return MEMS_ERROR;
 8006a26:	3000      	adds	r0, #0
 8006a28:	bf18      	it	ne
 8006a2a:	2001      	movne	r0, #1
 8006a2c:	e783      	b.n	8006936 <FIFOModeEnable+0x16>
	if (fm == FIFO_STREAM_MODE)
 8006a2e:	2802      	cmp	r0, #2
 8006a30:	d127      	bne.n	8006a82 <FIFOModeEnable+0x162>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 8006a32:	f10d 0207 	add.w	r2, sp, #7
 8006a36:	2124      	movs	r1, #36	; 0x24
 8006a38:	2033      	movs	r0, #51	; 0x33
 8006a3a:	f7ff fe3b 	bl	80066b4 <ReadReg>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	f43f af78 	beq.w	8006934 <FIFOModeEnable+0x14>
		value &= 0xBF;
 8006a44:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006a48:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 8006a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 8006a4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006a52:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 8006a54:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006a58:	f7ff fe0e 	bl	8006678 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	f43f af69 	beq.w	8006934 <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 8006a62:	f10d 0207 	add.w	r2, sp, #7
 8006a66:	212e      	movs	r1, #46	; 0x2e
 8006a68:	2033      	movs	r0, #51	; 0x33
 8006a6a:	f7ff fe23 	bl	80066b4 <ReadReg>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	f43f af60 	beq.w	8006934 <FIFOModeEnable+0x14>
		value &= 0x1f;
 8006a74:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006a78:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 8006a7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a80:	e7cb      	b.n	8006a1a <FIFOModeEnable+0xfa>
	if (fm == FIFO_TRIGGER_MODE)
 8006a82:	2803      	cmp	r0, #3
 8006a84:	f47f af7a 	bne.w	800697c <FIFOModeEnable+0x5c>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 8006a88:	f10d 0207 	add.w	r2, sp, #7
 8006a8c:	2124      	movs	r1, #36	; 0x24
 8006a8e:	2033      	movs	r0, #51	; 0x33
 8006a90:	f7ff fe10 	bl	80066b4 <ReadReg>
 8006a94:	2800      	cmp	r0, #0
 8006a96:	f43f af4d 	beq.w	8006934 <FIFOModeEnable+0x14>
		value &= 0xBF;
 8006a9a:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006a9e:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 8006aa0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 8006aa4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006aa8:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 8006aaa:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8006aae:	f7ff fde3 	bl	8006678 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	f43f af3e 	beq.w	8006934 <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 8006ab8:	f10d 0207 	add.w	r2, sp, #7
 8006abc:	212e      	movs	r1, #46	; 0x2e
 8006abe:	2033      	movs	r0, #51	; 0x33
 8006ac0:	f7ff fdf8 	bl	80066b4 <ReadReg>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	f43f af35 	beq.w	8006934 <FIFOModeEnable+0x14>
		value &= 0x1f;
 8006aca:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006ace:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 8006ad2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006ad6:	e7a0      	b.n	8006a1a <FIFOModeEnable+0xfa>

08006ad8 <lsm303dlhcConfig>:
{
 8006ad8:	b508      	push	{r3, lr}
   	SetODR(ODR_400Hz);
 8006ada:	2007      	movs	r0, #7
 8006adc:	f7ff fdee 	bl	80066bc <SetODR>
   	SetODR_M(ODR_30Hz_M);
 8006ae0:	2005      	movs	r0, #5
 8006ae2:	f7ff fe0b 	bl	80066fc <SetODR_M>
   	SetMode(NORMAL);
 8006ae6:	2002      	movs	r0, #2
 8006ae8:	f7ff fe86 	bl	80067f8 <SetMode>
   	SetModeMag(CONTINUOUS_MODE);
 8006aec:	2000      	movs	r0, #0
 8006aee:	f7ff fe51 	bl	8006794 <SetModeMag>
   	SetFullScale(FULLSCALE_8);
 8006af2:	2002      	movs	r0, #2
 8006af4:	f7ff fef9 	bl	80068ea <SetFullScale>
   	SetGainMag(GAIN_1100_M);
 8006af8:	2001      	movs	r0, #1
 8006afa:	f7ff fe35 	bl	8006768 <SetGainMag>
   	FIFOModeEnable(FIFO_DISABLE);
 8006afe:	2004      	movs	r0, #4
 8006b00:	f7ff ff0e 	bl	8006920 <FIFOModeEnable>
   	SetAxis(X_ENABLE | Y_ENABLE | Z_ENABLE);
 8006b04:	2007      	movs	r0, #7
 8006b06:	f7ff fed5 	bl	80068b4 <SetAxis>
}
 8006b0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   	SetTemperature(MEMS_ENABLE);
 8006b0e:	2001      	movs	r0, #1
 8006b10:	f7ff be0f 	b.w	8006732 <SetTemperature>

08006b14 <lsm303dlhcReadAcc>:
	return MEMS_SUCCESS;
}

// Read 3 accel values into user-provided buffer. No overrun checking is done.
void lsm303dlhcReadAcc(int16_t *accData)
{
 8006b14:	b513      	push	{r0, r1, r4, lr}
    uint8_t buf[6];
    i2cRead(ACC_I2C_ADDRESS, OUT_X_L_A | 0x80, 6, buf);
 8006b16:	2206      	movs	r2, #6
{
 8006b18:	4604      	mov	r4, r0
    i2cRead(ACC_I2C_ADDRESS, OUT_X_L_A | 0x80, 6, buf);
 8006b1a:	466b      	mov	r3, sp
 8006b1c:	21a8      	movs	r1, #168	; 0xa8
 8006b1e:	2033      	movs	r0, #51	; 0x33
 8006b20:	f7ff fd92 	bl	8006648 <i2cRead>
    accData[1] = -(int16_t)((buf[1] << 8) | buf[0]) / 16;	// X_H, X_L
 8006b24:	2110      	movs	r1, #16
 8006b26:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8006b2a:	f89d 3000 	ldrb.w	r3, [sp]
 8006b2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006b32:	b21b      	sxth	r3, r3
 8006b34:	fb93 f3f1 	sdiv	r3, r3, r1
 8006b38:	425b      	negs	r3, r3
 8006b3a:	8063      	strh	r3, [r4, #2]
    accData[0] =  (int16_t)((buf[3] << 8) | buf[2]) / 16;	// Y_H, Y_L
 8006b3c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8006b40:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006b44:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8006b48:	b212      	sxth	r2, r2
 8006b4a:	fb92 f2f1 	sdiv	r2, r2, r1
    accData[2] =  (int16_t)((buf[5] << 8) | buf[4]) / 16;	// Z_H, Z_L
 8006b4e:	f89d 3004 	ldrb.w	r3, [sp, #4]
    accData[0] =  (int16_t)((buf[3] << 8) | buf[2]) / 16;	// Y_H, Y_L
 8006b52:	8022      	strh	r2, [r4, #0]
    accData[2] =  (int16_t)((buf[5] << 8) | buf[4]) / 16;	// Z_H, Z_L
 8006b54:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8006b58:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006b5c:	b21b      	sxth	r3, r3
 8006b5e:	fb93 f3f1 	sdiv	r3, r3, r1
 8006b62:	80a3      	strh	r3, [r4, #4]
}
 8006b64:	b002      	add	sp, #8
 8006b66:	bd10      	pop	{r4, pc}

08006b68 <microrl_run>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/


void microrl_run(void *pvParameters)
{
 8006b68:	b508      	push	{r3, lr}
	consoleInit();
 8006b6a:	f7ff fb7d 	bl	8006268 <consoleInit>
	microrl_terminalInit();
 8006b6e:	f7ff fb87 	bl	8006280 <microrl_terminalInit>
	while(1)
	{
		microrl_terminalProcess();
 8006b72:	f7ff fba3 	bl	80062bc <microrl_terminalProcess>
 8006b76:	e7fc      	b.n	8006b72 <microrl_run+0xa>

08006b78 <vLedTask>:
    while(1)
    {
//    	vTaskDelay(periodBlink);

        vTaskDelay(10);
        if(pulseValue <= 0) step = 10;
 8006b78:	4d0c      	ldr	r5, [pc, #48]	; (8006bac <vLedTask+0x34>)
{
 8006b7a:	b508      	push	{r3, lr}
 8006b7c:	462e      	mov	r6, r5
 8006b7e:	4c0c      	ldr	r4, [pc, #48]	; (8006bb0 <vLedTask+0x38>)
        vTaskDelay(10);
 8006b80:	200a      	movs	r0, #10
 8006b82:	f7ff f875 	bl	8005c70 <vTaskDelay>
        if(pulseValue <= 0) step = 10;
 8006b86:	882b      	ldrh	r3, [r5, #0]
 8006b88:	b94b      	cbnz	r3, 8006b9e <vLedTask+0x26>
 8006b8a:	220a      	movs	r2, #10
        if(pulseValue >= 1000) step = -10;
 8006b8c:	8022      	strh	r2, [r4, #0]
        pulseValue += step;
 8006b8e:	8822      	ldrh	r2, [r4, #0]
 8006b90:	4413      	add	r3, r2
	htim1.Instance->CCR2 = pulseValue;
 8006b92:	4a08      	ldr	r2, [pc, #32]	; (8006bb4 <vLedTask+0x3c>)
        pulseValue += step;
 8006b94:	b29b      	uxth	r3, r3
	htim1.Instance->CCR2 = pulseValue;
 8006b96:	6812      	ldr	r2, [r2, #0]
        pulseValue += step;
 8006b98:	8033      	strh	r3, [r6, #0]
	htim1.Instance->CCR2 = pulseValue;
 8006b9a:	6393      	str	r3, [r2, #56]	; 0x38
 8006b9c:	e7f0      	b.n	8006b80 <vLedTask+0x8>
        if(pulseValue >= 1000) step = -10;
 8006b9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ba2:	d3f4      	bcc.n	8006b8e <vLedTask+0x16>
 8006ba4:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8006ba8:	e7f0      	b.n	8006b8c <vLedTask+0x14>
 8006baa:	bf00      	nop
 8006bac:	20002cc0 	.word	0x20002cc0
 8006bb0:	20002cc2 	.word	0x20002cc2
 8006bb4:	20003084 	.word	0x20003084

08006bb8 <main>:
	/* Terminate initTask */
	vTaskDelete(NULL);
}

int main(void)
{
 8006bb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
//
//	/* Enable all interrupts */
//	__set_PRIMASK(0);

	//		   Task_func		       Task_name   Stack	    Param  Prio			   Handler
	xTaskCreate(initTask, (signed char *) "Init",  128, (void *) NULL, 2, (xTaskHandle *) NULL);
 8006bba:	2300      	movs	r3, #0
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	9303      	str	r3, [sp, #12]
 8006bc0:	9302      	str	r3, [sp, #8]
 8006bc2:	9301      	str	r3, [sp, #4]
 8006bc4:	9200      	str	r2, [sp, #0]
 8006bc6:	4904      	ldr	r1, [pc, #16]	; (8006bd8 <main+0x20>)
 8006bc8:	2280      	movs	r2, #128	; 0x80
 8006bca:	4804      	ldr	r0, [pc, #16]	; (8006bdc <main+0x24>)
 8006bcc:	f7fe fd86 	bl	80056dc <xTaskGenericCreate>

	/*  ,      . */
	vTaskStartScheduler();
 8006bd0:	f7fe feb6 	bl	8005940 <vTaskStartScheduler>
 8006bd4:	e7fe      	b.n	8006bd4 <main+0x1c>
 8006bd6:	bf00      	nop
 8006bd8:	0800912d 	.word	0x0800912d
 8006bdc:	08006c8d 	.word	0x08006c8d

08006be0 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8006be0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler */
  static uint32_t delay = 0;
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
	  for(delay = 0; delay < 1000000; delay++)
 8006be2:	4c07      	ldr	r4, [pc, #28]	; (8006c00 <Error_Handler+0x20>)
 8006be4:	4e07      	ldr	r6, [pc, #28]	; (8006c04 <Error_Handler+0x24>)
		  continue;

	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8006be6:	4d08      	ldr	r5, [pc, #32]	; (8006c08 <Error_Handler+0x28>)
{
 8006be8:	2300      	movs	r3, #0
	  for(delay = 0; delay < 1000000; delay++)
 8006bea:	3301      	adds	r3, #1
 8006bec:	42a3      	cmp	r3, r4
 8006bee:	d1fc      	bne.n	8006bea <Error_Handler+0xa>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8006bf0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	6034      	str	r4, [r6, #0]
 8006bf8:	f7fb f987 	bl	8001f0a <HAL_GPIO_TogglePin>
	  for(delay = 0; delay < 1000000; delay++)
 8006bfc:	e7f4      	b.n	8006be8 <Error_Handler+0x8>
 8006bfe:	bf00      	nop
 8006c00:	000f4240 	.word	0x000f4240
 8006c04:	20002cbc 	.word	0x20002cbc
 8006c08:	40011000 	.word	0x40011000

08006c0c <SystemClock_Config>:
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 8006c10:	b530      	push	{r4, r5, lr}
 8006c12:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006c14:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c16:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006c18:	2100      	movs	r1, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006c1a:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006c1c:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006c1e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c22:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006c24:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006c26:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006c28:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006c2a:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006c2c:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c2e:	f7fc f8cf 	bl	8002dd0 <HAL_RCC_OscConfig>
 8006c32:	b108      	cbz	r0, 8006c38 <SystemClock_Config+0x2c>
    Error_Handler();
 8006c34:	f7ff ffd4 	bl	8006be0 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006c38:	250f      	movs	r5, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006c3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006c3e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006c40:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006c42:	4621      	mov	r1, r4
 8006c44:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006c46:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006c48:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006c4a:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006c4c:	f7fc fb62 	bl	8003314 <HAL_RCC_ClockConfig>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d1ef      	bne.n	8006c34 <SystemClock_Config+0x28>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006c54:	2310      	movs	r3, #16
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8006c56:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006c58:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006c5a:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006c5c:	f7fc fc44 	bl	80034e8 <HAL_RCCEx_PeriphCLKConfig>
 8006c60:	4604      	mov	r4, r0
 8006c62:	2800      	cmp	r0, #0
 8006c64:	d1e6      	bne.n	8006c34 <SystemClock_Config+0x28>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006c66:	f7fc fc09 	bl	800347c <HAL_RCC_GetHCLKFreq>
 8006c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c6e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006c72:	f7fa fdbd 	bl	80017f0 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006c76:	2004      	movs	r0, #4
 8006c78:	f7fa fdd0 	bl	800181c <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8006c7c:	4622      	mov	r2, r4
 8006c7e:	4629      	mov	r1, r5
 8006c80:	f04f 30ff 	mov.w	r0, #4294967295
 8006c84:	f7fa fd74 	bl	8001770 <HAL_NVIC_SetPriority>
}
 8006c88:	b017      	add	sp, #92	; 0x5c
 8006c8a:	bd30      	pop	{r4, r5, pc}

08006c8c <initTask>:
{
 8006c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	periodBlink = 100;
 8006c90:	2664      	movs	r6, #100	; 0x64
{
 8006c92:	b09e      	sub	sp, #120	; 0x78
	__HAL_RCC_I2C2_CLK_ENABLE();
 8006c94:	4c76      	ldr	r4, [pc, #472]	; (8006e70 <initTask+0x1e4>)
	HAL_Init();
 8006c96:	f7fa fa43 	bl	8001120 <HAL_Init>
	periodBlink = 100;
 8006c9a:	4b76      	ldr	r3, [pc, #472]	; (8006e74 <initTask+0x1e8>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c9c:	f04f 0801 	mov.w	r8, #1
	periodBlink = 100;
 8006ca0:	601e      	str	r6, [r3, #0]
	SystemClock_Config();
 8006ca2:	f7ff ffb3 	bl	8006c0c <SystemClock_Config>
	__HAL_RCC_I2C2_CLK_ENABLE();
 8006ca6:	69e3      	ldr	r3, [r4, #28]
	vTaskDelay(100);
 8006ca8:	4630      	mov	r0, r6
	__HAL_RCC_I2C2_CLK_ENABLE();
 8006caa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006cae:	61e3      	str	r3, [r4, #28]
 8006cb0:	69e3      	ldr	r3, [r4, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cb2:	2702      	movs	r7, #2
	__HAL_RCC_I2C2_CLK_ENABLE();
 8006cb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cb8:	9304      	str	r3, [sp, #16]
 8006cba:	9b04      	ldr	r3, [sp, #16]
	vTaskDelay(100);
 8006cbc:	f7fe ffd8 	bl	8005c70 <vTaskDelay>
	__HAL_RCC_I2C2_FORCE_RESET();
 8006cc0:	6923      	ldr	r3, [r4, #16]
	vTaskDelay(100);
 8006cc2:	4630      	mov	r0, r6
	__HAL_RCC_I2C2_FORCE_RESET();
 8006cc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006cc8:	6123      	str	r3, [r4, #16]
	vTaskDelay(100);
 8006cca:	f7fe ffd1 	bl	8005c70 <vTaskDelay>
	__HAL_RCC_I2C2_RELEASE_RESET();
 8006cce:	6923      	ldr	r3, [r4, #16]
	vTaskDelay(100);
 8006cd0:	4630      	mov	r0, r6
	__HAL_RCC_I2C2_RELEASE_RESET();
 8006cd2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006cd6:	6123      	str	r3, [r4, #16]
	vTaskDelay(100);
 8006cd8:	f7fe ffca 	bl	8005c70 <vTaskDelay>
	vTaskDelay(1000);
 8006cdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006ce0:	f7fe ffc6 	bl	8005c70 <vTaskDelay>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ce4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8006ce6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ce8:	f043 0310 	orr.w	r3, r3, #16
 8006cec:	61a3      	str	r3, [r4, #24]
 8006cee:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8006cf0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006cf4:	f003 0310 	and.w	r3, r3, #16
 8006cf8:	9306      	str	r3, [sp, #24]
 8006cfa:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cfc:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8006cfe:	485e      	ldr	r0, [pc, #376]	; (8006e78 <initTask+0x1ec>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006d00:	f043 0320 	orr.w	r3, r3, #32
 8006d04:	61a3      	str	r3, [r4, #24]
 8006d06:	69a3      	ldr	r3, [r4, #24]
  htim1.Instance = TIM1;
 8006d08:	4d5c      	ldr	r5, [pc, #368]	; (8006e7c <initTask+0x1f0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006d0a:	f003 0320 	and.w	r3, r3, #32
 8006d0e:	9307      	str	r3, [sp, #28]
 8006d10:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d12:	69a3      	ldr	r3, [r4, #24]
 8006d14:	f043 0304 	orr.w	r3, r3, #4
 8006d18:	61a3      	str	r3, [r4, #24]
 8006d1a:	69a3      	ldr	r3, [r4, #24]
 8006d1c:	f003 0304 	and.w	r3, r3, #4
 8006d20:	9308      	str	r3, [sp, #32]
 8006d22:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d24:	69a3      	ldr	r3, [r4, #24]
 8006d26:	f043 0308 	orr.w	r3, r3, #8
 8006d2a:	61a3      	str	r3, [r4, #24]
 8006d2c:	69a3      	ldr	r3, [r4, #24]
 8006d2e:	f003 0308 	and.w	r3, r3, #8
 8006d32:	9309      	str	r3, [sp, #36]	; 0x24
 8006d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8006d36:	f7fb f8e3 	bl	8001f00 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8006d3a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d3e:	a917      	add	r1, sp, #92	; 0x5c
 8006d40:	484d      	ldr	r0, [pc, #308]	; (8006e78 <initTask+0x1ec>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8006d42:	9317      	str	r3, [sp, #92]	; 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d44:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d48:	971a      	str	r7, [sp, #104]	; 0x68
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d4a:	f7fa ffed 	bl	8001d28 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006d4e:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8006d50:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006d52:	ea43 0308 	orr.w	r3, r3, r8
 8006d56:	6163      	str	r3, [r4, #20]
 8006d58:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8006d5a:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006d5c:	ea03 0308 	and.w	r3, r3, r8
 8006d60:	9305      	str	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8006d62:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006d64:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8006d66:	f7fa fd03 	bl	8001770 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006d6a:	200b      	movs	r0, #11
 8006d6c:	f7fa fd34 	bl	80017d8 <HAL_NVIC_EnableIRQ>
	MX_ADC1_Init();
 8006d70:	f7ff f9b8 	bl	80060e4 <MX_ADC1_Init>
  htim1.Init.Prescaler = 720-1;
 8006d74:	f240 2ccf 	movw	ip, #719	; 0x2cf
 8006d78:	4b41      	ldr	r3, [pc, #260]	; (8006e80 <initTask+0x1f4>)
  htim1.Init.Period = 1000-1;
 8006d7a:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim1.Init.Prescaler = 720-1;
 8006d7e:	e885 1008 	stmia.w	r5, {r3, ip}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d82:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006d84:	4628      	mov	r0, r5
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d86:	60ab      	str	r3, [r5, #8]
  htim1.Init.Period = 1000-1;
 8006d88:	60ea      	str	r2, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006d8a:	612b      	str	r3, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8006d8c:	616b      	str	r3, [r5, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006d8e:	f7fc fe55 	bl	8003a3c <HAL_TIM_Base_Init>
 8006d92:	b108      	cbz	r0, 8006d98 <initTask+0x10c>
    Error_Handler();
 8006d94:	f7ff ff24 	bl	8006be0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006d98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d9c:	a91e      	add	r1, sp, #120	; 0x78
 8006d9e:	f841 3d48 	str.w	r3, [r1, #-72]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006da2:	4628      	mov	r0, r5
 8006da4:	f7fc fd49 	bl	800383a <HAL_TIM_ConfigClockSource>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d1f3      	bne.n	8006d94 <initTask+0x108>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006dac:	4628      	mov	r0, r5
 8006dae:	f7fc fe5f 	bl	8003a70 <HAL_TIM_PWM_Init>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	d1ee      	bne.n	8006d94 <initTask+0x108>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006db6:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006db8:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006dba:	a90a      	add	r1, sp, #40	; 0x28
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	f7fc ff46 	bl	8003c4e <HAL_TIMEx_MasterConfigSynchronization>
 8006dc2:	2800      	cmp	r0, #0
 8006dc4:	d1e6      	bne.n	8006d94 <initTask+0x108>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006dc6:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8006dc8:	9011      	str	r0, [sp, #68]	; 0x44
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006dca:	9012      	str	r0, [sp, #72]	; 0x48
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006dcc:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006dce:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006dd0:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006dd2:	9016      	str	r0, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006dd4:	2204      	movs	r2, #4
 8006dd6:	a910      	add	r1, sp, #64	; 0x40
 8006dd8:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006dda:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006ddc:	f7fc fe98 	bl	8003b10 <HAL_TIM_PWM_ConfigChannel>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	d1d7      	bne.n	8006d94 <initTask+0x108>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006de4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006de8:	9017      	str	r0, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006dea:	9018      	str	r0, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006dec:	9019      	str	r0, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.DeadTime = 0;
 8006dee:	901a      	str	r0, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006df0:	901b      	str	r0, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006df2:	901d      	str	r0, [sp, #116]	; 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006df4:	a917      	add	r1, sp, #92	; 0x5c
 8006df6:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006df8:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006dfa:	f7fc ff08 	bl	8003c0e <HAL_TIMEx_ConfigBreakDeadTime>
 8006dfe:	4604      	mov	r4, r0
 8006e00:	2800      	cmp	r0, #0
 8006e02:	d1c7      	bne.n	8006d94 <initTask+0x108>
  HAL_TIM_MspPostInit(&htim1);
 8006e04:	4628      	mov	r0, r5
 8006e06:	f000 f9af 	bl	8007168 <HAL_TIM_MspPostInit>
	MX_I2C2_Init();
 8006e0a:	f7ff fbfd 	bl	8006608 <MX_I2C2_Init>
	MX_USB_DEVICE_Init();
 8006e0e:	f000 fa35 	bl	800727c <MX_USB_DEVICE_Init>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8006e12:	2104      	movs	r1, #4
 8006e14:	4628      	mov	r0, r5
 8006e16:	f7fc fee9 	bl	8003bec <HAL_TIMEx_PWMN_Start>
	SensInit();
 8006e1a:	f000 f885 	bl	8006f28 <SensInit>
	xTaskCreate(	vLedTask,"led",
 8006e1e:	4623      	mov	r3, r4
 8006e20:	4632      	mov	r2, r6
 8006e22:	9403      	str	r4, [sp, #12]
 8006e24:	9402      	str	r4, [sp, #8]
 8006e26:	9401      	str	r4, [sp, #4]
 8006e28:	f8cd 8000 	str.w	r8, [sp]
 8006e2c:	4915      	ldr	r1, [pc, #84]	; (8006e84 <initTask+0x1f8>)
 8006e2e:	4816      	ldr	r0, [pc, #88]	; (8006e88 <initTask+0x1fc>)
 8006e30:	f7fe fc54 	bl	80056dc <xTaskGenericCreate>
	xTaskCreate(	microrl_run,"microrl",
 8006e34:	4623      	mov	r3, r4
 8006e36:	9403      	str	r4, [sp, #12]
 8006e38:	9402      	str	r4, [sp, #8]
 8006e3a:	9401      	str	r4, [sp, #4]
 8006e3c:	9700      	str	r7, [sp, #0]
 8006e3e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006e42:	4912      	ldr	r1, [pc, #72]	; (8006e8c <initTask+0x200>)
 8006e44:	4812      	ldr	r0, [pc, #72]	; (8006e90 <initTask+0x204>)
 8006e46:	f7fe fc49 	bl	80056dc <xTaskGenericCreate>
	xTaskCreate(	SensorTask,"Sensor",
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	4910      	ldr	r1, [pc, #64]	; (8006e94 <initTask+0x208>)
 8006e54:	4623      	mov	r3, r4
 8006e56:	9403      	str	r4, [sp, #12]
 8006e58:	9402      	str	r4, [sp, #8]
 8006e5a:	9401      	str	r4, [sp, #4]
 8006e5c:	480e      	ldr	r0, [pc, #56]	; (8006e98 <initTask+0x20c>)
 8006e5e:	f7fe fc3d 	bl	80056dc <xTaskGenericCreate>
	vTaskDelete(NULL);
 8006e62:	4620      	mov	r0, r4
 8006e64:	f7fe fd14 	bl	8005890 <vTaskDelete>
}
 8006e68:	b01e      	add	sp, #120	; 0x78
 8006e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e6e:	bf00      	nop
 8006e70:	40021000 	.word	0x40021000
 8006e74:	200030c0 	.word	0x200030c0
 8006e78:	40011000 	.word	0x40011000
 8006e7c:	20003084 	.word	0x20003084
 8006e80:	40012c00 	.word	0x40012c00
 8006e84:	0800911a 	.word	0x0800911a
 8006e88:	08006b79 	.word	0x08006b79
 8006e8c:	0800911e 	.word	0x0800911e
 8006e90:	08006b69 	.word	0x08006b69
 8006e94:	08009126 	.word	0x08009126
 8006e98:	08006f31 	.word	0x08006f31
 8006e9c:	00000000 	.word	0x00000000

08006ea0 <SensGetTempCPU>:
*  description:      
*  parameters:     void
*  on return:      CPU temperature in 0.1 degrees celsius
*************************************************************/
int16_t SensGetTempCPU(void)
{
 8006ea0:	b508      	push	{r3, lr}
	float Temp_Voltage = adcGetChannel(ADC_TEMP_SENSOR) * 3.3 / 4095.0;
 8006ea2:	2003      	movs	r0, #3
 8006ea4:	f7ff f968 	bl	8006178 <adcGetChannel>
 8006ea8:	f7f9 fb18 	bl	80004dc <__aeabi_i2d>
 8006eac:	a314      	add	r3, pc, #80	; (adr r3, 8006f00 <SensGetTempCPU+0x60>)
 8006eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb2:	f7f9 fb79 	bl	80005a8 <__aeabi_dmul>
 8006eb6:	a314      	add	r3, pc, #80	; (adr r3, 8006f08 <SensGetTempCPU+0x68>)
 8006eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebc:	f7f9 fc9e 	bl	80007fc <__aeabi_ddiv>
 8006ec0:	f7f9 fdac 	bl	8000a1c <__aeabi_d2f>
	const float STM32_TEMP_V25 = 1.43; 			/* V */
	const float STM32_TEMP_AVG_SLOPE = 4.3; 	/* mV/C */
	return ((STM32_TEMP_V25 - Temp_Voltage) * 1000.0 / STM32_TEMP_AVG_SLOPE + 25.0) * 10;
 8006ec4:	4601      	mov	r1, r0
 8006ec6:	4814      	ldr	r0, [pc, #80]	; (8006f18 <SensGetTempCPU+0x78>)
 8006ec8:	f7f9 fdfc 	bl	8000ac4 <__aeabi_fsub>
 8006ecc:	f7f9 fb18 	bl	8000500 <__aeabi_f2d>
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	4b12      	ldr	r3, [pc, #72]	; (8006f1c <SensGetTempCPU+0x7c>)
 8006ed4:	f7f9 fb68 	bl	80005a8 <__aeabi_dmul>
 8006ed8:	a30d      	add	r3, pc, #52	; (adr r3, 8006f10 <SensGetTempCPU+0x70>)
 8006eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ede:	f7f9 fc8d 	bl	80007fc <__aeabi_ddiv>
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	4b0e      	ldr	r3, [pc, #56]	; (8006f20 <SensGetTempCPU+0x80>)
 8006ee6:	f7f9 f9ad 	bl	8000244 <__adddf3>
 8006eea:	2200      	movs	r2, #0
 8006eec:	4b0d      	ldr	r3, [pc, #52]	; (8006f24 <SensGetTempCPU+0x84>)
 8006eee:	f7f9 fb5b 	bl	80005a8 <__aeabi_dmul>
 8006ef2:	f7f9 fd6b 	bl	80009cc <__aeabi_d2iz>
}
 8006ef6:	b200      	sxth	r0, r0
 8006ef8:	bd08      	pop	{r3, pc}
 8006efa:	bf00      	nop
 8006efc:	f3af 8000 	nop.w
 8006f00:	66666666 	.word	0x66666666
 8006f04:	400a6666 	.word	0x400a6666
 8006f08:	00000000 	.word	0x00000000
 8006f0c:	40affe00 	.word	0x40affe00
 8006f10:	40000000 	.word	0x40000000
 8006f14:	40113333 	.word	0x40113333
 8006f18:	3fb70a3d 	.word	0x3fb70a3d
 8006f1c:	408f4000 	.word	0x408f4000
 8006f20:	40390000 	.word	0x40390000
 8006f24:	40240000 	.word	0x40240000

08006f28 <SensInit>:
*  parameters:     void
*  on return:      void
*************************************************************/
void SensInit(void)
{
	lsm303dlhcConfig();
 8006f28:	f7ff bdd6 	b.w	8006ad8 <lsm303dlhcConfig>
 8006f2c:	0000      	movs	r0, r0
	...

08006f30 <SensorTask>:
//******************************************************************************
//     
//******************************************************************************

portTASK_FUNCTION_PROTO(SensorTask, pvParameters)
{
 8006f30:	b58f      	push	{r0, r1, r2, r3, r7, lr}
	AccSensor.DataMSS[0] = accel[0] * 0.0392266;  // Scale to the m/s2.
 8006f32:	a52d      	add	r5, pc, #180	; (adr r5, 8006fe8 <SensorTask+0xb8>)
 8006f34:	e9d5 4500 	ldrd	r4, r5, [r5]
    		AccSensor.Temp = 1.149 * t + 170;	// Convert to 0.1 degrees of Celcius
 8006f38:	a72d      	add	r7, pc, #180	; (adr r7, 8006ff0 <SensorTask+0xc0>)
 8006f3a:	e9d7 6700 	ldrd	r6, r7, [r7]
	portTickType xLastWakeTime;

	/* Sensors already initialized in main.c */

	// Initialise the xLastWakeTime variable with the current time.
	xLastWakeTime = xTaskGetTickCount();
 8006f3e:	f7fe fd39 	bl	80059b4 <xTaskGetTickCount>
    		AccSensor.Temp = 1.149 * t + 170;	// Convert to 0.1 degrees of Celcius
 8006f42:	f04f 0800 	mov.w	r8, #0
 8006f46:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 8006ffc <SensorTask+0xcc>
	xLastWakeTime = xTaskGetTickCount();
 8006f4a:	9001      	str	r0, [sp, #4]
	lsm303dlhcReadAcc(accel);
 8006f4c:	a802      	add	r0, sp, #8
 8006f4e:	f7ff fde1 	bl	8006b14 <lsm303dlhcReadAcc>
	AccSensor.DataMSS[0] = accel[0] * 0.0392266;  // Scale to the m/s2.
 8006f52:	f9bd 0008 	ldrsh.w	r0, [sp, #8]
 8006f56:	f7f9 fac1 	bl	80004dc <__aeabi_i2d>
 8006f5a:	4622      	mov	r2, r4
 8006f5c:	462b      	mov	r3, r5
 8006f5e:	f7f9 fb23 	bl	80005a8 <__aeabi_dmul>
 8006f62:	f7f9 fd5b 	bl	8000a1c <__aeabi_d2f>
 8006f66:	f8df a098 	ldr.w	sl, [pc, #152]	; 8007000 <SensorTask+0xd0>
 8006f6a:	f8ca 000c 	str.w	r0, [sl, #12]
	AccSensor.DataMSS[1] = accel[1] * 0.0392266;  // acc_scale: 0,004 * 9,80665 = 0,0392266 (m/s2/lsb)
 8006f6e:	f9bd 000a 	ldrsh.w	r0, [sp, #10]
 8006f72:	f7f9 fab3 	bl	80004dc <__aeabi_i2d>
 8006f76:	4622      	mov	r2, r4
 8006f78:	462b      	mov	r3, r5
 8006f7a:	f7f9 fb15 	bl	80005a8 <__aeabi_dmul>
 8006f7e:	f7f9 fd4d 	bl	8000a1c <__aeabi_d2f>
 8006f82:	f8ca 0010 	str.w	r0, [sl, #16]
	AccSensor.DataMSS[2] = accel[2] * 0.0392266;
 8006f86:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 8006f8a:	f7f9 faa7 	bl	80004dc <__aeabi_i2d>
 8006f8e:	4622      	mov	r2, r4
 8006f90:	462b      	mov	r3, r5
 8006f92:	f7f9 fb09 	bl	80005a8 <__aeabi_dmul>
 8006f96:	f7f9 fd41 	bl	8000a1c <__aeabi_d2f>
    if (TempCounter++ == 20)
 8006f9a:	4b17      	ldr	r3, [pc, #92]	; (8006ff8 <SensorTask+0xc8>)
	AccSensor.DataMSS[2] = accel[2] * 0.0392266;
 8006f9c:	f8ca 0014 	str.w	r0, [sl, #20]
    if (TempCounter++ == 20)
 8006fa0:	7819      	ldrb	r1, [r3, #0]
 8006fa2:	1c4a      	adds	r2, r1, #1
 8006fa4:	2914      	cmp	r1, #20
 8006fa6:	b2d2      	uxtb	r2, r2
 8006fa8:	d005      	beq.n	8006fb6 <SensorTask+0x86>
 8006faa:	701a      	strb	r2, [r3, #0]

    while (1)
    {
    	SensUpdateAcc();                     // Read accel sensor data each cycle

		vTaskDelayUntil(&xLastWakeTime, 50); // Wait for the next cycle. Task cycle time 50 ms.
 8006fac:	2132      	movs	r1, #50	; 0x32
 8006fae:	a801      	add	r0, sp, #4
 8006fb0:	f7fe fe18 	bl	8005be4 <vTaskDelayUntil>
    	SensUpdateAcc();                     // Read accel sensor data each cycle
 8006fb4:	e7ca      	b.n	8006f4c <SensorTask+0x1c>
    	TempCounter = 0;
 8006fb6:	2200      	movs	r2, #0
    	if (GetTemperature(&t))
 8006fb8:	f10d 0002 	add.w	r0, sp, #2
    	TempCounter = 0;
 8006fbc:	701a      	strb	r2, [r3, #0]
    	if (GetTemperature(&t))
 8006fbe:	f7ff fbfe 	bl	80067be <GetTemperature>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d0f2      	beq.n	8006fac <SensorTask+0x7c>
    		AccSensor.Temp = 1.149 * t + 170;	// Convert to 0.1 degrees of Celcius
 8006fc6:	f9bd 0002 	ldrsh.w	r0, [sp, #2]
 8006fca:	f7f9 fa87 	bl	80004dc <__aeabi_i2d>
 8006fce:	4632      	mov	r2, r6
 8006fd0:	463b      	mov	r3, r7
 8006fd2:	f7f9 fae9 	bl	80005a8 <__aeabi_dmul>
 8006fd6:	4642      	mov	r2, r8
 8006fd8:	464b      	mov	r3, r9
 8006fda:	f7f9 f933 	bl	8000244 <__adddf3>
 8006fde:	f7f9 fcf5 	bl	80009cc <__aeabi_d2iz>
 8006fe2:	f8aa 0008 	strh.w	r0, [sl, #8]
 8006fe6:	e7e1      	b.n	8006fac <SensorTask+0x7c>
 8006fe8:	48443c70 	.word	0x48443c70
 8006fec:	3fa41582 	.word	0x3fa41582
 8006ff0:	d2f1a9fc 	.word	0xd2f1a9fc
 8006ff4:	3ff2624d 	.word	0x3ff2624d
 8006ff8:	20002cc4 	.word	0x20002cc4
 8006ffc:	40654000 	.word	0x40654000
 8007000:	200030c4 	.word	0x200030c4

08007004 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007004:	4b1d      	ldr	r3, [pc, #116]	; (800707c <HAL_MspInit+0x78>)
{
 8007006:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8007008:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800700a:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 800700c:	f042 0201 	orr.w	r2, r2, #1
 8007010:	619a      	str	r2, [r3, #24]
 8007012:	699b      	ldr	r3, [r3, #24]
 8007014:	f003 0301 	and.w	r3, r3, #1
 8007018:	9301      	str	r3, [sp, #4]
 800701a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800701c:	f7fa fb96 	bl	800174c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8007020:	2200      	movs	r2, #0
 8007022:	f06f 000b 	mvn.w	r0, #11
 8007026:	4611      	mov	r1, r2
 8007028:	f7fa fba2 	bl	8001770 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800702c:	2200      	movs	r2, #0
 800702e:	f06f 000a 	mvn.w	r0, #10
 8007032:	4611      	mov	r1, r2
 8007034:	f7fa fb9c 	bl	8001770 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8007038:	2200      	movs	r2, #0
 800703a:	f06f 0009 	mvn.w	r0, #9
 800703e:	4611      	mov	r1, r2
 8007040:	f7fa fb96 	bl	8001770 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8007044:	2200      	movs	r2, #0
 8007046:	f06f 0004 	mvn.w	r0, #4
 800704a:	4611      	mov	r1, r2
 800704c:	f7fa fb90 	bl	8001770 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8007050:	2200      	movs	r2, #0
 8007052:	f06f 0003 	mvn.w	r0, #3
 8007056:	4611      	mov	r1, r2
 8007058:	f7fa fb8a 	bl	8001770 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800705c:	2200      	movs	r2, #0
 800705e:	210f      	movs	r1, #15
 8007060:	f06f 0001 	mvn.w	r0, #1
 8007064:	f7fa fb84 	bl	8001770 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8007068:	2200      	movs	r2, #0
 800706a:	210f      	movs	r1, #15
 800706c:	f04f 30ff 	mov.w	r0, #4294967295
 8007070:	f7fa fb7e 	bl	8001770 <HAL_NVIC_SetPriority>
//  __HAL_AFIO_REMAP_SWJ_DISABLE();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007074:	b003      	add	sp, #12
 8007076:	f85d fb04 	ldr.w	pc, [sp], #4
 800707a:	bf00      	nop
 800707c:	40021000 	.word	0x40021000

08007080 <HAL_ADC_MspInit>:

/* USER CODE BEGIN 1 */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007080:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8007082:	6802      	ldr	r2, [r0, #0]
 8007084:	4b1d      	ldr	r3, [pc, #116]	; (80070fc <HAL_ADC_MspInit+0x7c>)
{
 8007086:	b087      	sub	sp, #28
  if(hadc->Instance==ADC1)
 8007088:	429a      	cmp	r2, r3
{
 800708a:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 800708c:	d134      	bne.n	80070f8 <HAL_ADC_MspInit+0x78>
  {
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800708e:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8007092:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007094:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007096:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800709a:	619a      	str	r2, [r3, #24]
 800709c:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800709e:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80070a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070a4:	9301      	str	r3, [sp, #4]
 80070a6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80070a8:	2360      	movs	r3, #96	; 0x60
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070aa:	4815      	ldr	r0, [pc, #84]	; (8007100 <HAL_ADC_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80070ac:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80070ae:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070b0:	f7fa fe3a 	bl	8001d28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80070b4:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070b6:	4813      	ldr	r0, [pc, #76]	; (8007104 <HAL_ADC_MspInit+0x84>)
 80070b8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80070ba:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80070bc:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070be:	f7fa fe33 	bl	8001d28 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_adc1.Instance = DMA1_Channel1;
 80070c2:	4c11      	ldr	r4, [pc, #68]	; (8007108 <HAL_ADC_MspInit+0x88>)
 80070c4:	4b11      	ldr	r3, [pc, #68]	; (800710c <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80070c6:	4620      	mov	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 80070c8:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80070ca:	2300      	movs	r3, #0
 80070cc:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80070ce:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80070d0:	2380      	movs	r3, #128	; 0x80
 80070d2:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80070d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070d8:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80070da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070de:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80070e0:	2320      	movs	r3, #32
 80070e2:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80070e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80070e8:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80070ea:	f7fa fba3 	bl	8001834 <HAL_DMA_Init>
 80070ee:	b108      	cbz	r0, 80070f4 <HAL_ADC_MspInit+0x74>
    {
      Error_Handler();
 80070f0:	f7ff fd76 	bl	8006be0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80070f4:	622c      	str	r4, [r5, #32]
 80070f6:	6265      	str	r5, [r4, #36]	; 0x24

  }

}
 80070f8:	b007      	add	sp, #28
 80070fa:	bd30      	pop	{r4, r5, pc}
 80070fc:	40012400 	.word	0x40012400
 8007100:	40010800 	.word	0x40010800
 8007104:	40010c00 	.word	0x40010c00
 8007108:	20002f28 	.word	0x20002f28
 800710c:	40020008 	.word	0x40020008

08007110 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007110:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 8007112:	6802      	ldr	r2, [r0, #0]
 8007114:	4b08      	ldr	r3, [pc, #32]	; (8007138 <HAL_I2C_MspInit+0x28>)
 8007116:	429a      	cmp	r2, r3
 8007118:	d10a      	bne.n	8007130 <HAL_I2C_MspInit+0x20>
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800711a:	2312      	movs	r3, #18
 800711c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8007120:	e88d 000c 	stmia.w	sp, {r2, r3}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007124:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007126:	4669      	mov	r1, sp
 8007128:	4804      	ldr	r0, [pc, #16]	; (800713c <HAL_I2C_MspInit+0x2c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800712a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800712c:	f7fa fdfc 	bl	8001d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8007130:	b005      	add	sp, #20
 8007132:	f85d fb04 	ldr.w	pc, [sp], #4
 8007136:	bf00      	nop
 8007138:	40005800 	.word	0x40005800
 800713c:	40010c00 	.word	0x40010c00

08007140 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM1)
 8007140:	6802      	ldr	r2, [r0, #0]
 8007142:	4b08      	ldr	r3, [pc, #32]	; (8007164 <HAL_TIM_Base_MspInit+0x24>)
{
 8007144:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8007146:	429a      	cmp	r2, r3
 8007148:	d10a      	bne.n	8007160 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800714a:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800714e:	699a      	ldr	r2, [r3, #24]
 8007150:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007154:	619a      	str	r2, [r3, #24]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800715c:	9301      	str	r3, [sp, #4]
 800715e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8007160:	b002      	add	sp, #8
 8007162:	4770      	bx	lr
 8007164:	40012c00 	.word	0x40012c00

08007168 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007168:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 800716a:	6802      	ldr	r2, [r0, #0]
 800716c:	4b08      	ldr	r3, [pc, #32]	; (8007190 <HAL_TIM_MspPostInit+0x28>)
 800716e:	429a      	cmp	r2, r3
 8007170:	d10a      	bne.n	8007188 <HAL_TIM_MspPostInit+0x20>

    /**TIM1 GPIO Configuration
    PB14     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007172:	2302      	movs	r3, #2
 8007174:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007178:	e88d 000c 	stmia.w	sp, {r2, r3}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800717c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800717e:	4669      	mov	r1, sp
 8007180:	4804      	ldr	r0, [pc, #16]	; (8007194 <HAL_TIM_MspPostInit+0x2c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007182:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007184:	f7fa fdd0 	bl	8001d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007188:	b005      	add	sp, #20
 800718a:	f85d fb04 	ldr.w	pc, [sp], #4
 800718e:	bf00      	nop
 8007190:	40012c00 	.word	0x40012c00
 8007194:	40010c00 	.word	0x40010c00

08007198 <NMI_Handler>:
 8007198:	4770      	bx	lr

0800719a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800719a:	e7fe      	b.n	800719a <HardFault_Handler>

0800719c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800719c:	e7fe      	b.n	800719c <MemManage_Handler>

0800719e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800719e:	e7fe      	b.n	800719e <BusFault_Handler>

080071a0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80071a0:	e7fe      	b.n	80071a0 <UsageFault_Handler>

080071a2 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80071a2:	4770      	bx	lr

080071a4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80071a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80071a6:	f7f9 ffcd 	bl	8001144 <HAL_IncTick>
//  HAL_SYSTICK_IRQHandler();
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80071aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 80071ae:	f7fd bd92 	b.w	8004cd6 <osSystickHandler>
	...

080071b4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80071b4:	4801      	ldr	r0, [pc, #4]	; (80071bc <DMA1_Channel1_IRQHandler+0x8>)
 80071b6:	f7fa bb8f 	b.w	80018d8 <HAL_DMA_IRQHandler>
 80071ba:	bf00      	nop
 80071bc:	20002f28 	.word	0x20002f28

080071c0 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80071c0:	4801      	ldr	r0, [pc, #4]	; (80071c8 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 80071c2:	f7fb bb3b 	b.w	800283c <HAL_PCD_IRQHandler>
 80071c6:	bf00      	nop
 80071c8:	200033ac 	.word	0x200033ac

080071cc <_sbrk>:
caddr_t _sbrk ( int incr )
{
  static unsigned char *heap = NULL;
  unsigned char *prev_heap;

  if (heap == NULL) {
 80071cc:	4b04      	ldr	r3, [pc, #16]	; (80071e0 <_sbrk+0x14>)
{
 80071ce:	4602      	mov	r2, r0
  if (heap == NULL) {
 80071d0:	6819      	ldr	r1, [r3, #0]
 80071d2:	b909      	cbnz	r1, 80071d8 <_sbrk+0xc>
    heap = (unsigned char *)&_end;
 80071d4:	4903      	ldr	r1, [pc, #12]	; (80071e4 <_sbrk+0x18>)
 80071d6:	6019      	str	r1, [r3, #0]
  }
  prev_heap = heap;
 80071d8:	6818      	ldr	r0, [r3, #0]

  heap += incr;
 80071da:	4402      	add	r2, r0
 80071dc:	601a      	str	r2, [r3, #0]

  return (caddr_t) prev_heap;
}
 80071de:	4770      	bx	lr
 80071e0:	20002cc8 	.word	0x20002cc8
 80071e4:	200039d0 	.word	0x200039d0

080071e8 <_close>:
}

int _close(int file)
{
	return -1;
}
 80071e8:	f04f 30ff 	mov.w	r0, #4294967295
 80071ec:	4770      	bx	lr

080071ee <_fstat>:

int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80071ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80071f2:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80071f4:	604b      	str	r3, [r1, #4]
}
 80071f6:	4770      	bx	lr

080071f8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80071f8:	2001      	movs	r0, #1
 80071fa:	4770      	bx	lr

080071fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80071fc:	2000      	movs	r0, #0
 80071fe:	4770      	bx	lr

08007200 <_read>:

int _read(int file, char *ptr, int len)
{
	return 0;
}
 8007200:	2000      	movs	r0, #0
 8007202:	4770      	bx	lr

08007204 <_write>:

int _write(int file, char *ptr, int len)
{
 8007204:	b537      	push	{r0, r1, r2, r4, r5, lr}
//	VCP_DataTx((uint8_t *) ptr, len);
	volatile uint32_t counter = 0;
 8007206:	2500      	movs	r5, #0
{
 8007208:	4608      	mov	r0, r1

	CDC_Transmit_FS((uint8_t *) ptr, len);
 800720a:	b291      	uxth	r1, r2
{
 800720c:	4614      	mov	r4, r2
	volatile uint32_t counter = 0;
 800720e:	9501      	str	r5, [sp, #4]
	CDC_Transmit_FS((uint8_t *) ptr, len);
 8007210:	f000 f88e 	bl	8007330 <CDC_Transmit_FS>

	for(counter = 0; counter < 1000000; counter ++) //  
 8007214:	4a05      	ldr	r2, [pc, #20]	; (800722c <_write+0x28>)
 8007216:	9501      	str	r5, [sp, #4]
 8007218:	9b01      	ldr	r3, [sp, #4]
 800721a:	4293      	cmp	r3, r2
 800721c:	d902      	bls.n	8007224 <_write+0x20>
		continue;

	return len;
}
 800721e:	4620      	mov	r0, r4
 8007220:	b003      	add	sp, #12
 8007222:	bd30      	pop	{r4, r5, pc}
	for(counter = 0; counter < 1000000; counter ++) //  
 8007224:	9b01      	ldr	r3, [sp, #4]
 8007226:	3301      	adds	r3, #1
 8007228:	9301      	str	r3, [sp, #4]
 800722a:	e7f5      	b.n	8007218 <_write+0x14>
 800722c:	000f423f 	.word	0x000f423f

08007230 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007230:	4b0f      	ldr	r3, [pc, #60]	; (8007270 <SystemInit+0x40>)
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	f042 0201 	orr.w	r2, r2, #1
 8007238:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800723a:	6859      	ldr	r1, [r3, #4]
 800723c:	4a0d      	ldr	r2, [pc, #52]	; (8007274 <SystemInit+0x44>)
 800723e:	400a      	ands	r2, r1
 8007240:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8007248:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800724c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007254:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800725c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800725e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8007262:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8007264:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007268:	4b03      	ldr	r3, [pc, #12]	; (8007278 <SystemInit+0x48>)
 800726a:	609a      	str	r2, [r3, #8]
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	40021000 	.word	0x40021000
 8007274:	f8ff0000 	.word	0xf8ff0000
 8007278:	e000ed00 	.word	0xe000ed00

0800727c <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 800727c:	b510      	push	{r4, lr}
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 800727e:	4c09      	ldr	r4, [pc, #36]	; (80072a4 <MX_USB_DEVICE_Init+0x28>)
 8007280:	2200      	movs	r2, #0
 8007282:	4909      	ldr	r1, [pc, #36]	; (80072a8 <MX_USB_DEVICE_Init+0x2c>)
 8007284:	4620      	mov	r0, r4
 8007286:	f7fd fa15 	bl	80046b4 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 800728a:	4908      	ldr	r1, [pc, #32]	; (80072ac <MX_USB_DEVICE_Init+0x30>)
 800728c:	4620      	mov	r0, r4
 800728e:	f7fd fa26 	bl	80046de <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8007292:	4620      	mov	r0, r4
 8007294:	4906      	ldr	r1, [pc, #24]	; (80072b0 <MX_USB_DEVICE_Init+0x34>)
 8007296:	f7fd f9ce 	bl	8004636 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 800729a:	4620      	mov	r0, r4

}
 800729c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 80072a0:	f7fd ba24 	b.w	80046ec <USBD_Start>
 80072a4:	20003100 	.word	0x20003100
 80072a8:	2000012c 	.word	0x2000012c
 80072ac:	20000000 	.word	0x20000000
 80072b0:	2000011c 	.word	0x2000011c

080072b4 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
  /* USER CODE END 4 */ 
}
 80072b4:	2000      	movs	r0, #0
 80072b6:	4770      	bx	lr

080072b8 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80072b8:	2000      	movs	r0, #0
 80072ba:	4770      	bx	lr

080072bc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 80072bc:	b570      	push	{r4, r5, r6, lr}
 80072be:	4605      	mov	r5, r0
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
 80072c0:	680c      	ldr	r4, [r1, #0]
		memcpy(received_data, Buf, received_data_size);
 80072c2:	4e0d      	ldr	r6, [pc, #52]	; (80072f8 <CDC_Receive_FS+0x3c>)
		received_data_size = *Len;
 80072c4:	4b0d      	ldr	r3, [pc, #52]	; (80072fc <CDC_Receive_FS+0x40>)
		memcpy(received_data, Buf, received_data_size);
 80072c6:	4622      	mov	r2, r4
 80072c8:	4601      	mov	r1, r0
 80072ca:	4630      	mov	r0, r6
		received_data_size = *Len;
 80072cc:	601c      	str	r4, [r3, #0]
		memcpy(received_data, Buf, received_data_size);
 80072ce:	f000 fdd5 	bl	8007e7c <memcpy>
		receive_total += received_data_size;
 80072d2:	4a0b      	ldr	r2, [pc, #44]	; (8007300 <CDC_Receive_FS+0x44>)

		consoleInput(received_data, received_data_size);
 80072d4:	4621      	mov	r1, r4
		receive_total += received_data_size;
 80072d6:	6813      	ldr	r3, [r2, #0]
		consoleInput(received_data, received_data_size);
 80072d8:	4630      	mov	r0, r6
		receive_total += received_data_size;
 80072da:	4423      	add	r3, r4

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80072dc:	4c09      	ldr	r4, [pc, #36]	; (8007304 <CDC_Receive_FS+0x48>)
		receive_total += received_data_size;
 80072de:	6013      	str	r3, [r2, #0]
		consoleInput(received_data, received_data_size);
 80072e0:	f7ff f83e 	bl	8006360 <consoleInput>
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80072e4:	4629      	mov	r1, r5
 80072e6:	4620      	mov	r0, r4
 80072e8:	f7fd f9b4 	bl	8004654 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80072ec:	4620      	mov	r0, r4
 80072ee:	f7fd f9ce 	bl	800468e <USBD_CDC_ReceivePacket>

  return (USBD_OK);
  /* USER CODE END 6 */ 
}
 80072f2:	2000      	movs	r0, #0
 80072f4:	bd70      	pop	{r4, r5, r6, pc}
 80072f6:	bf00      	nop
 80072f8:	20003368 	.word	0x20003368
 80072fc:	20003324 	.word	0x20003324
 8007300:	20002ccc 	.word	0x20002ccc
 8007304:	20003100 	.word	0x20003100

08007308 <CDC_Init_FS>:
{ 
 8007308:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800730a:	4c06      	ldr	r4, [pc, #24]	; (8007324 <CDC_Init_FS+0x1c>)
 800730c:	2200      	movs	r2, #0
 800730e:	4906      	ldr	r1, [pc, #24]	; (8007328 <CDC_Init_FS+0x20>)
 8007310:	4620      	mov	r0, r4
 8007312:	f7fd f997 	bl	8004644 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007316:	4905      	ldr	r1, [pc, #20]	; (800732c <CDC_Init_FS+0x24>)
 8007318:	4620      	mov	r0, r4
 800731a:	f7fd f99b 	bl	8004654 <USBD_CDC_SetRxBuffer>
}
 800731e:	2000      	movs	r0, #0
 8007320:	bd10      	pop	{r4, pc}
 8007322:	bf00      	nop
 8007324:	20003100 	.word	0x20003100
 8007328:	20003369 	.word	0x20003369
 800732c:	20003328 	.word	0x20003328

08007330 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007330:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007332:	4c09      	ldr	r4, [pc, #36]	; (8007358 <CDC_Transmit_FS+0x28>)
{
 8007334:	460a      	mov	r2, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007336:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 800733a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800733e:	b943      	cbnz	r3, 8007352 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007340:	4601      	mov	r1, r0
 8007342:	4620      	mov	r0, r4
 8007344:	f7fd f97e 	bl	8004644 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007348:	4620      	mov	r0, r4
  /* USER CODE END 7 */ 
  return result;
}
 800734a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800734e:	f7fd b987 	b.w	8004660 <USBD_CDC_TransmitPacket>
}
 8007352:	2001      	movs	r0, #1
 8007354:	bd10      	pop	{r4, pc}
 8007356:	bf00      	nop
 8007358:	20003100 	.word	0x20003100

0800735c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800735c:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 800735e:	4b0d      	ldr	r3, [pc, #52]	; (8007394 <HAL_PCD_MspInit+0x38>)
 8007360:	6802      	ldr	r2, [r0, #0]
 8007362:	429a      	cmp	r2, r3
 8007364:	d112      	bne.n	800738c <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007366:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 800736a:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800736c:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 800736e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8007372:	61da      	str	r2, [r3, #28]
 8007374:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8007376:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8007378:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800737c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800737e:	2105      	movs	r1, #5
    __HAL_RCC_USB_CLK_ENABLE();
 8007380:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8007382:	f7fa f9f5 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007386:	2014      	movs	r0, #20
 8007388:	f7fa fa26 	bl	80017d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800738c:	b003      	add	sp, #12
 800738e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007392:	bf00      	nop
 8007394:	40005c00 	.word	0x40005c00

08007398 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007398:	f500 717b 	add.w	r1, r0, #1004	; 0x3ec
 800739c:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 80073a0:	f7fd b9bb 	b.w	800471a <USBD_LL_SetupStage>

080073a4 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80073a4:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80073a8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80073ac:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 80073b0:	f7fd b9e0 	b.w	8004774 <USBD_LL_DataOutStage>

080073b4 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80073b4:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80073b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073ba:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 80073be:	f7fd ba0b 	b.w	80047d8 <USBD_LL_DataInStage>

080073c2 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80073c2:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 80073c6:	f7fd ba87 	b.w	80048d8 <USBD_LL_SOF>

080073ca <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80073ca:	b510      	push	{r4, lr}
 80073cc:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 80073ce:	2101      	movs	r1, #1
 80073d0:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 80073d4:	f7fd fa6e 	bl	80048b4 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80073d8:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
}
 80073dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80073e0:	f7fd ba49 	b.w	8004876 <USBD_LL_Reset>

080073e4 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80073e4:	b510      	push	{r4, lr}
 80073e6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80073e8:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 80073ec:	f7fd fa65 	bl	80048ba <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 80073f0:	69a3      	ldr	r3, [r4, #24]
 80073f2:	b123      	cbz	r3, 80073fe <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80073f4:	4a02      	ldr	r2, [pc, #8]	; (8007400 <HAL_PCD_SuspendCallback+0x1c>)
 80073f6:	6913      	ldr	r3, [r2, #16]
 80073f8:	f043 0306 	orr.w	r3, r3, #6
 80073fc:	6113      	str	r3, [r2, #16]
 80073fe:	bd10      	pop	{r4, pc}
 8007400:	e000ed00 	.word	0xe000ed00

08007404 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007404:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8007408:	f7fd ba60 	b.w	80048cc <USBD_LL_Resume>

0800740c <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 800740c:	b510      	push	{r4, lr}
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 800740e:	2302      	movs	r3, #2
 8007410:	2208      	movs	r2, #8
 8007412:	f04f 0e03 	mov.w	lr, #3
{ 
 8007416:	4604      	mov	r4, r0
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8007418:	491b      	ldr	r1, [pc, #108]	; (8007488 <USBD_LL_Init+0x7c>)
  hpcd_USB_FS.pData = pdev;
 800741a:	481c      	ldr	r0, [pc, #112]	; (800748c <USBD_LL_Init+0x80>)
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 800741c:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007420:	2300      	movs	r3, #0
  hpcd_USB_FS.pData = pdev;
 8007422:	f8c0 441c 	str.w	r4, [r0, #1052]	; 0x41c
  pdev->pData = &hpcd_USB_FS;
 8007426:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800742a:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800742c:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800742e:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007430:	f7fb f8e0 	bl	80025f4 <HAL_PCD_Init>
 8007434:	b108      	cbz	r0, 800743a <USBD_LL_Init+0x2e>
  {
    Error_Handler();
 8007436:	f7ff fbd3 	bl	8006be0 <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800743a:	2200      	movs	r2, #0
 800743c:	2318      	movs	r3, #24
 800743e:	4611      	mov	r1, r2
 8007440:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8007444:	f7fb fcac 	bl	8002da0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007448:	2358      	movs	r3, #88	; 0x58
 800744a:	2200      	movs	r2, #0
 800744c:	2180      	movs	r1, #128	; 0x80
 800744e:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8007452:	f7fb fca5 	bl	8002da0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 8007456:	23c0      	movs	r3, #192	; 0xc0
 8007458:	2200      	movs	r2, #0
 800745a:	2181      	movs	r1, #129	; 0x81
 800745c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8007460:	f7fb fc9e 	bl	8002da0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007464:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007468:	2200      	movs	r2, #0
 800746a:	2101      	movs	r1, #1
 800746c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8007470:	f7fb fc96 	bl	8002da0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 8007474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007478:	2200      	movs	r2, #0
 800747a:	2182      	movs	r1, #130	; 0x82
 800747c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8007480:	f7fb fc8e 	bl	8002da0 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 8007484:	2000      	movs	r0, #0
 8007486:	bd10      	pop	{r4, pc}
 8007488:	40005c00 	.word	0x40005c00
 800748c:	200033ac 	.word	0x200033ac

08007490 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007490:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8007492:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007496:	f7fb f916 	bl	80026c6 <HAL_PCD_Start>
 800749a:	2803      	cmp	r0, #3
 800749c:	bf9a      	itte	ls
 800749e:	4b02      	ldrls	r3, [pc, #8]	; (80074a8 <USBD_LL_Start+0x18>)
 80074a0:	5c18      	ldrbls	r0, [r3, r0]
 80074a2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80074a4:	bd08      	pop	{r3, pc}
 80074a6:	bf00      	nop
 80074a8:	0800914a 	.word	0x0800914a

080074ac <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 80074ac:	b510      	push	{r4, lr}
 80074ae:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 80074b0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80074b4:	4613      	mov	r3, r2
 80074b6:	4622      	mov	r2, r4
 80074b8:	f7fb f930 	bl	800271c <HAL_PCD_EP_Open>
 80074bc:	2803      	cmp	r0, #3
 80074be:	bf9a      	itte	ls
 80074c0:	4b01      	ldrls	r3, [pc, #4]	; (80074c8 <USBD_LL_OpenEP+0x1c>)
 80074c2:	5c18      	ldrbls	r0, [r3, r0]
 80074c4:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80074c6:	bd10      	pop	{r4, pc}
 80074c8:	0800914a 	.word	0x0800914a

080074cc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80074cc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80074ce:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80074d2:	f7fb f946 	bl	8002762 <HAL_PCD_EP_Close>
 80074d6:	2803      	cmp	r0, #3
 80074d8:	bf9a      	itte	ls
 80074da:	4b02      	ldrls	r3, [pc, #8]	; (80074e4 <USBD_LL_CloseEP+0x18>)
 80074dc:	5c18      	ldrbls	r0, [r3, r0]
 80074de:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80074e0:	bd08      	pop	{r3, pc}
 80074e2:	bf00      	nop
 80074e4:	0800914a 	.word	0x0800914a

080074e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80074e8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80074ea:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80074ee:	f7fb fc0b 	bl	8002d08 <HAL_PCD_EP_SetStall>
 80074f2:	2803      	cmp	r0, #3
 80074f4:	bf9a      	itte	ls
 80074f6:	4b02      	ldrls	r3, [pc, #8]	; (8007500 <USBD_LL_StallEP+0x18>)
 80074f8:	5c18      	ldrbls	r0, [r3, r0]
 80074fa:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80074fc:	bd08      	pop	{r3, pc}
 80074fe:	bf00      	nop
 8007500:	0800914a 	.word	0x0800914a

08007504 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8007504:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8007506:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800750a:	f7fb fc26 	bl	8002d5a <HAL_PCD_EP_ClrStall>
 800750e:	2803      	cmp	r0, #3
 8007510:	bf9a      	itte	ls
 8007512:	4b02      	ldrls	r3, [pc, #8]	; (800751c <USBD_LL_ClearStallEP+0x18>)
 8007514:	5c18      	ldrbls	r0, [r3, r0]
 8007516:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8007518:	bd08      	pop	{r3, pc}
 800751a:	bf00      	nop
 800751c:	0800914a 	.word	0x0800914a

08007520 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8007520:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007522:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007526:	bf45      	ittet	mi
 8007528:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 800752c:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007530:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007534:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007538:	bf58      	it	pl
 800753a:	f893 020a 	ldrbpl.w	r0, [r3, #522]	; 0x20a
  }
}
 800753e:	4770      	bx	lr

08007540 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8007540:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007542:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007546:	f7fb f8d5 	bl	80026f4 <HAL_PCD_SetAddress>
 800754a:	2803      	cmp	r0, #3
 800754c:	bf9a      	itte	ls
 800754e:	4b02      	ldrls	r3, [pc, #8]	; (8007558 <USBD_LL_SetUSBAddress+0x18>)
 8007550:	5c18      	ldrbls	r0, [r3, r0]
 8007552:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8007554:	bd08      	pop	{r3, pc}
 8007556:	bf00      	nop
 8007558:	0800914a 	.word	0x0800914a

0800755c <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 800755c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800755e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007562:	f7fb f94a 	bl	80027fa <HAL_PCD_EP_Transmit>
 8007566:	2803      	cmp	r0, #3
 8007568:	bf9a      	itte	ls
 800756a:	4b02      	ldrls	r3, [pc, #8]	; (8007574 <USBD_LL_Transmit+0x18>)
 800756c:	5c18      	ldrbls	r0, [r3, r0]
 800756e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8007570:	bd08      	pop	{r3, pc}
 8007572:	bf00      	nop
 8007574:	0800914a 	.word	0x0800914a

08007578 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8007578:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800757a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800757e:	f7fb f911 	bl	80027a4 <HAL_PCD_EP_Receive>
 8007582:	2803      	cmp	r0, #3
 8007584:	bf9a      	itte	ls
 8007586:	4b02      	ldrls	r3, [pc, #8]	; (8007590 <USBD_LL_PrepareReceive+0x18>)
 8007588:	5c18      	ldrbls	r0, [r3, r0]
 800758a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 800758c:	bd08      	pop	{r3, pc}
 800758e:	bf00      	nop
 8007590:	0800914a 	.word	0x0800914a

08007594 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 8007594:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007596:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800759a:	f7fb f927 	bl	80027ec <HAL_PCD_EP_GetRxCount>
}
 800759e:	bd08      	pop	{r3, pc}

080075a0 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 80075a0:	4800      	ldr	r0, [pc, #0]	; (80075a4 <USBD_static_malloc+0x4>)
 80075a2:	4770      	bx	lr
 80075a4:	20002cd0 	.word	0x20002cd0

080075a8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80075a8:	4770      	bx	lr

080075aa <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 80075aa:	4770      	bx	lr

080075ac <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 80075ac:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 80075ae:	4801      	ldr	r0, [pc, #4]	; (80075b4 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 80075b0:	800b      	strh	r3, [r1, #0]
}
 80075b2:	4770      	bx	lr
 80075b4:	20000148 	.word	0x20000148

080075b8 <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 80075b8:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 80075ba:	4801      	ldr	r0, [pc, #4]	; (80075c0 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length =  sizeof(USBD_LangIDDesc);  
 80075bc:	800b      	strh	r3, [r1, #0]
}
 80075be:	4770      	bx	lr
 80075c0:	2000015c 	.word	0x2000015c

080075c4 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80075c4:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80075c6:	4c04      	ldr	r4, [pc, #16]	; (80075d8 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80075c8:	460a      	mov	r2, r1
 80075ca:	4804      	ldr	r0, [pc, #16]	; (80075dc <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80075cc:	4621      	mov	r1, r4
 80075ce:	f7fd fb24 	bl	8004c1a <USBD_GetString>
  return USBD_StrDesc;
}
 80075d2:	4620      	mov	r0, r4
 80075d4:	bd10      	pop	{r4, pc}
 80075d6:	bf00      	nop
 80075d8:	200037cc 	.word	0x200037cc
 80075dc:	08009167 	.word	0x08009167

080075e0 <USBD_FS_ProductStrDescriptor>:
{
 80075e0:	b510      	push	{r4, lr}
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80075e2:	4c04      	ldr	r4, [pc, #16]	; (80075f4 <USBD_FS_ProductStrDescriptor+0x14>)
 80075e4:	460a      	mov	r2, r1
 80075e6:	4804      	ldr	r0, [pc, #16]	; (80075f8 <USBD_FS_ProductStrDescriptor+0x18>)
 80075e8:	4621      	mov	r1, r4
 80075ea:	f7fd fb16 	bl	8004c1a <USBD_GetString>
}
 80075ee:	4620      	mov	r0, r4
 80075f0:	bd10      	pop	{r4, pc}
 80075f2:	bf00      	nop
 80075f4:	200037cc 	.word	0x200037cc
 80075f8:	0800917a 	.word	0x0800917a

080075fc <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80075fc:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 80075fe:	4c04      	ldr	r4, [pc, #16]	; (8007610 <USBD_FS_SerialStrDescriptor+0x14>)
 8007600:	460a      	mov	r2, r1
 8007602:	4804      	ldr	r0, [pc, #16]	; (8007614 <USBD_FS_SerialStrDescriptor+0x18>)
 8007604:	4621      	mov	r1, r4
 8007606:	f7fd fb08 	bl	8004c1a <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 800760a:	4620      	mov	r0, r4
 800760c:	bd10      	pop	{r4, pc}
 800760e:	bf00      	nop
 8007610:	200037cc 	.word	0x200037cc
 8007614:	08009190 	.word	0x08009190

08007618 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8007618:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800761a:	4c04      	ldr	r4, [pc, #16]	; (800762c <USBD_FS_ConfigStrDescriptor+0x14>)
 800761c:	460a      	mov	r2, r1
 800761e:	4804      	ldr	r0, [pc, #16]	; (8007630 <USBD_FS_ConfigStrDescriptor+0x18>)
 8007620:	4621      	mov	r1, r4
 8007622:	f7fd fafa 	bl	8004c1a <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 8007626:	4620      	mov	r0, r4
 8007628:	bd10      	pop	{r4, pc}
 800762a:	bf00      	nop
 800762c:	200037cc 	.word	0x200037cc
 8007630:	0800914e 	.word	0x0800914e

08007634 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8007634:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007636:	4c04      	ldr	r4, [pc, #16]	; (8007648 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8007638:	460a      	mov	r2, r1
 800763a:	4804      	ldr	r0, [pc, #16]	; (800764c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800763c:	4621      	mov	r1, r4
 800763e:	f7fd faec 	bl	8004c1a <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8007642:	4620      	mov	r0, r4
 8007644:	bd10      	pop	{r4, pc}
 8007646:	bf00      	nop
 8007648:	200037cc 	.word	0x200037cc
 800764c:	08009159 	.word	0x08009159

08007650 <split>:
//*****************************************************************************
// split cmdline to tkn array and return nmb of token
static int split (microrl_t * pThis, int limit, char const ** tkn_arr)
{
	int i = 0;
	int ind = 0;
 8007650:	2300      	movs	r3, #0
{
 8007652:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007654:	4605      	mov	r5, r0
	int i = 0;
 8007656:	4618      	mov	r0, r3
		// go to the first whitespace (zerro for us)
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
			ind++;
		}
		if (!(ind < limit)) return i;
		tkn_arr[i++] = pThis->cmdline + ind;
 8007658:	f105 0654 	add.w	r6, r5, #84	; 0x54
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
 800765c:	18ec      	adds	r4, r5, r3
 800765e:	f894 4054 	ldrb.w	r4, [r4, #84]	; 0x54
 8007662:	b934      	cbnz	r4, 8007672 <split+0x22>
 8007664:	428b      	cmp	r3, r1
 8007666:	db00      	blt.n	800766a <split+0x1a>
 8007668:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ind++;
 800766a:	4604      	mov	r4, r0
 800766c:	3301      	adds	r3, #1
 800766e:	4620      	mov	r0, r4
 8007670:	e7f4      	b.n	800765c <split+0xc>
		if (!(ind < limit)) return i;
 8007672:	428b      	cmp	r3, r1
 8007674:	da07      	bge.n	8007686 <split+0x36>
		tkn_arr[i++] = pThis->cmdline + ind;
 8007676:	1c44      	adds	r4, r0, #1
 8007678:	18f7      	adds	r7, r6, r3
		if (i >= _COMMAND_TOKEN_NMB) {
 800767a:	2c07      	cmp	r4, #7
		tkn_arr[i++] = pThis->cmdline + ind;
 800767c:	f842 7020 	str.w	r7, [r2, r0, lsl #2]
		if (i >= _COMMAND_TOKEN_NMB) {
 8007680:	dd03      	ble.n	800768a <split+0x3a>
			return -1;
 8007682:	f04f 30ff 	mov.w	r0, #4294967295
			ind++;
		}
		if (!(ind < limit)) return i;
	}
	return i;
}
 8007686:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ind++;
 8007688:	3301      	adds	r3, #1
		while ((pThis->cmdline [ind] != '\0') && (ind < limit)) {
 800768a:	18e8      	adds	r0, r5, r3
 800768c:	f890 0054 	ldrb.w	r0, [r0, #84]	; 0x54
 8007690:	b118      	cbz	r0, 800769a <split+0x4a>
 8007692:	428b      	cmp	r3, r1
 8007694:	d1f8      	bne.n	8007688 <split+0x38>
		tkn_arr[i++] = pThis->cmdline + ind;
 8007696:	4620      	mov	r0, r4
 8007698:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (!(ind < limit)) return i;
 800769a:	428b      	cmp	r3, r1
 800769c:	dbe7      	blt.n	800766e <split+0x1e>
 800769e:	e7fa      	b.n	8007696 <split+0x46>

080076a0 <u16bit_to_str>:
// convert 16 bit value to string
// 0 value not supported!!! just make empty string
// Returns pointer to a buffer tail
static char *u16bit_to_str (unsigned int nmb, char * buf)
{
	char tmp_str [6] = {0,};
 80076a0:	2300      	movs	r3, #0
{
 80076a2:	b513      	push	{r0, r1, r4, lr}
	int i = 0, j;
	if (nmb <= 0xFFFF) {
 80076a4:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
 80076a8:	4602      	mov	r2, r0
	char tmp_str [6] = {0,};
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	f8ad 3004 	strh.w	r3, [sp, #4]
	if (nmb <= 0xFFFF) {
 80076b0:	d207      	bcs.n	80076c2 <u16bit_to_str+0x22>
		while (nmb > 0) {
			tmp_str[i++] = (nmb % 10) + '0';
 80076b2:	200a      	movs	r0, #10
		while (nmb > 0) {
 80076b4:	b952      	cbnz	r2, 80076cc <u16bit_to_str+0x2c>
 80076b6:	4608      	mov	r0, r1
 80076b8:	eb0d 0203 	add.w	r2, sp, r3
 80076bc:	4419      	add	r1, r3
			nmb /=10;
		}
		for (j = 0; j < i; ++j)
 80076be:	4288      	cmp	r0, r1
 80076c0:	d10e      	bne.n	80076e0 <u16bit_to_str+0x40>
			*(buf++) = tmp_str [i-j-1];
	}
	*buf = '\0';
 80076c2:	2300      	movs	r3, #0
	return buf;
}
 80076c4:	4608      	mov	r0, r1
	*buf = '\0';
 80076c6:	700b      	strb	r3, [r1, #0]
}
 80076c8:	b002      	add	sp, #8
 80076ca:	bd10      	pop	{r4, pc}
			tmp_str[i++] = (nmb % 10) + '0';
 80076cc:	fbb2 f4f0 	udiv	r4, r2, r0
 80076d0:	fb00 2214 	mls	r2, r0, r4, r2
 80076d4:	3230      	adds	r2, #48	; 0x30
 80076d6:	f80d 2003 	strb.w	r2, [sp, r3]
			nmb /=10;
 80076da:	4622      	mov	r2, r4
 80076dc:	3301      	adds	r3, #1
 80076de:	e7e9      	b.n	80076b4 <u16bit_to_str+0x14>
			*(buf++) = tmp_str [i-j-1];
 80076e0:	f812 3d01 	ldrb.w	r3, [r2, #-1]!
 80076e4:	f800 3b01 	strb.w	r3, [r0], #1
 80076e8:	e7e9      	b.n	80076be <u16bit_to_str+0x1e>
	...

080076ec <terminal_reset_cursor.isra.2>:
#endif	
	pThis->print (str);
}

//*****************************************************************************
static void terminal_reset_cursor (microrl_t * pThis)
 80076ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076ee:	4604      	mov	r4, r0
	snprintf (str, 16, "\033[%dD\033[%dC", \
						_COMMAND_LINE_LEN + _PROMPT_LEN + 2, _PROMPT_LEN);

#else
	char *endstr;
	strcpy (str, "\033[");
 80076f0:	490b      	ldr	r1, [pc, #44]	; (8007720 <terminal_reset_cursor.isra.2+0x34>)
 80076f2:	4668      	mov	r0, sp
 80076f4:	f000 fc99 	bl	800802a <strcpy>
	endstr = u16bit_to_str ( _COMMAND_LINE_LEN + _PROMPT_LEN + 2,str+2);
 80076f8:	f10d 0102 	add.w	r1, sp, #2
 80076fc:	2072      	movs	r0, #114	; 0x72
 80076fe:	f7ff ffcf 	bl	80076a0 <u16bit_to_str>
	strcpy (endstr, "D\033["); endstr += 3;
 8007702:	4908      	ldr	r1, [pc, #32]	; (8007724 <terminal_reset_cursor.isra.2+0x38>)
 8007704:	f000 fc91 	bl	800802a <strcpy>
	endstr = u16bit_to_str (_PROMPT_LEN, endstr);
 8007708:	1cc1      	adds	r1, r0, #3
 800770a:	200b      	movs	r0, #11
 800770c:	f7ff ffc8 	bl	80076a0 <u16bit_to_str>
	strcpy (endstr, "C");
 8007710:	4905      	ldr	r1, [pc, #20]	; (8007728 <terminal_reset_cursor.isra.2+0x3c>)
 8007712:	f000 fc8a 	bl	800802a <strcpy>
#endif
	pThis->print (str);
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	4668      	mov	r0, sp
 800771a:	4798      	blx	r3
}
 800771c:	b004      	add	sp, #16
 800771e:	bd10      	pop	{r4, pc}
 8007720:	080091d5 	.word	0x080091d5
 8007724:	080091d4 	.word	0x080091d4
 8007728:	080091d8 	.word	0x080091d8

0800772c <terminal_move_cursor.isra.3>:
static void terminal_move_cursor (microrl_t * pThis, int offset)
 800772c:	b530      	push	{r4, r5, lr}
 800772e:	460c      	mov	r4, r1
 8007730:	b085      	sub	sp, #20
	char str[16] = {0,};
 8007732:	2210      	movs	r2, #16
 8007734:	2100      	movs	r1, #0
static void terminal_move_cursor (microrl_t * pThis, int offset)
 8007736:	4605      	mov	r5, r0
	char str[16] = {0,};
 8007738:	4668      	mov	r0, sp
 800773a:	f000 fbc4 	bl	8007ec6 <memset>
	strcpy (str, "\033[");
 800773e:	490d      	ldr	r1, [pc, #52]	; (8007774 <terminal_move_cursor.isra.3+0x48>)
 8007740:	4668      	mov	r0, sp
 8007742:	f000 fc72 	bl	800802a <strcpy>
	if (offset > 0) {
 8007746:	2c00      	cmp	r4, #0
 8007748:	dd0c      	ble.n	8007764 <terminal_move_cursor.isra.3+0x38>
		endstr = u16bit_to_str (offset, str+2);
 800774a:	f10d 0102 	add.w	r1, sp, #2
 800774e:	4620      	mov	r0, r4
 8007750:	f7ff ffa6 	bl	80076a0 <u16bit_to_str>
		strcpy (endstr, "C");
 8007754:	4908      	ldr	r1, [pc, #32]	; (8007778 <terminal_move_cursor.isra.3+0x4c>)
		strcpy (endstr, "D");
 8007756:	f000 fc68 	bl	800802a <strcpy>
	pThis->print (str);
 800775a:	682b      	ldr	r3, [r5, #0]
 800775c:	4668      	mov	r0, sp
 800775e:	4798      	blx	r3
}
 8007760:	b005      	add	sp, #20
 8007762:	bd30      	pop	{r4, r5, pc}
	} else if (offset < 0) {
 8007764:	d0fc      	beq.n	8007760 <terminal_move_cursor.isra.3+0x34>
		endstr = u16bit_to_str (-(offset), str+2);
 8007766:	f10d 0102 	add.w	r1, sp, #2
 800776a:	4260      	negs	r0, r4
 800776c:	f7ff ff98 	bl	80076a0 <u16bit_to_str>
		strcpy (endstr, "D");
 8007770:	4902      	ldr	r1, [pc, #8]	; (800777c <terminal_move_cursor.isra.3+0x50>)
 8007772:	e7f0      	b.n	8007756 <terminal_move_cursor.isra.3+0x2a>
 8007774:	080091d5 	.word	0x080091d5
 8007778:	080091d8 	.word	0x080091d8
 800777c:	080091a3 	.word	0x080091a3

08007780 <terminal_print_line>:

//*****************************************************************************
// print cmdline to screen, replace '\0' to wihitespace 
static void terminal_print_line (microrl_t * pThis, int pos, int cursor)
{
 8007780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	pThis->print ("\033[K");    // delete all from cursor to end
 8007782:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
{
 8007786:	4604      	mov	r4, r0
	pThis->print ("\033[K");    // delete all from cursor to end
 8007788:	4813      	ldr	r0, [pc, #76]	; (80077d8 <terminal_print_line+0x58>)
{
 800778a:	460d      	mov	r5, r1
 800778c:	4616      	mov	r6, r2
	pThis->print ("\033[K");    // delete all from cursor to end
 800778e:	4798      	blx	r3

	char nch [] = {0,0};
 8007790:	2300      	movs	r3, #0
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
		nch [0] = pThis->cmdline [i];
		if (nch[0] == '\0')
			nch[0] = ' ';
 8007792:	2720      	movs	r7, #32
	char nch [] = {0,0};
 8007794:	f88d 3004 	strb.w	r3, [sp, #4]
 8007798:	f88d 3005 	strb.w	r3, [sp, #5]
	for (i = pos; i < pThis->cmdlen; i++) {
 800779c:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80077a0:	429d      	cmp	r5, r3
 80077a2:	db09      	blt.n	80077b8 <terminal_print_line+0x38>
 80077a4:	34cc      	adds	r4, #204	; 0xcc
		pThis->print (nch);
	}
	
	terminal_reset_cursor (pThis);
 80077a6:	4620      	mov	r0, r4
 80077a8:	f7ff ffa0 	bl	80076ec <terminal_reset_cursor.isra.2>
	terminal_move_cursor (pThis, cursor);
 80077ac:	4631      	mov	r1, r6
 80077ae:	4620      	mov	r0, r4
 80077b0:	f7ff ffbc 	bl	800772c <terminal_move_cursor.isra.3>
}
 80077b4:	b003      	add	sp, #12
 80077b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nch [0] = pThis->cmdline [i];
 80077b8:	1963      	adds	r3, r4, r5
 80077ba:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
		if (nch[0] == '\0')
 80077be:	b13b      	cbz	r3, 80077d0 <terminal_print_line+0x50>
		nch [0] = pThis->cmdline [i];
 80077c0:	f88d 3004 	strb.w	r3, [sp, #4]
		pThis->print (nch);
 80077c4:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80077c8:	a801      	add	r0, sp, #4
 80077ca:	4798      	blx	r3
	for (i = pos; i < pThis->cmdlen; i++) {
 80077cc:	3501      	adds	r5, #1
 80077ce:	e7e5      	b.n	800779c <terminal_print_line+0x1c>
			nch[0] = ' ';
 80077d0:	f88d 7004 	strb.w	r7, [sp, #4]
 80077d4:	e7f6      	b.n	80077c4 <terminal_print_line+0x44>
 80077d6:	bf00      	nop
 80077d8:	080091d0 	.word	0x080091d0

080077dc <hist_search>:
}
#endif

#ifdef _USE_ESC_SEQ
static void hist_search (microrl_t * pThis, int dir)
{
 80077dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077e0:	4604      	mov	r4, r0
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
 80077e2:	1d05      	adds	r5, r0, #4
 80077e4:	f100 0654 	add.w	r6, r0, #84	; 0x54
	int header = pThis->begin;
 80077e8:	6c40      	ldr	r0, [r0, #68]	; 0x44
	int cnt = 0;
 80077ea:	2300      	movs	r3, #0
	int header = pThis->begin;
 80077ec:	4607      	mov	r7, r0
	while (pThis->ring_buf [header] != 0) {
 80077ee:	19e2      	adds	r2, r4, r7
 80077f0:	7912      	ldrb	r2, [r2, #4]
 80077f2:	bb42      	cbnz	r2, 8007846 <hist_search+0x6a>
 80077f4:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
	if (dir == _HIST_UP) {
 80077f6:	2900      	cmp	r1, #0
 80077f8:	d150      	bne.n	800789c <hist_search+0xc0>
		if (cnt >= pThis->cur) {
 80077fa:	42bb      	cmp	r3, r7
 80077fc:	db7d      	blt.n	80078fa <hist_search+0x11e>
			while ((pThis->ring_buf [header] != 0) && (cnt - j -1 != pThis->cur)) {
 80077fe:	eb04 0800 	add.w	r8, r4, r0
 8007802:	f898 9004 	ldrb.w	r9, [r8, #4]
 8007806:	3b01      	subs	r3, #1
 8007808:	f1b9 0f00 	cmp.w	r9, #0
 800780c:	d075      	beq.n	80078fa <hist_search+0x11e>
 800780e:	429f      	cmp	r7, r3
 8007810:	d120      	bne.n	8007854 <hist_search+0x78>
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8007812:	eb00 0309 	add.w	r3, r0, r9
					pThis->cur++;
 8007816:	3701      	adds	r7, #1
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8007818:	2b3f      	cmp	r3, #63	; 0x3f
					pThis->cur++;
 800781a:	64e7      	str	r7, [r4, #76]	; 0x4c
 800781c:	f100 0a01 	add.w	sl, r0, #1
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8007820:	dd1f      	ble.n	8007862 <hist_search+0x86>
					int part0 = _RING_HISTORY_LEN - header - 1;
 8007822:	f1c0 073f 	rsb	r7, r0, #63	; 0x3f
					memset (line, 0, _COMMAND_LINE_LEN);
 8007826:	2265      	movs	r2, #101	; 0x65
 8007828:	2100      	movs	r1, #0
 800782a:	4630      	mov	r0, r6
 800782c:	f000 fb4b 	bl	8007ec6 <memset>
					memcpy (line, pThis->ring_buf + header + 1, part0);
 8007830:	463a      	mov	r2, r7
 8007832:	eb05 010a 	add.w	r1, r5, sl
 8007836:	4630      	mov	r0, r6
 8007838:	f000 fb20 	bl	8007e7c <memcpy>
					memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 800783c:	eba9 0207 	sub.w	r2, r9, r7
 8007840:	4629      	mov	r1, r5
 8007842:	19f0      	adds	r0, r6, r7
 8007844:	e016      	b.n	8007874 <hist_search+0x98>
		header += pThis->ring_buf [header] + 1;
 8007846:	3201      	adds	r2, #1
 8007848:	4417      	add	r7, r2
		if (header >= _RING_HISTORY_LEN)
 800784a:	2f3f      	cmp	r7, #63	; 0x3f
			header -= _RING_HISTORY_LEN; 
 800784c:	bfc8      	it	gt
 800784e:	3f40      	subgt	r7, #64	; 0x40
		cnt++;
 8007850:	3301      	adds	r3, #1
 8007852:	e7cc      	b.n	80077ee <hist_search+0x12>
				header += pThis->ring_buf [header] + 1;
 8007854:	f109 0901 	add.w	r9, r9, #1
 8007858:	4448      	add	r0, r9
				if (header >= _RING_HISTORY_LEN)
 800785a:	283f      	cmp	r0, #63	; 0x3f
					header -= _RING_HISTORY_LEN;
 800785c:	bfc8      	it	gt
 800785e:	3840      	subgt	r0, #64	; 0x40
 8007860:	e7cd      	b.n	80077fe <hist_search+0x22>
					memset (line, 0, _COMMAND_LINE_LEN);
 8007862:	2265      	movs	r2, #101	; 0x65
 8007864:	2100      	movs	r1, #0
 8007866:	4630      	mov	r0, r6
 8007868:	f000 fb2d 	bl	8007ec6 <memset>
					memcpy (line, pThis->ring_buf + header + 1, pThis->ring_buf[header]);
 800786c:	464a      	mov	r2, r9
 800786e:	4630      	mov	r0, r6
 8007870:	eb05 010a 	add.w	r1, r5, sl
					memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 8007874:	f000 fb02 	bl	8007e7c <memcpy>
				return pThis->ring_buf[header];
 8007878:	f898 2004 	ldrb.w	r2, [r8, #4]
	if (len >= 0) {
		pThis->cursor = pThis->cmdlen = len;
 800787c:	f8c4 20bc 	str.w	r2, [r4, #188]	; 0xbc
 8007880:	f8c4 20c0 	str.w	r2, [r4, #192]	; 0xc0
		terminal_reset_cursor (pThis);
 8007884:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
 8007888:	f7ff ff30 	bl	80076ec <terminal_reset_cursor.isra.2>
		terminal_print_line (pThis, 0, pThis->cursor);
 800788c:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8007890:	4620      	mov	r0, r4
	}
}
 8007892:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		terminal_print_line (pThis, 0, pThis->cursor);
 8007896:	2100      	movs	r1, #0
 8007898:	f7ff bf72 	b.w	8007780 <terminal_print_line>
		if (pThis->cur > 0) {
 800789c:	2f00      	cmp	r7, #0
 800789e:	dded      	ble.n	800787c <hist_search+0xa0>
				pThis->cur--;
 80078a0:	3f01      	subs	r7, #1
 80078a2:	64e7      	str	r7, [r4, #76]	; 0x4c
			while ((pThis->ring_buf [header] != 0) && (cnt - j != pThis->cur)) {
 80078a4:	eb04 0900 	add.w	r9, r4, r0
 80078a8:	f899 8004 	ldrb.w	r8, [r9, #4]
 80078ac:	f1b8 0f00 	cmp.w	r8, #0
 80078b0:	d001      	beq.n	80078b6 <hist_search+0xda>
 80078b2:	42bb      	cmp	r3, r7
 80078b4:	d10d      	bne.n	80078d2 <hist_search+0xf6>
			if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 80078b6:	eb00 0308 	add.w	r3, r0, r8
 80078ba:	2b3f      	cmp	r3, #63	; 0x3f
 80078bc:	f100 0101 	add.w	r1, r0, #1
 80078c0:	dc0f      	bgt.n	80078e2 <hist_search+0x106>
				memcpy (line, pThis->ring_buf + header + 1, pThis->ring_buf[header]);
 80078c2:	4642      	mov	r2, r8
 80078c4:	4630      	mov	r0, r6
 80078c6:	4429      	add	r1, r5
				memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 80078c8:	f000 fad8 	bl	8007e7c <memcpy>
			return pThis->ring_buf[header];
 80078cc:	f899 2004 	ldrb.w	r2, [r9, #4]
 80078d0:	e7d4      	b.n	800787c <hist_search+0xa0>
				header += pThis->ring_buf [header] + 1;
 80078d2:	f108 0801 	add.w	r8, r8, #1
 80078d6:	4440      	add	r0, r8
				if (header >= _RING_HISTORY_LEN)
 80078d8:	283f      	cmp	r0, #63	; 0x3f
					header -= _RING_HISTORY_LEN;
 80078da:	bfc8      	it	gt
 80078dc:	3840      	subgt	r0, #64	; 0x40
 80078de:	3b01      	subs	r3, #1
 80078e0:	e7e0      	b.n	80078a4 <hist_search+0xc8>
				int part0 = _RING_HISTORY_LEN - header - 1;
 80078e2:	f1c0 073f 	rsb	r7, r0, #63	; 0x3f
				memcpy (line, pThis->ring_buf + header + 1, part0);
 80078e6:	463a      	mov	r2, r7
 80078e8:	4429      	add	r1, r5
 80078ea:	4630      	mov	r0, r6
 80078ec:	f000 fac6 	bl	8007e7c <memcpy>
				memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 80078f0:	eba8 0207 	sub.w	r2, r8, r7
 80078f4:	4629      	mov	r1, r5
 80078f6:	19f0      	adds	r0, r6, r7
 80078f8:	e7e6      	b.n	80078c8 <hist_search+0xec>
 80078fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08007900 <microrl_backspace>:

//*****************************************************************************
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
	if (pThis->cursor > 0) {
 8007900:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
{
 8007904:	b510      	push	{r4, lr}
	if (pThis->cursor > 0) {
 8007906:	2b00      	cmp	r3, #0
{
 8007908:	4604      	mov	r4, r0
	if (pThis->cursor > 0) {
 800790a:	dd1e      	ble.n	800794a <microrl_backspace+0x4a>
		pThis->print ("\033[D \033[D");
 800790c:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 8007910:	480e      	ldr	r0, [pc, #56]	; (800794c <microrl_backspace+0x4c>)
 8007912:	4798      	blx	r3
		terminal_backspace (pThis);
		memmove (pThis->cmdline + pThis->cursor-1,
 8007914:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen-pThis->cursor+1);
 8007918:	f8d4 20bc 	ldr.w	r2, [r4, #188]	; 0xbc
		memmove (pThis->cmdline + pThis->cursor-1,
 800791c:	f104 0354 	add.w	r3, r4, #84	; 0x54
						 pThis->cmdlen-pThis->cursor+1);
 8007920:	1a52      	subs	r2, r2, r1
		memmove (pThis->cmdline + pThis->cursor-1,
 8007922:	1e48      	subs	r0, r1, #1
 8007924:	3201      	adds	r2, #1
 8007926:	4419      	add	r1, r3
 8007928:	4418      	add	r0, r3
 800792a:	f000 fab2 	bl	8007e92 <memmove>
		pThis->cursor--;
		pThis->cmdline [pThis->cmdlen] = '\0';
 800792e:	2100      	movs	r1, #0
		pThis->cursor--;
 8007930:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8007934:	3b01      	subs	r3, #1
 8007936:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		pThis->cmdline [pThis->cmdlen] = '\0';
 800793a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 800793e:	18e2      	adds	r2, r4, r3
		pThis->cmdlen--;
 8007940:	3b01      	subs	r3, #1
		pThis->cmdline [pThis->cmdlen] = '\0';
 8007942:	f882 1054 	strb.w	r1, [r2, #84]	; 0x54
		pThis->cmdlen--;
 8007946:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
 800794a:	bd10      	pop	{r4, pc}
 800794c:	0800919d 	.word	0x0800919d

08007950 <microrl_insert_text>:
{
 8007950:	b570      	push	{r4, r5, r6, lr}
 8007952:	4615      	mov	r5, r2
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
 8007954:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
{
 8007958:	4604      	mov	r4, r0
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
 800795a:	1953      	adds	r3, r2, r5
 800795c:	2b64      	cmp	r3, #100	; 0x64
{
 800795e:	460e      	mov	r6, r1
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
 8007960:	dc27      	bgt.n	80079b2 <microrl_insert_text+0x62>
		memmove (pThis->cmdline + pThis->cursor + len,
 8007962:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8007966:	3054      	adds	r0, #84	; 0x54
 8007968:	186b      	adds	r3, r5, r1
 800796a:	1a52      	subs	r2, r2, r1
 800796c:	4401      	add	r1, r0
 800796e:	4418      	add	r0, r3
 8007970:	f000 fa8f 	bl	8007e92 <memmove>
		for (i = 0; i < len; i++) {
 8007974:	2200      	movs	r2, #0
				pThis->cmdline [pThis->cursor + i] = 0;
 8007976:	4610      	mov	r0, r2
		for (i = 0; i < len; i++) {
 8007978:	42aa      	cmp	r2, r5
 800797a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800797e:	db0d      	blt.n	800799c <microrl_insert_text+0x4c>
		pThis->cursor += len;
 8007980:	442b      	add	r3, r5
 8007982:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		pThis->cmdlen += len;
 8007986:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
		pThis->cmdline [pThis->cmdlen] = '\0';
 800798a:	2001      	movs	r0, #1
		pThis->cmdlen += len;
 800798c:	441d      	add	r5, r3
		pThis->cmdline [pThis->cmdlen] = '\0';
 800798e:	2300      	movs	r3, #0
		pThis->cmdlen += len;
 8007990:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
		pThis->cmdline [pThis->cmdlen] = '\0';
 8007994:	442c      	add	r4, r5
 8007996:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 800799a:	bd70      	pop	{r4, r5, r6, pc}
			pThis->cmdline [pThis->cursor + i] = text [i];
 800799c:	5cb1      	ldrb	r1, [r6, r2]
 800799e:	4413      	add	r3, r2
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
 80079a0:	2920      	cmp	r1, #32
 80079a2:	4423      	add	r3, r4
			pThis->cmdline [pThis->cursor + i] = text [i];
 80079a4:	bf14      	ite	ne
 80079a6:	f883 1054 	strbne.w	r1, [r3, #84]	; 0x54
				pThis->cmdline [pThis->cursor + i] = 0;
 80079aa:	f883 0054 	strbeq.w	r0, [r3, #84]	; 0x54
		for (i = 0; i < len; i++) {
 80079ae:	3201      	adds	r2, #1
 80079b0:	e7e2      	b.n	8007978 <microrl_insert_text+0x28>
	return false;
 80079b2:	2000      	movs	r0, #0
}
 80079b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080079b8 <microrl_init>:
{
 80079b8:	b570      	push	{r4, r5, r6, lr}
 80079ba:	4604      	mov	r4, r0
 80079bc:	460d      	mov	r5, r1
	memset(pThis->cmdline, 0, _COMMAND_LINE_LEN);
 80079be:	2265      	movs	r2, #101	; 0x65
 80079c0:	2100      	movs	r1, #0
 80079c2:	3054      	adds	r0, #84	; 0x54
 80079c4:	f000 fa7f 	bl	8007ec6 <memset>
	memset(pThis->ring_hist.ring_buf, 0, _RING_HISTORY_LEN);
 80079c8:	2240      	movs	r2, #64	; 0x40
 80079ca:	2100      	movs	r1, #0
 80079cc:	1d20      	adds	r0, r4, #4
 80079ce:	f000 fa7a 	bl	8007ec6 <memset>
	pThis->ring_hist.begin = 0;
 80079d2:	2300      	movs	r3, #0
 80079d4:	6463      	str	r3, [r4, #68]	; 0x44
	pThis->ring_hist.end = 0;
 80079d6:	64a3      	str	r3, [r4, #72]	; 0x48
	pThis->ring_hist.cur = 0;
 80079d8:	64e3      	str	r3, [r4, #76]	; 0x4c
	pThis->cmdlen =0;
 80079da:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
	pThis->cursor = 0;
 80079de:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	pThis->execute = NULL;
 80079e2:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	pThis->get_completion = NULL;
 80079e6:	f8c4 30c8 	str.w	r3, [r4, #200]	; 0xc8
	pThis->sigint = NULL;
 80079ea:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	pThis->prompt_str = prompt_default;
 80079ee:	4b06      	ldr	r3, [pc, #24]	; (8007a08 <microrl_init+0x50>)
	pThis->print = print;
 80079f0:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
	pThis->prompt_str = prompt_default;
 80079f4:	681b      	ldr	r3, [r3, #0]
	pThis->print(ENDL);
 80079f6:	4805      	ldr	r0, [pc, #20]	; (8007a0c <microrl_init+0x54>)
	pThis->prompt_str = prompt_default;
 80079f8:	6523      	str	r3, [r4, #80]	; 0x50
	pThis->print(ENDL);
 80079fa:	47a8      	blx	r5
	pThis->print (pThis->prompt_str);
 80079fc:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8007a00:	6d20      	ldr	r0, [r4, #80]	; 0x50
}
 8007a02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	pThis->print (pThis->prompt_str);
 8007a06:	4718      	bx	r3
 8007a08:	20000160 	.word	0x20000160
 8007a0c:	08008fca 	.word	0x08008fca

08007a10 <microrl_set_complete_callback>:
	pThis->get_completion = get_completion;
 8007a10:	f8c0 10c8 	str.w	r1, [r0, #200]	; 0xc8
 8007a14:	4770      	bx	lr

08007a16 <microrl_set_execute_callback>:
	pThis->execute = execute;
 8007a16:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
 8007a1a:	4770      	bx	lr

08007a1c <microrl_set_sigint_callback>:
	pThis->sigint = sigintf;
 8007a1c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
 8007a20:	4770      	bx	lr
	...

08007a24 <new_line_handler>:
	} 
}
#endif

//*****************************************************************************
void new_line_handler(microrl_t * pThis){
 8007a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a28:	4604      	mov	r4, r0
	pThis->print (ENDL);
 8007a2a:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
void new_line_handler(microrl_t * pThis){
 8007a2e:	b088      	sub	sp, #32
	pThis->print (ENDL);
 8007a30:	4839      	ldr	r0, [pc, #228]	; (8007b18 <new_line_handler+0xf4>)
 8007a32:	4798      	blx	r3
	char const * tkn_arr [_COMMAND_TOKEN_NMB];
	int status;

	terminal_newline (pThis);
#ifdef _USE_HISTORY
	if (pThis->cmdlen > 0)
 8007a34:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 8007a38:	1e6b      	subs	r3, r5, #1
 8007a3a:	2b3d      	cmp	r3, #61	; 0x3d
 8007a3c:	d93e      	bls.n	8007abc <new_line_handler+0x98>
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
#endif
	status = split (pThis, pThis->cmdlen, tkn_arr);
 8007a3e:	466a      	mov	r2, sp
 8007a40:	f8d4 10bc 	ldr.w	r1, [r4, #188]	; 0xbc
 8007a44:	4620      	mov	r0, r4
 8007a46:	f7ff fe03 	bl	8007650 <split>
	if (status == -1){
 8007a4a:	1c42      	adds	r2, r0, #1
 8007a4c:	d126      	bne.n	8007a9c <new_line_handler+0x78>
		//          pThis->print ("ERROR: Max token amount exseed\n");
		pThis->print ("ERROR:too many tokens");
 8007a4e:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8007a52:	4832      	ldr	r0, [pc, #200]	; (8007b1c <new_line_handler+0xf8>)
 8007a54:	4798      	blx	r3
		pThis->print (ENDL);
 8007a56:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8007a5a:	482f      	ldr	r0, [pc, #188]	; (8007b18 <new_line_handler+0xf4>)
 8007a5c:	4798      	blx	r3
	}
	if ((status > 0) && (pThis->execute != NULL))
		pThis->execute (status, tkn_arr);
	print_prompt (pThis);
	pThis->cmdlen = 0;
 8007a5e:	2500      	movs	r5, #0
	pThis->print (pThis->prompt_str);
 8007a60:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8007a64:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007a66:	4798      	blx	r3
	pThis->cmdlen = 0;
 8007a68:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
	pThis->cursor = 0;
 8007a6c:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
	memset(pThis->cmdline, 0, _COMMAND_LINE_LEN);
 8007a70:	2265      	movs	r2, #101	; 0x65
 8007a72:	4629      	mov	r1, r5
 8007a74:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8007a78:	f000 fa25 	bl	8007ec6 <memset>
#ifdef _USE_HISTORY
	pThis->ring_hist.cur = 0;
 8007a7c:	64e5      	str	r5, [r4, #76]	; 0x4c
#endif
}
 8007a7e:	b008      	add	sp, #32
 8007a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pThis->ring_buf [pThis->begin] = len;
 8007a84:	711d      	strb	r5, [r3, #4]
 8007a86:	e028      	b.n	8007ada <new_line_handler+0xb6>
		memcpy (pThis->ring_buf + pThis->end + 1, line, part_len);
 8007a88:	4632      	mov	r2, r6
 8007a8a:	4641      	mov	r1, r8
 8007a8c:	4438      	add	r0, r7
 8007a8e:	f000 f9f5 	bl	8007e7c <memcpy>
		memcpy (pThis->ring_buf, line + part_len, len - part_len);
 8007a92:	1baa      	subs	r2, r5, r6
 8007a94:	eb08 0106 	add.w	r1, r8, r6
 8007a98:	4638      	mov	r0, r7
 8007a9a:	e02b      	b.n	8007af4 <new_line_handler+0xd0>
	if ((status > 0) && (pThis->execute != NULL))
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	ddde      	ble.n	8007a5e <new_line_handler+0x3a>
 8007aa0:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d0da      	beq.n	8007a5e <new_line_handler+0x3a>
		pThis->execute (status, tkn_arr);
 8007aa8:	4669      	mov	r1, sp
 8007aaa:	4798      	blx	r3
 8007aac:	e7d7      	b.n	8007a5e <new_line_handler+0x3a>
	int new_pos = pThis->begin + pThis->ring_buf [pThis->begin] + 1;
 8007aae:	1853      	adds	r3, r2, r1
 8007ab0:	1c5a      	adds	r2, r3, #1
	if (new_pos >= _RING_HISTORY_LEN)
 8007ab2:	2a3f      	cmp	r2, #63	; 0x3f
 8007ab4:	dd01      	ble.n	8007aba <new_line_handler+0x96>
		new_pos = new_pos - _RING_HISTORY_LEN;
 8007ab6:	f1a3 023f 	sub.w	r2, r3, #63	; 0x3f
	pThis->begin = new_pos;
 8007aba:	6462      	str	r2, [r4, #68]	; 0x44
	if (pThis->ring_buf [pThis->begin] == 0)
 8007abc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007abe:	1863      	adds	r3, r4, r1
 8007ac0:	791a      	ldrb	r2, [r3, #4]
 8007ac2:	2a00      	cmp	r2, #0
 8007ac4:	d0de      	beq.n	8007a84 <new_line_handler+0x60>
	if (pThis->end >= pThis->begin) {
 8007ac6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007ac8:	4299      	cmp	r1, r3
		if (_RING_HISTORY_LEN - pThis->end + pThis->begin - 1 > len)
 8007aca:	eba1 0303 	sub.w	r3, r1, r3
 8007ace:	bfd4      	ite	le
 8007ad0:	333f      	addle	r3, #63	; 0x3f
		if (pThis->begin - pThis->end - 1> len)
 8007ad2:	f103 33ff 	addgt.w	r3, r3, #4294967295
 8007ad6:	429d      	cmp	r5, r3
 8007ad8:	dae9      	bge.n	8007aae <new_line_handler+0x8a>
	if (len < _RING_HISTORY_LEN-pThis->end-1)
 8007ada:	6ca0      	ldr	r0, [r4, #72]	; 0x48
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
 8007adc:	1d27      	adds	r7, r4, #4
	if (len < _RING_HISTORY_LEN-pThis->end-1)
 8007ade:	f1c0 063f 	rsb	r6, r0, #63	; 0x3f
 8007ae2:	42b5      	cmp	r5, r6
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
 8007ae4:	f104 0854 	add.w	r8, r4, #84	; 0x54
 8007ae8:	f100 0001 	add.w	r0, r0, #1
	if (len < _RING_HISTORY_LEN-pThis->end-1)
 8007aec:	dacc      	bge.n	8007a88 <new_line_handler+0x64>
		memcpy (pThis->ring_buf + pThis->end + 1, line, len);
 8007aee:	462a      	mov	r2, r5
 8007af0:	4641      	mov	r1, r8
 8007af2:	4438      	add	r0, r7
		memcpy (pThis->ring_buf, line + part_len, len - part_len);
 8007af4:	f000 f9c2 	bl	8007e7c <memcpy>
	pThis->ring_buf [pThis->end] = len;
 8007af8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007afa:	18e2      	adds	r2, r4, r3
 8007afc:	7115      	strb	r5, [r2, #4]
	pThis->ring_buf [pThis->end] = 0;
 8007afe:	2200      	movs	r2, #0
	pThis->end = pThis->end + len + 1;
 8007b00:	441d      	add	r5, r3
 8007b02:	1c6b      	adds	r3, r5, #1
	if (pThis->end >= _RING_HISTORY_LEN)
 8007b04:	2b3f      	cmp	r3, #63	; 0x3f
		pThis->end -= _RING_HISTORY_LEN;
 8007b06:	bfca      	itet	gt
 8007b08:	3d3f      	subgt	r5, #63	; 0x3f
	pThis->end = pThis->end + len + 1;
 8007b0a:	64a3      	strle	r3, [r4, #72]	; 0x48
		pThis->end -= _RING_HISTORY_LEN;
 8007b0c:	64a5      	strgt	r5, [r4, #72]	; 0x48
	pThis->ring_buf [pThis->end] = 0;
 8007b0e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007b10:	4423      	add	r3, r4
 8007b12:	711a      	strb	r2, [r3, #4]
	pThis->cur = 0;
 8007b14:	64e2      	str	r2, [r4, #76]	; 0x4c
 8007b16:	e792      	b.n	8007a3e <new_line_handler+0x1a>
 8007b18:	08008fca 	.word	0x08008fca
 8007b1c:	080091a5 	.word	0x080091a5

08007b20 <microrl_insert_char>:

//*****************************************************************************

void microrl_insert_char (microrl_t * pThis, int ch)
{
 8007b20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
#ifdef _USE_ESC_SEQ
	if (pThis->escape) {
 8007b24:	7845      	ldrb	r5, [r0, #1]
{
 8007b26:	b08b      	sub	sp, #44	; 0x2c
 8007b28:	4604      	mov	r4, r0
 8007b2a:	9101      	str	r1, [sp, #4]
	if (pThis->escape) {
 8007b2c:	2d00      	cmp	r5, #0
 8007b2e:	d051      	beq.n	8007bd4 <microrl_insert_char+0xb4>
		if (escape_process(pThis, ch))
 8007b30:	b2cb      	uxtb	r3, r1
	if (ch == '[') {
 8007b32:	2b5b      	cmp	r3, #91	; 0x5b
 8007b34:	d104      	bne.n	8007b40 <microrl_insert_char+0x20>
		pThis->escape_seq = _ESC_BRACKET;
 8007b36:	2301      	movs	r3, #1
			pThis->escape_seq = _ESC_HOME;
 8007b38:	7023      	strb	r3, [r4, #0]
			break;
		}
#ifdef _USE_ESC_SEQ
	}
#endif
}
 8007b3a:	b00b      	add	sp, #44	; 0x2c
 8007b3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	} else if (pThis->escape_seq == _ESC_BRACKET) {
 8007b40:	7801      	ldrb	r1, [r0, #0]
 8007b42:	2901      	cmp	r1, #1
 8007b44:	d130      	bne.n	8007ba8 <microrl_insert_char+0x88>
		if (ch == 'A') {
 8007b46:	2b41      	cmp	r3, #65	; 0x41
 8007b48:	d104      	bne.n	8007b54 <microrl_insert_char+0x34>
			hist_search (pThis, _HIST_UP);
 8007b4a:	2100      	movs	r1, #0
			hist_search (pThis, _HIST_DOWN);
 8007b4c:	f7ff fe46 	bl	80077dc <hist_search>
			pThis->escape = 0;
 8007b50:	2300      	movs	r3, #0
 8007b52:	e109      	b.n	8007d68 <microrl_insert_char+0x248>
		} else if (ch == 'B') {
 8007b54:	2b42      	cmp	r3, #66	; 0x42
 8007b56:	d0f9      	beq.n	8007b4c <microrl_insert_char+0x2c>
		} else if (ch == 'C') {
 8007b58:	2b43      	cmp	r3, #67	; 0x43
 8007b5a:	d10e      	bne.n	8007b7a <microrl_insert_char+0x5a>
			if (pThis->cursor < pThis->cmdlen) {
 8007b5c:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 8007b60:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 8007b64:	429a      	cmp	r2, r3
 8007b66:	daf3      	bge.n	8007b50 <microrl_insert_char+0x30>
				terminal_move_cursor (pThis, 1);
 8007b68:	30cc      	adds	r0, #204	; 0xcc
 8007b6a:	f7ff fddf 	bl	800772c <terminal_move_cursor.isra.3>
				pThis->cursor++;
 8007b6e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8007b72:	3301      	adds	r3, #1
			pThis->cursor = pThis->cmdlen;
 8007b74:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 8007b78:	e7ea      	b.n	8007b50 <microrl_insert_char+0x30>
		} else if (ch == 'D') {
 8007b7a:	2b44      	cmp	r3, #68	; 0x44
 8007b7c:	d10c      	bne.n	8007b98 <microrl_insert_char+0x78>
			if (pThis->cursor > 0) {
 8007b7e:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	dde4      	ble.n	8007b50 <microrl_insert_char+0x30>
				terminal_move_cursor (pThis, -1);
 8007b86:	f04f 31ff 	mov.w	r1, #4294967295
 8007b8a:	30cc      	adds	r0, #204	; 0xcc
 8007b8c:	f7ff fdce 	bl	800772c <terminal_move_cursor.isra.3>
				pThis->cursor--;
 8007b90:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8007b94:	3b01      	subs	r3, #1
 8007b96:	e7ed      	b.n	8007b74 <microrl_insert_char+0x54>
		} else if (ch == '7') {
 8007b98:	2b37      	cmp	r3, #55	; 0x37
 8007b9a:	d101      	bne.n	8007ba0 <microrl_insert_char+0x80>
			pThis->escape_seq = _ESC_HOME;
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	e7cb      	b.n	8007b38 <microrl_insert_char+0x18>
		} else if (ch == '8') {
 8007ba0:	2b38      	cmp	r3, #56	; 0x38
 8007ba2:	d1d5      	bne.n	8007b50 <microrl_insert_char+0x30>
			pThis->escape_seq = _ESC_END;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e7c7      	b.n	8007b38 <microrl_insert_char+0x18>
	} else if (ch == '~') {
 8007ba8:	2b7e      	cmp	r3, #126	; 0x7e
 8007baa:	d1d1      	bne.n	8007b50 <microrl_insert_char+0x30>
		if (pThis->escape_seq == _ESC_HOME) {
 8007bac:	2902      	cmp	r1, #2
 8007bae:	d104      	bne.n	8007bba <microrl_insert_char+0x9a>
			terminal_reset_cursor (pThis);
 8007bb0:	30cc      	adds	r0, #204	; 0xcc
 8007bb2:	f7ff fd9b 	bl	80076ec <terminal_reset_cursor.isra.2>
			pThis->cursor = 0;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	e7dc      	b.n	8007b74 <microrl_insert_char+0x54>
		} else if (pThis->escape_seq == _ESC_END) {
 8007bba:	2903      	cmp	r1, #3
 8007bbc:	d1c8      	bne.n	8007b50 <microrl_insert_char+0x30>
			terminal_move_cursor (pThis, pThis->cmdlen-pThis->cursor);
 8007bbe:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8007bc2:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 8007bc6:	30cc      	adds	r0, #204	; 0xcc
 8007bc8:	1ac9      	subs	r1, r1, r3
 8007bca:	f7ff fdaf 	bl	800772c <terminal_move_cursor.isra.3>
			pThis->cursor = pThis->cmdlen;
 8007bce:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8007bd2:	e7cf      	b.n	8007b74 <microrl_insert_char+0x54>
		switch (ch) {
 8007bd4:	290a      	cmp	r1, #10
 8007bd6:	d0b0      	beq.n	8007b3a <microrl_insert_char+0x1a>
 8007bd8:	dc2a      	bgt.n	8007c30 <microrl_insert_char+0x110>
 8007bda:	2905      	cmp	r1, #5
 8007bdc:	f000 80c6 	beq.w	8007d6c <microrl_insert_char+0x24c>
 8007be0:	dc0d      	bgt.n	8007bfe <microrl_insert_char+0xde>
 8007be2:	2902      	cmp	r1, #2
 8007be4:	f000 80de 	beq.w	8007da4 <microrl_insert_char+0x284>
 8007be8:	2903      	cmp	r1, #3
 8007bea:	f000 80f6 	beq.w	8007dda <microrl_insert_char+0x2ba>
 8007bee:	2901      	cmp	r1, #1
 8007bf0:	d10c      	bne.n	8007c0c <microrl_insert_char+0xec>
				terminal_reset_cursor (pThis);
 8007bf2:	30cc      	adds	r0, #204	; 0xcc
 8007bf4:	f7ff fd7a 	bl	80076ec <terminal_reset_cursor.isra.2>
				pThis->cursor = 0;
 8007bf8:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
			break;
 8007bfc:	e79d      	b.n	8007b3a <microrl_insert_char+0x1a>
		switch (ch) {
 8007bfe:	2908      	cmp	r1, #8
 8007c00:	f000 80e4 	beq.w	8007dcc <microrl_insert_char+0x2ac>
 8007c04:	dc3b      	bgt.n	8007c7e <microrl_insert_char+0x15e>
 8007c06:	2906      	cmp	r1, #6
 8007c08:	f000 80bd 	beq.w	8007d86 <microrl_insert_char+0x266>
			if (((ch == ' ') && (pThis->cmdlen == 0)) || IS_CONTROL_CHAR(ch))
 8007c0c:	2920      	cmp	r1, #32
 8007c0e:	f040 80eb 	bne.w	8007de8 <microrl_insert_char+0x2c8>
 8007c12:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d08f      	beq.n	8007b3a <microrl_insert_char+0x1a>
			if (microrl_insert_text (pThis, (char*)&ch, 1))
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	a901      	add	r1, sp, #4
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f7ff fe96 	bl	8007950 <microrl_insert_text>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	d088      	beq.n	8007b3a <microrl_insert_char+0x1a>
				terminal_print_line (pThis, pThis->cursor-1, pThis->cursor);
 8007c28:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8007c2c:	1e51      	subs	r1, r2, #1
 8007c2e:	e071      	b.n	8007d14 <microrl_insert_char+0x1f4>
		switch (ch) {
 8007c30:	2910      	cmp	r1, #16
 8007c32:	f000 80c5 	beq.w	8007dc0 <microrl_insert_char+0x2a0>
 8007c36:	dc0f      	bgt.n	8007c58 <microrl_insert_char+0x138>
 8007c38:	290d      	cmp	r1, #13
 8007c3a:	d01d      	beq.n	8007c78 <microrl_insert_char+0x158>
 8007c3c:	290e      	cmp	r1, #14
 8007c3e:	f000 80c3 	beq.w	8007dc8 <microrl_insert_char+0x2a8>
 8007c42:	290b      	cmp	r1, #11
 8007c44:	d1e2      	bne.n	8007c0c <microrl_insert_char+0xec>
				pThis->print ("\033[K");
 8007c46:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 8007c4a:	4869      	ldr	r0, [pc, #420]	; (8007df0 <microrl_insert_char+0x2d0>)
 8007c4c:	4798      	blx	r3
				pThis->cmdlen = pThis->cursor;
 8007c4e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8007c52:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
			break;
 8007c56:	e770      	b.n	8007b3a <microrl_insert_char+0x1a>
		switch (ch) {
 8007c58:	291b      	cmp	r1, #27
 8007c5a:	f000 8084 	beq.w	8007d66 <microrl_insert_char+0x246>
 8007c5e:	297f      	cmp	r1, #127	; 0x7f
 8007c60:	f000 80b4 	beq.w	8007dcc <microrl_insert_char+0x2ac>
 8007c64:	2915      	cmp	r1, #21
 8007c66:	d1d1      	bne.n	8007c0c <microrl_insert_char+0xec>
					while (pThis->cursor > 0) {
 8007c68:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8007c6c:	2a00      	cmp	r2, #0
 8007c6e:	dd50      	ble.n	8007d12 <microrl_insert_char+0x1f2>
					microrl_backspace (pThis);
 8007c70:	4620      	mov	r0, r4
 8007c72:	f7ff fe45 	bl	8007900 <microrl_backspace>
 8007c76:	e7f7      	b.n	8007c68 <microrl_insert_char+0x148>
				new_line_handler(pThis);
 8007c78:	f7ff fed4 	bl	8007a24 <new_line_handler>
			break;
 8007c7c:	e75d      	b.n	8007b3a <microrl_insert_char+0x1a>
	if (pThis->get_completion == NULL) // callback was not set
 8007c7e:	f8d0 30c8 	ldr.w	r3, [r0, #200]	; 0xc8
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f43f af59 	beq.w	8007b3a <microrl_insert_char+0x1a>
	int status = split (pThis, pThis->cursor, tkn_arr);
 8007c88:	aa02      	add	r2, sp, #8
 8007c8a:	f8d0 10c0 	ldr.w	r1, [r0, #192]	; 0xc0
 8007c8e:	f7ff fcdf 	bl	8007650 <split>
	if (pThis->cmdline[pThis->cursor-1] == '\0')
 8007c92:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
	int status = split (pThis, pThis->cursor, tkn_arr);
 8007c96:	4607      	mov	r7, r0
	if (pThis->cmdline[pThis->cursor-1] == '\0')
 8007c98:	4423      	add	r3, r4
 8007c9a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8007c9e:	b933      	cbnz	r3, 8007cae <microrl_insert_char+0x18e>
		tkn_arr[status++] = "";
 8007ca0:	ab0a      	add	r3, sp, #40	; 0x28
 8007ca2:	4a54      	ldr	r2, [pc, #336]	; (8007df4 <microrl_insert_char+0x2d4>)
 8007ca4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8007ca8:	f843 2c20 	str.w	r2, [r3, #-32]
 8007cac:	3701      	adds	r7, #1
	compl_token = pThis->get_completion (status, tkn_arr);
 8007cae:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
 8007cb2:	a902      	add	r1, sp, #8
 8007cb4:	4638      	mov	r0, r7
 8007cb6:	4798      	blx	r3
 8007cb8:	4605      	mov	r5, r0
	if (compl_token[0] != NULL) {
 8007cba:	6800      	ldr	r0, [r0, #0]
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	f43f af3c 	beq.w	8007b3a <microrl_insert_char+0x1a>
		if (compl_token[1] == NULL) {
 8007cc2:	686b      	ldr	r3, [r5, #4]
 8007cc4:	b13b      	cbz	r3, 8007cd6 <microrl_insert_char+0x1b6>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	2600      	movs	r6, #0
		while (arr[i]!=NULL) {
 8007cca:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8007cce:	009a      	lsls	r2, r3, #2
 8007cd0:	bb21      	cbnz	r1, 8007d1c <microrl_insert_char+0x1fc>
		i++;
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	e7f9      	b.n	8007cca <microrl_insert_char+0x1aa>
			len = strlen (compl_token[0]);
 8007cd6:	f7f8 faa7 	bl	8000228 <strlen>
 8007cda:	4606      	mov	r6, r0
		if (len) {
 8007cdc:	b19e      	cbz	r6, 8007d06 <microrl_insert_char+0x1e6>
			microrl_insert_text (pThis, compl_token[0] + strlen(tkn_arr[status-1]), 
 8007cde:	ab0a      	add	r3, sp, #40	; 0x28
 8007ce0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007ce4:	f857 0c24 	ldr.w	r0, [r7, #-36]
 8007ce8:	f7f8 fa9e 	bl	8000228 <strlen>
 8007cec:	6829      	ldr	r1, [r5, #0]
 8007cee:	1a32      	subs	r2, r6, r0
 8007cf0:	4401      	add	r1, r0
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	f7ff fe2c 	bl	8007950 <microrl_insert_text>
			if (compl_token[1] == NULL) 
 8007cf8:	686b      	ldr	r3, [r5, #4]
 8007cfa:	b923      	cbnz	r3, 8007d06 <microrl_insert_char+0x1e6>
				microrl_insert_text (pThis, " ", 1);
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	493e      	ldr	r1, [pc, #248]	; (8007df8 <microrl_insert_char+0x2d8>)
 8007d00:	4620      	mov	r0, r4
 8007d02:	f7ff fe25 	bl	8007950 <microrl_insert_text>
		terminal_reset_cursor (pThis);
 8007d06:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
 8007d0a:	f7ff fcef 	bl	80076ec <terminal_reset_cursor.isra.2>
		terminal_print_line (pThis, 0, pThis->cursor);
 8007d0e:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
				terminal_print_line (pThis, 0, pThis->cursor);
 8007d12:	2100      	movs	r1, #0
				terminal_print_line (pThis, pThis->cursor-1, pThis->cursor);
 8007d14:	4620      	mov	r0, r4
 8007d16:	f7ff fd33 	bl	8007780 <terminal_print_line>
}
 8007d1a:	e70e      	b.n	8007b3a <microrl_insert_char+0x1a>
			if ((arr[i][len] != arr[i-1][len]) || 
 8007d1c:	442a      	add	r2, r5
 8007d1e:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8007d22:	5d89      	ldrb	r1, [r1, r6]
 8007d24:	5d92      	ldrb	r2, [r2, r6]
 8007d26:	4291      	cmp	r1, r2
 8007d28:	d013      	beq.n	8007d52 <microrl_insert_char+0x232>
	pThis->print (ENDL);
 8007d2a:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8007d2e:	4833      	ldr	r0, [pc, #204]	; (8007dfc <microrl_insert_char+0x2dc>)
 8007d30:	4798      	blx	r3
				pThis->print (" ");
 8007d32:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8007df8 <microrl_insert_char+0x2d8>
 8007d36:	f1a5 0804 	sub.w	r8, r5, #4
			while (compl_token [i] != NULL) {
 8007d3a:	f858 0f04 	ldr.w	r0, [r8, #4]!
				pThis->print (compl_token[i]);
 8007d3e:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
			while (compl_token [i] != NULL) {
 8007d42:	b950      	cbnz	r0, 8007d5a <microrl_insert_char+0x23a>
	pThis->print (ENDL);
 8007d44:	482d      	ldr	r0, [pc, #180]	; (8007dfc <microrl_insert_char+0x2dc>)
 8007d46:	4798      	blx	r3
	pThis->print (pThis->prompt_str);
 8007d48:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8007d4c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007d4e:	4798      	blx	r3
 8007d50:	e7c4      	b.n	8007cdc <microrl_insert_char+0x1bc>
			if ((arr[i][len] != arr[i-1][len]) || 
 8007d52:	2900      	cmp	r1, #0
 8007d54:	d0e9      	beq.n	8007d2a <microrl_insert_char+0x20a>
			len++;
 8007d56:	3601      	adds	r6, #1
 8007d58:	e7b7      	b.n	8007cca <microrl_insert_char+0x1aa>
				pThis->print (compl_token[i]);
 8007d5a:	4798      	blx	r3
				pThis->print (" ");
 8007d5c:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8007d60:	4648      	mov	r0, r9
 8007d62:	4798      	blx	r3
 8007d64:	e7e9      	b.n	8007d3a <microrl_insert_char+0x21a>
				pThis->escape = 1;
 8007d66:	2301      	movs	r3, #1
			pThis->escape = 0;
 8007d68:	7063      	strb	r3, [r4, #1]
 8007d6a:	e6e6      	b.n	8007b3a <microrl_insert_char+0x1a>
				terminal_move_cursor (pThis, pThis->cmdlen-pThis->cursor);
 8007d6c:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8007d70:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 8007d74:	30cc      	adds	r0, #204	; 0xcc
 8007d76:	1ac9      	subs	r1, r1, r3
 8007d78:	f7ff fcd8 	bl	800772c <terminal_move_cursor.isra.3>
				pThis->cursor = pThis->cmdlen;
 8007d7c:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
				pThis->cursor++;
 8007d80:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 8007d84:	e6d9      	b.n	8007b3a <microrl_insert_char+0x1a>
			if (pThis->cursor < pThis->cmdlen) {
 8007d86:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 8007d8a:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	f6bf aed3 	bge.w	8007b3a <microrl_insert_char+0x1a>
				terminal_move_cursor (pThis, 1);
 8007d94:	2101      	movs	r1, #1
 8007d96:	30cc      	adds	r0, #204	; 0xcc
 8007d98:	f7ff fcc8 	bl	800772c <terminal_move_cursor.isra.3>
				pThis->cursor++;
 8007d9c:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8007da0:	3301      	adds	r3, #1
 8007da2:	e7ed      	b.n	8007d80 <microrl_insert_char+0x260>
			if (pThis->cursor) {
 8007da4:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f43f aec6 	beq.w	8007b3a <microrl_insert_char+0x1a>
				terminal_move_cursor (pThis, -1);
 8007dae:	f04f 31ff 	mov.w	r1, #4294967295
 8007db2:	30cc      	adds	r0, #204	; 0xcc
 8007db4:	f7ff fcba 	bl	800772c <terminal_move_cursor.isra.3>
				pThis->cursor--;
 8007db8:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	e7df      	b.n	8007d80 <microrl_insert_char+0x260>
			hist_search (pThis, _HIST_UP);
 8007dc0:	4629      	mov	r1, r5
			hist_search (pThis, _HIST_DOWN);
 8007dc2:	f7ff fd0b 	bl	80077dc <hist_search>
			break;
 8007dc6:	e6b8      	b.n	8007b3a <microrl_insert_char+0x1a>
			hist_search (pThis, _HIST_DOWN);
 8007dc8:	2101      	movs	r1, #1
 8007dca:	e7fa      	b.n	8007dc2 <microrl_insert_char+0x2a2>
				microrl_backspace (pThis);
 8007dcc:	4620      	mov	r0, r4
 8007dce:	f7ff fd97 	bl	8007900 <microrl_backspace>
				terminal_print_line (pThis, pThis->cursor, pThis->cursor);
 8007dd2:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8007dd6:	4611      	mov	r1, r2
 8007dd8:	e79c      	b.n	8007d14 <microrl_insert_char+0x1f4>
			if (pThis->sigint != NULL)
 8007dda:	f8d0 30d0 	ldr.w	r3, [r0, #208]	; 0xd0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f43f aeab 	beq.w	8007b3a <microrl_insert_char+0x1a>
				pThis->sigint();
 8007de4:	4798      	blx	r3
 8007de6:	e6a8      	b.n	8007b3a <microrl_insert_char+0x1a>
			if (((ch == ' ') && (pThis->cmdlen == 0)) || IS_CONTROL_CHAR(ch))
 8007de8:	291f      	cmp	r1, #31
 8007dea:	f77f aea6 	ble.w	8007b3a <microrl_insert_char+0x1a>
 8007dee:	e714      	b.n	8007c1a <microrl_insert_char+0xfa>
 8007df0:	080091d0 	.word	0x080091d0
 8007df4:	08009074 	.word	0x08009074
 8007df8:	0800926e 	.word	0x0800926e
 8007dfc:	08008fca 	.word	0x08008fca

08007e00 <__libc_init_array>:
 8007e00:	b570      	push	{r4, r5, r6, lr}
 8007e02:	2500      	movs	r5, #0
 8007e04:	4e0c      	ldr	r6, [pc, #48]	; (8007e38 <__libc_init_array+0x38>)
 8007e06:	4c0d      	ldr	r4, [pc, #52]	; (8007e3c <__libc_init_array+0x3c>)
 8007e08:	1ba4      	subs	r4, r4, r6
 8007e0a:	10a4      	asrs	r4, r4, #2
 8007e0c:	42a5      	cmp	r5, r4
 8007e0e:	d109      	bne.n	8007e24 <__libc_init_array+0x24>
 8007e10:	f001 f8b2 	bl	8008f78 <_init>
 8007e14:	2500      	movs	r5, #0
 8007e16:	4e0a      	ldr	r6, [pc, #40]	; (8007e40 <__libc_init_array+0x40>)
 8007e18:	4c0a      	ldr	r4, [pc, #40]	; (8007e44 <__libc_init_array+0x44>)
 8007e1a:	1ba4      	subs	r4, r4, r6
 8007e1c:	10a4      	asrs	r4, r4, #2
 8007e1e:	42a5      	cmp	r5, r4
 8007e20:	d105      	bne.n	8007e2e <__libc_init_array+0x2e>
 8007e22:	bd70      	pop	{r4, r5, r6, pc}
 8007e24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007e28:	4798      	blx	r3
 8007e2a:	3501      	adds	r5, #1
 8007e2c:	e7ee      	b.n	8007e0c <__libc_init_array+0xc>
 8007e2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007e32:	4798      	blx	r3
 8007e34:	3501      	adds	r5, #1
 8007e36:	e7f2      	b.n	8007e1e <__libc_init_array+0x1e>
 8007e38:	080093a0 	.word	0x080093a0
 8007e3c:	080093a0 	.word	0x080093a0
 8007e40:	080093a0 	.word	0x080093a0
 8007e44:	080093a4 	.word	0x080093a4

08007e48 <__itoa>:
 8007e48:	1e93      	subs	r3, r2, #2
 8007e4a:	2b22      	cmp	r3, #34	; 0x22
 8007e4c:	b510      	push	{r4, lr}
 8007e4e:	460c      	mov	r4, r1
 8007e50:	d904      	bls.n	8007e5c <__itoa+0x14>
 8007e52:	2300      	movs	r3, #0
 8007e54:	461c      	mov	r4, r3
 8007e56:	700b      	strb	r3, [r1, #0]
 8007e58:	4620      	mov	r0, r4
 8007e5a:	bd10      	pop	{r4, pc}
 8007e5c:	2a0a      	cmp	r2, #10
 8007e5e:	d109      	bne.n	8007e74 <__itoa+0x2c>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	da07      	bge.n	8007e74 <__itoa+0x2c>
 8007e64:	232d      	movs	r3, #45	; 0x2d
 8007e66:	700b      	strb	r3, [r1, #0]
 8007e68:	2101      	movs	r1, #1
 8007e6a:	4240      	negs	r0, r0
 8007e6c:	4421      	add	r1, r4
 8007e6e:	f000 f915 	bl	800809c <__utoa>
 8007e72:	e7f1      	b.n	8007e58 <__itoa+0x10>
 8007e74:	2100      	movs	r1, #0
 8007e76:	e7f9      	b.n	8007e6c <__itoa+0x24>

08007e78 <itoa>:
 8007e78:	f7ff bfe6 	b.w	8007e48 <__itoa>

08007e7c <memcpy>:
 8007e7c:	b510      	push	{r4, lr}
 8007e7e:	1e43      	subs	r3, r0, #1
 8007e80:	440a      	add	r2, r1
 8007e82:	4291      	cmp	r1, r2
 8007e84:	d100      	bne.n	8007e88 <memcpy+0xc>
 8007e86:	bd10      	pop	{r4, pc}
 8007e88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e90:	e7f7      	b.n	8007e82 <memcpy+0x6>

08007e92 <memmove>:
 8007e92:	4288      	cmp	r0, r1
 8007e94:	b510      	push	{r4, lr}
 8007e96:	eb01 0302 	add.w	r3, r1, r2
 8007e9a:	d803      	bhi.n	8007ea4 <memmove+0x12>
 8007e9c:	1e42      	subs	r2, r0, #1
 8007e9e:	4299      	cmp	r1, r3
 8007ea0:	d10c      	bne.n	8007ebc <memmove+0x2a>
 8007ea2:	bd10      	pop	{r4, pc}
 8007ea4:	4298      	cmp	r0, r3
 8007ea6:	d2f9      	bcs.n	8007e9c <memmove+0xa>
 8007ea8:	1881      	adds	r1, r0, r2
 8007eaa:	1ad2      	subs	r2, r2, r3
 8007eac:	42d3      	cmn	r3, r2
 8007eae:	d100      	bne.n	8007eb2 <memmove+0x20>
 8007eb0:	bd10      	pop	{r4, pc}
 8007eb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007eb6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007eba:	e7f7      	b.n	8007eac <memmove+0x1a>
 8007ebc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ec0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007ec4:	e7eb      	b.n	8007e9e <memmove+0xc>

08007ec6 <memset>:
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	4402      	add	r2, r0
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d100      	bne.n	8007ed0 <memset+0xa>
 8007ece:	4770      	bx	lr
 8007ed0:	f803 1b01 	strb.w	r1, [r3], #1
 8007ed4:	e7f9      	b.n	8007eca <memset+0x4>
	...

08007ed8 <iprintf>:
 8007ed8:	b40f      	push	{r0, r1, r2, r3}
 8007eda:	4b0a      	ldr	r3, [pc, #40]	; (8007f04 <iprintf+0x2c>)
 8007edc:	b513      	push	{r0, r1, r4, lr}
 8007ede:	681c      	ldr	r4, [r3, #0]
 8007ee0:	b124      	cbz	r4, 8007eec <iprintf+0x14>
 8007ee2:	69a3      	ldr	r3, [r4, #24]
 8007ee4:	b913      	cbnz	r3, 8007eec <iprintf+0x14>
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	f000 fae0 	bl	80084ac <__sinit>
 8007eec:	ab05      	add	r3, sp, #20
 8007eee:	9a04      	ldr	r2, [sp, #16]
 8007ef0:	68a1      	ldr	r1, [r4, #8]
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	9301      	str	r3, [sp, #4]
 8007ef6:	f000 fcb9 	bl	800886c <_vfiprintf_r>
 8007efa:	b002      	add	sp, #8
 8007efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f00:	b004      	add	sp, #16
 8007f02:	4770      	bx	lr
 8007f04:	20000164 	.word	0x20000164

08007f08 <_puts_r>:
 8007f08:	b570      	push	{r4, r5, r6, lr}
 8007f0a:	460e      	mov	r6, r1
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	b118      	cbz	r0, 8007f18 <_puts_r+0x10>
 8007f10:	6983      	ldr	r3, [r0, #24]
 8007f12:	b90b      	cbnz	r3, 8007f18 <_puts_r+0x10>
 8007f14:	f000 faca 	bl	80084ac <__sinit>
 8007f18:	69ab      	ldr	r3, [r5, #24]
 8007f1a:	68ac      	ldr	r4, [r5, #8]
 8007f1c:	b913      	cbnz	r3, 8007f24 <_puts_r+0x1c>
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f000 fac4 	bl	80084ac <__sinit>
 8007f24:	4b23      	ldr	r3, [pc, #140]	; (8007fb4 <_puts_r+0xac>)
 8007f26:	429c      	cmp	r4, r3
 8007f28:	d117      	bne.n	8007f5a <_puts_r+0x52>
 8007f2a:	686c      	ldr	r4, [r5, #4]
 8007f2c:	89a3      	ldrh	r3, [r4, #12]
 8007f2e:	071b      	lsls	r3, r3, #28
 8007f30:	d51d      	bpl.n	8007f6e <_puts_r+0x66>
 8007f32:	6923      	ldr	r3, [r4, #16]
 8007f34:	b1db      	cbz	r3, 8007f6e <_puts_r+0x66>
 8007f36:	3e01      	subs	r6, #1
 8007f38:	68a3      	ldr	r3, [r4, #8]
 8007f3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	60a3      	str	r3, [r4, #8]
 8007f42:	b9e9      	cbnz	r1, 8007f80 <_puts_r+0x78>
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	da2e      	bge.n	8007fa6 <_puts_r+0x9e>
 8007f48:	4622      	mov	r2, r4
 8007f4a:	210a      	movs	r1, #10
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	f000 f8fb 	bl	8008148 <__swbuf_r>
 8007f52:	3001      	adds	r0, #1
 8007f54:	d011      	beq.n	8007f7a <_puts_r+0x72>
 8007f56:	200a      	movs	r0, #10
 8007f58:	bd70      	pop	{r4, r5, r6, pc}
 8007f5a:	4b17      	ldr	r3, [pc, #92]	; (8007fb8 <_puts_r+0xb0>)
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	d101      	bne.n	8007f64 <_puts_r+0x5c>
 8007f60:	68ac      	ldr	r4, [r5, #8]
 8007f62:	e7e3      	b.n	8007f2c <_puts_r+0x24>
 8007f64:	4b15      	ldr	r3, [pc, #84]	; (8007fbc <_puts_r+0xb4>)
 8007f66:	429c      	cmp	r4, r3
 8007f68:	bf08      	it	eq
 8007f6a:	68ec      	ldreq	r4, [r5, #12]
 8007f6c:	e7de      	b.n	8007f2c <_puts_r+0x24>
 8007f6e:	4621      	mov	r1, r4
 8007f70:	4628      	mov	r0, r5
 8007f72:	f000 f93b 	bl	80081ec <__swsetup_r>
 8007f76:	2800      	cmp	r0, #0
 8007f78:	d0dd      	beq.n	8007f36 <_puts_r+0x2e>
 8007f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7e:	bd70      	pop	{r4, r5, r6, pc}
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	da04      	bge.n	8007f8e <_puts_r+0x86>
 8007f84:	69a2      	ldr	r2, [r4, #24]
 8007f86:	4293      	cmp	r3, r2
 8007f88:	db06      	blt.n	8007f98 <_puts_r+0x90>
 8007f8a:	290a      	cmp	r1, #10
 8007f8c:	d004      	beq.n	8007f98 <_puts_r+0x90>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	1c5a      	adds	r2, r3, #1
 8007f92:	6022      	str	r2, [r4, #0]
 8007f94:	7019      	strb	r1, [r3, #0]
 8007f96:	e7cf      	b.n	8007f38 <_puts_r+0x30>
 8007f98:	4622      	mov	r2, r4
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f000 f8d4 	bl	8008148 <__swbuf_r>
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d1c9      	bne.n	8007f38 <_puts_r+0x30>
 8007fa4:	e7e9      	b.n	8007f7a <_puts_r+0x72>
 8007fa6:	200a      	movs	r0, #10
 8007fa8:	6823      	ldr	r3, [r4, #0]
 8007faa:	1c5a      	adds	r2, r3, #1
 8007fac:	6022      	str	r2, [r4, #0]
 8007fae:	7018      	strb	r0, [r3, #0]
 8007fb0:	bd70      	pop	{r4, r5, r6, pc}
 8007fb2:	bf00      	nop
 8007fb4:	08009220 	.word	0x08009220
 8007fb8:	08009240 	.word	0x08009240
 8007fbc:	08009200 	.word	0x08009200

08007fc0 <puts>:
 8007fc0:	4b02      	ldr	r3, [pc, #8]	; (8007fcc <puts+0xc>)
 8007fc2:	4601      	mov	r1, r0
 8007fc4:	6818      	ldr	r0, [r3, #0]
 8007fc6:	f7ff bf9f 	b.w	8007f08 <_puts_r>
 8007fca:	bf00      	nop
 8007fcc:	20000164 	.word	0x20000164

08007fd0 <strcasecmp>:
 8007fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	460f      	mov	r7, r1
 8007fd6:	f816 4b01 	ldrb.w	r4, [r6], #1
 8007fda:	f000 faf1 	bl	80085c0 <__locale_ctype_ptr>
 8007fde:	4420      	add	r0, r4
 8007fe0:	7843      	ldrb	r3, [r0, #1]
 8007fe2:	f817 5b01 	ldrb.w	r5, [r7], #1
 8007fe6:	f003 0303 	and.w	r3, r3, #3
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	bf08      	it	eq
 8007fee:	3420      	addeq	r4, #32
 8007ff0:	f000 fae6 	bl	80085c0 <__locale_ctype_ptr>
 8007ff4:	4428      	add	r0, r5
 8007ff6:	7843      	ldrb	r3, [r0, #1]
 8007ff8:	f003 0303 	and.w	r3, r3, #3
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	bf08      	it	eq
 8008000:	3520      	addeq	r5, #32
 8008002:	1b60      	subs	r0, r4, r5
 8008004:	d101      	bne.n	800800a <strcasecmp+0x3a>
 8008006:	2d00      	cmp	r5, #0
 8008008:	d1e5      	bne.n	8007fd6 <strcasecmp+0x6>
 800800a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800800c <strcat>:
 800800c:	4602      	mov	r2, r0
 800800e:	b510      	push	{r4, lr}
 8008010:	4613      	mov	r3, r2
 8008012:	781c      	ldrb	r4, [r3, #0]
 8008014:	3201      	adds	r2, #1
 8008016:	2c00      	cmp	r4, #0
 8008018:	d1fa      	bne.n	8008010 <strcat+0x4>
 800801a:	3b01      	subs	r3, #1
 800801c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008020:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008024:	2a00      	cmp	r2, #0
 8008026:	d1f9      	bne.n	800801c <strcat+0x10>
 8008028:	bd10      	pop	{r4, pc}

0800802a <strcpy>:
 800802a:	4603      	mov	r3, r0
 800802c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008030:	f803 2b01 	strb.w	r2, [r3], #1
 8008034:	2a00      	cmp	r2, #0
 8008036:	d1f9      	bne.n	800802c <strcpy+0x2>
 8008038:	4770      	bx	lr

0800803a <strncpy>:
 800803a:	b570      	push	{r4, r5, r6, lr}
 800803c:	4604      	mov	r4, r0
 800803e:	b902      	cbnz	r2, 8008042 <strncpy+0x8>
 8008040:	bd70      	pop	{r4, r5, r6, pc}
 8008042:	4623      	mov	r3, r4
 8008044:	f811 5b01 	ldrb.w	r5, [r1], #1
 8008048:	1e56      	subs	r6, r2, #1
 800804a:	f803 5b01 	strb.w	r5, [r3], #1
 800804e:	b91d      	cbnz	r5, 8008058 <strncpy+0x1e>
 8008050:	4414      	add	r4, r2
 8008052:	42a3      	cmp	r3, r4
 8008054:	d103      	bne.n	800805e <strncpy+0x24>
 8008056:	bd70      	pop	{r4, r5, r6, pc}
 8008058:	461c      	mov	r4, r3
 800805a:	4632      	mov	r2, r6
 800805c:	e7ef      	b.n	800803e <strncpy+0x4>
 800805e:	f803 5b01 	strb.w	r5, [r3], #1
 8008062:	e7f6      	b.n	8008052 <strncpy+0x18>

08008064 <strstr>:
 8008064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008066:	7803      	ldrb	r3, [r0, #0]
 8008068:	b133      	cbz	r3, 8008078 <strstr+0x14>
 800806a:	4603      	mov	r3, r0
 800806c:	4618      	mov	r0, r3
 800806e:	1c5e      	adds	r6, r3, #1
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	b933      	cbnz	r3, 8008082 <strstr+0x1e>
 8008074:	4618      	mov	r0, r3
 8008076:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008078:	780b      	ldrb	r3, [r1, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	bf18      	it	ne
 800807e:	2000      	movne	r0, #0
 8008080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008082:	1e4d      	subs	r5, r1, #1
 8008084:	1e44      	subs	r4, r0, #1
 8008086:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800808a:	2a00      	cmp	r2, #0
 800808c:	d0f3      	beq.n	8008076 <strstr+0x12>
 800808e:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8008092:	4633      	mov	r3, r6
 8008094:	4297      	cmp	r7, r2
 8008096:	d0f6      	beq.n	8008086 <strstr+0x22>
 8008098:	e7e8      	b.n	800806c <strstr+0x8>
	...

0800809c <__utoa>:
 800809c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800809e:	b08b      	sub	sp, #44	; 0x2c
 80080a0:	4603      	mov	r3, r0
 80080a2:	460f      	mov	r7, r1
 80080a4:	466d      	mov	r5, sp
 80080a6:	4c1c      	ldr	r4, [pc, #112]	; (8008118 <__utoa+0x7c>)
 80080a8:	f104 0e20 	add.w	lr, r4, #32
 80080ac:	462e      	mov	r6, r5
 80080ae:	6820      	ldr	r0, [r4, #0]
 80080b0:	6861      	ldr	r1, [r4, #4]
 80080b2:	3408      	adds	r4, #8
 80080b4:	c603      	stmia	r6!, {r0, r1}
 80080b6:	4574      	cmp	r4, lr
 80080b8:	4635      	mov	r5, r6
 80080ba:	d1f7      	bne.n	80080ac <__utoa+0x10>
 80080bc:	7921      	ldrb	r1, [r4, #4]
 80080be:	6820      	ldr	r0, [r4, #0]
 80080c0:	7131      	strb	r1, [r6, #4]
 80080c2:	1e91      	subs	r1, r2, #2
 80080c4:	2922      	cmp	r1, #34	; 0x22
 80080c6:	6030      	str	r0, [r6, #0]
 80080c8:	f04f 0100 	mov.w	r1, #0
 80080cc:	d904      	bls.n	80080d8 <__utoa+0x3c>
 80080ce:	7039      	strb	r1, [r7, #0]
 80080d0:	460f      	mov	r7, r1
 80080d2:	4638      	mov	r0, r7
 80080d4:	b00b      	add	sp, #44	; 0x2c
 80080d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080d8:	1e78      	subs	r0, r7, #1
 80080da:	4606      	mov	r6, r0
 80080dc:	fbb3 f5f2 	udiv	r5, r3, r2
 80080e0:	fb02 3315 	mls	r3, r2, r5, r3
 80080e4:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80080e8:	4473      	add	r3, lr
 80080ea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80080ee:	1c4c      	adds	r4, r1, #1
 80080f0:	f806 3f01 	strb.w	r3, [r6, #1]!
 80080f4:	462b      	mov	r3, r5
 80080f6:	b965      	cbnz	r5, 8008112 <__utoa+0x76>
 80080f8:	553d      	strb	r5, [r7, r4]
 80080fa:	187a      	adds	r2, r7, r1
 80080fc:	1acc      	subs	r4, r1, r3
 80080fe:	42a3      	cmp	r3, r4
 8008100:	dae7      	bge.n	80080d2 <__utoa+0x36>
 8008102:	7844      	ldrb	r4, [r0, #1]
 8008104:	7815      	ldrb	r5, [r2, #0]
 8008106:	3301      	adds	r3, #1
 8008108:	f800 5f01 	strb.w	r5, [r0, #1]!
 800810c:	f802 4901 	strb.w	r4, [r2], #-1
 8008110:	e7f4      	b.n	80080fc <__utoa+0x60>
 8008112:	4621      	mov	r1, r4
 8008114:	e7e2      	b.n	80080dc <__utoa+0x40>
 8008116:	bf00      	nop
 8008118:	080091da 	.word	0x080091da

0800811c <viprintf>:
 800811c:	4b09      	ldr	r3, [pc, #36]	; (8008144 <viprintf+0x28>)
 800811e:	b570      	push	{r4, r5, r6, lr}
 8008120:	681c      	ldr	r4, [r3, #0]
 8008122:	4605      	mov	r5, r0
 8008124:	460e      	mov	r6, r1
 8008126:	b124      	cbz	r4, 8008132 <viprintf+0x16>
 8008128:	69a3      	ldr	r3, [r4, #24]
 800812a:	b913      	cbnz	r3, 8008132 <viprintf+0x16>
 800812c:	4620      	mov	r0, r4
 800812e:	f000 f9bd 	bl	80084ac <__sinit>
 8008132:	4633      	mov	r3, r6
 8008134:	462a      	mov	r2, r5
 8008136:	68a1      	ldr	r1, [r4, #8]
 8008138:	4620      	mov	r0, r4
 800813a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800813e:	f000 bb95 	b.w	800886c <_vfiprintf_r>
 8008142:	bf00      	nop
 8008144:	20000164 	.word	0x20000164

08008148 <__swbuf_r>:
 8008148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800814a:	460e      	mov	r6, r1
 800814c:	4614      	mov	r4, r2
 800814e:	4605      	mov	r5, r0
 8008150:	b118      	cbz	r0, 800815a <__swbuf_r+0x12>
 8008152:	6983      	ldr	r3, [r0, #24]
 8008154:	b90b      	cbnz	r3, 800815a <__swbuf_r+0x12>
 8008156:	f000 f9a9 	bl	80084ac <__sinit>
 800815a:	4b21      	ldr	r3, [pc, #132]	; (80081e0 <__swbuf_r+0x98>)
 800815c:	429c      	cmp	r4, r3
 800815e:	d12a      	bne.n	80081b6 <__swbuf_r+0x6e>
 8008160:	686c      	ldr	r4, [r5, #4]
 8008162:	69a3      	ldr	r3, [r4, #24]
 8008164:	60a3      	str	r3, [r4, #8]
 8008166:	89a3      	ldrh	r3, [r4, #12]
 8008168:	071a      	lsls	r2, r3, #28
 800816a:	d52e      	bpl.n	80081ca <__swbuf_r+0x82>
 800816c:	6923      	ldr	r3, [r4, #16]
 800816e:	b363      	cbz	r3, 80081ca <__swbuf_r+0x82>
 8008170:	6923      	ldr	r3, [r4, #16]
 8008172:	6820      	ldr	r0, [r4, #0]
 8008174:	b2f6      	uxtb	r6, r6
 8008176:	1ac0      	subs	r0, r0, r3
 8008178:	6963      	ldr	r3, [r4, #20]
 800817a:	4637      	mov	r7, r6
 800817c:	4298      	cmp	r0, r3
 800817e:	db04      	blt.n	800818a <__swbuf_r+0x42>
 8008180:	4621      	mov	r1, r4
 8008182:	4628      	mov	r0, r5
 8008184:	f000 f928 	bl	80083d8 <_fflush_r>
 8008188:	bb28      	cbnz	r0, 80081d6 <__swbuf_r+0x8e>
 800818a:	68a3      	ldr	r3, [r4, #8]
 800818c:	3001      	adds	r0, #1
 800818e:	3b01      	subs	r3, #1
 8008190:	60a3      	str	r3, [r4, #8]
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	6022      	str	r2, [r4, #0]
 8008198:	701e      	strb	r6, [r3, #0]
 800819a:	6963      	ldr	r3, [r4, #20]
 800819c:	4298      	cmp	r0, r3
 800819e:	d004      	beq.n	80081aa <__swbuf_r+0x62>
 80081a0:	89a3      	ldrh	r3, [r4, #12]
 80081a2:	07db      	lsls	r3, r3, #31
 80081a4:	d519      	bpl.n	80081da <__swbuf_r+0x92>
 80081a6:	2e0a      	cmp	r6, #10
 80081a8:	d117      	bne.n	80081da <__swbuf_r+0x92>
 80081aa:	4621      	mov	r1, r4
 80081ac:	4628      	mov	r0, r5
 80081ae:	f000 f913 	bl	80083d8 <_fflush_r>
 80081b2:	b190      	cbz	r0, 80081da <__swbuf_r+0x92>
 80081b4:	e00f      	b.n	80081d6 <__swbuf_r+0x8e>
 80081b6:	4b0b      	ldr	r3, [pc, #44]	; (80081e4 <__swbuf_r+0x9c>)
 80081b8:	429c      	cmp	r4, r3
 80081ba:	d101      	bne.n	80081c0 <__swbuf_r+0x78>
 80081bc:	68ac      	ldr	r4, [r5, #8]
 80081be:	e7d0      	b.n	8008162 <__swbuf_r+0x1a>
 80081c0:	4b09      	ldr	r3, [pc, #36]	; (80081e8 <__swbuf_r+0xa0>)
 80081c2:	429c      	cmp	r4, r3
 80081c4:	bf08      	it	eq
 80081c6:	68ec      	ldreq	r4, [r5, #12]
 80081c8:	e7cb      	b.n	8008162 <__swbuf_r+0x1a>
 80081ca:	4621      	mov	r1, r4
 80081cc:	4628      	mov	r0, r5
 80081ce:	f000 f80d 	bl	80081ec <__swsetup_r>
 80081d2:	2800      	cmp	r0, #0
 80081d4:	d0cc      	beq.n	8008170 <__swbuf_r+0x28>
 80081d6:	f04f 37ff 	mov.w	r7, #4294967295
 80081da:	4638      	mov	r0, r7
 80081dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081de:	bf00      	nop
 80081e0:	08009220 	.word	0x08009220
 80081e4:	08009240 	.word	0x08009240
 80081e8:	08009200 	.word	0x08009200

080081ec <__swsetup_r>:
 80081ec:	4b32      	ldr	r3, [pc, #200]	; (80082b8 <__swsetup_r+0xcc>)
 80081ee:	b570      	push	{r4, r5, r6, lr}
 80081f0:	681d      	ldr	r5, [r3, #0]
 80081f2:	4606      	mov	r6, r0
 80081f4:	460c      	mov	r4, r1
 80081f6:	b125      	cbz	r5, 8008202 <__swsetup_r+0x16>
 80081f8:	69ab      	ldr	r3, [r5, #24]
 80081fa:	b913      	cbnz	r3, 8008202 <__swsetup_r+0x16>
 80081fc:	4628      	mov	r0, r5
 80081fe:	f000 f955 	bl	80084ac <__sinit>
 8008202:	4b2e      	ldr	r3, [pc, #184]	; (80082bc <__swsetup_r+0xd0>)
 8008204:	429c      	cmp	r4, r3
 8008206:	d10f      	bne.n	8008228 <__swsetup_r+0x3c>
 8008208:	686c      	ldr	r4, [r5, #4]
 800820a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820e:	b29a      	uxth	r2, r3
 8008210:	0715      	lsls	r5, r2, #28
 8008212:	d42c      	bmi.n	800826e <__swsetup_r+0x82>
 8008214:	06d0      	lsls	r0, r2, #27
 8008216:	d411      	bmi.n	800823c <__swsetup_r+0x50>
 8008218:	2209      	movs	r2, #9
 800821a:	6032      	str	r2, [r6, #0]
 800821c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	f04f 30ff 	mov.w	r0, #4294967295
 8008226:	bd70      	pop	{r4, r5, r6, pc}
 8008228:	4b25      	ldr	r3, [pc, #148]	; (80082c0 <__swsetup_r+0xd4>)
 800822a:	429c      	cmp	r4, r3
 800822c:	d101      	bne.n	8008232 <__swsetup_r+0x46>
 800822e:	68ac      	ldr	r4, [r5, #8]
 8008230:	e7eb      	b.n	800820a <__swsetup_r+0x1e>
 8008232:	4b24      	ldr	r3, [pc, #144]	; (80082c4 <__swsetup_r+0xd8>)
 8008234:	429c      	cmp	r4, r3
 8008236:	bf08      	it	eq
 8008238:	68ec      	ldreq	r4, [r5, #12]
 800823a:	e7e6      	b.n	800820a <__swsetup_r+0x1e>
 800823c:	0751      	lsls	r1, r2, #29
 800823e:	d512      	bpl.n	8008266 <__swsetup_r+0x7a>
 8008240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008242:	b141      	cbz	r1, 8008256 <__swsetup_r+0x6a>
 8008244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008248:	4299      	cmp	r1, r3
 800824a:	d002      	beq.n	8008252 <__swsetup_r+0x66>
 800824c:	4630      	mov	r0, r6
 800824e:	f000 fa3b 	bl	80086c8 <_free_r>
 8008252:	2300      	movs	r3, #0
 8008254:	6363      	str	r3, [r4, #52]	; 0x34
 8008256:	89a3      	ldrh	r3, [r4, #12]
 8008258:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800825c:	81a3      	strh	r3, [r4, #12]
 800825e:	2300      	movs	r3, #0
 8008260:	6063      	str	r3, [r4, #4]
 8008262:	6923      	ldr	r3, [r4, #16]
 8008264:	6023      	str	r3, [r4, #0]
 8008266:	89a3      	ldrh	r3, [r4, #12]
 8008268:	f043 0308 	orr.w	r3, r3, #8
 800826c:	81a3      	strh	r3, [r4, #12]
 800826e:	6923      	ldr	r3, [r4, #16]
 8008270:	b94b      	cbnz	r3, 8008286 <__swsetup_r+0x9a>
 8008272:	89a3      	ldrh	r3, [r4, #12]
 8008274:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800827c:	d003      	beq.n	8008286 <__swsetup_r+0x9a>
 800827e:	4621      	mov	r1, r4
 8008280:	4630      	mov	r0, r6
 8008282:	f000 f9cf 	bl	8008624 <__smakebuf_r>
 8008286:	89a2      	ldrh	r2, [r4, #12]
 8008288:	f012 0301 	ands.w	r3, r2, #1
 800828c:	d00c      	beq.n	80082a8 <__swsetup_r+0xbc>
 800828e:	2300      	movs	r3, #0
 8008290:	60a3      	str	r3, [r4, #8]
 8008292:	6963      	ldr	r3, [r4, #20]
 8008294:	425b      	negs	r3, r3
 8008296:	61a3      	str	r3, [r4, #24]
 8008298:	6923      	ldr	r3, [r4, #16]
 800829a:	b953      	cbnz	r3, 80082b2 <__swsetup_r+0xc6>
 800829c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80082a4:	d1ba      	bne.n	800821c <__swsetup_r+0x30>
 80082a6:	bd70      	pop	{r4, r5, r6, pc}
 80082a8:	0792      	lsls	r2, r2, #30
 80082aa:	bf58      	it	pl
 80082ac:	6963      	ldrpl	r3, [r4, #20]
 80082ae:	60a3      	str	r3, [r4, #8]
 80082b0:	e7f2      	b.n	8008298 <__swsetup_r+0xac>
 80082b2:	2000      	movs	r0, #0
 80082b4:	e7f7      	b.n	80082a6 <__swsetup_r+0xba>
 80082b6:	bf00      	nop
 80082b8:	20000164 	.word	0x20000164
 80082bc:	08009220 	.word	0x08009220
 80082c0:	08009240 	.word	0x08009240
 80082c4:	08009200 	.word	0x08009200

080082c8 <__sflush_r>:
 80082c8:	898a      	ldrh	r2, [r1, #12]
 80082ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ce:	4605      	mov	r5, r0
 80082d0:	0710      	lsls	r0, r2, #28
 80082d2:	460c      	mov	r4, r1
 80082d4:	d45a      	bmi.n	800838c <__sflush_r+0xc4>
 80082d6:	684b      	ldr	r3, [r1, #4]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	dc05      	bgt.n	80082e8 <__sflush_r+0x20>
 80082dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082de:	2b00      	cmp	r3, #0
 80082e0:	dc02      	bgt.n	80082e8 <__sflush_r+0x20>
 80082e2:	2000      	movs	r0, #0
 80082e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80082ea:	2e00      	cmp	r6, #0
 80082ec:	d0f9      	beq.n	80082e2 <__sflush_r+0x1a>
 80082ee:	2300      	movs	r3, #0
 80082f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80082f4:	682f      	ldr	r7, [r5, #0]
 80082f6:	602b      	str	r3, [r5, #0]
 80082f8:	d033      	beq.n	8008362 <__sflush_r+0x9a>
 80082fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80082fc:	89a3      	ldrh	r3, [r4, #12]
 80082fe:	075a      	lsls	r2, r3, #29
 8008300:	d505      	bpl.n	800830e <__sflush_r+0x46>
 8008302:	6863      	ldr	r3, [r4, #4]
 8008304:	1ac0      	subs	r0, r0, r3
 8008306:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008308:	b10b      	cbz	r3, 800830e <__sflush_r+0x46>
 800830a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800830c:	1ac0      	subs	r0, r0, r3
 800830e:	2300      	movs	r3, #0
 8008310:	4602      	mov	r2, r0
 8008312:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008314:	6a21      	ldr	r1, [r4, #32]
 8008316:	4628      	mov	r0, r5
 8008318:	47b0      	blx	r6
 800831a:	1c43      	adds	r3, r0, #1
 800831c:	89a3      	ldrh	r3, [r4, #12]
 800831e:	d106      	bne.n	800832e <__sflush_r+0x66>
 8008320:	6829      	ldr	r1, [r5, #0]
 8008322:	291d      	cmp	r1, #29
 8008324:	d84b      	bhi.n	80083be <__sflush_r+0xf6>
 8008326:	4a2b      	ldr	r2, [pc, #172]	; (80083d4 <__sflush_r+0x10c>)
 8008328:	40ca      	lsrs	r2, r1
 800832a:	07d6      	lsls	r6, r2, #31
 800832c:	d547      	bpl.n	80083be <__sflush_r+0xf6>
 800832e:	2200      	movs	r2, #0
 8008330:	6062      	str	r2, [r4, #4]
 8008332:	6922      	ldr	r2, [r4, #16]
 8008334:	04d9      	lsls	r1, r3, #19
 8008336:	6022      	str	r2, [r4, #0]
 8008338:	d504      	bpl.n	8008344 <__sflush_r+0x7c>
 800833a:	1c42      	adds	r2, r0, #1
 800833c:	d101      	bne.n	8008342 <__sflush_r+0x7a>
 800833e:	682b      	ldr	r3, [r5, #0]
 8008340:	b903      	cbnz	r3, 8008344 <__sflush_r+0x7c>
 8008342:	6560      	str	r0, [r4, #84]	; 0x54
 8008344:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008346:	602f      	str	r7, [r5, #0]
 8008348:	2900      	cmp	r1, #0
 800834a:	d0ca      	beq.n	80082e2 <__sflush_r+0x1a>
 800834c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008350:	4299      	cmp	r1, r3
 8008352:	d002      	beq.n	800835a <__sflush_r+0x92>
 8008354:	4628      	mov	r0, r5
 8008356:	f000 f9b7 	bl	80086c8 <_free_r>
 800835a:	2000      	movs	r0, #0
 800835c:	6360      	str	r0, [r4, #52]	; 0x34
 800835e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008362:	6a21      	ldr	r1, [r4, #32]
 8008364:	2301      	movs	r3, #1
 8008366:	4628      	mov	r0, r5
 8008368:	47b0      	blx	r6
 800836a:	1c41      	adds	r1, r0, #1
 800836c:	d1c6      	bne.n	80082fc <__sflush_r+0x34>
 800836e:	682b      	ldr	r3, [r5, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d0c3      	beq.n	80082fc <__sflush_r+0x34>
 8008374:	2b1d      	cmp	r3, #29
 8008376:	d001      	beq.n	800837c <__sflush_r+0xb4>
 8008378:	2b16      	cmp	r3, #22
 800837a:	d101      	bne.n	8008380 <__sflush_r+0xb8>
 800837c:	602f      	str	r7, [r5, #0]
 800837e:	e7b0      	b.n	80082e2 <__sflush_r+0x1a>
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008386:	81a3      	strh	r3, [r4, #12]
 8008388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800838c:	690f      	ldr	r7, [r1, #16]
 800838e:	2f00      	cmp	r7, #0
 8008390:	d0a7      	beq.n	80082e2 <__sflush_r+0x1a>
 8008392:	0793      	lsls	r3, r2, #30
 8008394:	bf18      	it	ne
 8008396:	2300      	movne	r3, #0
 8008398:	680e      	ldr	r6, [r1, #0]
 800839a:	bf08      	it	eq
 800839c:	694b      	ldreq	r3, [r1, #20]
 800839e:	eba6 0807 	sub.w	r8, r6, r7
 80083a2:	600f      	str	r7, [r1, #0]
 80083a4:	608b      	str	r3, [r1, #8]
 80083a6:	f1b8 0f00 	cmp.w	r8, #0
 80083aa:	dd9a      	ble.n	80082e2 <__sflush_r+0x1a>
 80083ac:	4643      	mov	r3, r8
 80083ae:	463a      	mov	r2, r7
 80083b0:	6a21      	ldr	r1, [r4, #32]
 80083b2:	4628      	mov	r0, r5
 80083b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083b6:	47b0      	blx	r6
 80083b8:	2800      	cmp	r0, #0
 80083ba:	dc07      	bgt.n	80083cc <__sflush_r+0x104>
 80083bc:	89a3      	ldrh	r3, [r4, #12]
 80083be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083c2:	81a3      	strh	r3, [r4, #12]
 80083c4:	f04f 30ff 	mov.w	r0, #4294967295
 80083c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083cc:	4407      	add	r7, r0
 80083ce:	eba8 0800 	sub.w	r8, r8, r0
 80083d2:	e7e8      	b.n	80083a6 <__sflush_r+0xde>
 80083d4:	20400001 	.word	0x20400001

080083d8 <_fflush_r>:
 80083d8:	b538      	push	{r3, r4, r5, lr}
 80083da:	690b      	ldr	r3, [r1, #16]
 80083dc:	4605      	mov	r5, r0
 80083de:	460c      	mov	r4, r1
 80083e0:	b1db      	cbz	r3, 800841a <_fflush_r+0x42>
 80083e2:	b118      	cbz	r0, 80083ec <_fflush_r+0x14>
 80083e4:	6983      	ldr	r3, [r0, #24]
 80083e6:	b90b      	cbnz	r3, 80083ec <_fflush_r+0x14>
 80083e8:	f000 f860 	bl	80084ac <__sinit>
 80083ec:	4b0c      	ldr	r3, [pc, #48]	; (8008420 <_fflush_r+0x48>)
 80083ee:	429c      	cmp	r4, r3
 80083f0:	d109      	bne.n	8008406 <_fflush_r+0x2e>
 80083f2:	686c      	ldr	r4, [r5, #4]
 80083f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083f8:	b17b      	cbz	r3, 800841a <_fflush_r+0x42>
 80083fa:	4621      	mov	r1, r4
 80083fc:	4628      	mov	r0, r5
 80083fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008402:	f7ff bf61 	b.w	80082c8 <__sflush_r>
 8008406:	4b07      	ldr	r3, [pc, #28]	; (8008424 <_fflush_r+0x4c>)
 8008408:	429c      	cmp	r4, r3
 800840a:	d101      	bne.n	8008410 <_fflush_r+0x38>
 800840c:	68ac      	ldr	r4, [r5, #8]
 800840e:	e7f1      	b.n	80083f4 <_fflush_r+0x1c>
 8008410:	4b05      	ldr	r3, [pc, #20]	; (8008428 <_fflush_r+0x50>)
 8008412:	429c      	cmp	r4, r3
 8008414:	bf08      	it	eq
 8008416:	68ec      	ldreq	r4, [r5, #12]
 8008418:	e7ec      	b.n	80083f4 <_fflush_r+0x1c>
 800841a:	2000      	movs	r0, #0
 800841c:	bd38      	pop	{r3, r4, r5, pc}
 800841e:	bf00      	nop
 8008420:	08009220 	.word	0x08009220
 8008424:	08009240 	.word	0x08009240
 8008428:	08009200 	.word	0x08009200

0800842c <_cleanup_r>:
 800842c:	4901      	ldr	r1, [pc, #4]	; (8008434 <_cleanup_r+0x8>)
 800842e:	f000 b8a9 	b.w	8008584 <_fwalk_reent>
 8008432:	bf00      	nop
 8008434:	080083d9 	.word	0x080083d9

08008438 <std.isra.0>:
 8008438:	2300      	movs	r3, #0
 800843a:	b510      	push	{r4, lr}
 800843c:	4604      	mov	r4, r0
 800843e:	6003      	str	r3, [r0, #0]
 8008440:	6043      	str	r3, [r0, #4]
 8008442:	6083      	str	r3, [r0, #8]
 8008444:	8181      	strh	r1, [r0, #12]
 8008446:	6643      	str	r3, [r0, #100]	; 0x64
 8008448:	81c2      	strh	r2, [r0, #14]
 800844a:	6103      	str	r3, [r0, #16]
 800844c:	6143      	str	r3, [r0, #20]
 800844e:	6183      	str	r3, [r0, #24]
 8008450:	4619      	mov	r1, r3
 8008452:	2208      	movs	r2, #8
 8008454:	305c      	adds	r0, #92	; 0x5c
 8008456:	f7ff fd36 	bl	8007ec6 <memset>
 800845a:	4b05      	ldr	r3, [pc, #20]	; (8008470 <std.isra.0+0x38>)
 800845c:	6224      	str	r4, [r4, #32]
 800845e:	6263      	str	r3, [r4, #36]	; 0x24
 8008460:	4b04      	ldr	r3, [pc, #16]	; (8008474 <std.isra.0+0x3c>)
 8008462:	62a3      	str	r3, [r4, #40]	; 0x28
 8008464:	4b04      	ldr	r3, [pc, #16]	; (8008478 <std.isra.0+0x40>)
 8008466:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008468:	4b04      	ldr	r3, [pc, #16]	; (800847c <std.isra.0+0x44>)
 800846a:	6323      	str	r3, [r4, #48]	; 0x30
 800846c:	bd10      	pop	{r4, pc}
 800846e:	bf00      	nop
 8008470:	08008de9 	.word	0x08008de9
 8008474:	08008e0b 	.word	0x08008e0b
 8008478:	08008e43 	.word	0x08008e43
 800847c:	08008e67 	.word	0x08008e67

08008480 <__sfmoreglue>:
 8008480:	b570      	push	{r4, r5, r6, lr}
 8008482:	2568      	movs	r5, #104	; 0x68
 8008484:	1e4a      	subs	r2, r1, #1
 8008486:	4355      	muls	r5, r2
 8008488:	460e      	mov	r6, r1
 800848a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800848e:	f000 f967 	bl	8008760 <_malloc_r>
 8008492:	4604      	mov	r4, r0
 8008494:	b140      	cbz	r0, 80084a8 <__sfmoreglue+0x28>
 8008496:	2100      	movs	r1, #0
 8008498:	e880 0042 	stmia.w	r0, {r1, r6}
 800849c:	300c      	adds	r0, #12
 800849e:	60a0      	str	r0, [r4, #8]
 80084a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80084a4:	f7ff fd0f 	bl	8007ec6 <memset>
 80084a8:	4620      	mov	r0, r4
 80084aa:	bd70      	pop	{r4, r5, r6, pc}

080084ac <__sinit>:
 80084ac:	6983      	ldr	r3, [r0, #24]
 80084ae:	b510      	push	{r4, lr}
 80084b0:	4604      	mov	r4, r0
 80084b2:	bb33      	cbnz	r3, 8008502 <__sinit+0x56>
 80084b4:	6483      	str	r3, [r0, #72]	; 0x48
 80084b6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80084b8:	6503      	str	r3, [r0, #80]	; 0x50
 80084ba:	4b12      	ldr	r3, [pc, #72]	; (8008504 <__sinit+0x58>)
 80084bc:	4a12      	ldr	r2, [pc, #72]	; (8008508 <__sinit+0x5c>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	6282      	str	r2, [r0, #40]	; 0x28
 80084c2:	4298      	cmp	r0, r3
 80084c4:	bf04      	itt	eq
 80084c6:	2301      	moveq	r3, #1
 80084c8:	6183      	streq	r3, [r0, #24]
 80084ca:	f000 f81f 	bl	800850c <__sfp>
 80084ce:	6060      	str	r0, [r4, #4]
 80084d0:	4620      	mov	r0, r4
 80084d2:	f000 f81b 	bl	800850c <__sfp>
 80084d6:	60a0      	str	r0, [r4, #8]
 80084d8:	4620      	mov	r0, r4
 80084da:	f000 f817 	bl	800850c <__sfp>
 80084de:	2200      	movs	r2, #0
 80084e0:	60e0      	str	r0, [r4, #12]
 80084e2:	2104      	movs	r1, #4
 80084e4:	6860      	ldr	r0, [r4, #4]
 80084e6:	f7ff ffa7 	bl	8008438 <std.isra.0>
 80084ea:	2201      	movs	r2, #1
 80084ec:	2109      	movs	r1, #9
 80084ee:	68a0      	ldr	r0, [r4, #8]
 80084f0:	f7ff ffa2 	bl	8008438 <std.isra.0>
 80084f4:	2202      	movs	r2, #2
 80084f6:	2112      	movs	r1, #18
 80084f8:	68e0      	ldr	r0, [r4, #12]
 80084fa:	f7ff ff9d 	bl	8008438 <std.isra.0>
 80084fe:	2301      	movs	r3, #1
 8008500:	61a3      	str	r3, [r4, #24]
 8008502:	bd10      	pop	{r4, pc}
 8008504:	08009260 	.word	0x08009260
 8008508:	0800842d 	.word	0x0800842d

0800850c <__sfp>:
 800850c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800850e:	4b1c      	ldr	r3, [pc, #112]	; (8008580 <__sfp+0x74>)
 8008510:	4607      	mov	r7, r0
 8008512:	681e      	ldr	r6, [r3, #0]
 8008514:	69b3      	ldr	r3, [r6, #24]
 8008516:	b913      	cbnz	r3, 800851e <__sfp+0x12>
 8008518:	4630      	mov	r0, r6
 800851a:	f7ff ffc7 	bl	80084ac <__sinit>
 800851e:	3648      	adds	r6, #72	; 0x48
 8008520:	68b4      	ldr	r4, [r6, #8]
 8008522:	6873      	ldr	r3, [r6, #4]
 8008524:	3b01      	subs	r3, #1
 8008526:	d503      	bpl.n	8008530 <__sfp+0x24>
 8008528:	6833      	ldr	r3, [r6, #0]
 800852a:	b133      	cbz	r3, 800853a <__sfp+0x2e>
 800852c:	6836      	ldr	r6, [r6, #0]
 800852e:	e7f7      	b.n	8008520 <__sfp+0x14>
 8008530:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008534:	b16d      	cbz	r5, 8008552 <__sfp+0x46>
 8008536:	3468      	adds	r4, #104	; 0x68
 8008538:	e7f4      	b.n	8008524 <__sfp+0x18>
 800853a:	2104      	movs	r1, #4
 800853c:	4638      	mov	r0, r7
 800853e:	f7ff ff9f 	bl	8008480 <__sfmoreglue>
 8008542:	6030      	str	r0, [r6, #0]
 8008544:	2800      	cmp	r0, #0
 8008546:	d1f1      	bne.n	800852c <__sfp+0x20>
 8008548:	230c      	movs	r3, #12
 800854a:	4604      	mov	r4, r0
 800854c:	603b      	str	r3, [r7, #0]
 800854e:	4620      	mov	r0, r4
 8008550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008552:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008556:	81e3      	strh	r3, [r4, #14]
 8008558:	2301      	movs	r3, #1
 800855a:	6665      	str	r5, [r4, #100]	; 0x64
 800855c:	81a3      	strh	r3, [r4, #12]
 800855e:	6025      	str	r5, [r4, #0]
 8008560:	60a5      	str	r5, [r4, #8]
 8008562:	6065      	str	r5, [r4, #4]
 8008564:	6125      	str	r5, [r4, #16]
 8008566:	6165      	str	r5, [r4, #20]
 8008568:	61a5      	str	r5, [r4, #24]
 800856a:	2208      	movs	r2, #8
 800856c:	4629      	mov	r1, r5
 800856e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008572:	f7ff fca8 	bl	8007ec6 <memset>
 8008576:	6365      	str	r5, [r4, #52]	; 0x34
 8008578:	63a5      	str	r5, [r4, #56]	; 0x38
 800857a:	64a5      	str	r5, [r4, #72]	; 0x48
 800857c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800857e:	e7e6      	b.n	800854e <__sfp+0x42>
 8008580:	08009260 	.word	0x08009260

08008584 <_fwalk_reent>:
 8008584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008588:	4680      	mov	r8, r0
 800858a:	4689      	mov	r9, r1
 800858c:	2600      	movs	r6, #0
 800858e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008592:	b914      	cbnz	r4, 800859a <_fwalk_reent+0x16>
 8008594:	4630      	mov	r0, r6
 8008596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800859a:	68a5      	ldr	r5, [r4, #8]
 800859c:	6867      	ldr	r7, [r4, #4]
 800859e:	3f01      	subs	r7, #1
 80085a0:	d501      	bpl.n	80085a6 <_fwalk_reent+0x22>
 80085a2:	6824      	ldr	r4, [r4, #0]
 80085a4:	e7f5      	b.n	8008592 <_fwalk_reent+0xe>
 80085a6:	89ab      	ldrh	r3, [r5, #12]
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d907      	bls.n	80085bc <_fwalk_reent+0x38>
 80085ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085b0:	3301      	adds	r3, #1
 80085b2:	d003      	beq.n	80085bc <_fwalk_reent+0x38>
 80085b4:	4629      	mov	r1, r5
 80085b6:	4640      	mov	r0, r8
 80085b8:	47c8      	blx	r9
 80085ba:	4306      	orrs	r6, r0
 80085bc:	3568      	adds	r5, #104	; 0x68
 80085be:	e7ee      	b.n	800859e <_fwalk_reent+0x1a>

080085c0 <__locale_ctype_ptr>:
 80085c0:	4b04      	ldr	r3, [pc, #16]	; (80085d4 <__locale_ctype_ptr+0x14>)
 80085c2:	4a05      	ldr	r2, [pc, #20]	; (80085d8 <__locale_ctype_ptr+0x18>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	bf08      	it	eq
 80085cc:	4613      	moveq	r3, r2
 80085ce:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80085d2:	4770      	bx	lr
 80085d4:	20000164 	.word	0x20000164
 80085d8:	200001c8 	.word	0x200001c8

080085dc <__swhatbuf_r>:
 80085dc:	b570      	push	{r4, r5, r6, lr}
 80085de:	460e      	mov	r6, r1
 80085e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085e4:	b090      	sub	sp, #64	; 0x40
 80085e6:	2900      	cmp	r1, #0
 80085e8:	4614      	mov	r4, r2
 80085ea:	461d      	mov	r5, r3
 80085ec:	da07      	bge.n	80085fe <__swhatbuf_r+0x22>
 80085ee:	2300      	movs	r3, #0
 80085f0:	602b      	str	r3, [r5, #0]
 80085f2:	89b3      	ldrh	r3, [r6, #12]
 80085f4:	061a      	lsls	r2, r3, #24
 80085f6:	d410      	bmi.n	800861a <__swhatbuf_r+0x3e>
 80085f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085fc:	e00e      	b.n	800861c <__swhatbuf_r+0x40>
 80085fe:	aa01      	add	r2, sp, #4
 8008600:	f000 fc64 	bl	8008ecc <_fstat_r>
 8008604:	2800      	cmp	r0, #0
 8008606:	dbf2      	blt.n	80085ee <__swhatbuf_r+0x12>
 8008608:	9a02      	ldr	r2, [sp, #8]
 800860a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800860e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008612:	425a      	negs	r2, r3
 8008614:	415a      	adcs	r2, r3
 8008616:	602a      	str	r2, [r5, #0]
 8008618:	e7ee      	b.n	80085f8 <__swhatbuf_r+0x1c>
 800861a:	2340      	movs	r3, #64	; 0x40
 800861c:	2000      	movs	r0, #0
 800861e:	6023      	str	r3, [r4, #0]
 8008620:	b010      	add	sp, #64	; 0x40
 8008622:	bd70      	pop	{r4, r5, r6, pc}

08008624 <__smakebuf_r>:
 8008624:	898b      	ldrh	r3, [r1, #12]
 8008626:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008628:	079d      	lsls	r5, r3, #30
 800862a:	4606      	mov	r6, r0
 800862c:	460c      	mov	r4, r1
 800862e:	d507      	bpl.n	8008640 <__smakebuf_r+0x1c>
 8008630:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	6123      	str	r3, [r4, #16]
 8008638:	2301      	movs	r3, #1
 800863a:	6163      	str	r3, [r4, #20]
 800863c:	b002      	add	sp, #8
 800863e:	bd70      	pop	{r4, r5, r6, pc}
 8008640:	ab01      	add	r3, sp, #4
 8008642:	466a      	mov	r2, sp
 8008644:	f7ff ffca 	bl	80085dc <__swhatbuf_r>
 8008648:	9900      	ldr	r1, [sp, #0]
 800864a:	4605      	mov	r5, r0
 800864c:	4630      	mov	r0, r6
 800864e:	f000 f887 	bl	8008760 <_malloc_r>
 8008652:	b948      	cbnz	r0, 8008668 <__smakebuf_r+0x44>
 8008654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008658:	059a      	lsls	r2, r3, #22
 800865a:	d4ef      	bmi.n	800863c <__smakebuf_r+0x18>
 800865c:	f023 0303 	bic.w	r3, r3, #3
 8008660:	f043 0302 	orr.w	r3, r3, #2
 8008664:	81a3      	strh	r3, [r4, #12]
 8008666:	e7e3      	b.n	8008630 <__smakebuf_r+0xc>
 8008668:	4b0d      	ldr	r3, [pc, #52]	; (80086a0 <__smakebuf_r+0x7c>)
 800866a:	62b3      	str	r3, [r6, #40]	; 0x28
 800866c:	89a3      	ldrh	r3, [r4, #12]
 800866e:	6020      	str	r0, [r4, #0]
 8008670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008674:	81a3      	strh	r3, [r4, #12]
 8008676:	9b00      	ldr	r3, [sp, #0]
 8008678:	6120      	str	r0, [r4, #16]
 800867a:	6163      	str	r3, [r4, #20]
 800867c:	9b01      	ldr	r3, [sp, #4]
 800867e:	b15b      	cbz	r3, 8008698 <__smakebuf_r+0x74>
 8008680:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008684:	4630      	mov	r0, r6
 8008686:	f000 fc33 	bl	8008ef0 <_isatty_r>
 800868a:	b128      	cbz	r0, 8008698 <__smakebuf_r+0x74>
 800868c:	89a3      	ldrh	r3, [r4, #12]
 800868e:	f023 0303 	bic.w	r3, r3, #3
 8008692:	f043 0301 	orr.w	r3, r3, #1
 8008696:	81a3      	strh	r3, [r4, #12]
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	431d      	orrs	r5, r3
 800869c:	81a5      	strh	r5, [r4, #12]
 800869e:	e7cd      	b.n	800863c <__smakebuf_r+0x18>
 80086a0:	0800842d 	.word	0x0800842d

080086a4 <__ascii_mbtowc>:
 80086a4:	b082      	sub	sp, #8
 80086a6:	b901      	cbnz	r1, 80086aa <__ascii_mbtowc+0x6>
 80086a8:	a901      	add	r1, sp, #4
 80086aa:	b142      	cbz	r2, 80086be <__ascii_mbtowc+0x1a>
 80086ac:	b14b      	cbz	r3, 80086c2 <__ascii_mbtowc+0x1e>
 80086ae:	7813      	ldrb	r3, [r2, #0]
 80086b0:	600b      	str	r3, [r1, #0]
 80086b2:	7812      	ldrb	r2, [r2, #0]
 80086b4:	1c10      	adds	r0, r2, #0
 80086b6:	bf18      	it	ne
 80086b8:	2001      	movne	r0, #1
 80086ba:	b002      	add	sp, #8
 80086bc:	4770      	bx	lr
 80086be:	4610      	mov	r0, r2
 80086c0:	e7fb      	b.n	80086ba <__ascii_mbtowc+0x16>
 80086c2:	f06f 0001 	mvn.w	r0, #1
 80086c6:	e7f8      	b.n	80086ba <__ascii_mbtowc+0x16>

080086c8 <_free_r>:
 80086c8:	b538      	push	{r3, r4, r5, lr}
 80086ca:	4605      	mov	r5, r0
 80086cc:	2900      	cmp	r1, #0
 80086ce:	d043      	beq.n	8008758 <_free_r+0x90>
 80086d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086d4:	1f0c      	subs	r4, r1, #4
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	bfb8      	it	lt
 80086da:	18e4      	addlt	r4, r4, r3
 80086dc:	f000 fc38 	bl	8008f50 <__malloc_lock>
 80086e0:	4a1e      	ldr	r2, [pc, #120]	; (800875c <_free_r+0x94>)
 80086e2:	6813      	ldr	r3, [r2, #0]
 80086e4:	4610      	mov	r0, r2
 80086e6:	b933      	cbnz	r3, 80086f6 <_free_r+0x2e>
 80086e8:	6063      	str	r3, [r4, #4]
 80086ea:	6014      	str	r4, [r2, #0]
 80086ec:	4628      	mov	r0, r5
 80086ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086f2:	f000 bc2e 	b.w	8008f52 <__malloc_unlock>
 80086f6:	42a3      	cmp	r3, r4
 80086f8:	d90b      	bls.n	8008712 <_free_r+0x4a>
 80086fa:	6821      	ldr	r1, [r4, #0]
 80086fc:	1862      	adds	r2, r4, r1
 80086fe:	4293      	cmp	r3, r2
 8008700:	bf01      	itttt	eq
 8008702:	681a      	ldreq	r2, [r3, #0]
 8008704:	685b      	ldreq	r3, [r3, #4]
 8008706:	1852      	addeq	r2, r2, r1
 8008708:	6022      	streq	r2, [r4, #0]
 800870a:	6063      	str	r3, [r4, #4]
 800870c:	6004      	str	r4, [r0, #0]
 800870e:	e7ed      	b.n	80086ec <_free_r+0x24>
 8008710:	4613      	mov	r3, r2
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	b10a      	cbz	r2, 800871a <_free_r+0x52>
 8008716:	42a2      	cmp	r2, r4
 8008718:	d9fa      	bls.n	8008710 <_free_r+0x48>
 800871a:	6819      	ldr	r1, [r3, #0]
 800871c:	1858      	adds	r0, r3, r1
 800871e:	42a0      	cmp	r0, r4
 8008720:	d10b      	bne.n	800873a <_free_r+0x72>
 8008722:	6820      	ldr	r0, [r4, #0]
 8008724:	4401      	add	r1, r0
 8008726:	1858      	adds	r0, r3, r1
 8008728:	4282      	cmp	r2, r0
 800872a:	6019      	str	r1, [r3, #0]
 800872c:	d1de      	bne.n	80086ec <_free_r+0x24>
 800872e:	6810      	ldr	r0, [r2, #0]
 8008730:	6852      	ldr	r2, [r2, #4]
 8008732:	4401      	add	r1, r0
 8008734:	6019      	str	r1, [r3, #0]
 8008736:	605a      	str	r2, [r3, #4]
 8008738:	e7d8      	b.n	80086ec <_free_r+0x24>
 800873a:	d902      	bls.n	8008742 <_free_r+0x7a>
 800873c:	230c      	movs	r3, #12
 800873e:	602b      	str	r3, [r5, #0]
 8008740:	e7d4      	b.n	80086ec <_free_r+0x24>
 8008742:	6820      	ldr	r0, [r4, #0]
 8008744:	1821      	adds	r1, r4, r0
 8008746:	428a      	cmp	r2, r1
 8008748:	bf01      	itttt	eq
 800874a:	6811      	ldreq	r1, [r2, #0]
 800874c:	6852      	ldreq	r2, [r2, #4]
 800874e:	1809      	addeq	r1, r1, r0
 8008750:	6021      	streq	r1, [r4, #0]
 8008752:	6062      	str	r2, [r4, #4]
 8008754:	605c      	str	r4, [r3, #4]
 8008756:	e7c9      	b.n	80086ec <_free_r+0x24>
 8008758:	bd38      	pop	{r3, r4, r5, pc}
 800875a:	bf00      	nop
 800875c:	20002ef0 	.word	0x20002ef0

08008760 <_malloc_r>:
 8008760:	b570      	push	{r4, r5, r6, lr}
 8008762:	1ccd      	adds	r5, r1, #3
 8008764:	f025 0503 	bic.w	r5, r5, #3
 8008768:	3508      	adds	r5, #8
 800876a:	2d0c      	cmp	r5, #12
 800876c:	bf38      	it	cc
 800876e:	250c      	movcc	r5, #12
 8008770:	2d00      	cmp	r5, #0
 8008772:	4606      	mov	r6, r0
 8008774:	db01      	blt.n	800877a <_malloc_r+0x1a>
 8008776:	42a9      	cmp	r1, r5
 8008778:	d903      	bls.n	8008782 <_malloc_r+0x22>
 800877a:	230c      	movs	r3, #12
 800877c:	6033      	str	r3, [r6, #0]
 800877e:	2000      	movs	r0, #0
 8008780:	bd70      	pop	{r4, r5, r6, pc}
 8008782:	f000 fbe5 	bl	8008f50 <__malloc_lock>
 8008786:	4a23      	ldr	r2, [pc, #140]	; (8008814 <_malloc_r+0xb4>)
 8008788:	6814      	ldr	r4, [r2, #0]
 800878a:	4621      	mov	r1, r4
 800878c:	b991      	cbnz	r1, 80087b4 <_malloc_r+0x54>
 800878e:	4c22      	ldr	r4, [pc, #136]	; (8008818 <_malloc_r+0xb8>)
 8008790:	6823      	ldr	r3, [r4, #0]
 8008792:	b91b      	cbnz	r3, 800879c <_malloc_r+0x3c>
 8008794:	4630      	mov	r0, r6
 8008796:	f000 fb17 	bl	8008dc8 <_sbrk_r>
 800879a:	6020      	str	r0, [r4, #0]
 800879c:	4629      	mov	r1, r5
 800879e:	4630      	mov	r0, r6
 80087a0:	f000 fb12 	bl	8008dc8 <_sbrk_r>
 80087a4:	1c43      	adds	r3, r0, #1
 80087a6:	d126      	bne.n	80087f6 <_malloc_r+0x96>
 80087a8:	230c      	movs	r3, #12
 80087aa:	4630      	mov	r0, r6
 80087ac:	6033      	str	r3, [r6, #0]
 80087ae:	f000 fbd0 	bl	8008f52 <__malloc_unlock>
 80087b2:	e7e4      	b.n	800877e <_malloc_r+0x1e>
 80087b4:	680b      	ldr	r3, [r1, #0]
 80087b6:	1b5b      	subs	r3, r3, r5
 80087b8:	d41a      	bmi.n	80087f0 <_malloc_r+0x90>
 80087ba:	2b0b      	cmp	r3, #11
 80087bc:	d90f      	bls.n	80087de <_malloc_r+0x7e>
 80087be:	600b      	str	r3, [r1, #0]
 80087c0:	18cc      	adds	r4, r1, r3
 80087c2:	50cd      	str	r5, [r1, r3]
 80087c4:	4630      	mov	r0, r6
 80087c6:	f000 fbc4 	bl	8008f52 <__malloc_unlock>
 80087ca:	f104 000b 	add.w	r0, r4, #11
 80087ce:	1d23      	adds	r3, r4, #4
 80087d0:	f020 0007 	bic.w	r0, r0, #7
 80087d4:	1ac3      	subs	r3, r0, r3
 80087d6:	d01b      	beq.n	8008810 <_malloc_r+0xb0>
 80087d8:	425a      	negs	r2, r3
 80087da:	50e2      	str	r2, [r4, r3]
 80087dc:	bd70      	pop	{r4, r5, r6, pc}
 80087de:	428c      	cmp	r4, r1
 80087e0:	bf0b      	itete	eq
 80087e2:	6863      	ldreq	r3, [r4, #4]
 80087e4:	684b      	ldrne	r3, [r1, #4]
 80087e6:	6013      	streq	r3, [r2, #0]
 80087e8:	6063      	strne	r3, [r4, #4]
 80087ea:	bf18      	it	ne
 80087ec:	460c      	movne	r4, r1
 80087ee:	e7e9      	b.n	80087c4 <_malloc_r+0x64>
 80087f0:	460c      	mov	r4, r1
 80087f2:	6849      	ldr	r1, [r1, #4]
 80087f4:	e7ca      	b.n	800878c <_malloc_r+0x2c>
 80087f6:	1cc4      	adds	r4, r0, #3
 80087f8:	f024 0403 	bic.w	r4, r4, #3
 80087fc:	42a0      	cmp	r0, r4
 80087fe:	d005      	beq.n	800880c <_malloc_r+0xac>
 8008800:	1a21      	subs	r1, r4, r0
 8008802:	4630      	mov	r0, r6
 8008804:	f000 fae0 	bl	8008dc8 <_sbrk_r>
 8008808:	3001      	adds	r0, #1
 800880a:	d0cd      	beq.n	80087a8 <_malloc_r+0x48>
 800880c:	6025      	str	r5, [r4, #0]
 800880e:	e7d9      	b.n	80087c4 <_malloc_r+0x64>
 8008810:	bd70      	pop	{r4, r5, r6, pc}
 8008812:	bf00      	nop
 8008814:	20002ef0 	.word	0x20002ef0
 8008818:	20002ef4 	.word	0x20002ef4

0800881c <__sfputc_r>:
 800881c:	6893      	ldr	r3, [r2, #8]
 800881e:	b410      	push	{r4}
 8008820:	3b01      	subs	r3, #1
 8008822:	2b00      	cmp	r3, #0
 8008824:	6093      	str	r3, [r2, #8]
 8008826:	da08      	bge.n	800883a <__sfputc_r+0x1e>
 8008828:	6994      	ldr	r4, [r2, #24]
 800882a:	42a3      	cmp	r3, r4
 800882c:	db02      	blt.n	8008834 <__sfputc_r+0x18>
 800882e:	b2cb      	uxtb	r3, r1
 8008830:	2b0a      	cmp	r3, #10
 8008832:	d102      	bne.n	800883a <__sfputc_r+0x1e>
 8008834:	bc10      	pop	{r4}
 8008836:	f7ff bc87 	b.w	8008148 <__swbuf_r>
 800883a:	6813      	ldr	r3, [r2, #0]
 800883c:	1c58      	adds	r0, r3, #1
 800883e:	6010      	str	r0, [r2, #0]
 8008840:	7019      	strb	r1, [r3, #0]
 8008842:	b2c8      	uxtb	r0, r1
 8008844:	bc10      	pop	{r4}
 8008846:	4770      	bx	lr

08008848 <__sfputs_r>:
 8008848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884a:	4606      	mov	r6, r0
 800884c:	460f      	mov	r7, r1
 800884e:	4614      	mov	r4, r2
 8008850:	18d5      	adds	r5, r2, r3
 8008852:	42ac      	cmp	r4, r5
 8008854:	d101      	bne.n	800885a <__sfputs_r+0x12>
 8008856:	2000      	movs	r0, #0
 8008858:	e007      	b.n	800886a <__sfputs_r+0x22>
 800885a:	463a      	mov	r2, r7
 800885c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008860:	4630      	mov	r0, r6
 8008862:	f7ff ffdb 	bl	800881c <__sfputc_r>
 8008866:	1c43      	adds	r3, r0, #1
 8008868:	d1f3      	bne.n	8008852 <__sfputs_r+0xa>
 800886a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800886c <_vfiprintf_r>:
 800886c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008870:	b09d      	sub	sp, #116	; 0x74
 8008872:	460c      	mov	r4, r1
 8008874:	4617      	mov	r7, r2
 8008876:	9303      	str	r3, [sp, #12]
 8008878:	4606      	mov	r6, r0
 800887a:	b118      	cbz	r0, 8008884 <_vfiprintf_r+0x18>
 800887c:	6983      	ldr	r3, [r0, #24]
 800887e:	b90b      	cbnz	r3, 8008884 <_vfiprintf_r+0x18>
 8008880:	f7ff fe14 	bl	80084ac <__sinit>
 8008884:	4b7c      	ldr	r3, [pc, #496]	; (8008a78 <_vfiprintf_r+0x20c>)
 8008886:	429c      	cmp	r4, r3
 8008888:	d157      	bne.n	800893a <_vfiprintf_r+0xce>
 800888a:	6874      	ldr	r4, [r6, #4]
 800888c:	89a3      	ldrh	r3, [r4, #12]
 800888e:	0718      	lsls	r0, r3, #28
 8008890:	d55d      	bpl.n	800894e <_vfiprintf_r+0xe2>
 8008892:	6923      	ldr	r3, [r4, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d05a      	beq.n	800894e <_vfiprintf_r+0xe2>
 8008898:	2300      	movs	r3, #0
 800889a:	9309      	str	r3, [sp, #36]	; 0x24
 800889c:	2320      	movs	r3, #32
 800889e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088a2:	2330      	movs	r3, #48	; 0x30
 80088a4:	f04f 0b01 	mov.w	fp, #1
 80088a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088ac:	46b8      	mov	r8, r7
 80088ae:	4645      	mov	r5, r8
 80088b0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d155      	bne.n	8008964 <_vfiprintf_r+0xf8>
 80088b8:	ebb8 0a07 	subs.w	sl, r8, r7
 80088bc:	d00b      	beq.n	80088d6 <_vfiprintf_r+0x6a>
 80088be:	4653      	mov	r3, sl
 80088c0:	463a      	mov	r2, r7
 80088c2:	4621      	mov	r1, r4
 80088c4:	4630      	mov	r0, r6
 80088c6:	f7ff ffbf 	bl	8008848 <__sfputs_r>
 80088ca:	3001      	adds	r0, #1
 80088cc:	f000 80c4 	beq.w	8008a58 <_vfiprintf_r+0x1ec>
 80088d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088d2:	4453      	add	r3, sl
 80088d4:	9309      	str	r3, [sp, #36]	; 0x24
 80088d6:	f898 3000 	ldrb.w	r3, [r8]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f000 80bc 	beq.w	8008a58 <_vfiprintf_r+0x1ec>
 80088e0:	2300      	movs	r3, #0
 80088e2:	f04f 32ff 	mov.w	r2, #4294967295
 80088e6:	9304      	str	r3, [sp, #16]
 80088e8:	9307      	str	r3, [sp, #28]
 80088ea:	9205      	str	r2, [sp, #20]
 80088ec:	9306      	str	r3, [sp, #24]
 80088ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088f2:	931a      	str	r3, [sp, #104]	; 0x68
 80088f4:	2205      	movs	r2, #5
 80088f6:	7829      	ldrb	r1, [r5, #0]
 80088f8:	4860      	ldr	r0, [pc, #384]	; (8008a7c <_vfiprintf_r+0x210>)
 80088fa:	f000 fb1b 	bl	8008f34 <memchr>
 80088fe:	f105 0801 	add.w	r8, r5, #1
 8008902:	9b04      	ldr	r3, [sp, #16]
 8008904:	2800      	cmp	r0, #0
 8008906:	d131      	bne.n	800896c <_vfiprintf_r+0x100>
 8008908:	06d9      	lsls	r1, r3, #27
 800890a:	bf44      	itt	mi
 800890c:	2220      	movmi	r2, #32
 800890e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008912:	071a      	lsls	r2, r3, #28
 8008914:	bf44      	itt	mi
 8008916:	222b      	movmi	r2, #43	; 0x2b
 8008918:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800891c:	782a      	ldrb	r2, [r5, #0]
 800891e:	2a2a      	cmp	r2, #42	; 0x2a
 8008920:	d02c      	beq.n	800897c <_vfiprintf_r+0x110>
 8008922:	2100      	movs	r1, #0
 8008924:	200a      	movs	r0, #10
 8008926:	9a07      	ldr	r2, [sp, #28]
 8008928:	46a8      	mov	r8, r5
 800892a:	f898 3000 	ldrb.w	r3, [r8]
 800892e:	3501      	adds	r5, #1
 8008930:	3b30      	subs	r3, #48	; 0x30
 8008932:	2b09      	cmp	r3, #9
 8008934:	d96d      	bls.n	8008a12 <_vfiprintf_r+0x1a6>
 8008936:	b371      	cbz	r1, 8008996 <_vfiprintf_r+0x12a>
 8008938:	e026      	b.n	8008988 <_vfiprintf_r+0x11c>
 800893a:	4b51      	ldr	r3, [pc, #324]	; (8008a80 <_vfiprintf_r+0x214>)
 800893c:	429c      	cmp	r4, r3
 800893e:	d101      	bne.n	8008944 <_vfiprintf_r+0xd8>
 8008940:	68b4      	ldr	r4, [r6, #8]
 8008942:	e7a3      	b.n	800888c <_vfiprintf_r+0x20>
 8008944:	4b4f      	ldr	r3, [pc, #316]	; (8008a84 <_vfiprintf_r+0x218>)
 8008946:	429c      	cmp	r4, r3
 8008948:	bf08      	it	eq
 800894a:	68f4      	ldreq	r4, [r6, #12]
 800894c:	e79e      	b.n	800888c <_vfiprintf_r+0x20>
 800894e:	4621      	mov	r1, r4
 8008950:	4630      	mov	r0, r6
 8008952:	f7ff fc4b 	bl	80081ec <__swsetup_r>
 8008956:	2800      	cmp	r0, #0
 8008958:	d09e      	beq.n	8008898 <_vfiprintf_r+0x2c>
 800895a:	f04f 30ff 	mov.w	r0, #4294967295
 800895e:	b01d      	add	sp, #116	; 0x74
 8008960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008964:	2b25      	cmp	r3, #37	; 0x25
 8008966:	d0a7      	beq.n	80088b8 <_vfiprintf_r+0x4c>
 8008968:	46a8      	mov	r8, r5
 800896a:	e7a0      	b.n	80088ae <_vfiprintf_r+0x42>
 800896c:	4a43      	ldr	r2, [pc, #268]	; (8008a7c <_vfiprintf_r+0x210>)
 800896e:	4645      	mov	r5, r8
 8008970:	1a80      	subs	r0, r0, r2
 8008972:	fa0b f000 	lsl.w	r0, fp, r0
 8008976:	4318      	orrs	r0, r3
 8008978:	9004      	str	r0, [sp, #16]
 800897a:	e7bb      	b.n	80088f4 <_vfiprintf_r+0x88>
 800897c:	9a03      	ldr	r2, [sp, #12]
 800897e:	1d11      	adds	r1, r2, #4
 8008980:	6812      	ldr	r2, [r2, #0]
 8008982:	9103      	str	r1, [sp, #12]
 8008984:	2a00      	cmp	r2, #0
 8008986:	db01      	blt.n	800898c <_vfiprintf_r+0x120>
 8008988:	9207      	str	r2, [sp, #28]
 800898a:	e004      	b.n	8008996 <_vfiprintf_r+0x12a>
 800898c:	4252      	negs	r2, r2
 800898e:	f043 0302 	orr.w	r3, r3, #2
 8008992:	9207      	str	r2, [sp, #28]
 8008994:	9304      	str	r3, [sp, #16]
 8008996:	f898 3000 	ldrb.w	r3, [r8]
 800899a:	2b2e      	cmp	r3, #46	; 0x2e
 800899c:	d110      	bne.n	80089c0 <_vfiprintf_r+0x154>
 800899e:	f898 3001 	ldrb.w	r3, [r8, #1]
 80089a2:	f108 0101 	add.w	r1, r8, #1
 80089a6:	2b2a      	cmp	r3, #42	; 0x2a
 80089a8:	d137      	bne.n	8008a1a <_vfiprintf_r+0x1ae>
 80089aa:	9b03      	ldr	r3, [sp, #12]
 80089ac:	f108 0802 	add.w	r8, r8, #2
 80089b0:	1d1a      	adds	r2, r3, #4
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	9203      	str	r2, [sp, #12]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	bfb8      	it	lt
 80089ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80089be:	9305      	str	r3, [sp, #20]
 80089c0:	4d31      	ldr	r5, [pc, #196]	; (8008a88 <_vfiprintf_r+0x21c>)
 80089c2:	2203      	movs	r2, #3
 80089c4:	f898 1000 	ldrb.w	r1, [r8]
 80089c8:	4628      	mov	r0, r5
 80089ca:	f000 fab3 	bl	8008f34 <memchr>
 80089ce:	b140      	cbz	r0, 80089e2 <_vfiprintf_r+0x176>
 80089d0:	2340      	movs	r3, #64	; 0x40
 80089d2:	1b40      	subs	r0, r0, r5
 80089d4:	fa03 f000 	lsl.w	r0, r3, r0
 80089d8:	9b04      	ldr	r3, [sp, #16]
 80089da:	f108 0801 	add.w	r8, r8, #1
 80089de:	4303      	orrs	r3, r0
 80089e0:	9304      	str	r3, [sp, #16]
 80089e2:	f898 1000 	ldrb.w	r1, [r8]
 80089e6:	2206      	movs	r2, #6
 80089e8:	4828      	ldr	r0, [pc, #160]	; (8008a8c <_vfiprintf_r+0x220>)
 80089ea:	f108 0701 	add.w	r7, r8, #1
 80089ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089f2:	f000 fa9f 	bl	8008f34 <memchr>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d034      	beq.n	8008a64 <_vfiprintf_r+0x1f8>
 80089fa:	4b25      	ldr	r3, [pc, #148]	; (8008a90 <_vfiprintf_r+0x224>)
 80089fc:	bb03      	cbnz	r3, 8008a40 <_vfiprintf_r+0x1d4>
 80089fe:	9b03      	ldr	r3, [sp, #12]
 8008a00:	3307      	adds	r3, #7
 8008a02:	f023 0307 	bic.w	r3, r3, #7
 8008a06:	3308      	adds	r3, #8
 8008a08:	9303      	str	r3, [sp, #12]
 8008a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a0c:	444b      	add	r3, r9
 8008a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a10:	e74c      	b.n	80088ac <_vfiprintf_r+0x40>
 8008a12:	fb00 3202 	mla	r2, r0, r2, r3
 8008a16:	2101      	movs	r1, #1
 8008a18:	e786      	b.n	8008928 <_vfiprintf_r+0xbc>
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	250a      	movs	r5, #10
 8008a1e:	4618      	mov	r0, r3
 8008a20:	9305      	str	r3, [sp, #20]
 8008a22:	4688      	mov	r8, r1
 8008a24:	f898 2000 	ldrb.w	r2, [r8]
 8008a28:	3101      	adds	r1, #1
 8008a2a:	3a30      	subs	r2, #48	; 0x30
 8008a2c:	2a09      	cmp	r2, #9
 8008a2e:	d903      	bls.n	8008a38 <_vfiprintf_r+0x1cc>
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d0c5      	beq.n	80089c0 <_vfiprintf_r+0x154>
 8008a34:	9005      	str	r0, [sp, #20]
 8008a36:	e7c3      	b.n	80089c0 <_vfiprintf_r+0x154>
 8008a38:	fb05 2000 	mla	r0, r5, r0, r2
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e7f0      	b.n	8008a22 <_vfiprintf_r+0x1b6>
 8008a40:	ab03      	add	r3, sp, #12
 8008a42:	9300      	str	r3, [sp, #0]
 8008a44:	4622      	mov	r2, r4
 8008a46:	4b13      	ldr	r3, [pc, #76]	; (8008a94 <_vfiprintf_r+0x228>)
 8008a48:	a904      	add	r1, sp, #16
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	f3af 8000 	nop.w
 8008a50:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a54:	4681      	mov	r9, r0
 8008a56:	d1d8      	bne.n	8008a0a <_vfiprintf_r+0x19e>
 8008a58:	89a3      	ldrh	r3, [r4, #12]
 8008a5a:	065b      	lsls	r3, r3, #25
 8008a5c:	f53f af7d 	bmi.w	800895a <_vfiprintf_r+0xee>
 8008a60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a62:	e77c      	b.n	800895e <_vfiprintf_r+0xf2>
 8008a64:	ab03      	add	r3, sp, #12
 8008a66:	9300      	str	r3, [sp, #0]
 8008a68:	4622      	mov	r2, r4
 8008a6a:	4b0a      	ldr	r3, [pc, #40]	; (8008a94 <_vfiprintf_r+0x228>)
 8008a6c:	a904      	add	r1, sp, #16
 8008a6e:	4630      	mov	r0, r6
 8008a70:	f000 f88a 	bl	8008b88 <_printf_i>
 8008a74:	e7ec      	b.n	8008a50 <_vfiprintf_r+0x1e4>
 8008a76:	bf00      	nop
 8008a78:	08009220 	.word	0x08009220
 8008a7c:	0800926a 	.word	0x0800926a
 8008a80:	08009240 	.word	0x08009240
 8008a84:	08009200 	.word	0x08009200
 8008a88:	08009270 	.word	0x08009270
 8008a8c:	08009274 	.word	0x08009274
 8008a90:	00000000 	.word	0x00000000
 8008a94:	08008849 	.word	0x08008849

08008a98 <_printf_common>:
 8008a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a9c:	4691      	mov	r9, r2
 8008a9e:	461f      	mov	r7, r3
 8008aa0:	688a      	ldr	r2, [r1, #8]
 8008aa2:	690b      	ldr	r3, [r1, #16]
 8008aa4:	4606      	mov	r6, r0
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	bfb8      	it	lt
 8008aaa:	4613      	movlt	r3, r2
 8008aac:	f8c9 3000 	str.w	r3, [r9]
 8008ab0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008aba:	b112      	cbz	r2, 8008ac2 <_printf_common+0x2a>
 8008abc:	3301      	adds	r3, #1
 8008abe:	f8c9 3000 	str.w	r3, [r9]
 8008ac2:	6823      	ldr	r3, [r4, #0]
 8008ac4:	0699      	lsls	r1, r3, #26
 8008ac6:	bf42      	ittt	mi
 8008ac8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008acc:	3302      	addmi	r3, #2
 8008ace:	f8c9 3000 	strmi.w	r3, [r9]
 8008ad2:	6825      	ldr	r5, [r4, #0]
 8008ad4:	f015 0506 	ands.w	r5, r5, #6
 8008ad8:	d107      	bne.n	8008aea <_printf_common+0x52>
 8008ada:	f104 0a19 	add.w	sl, r4, #25
 8008ade:	68e3      	ldr	r3, [r4, #12]
 8008ae0:	f8d9 2000 	ldr.w	r2, [r9]
 8008ae4:	1a9b      	subs	r3, r3, r2
 8008ae6:	429d      	cmp	r5, r3
 8008ae8:	db2a      	blt.n	8008b40 <_printf_common+0xa8>
 8008aea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008aee:	6822      	ldr	r2, [r4, #0]
 8008af0:	3300      	adds	r3, #0
 8008af2:	bf18      	it	ne
 8008af4:	2301      	movne	r3, #1
 8008af6:	0692      	lsls	r2, r2, #26
 8008af8:	d42f      	bmi.n	8008b5a <_printf_common+0xc2>
 8008afa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008afe:	4639      	mov	r1, r7
 8008b00:	4630      	mov	r0, r6
 8008b02:	47c0      	blx	r8
 8008b04:	3001      	adds	r0, #1
 8008b06:	d022      	beq.n	8008b4e <_printf_common+0xb6>
 8008b08:	6823      	ldr	r3, [r4, #0]
 8008b0a:	68e5      	ldr	r5, [r4, #12]
 8008b0c:	f003 0306 	and.w	r3, r3, #6
 8008b10:	2b04      	cmp	r3, #4
 8008b12:	bf18      	it	ne
 8008b14:	2500      	movne	r5, #0
 8008b16:	f8d9 2000 	ldr.w	r2, [r9]
 8008b1a:	f04f 0900 	mov.w	r9, #0
 8008b1e:	bf08      	it	eq
 8008b20:	1aad      	subeq	r5, r5, r2
 8008b22:	68a3      	ldr	r3, [r4, #8]
 8008b24:	6922      	ldr	r2, [r4, #16]
 8008b26:	bf08      	it	eq
 8008b28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	bfc4      	itt	gt
 8008b30:	1a9b      	subgt	r3, r3, r2
 8008b32:	18ed      	addgt	r5, r5, r3
 8008b34:	341a      	adds	r4, #26
 8008b36:	454d      	cmp	r5, r9
 8008b38:	d11b      	bne.n	8008b72 <_printf_common+0xda>
 8008b3a:	2000      	movs	r0, #0
 8008b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b40:	2301      	movs	r3, #1
 8008b42:	4652      	mov	r2, sl
 8008b44:	4639      	mov	r1, r7
 8008b46:	4630      	mov	r0, r6
 8008b48:	47c0      	blx	r8
 8008b4a:	3001      	adds	r0, #1
 8008b4c:	d103      	bne.n	8008b56 <_printf_common+0xbe>
 8008b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b56:	3501      	adds	r5, #1
 8008b58:	e7c1      	b.n	8008ade <_printf_common+0x46>
 8008b5a:	2030      	movs	r0, #48	; 0x30
 8008b5c:	18e1      	adds	r1, r4, r3
 8008b5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b62:	1c5a      	adds	r2, r3, #1
 8008b64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b68:	4422      	add	r2, r4
 8008b6a:	3302      	adds	r3, #2
 8008b6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b70:	e7c3      	b.n	8008afa <_printf_common+0x62>
 8008b72:	2301      	movs	r3, #1
 8008b74:	4622      	mov	r2, r4
 8008b76:	4639      	mov	r1, r7
 8008b78:	4630      	mov	r0, r6
 8008b7a:	47c0      	blx	r8
 8008b7c:	3001      	adds	r0, #1
 8008b7e:	d0e6      	beq.n	8008b4e <_printf_common+0xb6>
 8008b80:	f109 0901 	add.w	r9, r9, #1
 8008b84:	e7d7      	b.n	8008b36 <_printf_common+0x9e>
	...

08008b88 <_printf_i>:
 8008b88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b8c:	4617      	mov	r7, r2
 8008b8e:	7e0a      	ldrb	r2, [r1, #24]
 8008b90:	b085      	sub	sp, #20
 8008b92:	2a6e      	cmp	r2, #110	; 0x6e
 8008b94:	4698      	mov	r8, r3
 8008b96:	4606      	mov	r6, r0
 8008b98:	460c      	mov	r4, r1
 8008b9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b9c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008ba0:	f000 80bc 	beq.w	8008d1c <_printf_i+0x194>
 8008ba4:	d81a      	bhi.n	8008bdc <_printf_i+0x54>
 8008ba6:	2a63      	cmp	r2, #99	; 0x63
 8008ba8:	d02e      	beq.n	8008c08 <_printf_i+0x80>
 8008baa:	d80a      	bhi.n	8008bc2 <_printf_i+0x3a>
 8008bac:	2a00      	cmp	r2, #0
 8008bae:	f000 80c8 	beq.w	8008d42 <_printf_i+0x1ba>
 8008bb2:	2a58      	cmp	r2, #88	; 0x58
 8008bb4:	f000 808a 	beq.w	8008ccc <_printf_i+0x144>
 8008bb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bbc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008bc0:	e02a      	b.n	8008c18 <_printf_i+0x90>
 8008bc2:	2a64      	cmp	r2, #100	; 0x64
 8008bc4:	d001      	beq.n	8008bca <_printf_i+0x42>
 8008bc6:	2a69      	cmp	r2, #105	; 0x69
 8008bc8:	d1f6      	bne.n	8008bb8 <_printf_i+0x30>
 8008bca:	6821      	ldr	r1, [r4, #0]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008bd2:	d023      	beq.n	8008c1c <_printf_i+0x94>
 8008bd4:	1d11      	adds	r1, r2, #4
 8008bd6:	6019      	str	r1, [r3, #0]
 8008bd8:	6813      	ldr	r3, [r2, #0]
 8008bda:	e027      	b.n	8008c2c <_printf_i+0xa4>
 8008bdc:	2a73      	cmp	r2, #115	; 0x73
 8008bde:	f000 80b4 	beq.w	8008d4a <_printf_i+0x1c2>
 8008be2:	d808      	bhi.n	8008bf6 <_printf_i+0x6e>
 8008be4:	2a6f      	cmp	r2, #111	; 0x6f
 8008be6:	d02a      	beq.n	8008c3e <_printf_i+0xb6>
 8008be8:	2a70      	cmp	r2, #112	; 0x70
 8008bea:	d1e5      	bne.n	8008bb8 <_printf_i+0x30>
 8008bec:	680a      	ldr	r2, [r1, #0]
 8008bee:	f042 0220 	orr.w	r2, r2, #32
 8008bf2:	600a      	str	r2, [r1, #0]
 8008bf4:	e003      	b.n	8008bfe <_printf_i+0x76>
 8008bf6:	2a75      	cmp	r2, #117	; 0x75
 8008bf8:	d021      	beq.n	8008c3e <_printf_i+0xb6>
 8008bfa:	2a78      	cmp	r2, #120	; 0x78
 8008bfc:	d1dc      	bne.n	8008bb8 <_printf_i+0x30>
 8008bfe:	2278      	movs	r2, #120	; 0x78
 8008c00:	496f      	ldr	r1, [pc, #444]	; (8008dc0 <_printf_i+0x238>)
 8008c02:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008c06:	e064      	b.n	8008cd2 <_printf_i+0x14a>
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008c0e:	1d11      	adds	r1, r2, #4
 8008c10:	6019      	str	r1, [r3, #0]
 8008c12:	6813      	ldr	r3, [r2, #0]
 8008c14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c18:	2301      	movs	r3, #1
 8008c1a:	e0a3      	b.n	8008d64 <_printf_i+0x1dc>
 8008c1c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008c20:	f102 0104 	add.w	r1, r2, #4
 8008c24:	6019      	str	r1, [r3, #0]
 8008c26:	d0d7      	beq.n	8008bd8 <_printf_i+0x50>
 8008c28:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	da03      	bge.n	8008c38 <_printf_i+0xb0>
 8008c30:	222d      	movs	r2, #45	; 0x2d
 8008c32:	425b      	negs	r3, r3
 8008c34:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008c38:	4962      	ldr	r1, [pc, #392]	; (8008dc4 <_printf_i+0x23c>)
 8008c3a:	220a      	movs	r2, #10
 8008c3c:	e017      	b.n	8008c6e <_printf_i+0xe6>
 8008c3e:	6820      	ldr	r0, [r4, #0]
 8008c40:	6819      	ldr	r1, [r3, #0]
 8008c42:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008c46:	d003      	beq.n	8008c50 <_printf_i+0xc8>
 8008c48:	1d08      	adds	r0, r1, #4
 8008c4a:	6018      	str	r0, [r3, #0]
 8008c4c:	680b      	ldr	r3, [r1, #0]
 8008c4e:	e006      	b.n	8008c5e <_printf_i+0xd6>
 8008c50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c54:	f101 0004 	add.w	r0, r1, #4
 8008c58:	6018      	str	r0, [r3, #0]
 8008c5a:	d0f7      	beq.n	8008c4c <_printf_i+0xc4>
 8008c5c:	880b      	ldrh	r3, [r1, #0]
 8008c5e:	2a6f      	cmp	r2, #111	; 0x6f
 8008c60:	bf14      	ite	ne
 8008c62:	220a      	movne	r2, #10
 8008c64:	2208      	moveq	r2, #8
 8008c66:	4957      	ldr	r1, [pc, #348]	; (8008dc4 <_printf_i+0x23c>)
 8008c68:	2000      	movs	r0, #0
 8008c6a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008c6e:	6865      	ldr	r5, [r4, #4]
 8008c70:	2d00      	cmp	r5, #0
 8008c72:	60a5      	str	r5, [r4, #8]
 8008c74:	f2c0 809c 	blt.w	8008db0 <_printf_i+0x228>
 8008c78:	6820      	ldr	r0, [r4, #0]
 8008c7a:	f020 0004 	bic.w	r0, r0, #4
 8008c7e:	6020      	str	r0, [r4, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d13f      	bne.n	8008d04 <_printf_i+0x17c>
 8008c84:	2d00      	cmp	r5, #0
 8008c86:	f040 8095 	bne.w	8008db4 <_printf_i+0x22c>
 8008c8a:	4675      	mov	r5, lr
 8008c8c:	2a08      	cmp	r2, #8
 8008c8e:	d10b      	bne.n	8008ca8 <_printf_i+0x120>
 8008c90:	6823      	ldr	r3, [r4, #0]
 8008c92:	07da      	lsls	r2, r3, #31
 8008c94:	d508      	bpl.n	8008ca8 <_printf_i+0x120>
 8008c96:	6923      	ldr	r3, [r4, #16]
 8008c98:	6862      	ldr	r2, [r4, #4]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	bfde      	ittt	le
 8008c9e:	2330      	movle	r3, #48	; 0x30
 8008ca0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ca4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ca8:	ebae 0305 	sub.w	r3, lr, r5
 8008cac:	6123      	str	r3, [r4, #16]
 8008cae:	f8cd 8000 	str.w	r8, [sp]
 8008cb2:	463b      	mov	r3, r7
 8008cb4:	aa03      	add	r2, sp, #12
 8008cb6:	4621      	mov	r1, r4
 8008cb8:	4630      	mov	r0, r6
 8008cba:	f7ff feed 	bl	8008a98 <_printf_common>
 8008cbe:	3001      	adds	r0, #1
 8008cc0:	d155      	bne.n	8008d6e <_printf_i+0x1e6>
 8008cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc6:	b005      	add	sp, #20
 8008cc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ccc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008cd0:	493c      	ldr	r1, [pc, #240]	; (8008dc4 <_printf_i+0x23c>)
 8008cd2:	6822      	ldr	r2, [r4, #0]
 8008cd4:	6818      	ldr	r0, [r3, #0]
 8008cd6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008cda:	f100 0504 	add.w	r5, r0, #4
 8008cde:	601d      	str	r5, [r3, #0]
 8008ce0:	d001      	beq.n	8008ce6 <_printf_i+0x15e>
 8008ce2:	6803      	ldr	r3, [r0, #0]
 8008ce4:	e002      	b.n	8008cec <_printf_i+0x164>
 8008ce6:	0655      	lsls	r5, r2, #25
 8008ce8:	d5fb      	bpl.n	8008ce2 <_printf_i+0x15a>
 8008cea:	8803      	ldrh	r3, [r0, #0]
 8008cec:	07d0      	lsls	r0, r2, #31
 8008cee:	bf44      	itt	mi
 8008cf0:	f042 0220 	orrmi.w	r2, r2, #32
 8008cf4:	6022      	strmi	r2, [r4, #0]
 8008cf6:	b91b      	cbnz	r3, 8008d00 <_printf_i+0x178>
 8008cf8:	6822      	ldr	r2, [r4, #0]
 8008cfa:	f022 0220 	bic.w	r2, r2, #32
 8008cfe:	6022      	str	r2, [r4, #0]
 8008d00:	2210      	movs	r2, #16
 8008d02:	e7b1      	b.n	8008c68 <_printf_i+0xe0>
 8008d04:	4675      	mov	r5, lr
 8008d06:	fbb3 f0f2 	udiv	r0, r3, r2
 8008d0a:	fb02 3310 	mls	r3, r2, r0, r3
 8008d0e:	5ccb      	ldrb	r3, [r1, r3]
 8008d10:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008d14:	4603      	mov	r3, r0
 8008d16:	2800      	cmp	r0, #0
 8008d18:	d1f5      	bne.n	8008d06 <_printf_i+0x17e>
 8008d1a:	e7b7      	b.n	8008c8c <_printf_i+0x104>
 8008d1c:	6808      	ldr	r0, [r1, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008d24:	6949      	ldr	r1, [r1, #20]
 8008d26:	d004      	beq.n	8008d32 <_printf_i+0x1aa>
 8008d28:	1d10      	adds	r0, r2, #4
 8008d2a:	6018      	str	r0, [r3, #0]
 8008d2c:	6813      	ldr	r3, [r2, #0]
 8008d2e:	6019      	str	r1, [r3, #0]
 8008d30:	e007      	b.n	8008d42 <_printf_i+0x1ba>
 8008d32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d36:	f102 0004 	add.w	r0, r2, #4
 8008d3a:	6018      	str	r0, [r3, #0]
 8008d3c:	6813      	ldr	r3, [r2, #0]
 8008d3e:	d0f6      	beq.n	8008d2e <_printf_i+0x1a6>
 8008d40:	8019      	strh	r1, [r3, #0]
 8008d42:	2300      	movs	r3, #0
 8008d44:	4675      	mov	r5, lr
 8008d46:	6123      	str	r3, [r4, #16]
 8008d48:	e7b1      	b.n	8008cae <_printf_i+0x126>
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	1d11      	adds	r1, r2, #4
 8008d4e:	6019      	str	r1, [r3, #0]
 8008d50:	6815      	ldr	r5, [r2, #0]
 8008d52:	2100      	movs	r1, #0
 8008d54:	6862      	ldr	r2, [r4, #4]
 8008d56:	4628      	mov	r0, r5
 8008d58:	f000 f8ec 	bl	8008f34 <memchr>
 8008d5c:	b108      	cbz	r0, 8008d62 <_printf_i+0x1da>
 8008d5e:	1b40      	subs	r0, r0, r5
 8008d60:	6060      	str	r0, [r4, #4]
 8008d62:	6863      	ldr	r3, [r4, #4]
 8008d64:	6123      	str	r3, [r4, #16]
 8008d66:	2300      	movs	r3, #0
 8008d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d6c:	e79f      	b.n	8008cae <_printf_i+0x126>
 8008d6e:	6923      	ldr	r3, [r4, #16]
 8008d70:	462a      	mov	r2, r5
 8008d72:	4639      	mov	r1, r7
 8008d74:	4630      	mov	r0, r6
 8008d76:	47c0      	blx	r8
 8008d78:	3001      	adds	r0, #1
 8008d7a:	d0a2      	beq.n	8008cc2 <_printf_i+0x13a>
 8008d7c:	6823      	ldr	r3, [r4, #0]
 8008d7e:	079b      	lsls	r3, r3, #30
 8008d80:	d507      	bpl.n	8008d92 <_printf_i+0x20a>
 8008d82:	2500      	movs	r5, #0
 8008d84:	f104 0919 	add.w	r9, r4, #25
 8008d88:	68e3      	ldr	r3, [r4, #12]
 8008d8a:	9a03      	ldr	r2, [sp, #12]
 8008d8c:	1a9b      	subs	r3, r3, r2
 8008d8e:	429d      	cmp	r5, r3
 8008d90:	db05      	blt.n	8008d9e <_printf_i+0x216>
 8008d92:	68e0      	ldr	r0, [r4, #12]
 8008d94:	9b03      	ldr	r3, [sp, #12]
 8008d96:	4298      	cmp	r0, r3
 8008d98:	bfb8      	it	lt
 8008d9a:	4618      	movlt	r0, r3
 8008d9c:	e793      	b.n	8008cc6 <_printf_i+0x13e>
 8008d9e:	2301      	movs	r3, #1
 8008da0:	464a      	mov	r2, r9
 8008da2:	4639      	mov	r1, r7
 8008da4:	4630      	mov	r0, r6
 8008da6:	47c0      	blx	r8
 8008da8:	3001      	adds	r0, #1
 8008daa:	d08a      	beq.n	8008cc2 <_printf_i+0x13a>
 8008dac:	3501      	adds	r5, #1
 8008dae:	e7eb      	b.n	8008d88 <_printf_i+0x200>
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d1a7      	bne.n	8008d04 <_printf_i+0x17c>
 8008db4:	780b      	ldrb	r3, [r1, #0]
 8008db6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008dbe:	e765      	b.n	8008c8c <_printf_i+0x104>
 8008dc0:	0800928c 	.word	0x0800928c
 8008dc4:	0800927b 	.word	0x0800927b

08008dc8 <_sbrk_r>:
 8008dc8:	b538      	push	{r3, r4, r5, lr}
 8008dca:	2300      	movs	r3, #0
 8008dcc:	4c05      	ldr	r4, [pc, #20]	; (8008de4 <_sbrk_r+0x1c>)
 8008dce:	4605      	mov	r5, r0
 8008dd0:	4608      	mov	r0, r1
 8008dd2:	6023      	str	r3, [r4, #0]
 8008dd4:	f7fe f9fa 	bl	80071cc <_sbrk>
 8008dd8:	1c43      	adds	r3, r0, #1
 8008dda:	d102      	bne.n	8008de2 <_sbrk_r+0x1a>
 8008ddc:	6823      	ldr	r3, [r4, #0]
 8008dde:	b103      	cbz	r3, 8008de2 <_sbrk_r+0x1a>
 8008de0:	602b      	str	r3, [r5, #0]
 8008de2:	bd38      	pop	{r3, r4, r5, pc}
 8008de4:	200039cc 	.word	0x200039cc

08008de8 <__sread>:
 8008de8:	b510      	push	{r4, lr}
 8008dea:	460c      	mov	r4, r1
 8008dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008df0:	f000 f8b0 	bl	8008f54 <_read_r>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	bfab      	itete	ge
 8008df8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008dfa:	89a3      	ldrhlt	r3, [r4, #12]
 8008dfc:	181b      	addge	r3, r3, r0
 8008dfe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e02:	bfac      	ite	ge
 8008e04:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e06:	81a3      	strhlt	r3, [r4, #12]
 8008e08:	bd10      	pop	{r4, pc}

08008e0a <__swrite>:
 8008e0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e0e:	461f      	mov	r7, r3
 8008e10:	898b      	ldrh	r3, [r1, #12]
 8008e12:	4605      	mov	r5, r0
 8008e14:	05db      	lsls	r3, r3, #23
 8008e16:	460c      	mov	r4, r1
 8008e18:	4616      	mov	r6, r2
 8008e1a:	d505      	bpl.n	8008e28 <__swrite+0x1e>
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e24:	f000 f874 	bl	8008f10 <_lseek_r>
 8008e28:	89a3      	ldrh	r3, [r4, #12]
 8008e2a:	4632      	mov	r2, r6
 8008e2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e30:	81a3      	strh	r3, [r4, #12]
 8008e32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e36:	463b      	mov	r3, r7
 8008e38:	4628      	mov	r0, r5
 8008e3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3e:	f000 b823 	b.w	8008e88 <_write_r>

08008e42 <__sseek>:
 8008e42:	b510      	push	{r4, lr}
 8008e44:	460c      	mov	r4, r1
 8008e46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e4a:	f000 f861 	bl	8008f10 <_lseek_r>
 8008e4e:	1c43      	adds	r3, r0, #1
 8008e50:	89a3      	ldrh	r3, [r4, #12]
 8008e52:	bf15      	itete	ne
 8008e54:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e5e:	81a3      	strheq	r3, [r4, #12]
 8008e60:	bf18      	it	ne
 8008e62:	81a3      	strhne	r3, [r4, #12]
 8008e64:	bd10      	pop	{r4, pc}

08008e66 <__sclose>:
 8008e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e6a:	f000 b81f 	b.w	8008eac <_close_r>

08008e6e <__ascii_wctomb>:
 8008e6e:	b149      	cbz	r1, 8008e84 <__ascii_wctomb+0x16>
 8008e70:	2aff      	cmp	r2, #255	; 0xff
 8008e72:	bf8b      	itete	hi
 8008e74:	238a      	movhi	r3, #138	; 0x8a
 8008e76:	700a      	strbls	r2, [r1, #0]
 8008e78:	6003      	strhi	r3, [r0, #0]
 8008e7a:	2001      	movls	r0, #1
 8008e7c:	bf88      	it	hi
 8008e7e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e82:	4770      	bx	lr
 8008e84:	4608      	mov	r0, r1
 8008e86:	4770      	bx	lr

08008e88 <_write_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4605      	mov	r5, r0
 8008e8c:	4608      	mov	r0, r1
 8008e8e:	4611      	mov	r1, r2
 8008e90:	2200      	movs	r2, #0
 8008e92:	4c05      	ldr	r4, [pc, #20]	; (8008ea8 <_write_r+0x20>)
 8008e94:	6022      	str	r2, [r4, #0]
 8008e96:	461a      	mov	r2, r3
 8008e98:	f7fe f9b4 	bl	8007204 <_write>
 8008e9c:	1c43      	adds	r3, r0, #1
 8008e9e:	d102      	bne.n	8008ea6 <_write_r+0x1e>
 8008ea0:	6823      	ldr	r3, [r4, #0]
 8008ea2:	b103      	cbz	r3, 8008ea6 <_write_r+0x1e>
 8008ea4:	602b      	str	r3, [r5, #0]
 8008ea6:	bd38      	pop	{r3, r4, r5, pc}
 8008ea8:	200039cc 	.word	0x200039cc

08008eac <_close_r>:
 8008eac:	b538      	push	{r3, r4, r5, lr}
 8008eae:	2300      	movs	r3, #0
 8008eb0:	4c05      	ldr	r4, [pc, #20]	; (8008ec8 <_close_r+0x1c>)
 8008eb2:	4605      	mov	r5, r0
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	6023      	str	r3, [r4, #0]
 8008eb8:	f7fe f996 	bl	80071e8 <_close>
 8008ebc:	1c43      	adds	r3, r0, #1
 8008ebe:	d102      	bne.n	8008ec6 <_close_r+0x1a>
 8008ec0:	6823      	ldr	r3, [r4, #0]
 8008ec2:	b103      	cbz	r3, 8008ec6 <_close_r+0x1a>
 8008ec4:	602b      	str	r3, [r5, #0]
 8008ec6:	bd38      	pop	{r3, r4, r5, pc}
 8008ec8:	200039cc 	.word	0x200039cc

08008ecc <_fstat_r>:
 8008ecc:	b538      	push	{r3, r4, r5, lr}
 8008ece:	2300      	movs	r3, #0
 8008ed0:	4c06      	ldr	r4, [pc, #24]	; (8008eec <_fstat_r+0x20>)
 8008ed2:	4605      	mov	r5, r0
 8008ed4:	4608      	mov	r0, r1
 8008ed6:	4611      	mov	r1, r2
 8008ed8:	6023      	str	r3, [r4, #0]
 8008eda:	f7fe f988 	bl	80071ee <_fstat>
 8008ede:	1c43      	adds	r3, r0, #1
 8008ee0:	d102      	bne.n	8008ee8 <_fstat_r+0x1c>
 8008ee2:	6823      	ldr	r3, [r4, #0]
 8008ee4:	b103      	cbz	r3, 8008ee8 <_fstat_r+0x1c>
 8008ee6:	602b      	str	r3, [r5, #0]
 8008ee8:	bd38      	pop	{r3, r4, r5, pc}
 8008eea:	bf00      	nop
 8008eec:	200039cc 	.word	0x200039cc

08008ef0 <_isatty_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	4c05      	ldr	r4, [pc, #20]	; (8008f0c <_isatty_r+0x1c>)
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	4608      	mov	r0, r1
 8008efa:	6023      	str	r3, [r4, #0]
 8008efc:	f7fe f97c 	bl	80071f8 <_isatty>
 8008f00:	1c43      	adds	r3, r0, #1
 8008f02:	d102      	bne.n	8008f0a <_isatty_r+0x1a>
 8008f04:	6823      	ldr	r3, [r4, #0]
 8008f06:	b103      	cbz	r3, 8008f0a <_isatty_r+0x1a>
 8008f08:	602b      	str	r3, [r5, #0]
 8008f0a:	bd38      	pop	{r3, r4, r5, pc}
 8008f0c:	200039cc 	.word	0x200039cc

08008f10 <_lseek_r>:
 8008f10:	b538      	push	{r3, r4, r5, lr}
 8008f12:	4605      	mov	r5, r0
 8008f14:	4608      	mov	r0, r1
 8008f16:	4611      	mov	r1, r2
 8008f18:	2200      	movs	r2, #0
 8008f1a:	4c05      	ldr	r4, [pc, #20]	; (8008f30 <_lseek_r+0x20>)
 8008f1c:	6022      	str	r2, [r4, #0]
 8008f1e:	461a      	mov	r2, r3
 8008f20:	f7fe f96c 	bl	80071fc <_lseek>
 8008f24:	1c43      	adds	r3, r0, #1
 8008f26:	d102      	bne.n	8008f2e <_lseek_r+0x1e>
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	b103      	cbz	r3, 8008f2e <_lseek_r+0x1e>
 8008f2c:	602b      	str	r3, [r5, #0]
 8008f2e:	bd38      	pop	{r3, r4, r5, pc}
 8008f30:	200039cc 	.word	0x200039cc

08008f34 <memchr>:
 8008f34:	b510      	push	{r4, lr}
 8008f36:	b2c9      	uxtb	r1, r1
 8008f38:	4402      	add	r2, r0
 8008f3a:	4290      	cmp	r0, r2
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	d101      	bne.n	8008f44 <memchr+0x10>
 8008f40:	2000      	movs	r0, #0
 8008f42:	bd10      	pop	{r4, pc}
 8008f44:	781c      	ldrb	r4, [r3, #0]
 8008f46:	3001      	adds	r0, #1
 8008f48:	428c      	cmp	r4, r1
 8008f4a:	d1f6      	bne.n	8008f3a <memchr+0x6>
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	bd10      	pop	{r4, pc}

08008f50 <__malloc_lock>:
 8008f50:	4770      	bx	lr

08008f52 <__malloc_unlock>:
 8008f52:	4770      	bx	lr

08008f54 <_read_r>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	4605      	mov	r5, r0
 8008f58:	4608      	mov	r0, r1
 8008f5a:	4611      	mov	r1, r2
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	4c05      	ldr	r4, [pc, #20]	; (8008f74 <_read_r+0x20>)
 8008f60:	6022      	str	r2, [r4, #0]
 8008f62:	461a      	mov	r2, r3
 8008f64:	f7fe f94c 	bl	8007200 <_read>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	d102      	bne.n	8008f72 <_read_r+0x1e>
 8008f6c:	6823      	ldr	r3, [r4, #0]
 8008f6e:	b103      	cbz	r3, 8008f72 <_read_r+0x1e>
 8008f70:	602b      	str	r3, [r5, #0]
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	200039cc 	.word	0x200039cc

08008f78 <_init>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	bf00      	nop
 8008f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f7e:	bc08      	pop	{r3}
 8008f80:	469e      	mov	lr, r3
 8008f82:	4770      	bx	lr

08008f84 <_fini>:
 8008f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f86:	bf00      	nop
 8008f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f8a:	bc08      	pop	{r3}
 8008f8c:	469e      	mov	lr, r3
 8008f8e:	4770      	bx	lr
