module ir(clk,instr,IRWr,op,RS1,RS2,Imm);
input clk; 
input [31:0] instr;
input IRWr;
output [5:0] op;
output [4:0] RS1,RS2;
output [15:0] Imm;

always @ (posedge clk)
begin
  if(IRWr)
    begin
  op<=instr[31:26];
  RS1<=instr[25:21];
  RS2<=instr[20:16];
  Imm<=instr[15:0];
end
else
  begin
    end
    
end

endmodule