#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Oct 27 08:07:52 2016
# Process ID: 17616
# Current directory: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11500 C:\Xilinx\Vivado\2016.3\data\ip\pentek\ip\px_syncbus_intrfc1\px_syncbus_intrfc1.xpr
# Log file: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/vivado.log
# Journal file: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2016.3/data/ip/pentek/interface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 961.242 ; gain = 267.672
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'px_axil_csr_sb'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'px_syncbus_intrfc1_axiclkcnv'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'px_syncbus_intrfc1_axiclkcnv'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'px_syncbus_intrfc1_axiclkcnv'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'px_syncbus_intrfc1_xclkfifo'...
[Thu Oct 27 08:17:30 2016] Launched px_syncbus_intrfc1_axiclkcnv_synth_1, px_axil_csr_sb_synth_1, px_syncbus_intrfc1_xclkfifo_synth_1...
Run output will be captured here:
px_syncbus_intrfc1_axiclkcnv_synth_1: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.runs/px_syncbus_intrfc1_axiclkcnv_synth_1/runme.log
px_axil_csr_sb_synth_1: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.runs/px_axil_csr_sb_synth_1/runme.log
px_syncbus_intrfc1_xclkfifo_synth_1: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.runs/px_syncbus_intrfc1_xclkfifo_synth_1/runme.log
[Thu Oct 27 08:17:30 2016] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku060-ffva1517-2-e
INFO: [Project 1-454] Reading design checkpoint 'C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_axiclkcnv/px_syncbus_intrfc1_axiclkcnv.dcp' for cell 'axiclkcnv_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo.dcp' for cell 'xclkfifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_axil_csr_sb/px_axil_csr_sb.dcp' for cell 'csr_inst/csr_inst'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xcku060-ffva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo.xdc] for cell 'xclkfifo_inst/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo.xdc] for cell 'xclkfifo_inst/U0'
Parsing XDC File [C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/constrs_1/new/px_syncbus_intrfc1.xdc]
WARNING: [Vivado 12-507] No nets matched 'gate_en_vtc'. [C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/constrs_1/new/px_syncbus_intrfc1.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets gate_en_vtc]'. [C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/constrs_1/new/px_syncbus_intrfc1.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/constrs_1/new/px_syncbus_intrfc1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_axiclkcnv/px_syncbus_intrfc1_axiclkcnv.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo.dcp'
Parsing XDC File [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_axiclkcnv/px_syncbus_intrfc1_axiclkcnv_clocks.xdc] for cell 'axiclkcnv_inst/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_axiclkcnv/px_syncbus_intrfc1_axiclkcnv_clocks.xdc] for cell 'axiclkcnv_inst/inst'
Parsing XDC File [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc] for cell 'xclkfifo_inst/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.375 ; gain = 317.844
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance rd_clk]'. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:54]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:54]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [c:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.srcs/sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo_clocks.xdc] for cell 'xclkfifo_inst/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axiclkcnv_inst/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 68 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1956.453 ; gain = 968.648
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Oct 27 08:26:49 2016] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Oct 27 08:28:52 2016] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2016.3/data/ip/pentek/ip/px_syncbus_intrfc1/px_syncbus_intrfc1.runs/synth_1/runme.log
ipx::open_ipxact_file {C:\Xilinx\Vivado\2016.3\data\ip\pentek\ip\px_syncbus_intrfc1\px_syncbus_intrfc1.srcs\component.xml}
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/px_axil_csr_sb/px_axil_csr_sb.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/px_syncbus_intrfc1_axiclkcnv/px_syncbus_intrfc1_axiclkcnv.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/px_axil_csr_sb/px_axil_csr_sb.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/px_syncbus_intrfc1_xclkfifo/px_syncbus_intrfc1_xclkfifo.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/px_syncbus_intrfc1_axiclkcnv/px_syncbus_intrfc1_axiclkcnv.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 32 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 13:22:17 2016...
