// Seed: 2875939410
module module_0 #(
    parameter id_1 = 32'd80
) (
    _id_1,
    id_2,
    id_3
);
  output reg id_3;
  inout wire id_2;
  input wire _id_1;
  wire [(  -1  )  ==  id_1 : -1] id_4 = 1;
  wire id_5 = id_2;
  always
  fork
    id_3 = 1;
  join_any
  wire id_6 = id_5;
  tri1 id_7 = id_1, id_8 = 1, id_9 = id_7;
endmodule
module module_1 #(
    parameter id_0  = 32'd51,
    parameter id_13 = 32'd89,
    parameter id_15 = 32'd86,
    parameter id_18 = 32'd53
) (
    input wire _id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output tri1 id_11
);
  assign id_1 = 1;
  wire [-1 : 1] _id_13, id_14;
  wire [-1 : id_0] _id_15;
  assign id_13 = id_14;
  wire id_16;
  assign id_2 = id_16;
  logic id_17;
  always $clog2(id_13);
  ;
  wire  _id_18;
  logic id_19;
  assign id_18 = id_3;
  wire id_20;
  integer [id_15 : 1  -  id_18  .  id_13] id_21;
  ;
  logic id_22;
  wire  id_23;
  always id_22 = -1;
  module_0 modCall_1 (
      id_13,
      id_16,
      id_22
  );
endmodule
