// Generated by CIRCT unknown git version
module NS2(	// file.cleaned.mlir:2:3
  input  Op5,	// file.cleaned.mlir:2:21
         Op4,	// file.cleaned.mlir:2:35
         Op3,	// file.cleaned.mlir:2:49
         Op2,	// file.cleaned.mlir:2:63
         Op1,	// file.cleaned.mlir:2:77
         Op0,	// file.cleaned.mlir:2:91
         S3,	// file.cleaned.mlir:2:105
         S2,	// file.cleaned.mlir:2:118
         S1,	// file.cleaned.mlir:2:131
         S0,	// file.cleaned.mlir:2:144
  output NS2	// file.cleaned.mlir:2:158
);

  wire SYNTHESIZED_WIRE_16;	// file.cleaned.mlir:25:11
  wire SYNTHESIZED_WIRE_37;	// file.cleaned.mlir:24:11
  wire SYNTHESIZED_WIRE_20;	// file.cleaned.mlir:21:11
  wire SYNTHESIZED_WIRE_29;	// file.cleaned.mlir:20:11
  wire SYNTHESIZED_WIRE_21;	// file.cleaned.mlir:19:11
  wire SYNTHESIZED_WIRE_27;	// file.cleaned.mlir:17:11
  wire SYNTHESIZED_WIRE_11;	// file.cleaned.mlir:16:11
  wire SYNTHESIZED_WIRE_8;	// file.cleaned.mlir:10:10
  wire SYNTHESIZED_WIRE_7;	// file.cleaned.mlir:9:10
  wire _GEN = ~S3 & SYNTHESIZED_WIRE_37;	// file.cleaned.mlir:7:10, :23:11, :24:11
  assign SYNTHESIZED_WIRE_7 = S0 | SYNTHESIZED_WIRE_8;	// file.cleaned.mlir:9:10, :10:10
  assign SYNTHESIZED_WIRE_8 = Op3 & Op5 & ~Op4 & ~Op2 & Op1 & Op0 & ~S0;	// file.cleaned.mlir:5:10, :10:10, :18:11, :26:11
  assign SYNTHESIZED_WIRE_11 =
    _GEN & SYNTHESIZED_WIRE_16 & S0 & SYNTHESIZED_WIRE_27 & ~Op5 & ~Op4;	// file.cleaned.mlir:4:10, :5:10, :7:10, :16:11, :17:11, :25:11
  assign SYNTHESIZED_WIRE_27 =
    SYNTHESIZED_WIRE_29 | SYNTHESIZED_WIRE_21 & ~Op3 & SYNTHESIZED_WIRE_20;	// file.cleaned.mlir:14:11, :15:11, :17:11, :19:11, :20:11, :21:11
  assign SYNTHESIZED_WIRE_21 = Op2 & Op0 | ~Op2 & ~Op0;	// file.cleaned.mlir:12:10, :13:10, :18:11, :19:11, :22:11
  assign SYNTHESIZED_WIRE_29 = Op3 & ~Op2 & Op1 & ~Op0;	// file.cleaned.mlir:18:11, :20:11, :22:11
  assign SYNTHESIZED_WIRE_20 = ~Op1;	// file.cleaned.mlir:21:11
  assign SYNTHESIZED_WIRE_37 = ~S2;	// file.cleaned.mlir:24:11
  assign SYNTHESIZED_WIRE_16 = ~S1;	// file.cleaned.mlir:25:11
  assign NS2 = SYNTHESIZED_WIRE_11 | ~S3 & S2 & S1 & ~S0 | _GEN & S1 & SYNTHESIZED_WIRE_7;	// file.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :11:10, :16:11, :23:11, :26:11, :27:5
endmodule

