module top_module (
    input clk,
    input reset,           // Synchronous reset
    output reg [3:0] q
);

    always @(posedge clk) begin
        if (reset) 
            q <= 4'b0000;   // clear all flip-flops
        else 
            q <= q + 1;     // simple counter example
    end

endmodule
