$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 G clk $end
  $var wire  8 E led_1 [7:0] $end
  $var wire  8 F led_2 [7:0] $end
  $var wire  1 H reset $end
  $scope module top $end
   $var wire  1 G clk $end
   $var wire  8 E led_1 [7:0] $end
   $var wire  8 F led_2 [7:0] $end
   $var wire  1 H reset $end
   $scope module cpu $end
    $var wire  8 B a_calc [7:0] $end
    $var wire  1 . a_out $end
    $var wire  1 + acc_out $end
    $var wire  1 , ad $end
    $var wire  4 6 address_ir [3:0] $end
    $var wire  8 C b_calc [7:0] $end
    $var wire  1 / b_out $end
    $var wire  8 E bus_d [7:0] $end
    $var wire  8 F bus_i [7:0] $end
    $var wire  8 D c_calc [7:0] $end
    $var wire  1 I c_out_acc $end
    $var wire  1 G clk $end
    $var wire  1 ) in_a $end
    $var wire  1 ' in_b $end
    $var wire  1 % ir_a $end
    $var wire  4 0 ir_i [3:0] $end
    $var wire  1 & jmp $end
    $var wire  1 $ mar_a $end
    $var wire  1 * out_a $end
    $var wire  1 ( out_b $end
    $var wire  1 J out_bus $end
    $var wire  1 # pc_a $end
    $var wire  1 H reset $end
    $var wire  1 - sb $end
    $var wire  8 3 to_a [7:0] $end
    $var wire  8 5 to_acc [7:0] $end
    $var wire  8 4 to_b [7:0] $end
    $var wire  8 2 to_ir [7:0] $end
    $var wire  4 1 to_ram [3:0] $end
    $scope module accumulator $end
     $var wire  8 D areg [7:0] $end
     $var wire  8 E bus_d [7:0] $end
     $var wire  1 G clk $end
     $var wire  8 5 from_inp [7:0] $end
     $var wire  1 I inp_in $end
     $var wire  1 J out_b $end
     $var wire  1 + out_o $end
     $var wire  8 D to_out [7:0] $end
    $upscope $end
    $scope module alu $end
     $var wire  1 , ad $end
     $var wire  8 E bus_d [7:0] $end
     $var wire  1 G clk $end
     $var wire  8 B from_a [7:0] $end
     $var wire  8 C from_b [7:0] $end
     $var wire  8 7 out [7:0] $end
     $var wire  1 - sub $end
     $var wire  8 5 to_acc [7:0] $end
    $upscope $end
    $scope module areg $end
     $var wire  8 B areg [7:0] $end
     $var wire  8 E bus_d [7:0] $end
     $var wire  1 G clk $end
     $var wire  8 3 from_inp [7:0] $end
     $var wire  1 * inp_in $end
     $var wire  1 . out_b $end
     $var wire  1 J out_o $end
     $var wire  8 B to_out [7:0] $end
    $upscope $end
    $scope module breg $end
     $var wire  8 C areg [7:0] $end
     $var wire  8 E bus_d [7:0] $end
     $var wire  1 G clk $end
     $var wire  8 4 from_inp [7:0] $end
     $var wire  1 ( inp_in $end
     $var wire  1 / out_b $end
     $var wire  1 J out_o $end
     $var wire  8 C to_out [7:0] $end
    $upscope $end
    $scope module control $end
     $var wire  4 M OP_ADD [3:0] $end
     $var wire  4 R OP_DMA [3:0] $end
     $var wire  4 S OP_DMB [3:0] $end
     $var wire  4 P OP_HLT [3:0] $end
     $var wire  4 O OP_JMP [3:0] $end
     $var wire  4 K OP_LDA [3:0] $end
     $var wire  4 L OP_LDB [3:0] $end
     $var wire  4 N OP_SUB [3:0] $end
     $var wire  4 Q OP_WRT [3:0] $end
     $var wire  1 . a_out_bus $end
     $var wire  1 + acc_out $end
     $var wire  1 , ad $end
     $var wire  1 J aflag $end
     $var wire  1 / b_out_bus $end
     $var wire  8 E bus_d [7:0] $end
     $var wire  8 F bus_i [7:0] $end
     $var wire  1 G clk $end
     $var wire  1 ) in_a $end
     $var wire  1 ' in_b $end
     $var wire  1 % ir_a $end
     $var wire  4 0 ir_i [3:0] $end
     $var wire  1 & jmp $end
     $var wire  1 $ mar_a $end
     $var wire  1 * out_a $end
     $var wire  1 ( out_b $end
     $var wire  1 # pc_a $end
     $var wire  1 H reset $end
     $var wire  1 - sb $end
     $var wire  3 8 stagecount [2:0] $end
    $upscope $end
    $scope module counter $end
     $var wire  8 F bus_i [7:0] $end
     $var wire  1 G clk $end
     $var wire  4 6 from_ir [3:0] $end
     $var wire  1 & jmp $end
     $var wire  4 9 pc [3:0] $end
     $var wire  1 # pc_a $end
     $var wire  1 H reset $end
    $upscope $end
    $scope module ir $end
     $var wire  4 6 address [3:0] $end
     $var wire  8 F bus_i [7:0] $end
     $var wire  1 G clk $end
     $var wire  8 2 from_ram [7:0] $end
     $var wire  4 0 instruction [3:0] $end
     $var wire  1 % ir_a $end
     $var wire  1 H reset $end
     $var wire  4 0 to_ctrl [3:0] $end
     $var wire  4 6 to_ram [3:0] $end
    $upscope $end
    $scope module mar $end
     $var wire  4 1 address [3:0] $end
     $var wire  8 F bus_i [7:0] $end
     $var wire  1 G clk $end
     $var wire  4 6 from_ir [3:0] $end
     $var wire  1 & jmp $end
     $var wire  1 $ mar_a $end
     $var wire  4 T offset [3:0] $end
     $var wire  1 H reset $end
     $var wire  4 1 to_ram [3:0] $end
    $upscope $end
    $scope module ram $end
     $var wire  4 6 address_ir [3:0] $end
     $var wire  1 G clk $end
     $var wire  1 ) in_a $end
     $var wire  1 ' in_b $end
     $var wire  1 + in_c $end
     $var wire  8 ? index_ir [7:0] $end
     $var wire  8 @ index_reg [7:0] $end
     $var wire  4 1 mar_in [3:0] $end
     $var wire 129 : mem [128:0] $end
     $var wire  1 * out_a $end
     $var wire  1 ( out_b $end
     $var wire  8 2 out_ir [7:0] $end
     $var wire  8 A out_reg [7:0] $end
     $var wire  1 H reset $end
     $var wire  8 3 to_a [7:0] $end
     $var wire  8 4 to_b [7:0] $end
     $var wire  8 D to_c [7:0] $end
     $var wire  8 2 to_ir [7:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
b0000 0
b0000 1
b00000000 2
b00000000 3
b00000000 4
b00000000 5
b0000 6
b00000000 7
b000 8
b0000 9
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 :
b00000000 ?
b00000000 @
b00000000 A
b00000000 B
b00000000 C
b00000000 D
b00000000 E
b00000000 F
1G
0H
1I
0J
b1000 K
b0100 L
b0010 M
b0001 N
b1001 O
b1111 P
b1010 Q
b1011 R
b1101 S
b0000 T
#1
0G
#2
1#
b001 8
b0001 9
b000000000000000000000000011111111101111111000111110100110100001101000011000001100000011101001011100100001010001011000011000000100 :
b00000001 F
1G
#3
0G
#4
0#
1$
b0001 1
b00000100 2
b010 8
b00000100 A
b00000000 F
1G
#5
0G
#6
0$
1%
b0100 6
b011 8
b00001000 ?
b00100000 @
1G
#7
0G
#8
0%
b10000110 2
b100 8
b10010111 A
1G
#9
0G
#10
b101 8
b00110000 @
1G
#11
0G
#12
b000 8
b00001100 A
1G
#13
0G
#14
1#
b001 8
b0010 9
b00000010 F
1G
#15
0G
#16
0#
1$
b0010 1
b010 8
b00000000 F
1G
#17
0G
#18
0$
1%
b1000 0
b0110 6
b011 8
b00010000 ?
1G
#19
0G
#20
0%
1*
b01000101 2
b00001100 3
b100 8
1G
#21
b00001100 B
0G
#22
0*
b00000000 3
b101 8
b00101000 @
1G
#23
0G
#24
b000 8
b00001110 A
1G
#25
0G
#26
1#
b001 8
b0011 9
b00000011 F
1G
#27
0G
#28
0#
1$
b0011 1
b010 8
b00000000 F
1G
#29
0G
#30
0$
1%
b0100 0
b0101 6
b011 8
b00011000 ?
1G
#31
0G
#32
0%
1(
b00100001 2
b00001110 4
b100 8
1G
#33
b00001110 C
0G
#34
0(
b00000000 4
b101 8
b00001000 @
1G
#35
0G
#36
b000 8
b10000110 A
1G
#37
0G
#38
1#
b001 8
b0100 9
b00000100 F
1G
#39
0G
#40
0#
1$
b0100 1
b010 8
b00000000 F
1G
#41
0G
#42
0$
1%
b0010 0
b0001 6
b011 8
b00100000 ?
1G
#43
0G
#44
0%
1,
b10010111 2
b00011010 7
b100 8
1G
#45
0G
#46
0,
b00011010 5
b101 8
b00111000 @
1G
#47
b00011010 D
0G
#48
b000 8
1G
#49
0G
#50
1#
b001 8
b0101 9
b00000101 F
1G
#51
0G
#52
0#
1$
b0101 1
b010 8
b00000000 F
1G
#53
0G
#54
0$
1%
b1001 0
b0111 6
b011 8
b00101000 ?
1G
#55
0G
#56
0%
1&
b0111 1
b00001110 2
b100 8
b0110 9
1G
#57
0G
#58
0&
b101 8
b00111000 ?
b01110000 @
1G
#59
0G
#60
b10000110 2
b000 8
b00000000 A
1G
#61
0G
#62
1#
b001 8
b0111 9
b00110000 @
b00000111 F
1G
#63
0G
#64
0#
1$
b010 8
b00001100 A
b00000000 F
1G
#65
0G
#66
0$
1%
b1000 0
b0110 6
b011 8
1G
#67
0G
#68
0%
1*
b00001100 3
b100 8
1G
#69
0G
#70
0*
b00000000 3
b101 8
1G
#71
0G
#72
b000 8
1G
#73
0G
#74
1#
b001 8
b1000 9
b00001000 F
1G
#75
0G
#76
0#
1$
b1000 1
b010 8
b00000000 F
1G
#77
0G
#78
0$
1%
b011 8
b01000000 ?
1G
#79
0G
#80
0%
1*
b00001100 3
b100 8
1G
#81
0G
#82
0*
b00000000 3
b101 8
1G
#83
0G
#84
b000 8
1G
#85
0G
#86
1#
b001 8
b1001 9
b00001001 F
1G
#87
0G
#88
0#
1$
b1001 1
b010 8
b00000000 F
1G
#89
0G
#90
0$
1%
b011 8
b01001000 ?
1G
#91
0G
#92
0%
1*
b10100110 2
b00001100 3
b100 8
1G
#93
0G
#94
0*
b00000000 3
b101 8
1G
#95
0G
#96
b000 8
1G
#97
0G
#98
1#
b001 8
b1010 9
b00001010 F
1G
#99
0G
#100
0#
1$
b1010 1
b010 8
b00000000 F
1G
#101
0G
#102
0$
1%
b1010 0
b011 8
b01010000 ?
1G
#103
0G
#104
0%
1+
b10001111 2
b100 8
b000011010000000000000000011111111101111111000111110100110100001101000011000001100000011101001011100100001010001011000011000000100 :
1G
#105
0G
#106
0+
b101 8
b01111000 @
1G
#107
0G
#108
b000 8
b00011010 A
1G
#109
0G
#110
1#
b001 8
b1011 9
b00001011 F
1G
#111
0G
#112
0#
1$
b1011 1
b010 8
b00000000 F
1G
#113
0G
#114
0$
1%
b1000 0
b1111 6
b011 8
b01011000 ?
1G
#115
0G
#116
0%
1*
b10111111 2
b00011010 3
b100 8
1G
#117
b00011010 B
0G
#118
0*
b00000000 3
b101 8
1G
#119
0G
#120
b000 8
1G
#121
0G
#122
1#
b001 8
b1100 9
b00001100 F
1G
#123
0G
#124
0#
1$
b1100 1
b010 8
b00000000 F
1G
#125
0G
#126
0$
1%
b1011 0
b011 8
b01100000 ?
1G
#127
0G
#128
0%
1.
b11111111 2
b100 8
b00011010 E
1G
#129
0G
#130
b101 8
1G
#131
0G
#132
b000 8
1G
#133
0G
#134
1#
b001 8
b1101 9
b00001101 F
1G
#135
0G
#136
0#
1$
b1101 1
b010 8
b00000000 F
1G
#137
0G
#138
0$
1%
b1111 0
b011 8
b01101000 ?
1G
#139
0G
#140
0%
b00000000 2
1G
#141
0G
#142
b00000000 @
1G
#143
0G
#144
b00000100 A
1G
#145
0G
#146
1G
#147
0G
#148
1G
#149
0G
#150
1G
#151
0G
#152
1G
#153
0G
#154
1G
#155
0G
#156
1G
#157
0G
#158
1G
#159
0G
#160
1G
#161
0G
#162
1G
#163
0G
#164
1G
#165
0G
#166
1G
#167
0G
#168
1G
#169
0G
#170
1G
#171
0G
#172
1G
#173
0G
#174
1G
#175
0G
#176
1G
#177
0G
#178
1G
#179
0G
#180
1G
#181
0G
#182
1G
#183
0G
#184
1G
#185
0G
#186
1G
#187
0G
#188
1G
#189
0G
#190
1G
#191
0G
#192
1G
#193
0G
#194
1G
#195
0G
#196
1G
#197
0G
#198
1G
#199
0G
#200
1G
#201
0G
#202
1G
#203
0G
#204
1G
#205
0G
#206
1G
#207
0G
#208
1G
#209
0G
#210
1G
#211
0G
#212
1G
#213
0G
#214
1G
#215
0G
#216
1G
#217
0G
#218
1G
#219
0G
#220
1G
#221
0G
#222
1G
#223
0G
#224
1G
#225
0G
#226
1G
#227
0G
#228
1G
#229
0G
#230
1G
#231
0G
#232
1G
#233
0G
#234
1G
#235
0G
#236
1G
#237
0G
#238
1G
#239
0G
#240
1G
#241
0G
#242
1G
#243
0G
#244
1G
#245
0G
#246
1G
#247
0G
#248
1G
#249
0G
