library ieee;
use ieee.std_logic_1164.all;

entity fourBitAdder is
	port(
			A, B in : std_logic_vector(3 downto 0);
			K : in std_logic;
			S 
			