#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f987f088410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f987f07da00 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7f987f084560 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_sb_4.mem";
P_0x7f987f0845a0 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/sb_4_instructions.mem";
v0x7f987f09a570_0 .net "active", 0 0, v0x7f987df36da0_0;  1 drivers
v0x7f987f09a630_0 .var "clk", 0 0;
v0x7f987f09a6d0_0 .var "clock_enable", 0 0;
v0x7f987f09a760_0 .net "data_address", 31 0, L_0x7f987df44d90;  1 drivers
v0x7f987f09a7f0_0 .net "data_read", 0 0, v0x7f987df371d0_0;  1 drivers
v0x7f987f09a900_0 .net "data_readdata", 31 0, L_0x7f987f0a1190;  1 drivers
v0x7f987f09a990_0 .net "data_write", 0 0, v0x7f987df37320_0;  1 drivers
v0x7f987f09aa60_0 .net "data_writedata", 31 0, v0x7f987df373b0_0;  1 drivers
v0x7f987f09ab30_0 .net "instr_address", 31 0, v0x7f987df37720_0;  1 drivers
v0x7f987f09ac40_0 .net "instr_readdata", 31 0, L_0x7f987f09d490;  1 drivers
v0x7f987f09ad10_0 .net "register_v0", 31 0, L_0x7f987df42f20;  1 drivers
v0x7f987f09ada0_0 .var "reset", 0 0;
S_0x7f987f05e8e0 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7f987f07da00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7f987f02f810 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7f987f031fc0 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7f987f034480 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7f987f034b20 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7f987f0a3660 .functor OR 1, L_0x7f987f0a31f0, L_0x7f987f0a34c0, C4<0>, C4<0>;
L_0x7f987df3cb80 .functor AND 1, L_0x7f987f0a3a00, L_0x7f987f0a35a0, C4<1>, C4<1>;
L_0x7f987df3dba0 .functor OR 1, L_0x7f987df3d940, L_0x7f987df3d710, C4<0>, C4<0>;
L_0x7f987df3dc90 .functor AND 1, L_0x7f987df3d590, L_0x7f987df3dba0, C4<1>, C4<1>;
L_0x7f987df3da60 .functor OR 1, L_0x7f987df3dc90, L_0x7f987df3dd80, C4<0>, C4<0>;
L_0x7f987df3e3d0 .functor AND 1, L_0x7f987df3e210, L_0x7f987df3e580, C4<1>, C4<1>;
L_0x7f987df3e880 .functor AND 1, L_0x7f987df3e3d0, L_0x7f987df3e7e0, C4<1>, C4<1>;
L_0x7f987df3e660 .functor AND 1, L_0x7f987df3e880, L_0x7f987df3e970, C4<1>, C4<1>;
L_0x7f987df3ed80 .functor AND 1, L_0x7f987df3e660, L_0x7f987df3ebe0, C4<1>, C4<1>;
L_0x7f987df3ea50 .functor AND 1, L_0x7f987df3ed80, L_0x7f987df3ee80, C4<1>, C4<1>;
L_0x7f987df3f160 .functor AND 1, L_0x7f987df3ea50, L_0x7f987df3f0c0, C4<1>, C4<1>;
L_0x7f987df3ef20 .functor AND 1, L_0x7f987df3f160, L_0x7f987df3f2b0, C4<1>, C4<1>;
L_0x7f987df3f580 .functor OR 1, L_0x7f987df3ef20, L_0x7f987df3f010, C4<0>, C4<0>;
L_0x7f987df3f350 .functor OR 1, L_0x7f987df3f580, L_0x7f987df3f700, C4<0>, C4<0>;
L_0x7f987df3f9a0 .functor OR 1, L_0x7f987df3f350, L_0x7f987df3f440, C4<0>, C4<0>;
L_0x7f987df3fbb0 .functor OR 1, L_0x7f987df3f7a0, L_0x7f987df3f8c0, C4<0>, C4<0>;
L_0x7f987df3fcc0 .functor AND 1, L_0x7f987df3fb10, L_0x7f987df3fbb0, C4<1>, C4<1>;
L_0x7f987df40090 .functor OR 1, L_0x7f987df3f9a0, L_0x7f987df3fcc0, C4<0>, C4<0>;
L_0x7f987df40560 .functor AND 1, L_0x7f987df3fe80, L_0x7f987f09eb80, C4<1>, C4<1>;
L_0x7f987df40750 .functor AND 1, L_0x7f987df40560, L_0x7f987df406b0, C4<1>, C4<1>;
L_0x7f987df40a60 .functor OR 1, L_0x7f987df40d40, L_0x7f987df40980, C4<0>, C4<0>;
L_0x7f987df3d830 .functor OR 1, L_0x7f987df40a60, L_0x7f987df40610, C4<0>, C4<0>;
L_0x7f987df40f00 .functor OR 1, L_0x7f987df3d830, L_0x7f987df40e20, C4<0>, C4<0>;
L_0x7f987df41300 .functor OR 1, L_0x7f987df40f00, L_0x7f987df40ff0, C4<0>, C4<0>;
L_0x7f987df414d0 .functor OR 1, L_0x7f987df41300, L_0x7f987df413f0, C4<0>, C4<0>;
L_0x7f987df41600 .functor OR 1, L_0x7f987df414d0, L_0x7f987df41540, C4<0>, C4<0>;
L_0x7f987df417d0 .functor OR 1, L_0x7f987df41600, L_0x7f987df416f0, C4<0>, C4<0>;
L_0x7f987df419e0 .functor OR 1, L_0x7f987df417d0, L_0x7f987df418d0, C4<0>, C4<0>;
L_0x7f987df41bd0 .functor OR 1, L_0x7f987df419e0, L_0x7f987df41ad0, C4<0>, C4<0>;
L_0x7f987df41e00 .functor OR 1, L_0x7f987df41bd0, L_0x7f987df41ce0, C4<0>, C4<0>;
L_0x7f987df41ff0 .functor OR 1, L_0x7f987df41e00, L_0x7f987df41f10, C4<0>, C4<0>;
L_0x7f987df421d0 .functor OR 1, L_0x7f987df41ff0, L_0x7f987df420f0, C4<0>, C4<0>;
L_0x7f987df42820 .functor OR 1, L_0x7f987df42640, L_0x7f987df42720, C4<0>, C4<0>;
L_0x7f987df42d30 .functor OR 1, L_0x7f987df42820, L_0x7f987df42500, C4<0>, C4<0>;
v0x7f987df38010_2 .array/port v0x7f987df38010, 2;
L_0x7f987df42f20 .functor BUFZ 32, v0x7f987df38010_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f987df2f560_0 .var "ALU_code", 3 0;
v0x7f987df2f630_0 .net "HI", 31 0, L_0x7f987df44460;  1 drivers
v0x7f987df2f6c0_0 .var/s "HI_reg", 31 0;
v0x7f987df2f750_0 .net "I_type", 0 0, L_0x7f987df3cdd0;  1 drivers
v0x7f987df2f7e0_0 .net "J_type", 0 0, L_0x7f987f0a3850;  1 drivers
v0x7f987df2f8c0_0 .net "LO", 31 0, L_0x7f987df43ac0;  1 drivers
v0x7f987df2f960_0 .var/s "LO_reg", 31 0;
v0x7f987df2fa00_0 .net "MSB", 0 0, L_0x7f987df43760;  1 drivers
v0x7f987df2faa0_0 .net "OP", 5 0, L_0x7f987f0a2610;  1 drivers
v0x7f987df2fbe0_0 .net "OP_tail", 2 0, L_0x7f987f0a2b10;  1 drivers
v0x7f987df2fc70_0 .var "PC_next", 31 0;
v0x7f987df2fd00_0 .net "PC_upper", 3 0, L_0x7f987f0a2e60;  1 drivers
v0x7f987df2fda0_0 .net "R_type", 0 0, L_0x7f987f0a3330;  1 drivers
v0x7f987df2fe40_0 .net *"_ivl_1", 7 0, L_0x7f987f0a1f60;  1 drivers
L_0x7f987dd74568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df2fef0_0 .net *"_ivl_101", 0 0, L_0x7f987dd74568;  1 drivers
L_0x7f987dd745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df2ffa0_0 .net/2u *"_ivl_102", 5 0, L_0x7f987dd745b0;  1 drivers
v0x7f987df30050_0 .net *"_ivl_104", 0 0, L_0x7f987df3d470;  1 drivers
v0x7f987df301f0_0 .net *"_ivl_107", 4 0, L_0x7f987df3d320;  1 drivers
v0x7f987df302a0_0 .net *"_ivl_108", 5 0, L_0x7f987df3d670;  1 drivers
L_0x7f987dd745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df30350_0 .net *"_ivl_111", 0 0, L_0x7f987dd745f8;  1 drivers
L_0x7f987dd74640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f987df30400_0 .net/2u *"_ivl_112", 5 0, L_0x7f987dd74640;  1 drivers
v0x7f987df304b0_0 .net *"_ivl_114", 0 0, L_0x7f987df3d590;  1 drivers
L_0x7f987dd74688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f987df30550_0 .net/2u *"_ivl_116", 5 0, L_0x7f987dd74688;  1 drivers
v0x7f987df30600_0 .net *"_ivl_118", 0 0, L_0x7f987df3d940;  1 drivers
L_0x7f987dd746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f987df306a0_0 .net/2u *"_ivl_120", 5 0, L_0x7f987dd746d0;  1 drivers
v0x7f987df30750_0 .net *"_ivl_122", 0 0, L_0x7f987df3d710;  1 drivers
v0x7f987df307f0_0 .net *"_ivl_125", 0 0, L_0x7f987df3dba0;  1 drivers
v0x7f987df30890_0 .net *"_ivl_127", 0 0, L_0x7f987df3dc90;  1 drivers
L_0x7f987dd74718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f987df30930_0 .net/2u *"_ivl_128", 5 0, L_0x7f987dd74718;  1 drivers
v0x7f987df309e0_0 .net *"_ivl_130", 0 0, L_0x7f987df3dd80;  1 drivers
v0x7f987df30a80_0 .net *"_ivl_133", 0 0, L_0x7f987df3da60;  1 drivers
L_0x7f987dd74760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7f987df30b20_0 .net/2u *"_ivl_134", 5 0, L_0x7f987dd74760;  1 drivers
v0x7f987df30bd0_0 .net *"_ivl_137", 4 0, L_0x7f987df3dfb0;  1 drivers
v0x7f987df30100_0 .net *"_ivl_138", 5 0, L_0x7f987df3e050;  1 drivers
L_0x7f987dd747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df30e60_0 .net *"_ivl_141", 0 0, L_0x7f987dd747a8;  1 drivers
v0x7f987df30ef0_0 .net *"_ivl_142", 5 0, L_0x7f987df3dea0;  1 drivers
L_0x7f987dd747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df30f90_0 .net/2u *"_ivl_146", 5 0, L_0x7f987dd747f0;  1 drivers
v0x7f987df31040_0 .net *"_ivl_148", 0 0, L_0x7f987df3e210;  1 drivers
v0x7f987df310e0_0 .net *"_ivl_15", 2 0, L_0x7f987f0a2810;  1 drivers
L_0x7f987dd74838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7f987df31190_0 .net/2u *"_ivl_150", 5 0, L_0x7f987dd74838;  1 drivers
v0x7f987df31240_0 .net *"_ivl_152", 0 0, L_0x7f987df3e580;  1 drivers
v0x7f987df312e0_0 .net *"_ivl_155", 0 0, L_0x7f987df3e3d0;  1 drivers
L_0x7f987dd74880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7f987df31380_0 .net/2u *"_ivl_156", 5 0, L_0x7f987dd74880;  1 drivers
v0x7f987df31430_0 .net *"_ivl_158", 0 0, L_0x7f987df3e7e0;  1 drivers
L_0x7f987dd74178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f987df314d0_0 .net/2u *"_ivl_16", 2 0, L_0x7f987dd74178;  1 drivers
v0x7f987df31580_0 .net *"_ivl_161", 0 0, L_0x7f987df3e880;  1 drivers
L_0x7f987dd748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7f987df31620_0 .net/2u *"_ivl_162", 5 0, L_0x7f987dd748c8;  1 drivers
v0x7f987df316d0_0 .net *"_ivl_164", 0 0, L_0x7f987df3e970;  1 drivers
v0x7f987df31770_0 .net *"_ivl_167", 0 0, L_0x7f987df3e660;  1 drivers
L_0x7f987dd74910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f987df31810_0 .net/2u *"_ivl_168", 5 0, L_0x7f987dd74910;  1 drivers
v0x7f987df318c0_0 .net *"_ivl_170", 0 0, L_0x7f987df3ebe0;  1 drivers
v0x7f987df31960_0 .net *"_ivl_173", 0 0, L_0x7f987df3ed80;  1 drivers
L_0x7f987dd74958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7f987df31a00_0 .net/2u *"_ivl_174", 5 0, L_0x7f987dd74958;  1 drivers
v0x7f987df31ab0_0 .net *"_ivl_176", 0 0, L_0x7f987df3ee80;  1 drivers
v0x7f987df31b50_0 .net *"_ivl_179", 0 0, L_0x7f987df3ea50;  1 drivers
v0x7f987df31bf0_0 .net *"_ivl_18", 0 0, L_0x7f987f0a28f0;  1 drivers
L_0x7f987dd749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7f987df31c90_0 .net/2u *"_ivl_180", 5 0, L_0x7f987dd749a0;  1 drivers
v0x7f987df31d40_0 .net *"_ivl_182", 0 0, L_0x7f987df3f0c0;  1 drivers
v0x7f987df31de0_0 .net *"_ivl_185", 0 0, L_0x7f987df3f160;  1 drivers
L_0x7f987dd749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7f987df31e80_0 .net/2u *"_ivl_186", 5 0, L_0x7f987dd749e8;  1 drivers
v0x7f987df31f30_0 .net *"_ivl_188", 0 0, L_0x7f987df3f2b0;  1 drivers
v0x7f987df31fd0_0 .net *"_ivl_191", 0 0, L_0x7f987df3ef20;  1 drivers
L_0x7f987dd74a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f987df32070_0 .net/2u *"_ivl_192", 2 0, L_0x7f987dd74a30;  1 drivers
v0x7f987df32120_0 .net *"_ivl_194", 0 0, L_0x7f987df3f010;  1 drivers
v0x7f987df321c0_0 .net *"_ivl_197", 0 0, L_0x7f987df3f580;  1 drivers
L_0x7f987dd74a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f987df30c70_0 .net/2u *"_ivl_198", 2 0, L_0x7f987dd74a78;  1 drivers
L_0x7f987dd741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f987df30d20_0 .net/2s *"_ivl_20", 1 0, L_0x7f987dd741c0;  1 drivers
v0x7f987df30dd0_0 .net *"_ivl_200", 0 0, L_0x7f987df3f700;  1 drivers
v0x7f987df32260_0 .net *"_ivl_203", 0 0, L_0x7f987df3f350;  1 drivers
L_0x7f987dd74ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f987df32300_0 .net/2u *"_ivl_204", 5 0, L_0x7f987dd74ac0;  1 drivers
v0x7f987df323b0_0 .net *"_ivl_206", 0 0, L_0x7f987df3f440;  1 drivers
v0x7f987df32450_0 .net *"_ivl_209", 0 0, L_0x7f987df3f9a0;  1 drivers
L_0x7f987dd74b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f987df324f0_0 .net/2u *"_ivl_210", 5 0, L_0x7f987dd74b08;  1 drivers
v0x7f987df325a0_0 .net *"_ivl_212", 0 0, L_0x7f987df3fb10;  1 drivers
L_0x7f987dd74b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f987df32640_0 .net/2u *"_ivl_214", 5 0, L_0x7f987dd74b50;  1 drivers
v0x7f987df326f0_0 .net *"_ivl_216", 0 0, L_0x7f987df3f7a0;  1 drivers
L_0x7f987dd74b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f987df32790_0 .net/2u *"_ivl_218", 5 0, L_0x7f987dd74b98;  1 drivers
L_0x7f987dd74208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f987df32840_0 .net/2s *"_ivl_22", 1 0, L_0x7f987dd74208;  1 drivers
v0x7f987df328f0_0 .net *"_ivl_220", 0 0, L_0x7f987df3f8c0;  1 drivers
v0x7f987df32990_0 .net *"_ivl_223", 0 0, L_0x7f987df3fbb0;  1 drivers
v0x7f987df32a30_0 .net *"_ivl_225", 0 0, L_0x7f987df3fcc0;  1 drivers
v0x7f987df32ad0_0 .net *"_ivl_227", 0 0, L_0x7f987df40090;  1 drivers
L_0x7f987dd74be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f987df32b70_0 .net/2s *"_ivl_228", 1 0, L_0x7f987dd74be0;  1 drivers
L_0x7f987dd74c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f987df32c20_0 .net/2s *"_ivl_230", 1 0, L_0x7f987dd74c28;  1 drivers
v0x7f987df32cd0_0 .net *"_ivl_232", 1 0, L_0x7f987df40100;  1 drivers
L_0x7f987dd74c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df32d80_0 .net/2u *"_ivl_238", 5 0, L_0x7f987dd74c70;  1 drivers
v0x7f987df32e30_0 .net *"_ivl_24", 1 0, L_0x7f987f09ea60;  1 drivers
v0x7f987df32ee0_0 .net *"_ivl_240", 0 0, L_0x7f987df3fe80;  1 drivers
v0x7f987df32f80_0 .net *"_ivl_243", 0 0, L_0x7f987df40560;  1 drivers
v0x7f987df33020_0 .net *"_ivl_245", 0 0, L_0x7f987df406b0;  1 drivers
v0x7f987df330c0_0 .net *"_ivl_247", 0 0, L_0x7f987df40750;  1 drivers
L_0x7f987dd74cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df33160_0 .net/2u *"_ivl_248", 26 0, L_0x7f987dd74cb8;  1 drivers
v0x7f987df33210_0 .net *"_ivl_250", 31 0, L_0x7f987df40840;  1 drivers
v0x7f987df332c0_0 .net *"_ivl_252", 31 0, L_0x7f987df40360;  1 drivers
v0x7f987df33370_0 .net *"_ivl_254", 6 0, L_0x7f987df40400;  1 drivers
L_0x7f987dd74d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df33420_0 .net *"_ivl_257", 0 0, L_0x7f987dd74d00;  1 drivers
L_0x7f987dd74d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df334d0_0 .net/2u *"_ivl_260", 5 0, L_0x7f987dd74d48;  1 drivers
v0x7f987df33580_0 .net *"_ivl_262", 0 0, L_0x7f987df40d40;  1 drivers
L_0x7f987dd74d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f987df33620_0 .net/2u *"_ivl_264", 5 0, L_0x7f987dd74d90;  1 drivers
v0x7f987df336d0_0 .net *"_ivl_266", 0 0, L_0x7f987df40980;  1 drivers
v0x7f987df33770_0 .net *"_ivl_269", 0 0, L_0x7f987df40a60;  1 drivers
L_0x7f987dd74dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7f987df33810_0 .net/2u *"_ivl_270", 5 0, L_0x7f987dd74dd8;  1 drivers
v0x7f987df338c0_0 .net *"_ivl_272", 0 0, L_0x7f987df40610;  1 drivers
v0x7f987df33960_0 .net *"_ivl_275", 0 0, L_0x7f987df3d830;  1 drivers
L_0x7f987dd74e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f987df33a00_0 .net/2u *"_ivl_276", 5 0, L_0x7f987dd74e20;  1 drivers
v0x7f987df33ab0_0 .net *"_ivl_278", 0 0, L_0x7f987df40e20;  1 drivers
v0x7f987df33b50_0 .net *"_ivl_281", 0 0, L_0x7f987df40f00;  1 drivers
L_0x7f987dd74e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7f987df33bf0_0 .net/2u *"_ivl_282", 5 0, L_0x7f987dd74e68;  1 drivers
v0x7f987df33ca0_0 .net *"_ivl_284", 0 0, L_0x7f987df40ff0;  1 drivers
v0x7f987df33d40_0 .net *"_ivl_287", 0 0, L_0x7f987df41300;  1 drivers
L_0x7f987dd74eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7f987df33de0_0 .net/2u *"_ivl_288", 5 0, L_0x7f987dd74eb0;  1 drivers
v0x7f987df33e90_0 .net *"_ivl_290", 0 0, L_0x7f987df413f0;  1 drivers
v0x7f987df33f30_0 .net *"_ivl_293", 0 0, L_0x7f987df414d0;  1 drivers
L_0x7f987dd74ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f987df33fd0_0 .net/2u *"_ivl_294", 5 0, L_0x7f987dd74ef8;  1 drivers
v0x7f987df34080_0 .net *"_ivl_296", 0 0, L_0x7f987df41540;  1 drivers
v0x7f987df34120_0 .net *"_ivl_299", 0 0, L_0x7f987df41600;  1 drivers
v0x7f987df341c0_0 .net *"_ivl_3", 7 0, L_0x7f987f0a2310;  1 drivers
L_0x7f987dd74f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f987df34270_0 .net/2u *"_ivl_300", 5 0, L_0x7f987dd74f40;  1 drivers
v0x7f987df34320_0 .net *"_ivl_302", 0 0, L_0x7f987df416f0;  1 drivers
v0x7f987df343c0_0 .net *"_ivl_305", 0 0, L_0x7f987df417d0;  1 drivers
L_0x7f987dd74f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f987df34460_0 .net/2u *"_ivl_306", 5 0, L_0x7f987dd74f88;  1 drivers
v0x7f987df34510_0 .net *"_ivl_308", 0 0, L_0x7f987df418d0;  1 drivers
v0x7f987df345b0_0 .net *"_ivl_311", 0 0, L_0x7f987df419e0;  1 drivers
L_0x7f987dd74fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f987df34650_0 .net/2u *"_ivl_312", 5 0, L_0x7f987dd74fd0;  1 drivers
v0x7f987df34700_0 .net *"_ivl_314", 0 0, L_0x7f987df41ad0;  1 drivers
v0x7f987df347a0_0 .net *"_ivl_317", 0 0, L_0x7f987df41bd0;  1 drivers
L_0x7f987dd75018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7f987df34840_0 .net/2u *"_ivl_318", 5 0, L_0x7f987dd75018;  1 drivers
v0x7f987df348f0_0 .net *"_ivl_320", 0 0, L_0x7f987df41ce0;  1 drivers
v0x7f987df34990_0 .net *"_ivl_323", 0 0, L_0x7f987df41e00;  1 drivers
L_0x7f987dd75060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f987df34a30_0 .net/2u *"_ivl_324", 5 0, L_0x7f987dd75060;  1 drivers
v0x7f987df34ae0_0 .net *"_ivl_326", 0 0, L_0x7f987df41f10;  1 drivers
v0x7f987df34b80_0 .net *"_ivl_329", 0 0, L_0x7f987df41ff0;  1 drivers
L_0x7f987dd750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7f987df34c20_0 .net/2u *"_ivl_330", 5 0, L_0x7f987dd750a8;  1 drivers
v0x7f987df34cd0_0 .net *"_ivl_332", 0 0, L_0x7f987df420f0;  1 drivers
v0x7f987df34d70_0 .net *"_ivl_335", 0 0, L_0x7f987df421d0;  1 drivers
v0x7f987df34e10_0 .net *"_ivl_336", 31 0, L_0x7f987df422e0;  1 drivers
v0x7f987df34ec0_0 .net *"_ivl_338", 6 0, L_0x7f987df423a0;  1 drivers
L_0x7f987dd74250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f987df34f70_0 .net/2u *"_ivl_34", 31 0, L_0x7f987dd74250;  1 drivers
L_0x7f987dd750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df35020_0 .net *"_ivl_341", 0 0, L_0x7f987dd750f0;  1 drivers
L_0x7f987dd75138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7f987df350d0_0 .net/2u *"_ivl_342", 5 0, L_0x7f987dd75138;  1 drivers
v0x7f987df35180_0 .net *"_ivl_344", 0 0, L_0x7f987df42640;  1 drivers
L_0x7f987dd75180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7f987df35220_0 .net/2u *"_ivl_346", 5 0, L_0x7f987dd75180;  1 drivers
v0x7f987df352d0_0 .net *"_ivl_348", 0 0, L_0x7f987df42720;  1 drivers
v0x7f987df35370_0 .net *"_ivl_351", 0 0, L_0x7f987df42820;  1 drivers
L_0x7f987dd751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7f987df35410_0 .net/2u *"_ivl_352", 5 0, L_0x7f987dd751c8;  1 drivers
v0x7f987df354c0_0 .net *"_ivl_354", 0 0, L_0x7f987df42500;  1 drivers
v0x7f987df35560_0 .net *"_ivl_357", 0 0, L_0x7f987df42d30;  1 drivers
L_0x7f987dd75210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df35600_0 .net/2u *"_ivl_358", 15 0, L_0x7f987dd75210;  1 drivers
v0x7f987df356b0_0 .net *"_ivl_360", 31 0, L_0x7f987df42e20;  1 drivers
v0x7f987df35760_0 .net *"_ivl_363", 0 0, L_0x7f987df428d0;  1 drivers
v0x7f987df35810_0 .net *"_ivl_364", 15 0, L_0x7f987df429f0;  1 drivers
v0x7f987df358c0_0 .net *"_ivl_366", 31 0, L_0x7f987df43260;  1 drivers
v0x7f987df35970_0 .net *"_ivl_368", 31 0, L_0x7f987df43560;  1 drivers
v0x7f987df35a20_0 .net/s *"_ivl_377", 17 0, L_0x7f987df42c20;  1 drivers
L_0x7f987dd75258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f987df35ad0_0 .net/2s *"_ivl_379", 17 0, L_0x7f987dd75258;  1 drivers
v0x7f987df35b80_0 .net *"_ivl_384", 0 0, L_0x7f987df43b80;  1 drivers
v0x7f987df35c30_0 .net *"_ivl_385", 14 0, L_0x7f987df43c20;  1 drivers
L_0x7f987dd752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df35ce0_0 .net/2u *"_ivl_389", 0 0, L_0x7f987dd752a0;  1 drivers
L_0x7f987dd74298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df35d90_0 .net/2u *"_ivl_44", 5 0, L_0x7f987dd74298;  1 drivers
v0x7f987df35e40_0 .net *"_ivl_46", 0 0, L_0x7f987f0a30d0;  1 drivers
L_0x7f987dd742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f987df35ee0_0 .net/2s *"_ivl_48", 1 0, L_0x7f987dd742e0;  1 drivers
v0x7f987df35f90_0 .net *"_ivl_5", 7 0, L_0x7f987f0a23b0;  1 drivers
L_0x7f987dd74328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f987df36040_0 .net/2s *"_ivl_50", 1 0, L_0x7f987dd74328;  1 drivers
v0x7f987df360f0_0 .net *"_ivl_52", 1 0, L_0x7f987f0a3290;  1 drivers
L_0x7f987dd74370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f987df361a0_0 .net/2u *"_ivl_56", 5 0, L_0x7f987dd74370;  1 drivers
v0x7f987df36250_0 .net *"_ivl_58", 0 0, L_0x7f987f0a31f0;  1 drivers
L_0x7f987dd743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7f987df362f0_0 .net/2u *"_ivl_60", 5 0, L_0x7f987dd743b8;  1 drivers
v0x7f987df363a0_0 .net *"_ivl_62", 0 0, L_0x7f987f0a34c0;  1 drivers
v0x7f987df36440_0 .net *"_ivl_65", 0 0, L_0x7f987f0a3660;  1 drivers
L_0x7f987dd74400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f987df364e0_0 .net/2s *"_ivl_66", 1 0, L_0x7f987dd74400;  1 drivers
L_0x7f987dd74448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f987df36590_0 .net/2s *"_ivl_68", 1 0, L_0x7f987dd74448;  1 drivers
v0x7f987df36640_0 .net *"_ivl_7", 7 0, L_0x7f987f0a2450;  1 drivers
v0x7f987df366f0_0 .net *"_ivl_70", 1 0, L_0x7f987f0a3730;  1 drivers
v0x7f987df367a0_0 .net *"_ivl_75", 0 0, L_0x7f987f0a3a00;  1 drivers
v0x7f987df36840_0 .net *"_ivl_77", 0 0, L_0x7f987f0a35a0;  1 drivers
v0x7f987df368e0_0 .net *"_ivl_79", 0 0, L_0x7f987df3cb80;  1 drivers
L_0x7f987dd74490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f987df36980_0 .net/2s *"_ivl_80", 1 0, L_0x7f987dd74490;  1 drivers
L_0x7f987dd744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f987df36a30_0 .net/2s *"_ivl_82", 1 0, L_0x7f987dd744d8;  1 drivers
v0x7f987df36ae0_0 .net *"_ivl_84", 1 0, L_0x7f987df3cc70;  1 drivers
v0x7f987df36b90_0 .net *"_ivl_91", 4 0, L_0x7f987df3caa0;  1 drivers
L_0x7f987dd74520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df36c40_0 .net *"_ivl_95", 0 0, L_0x7f987dd74520;  1 drivers
v0x7f987df36cf0_0 .net *"_ivl_97", 4 0, L_0x7f987df3cef0;  1 drivers
v0x7f987df36da0_0 .var "active", 0 0;
v0x7f987df36e40_0 .net "astart", 15 0, L_0x7f987df3cfa0;  1 drivers
v0x7f987df36f00_0 .var "branch_to", 32 0;
v0x7f987df36f90_0 .net "clk", 0 0, v0x7f987f09a630_0;  1 drivers
v0x7f987df37020_0 .net "clock_enable", 0 0, v0x7f987f09a6d0_0;  1 drivers
v0x7f987df370b0_0 .net "data", 31 0, L_0x7f987df45c30;  1 drivers
v0x7f987df37140_0 .net "data_address", 31 0, L_0x7f987df44d90;  alias, 1 drivers
v0x7f987df371d0_0 .var "data_read", 0 0;
v0x7f987df37260_0 .net "data_readdata", 31 0, L_0x7f987f0a1190;  alias, 1 drivers
v0x7f987df37320_0 .var "data_write", 0 0;
v0x7f987df373b0_0 .var "data_writedata", 31 0;
v0x7f987df37460_0 .var "destination", 31 0;
v0x7f987df37510_0 .net "funct", 5 0, L_0x7f987f0a2730;  1 drivers
v0x7f987df375c0_0 .net "funct_tail", 1 0, L_0x7f987f0a2a70;  1 drivers
v0x7f987df37670_0 .net "instr", 31 0, L_0x7f987f0a24f0;  1 drivers
v0x7f987df37720_0 .var "instr_address", 31 0;
v0x7f987df377d0_0 .net "instr_address_next", 31 0, L_0x7f987f0a2d40;  1 drivers
v0x7f987df37880_0 .net "instr_readdata", 31 0, L_0x7f987f09d490;  alias, 1 drivers
v0x7f987df37930_0 .var "jump", 0 0;
v0x7f987df379d0_0 .var "jump_now", 0 0;
v0x7f987df37a70_0 .var "jump_to", 31 0;
v0x7f987df37b20_0 .net "offset", 17 0, L_0x7f987df430b0;  1 drivers
v0x7f987df37bd0_0 .net "op_1", 31 0, L_0x7f987df40be0;  1 drivers
v0x7f987df37cb0_0 .net "op_2", 31 0, L_0x7f987df43640;  1 drivers
v0x7f987df37d90_0 .net "out", 31 0, v0x7f987df2da00_0;  1 drivers
v0x7f987df37e20_0 .net "reg_addr1", 5 0, L_0x7f987df3d180;  1 drivers
v0x7f987df37eb0_0 .net "reg_addr2", 5 0, L_0x7f987df3d080;  1 drivers
v0x7f987df37f60_0 .net "reg_addrw", 5 0, L_0x7f987df3e330;  1 drivers
v0x7f987df38010 .array "reg_file", 0 31, 31 0;
v0x7f987df383b0_0 .var "reg_write", 31 0;
v0x7f987df38460_0 .net "register_v0", 31 0, L_0x7f987df42f20;  alias, 1 drivers
v0x7f987df38510_0 .net "reset", 0 0, v0x7f987f09ada0_0;  1 drivers
v0x7f987df385b0_0 .var "reset_prev", 0 0;
v0x7f987df38650_0 .net "shamt", 4 0, L_0x7f987df3fde0;  1 drivers
v0x7f987df38700_0 .net "shift", 0 0, L_0x7f987f09eb80;  1 drivers
v0x7f987df387a0_0 .net "shift_op2", 0 0, L_0x7f987f0a3030;  1 drivers
v0x7f987df38840_0 .net "sign_ext_address", 32 0, L_0x7f987df43d40;  1 drivers
v0x7f987df388f0_0 .net "sign_ext_offset", 32 0, L_0x7f987df43e00;  1 drivers
v0x7f987df389a0_0 .var "stall", 0 0;
v0x7f987df38a50_0 .var "stall_prev", 0 0;
v0x7f987df38ae0_0 .net "subtype", 2 0, L_0x7f987f0a2c20;  1 drivers
v0x7f987df38b90_0 .net "target", 25 0, L_0x7f987f0a2f00;  1 drivers
v0x7f987df38c40_0 .net "write_enable", 0 0, L_0x7f987df40280;  1 drivers
E_0x7f987f08c2f0 .event posedge, v0x7f987df2e8f0_0;
E_0x7f987f090ca0/0 .event edge, v0x7f987df38510_0, v0x7f987df2f3e0_0, v0x7f987df37720_0, v0x7f987df379d0_0;
E_0x7f987f090ca0/1 .event edge, v0x7f987df2df40_0, v0x7f987df37510_0, v0x7f987df2d860_0, v0x7f987df2fd00_0;
E_0x7f987f090ca0/2 .event edge, v0x7f987df38b90_0, v0x7f987df38840_0, v0x7f987df388f0_0, v0x7f987df2fda0_0;
E_0x7f987f090ca0/3 .event edge, v0x7f987df2f7e0_0, v0x7f987df37eb0_0, v0x7f987df2fa00_0, v0x7f987df2d950_0;
E_0x7f987f090ca0 .event/or E_0x7f987f090ca0/0, E_0x7f987f090ca0/1, E_0x7f987f090ca0/2, E_0x7f987f090ca0/3;
E_0x7f987f090b60/0 .event edge, v0x7f987df2df40_0, v0x7f987df377d0_0, v0x7f987df37eb0_0, v0x7f987df2e470_0;
E_0x7f987f090b60/1 .event edge, v0x7f987df37510_0, v0x7f987df2f6c0_0, v0x7f987df2f960_0, v0x7f987df2da00_0;
E_0x7f987f090b60/2 .event edge, v0x7f987df38ae0_0, v0x7f987df2e990_0;
E_0x7f987f090b60 .event/or E_0x7f987f090b60/0, E_0x7f987f090b60/1, E_0x7f987f090b60/2;
E_0x7f987f0911c0 .event edge, v0x7f987df2df40_0, v0x7f987df38a50_0, v0x7f987df38510_0;
E_0x7f987f03d3a0/0 .event edge, v0x7f987df2df40_0, v0x7f987df38700_0, v0x7f987df375c0_0, v0x7f987df37510_0;
E_0x7f987f03d3a0/1 .event edge, v0x7f987df2fbe0_0;
E_0x7f987f03d3a0 .event/or E_0x7f987f03d3a0/0, E_0x7f987f03d3a0/1;
L_0x7f987f0a1f60 .part L_0x7f987f09d490, 0, 8;
L_0x7f987f0a2310 .part L_0x7f987f09d490, 8, 8;
L_0x7f987f0a23b0 .part L_0x7f987f09d490, 16, 8;
L_0x7f987f0a2450 .part L_0x7f987f09d490, 24, 8;
L_0x7f987f0a24f0 .concat [ 8 8 8 8], L_0x7f987f0a2450, L_0x7f987f0a23b0, L_0x7f987f0a2310, L_0x7f987f0a1f60;
L_0x7f987f0a2610 .part L_0x7f987f0a24f0, 26, 6;
L_0x7f987f0a2730 .part L_0x7f987f0a24f0, 0, 6;
L_0x7f987f0a2810 .part L_0x7f987f0a2730, 3, 3;
L_0x7f987f0a28f0 .cmp/eq 3, L_0x7f987f0a2810, L_0x7f987dd74178;
L_0x7f987f09ea60 .functor MUXZ 2, L_0x7f987dd74208, L_0x7f987dd741c0, L_0x7f987f0a28f0, C4<>;
L_0x7f987f09eb80 .part L_0x7f987f09ea60, 0, 1;
L_0x7f987f0a2a70 .part L_0x7f987f0a2730, 0, 2;
L_0x7f987f0a2b10 .part L_0x7f987f0a2610, 0, 3;
L_0x7f987f0a2c20 .part L_0x7f987f0a24f0, 29, 3;
L_0x7f987f0a2d40 .arith/sum 32, v0x7f987df37720_0, L_0x7f987dd74250;
L_0x7f987f0a2e60 .part L_0x7f987f0a2d40, 28, 4;
L_0x7f987f0a2f00 .part L_0x7f987f0a24f0, 0, 26;
L_0x7f987f0a3030 .part L_0x7f987f0a2730, 2, 1;
L_0x7f987f0a30d0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74298;
L_0x7f987f0a3290 .functor MUXZ 2, L_0x7f987dd74328, L_0x7f987dd742e0, L_0x7f987f0a30d0, C4<>;
L_0x7f987f0a3330 .part L_0x7f987f0a3290, 0, 1;
L_0x7f987f0a31f0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74370;
L_0x7f987f0a34c0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd743b8;
L_0x7f987f0a3730 .functor MUXZ 2, L_0x7f987dd74448, L_0x7f987dd74400, L_0x7f987f0a3660, C4<>;
L_0x7f987f0a3850 .part L_0x7f987f0a3730, 0, 1;
L_0x7f987f0a3a00 .reduce/nor L_0x7f987f0a3850;
L_0x7f987f0a35a0 .reduce/nor L_0x7f987f0a3330;
L_0x7f987df3cc70 .functor MUXZ 2, L_0x7f987dd744d8, L_0x7f987dd74490, L_0x7f987df3cb80, C4<>;
L_0x7f987df3cdd0 .part L_0x7f987df3cc70, 0, 1;
L_0x7f987df3cfa0 .part L_0x7f987f0a24f0, 0, 16;
L_0x7f987df3caa0 .part L_0x7f987f0a24f0, 21, 5;
L_0x7f987df3d180 .concat [ 5 1 0 0], L_0x7f987df3caa0, L_0x7f987dd74520;
L_0x7f987df3cef0 .part L_0x7f987f0a24f0, 16, 5;
L_0x7f987df3d080 .concat [ 5 1 0 0], L_0x7f987df3cef0, L_0x7f987dd74568;
L_0x7f987df3d470 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd745b0;
L_0x7f987df3d320 .part L_0x7f987f0a24f0, 11, 5;
L_0x7f987df3d670 .concat [ 5 1 0 0], L_0x7f987df3d320, L_0x7f987dd745f8;
L_0x7f987df3d590 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74640;
L_0x7f987df3d940 .cmp/eq 6, L_0x7f987df3d080, L_0x7f987dd74688;
L_0x7f987df3d710 .cmp/eq 6, L_0x7f987df3d080, L_0x7f987dd746d0;
L_0x7f987df3dd80 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74718;
L_0x7f987df3dfb0 .part L_0x7f987f0a24f0, 16, 5;
L_0x7f987df3e050 .concat [ 5 1 0 0], L_0x7f987df3dfb0, L_0x7f987dd747a8;
L_0x7f987df3dea0 .functor MUXZ 6, L_0x7f987df3e050, L_0x7f987dd74760, L_0x7f987df3da60, C4<>;
L_0x7f987df3e330 .functor MUXZ 6, L_0x7f987df3dea0, L_0x7f987df3d670, L_0x7f987df3d470, C4<>;
L_0x7f987df3e210 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd747f0;
L_0x7f987df3e580 .cmp/ne 6, L_0x7f987f0a2730, L_0x7f987dd74838;
L_0x7f987df3e7e0 .cmp/ne 6, L_0x7f987f0a2730, L_0x7f987dd74880;
L_0x7f987df3e970 .cmp/ne 6, L_0x7f987f0a2730, L_0x7f987dd748c8;
L_0x7f987df3ebe0 .cmp/ne 6, L_0x7f987f0a2730, L_0x7f987dd74910;
L_0x7f987df3ee80 .cmp/ne 6, L_0x7f987f0a2730, L_0x7f987dd74958;
L_0x7f987df3f0c0 .cmp/ne 6, L_0x7f987f0a2730, L_0x7f987dd749a0;
L_0x7f987df3f2b0 .cmp/ne 6, L_0x7f987f0a2730, L_0x7f987dd749e8;
L_0x7f987df3f010 .cmp/eq 3, L_0x7f987f0a2c20, L_0x7f987dd74a30;
L_0x7f987df3f700 .cmp/eq 3, L_0x7f987f0a2c20, L_0x7f987dd74a78;
L_0x7f987df3f440 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74ac0;
L_0x7f987df3fb10 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74b08;
L_0x7f987df3f7a0 .cmp/eq 6, L_0x7f987df3d080, L_0x7f987dd74b50;
L_0x7f987df3f8c0 .cmp/eq 6, L_0x7f987df3d080, L_0x7f987dd74b98;
L_0x7f987df40100 .functor MUXZ 2, L_0x7f987dd74c28, L_0x7f987dd74be0, L_0x7f987df40090, C4<>;
L_0x7f987df40280 .part L_0x7f987df40100, 0, 1;
L_0x7f987df3fde0 .part L_0x7f987f0a24f0, 6, 5;
L_0x7f987df3fe80 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74c70;
L_0x7f987df406b0 .reduce/nor L_0x7f987f0a3030;
L_0x7f987df40840 .concat [ 5 27 0 0], L_0x7f987df3fde0, L_0x7f987dd74cb8;
L_0x7f987df40360 .array/port v0x7f987df38010, L_0x7f987df40400;
L_0x7f987df40400 .concat [ 6 1 0 0], L_0x7f987df3d180, L_0x7f987dd74d00;
L_0x7f987df40be0 .functor MUXZ 32, L_0x7f987df40360, L_0x7f987df40840, L_0x7f987df40750, C4<>;
L_0x7f987df40d40 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74d48;
L_0x7f987df40980 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74d90;
L_0x7f987df40610 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74dd8;
L_0x7f987df40e20 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74e20;
L_0x7f987df40ff0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74e68;
L_0x7f987df413f0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74eb0;
L_0x7f987df41540 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74ef8;
L_0x7f987df416f0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74f40;
L_0x7f987df418d0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74f88;
L_0x7f987df41ad0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd74fd0;
L_0x7f987df41ce0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd75018;
L_0x7f987df41f10 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd75060;
L_0x7f987df420f0 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd750a8;
L_0x7f987df422e0 .array/port v0x7f987df38010, L_0x7f987df423a0;
L_0x7f987df423a0 .concat [ 6 1 0 0], L_0x7f987df3d080, L_0x7f987dd750f0;
L_0x7f987df42640 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd75138;
L_0x7f987df42720 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd75180;
L_0x7f987df42500 .cmp/eq 6, L_0x7f987f0a2610, L_0x7f987dd751c8;
L_0x7f987df42e20 .concat [ 16 16 0 0], L_0x7f987df3cfa0, L_0x7f987dd75210;
L_0x7f987df428d0 .part L_0x7f987df3cfa0, 15, 1;
LS_0x7f987df429f0_0_0 .concat [ 1 1 1 1], L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0;
LS_0x7f987df429f0_0_4 .concat [ 1 1 1 1], L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0;
LS_0x7f987df429f0_0_8 .concat [ 1 1 1 1], L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0;
LS_0x7f987df429f0_0_12 .concat [ 1 1 1 1], L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0, L_0x7f987df428d0;
L_0x7f987df429f0 .concat [ 4 4 4 4], LS_0x7f987df429f0_0_0, LS_0x7f987df429f0_0_4, LS_0x7f987df429f0_0_8, LS_0x7f987df429f0_0_12;
L_0x7f987df43260 .concat [ 16 16 0 0], L_0x7f987df3cfa0, L_0x7f987df429f0;
L_0x7f987df43560 .functor MUXZ 32, L_0x7f987df43260, L_0x7f987df42e20, L_0x7f987df42d30, C4<>;
L_0x7f987df43640 .functor MUXZ 32, L_0x7f987df43560, L_0x7f987df422e0, L_0x7f987df421d0, C4<>;
L_0x7f987df43760 .part L_0x7f987df40be0, 31, 1;
L_0x7f987df42c20 .extend/s 18, L_0x7f987df3cfa0;
L_0x7f987df430b0 .arith/mult 18, L_0x7f987df42c20, L_0x7f987dd75258;
L_0x7f987df43b80 .part L_0x7f987df430b0, 17, 1;
LS_0x7f987df43c20_0_0 .concat [ 1 1 1 1], L_0x7f987df43b80, L_0x7f987df43b80, L_0x7f987df43b80, L_0x7f987df43b80;
LS_0x7f987df43c20_0_4 .concat [ 1 1 1 1], L_0x7f987df43b80, L_0x7f987df43b80, L_0x7f987df43b80, L_0x7f987df43b80;
LS_0x7f987df43c20_0_8 .concat [ 1 1 1 1], L_0x7f987df43b80, L_0x7f987df43b80, L_0x7f987df43b80, L_0x7f987df43b80;
LS_0x7f987df43c20_0_12 .concat [ 1 1 1 0], L_0x7f987df43b80, L_0x7f987df43b80, L_0x7f987df43b80;
L_0x7f987df43c20 .concat [ 4 4 4 3], LS_0x7f987df43c20_0_0, LS_0x7f987df43c20_0_4, LS_0x7f987df43c20_0_8, LS_0x7f987df43c20_0_12;
L_0x7f987df43e00 .concat [ 18 15 0 0], L_0x7f987df430b0, L_0x7f987df43c20;
L_0x7f987df43d40 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd752a0;
S_0x7f987f05d310 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7f987f05e8e0;
 .timescale 0 0;
v0x7f987f094620_0 .var/2s "i", 31 0;
S_0x7f987df2d2c0 .scope module, "ALU" "alu" 4 347, 5 1 0, S_0x7f987f05e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7f987df2d580_0 .net "alu_control", 3 0, v0x7f987df2f560_0;  1 drivers
v0x7f987df2d640_0 .var "divmult_out", 63 0;
v0x7f987df2d6f0_0 .net "high", 0 31, L_0x7f987df44460;  alias, 1 drivers
v0x7f987df2d7b0_0 .net "low", 0 31, L_0x7f987df43ac0;  alias, 1 drivers
v0x7f987df2d860_0 .net "op1", 31 0, L_0x7f987df40be0;  alias, 1 drivers
v0x7f987df2d950_0 .net "op2", 31 0, L_0x7f987df43640;  alias, 1 drivers
v0x7f987df2da00_0 .var "out", 0 31;
E_0x7f987df2d520 .event edge, v0x7f987df2d580_0, v0x7f987df2d860_0, v0x7f987df2d950_0;
L_0x7f987df43ac0 .part v0x7f987df2d640_0, 0, 32;
L_0x7f987df44460 .part v0x7f987df2d640_0, 32, 32;
S_0x7f987df2db40 .scope module, "ls" "loadstore" 4 350, 6 1 0, S_0x7f987f05e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7f987f0358d0 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7f987df45c30 .functor BUFZ 32, v0x7f987df2ec80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f987df2df40_0 .net "OP", 5 0, L_0x7f987f0a2610;  alias, 1 drivers
v0x7f987df2e000_0 .net *"_ivl_1", 0 0, L_0x7f987df44580;  1 drivers
v0x7f987df2e0b0_0 .net *"_ivl_11", 29 0, L_0x7f987df44cf0;  1 drivers
L_0x7f987dd752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f987df2e170_0 .net/2u *"_ivl_12", 1 0, L_0x7f987dd752e8;  1 drivers
v0x7f987df2e220_0 .net *"_ivl_2", 15 0, L_0x7f987df44620;  1 drivers
v0x7f987df2e310_0 .net *"_ivl_4", 31 0, L_0x7f987df44810;  1 drivers
v0x7f987df2e3c0_0 .net "address", 31 0, L_0x7f987df44750;  1 drivers
v0x7f987df2e470_0 .net "astart", 15 0, L_0x7f987df3cfa0;  alias, 1 drivers
v0x7f987df2e520_0 .net "byte0", 7 0, L_0x7f987df450b0;  1 drivers
v0x7f987df2e630_0 .net "byte1", 7 0, L_0x7f987df45150;  1 drivers
v0x7f987df2e6e0_0 .net "byte2", 7 0, L_0x7f987df451f0;  1 drivers
v0x7f987df2e790_0 .net "byte3", 7 0, L_0x7f987df45290;  1 drivers
v0x7f987df2e840_0 .net "byte_enable", 1 0, L_0x7f987df44c10;  1 drivers
v0x7f987df2e8f0_0 .net "clk", 0 0, v0x7f987f09a630_0;  alias, 1 drivers
v0x7f987df2e990_0 .net "data", 31 0, L_0x7f987df45c30;  alias, 1 drivers
v0x7f987df2ea40_0 .net "data_address", 31 0, L_0x7f987df44d90;  alias, 1 drivers
v0x7f987df2eaf0_0 .var "data_prev", 31 0;
v0x7f987df2ec80_0 .var "data_temp", 31 0;
v0x7f987df2ed10_0 .net "op_1", 31 0, L_0x7f987df40be0;  alias, 1 drivers
v0x7f987df2edd0_0 .net "op_2", 31 0, L_0x7f987df43640;  alias, 1 drivers
v0x7f987df2ee60_0 .net "op_2_b0", 7 0, L_0x7f987df45490;  1 drivers
v0x7f987df2eef0_0 .net "op_2_b1", 7 0, L_0x7f987df455b0;  1 drivers
v0x7f987df2ef80_0 .net "op_2_b2", 7 0, L_0x7f987df456c0;  1 drivers
v0x7f987df2f010_0 .net "op_2_b3", 7 0, L_0x7f987df45760;  1 drivers
v0x7f987df2f0b0_0 .net "read_data", 31 0, L_0x7f987f0a1190;  alias, 1 drivers
v0x7f987df2f160_0 .net "sign0", 0 0, L_0x7f987df45880;  1 drivers
v0x7f987df2f200_0 .net "sign1", 0 0, L_0x7f987df45920;  1 drivers
v0x7f987df2f2a0_0 .net "sign2", 0 0, L_0x7f987df45a50;  1 drivers
v0x7f987df2f340_0 .net "sign3", 0 0, L_0x7f987df45af0;  1 drivers
v0x7f987df2f3e0_0 .net "stall", 0 0, v0x7f987df389a0_0;  1 drivers
E_0x7f987df1a920/0 .event edge, v0x7f987df2df40_0, v0x7f987df2f010_0, v0x7f987df2ef80_0, v0x7f987df2eef0_0;
E_0x7f987df1a920/1 .event edge, v0x7f987df2ee60_0, v0x7f987df2f3e0_0, v0x7f987df2e840_0, v0x7f987df2e790_0;
E_0x7f987df1a920/2 .event edge, v0x7f987df2e6e0_0, v0x7f987df2e630_0, v0x7f987df2e520_0, v0x7f987df2eaf0_0;
E_0x7f987df1a920 .event/or E_0x7f987df1a920/0, E_0x7f987df1a920/1, E_0x7f987df1a920/2;
E_0x7f987df2de90/0 .event edge, v0x7f987df2df40_0, v0x7f987df2e840_0, v0x7f987df2e520_0, v0x7f987df2e630_0;
E_0x7f987df2de90/1 .event edge, v0x7f987df2e6e0_0, v0x7f987df2e790_0, v0x7f987df2f010_0, v0x7f987df2ef80_0;
E_0x7f987df2de90/2 .event edge, v0x7f987df2eef0_0, v0x7f987df2f160_0, v0x7f987df2f200_0, v0x7f987df2f2a0_0;
E_0x7f987df2de90/3 .event edge, v0x7f987df2f340_0, v0x7f987df2ee60_0;
E_0x7f987df2de90 .event/or E_0x7f987df2de90/0, E_0x7f987df2de90/1, E_0x7f987df2de90/2, E_0x7f987df2de90/3;
L_0x7f987df44580 .part L_0x7f987df3cfa0, 15, 1;
LS_0x7f987df44620_0_0 .concat [ 1 1 1 1], L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580;
LS_0x7f987df44620_0_4 .concat [ 1 1 1 1], L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580;
LS_0x7f987df44620_0_8 .concat [ 1 1 1 1], L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580;
LS_0x7f987df44620_0_12 .concat [ 1 1 1 1], L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580, L_0x7f987df44580;
L_0x7f987df44620 .concat [ 4 4 4 4], LS_0x7f987df44620_0_0, LS_0x7f987df44620_0_4, LS_0x7f987df44620_0_8, LS_0x7f987df44620_0_12;
L_0x7f987df44810 .concat [ 16 16 0 0], L_0x7f987df3cfa0, L_0x7f987df44620;
L_0x7f987df44750 .arith/sum 32, L_0x7f987df40be0, L_0x7f987df44810;
L_0x7f987df44c10 .part L_0x7f987df44750, 0, 2;
L_0x7f987df44cf0 .part L_0x7f987df44750, 2, 30;
L_0x7f987df44d90 .concat [ 2 30 0 0], L_0x7f987dd752e8, L_0x7f987df44cf0;
L_0x7f987df450b0 .part L_0x7f987f0a1190, 0, 8;
L_0x7f987df45150 .part L_0x7f987f0a1190, 8, 8;
L_0x7f987df451f0 .part L_0x7f987f0a1190, 16, 8;
L_0x7f987df45290 .part L_0x7f987f0a1190, 24, 8;
L_0x7f987df45490 .part L_0x7f987df43640, 24, 8;
L_0x7f987df455b0 .part L_0x7f987df43640, 16, 8;
L_0x7f987df456c0 .part L_0x7f987df43640, 8, 8;
L_0x7f987df45760 .part L_0x7f987df43640, 0, 8;
L_0x7f987df45880 .part L_0x7f987df450b0, 7, 1;
L_0x7f987df45920 .part L_0x7f987df45150, 7, 1;
L_0x7f987df45a50 .part L_0x7f987df451f0, 7, 1;
L_0x7f987df45af0 .part L_0x7f987df45290, 7, 1;
S_0x7f987df38e00 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7f987f07da00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7f987df38fd0 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/sb_4_instructions.mem";
v0x7f987df390d0 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7f987df39170 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7f987df39210_0 .net *"_ivl_10", 7 0, L_0x7f987f09b110;  1 drivers
L_0x7f987dd73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df392d0_0 .net *"_ivl_101", 0 0, L_0x7f987dd73560;  1 drivers
L_0x7f987dd735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f987df39380_0 .net/2u *"_ivl_102", 32 0, L_0x7f987dd735a8;  1 drivers
v0x7f987df39470_0 .net *"_ivl_104", 32 0, L_0x7f987f09ccd0;  1 drivers
L_0x7f987dd735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f987df39520_0 .net/2u *"_ivl_106", 32 0, L_0x7f987dd735f0;  1 drivers
v0x7f987df395d0_0 .net *"_ivl_108", 32 0, L_0x7f987f09d1f0;  1 drivers
v0x7f987df39680_0 .net *"_ivl_110", 7 0, L_0x7f987f09d2f0;  1 drivers
v0x7f987df39790_0 .net *"_ivl_115", 32 0, L_0x7f987f09d5b0;  1 drivers
L_0x7f987dd73638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df39840_0 .net *"_ivl_118", 0 0, L_0x7f987dd73638;  1 drivers
L_0x7f987dd73680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df398f0_0 .net/2u *"_ivl_119", 32 0, L_0x7f987dd73680;  1 drivers
v0x7f987df399a0_0 .net *"_ivl_12", 32 0, L_0x7f987f09b1d0;  1 drivers
v0x7f987df39a50_0 .net *"_ivl_121", 0 0, L_0x7f987f09d3d0;  1 drivers
v0x7f987df39af0_0 .net *"_ivl_123", 7 0, L_0x7f987f09d7e0;  1 drivers
v0x7f987df39ba0_0 .net *"_ivl_125", 32 0, L_0x7f987f09d650;  1 drivers
L_0x7f987dd736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df39c50_0 .net *"_ivl_128", 0 0, L_0x7f987dd736c8;  1 drivers
L_0x7f987dd73710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f987df39de0_0 .net/2u *"_ivl_129", 32 0, L_0x7f987dd73710;  1 drivers
v0x7f987df39e70_0 .net *"_ivl_131", 32 0, L_0x7f987f09d9a0;  1 drivers
L_0x7f987dd73758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df39f20_0 .net/2u *"_ivl_133", 32 0, L_0x7f987dd73758;  1 drivers
v0x7f987df39fd0_0 .net *"_ivl_135", 32 0, L_0x7f987f09d880;  1 drivers
v0x7f987df3a080_0 .net *"_ivl_137", 7 0, L_0x7f987f09dc50;  1 drivers
v0x7f987df3a130_0 .net *"_ivl_139", 32 0, L_0x7f987f09dae0;  1 drivers
L_0x7f987dd737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3a1e0_0 .net *"_ivl_142", 0 0, L_0x7f987dd737a0;  1 drivers
L_0x7f987dd737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f987df3a290_0 .net/2u *"_ivl_143", 32 0, L_0x7f987dd737e8;  1 drivers
v0x7f987df3a340_0 .net *"_ivl_145", 32 0, L_0x7f987f09de30;  1 drivers
L_0x7f987dd73830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3a3f0_0 .net/2u *"_ivl_147", 32 0, L_0x7f987dd73830;  1 drivers
v0x7f987df3a4a0_0 .net *"_ivl_149", 32 0, L_0x7f987f09dcf0;  1 drivers
L_0x7f987dd73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3a550_0 .net *"_ivl_15", 0 0, L_0x7f987dd73098;  1 drivers
v0x7f987df3a600_0 .net *"_ivl_151", 7 0, L_0x7f987f09e0c0;  1 drivers
L_0x7f987dd730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3a6b0_0 .net/2u *"_ivl_16", 32 0, L_0x7f987dd730e0;  1 drivers
v0x7f987df3a760_0 .net *"_ivl_18", 32 0, L_0x7f987f09b370;  1 drivers
v0x7f987df3a810_0 .net *"_ivl_2", 32 0, L_0x7f987f09ae30;  1 drivers
v0x7f987df39d00_0 .net *"_ivl_20", 7 0, L_0x7f987f09b4f0;  1 drivers
v0x7f987df3aaa0_0 .net *"_ivl_22", 32 0, L_0x7f987f09b590;  1 drivers
L_0x7f987dd73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3ab30_0 .net *"_ivl_25", 0 0, L_0x7f987dd73128;  1 drivers
L_0x7f987dd73170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3abd0_0 .net/2u *"_ivl_26", 32 0, L_0x7f987dd73170;  1 drivers
v0x7f987df3ac80_0 .net *"_ivl_28", 32 0, L_0x7f987f09b710;  1 drivers
v0x7f987df3ad30_0 .net *"_ivl_30", 7 0, L_0x7f987f09b890;  1 drivers
v0x7f987df3ade0_0 .net *"_ivl_34", 32 0, L_0x7f987f09b9c0;  1 drivers
L_0x7f987dd731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3ae90_0 .net *"_ivl_37", 0 0, L_0x7f987dd731b8;  1 drivers
L_0x7f987dd73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3af40_0 .net/2u *"_ivl_38", 32 0, L_0x7f987dd73200;  1 drivers
v0x7f987df3aff0_0 .net *"_ivl_40", 0 0, L_0x7f987f09baa0;  1 drivers
v0x7f987df3b090_0 .net *"_ivl_42", 7 0, L_0x7f987f09bc20;  1 drivers
v0x7f987df3b140_0 .net *"_ivl_44", 32 0, L_0x7f987f09bcc0;  1 drivers
L_0x7f987dd73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3b1f0_0 .net *"_ivl_47", 0 0, L_0x7f987dd73248;  1 drivers
L_0x7f987dd73290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f987df3b2a0_0 .net/2u *"_ivl_48", 32 0, L_0x7f987dd73290;  1 drivers
L_0x7f987dd73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3b350_0 .net *"_ivl_5", 0 0, L_0x7f987dd73008;  1 drivers
v0x7f987df3b400_0 .net *"_ivl_50", 32 0, L_0x7f987f09be70;  1 drivers
L_0x7f987dd732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3b4b0_0 .net/2u *"_ivl_52", 32 0, L_0x7f987dd732d8;  1 drivers
v0x7f987df3b560_0 .net *"_ivl_54", 32 0, L_0x7f987f09bf50;  1 drivers
v0x7f987df3b610_0 .net *"_ivl_56", 7 0, L_0x7f987f09c150;  1 drivers
v0x7f987df3b6c0_0 .net *"_ivl_58", 32 0, L_0x7f987f09c1f0;  1 drivers
L_0x7f987dd73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3b770_0 .net/2u *"_ivl_6", 32 0, L_0x7f987dd73050;  1 drivers
L_0x7f987dd73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3b820_0 .net *"_ivl_61", 0 0, L_0x7f987dd73320;  1 drivers
L_0x7f987dd73368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f987df3b8d0_0 .net/2u *"_ivl_62", 32 0, L_0x7f987dd73368;  1 drivers
v0x7f987df3b980_0 .net *"_ivl_64", 32 0, L_0x7f987f09c420;  1 drivers
L_0x7f987dd733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3ba30_0 .net/2u *"_ivl_66", 32 0, L_0x7f987dd733b0;  1 drivers
v0x7f987df3bae0_0 .net *"_ivl_68", 32 0, L_0x7f987f09c4c0;  1 drivers
v0x7f987df3bb90_0 .net *"_ivl_70", 7 0, L_0x7f987f09c640;  1 drivers
v0x7f987df3bc40_0 .net *"_ivl_74", 32 0, L_0x7f987f09c720;  1 drivers
L_0x7f987dd733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3bcf0_0 .net *"_ivl_77", 0 0, L_0x7f987dd733f8;  1 drivers
L_0x7f987dd73440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3bda0_0 .net/2u *"_ivl_78", 32 0, L_0x7f987dd73440;  1 drivers
v0x7f987df3be50_0 .net *"_ivl_8", 0 0, L_0x7f987f09afd0;  1 drivers
v0x7f987df3bef0_0 .net *"_ivl_80", 0 0, L_0x7f987f09c5a0;  1 drivers
v0x7f987df3a8b0_0 .net *"_ivl_82", 7 0, L_0x7f987f09c930;  1 drivers
v0x7f987df3a960_0 .net *"_ivl_84", 32 0, L_0x7f987f09ca90;  1 drivers
L_0x7f987dd73488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987df3aa10_0 .net *"_ivl_87", 0 0, L_0x7f987dd73488;  1 drivers
L_0x7f987dd734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f987df3bfa0_0 .net/2u *"_ivl_88", 32 0, L_0x7f987dd734d0;  1 drivers
v0x7f987df3c050_0 .net *"_ivl_90", 32 0, L_0x7f987f09c7c0;  1 drivers
L_0x7f987dd73518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987df3c100_0 .net/2u *"_ivl_92", 32 0, L_0x7f987dd73518;  1 drivers
v0x7f987df3c1b0_0 .net *"_ivl_94", 32 0, L_0x7f987f09cda0;  1 drivers
v0x7f987df3c260_0 .net *"_ivl_96", 7 0, L_0x7f987f09ce40;  1 drivers
v0x7f987df3c310_0 .net *"_ivl_98", 32 0, L_0x7f987f09cfc0;  1 drivers
v0x7f987df3c3c0_0 .net "addr", 31 0, v0x7f987df37720_0;  alias, 1 drivers
v0x7f987df3c480_0 .net "instruction", 31 0, L_0x7f987f09d490;  alias, 1 drivers
L_0x7f987f09ae30 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73008;
L_0x7f987f09afd0 .cmp/ge 33, L_0x7f987f09ae30, L_0x7f987dd73050;
L_0x7f987f09b110 .array/port v0x7f987df39170, L_0x7f987f09b370;
L_0x7f987f09b1d0 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73098;
L_0x7f987f09b370 .arith/sub 33, L_0x7f987f09b1d0, L_0x7f987dd730e0;
L_0x7f987f09b4f0 .array/port v0x7f987df390d0, L_0x7f987f09b710;
L_0x7f987f09b590 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73128;
L_0x7f987f09b710 .arith/sub 33, L_0x7f987f09b590, L_0x7f987dd73170;
L_0x7f987f09b890 .functor MUXZ 8, L_0x7f987f09b4f0, L_0x7f987f09b110, L_0x7f987f09afd0, C4<>;
L_0x7f987f09b9c0 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd731b8;
L_0x7f987f09baa0 .cmp/ge 33, L_0x7f987f09b9c0, L_0x7f987dd73200;
L_0x7f987f09bc20 .array/port v0x7f987df39170, L_0x7f987f09bf50;
L_0x7f987f09bcc0 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73248;
L_0x7f987f09be70 .arith/sum 33, L_0x7f987f09bcc0, L_0x7f987dd73290;
L_0x7f987f09bf50 .arith/sub 33, L_0x7f987f09be70, L_0x7f987dd732d8;
L_0x7f987f09c150 .array/port v0x7f987df390d0, L_0x7f987f09c4c0;
L_0x7f987f09c1f0 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73320;
L_0x7f987f09c420 .arith/sum 33, L_0x7f987f09c1f0, L_0x7f987dd73368;
L_0x7f987f09c4c0 .arith/sub 33, L_0x7f987f09c420, L_0x7f987dd733b0;
L_0x7f987f09c640 .functor MUXZ 8, L_0x7f987f09c150, L_0x7f987f09bc20, L_0x7f987f09baa0, C4<>;
L_0x7f987f09c720 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd733f8;
L_0x7f987f09c5a0 .cmp/ge 33, L_0x7f987f09c720, L_0x7f987dd73440;
L_0x7f987f09c930 .array/port v0x7f987df39170, L_0x7f987f09cda0;
L_0x7f987f09ca90 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73488;
L_0x7f987f09c7c0 .arith/sum 33, L_0x7f987f09ca90, L_0x7f987dd734d0;
L_0x7f987f09cda0 .arith/sub 33, L_0x7f987f09c7c0, L_0x7f987dd73518;
L_0x7f987f09ce40 .array/port v0x7f987df390d0, L_0x7f987f09d1f0;
L_0x7f987f09cfc0 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73560;
L_0x7f987f09ccd0 .arith/sum 33, L_0x7f987f09cfc0, L_0x7f987dd735a8;
L_0x7f987f09d1f0 .arith/sub 33, L_0x7f987f09ccd0, L_0x7f987dd735f0;
L_0x7f987f09d2f0 .functor MUXZ 8, L_0x7f987f09ce40, L_0x7f987f09c930, L_0x7f987f09c5a0, C4<>;
L_0x7f987f09d490 .concat8 [ 8 8 8 8], L_0x7f987f09b890, L_0x7f987f09c640, L_0x7f987f09d2f0, L_0x7f987f09e0c0;
L_0x7f987f09d5b0 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd73638;
L_0x7f987f09d3d0 .cmp/ge 33, L_0x7f987f09d5b0, L_0x7f987dd73680;
L_0x7f987f09d7e0 .array/port v0x7f987df39170, L_0x7f987f09d880;
L_0x7f987f09d650 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd736c8;
L_0x7f987f09d9a0 .arith/sum 33, L_0x7f987f09d650, L_0x7f987dd73710;
L_0x7f987f09d880 .arith/sub 33, L_0x7f987f09d9a0, L_0x7f987dd73758;
L_0x7f987f09dc50 .array/port v0x7f987df390d0, L_0x7f987f09dcf0;
L_0x7f987f09dae0 .concat [ 32 1 0 0], v0x7f987df37720_0, L_0x7f987dd737a0;
L_0x7f987f09de30 .arith/sum 33, L_0x7f987f09dae0, L_0x7f987dd737e8;
L_0x7f987f09dcf0 .arith/sub 33, L_0x7f987f09de30, L_0x7f987dd73830;
L_0x7f987f09e0c0 .functor MUXZ 8, L_0x7f987f09dc50, L_0x7f987f09d7e0, L_0x7f987f09d3d0, C4<>;
S_0x7f987df3c510 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7f987f07da00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7f987df3c6d0 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_sb_4.mem";
L_0x7f987f09e010 .functor AND 1, v0x7f987df371d0_0, L_0x7f987f09e5c0, C4<1>, C4<1>;
L_0x7f987f09f610 .functor AND 1, v0x7f987df371d0_0, L_0x7f987f09f460, C4<1>, C4<1>;
L_0x7f987f0a0500 .functor AND 1, v0x7f987df371d0_0, L_0x7f987f0a0370, C4<1>, C4<1>;
L_0x7f987f0a1010 .functor AND 1, v0x7f987df371d0_0, L_0x7f987f0a0f70, C4<1>, C4<1>;
v0x7f987df3c890 .array "RAM", 1000 0, 7 0;
v0x7f987df3c930 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7f987df3c9d0_0 .net *"_ivl_101", 0 0, L_0x7f987f0a0500;  1 drivers
v0x7f987f0965f0_0 .net *"_ivl_102", 32 0, L_0x7f987f09fcb0;  1 drivers
L_0x7f987dd73cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f096680_0 .net *"_ivl_105", 0 0, L_0x7f987dd73cf8;  1 drivers
L_0x7f987dd73d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f096710_0 .net/2u *"_ivl_106", 32 0, L_0x7f987dd73d40;  1 drivers
v0x7f987f0967c0_0 .net *"_ivl_108", 0 0, L_0x7f987f0a05b0;  1 drivers
v0x7f987f096860_0 .net *"_ivl_11", 0 0, L_0x7f987f09e5c0;  1 drivers
v0x7f987f096900_0 .net *"_ivl_110", 7 0, L_0x7f987f0a07d0;  1 drivers
v0x7f987f096a30_0 .net *"_ivl_112", 32 0, L_0x7f987f0a0410;  1 drivers
L_0x7f987dd73d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f096ae0_0 .net *"_ivl_115", 0 0, L_0x7f987dd73d88;  1 drivers
L_0x7f987dd73dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f987f096b90_0 .net/2u *"_ivl_116", 32 0, L_0x7f987dd73dd0;  1 drivers
v0x7f987f096c40_0 .net *"_ivl_118", 32 0, L_0x7f987f0a0710;  1 drivers
v0x7f987f096cf0_0 .net *"_ivl_120", 7 0, L_0x7f987f0a0a60;  1 drivers
v0x7f987f096da0_0 .net *"_ivl_122", 32 0, L_0x7f987f0a0870;  1 drivers
L_0x7f987dd73e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f096e50_0 .net *"_ivl_125", 0 0, L_0x7f987dd73e18;  1 drivers
L_0x7f987dd73e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f987f096f00_0 .net/2u *"_ivl_126", 32 0, L_0x7f987dd73e60;  1 drivers
v0x7f987f097090_0 .net *"_ivl_128", 32 0, L_0x7f987f0a0c20;  1 drivers
v0x7f987f097120_0 .net *"_ivl_13", 0 0, L_0x7f987f09e010;  1 drivers
L_0x7f987dd73ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f0971c0_0 .net/2u *"_ivl_130", 32 0, L_0x7f987dd73ea8;  1 drivers
v0x7f987f097270_0 .net *"_ivl_132", 32 0, L_0x7f987f0a0b00;  1 drivers
v0x7f987f097320_0 .net *"_ivl_134", 7 0, L_0x7f987f0a0ed0;  1 drivers
L_0x7f987dd73ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f0973d0_0 .net/2u *"_ivl_136", 7 0, L_0x7f987dd73ef0;  1 drivers
v0x7f987f097480_0 .net *"_ivl_138", 7 0, L_0x7f987f0a10b0;  1 drivers
v0x7f987f097530_0 .net *"_ivl_14", 32 0, L_0x7f987f09e660;  1 drivers
v0x7f987f0975e0_0 .net *"_ivl_144", 0 0, L_0x7f987f0a0f70;  1 drivers
v0x7f987f097680_0 .net *"_ivl_146", 0 0, L_0x7f987f0a1010;  1 drivers
v0x7f987f097720_0 .net *"_ivl_147", 32 0, L_0x7f987f0a14c0;  1 drivers
L_0x7f987dd73f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f0977d0_0 .net *"_ivl_150", 0 0, L_0x7f987dd73f38;  1 drivers
L_0x7f987dd73f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f097880_0 .net/2u *"_ivl_151", 32 0, L_0x7f987dd73f80;  1 drivers
v0x7f987f097930_0 .net *"_ivl_153", 0 0, L_0x7f987f0a1370;  1 drivers
v0x7f987f0979d0_0 .net *"_ivl_155", 7 0, L_0x7f987f0a1700;  1 drivers
v0x7f987f097a80_0 .net *"_ivl_157", 32 0, L_0x7f987f0a1560;  1 drivers
L_0x7f987dd73fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f096fb0_0 .net *"_ivl_160", 0 0, L_0x7f987dd73fc8;  1 drivers
L_0x7f987dd74010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f987f097d10_0 .net/2u *"_ivl_161", 32 0, L_0x7f987dd74010;  1 drivers
v0x7f987f097da0_0 .net *"_ivl_163", 32 0, L_0x7f987f0a1910;  1 drivers
v0x7f987f097e40_0 .net *"_ivl_165", 7 0, L_0x7f987f0a17a0;  1 drivers
v0x7f987f097ef0_0 .net *"_ivl_167", 32 0, L_0x7f987f0a1840;  1 drivers
L_0x7f987dd73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f097fa0_0 .net *"_ivl_17", 0 0, L_0x7f987dd73878;  1 drivers
L_0x7f987dd74058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f098050_0 .net *"_ivl_170", 0 0, L_0x7f987dd74058;  1 drivers
L_0x7f987dd740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f987f098100_0 .net/2u *"_ivl_171", 32 0, L_0x7f987dd740a0;  1 drivers
v0x7f987f0981b0_0 .net *"_ivl_173", 32 0, L_0x7f987f0a1bc0;  1 drivers
L_0x7f987dd740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f098260_0 .net/2u *"_ivl_175", 32 0, L_0x7f987dd740e8;  1 drivers
v0x7f987f098310_0 .net *"_ivl_177", 32 0, L_0x7f987f0a1d20;  1 drivers
v0x7f987f0983c0_0 .net *"_ivl_179", 7 0, L_0x7f987f0a19f0;  1 drivers
L_0x7f987dd738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f098470_0 .net/2u *"_ivl_18", 32 0, L_0x7f987dd738c0;  1 drivers
L_0x7f987dd74130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f098520_0 .net/2u *"_ivl_181", 7 0, L_0x7f987dd74130;  1 drivers
v0x7f987f0985d0_0 .net *"_ivl_183", 7 0, L_0x7f987f0a2040;  1 drivers
v0x7f987f098680_0 .net *"_ivl_20", 0 0, L_0x7f987f09e780;  1 drivers
v0x7f987f098720_0 .net *"_ivl_22", 7 0, L_0x7f987f09e8e0;  1 drivers
v0x7f987f0987d0_0 .net *"_ivl_24", 32 0, L_0x7f987f09e980;  1 drivers
L_0x7f987dd73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f098880_0 .net *"_ivl_27", 0 0, L_0x7f987dd73908;  1 drivers
L_0x7f987dd73950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f098930_0 .net/2u *"_ivl_28", 32 0, L_0x7f987dd73950;  1 drivers
v0x7f987f0989e0_0 .net *"_ivl_30", 32 0, L_0x7f987f09cb70;  1 drivers
v0x7f987f098a90_0 .net *"_ivl_32", 7 0, L_0x7f987f09ecf0;  1 drivers
v0x7f987f098b40_0 .net *"_ivl_34", 32 0, L_0x7f987f09edf0;  1 drivers
L_0x7f987dd73998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f098bf0_0 .net *"_ivl_37", 0 0, L_0x7f987dd73998;  1 drivers
L_0x7f987dd739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f098ca0_0 .net/2u *"_ivl_38", 32 0, L_0x7f987dd739e0;  1 drivers
v0x7f987f098d50_0 .net *"_ivl_40", 32 0, L_0x7f987f09eed0;  1 drivers
L_0x7f987dd73a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f098e00_0 .net/2u *"_ivl_42", 32 0, L_0x7f987dd73a28;  1 drivers
v0x7f987f098eb0_0 .net *"_ivl_44", 32 0, L_0x7f987f09f080;  1 drivers
v0x7f987f098f60_0 .net *"_ivl_46", 7 0, L_0x7f987f09f1a0;  1 drivers
L_0x7f987dd73a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f099010_0 .net/2u *"_ivl_48", 7 0, L_0x7f987dd73a70;  1 drivers
v0x7f987f0990c0_0 .net *"_ivl_50", 7 0, L_0x7f987f09f300;  1 drivers
v0x7f987f099170_0 .net *"_ivl_55", 0 0, L_0x7f987f09f460;  1 drivers
v0x7f987f097b20_0 .net *"_ivl_57", 0 0, L_0x7f987f09f610;  1 drivers
v0x7f987f097bc0_0 .net *"_ivl_58", 32 0, L_0x7f987f09f680;  1 drivers
L_0x7f987dd73ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f097c70_0 .net *"_ivl_61", 0 0, L_0x7f987dd73ab8;  1 drivers
L_0x7f987dd73b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f099210_0 .net/2u *"_ivl_62", 32 0, L_0x7f987dd73b00;  1 drivers
v0x7f987f0992c0_0 .net *"_ivl_64", 0 0, L_0x7f987f09f720;  1 drivers
v0x7f987f099360_0 .net *"_ivl_66", 7 0, L_0x7f987f09f8e0;  1 drivers
v0x7f987f099410_0 .net *"_ivl_68", 32 0, L_0x7f987f09f980;  1 drivers
L_0x7f987dd73b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f0994c0_0 .net *"_ivl_71", 0 0, L_0x7f987dd73b48;  1 drivers
L_0x7f987dd73b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f987f099570_0 .net/2u *"_ivl_72", 32 0, L_0x7f987dd73b90;  1 drivers
v0x7f987f099620_0 .net *"_ivl_74", 32 0, L_0x7f987f09f840;  1 drivers
v0x7f987f0996d0_0 .net *"_ivl_76", 7 0, L_0x7f987f09fc10;  1 drivers
v0x7f987f099780_0 .net *"_ivl_78", 32 0, L_0x7f987f09fb20;  1 drivers
L_0x7f987dd73bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f987f099830_0 .net *"_ivl_81", 0 0, L_0x7f987dd73bd8;  1 drivers
L_0x7f987dd73c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f987f0998e0_0 .net/2u *"_ivl_82", 32 0, L_0x7f987dd73c20;  1 drivers
v0x7f987f099990_0 .net *"_ivl_84", 32 0, L_0x7f987f09fdd0;  1 drivers
L_0x7f987dd73c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f099a40_0 .net/2u *"_ivl_86", 32 0, L_0x7f987dd73c68;  1 drivers
v0x7f987f099af0_0 .net *"_ivl_88", 32 0, L_0x7f987f09ff30;  1 drivers
v0x7f987f099ba0_0 .net *"_ivl_90", 7 0, L_0x7f987f0a00b0;  1 drivers
L_0x7f987dd73cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f987f099c50_0 .net/2u *"_ivl_92", 7 0, L_0x7f987dd73cb0;  1 drivers
v0x7f987f099d00_0 .net *"_ivl_94", 7 0, L_0x7f987f0a0210;  1 drivers
v0x7f987f099db0_0 .net *"_ivl_99", 0 0, L_0x7f987f0a0370;  1 drivers
v0x7f987f099e50_0 .net "addr", 31 0, L_0x7f987df44d90;  alias, 1 drivers
v0x7f987f099f30_0 .net "byte0_in", 7 0, L_0x7f987f09e2c0;  1 drivers
v0x7f987f099fe0_0 .net "byte1_in", 7 0, L_0x7f987f09e360;  1 drivers
v0x7f987f09a090_0 .net "byte2_in", 7 0, L_0x7f987f09e480;  1 drivers
v0x7f987f09a140_0 .net "byte3_in", 7 0, L_0x7f987f09e520;  1 drivers
v0x7f987f09a1f0_0 .net "data_in", 31 0, v0x7f987df373b0_0;  alias, 1 drivers
v0x7f987f09a2b0_0 .net "data_out", 31 0, L_0x7f987f0a1190;  alias, 1 drivers
v0x7f987f09a390_0 .net "data_read", 0 0, v0x7f987df371d0_0;  alias, 1 drivers
v0x7f987f09a440_0 .net "data_write", 0 0, v0x7f987df37320_0;  alias, 1 drivers
E_0x7f987df3c820/0 .event edge, v0x7f987df371d0_0, v0x7f987df37320_0, v0x7f987df2ea40_0, v0x7f987f099f30_0;
E_0x7f987df3c820/1 .event edge, v0x7f987f099fe0_0, v0x7f987f09a090_0, v0x7f987f09a140_0;
E_0x7f987df3c820 .event/or E_0x7f987df3c820/0, E_0x7f987df3c820/1;
L_0x7f987f09e2c0 .part v0x7f987df373b0_0, 0, 8;
L_0x7f987f09e360 .part v0x7f987df373b0_0, 8, 8;
L_0x7f987f09e480 .part v0x7f987df373b0_0, 16, 8;
L_0x7f987f09e520 .part v0x7f987df373b0_0, 24, 8;
L_0x7f987f09e5c0 .reduce/nor v0x7f987df37320_0;
L_0x7f987f09e660 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73878;
L_0x7f987f09e780 .cmp/gt 33, L_0x7f987dd738c0, L_0x7f987f09e660;
L_0x7f987f09e8e0 .array/port v0x7f987df3c890, L_0x7f987f09cb70;
L_0x7f987f09e980 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73908;
L_0x7f987f09cb70 .arith/sum 33, L_0x7f987f09e980, L_0x7f987dd73950;
L_0x7f987f09ecf0 .array/port v0x7f987df3c930, L_0x7f987f09f080;
L_0x7f987f09edf0 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73998;
L_0x7f987f09eed0 .arith/sum 33, L_0x7f987f09edf0, L_0x7f987dd739e0;
L_0x7f987f09f080 .arith/sub 33, L_0x7f987f09eed0, L_0x7f987dd73a28;
L_0x7f987f09f1a0 .functor MUXZ 8, L_0x7f987f09ecf0, L_0x7f987f09e8e0, L_0x7f987f09e780, C4<>;
L_0x7f987f09f300 .functor MUXZ 8, L_0x7f987dd73a70, L_0x7f987f09f1a0, L_0x7f987f09e010, C4<>;
L_0x7f987f09f460 .reduce/nor v0x7f987df37320_0;
L_0x7f987f09f680 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73ab8;
L_0x7f987f09f720 .cmp/gt 33, L_0x7f987dd73b00, L_0x7f987f09f680;
L_0x7f987f09f8e0 .array/port v0x7f987df3c890, L_0x7f987f09f840;
L_0x7f987f09f980 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73b48;
L_0x7f987f09f840 .arith/sum 33, L_0x7f987f09f980, L_0x7f987dd73b90;
L_0x7f987f09fc10 .array/port v0x7f987df3c930, L_0x7f987f09ff30;
L_0x7f987f09fb20 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73bd8;
L_0x7f987f09fdd0 .arith/sum 33, L_0x7f987f09fb20, L_0x7f987dd73c20;
L_0x7f987f09ff30 .arith/sub 33, L_0x7f987f09fdd0, L_0x7f987dd73c68;
L_0x7f987f0a00b0 .functor MUXZ 8, L_0x7f987f09fc10, L_0x7f987f09f8e0, L_0x7f987f09f720, C4<>;
L_0x7f987f0a0210 .functor MUXZ 8, L_0x7f987dd73cb0, L_0x7f987f0a00b0, L_0x7f987f09f610, C4<>;
L_0x7f987f0a0370 .reduce/nor v0x7f987df37320_0;
L_0x7f987f09fcb0 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73cf8;
L_0x7f987f0a05b0 .cmp/gt 33, L_0x7f987dd73d40, L_0x7f987f09fcb0;
L_0x7f987f0a07d0 .array/port v0x7f987df3c890, L_0x7f987f0a0710;
L_0x7f987f0a0410 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73d88;
L_0x7f987f0a0710 .arith/sum 33, L_0x7f987f0a0410, L_0x7f987dd73dd0;
L_0x7f987f0a0a60 .array/port v0x7f987df3c930, L_0x7f987f0a0b00;
L_0x7f987f0a0870 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73e18;
L_0x7f987f0a0c20 .arith/sum 33, L_0x7f987f0a0870, L_0x7f987dd73e60;
L_0x7f987f0a0b00 .arith/sub 33, L_0x7f987f0a0c20, L_0x7f987dd73ea8;
L_0x7f987f0a0ed0 .functor MUXZ 8, L_0x7f987f0a0a60, L_0x7f987f0a07d0, L_0x7f987f0a05b0, C4<>;
L_0x7f987f0a10b0 .functor MUXZ 8, L_0x7f987dd73ef0, L_0x7f987f0a0ed0, L_0x7f987f0a0500, C4<>;
L_0x7f987f0a1190 .concat8 [ 8 8 8 8], L_0x7f987f09f300, L_0x7f987f0a0210, L_0x7f987f0a10b0, L_0x7f987f0a2040;
L_0x7f987f0a0f70 .reduce/nor v0x7f987df37320_0;
L_0x7f987f0a14c0 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73f38;
L_0x7f987f0a1370 .cmp/gt 33, L_0x7f987dd73f80, L_0x7f987f0a14c0;
L_0x7f987f0a1700 .array/port v0x7f987df3c890, L_0x7f987f0a1910;
L_0x7f987f0a1560 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd73fc8;
L_0x7f987f0a1910 .arith/sum 33, L_0x7f987f0a1560, L_0x7f987dd74010;
L_0x7f987f0a17a0 .array/port v0x7f987df3c930, L_0x7f987f0a1d20;
L_0x7f987f0a1840 .concat [ 32 1 0 0], L_0x7f987df44d90, L_0x7f987dd74058;
L_0x7f987f0a1bc0 .arith/sum 33, L_0x7f987f0a1840, L_0x7f987dd740a0;
L_0x7f987f0a1d20 .arith/sub 33, L_0x7f987f0a1bc0, L_0x7f987dd740e8;
L_0x7f987f0a19f0 .functor MUXZ 8, L_0x7f987f0a17a0, L_0x7f987f0a1700, L_0x7f987f0a1370, C4<>;
L_0x7f987f0a2040 .functor MUXZ 8, L_0x7f987dd74130, L_0x7f987f0a19f0, L_0x7f987f0a1010, C4<>;
    .scope S_0x7f987df38e00;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7f987df38fd0, v0x7f987df39170, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x7f987df390d0, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7f987df39170, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7f987df39170, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f987df3c510;
T_1 ;
Ewait_0 .event/or E_0x7f987df3c820, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7f987f09a390_0;
    %nor/r;
    %load/vec4 v0x7f987f09a440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7f987f099f30_0;
    %ix/getv 4, v0x7f987f099e50_0;
    %store/vec4a v0x7f987df3c890, 4, 0;
    %load/vec4 v0x7f987f099fe0_0;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f987df3c890, 4, 0;
    %load/vec4 v0x7f987f09a090_0;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f987df3c890, 4, 0;
    %load/vec4 v0x7f987f09a140_0;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f987df3c890, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f987f099f30_0;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f987df3c930, 4, 0;
    %load/vec4 v0x7f987f099fe0_0;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f987df3c930, 4, 0;
    %load/vec4 v0x7f987f09a090_0;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f987df3c930, 4, 0;
    %load/vec4 v0x7f987f09a140_0;
    %load/vec4 v0x7f987f099e50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f987df3c930, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f987df3c510;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7f987df3c6d0, v0x7f987df3c890, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f987df2d2c0;
T_3 ;
Ewait_1 .event/or E_0x7f987df2d520, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7f987df2d580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7f987df2d860_0;
    %pad/s 64;
    %load/vec4 v0x7f987df2d950_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7f987df2d640_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7f987df2d860_0;
    %pad/u 64;
    %load/vec4 v0x7f987df2d950_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7f987df2d640_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f987df2d640_0, 4, 32;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f987df2d640_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f987df2d640_0, 4, 32;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f987df2d640_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %add;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %and;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %or;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %xor;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7f987df2d950_0;
    %ix/getv 4, v0x7f987df2d860_0;
    %shiftl 4;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7f987df2d950_0;
    %ix/getv 4, v0x7f987df2d860_0;
    %shiftr 4;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7f987df2d950_0;
    %ix/getv 4, v0x7f987df2d860_0;
    %shiftr/s 4;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7f987df2d860_0;
    %load/vec4 v0x7f987df2d950_0;
    %sub;
    %store/vec4 v0x7f987df2da00_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f987df2db40;
T_4 ;
Ewait_2 .event/or E_0x7f987df2de90, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7f987df2df40_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7f987df2e840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7f987df2e520_0;
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7f987df2e630_0;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2f010_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7f987df2e6e0_0;
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2ef80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2f010_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7f987df2e790_0;
    %load/vec4 v0x7f987df2eef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2ef80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2f010_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7f987df2e840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7f987df2f160_0;
    %replicate 24;
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7f987df2f200_0;
    %replicate 24;
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7f987df2f2a0_0;
    %replicate 24;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7f987df2f340_0;
    %replicate 24;
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7f987df2e840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7f987df2e840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7f987df2ee60_0;
    %load/vec4 v0x7f987df2eef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2ef80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7f987df2ee60_0;
    %load/vec4 v0x7f987df2eef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7f987df2ee60_0;
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7f987df2e520_0;
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7f987df2e520_0;
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7f987df2f2a0_0;
    %replicate 16;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f987df2db40;
T_5 ;
Ewait_3 .event/or E_0x7f987df1a920, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7f987df2df40_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7f987df2f010_0;
    %load/vec4 v0x7f987df2ef80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2eef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2ee60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7f987df2f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f987df2e840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7f987df2e790_0;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2f010_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2eaf0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7f987df2e790_0;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2f010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2eaf0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7f987df2e790_0;
    %load/vec4 v0x7f987df2f010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2eaf0_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7f987df2f010_0;
    %load/vec4 v0x7f987df2e6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2eaf0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f987df2eaf0_0;
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f987df2f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7f987df2f010_0;
    %load/vec4 v0x7f987df2ef80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f987df2e520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2eaf0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7f987df2eaf0_0;
    %store/vec4 v0x7f987df2ec80_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f987f05e8e0;
T_6 ;
Ewait_4 .event/or E_0x7f987f03d3a0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f987df38700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7f987df375c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f987df37510_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f987df2f560_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f987df2fbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f987df2f560_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f987f05e8e0;
T_7 ;
Ewait_5 .event/or E_0x7f987f0911c0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df38a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7f987df389a0_0, 0, 1;
    %load/vec4 v0x7f987df38510_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df389a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f987df2faa0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7f987df371d0_0, 0, 1;
    %load/vec4 v0x7f987df38510_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df389a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7f987df37320_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f987f05e8e0;
T_8 ;
    %wait E_0x7f987f08c2f0;
    %load/vec4 v0x7f987df389a0_0;
    %assign/vec4 v0x7f987df38a50_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f987f05e8e0;
T_9 ;
Ewait_6 .event/or E_0x7f987f090b60, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7f987df2faa0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7f987df38ae0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7f987df370b0_0;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7f987df38ae0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7f987df370b0_0;
    %store/vec4 v0x7f987df373b0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7f987df37d90_0;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7f987df377d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7f987df37eb0_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f987df37eb0_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7f987df377d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7f987df36e40_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7f987df37510_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7f987df377d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7f987df37510_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7f987df37510_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7f987df2f6c0_0;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7f987df37510_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7f987df2f960_0;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7f987df37d90_0;
    %store/vec4 v0x7f987df383b0_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f987f05e8e0;
T_10 ;
    %wait E_0x7f987f08c2f0;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f987df2f630_0;
    %assign/vec4 v0x7f987df2f6c0_0, 0;
    %load/vec4 v0x7f987df2f8c0_0;
    %assign/vec4 v0x7f987df2f960_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f987df37bd0_0;
    %assign/vec4 v0x7f987df2f960_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7f987df37bd0_0;
    %assign/vec4 v0x7f987df2f6c0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f987f05e8e0;
T_11 ;
Ewait_7 .event/or E_0x7f987f090ca0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7f987df38510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7f987df2fc70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f987df37930_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f987df389a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f987df37720_0;
    %store/vec4 v0x7f987df2fc70_0, 0, 32;
    %load/vec4 v0x7f987df379d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f987df37930_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f987df37930_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7f987df37bd0_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7f987df2fd00_0;
    %load/vec4 v0x7f987df38b90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7f987df37a70_0, 0, 32;
    %load/vec4 v0x7f987df38840_0;
    %load/vec4 v0x7f987df388f0_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7f987df36f00_0, 0, 33;
    %load/vec4 v0x7f987df2fda0_0;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f987df2f7e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37eb0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37eb0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df2fa00_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f987df37eb0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37eb0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f987df2fa00_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37bd0_0;
    %load/vec4 v0x7f987df37cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f987df37bd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37bd0_0;
    %load/vec4 v0x7f987df37cb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f987df2faa0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7f987df37930_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f987f05e8e0;
T_12 ;
    %wait E_0x7f987f08c2f0;
    %load/vec4 v0x7f987df389a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7f987df37460_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7f987df2f7e0_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7f987df2fda0_0;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f987df37510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7f987df37a70_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7f987df36f00_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7f987df37460_0, 0;
    %load/vec4 v0x7f987df37930_0;
    %assign/vec4 v0x7f987df379d0_0, 0;
    %load/vec4 v0x7f987df379d0_0;
    %load/vec4 v0x7f987df389a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f987df38510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7f987df37460_0;
    %assign/vec4 v0x7f987df37720_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7f987df38510_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f987df389a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7f987df2fc70_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7f987df377d0_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7f987df37720_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f987f05e8e0;
T_13 ;
    %wait E_0x7f987f08c2f0;
    %load/vec4 v0x7f987df38510_0;
    %assign/vec4 v0x7f987df385b0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f987f05e8e0;
T_14 ;
    %wait E_0x7f987f08c2f0;
    %load/vec4 v0x7f987df38510_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7f987df37720_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7f987df36da0_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7f987df36da0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f987f05e8e0;
T_15 ;
    %wait E_0x7f987f08c2f0;
    %load/vec4 v0x7f987df38510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7f987f05d310;
    %jmp t_0;
    .scope S_0x7f987f05d310;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f987f094620_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7f987f094620_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f987f094620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f987df38010, 0, 4;
    %load/vec4 v0x7f987f094620_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f987f094620_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7f987f05e8e0;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f987df38c40_0;
    %load/vec4 v0x7f987df37020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7f987df383b0_0;
    %load/vec4 v0x7f987df37f60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f987df38010, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f987f07da00;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f987f09a630_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7f987f09a630_0;
    %nor/r;
    %store/vec4 v0x7f987f09a630_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7f987f07da00;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f987f07da00 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f987f09a6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f987f09ada0_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7f987f08c2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f987f09ada0_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f987f08c2f0;
    %load/vec4 v0x7f987f09a570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7f987f09ad10_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/alu.v";
    "rtl/loadstore.v";
    "test/ROM.v";
    "rtl/RAM.v";
