// Seed: 1435131068
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_0,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output uwire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = -1'b0;
  always @(posedge id_8 == -1 or posedge -1) begin : LABEL_0
    $unsigned(4);
    ;
  end
endmodule
module module_1 #(
    parameter id_18 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_17 = 1 ? -1 : 1 == 1;
  wire _id_18;
  wire id_19;
  wire [1 : -1] id_20;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_5,
      id_10,
      id_6,
      id_4,
      id_9,
      id_20,
      id_20,
      id_15,
      id_19,
      id_14,
      id_14,
      id_5,
      id_9,
      id_17,
      id_13,
      id_5,
      id_8,
      id_15,
      id_17,
      id_5,
      id_5,
      id_20,
      id_9
  );
  logic id_21;
  logic [1 'b0 : id_18] id_22;
endmodule : SymbolIdentifier
