* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 14 2023 16:45:31

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : arse.divseven.N_65_i_0
T_12_12_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

End 

Net : arse.divseven.counterZ0Z_1
T_13_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : arse.divseven.N_65_i_cascade_
T_12_12_wire_logic_cluster/lc_1/ltout
T_12_12_wire_logic_cluster/lc_2/in_2

End 

Net : arse.divseven.counterZ0Z_0
T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_2/in_3

End 

Net : arse.divseven.counterZ0Z_2
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g0_5
T_12_11_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_2/in_1

End 

Net : arse.divseven.sevenZ0
T_13_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_3

End 

Net : arse.divseven.doutZ0Z_1
T_11_12_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_41
T_8_8_sp4_h_l_10
T_4_8_sp4_h_l_1
T_3_4_sp4_v_t_43
T_0_4_span4_horz_13
T_0_4_lc_trk_g0_5
T_0_4_wire_io_cluster/io_0/D_OUT_1

T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : arse.divseven.doutZ0Z_0
T_12_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_40
T_9_8_sp4_h_l_11
T_5_8_sp4_h_l_7
T_4_4_sp4_v_t_37
T_0_4_span4_horz_0
T_0_4_lc_trk_g0_0
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : arse.arse.counterZ0Z_3
T_13_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_input_2_6
T_13_20_wire_logic_cluster/lc_6/in_2

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : arse.un1_counterlto4_0
T_14_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_7/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : arse.ddd.Q_RNOZ0
T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_16_22_lc_trk_g2_2
T_16_22_wire_logic_cluster/lc_3/cen

End 

Net : arse.arse.counterZ0Z_4
T_13_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_2/in_1

End 

Net : arse.arse.counterZ0Z_2
T_13_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : arse.arse.counterZ0Z_0
T_14_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_5/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_7/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_5/in_3

End 

Net : arse.un1_counterlt4
T_14_20_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_5/in_3

End 

Net : arse.arse.counterZ0Z_1
T_14_21_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : arse.diveight.counterZ0Z_2
T_31_24_wire_logic_cluster/lc_1/out
T_32_23_lc_trk_g2_1
T_32_23_wire_logic_cluster/lc_6/in_3

T_31_24_wire_logic_cluster/lc_1/out
T_32_24_lc_trk_g0_1
T_32_24_wire_logic_cluster/lc_4/in_1

T_31_24_wire_logic_cluster/lc_1/out
T_31_24_lc_trk_g0_1
T_31_24_input_2_1
T_31_24_wire_logic_cluster/lc_1/in_2

End 

Net : arse.diveight.doutZ0Z_1
T_32_24_wire_logic_cluster/lc_4/out
T_33_24_lc_trk_g0_4
T_33_24_wire_io_cluster/io_1/D_OUT_1

End 

Net : arse.clock_out_i
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_7/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_5/in_0

End 

Net : arse.divseven.un1_dout_2_sqmuxa_i_o2_0
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g3_7
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

End 

Net : arse.arse.un2_counter_c2
T_14_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_2/in_3

End 

Net : arse.divseven.N_10_cascade_
T_12_12_wire_logic_cluster/lc_4/ltout
T_12_12_wire_logic_cluster/lc_5/in_2

End 

Net : arse.divseven.N_6_cascade_
T_13_12_wire_logic_cluster/lc_6/ltout
T_13_12_wire_logic_cluster/lc_7/in_2

End 

Net : arse.divseven.counter_6_sqmuxa_0_a2_1_cascade_
T_13_12_wire_logic_cluster/lc_2/ltout
T_13_12_wire_logic_cluster/lc_3/in_2

End 

Net : arse.diveight.doutZ0Z_0
T_32_23_wire_logic_cluster/lc_6/out
T_33_24_lc_trk_g1_6
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : arse.diveight.counterZ0Z_0
T_31_24_wire_logic_cluster/lc_5/out
T_31_24_lc_trk_g1_5
T_31_24_wire_logic_cluster/lc_6/in_0

T_31_24_wire_logic_cluster/lc_5/out
T_31_24_lc_trk_g1_5
T_31_24_wire_logic_cluster/lc_1/in_1

T_31_24_wire_logic_cluster/lc_5/out
T_31_24_lc_trk_g1_5
T_31_24_wire_logic_cluster/lc_5/in_3

End 

Net : arse.diveight.counterZ0Z_1
T_31_24_wire_logic_cluster/lc_6/out
T_31_24_lc_trk_g3_6
T_31_24_wire_logic_cluster/lc_1/in_0

T_31_24_wire_logic_cluster/lc_6/out
T_31_24_lc_trk_g3_6
T_31_24_wire_logic_cluster/lc_6/in_3

End 

Net : apusync_c
T_33_23_wire_io_cluster/io_1/D_IN_0
T_33_23_span4_horz_4
T_32_23_sp4_v_t_47
T_32_25_lc_trk_g2_2
T_32_25_wire_logic_cluster/lc_3/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_27_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_16_23_lc_trk_g1_4
T_16_23_wire_logic_cluster/lc_0/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_27_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_18_23_sp4_h_l_5
T_17_19_sp4_v_t_40
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_2/in_3

End 

Net : CONSTANT_ONE_NET
T_14_6_wire_logic_cluster/lc_6/out
T_13_6_sp4_h_l_4
T_17_6_sp4_h_l_4
T_20_2_sp4_v_t_47
T_20_0_span4_vert_19
T_20_0_lc_trk_g0_3
T_16_0_wire_pll/RESET

T_14_6_wire_logic_cluster/lc_6/out
T_5_6_sp12_h_l_0
T_4_6_sp12_v_t_23
T_4_4_sp4_v_t_47
T_0_4_span4_horz_10
T_0_4_lc_trk_g1_2
T_0_4_wire_io_cluster/io_0/OUT_ENB

T_14_6_wire_logic_cluster/lc_6/out
T_5_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_18_sp12_v_t_23
T_16_30_sp12_v_t_23
T_16_33_lc_trk_g0_3
T_16_33_wire_io_cluster/io_1/D_OUT_0

T_14_6_wire_logic_cluster/lc_6/out
T_5_6_sp12_h_l_0
T_4_6_sp12_v_t_23
T_4_18_sp12_v_t_23
T_4_26_sp4_v_t_37
T_5_30_sp4_h_l_6
T_8_30_sp4_v_t_43
T_8_33_lc_trk_g0_3
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_14_6_wire_logic_cluster/lc_6/out
T_14_0_span12_vert_23
T_15_12_sp12_h_l_0
T_26_12_sp12_v_t_23
T_27_24_sp12_h_l_0
T_30_24_sp4_h_l_5
T_33_24_lc_trk_g0_0
T_33_24_wire_io_cluster/io_1/OUT_ENB

T_14_6_wire_logic_cluster/lc_6/out
T_5_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_18_sp12_v_t_23
T_17_30_sp12_h_l_0
T_22_30_sp4_h_l_7
T_25_30_sp4_v_t_42
T_25_33_lc_trk_g0_2
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_14_6_wire_logic_cluster/lc_6/out
T_5_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_18_sp12_v_t_23
T_17_30_sp12_h_l_0
T_24_30_sp4_h_l_9
T_27_30_sp4_v_t_39
T_27_33_lc_trk_g1_7
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : G_31
T_16_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_0/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_2/in_1

End 

Net : G_32
T_32_25_wire_logic_cluster/lc_3/out
T_32_25_lc_trk_g1_3
T_32_25_wire_logic_cluster/lc_3/in_1

End 

Net : G_32_cascade_
T_32_25_wire_logic_cluster/lc_3/ltout
T_32_25_wire_logic_cluster/lc_4/in_2

End 

Net : arse.divseven.io_0_D_IN_0
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_9_4_sp12_h_l_0
T_21_4_sp12_h_l_0
T_32_4_sp12_v_t_23
T_32_16_sp12_v_t_23
T_32_25_lc_trk_g2_7
T_32_25_wire_logic_cluster/lc_4/in_3

End 

Net : PLLOUTGLOBAL_0
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_0_4_wire_io_cluster/io_0/outclk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_33_24_wire_io_cluster/io_0/outclk

End 

Net : arse_un1_apuclk_i
T_32_25_wire_logic_cluster/lc_4/out
T_32_24_sp4_v_t_40
T_33_28_span4_horz_11
T_33_28_lc_trk_g1_3
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : cpureset_c
T_16_22_wire_logic_cluster/lc_2/out
T_17_22_sp4_h_l_4
T_21_22_sp4_h_l_0
T_25_22_sp4_h_l_8
T_29_22_sp4_h_l_8
T_32_22_sp4_v_t_45
T_32_25_lc_trk_g0_5
T_32_25_input_2_3
T_32_25_wire_logic_cluster/lc_3/in_2

T_16_22_wire_logic_cluster/lc_2/out
T_17_22_sp4_h_l_4
T_21_22_sp4_h_l_0
T_25_22_sp4_h_l_8
T_29_22_sp4_h_l_8
T_32_22_sp4_v_t_36
T_33_26_span4_horz_7
T_33_26_span4_vert_t_13
T_33_27_lc_trk_g0_5
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : led7_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_9_33_span4_horz_r_2
T_5_33_span4_horz_r_2
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_23_sp12_v_t_23
T_12_23_sp12_h_l_0
T_16_23_lc_trk_g1_3
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_23_sp12_v_t_23
T_12_23_sp12_h_l_0
T_13_23_sp4_h_l_3
T_16_19_sp4_v_t_38
T_16_22_lc_trk_g0_6
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_33_span4_horz_r_2
T_15_33_span4_horz_r_2
T_19_33_span4_horz_r_2
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : mclkreset_c
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_27_25_sp12_h_l_0
T_28_25_sp4_h_l_3
T_31_21_sp4_v_t_38
T_31_24_lc_trk_g0_6
T_31_24_wire_logic_cluster/lc_5/in_1

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_27_25_sp12_h_l_0
T_28_25_sp4_h_l_3
T_31_21_sp4_v_t_38
T_31_24_lc_trk_g0_6
T_31_24_input_2_6
T_31_24_wire_logic_cluster/lc_6/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_27_25_sp12_h_l_0
T_28_25_sp4_h_l_3
T_31_21_sp4_v_t_38
T_31_24_lc_trk_g0_6
T_31_24_wire_logic_cluster/lc_1/in_3

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_27_25_sp12_h_l_0
T_32_25_lc_trk_g1_4
T_32_25_wire_logic_cluster/lc_3/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_23_sp4_v_t_47
T_27_23_sp4_h_l_10
T_31_23_sp4_h_l_6
T_32_23_lc_trk_g2_6
T_32_23_wire_logic_cluster/lc_6/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_18_25_sp4_h_l_5
T_17_21_sp4_v_t_40
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_0/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_18_25_sp4_h_l_5
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_2/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_15_21_lc_trk_g0_3
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_15_21_lc_trk_g0_3
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_18_25_sp4_h_l_5
T_17_21_sp4_v_t_47
T_14_21_sp4_h_l_4
T_13_17_sp4_v_t_41
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_3/in_3

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_14_13_sp12_v_t_23
T_14_11_sp4_v_t_47
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_7/in_3

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_14_13_sp12_v_t_23
T_14_11_sp4_v_t_47
T_13_12_lc_trk_g3_7
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_18_25_sp4_h_l_5
T_17_21_sp4_v_t_47
T_14_21_sp4_h_l_4
T_13_17_sp4_v_t_41
T_13_13_sp4_v_t_41
T_13_9_sp4_v_t_37
T_12_12_lc_trk_g2_5
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_18_25_sp4_h_l_5
T_17_21_sp4_v_t_47
T_14_21_sp4_h_l_4
T_13_17_sp4_v_t_41
T_13_13_sp4_v_t_41
T_13_9_sp4_v_t_37
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_5/in_0

End 

Net : mclkreset_c_i
T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_14_20_sp4_h_l_4
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_14_20_sp4_h_l_4
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_14_20_sp4_h_l_4
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_15_19_sp4_v_t_41
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_5/s_r

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_15_19_sp4_v_t_41
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_5/s_r

T_12_19_wire_logic_cluster/lc_3/out
T_12_10_sp12_v_t_22
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_13_12_sp4_v_t_36
T_13_8_sp4_v_t_36
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_11_15_sp4_v_t_41
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_19_wire_logic_cluster/lc_3/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_29_19_sp12_v_t_22
T_29_20_sp4_v_t_44
T_30_24_sp4_h_l_9
T_32_24_lc_trk_g2_4
T_32_24_wire_logic_cluster/lc_5/s_r

End 

