$date
	Mon Nov 18 22:14:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module carry_look_ahead_tb $end
$var wire 1 ! o4 $end
$var wire 1 " o3 $end
$var wire 1 # o2 $end
$var wire 1 $ o1 $end
$var wire 4 % o [4:1] $end
$var wire 1 & cout $end
$var wire 4 ' b [4:1] $end
$var wire 4 ( a [4:1] $end
$var reg 1 ) a1 $end
$var reg 1 * a2 $end
$var reg 1 + a3 $end
$var reg 1 , a4 $end
$var reg 1 - b1 $end
$var reg 1 . b2 $end
$var reg 1 / b3 $end
$var reg 1 0 b4 $end
$var reg 1 1 cin $end
$var reg 1 2 clk $end
$scope module cla_inst $end
$var wire 1 ) a1 $end
$var wire 1 * a2 $end
$var wire 1 + a3 $end
$var wire 1 , a4 $end
$var wire 1 - b1 $end
$var wire 1 . b2 $end
$var wire 1 / b3 $end
$var wire 1 0 b4 $end
$var wire 1 3 c3_temp $end
$var wire 1 4 c4_temp $end
$var wire 1 1 cin $end
$var wire 1 5 cinnot $end
$var wire 1 & cout $end
$var wire 1 6 go $end
$var wire 1 7 go_not $end
$var wire 1 8 n1_temp $end
$var wire 1 $ o1 $end
$var wire 1 9 o1_temp $end
$var wire 1 # o2 $end
$var wire 1 : o2_temp $end
$var wire 1 " o3 $end
$var wire 1 ; o3_temp $end
$var wire 1 ! o4 $end
$var wire 1 < o4_temp $end
$var wire 1 = o5_temp $end
$var wire 1 > po $end
$var wire 1 ? po_not $end
$var wire 1 @ p4 $end
$var wire 1 A p3 $end
$var wire 1 B p2 $end
$var wire 1 C p1 $end
$var wire 1 D n4 $end
$var wire 1 E n3 $end
$var wire 1 F n2 $end
$var wire 1 G l4 $end
$var wire 1 H l3 $end
$var wire 1 I l2 $end
$var wire 1 J k4 $end
$var wire 1 K k3 $end
$var wire 1 L k2 $end
$var wire 1 M k1 $end
$var wire 1 N g4 $end
$var wire 1 O g3 $end
$var wire 1 P g2 $end
$var wire 1 Q g1 $end
$scope module clg_inst2 $end
$var wire 1 I l $end
$var wire 1 F n $end
$var wire 1 R o_temp $end
$var wire 1 B p1 $end
$var wire 1 C p0 $end
$var wire 1 P g1 $end
$var wire 1 Q g0 $end
$upscope $end
$scope module clg_inst3 $end
$var wire 1 H l $end
$var wire 1 E n $end
$var wire 1 S o_temp $end
$var wire 1 A p1 $end
$var wire 1 B p0 $end
$var wire 1 O g1 $end
$var wire 1 P g0 $end
$upscope $end
$scope module clg_inst4 $end
$var wire 1 G l $end
$var wire 1 D n $end
$var wire 1 T o_temp $end
$var wire 1 @ p1 $end
$var wire 1 A p0 $end
$var wire 1 N g1 $end
$var wire 1 O g0 $end
$upscope $end
$scope module pg_inst1 $end
$var wire 1 Q g $end
$var wire 1 M k $end
$var wire 1 C p $end
$var wire 1 ) x $end
$var wire 1 - y $end
$upscope $end
$scope module pg_inst2 $end
$var wire 1 P g $end
$var wire 1 L k $end
$var wire 1 B p $end
$var wire 1 * x $end
$var wire 1 . y $end
$upscope $end
$scope module pg_inst3 $end
$var wire 1 O g $end
$var wire 1 K k $end
$var wire 1 A p $end
$var wire 1 + x $end
$var wire 1 / y $end
$upscope $end
$scope module pg_inst4 $end
$var wire 1 N g $end
$var wire 1 J k $end
$var wire 1 @ p $end
$var wire 1 , x $end
$var wire 1 0 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
x&
bx %
x$
x#
x"
x!
$end
#5000
12
#10000
0&
0"
0!
06
0#
03
04
17
0>
08
0F
0E
0;
0D
0<
1?
19
1R
0I
1S
0H
1T
0G
15
b0 %
0$
0:
0=
1C
1Q
0M
1B
1P
0L
1A
1O
0K
1@
1N
0J
02
01
0-
0.
0/
b0 '
00
0)
0*
0+
b0 (
0,
#15000
12
#20000
1"
13
1F
18
0R
1I
b100 %
0#
0C
0Q
0B
1L
02
b1 '
1-
1)
b11 (
1*
#25000
12
#30000
02
#35000
12
#40000
02
