Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May 10 11:17:01 2022
| Host         : insa-11290 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file BANC_REGISTRE_control_sets_placed.rpt
| Design       : BANC_REGISTRE
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | REG[0][7]_i_1_n_0 | RST_IBUF         |                1 |             16 |
|  CLK_IBUF_BUFG | REG[1]            | RST_IBUF         |                1 |             16 |
|  CLK_IBUF_BUFG | REG[4]            | RST_IBUF         |                5 |             16 |
|  CLK_IBUF_BUFG | REG[5]            | RST_IBUF         |                6 |             16 |
|  CLK_IBUF_BUFG | REG[6]            | RST_IBUF         |                6 |             16 |
|  CLK_IBUF_BUFG | REG[7]            | RST_IBUF         |                6 |             16 |
|  CLK_IBUF_BUFG | REG[2]            | RST_IBUF         |                1 |             16 |
|  CLK_IBUF_BUFG | REG[3]            | RST_IBUF         |                2 |             16 |
+----------------+-------------------+------------------+------------------+----------------+


