<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: UUART_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">UUART_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a78727c24628366ef83d08cb2fdec43ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a78727c24628366ef83d08cb2fdec43ca">CTL</a></td></tr>
<tr class="separator:a78727c24628366ef83d08cb2fdec43ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860dea712e42b053cffe462a9b07c3ef"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a860dea712e42b053cffe462a9b07c3ef">INTEN</a></td></tr>
<tr class="separator:a860dea712e42b053cffe462a9b07c3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6e307bdaab36aea71813be133cb64b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a6b6e307bdaab36aea71813be133cb64b">BRGEN</a></td></tr>
<tr class="separator:a6b6e307bdaab36aea71813be133cb64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad013716f983d1efa7a36da5c6448e27"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#aad013716f983d1efa7a36da5c6448e27">DATIN0</a></td></tr>
<tr class="separator:aad013716f983d1efa7a36da5c6448e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9857c9a099d5a3b5c84f5255775a78"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a3b9857c9a099d5a3b5c84f5255775a78">CTLIN0</a></td></tr>
<tr class="separator:a3b9857c9a099d5a3b5c84f5255775a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65544985a045287d80907d4eaefc23dc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a65544985a045287d80907d4eaefc23dc">CLKIN</a></td></tr>
<tr class="separator:a65544985a045287d80907d4eaefc23dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab354da43498a4596f31cb4f076fb93e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#aab354da43498a4596f31cb4f076fb93e">LINECTL</a></td></tr>
<tr class="separator:aab354da43498a4596f31cb4f076fb93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fd0d8fe01a0383563aae139294a4ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#ae3fd0d8fe01a0383563aae139294a4ab">TXDAT</a></td></tr>
<tr class="separator:ae3fd0d8fe01a0383563aae139294a4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ddaa1d67dbd00435ec24bdd109f4d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a03ddaa1d67dbd00435ec24bdd109f4d2">RXDAT</a></td></tr>
<tr class="separator:a03ddaa1d67dbd00435ec24bdd109f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10cacb78e2aec4e515cfd6bfa603814e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a10cacb78e2aec4e515cfd6bfa603814e">BUFCTL</a></td></tr>
<tr class="separator:a10cacb78e2aec4e515cfd6bfa603814e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30ad84191cca52438727002670b94e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#ae30ad84191cca52438727002670b94e7">BUFSTS</a></td></tr>
<tr class="separator:ae30ad84191cca52438727002670b94e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca45f2809ed0b3d5e46980230416b39"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a5ca45f2809ed0b3d5e46980230416b39">PDMACTL</a></td></tr>
<tr class="separator:a5ca45f2809ed0b3d5e46980230416b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09acce91dec466d0f84751819b89a07c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a09acce91dec466d0f84751819b89a07c">WKCTL</a></td></tr>
<tr class="separator:a09acce91dec466d0f84751819b89a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15436aa066f0ff40fac5b85bc67a215b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a15436aa066f0ff40fac5b85bc67a215b">WKSTS</a></td></tr>
<tr class="separator:a15436aa066f0ff40fac5b85bc67a215b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7870b972b94c66b03c700d6eb0f20d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a3b7870b972b94c66b03c700d6eb0f20d">PROTCTL</a></td></tr>
<tr class="separator:a3b7870b972b94c66b03c700d6eb0f20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d337484b29bdcde1dc8c40bb8dd5107"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#a6d337484b29bdcde1dc8c40bb8dd5107">PROTIEN</a></td></tr>
<tr class="separator:a6d337484b29bdcde1dc8c40bb8dd5107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b04b175769e98c1969bca37fadc46e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_u_a_r_t___t.html#ad1b04b175769e98c1969bca37fadc46e">PROTSTS</a></td></tr>
<tr class="separator:ad1b04b175769e98c1969bca37fadc46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup UUART UART Mode of USCI Controller(UUART)
Memory Mapped Structure for UUART Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00026">26</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6b6e307bdaab36aea71813be133cb64b" name="a6b6e307bdaab36aea71813be133cb64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6e307bdaab36aea71813be133cb64b">&#9670;&nbsp;</a></span>BRGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::BRGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] USCI Baud Rate Generator Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRGEN
</font><br><p> <font size="2">
Offset: 0x08  USCI Baud Rate Generator Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RCLKSEL</td><td><div style="word-wrap: break-word;"><b>Reference Clock Source Selection
</b><br>
This bit selects the source signal of reference clock (fREF_CLK).
<br>
0 = Peripheral device clock fPCLK.
<br>
1 = Reserved.
<br>
</div></td></tr><tr><td>
[1]</td><td>PTCLKSEL</td><td><div style="word-wrap: break-word;"><b>Protocol Clock Source Selection
</b><br>
This bit selects the source signal of protocol clock (fPROT_CLK).
<br>
0 = Reference clock fREF_CLK.
<br>
1 = fREF_CLK2 (its frequency is half of fREF_CLK).
<br>
</div></td></tr><tr><td>
[3:2]</td><td>SPCLKSEL</td><td><div style="word-wrap: break-word;"><b>Sample Clock Source Selection
</b><br>
This bit field used for the clock source selection of a sample clock (fSAMP_CLK) for the protocol processor.
<br>
00 = fSAMP_CLK = fDIV_CLK.
<br>
01 = fSAMP_CLK = fPROT_CLK.
<br>
10 = fSAMP_CLK = fSCLK.
<br>
11 = fSAMP_CLK = fREF_CLK.
<br>
</div></td></tr><tr><td>
[4]</td><td>TMCNTEN</td><td><div style="word-wrap: break-word;"><b>Timing Measurement Counter Enable Bit
</b><br>
This bit enables the 10-bit timing measurement counter.
<br>
0 = Timing measurement counter is Disabled.
<br>
1 = Timing measurement counter is Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>TMCNTSRC</td><td><div style="word-wrap: break-word;"><b>Timing Measurement Counter Clock Source Selection
</b><br>
0 = Timing measurement counter with fPROT_CLK.
<br>
1 = Timing measurement counter with fDIV_CLK.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>PDSCNT</td><td><div style="word-wrap: break-word;"><b>Pre-divider for Sample Counter
</b><br>
This bit field defines the divide ratio of the clock division from sample clock fSAMP_CLK
<br>
The divided frequency fPDS_CNT = fSAMP_CLK / (PDSCNT+1).
<br>
</div></td></tr><tr><td>
[14:10]</td><td>DSCNT</td><td><div style="word-wrap: break-word;"><b>Denominator for Sample Counter
</b><br>
This bit field defines the divide ratio of the sample clock fSAMP_CLK.
<br>
The divided frequency fDS_CNT = fPDS_CNT / (DSCNT+1).
<br>
Note: The maximum value of DSCNT is 0xF on UART mode and suggest to set over 4 to confirm the receiver data is sampled in right value
<br>
</div></td></tr><tr><td>
[25:16]</td><td>CLKDIV</td><td><div style="word-wrap: break-word;"><b>Clock Divider
</b><br>
This bit field defines the ratio between the protocol clock frequency fPROT_CLK and
<br>
the clock divider frequency fDIV_CLK (fDIV_CLK = fPROT_CLK / (CLKDIV+1) ).
<br>
Note: In UART function, it can be updated by hardware in the 4th falling edge of the input data 0x55
<br>
when the auto baud rate function (ABREN(USCI_PROTCTL[6])) is enabled
<br>
The revised value is the average bit time between bit 5 and bit 6
<br>
The user can use revised CLKDIV and new BRDETITV (USCI_PROTCTL[24:16]) to calculate the precise baud rate.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00940">940</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a10cacb78e2aec4e515cfd6bfa603814e" name="a10cacb78e2aec4e515cfd6bfa603814e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10cacb78e2aec4e515cfd6bfa603814e">&#9670;&nbsp;</a></span>BUFCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::BUFCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] USCI Transmit/Receive Buffer Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BUFCTL
</font><br><p> <font size="2">
Offset: 0x38  USCI Transmit/Receive Buffer Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7]</td><td>TXCLR</td><td><div style="word-wrap: break-word;"><b>Clear Transmit Buffer
</b><br>
0 = No effect.
<br>
1 = The transmit buffer is cleared (filling level is cleared and output pointer is set to input pointer value)
<br>
Should only be used while the buffer is not taking part in data traffic.
<br>
Note: It is cleared automatically after one PCLK cycle.
<br>
</div></td></tr><tr><td>
[14]</td><td>RXOVIEN</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Overrun Error Interrupt Enable Control
</b><br>
0 = Receive overrun interrupt Disabled.
<br>
1 = Receive overrun interrupt Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>RXCLR</td><td><div style="word-wrap: break-word;"><b>Clear Receive Buffer
</b><br>
0 = No effect.
<br>
1 = The receive buffer is cleared (filling level is cleared and output pointer is set to input pointer value)
<br>
Should only be used while the buffer is not taking part in data traffic.
<br>
Note: It is cleared automatically after one PCLK cycle.
<br>
</div></td></tr><tr><td>
[16]</td><td>TXRST</td><td><div style="word-wrap: break-word;"><b>Transmit Reset
</b><br>
0 = No effect.
<br>
1 = Reset the transmit-related counters, state machine, and the content of transmit shift register and data buffer.
<br>
Note: It is cleared automatically after one PCLK cycle.
<br>
</div></td></tr><tr><td>
[17]</td><td>RXRST</td><td><div style="word-wrap: break-word;"><b>Receive Reset
</b><br>
0 = No effect.
<br>
1 = Reset the receive-related counters, state machine, and the content of receive shift register and data buffer.
<br>
Note 1: It is cleared automatically after one PCLK cycle.
<br>
Note 2: It is suggest to check the RXBUSY (USCI_PROTSTS[10]) before this bit will be set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00956">956</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="ae30ad84191cca52438727002670b94e7" name="ae30ad84191cca52438727002670b94e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30ad84191cca52438727002670b94e7">&#9670;&nbsp;</a></span>BUFSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::BUFSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] USCI Transmit/Receive Buffer Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BUFSTS
</font><br><p> <font size="2">
Offset: 0x3C  USCI Transmit/Receive Buffer Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RXEMPTY</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Empty Indicator
</b><br>
0 = Receive buffer is not empty.
<br>
1 = Receive buffer is empty.
<br>
</div></td></tr><tr><td>
[1]</td><td>RXFULL</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Full Indicator
</b><br>
0 = Receive buffer is not full.
<br>
1 = Receive buffer is full.
<br>
</div></td></tr><tr><td>
[3]</td><td>RXOVIF</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Over-run Error Interrupt Status
</b><br>
This bit indicates that a receive buffer overrun error event has been detected
<br>
If RXOVIEN (USCI_BUFCTL[14]) is enabled, the corresponding interrupt request is activated
<br>
It is cleared by software writes 1 to this bit.
<br>
0 = A receive buffer overrun error event has not been detected.
<br>
1 = A receive buffer overrun error event has been detected.
<br>
</div></td></tr><tr><td>
[8]</td><td>TXEMPTY</td><td><div style="word-wrap: break-word;"><b>Transmit Buffer Empty Indicator
</b><br>
0 = Transmit buffer is not empty.
<br>
1 = Transmit buffer is empty.
<br>
</div></td></tr><tr><td>
[9]</td><td>TXFULL</td><td><div style="word-wrap: break-word;"><b>Transmit Buffer Full Indicator
</b><br>
0 = Transmit buffer is not full.
<br>
1 = Transmit buffer is full.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00957">957</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a65544985a045287d80907d4eaefc23dc" name="a65544985a045287d80907d4eaefc23dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65544985a045287d80907d4eaefc23dc">&#9670;&nbsp;</a></span>CLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::CLKIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] USCI Input Clock Signal Configuration Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKIN
</font><br><p> <font size="2">
Offset: 0x28  USCI Input Clock Signal Configuration Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SYNCSEL</td><td><div style="word-wrap: break-word;"><b>Input Synchronization Signal Selection
</b><br>
This bit selects if the un-synchronized input signal or
<br>
the synchronized (and optionally filtered) signal can be used as input for the data shift unit.
<br>
0 = The un-synchronized signal can be taken as input for the data shift unit.
<br>
1 = The synchronized signal can be taken as input for the data shift unit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00952">952</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a78727c24628366ef83d08cb2fdec43ca" name="a78727c24628366ef83d08cb2fdec43ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78727c24628366ef83d08cb2fdec43ca">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] USCI Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  USCI Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>FUNMODE</td><td><div style="word-wrap: break-word;"><b>Function Mode
</b><br>
This bit field selects the protocol for this USCI controller
<br>
Selecting a protocol that is not available or a reserved combination disables the USCI
<br>
When switching between two protocols, the USCI has to be disabled before selecting a new protocol
<br>
Simultaneously, the USCI will be reset when user write 000 to FUNMODE.
<br>
000 = The USCI is disabled. All protocol related state machines are set to idle state.
<br>
001 = The SPI protocol is selected.
<br>
010 = The UART protocol is selected.
<br>
100 = The I2C protocol is selected.
<br>
Note: Other bit combinations are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00938">938</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a3b9857c9a099d5a3b5c84f5255775a78" name="a3b9857c9a099d5a3b5c84f5255775a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9857c9a099d5a3b5c84f5255775a78">&#9670;&nbsp;</a></span>CTLIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::CTLIN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] USCI Input Control Signal Configuration Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTLIN0
</font><br><p> <font size="2">
Offset: 0x20  USCI Input Control Signal Configuration Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SYNCSEL</td><td><div style="word-wrap: break-word;"><b>Input Synchronization Signal Selection
</b><br>
This bit selects if the un-synchronized input signal (with optionally inverted) or
<br>
the synchronized (and optionally filtered) signal can be used as input for the   data shift unit.
<br>
0 = The un-synchronized signal can be taken as input for the data shift unit.
<br>
1 = The   synchronized signal can be taken as input for the data shift unit.
<br>
</div></td></tr><tr><td>
[2]</td><td>ININV</td><td><div style="word-wrap: break-word;"><b>Input Signal Inverse Selection
</b><br>
This bit defines the inverter enable of the input asynchronous signal.
<br>
0 = The un-synchronized input signal will not be inverted.
<br>
1 = The un-synchronized input signal will be inverted.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00948">948</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="aad013716f983d1efa7a36da5c6448e27" name="aad013716f983d1efa7a36da5c6448e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad013716f983d1efa7a36da5c6448e27">&#9670;&nbsp;</a></span>DATIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::DATIN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] USCI Input Data Signal Configuration Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DATIN0
</font><br><p> <font size="2">
Offset: 0x10  USCI Input Data Signal Configuration Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SYNCSEL</td><td><div style="word-wrap: break-word;"><b>Input Signal Synchronization Selection
</b><br>
This bit selects if the un-synchronized input signal (with optionally inverted) or
<br>
the synchronized (and optionally filtered) signal can be used as input for the   data shift unit.
<br>
0 = The un-synchronized signal can be taken as input for the data shift unit.
<br>
1 = The synchronized signal can be taken as input for the data shift unit.
<br>
</div></td></tr><tr><td>
[2]</td><td>ININV</td><td><div style="word-wrap: break-word;"><b>Input Signal Inverse Selection
</b><br>
This bit defines the inverter enable of the input asynchronous signal.
<br>
0 = The un-synchronized input signal will not be inverted.
<br>
1 = The un-synchronized input signal will be inverted.
<br>
</div></td></tr><tr><td>
[4:3]</td><td>EDGEDET</td><td><div style="word-wrap: break-word;"><b>Input Signal   Edge Detection Mode
</b><br>
This bit field selects which edge actives the trigger event of input data signal.
<br>
00 = The trigger event activation is disabled.
<br>
01 = A rising   edge activates the trigger event of input data signal.
<br>
10 = A falling edge activates the trigger event of input data signal.
<br>
11 = Both edges activate the trigger event of input data signal.
<br>
Note: In UART function mode, it is suggested to   set this bit field as 10.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00944">944</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a860dea712e42b053cffe462a9b07c3ef" name="a860dea712e42b053cffe462a9b07c3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860dea712e42b053cffe462a9b07c3ef">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] USCI Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x04  USCI Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TXSTIEN</td><td><div style="word-wrap: break-word;"><b>Transmit Start Interrupt Enable Bit
</b><br>
This bit enables the interrupt generation in case of a transmit start event.
<br>
0 = The transmit start interrupt is disabled.
<br>
1 = The transmit start interrupt is enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>TXENDIEN</td><td><div style="word-wrap: break-word;"><b>Transmit End Interrupt Enable Bit
</b><br>
This bit enables the interrupt generation in case of a transmit finish event.
<br>
0 = The transmit finish interrupt is disabled.
<br>
1 = The transmit finish interrupt is enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>RXSTIEN</td><td><div style="word-wrap: break-word;"><b>Receive Start Interrupt Enable BIt
</b><br>
This bit enables the interrupt generation in case of a receive start event.
<br>
0 = The receive start interrupt is disabled.
<br>
1 = The receive start interrupt is enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>RXENDIEN</td><td><div style="word-wrap: break-word;"><b>Receive End Interrupt Enable Bit
</b><br>
This bit enables the interrupt generation in case of a receive finish event.
<br>
0 = The receive end interrupt is disabled.
<br>
1 = The receive end interrupt is enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00939">939</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="aab354da43498a4596f31cb4f076fb93e" name="aab354da43498a4596f31cb4f076fb93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab354da43498a4596f31cb4f076fb93e">&#9670;&nbsp;</a></span>LINECTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::LINECTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] USCI Line Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">LINECTL
</font><br><p> <font size="2">
Offset: 0x2C  USCI Line Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>LSB</td><td><div style="word-wrap: break-word;"><b>LSB First Transmission Selection
</b><br>
0 = The MSB, which bit of transmit/receive data buffer depends on the setting of DWIDTH, is transmitted/received first.
<br>
1 = The LSB, the bit 0 of data buffer, will be transmitted/received first.
<br>
</div></td></tr><tr><td>
[5]</td><td>DATOINV</td><td><div style="word-wrap: break-word;"><b>Data Output Inverse Selection
</b><br>
This bit defines the relation between the internal shift data value and the output data signal of USCIx_DAT1 pin.
<br>
0 = The value of USCIx_DAT1 is equal to the data shift register.
<br>
1 = The value of USCIx_DAT1 is the inversion of data shift register.
<br>
</div></td></tr><tr><td>
[7]</td><td>CTLOINV</td><td><div style="word-wrap: break-word;"><b>Control Signal Output Inverse Selection
</b><br>
This bit defines the relation between the internal control signal and the output control signal.
<br>
0 = No effect.
<br>
1 = The control signal will be inverted before its output.
<br>
Note: In UART protocol, the control signal means nRTS signal.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>DWIDTH</td><td><div style="word-wrap: break-word;"><b>Word Length of Transmission
</b><br>
This bit field defines the data word length (amount of bits) for reception and transmission
<br>
The data word is always right-aligned in the data buffer
<br>
USCI support word length from 4 to 16 bits.
<br>
0x0: The data word contains 16 bits located at bit positions [15:0].
<br>
0x1: Reserved.
<br>
0x2: Reserved.
<br>
0x3: Reserved.
<br>
0x4: The data word contains 4 bits located at bit positions [3:0].
<br>
0x5: The data word contains 5 bits located at bit positions [4:0].
<br>
..
<br>
0xF: The data word contains 15 bits located at bit positions [14:0].
<br>
Note: In UART protocol, the length can be configured as 6~13 bits.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00953">953</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a5ca45f2809ed0b3d5e46980230416b39" name="a5ca45f2809ed0b3d5e46980230416b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca45f2809ed0b3d5e46980230416b39">&#9670;&nbsp;</a></span>PDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] USCI PDMA Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDMACTL
</font><br><p> <font size="2">
Offset: 0x40  USCI PDMA Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PDMARST</td><td><div style="word-wrap: break-word;"><b>PDMA Reset
</b><br>
0 = No effect.
<br>
1 = Reset the USCI's PDMA control logic. This bit will be cleared to 0 automatically.
<br>
</div></td></tr><tr><td>
[1]</td><td>TXPDMAEN</td><td><div style="word-wrap: break-word;"><b>PDMA Transmit Channel Available
</b><br>
0 = Transmit PDMA function Disabled.
<br>
1 = Transmit PDMA function Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>RXPDMAEN</td><td><div style="word-wrap: break-word;"><b>PDMA Receive Channel Available
</b><br>
0 = Receive PDMA function Disabled.
<br>
1 = Receive PDMA function Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>PDMAEN</td><td><div style="word-wrap: break-word;"><b>PDMA Mode Enable Bit
</b><br>
0 = PDMA function Disabled.
<br>
1 = PDMA function Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00958">958</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a3b7870b972b94c66b03c700d6eb0f20d" name="a3b7870b972b94c66b03c700d6eb0f20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7870b972b94c66b03c700d6eb0f20d">&#9670;&nbsp;</a></span>PROTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::PROTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] USCI Protocol Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PROTCTL
</font><br><p> <font size="2">
Offset: 0x5C  USCI Protocol Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>STOPB</td><td><div style="word-wrap: break-word;"><b>Stop Bits
</b><br>
This bit defines the number of stop bits in an UART frame.
<br>
0 = The number of stop bits is 1.
<br>
1 = The number of stop bits is 2.
<br>
</div></td></tr><tr><td>
[1]</td><td>PARITYEN</td><td><div style="word-wrap: break-word;"><b>Parity Enable Bit
</b><br>
This bit defines the parity bit is enabled in an UART frame.
<br>
0 = The parity bit Disabled.
<br>
1 = The parity bit Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>EVENPARITY</td><td><div style="word-wrap: break-word;"><b>Even Parity Enable Bit
</b><br>
0 = Odd number of logic 1's is transmitted and checked in each word.
<br>
1 = Even number of logic 1's is transmitted and checked in each word.
<br>
Note: This bit has effect only when PARITYEN is set.
<br>
</div></td></tr><tr><td>
[3]</td><td>RTSAUTOEN</td><td><div style="word-wrap: break-word;"><b>nRTS Auto-flow Control Enable Bit
</b><br>
When nRTS auto-flow is enabled, if the receiver buffer is full (RXFULL (USCI_BUFSTS[1] = 1'b1)), the UART will de-assert nRTS signal.
<br>
0 = nRTS auto-flow control Disabled.
<br>
1 = nRTS auto-flow control Enabled.
<br>
Note: This bit has effect only when the RTSAUDIREN is not set.
<br>
</div></td></tr><tr><td>
[4]</td><td>CTSAUTOEN</td><td><div style="word-wrap: break-word;"><b>nCTS Auto-flow Control Enable Bit
</b><br>
When nCTS auto-flow is enabled, the UART will send data to external device when nCTS input assert (UART will not send data to device if nCTS input is dis-asserted).
<br>
0 = nCTS auto-flow control Disabled.
<br>
1 = nCTS auto-flow control Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>RTSAUDIREN</td><td><div style="word-wrap: break-word;"><b>nRTS Auto Direction Enable Bit
</b><br>
When nRTS auto direction is enabled, if the transmitted bytes in the TX buffer is empty, the UART asserted nRTS signal automatically.
<br>
0 = nRTS auto direction control Disabled.
<br>
1 = nRTS auto direction control Enabled.
<br>
Note 1: This bit is used for nRTS auto direction control for RS485.
<br>
Note 2: This bit has effect only when the RTSAUTOEN is not set.
<br>
</div></td></tr><tr><td>
[6]</td><td>ABREN</td><td><div style="word-wrap: break-word;"><b>Auto-baud Rate Detect Enable Bit
</b><br>
0 = Auto-baud rate detect function Disabled.
<br>
1 = Auto-baud rate detect function Enabled.
<br>
Note: When the auto - baud rate detect operation finishes, hardware will clear this bit
<br>
The associated interrupt ABRDETIF (USCI_PROTST[9]) will be generated (If ARBIEN (USCI_PROTIEN [1]) is enabled).
<br>
</div></td></tr><tr><td>
[9]</td><td>DATWKEN</td><td><div style="word-wrap: break-word;"><b>Data Wake-up Mode Enable Bit
</b><br>
0 = Data wake-up mode Disabled.
<br>
1 = Data wake-up mode Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>CTSWKEN</td><td><div style="word-wrap: break-word;"><b>nCTS Wake-up Mode Enable Bit
</b><br>
0 = nCTS wake-up mode Disabled.
<br>
1 = nCTS wake-up mode Enabled.
<br>
</div></td></tr><tr><td>
[14:11]</td><td>WAKECNT</td><td><div style="word-wrap: break-word;"><b>Wake-up Counter
</b><br>
These bits field indicate how many clock cycle selected by fPDS_CNT do the slave can get the 1st bit (start bit) when the device is wake-up from Power-down mode.
<br>
</div></td></tr><tr><td>
[24:16]</td><td>BRDETITV</td><td><div style="word-wrap: break-word;"><b>Baud Rate Detection Interval
</b><br>
This bit fields indicate how many clock cycle selected by TMCNTSRC (USCI_BRGEN [5]) does the slave calculates the baud rate in one bits
<br>
The order of the bus shall be 1 and 0 step by step (e.g. the input data pattern shall be 0x55)
<br>
The user can read the value to know the current input baud rate of the bus whenever the ABRDETIF (USCI_PROTCTL[9]) is set.
<br>
Note: This bit can be cleared to 0 by software writing '0' to the BRDETITV.
<br>
</div></td></tr><tr><td>
[26]</td><td>STICKEN</td><td><div style="word-wrap: break-word;"><b>Stick Parity Enable Bit
</b><br>
0 = Stick parity Disabled.
<br>
1 = Stick parity Enabled.
<br>
Note: Refer to RS-485 Support section for detail information.
<br>
</div></td></tr><tr><td>
[29]</td><td>BCEN</td><td><div style="word-wrap: break-word;"><b>Transmit Break Control Enable Bit
</b><br>
0 = Transmit Break Control Disabled.
<br>
1 = Transmit Break Control Enabled.
<br>
Note: When this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0)
<br>
This bit acts only on TX line and has no effect on the transmitter logic.
<br>
</div></td></tr><tr><td>
[31]</td><td>PROTEN</td><td><div style="word-wrap: break-word;"><b>UART Protocol Enable Bit
</b><br>
0 = UART Protocol Disabled.
<br>
1 = UART Protocol Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00964">964</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a6d337484b29bdcde1dc8c40bb8dd5107" name="a6d337484b29bdcde1dc8c40bb8dd5107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d337484b29bdcde1dc8c40bb8dd5107">&#9670;&nbsp;</a></span>PROTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::PROTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] USCI Protocol Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PROTIEN
</font><br><p> <font size="2">
Offset: 0x60  USCI Protocol Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>ABRIEN</td><td><div style="word-wrap: break-word;"><b>Auto-baud Rate Interrupt Enable Bit
</b><br>
0 = Auto-baud rate interrupt Disabled.
<br>
1 = Auto-baud rate interrupt Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>RLSIEN</td><td><div style="word-wrap: break-word;"><b>Receive Line Status Interrupt Enable Bit
</b><br>
0 = Receive line status interrupt Disabled.
<br>
1 = Receive line status interrupt Enabled.
<br>
Note: USCI_PROTSTS[7:5] indicates the current interrupt event for receive line status interrupt.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00965">965</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="ad1b04b175769e98c1969bca37fadc46e" name="ad1b04b175769e98c1969bca37fadc46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b04b175769e98c1969bca37fadc46e">&#9670;&nbsp;</a></span>PROTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::PROTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] USCI Protocol Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PROTSTS
</font><br><p> <font size="2">
Offset: 0x64  USCI Protocol Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TXSTIF</td><td><div style="word-wrap: break-word;"><b>Transmit Start Interrupt Flag
</b><br>
0 = A transmit start interrupt status has not occurred.
<br>
1 = A transmit start interrupt status has occurred.
<br>
Note 1: It is cleared by software writing one into this bit.
<br>
Note 2: Used for user to load next transmit data when there is no data in transmit buffer.
<br>
</div></td></tr><tr><td>
[2]</td><td>TXENDIF</td><td><div style="word-wrap: break-word;"><b>Transmit End Interrupt Flag
</b><br>
0 = A transmit end interrupt status has not occurred.
<br>
1 = A transmit end interrupt status has occurred.
<br>
Note: It is cleared by software writing one into this bit.
<br>
</div></td></tr><tr><td>
[3]</td><td>RXSTIF</td><td><div style="word-wrap: break-word;"><b>Receive Start Interrupt Flag
</b><br>
0 = A receive start interrupt status has not occurred.
<br>
1 = A receive start interrupt status has occurred.
<br>
Note: It is cleared by software writing one into this bit.
<br>
</div></td></tr><tr><td>
[4]</td><td>RXENDIF</td><td><div style="word-wrap: break-word;"><b>Receive End Interrupt Flag
</b><br>
0 = A receive finish interrupt status has not occurred.
<br>
1 = A receive finish interrupt status has occurred.
<br>
Note: It is cleared by software writing one into this bit.
<br>
</div></td></tr><tr><td>
[5]</td><td>PARITYERR</td><td><div style="word-wrap: break-word;"><b>Parity Error Flag
</b><br>
This bit is set to logic 1 whenever the received character does not have a valid 'parity bit'.
<br>
0 = No parity error is generated.
<br>
1 = Parity error is generated.
<br>
Note: This bit can be cleared by write '1' among the BREAK, FRMERR and PARITYERR bits.
<br>
</div></td></tr><tr><td>
[6]</td><td>FRMERR</td><td><div style="word-wrap: break-word;"><b>Framing Error Flag
</b><br>
This bit is set to logic 1 whenever the received character does not have a valid 'stop bit'
<br>
(that is, the stop bit following the last data bit or parity bit is detected as logic 0).
<br>
0 = No framing error is generated.
<br>
1 = Framing error is generated.
<br>
Note: This bit can be cleared by write '1' among the BREAK, FRMERR and PARITYERR bits.
<br>
</div></td></tr><tr><td>
[7]</td><td>BREAK</td><td><div style="word-wrap: break-word;"><b>Break Flag
</b><br>
This bit is set to logic 1 whenever the received data input (RX) is held in the 'spacing state'
<br>
(logic 0) for longer than a full word transmission time (that is, the total time of  start bit + data bits + parity + stop bits).
<br>
0 = No Break is generated.
<br>
1 = Break is generated in the receiver bus.
<br>
Note: This bit can be cleared by write '1' among the BREAK, FRMERR and PARITYERR bits.
<br>
</div></td></tr><tr><td>
[9]</td><td>ABRDETIF</td><td><div style="word-wrap: break-word;"><b>Auto-baud Rate Interrupt Flag
</b><br>
This bit is set when auto-baud rate detection is done among the falling edge of the input data
<br>
If the ABRIEN (USCI_PROTCTL[6]) is set, the auto-baud rate interrupt will be generated
<br>
This bit can be set 4 times when the input data pattern is 0x55 and it is cleared before the next falling edge of the input bus.
<br>
0 = Auto-baud rate detect function is not done.
<br>
1 = One Bit auto-baud rate detect function is done.
<br>
Note: This bit can be cleared by writing '1' to it.
<br>
</div></td></tr><tr><td>
[10]</td><td>RXBUSY</td><td><div style="word-wrap: break-word;"><b>RX Bus Status Flag (Read Only)
</b><br>
This bit indicates the busy status of the receiver.
<br>
0 = The receiver is Idle.
<br>
1 = The receiver is BUSY.
<br>
</div></td></tr><tr><td>
[11]</td><td>ABERRSTS</td><td><div style="word-wrap: break-word;"><b>Auto-baud Rate Error Status
</b><br>
This bit is set when auto-baud rate detection counter overrun
<br>
When the auto-baud rate counter overrun, the user shall revise the CLKDIV (USCI_BRGEN[25:16]) value and
<br>
enable ABREN (USCI_PROTCTL[6]) to detect the correct baud rate again.
<br>
0 = Auto-baud rate detect counter is not overrun.
<br>
1 = Auto-baud rate detect counter is overrun.
<br>
Note 1: This bit is set at the same time of ABRDETIF.
<br>
Note 2: This bit can be cleared by writing '1' to ABRDETIF or ABERRSTS.
<br>
</div></td></tr><tr><td>
[16]</td><td>CTSSYNCLV</td><td><div style="word-wrap: break-word;"><b>nCTS Synchronized Level Status (Read Only)
</b><br>
This bit used to indicate the current status of the internal synchronized nCTS signal.
<br>
0 = The internal synchronized nCTS is low.
<br>
1 = The internal synchronized nCTS is high.
<br>
</div></td></tr><tr><td>
[17]</td><td>CTSLV</td><td><div style="word-wrap: break-word;"><b>nCTS Pin Status (Read Only)
</b><br>
This bit used to monitor the current status of nCTS pin input.
<br>
0 = nCTS pin input is low level voltage logic state.
<br>
1 = nCTS pin input is high level voltage logic state.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00966">966</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a03ddaa1d67dbd00435ec24bdd109f4d2" name="a03ddaa1d67dbd00435ec24bdd109f4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ddaa1d67dbd00435ec24bdd109f4d2">&#9670;&nbsp;</a></span>RXDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::RXDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] USCI Receive Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RXDAT
</font><br><p> <font size="2">
Offset: 0x34  USCI Receive Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RXDAT</td><td><div style="word-wrap: break-word;"><b>Received Data
</b><br>
This bit field monitors the received data which stored in receive data buffer.
<br>
Note: RXDAT[15:13] indicate the same frame status of BREAK, FRMERR and PARITYERR (USCI_PROTSTS[7:5]).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00955">955</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="ae3fd0d8fe01a0383563aae139294a4ab" name="ae3fd0d8fe01a0383563aae139294a4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fd0d8fe01a0383563aae139294a4ab">&#9670;&nbsp;</a></span>TXDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::TXDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] USCI Transmit Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TXDAT
</font><br><p> <font size="2">
Offset: 0x30  USCI Transmit Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>TXDAT</td><td><div style="word-wrap: break-word;"><b>Transmit Data
</b><br>
Software can use this bit field to write 16-bit transmit data for transmission.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00954">954</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a09acce91dec466d0f84751819b89a07c" name="a09acce91dec466d0f84751819b89a07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09acce91dec466d0f84751819b89a07c">&#9670;&nbsp;</a></span>WKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::WKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] USCI Wake-up Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WKCTL
</font><br><p> <font size="2">
Offset: 0x54  USCI Wake-up Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Wake-up Enable Bit
</b><br>
0 = Wake-up function Disabled.
<br>
1 = Wake-up function Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PDBOPT</td><td><div style="word-wrap: break-word;"><b>Power Down Blocking Option
</b><br>
0 = If user attempts to enter Power-down mode by executing WFI while the protocol is in transferring, MCU will stop the transfer and enter Power-down mode immediately.
<br>
1 = If user attempts to enter Power-down mode by executing WFI while the protocol is in transferring, the on-going transfer will not be stopped and MCU will enter idle mode immediately.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00962">962</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<a id="a15436aa066f0ff40fac5b85bc67a215b" name="a15436aa066f0ff40fac5b85bc67a215b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15436aa066f0ff40fac5b85bc67a215b">&#9670;&nbsp;</a></span>WKSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UUART_T::WKSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] USCI Wake-up Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WKSTS
</font><br><p> <font size="2">
Offset: 0x58  USCI Wake-up Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKF</td><td><div style="word-wrap: break-word;"><b>Wake-up Flag
</b><br>
When chip is woken up from Power-down mode, this bit is set to 1
<br>
Software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uuart__reg_8h_source.html#l00963">963</a> of file <a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="uuart__reg_8h_source.html">uuart_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:27 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
