###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID 24p105-03)
#  Generated on:      Fri Nov 29 11:09:40 2024
#  Design:            VGA
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_14][31/C 
Endpoint:   u2/pixel_buf/mem_reg_14][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.547
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.547
  Arrival Time                  0.194
  Slack Time                   -1.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                    |   v   | MDAT_I_31 |       |       |   0.000 |    1.353 | 
     | u2/pixel_buf/mem_reg_14][31/D |   v   | MDAT_I_31 | DFE1  | 0.194 |   0.194 |    1.547 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.353 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.290 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.157 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.107 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.831 | 
     | CLK_I__L3_I11/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.789 | 
     | CLK_I__L3_I11/Q               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.683 | 
     | CLK_I__L4_I14/A               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.683 | 
     | CLK_I__L4_I14/Q               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.594 | 
     | CLK_I__L5_I28/A               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.588 | 
     | CLK_I__L5_I28/Q               |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.466 | 
     | CLK_I__L6_I52/A               |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.463 | 
     | CLK_I__L6_I52/Q               |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.289 | 
     | CLK_I__L7_I522/A              |   v   | CLK_I__L6_N52  | CLKIN6  | 0.104 |   1.168 |   -0.185 | 
     | CLK_I__L7_I522/Q              |   ^   | CLK_I__L7_N522 | CLKIN6  | 0.365 |   1.533 |    0.180 | 
     | u2/pixel_buf/mem_reg_14][31/C |   ^   | CLK_I__L7_N522 | DFE1    | 0.014 |   1.547 |    0.194 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_0][31/C 
Endpoint:   u2/pixel_buf/mem_reg_0][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.491
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.491
  Arrival Time                  0.193
  Slack Time                   -1.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                   |   v   | MDAT_I_31 |       |       |   0.000 |    1.298 | 
     | u2/pixel_buf/mem_reg_0][31/D |   v   | MDAT_I_31 | DFE1  | 0.193 |   0.193 |    1.491 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.298 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.235 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.102 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.052 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.776 | 
     | CLK_I__L3_I11/A              |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.734 | 
     | CLK_I__L3_I11/Q              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.628 | 
     | CLK_I__L4_I14/A              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.628 | 
     | CLK_I__L4_I14/Q              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.539 | 
     | CLK_I__L5_I28/A              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.533 | 
     | CLK_I__L5_I28/Q              |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.412 | 
     | CLK_I__L6_I52/A              |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.408 | 
     | CLK_I__L6_I52/Q              |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.234 | 
     | CLK_I__L7_I525/A             |   v   | CLK_I__L6_N52  | CLKIN6  | 0.103 |   1.167 |   -0.131 | 
     | CLK_I__L7_I525/Q             |   ^   | CLK_I__L7_N525 | CLKIN6  | 0.315 |   1.482 |    0.184 | 
     | u2/pixel_buf/mem_reg_0][31/C |   ^   | CLK_I__L7_N525 | DFE1    | 0.009 |   1.491 |    0.193 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_13][31/C 
Endpoint:   u2/pixel_buf/mem_reg_13][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.491
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.491
  Arrival Time                  0.194
  Slack Time                   -1.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                    |   v   | MDAT_I_31 |       |       |   0.000 |    1.297 | 
     | u2/pixel_buf/mem_reg_13][31/D |   v   | MDAT_I_31 | DFE1  | 0.194 |   0.194 |    1.491 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.297 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.234 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.101 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.051 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.775 | 
     | CLK_I__L3_I11/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.733 | 
     | CLK_I__L3_I11/Q               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.627 | 
     | CLK_I__L4_I14/A               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.627 | 
     | CLK_I__L4_I14/Q               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.538 | 
     | CLK_I__L5_I28/A               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.532 | 
     | CLK_I__L5_I28/Q               |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.411 | 
     | CLK_I__L6_I52/A               |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.407 | 
     | CLK_I__L6_I52/Q               |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.233 | 
     | CLK_I__L7_I525/A              |   v   | CLK_I__L6_N52  | CLKIN6  | 0.103 |   1.167 |   -0.131 | 
     | CLK_I__L7_I525/Q              |   ^   | CLK_I__L7_N525 | CLKIN6  | 0.315 |   1.482 |    0.184 | 
     | u2/pixel_buf/mem_reg_13][31/C |   ^   | CLK_I__L7_N525 | DFE1    | 0.009 |   1.491 |    0.194 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_15][31/C 
Endpoint:   u2/pixel_buf/mem_reg_15][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.491
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.491
  Arrival Time                  0.194
  Slack Time                   -1.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                    |   v   | MDAT_I_31 |       |       |   0.000 |    1.296 | 
     | u2/pixel_buf/mem_reg_15][31/D |   v   | MDAT_I_31 | DFE1  | 0.194 |   0.194 |    1.491 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.296 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.234 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.100 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.050 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.774 | 
     | CLK_I__L3_I11/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.732 | 
     | CLK_I__L3_I11/Q               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.626 | 
     | CLK_I__L4_I14/A               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.626 | 
     | CLK_I__L4_I14/Q               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.537 | 
     | CLK_I__L5_I28/A               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.532 | 
     | CLK_I__L5_I28/Q               |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.410 | 
     | CLK_I__L6_I52/A               |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.406 | 
     | CLK_I__L6_I52/Q               |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.233 | 
     | CLK_I__L7_I525/A              |   v   | CLK_I__L6_N52  | CLKIN6  | 0.103 |   1.167 |   -0.130 | 
     | CLK_I__L7_I525/Q              |   ^   | CLK_I__L7_N525 | CLKIN6  | 0.315 |   1.482 |    0.185 | 
     | u2/pixel_buf/mem_reg_15][31/C |   ^   | CLK_I__L7_N525 | DFE1    | 0.009 |   1.491 |    0.194 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_10][31/C 
Endpoint:   u2/pixel_buf/mem_reg_10][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.490
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.490
  Arrival Time                  0.194
  Slack Time                   -1.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                    |   v   | MDAT_I_31 |       |       |   0.000 |    1.296 | 
     | u2/pixel_buf/mem_reg_10][31/D |   v   | MDAT_I_31 | DFE1  | 0.194 |   0.194 |    1.490 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.296 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.234 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.100 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.050 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.774 | 
     | CLK_I__L3_I11/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.732 | 
     | CLK_I__L3_I11/Q               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.626 | 
     | CLK_I__L4_I14/A               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.626 | 
     | CLK_I__L4_I14/Q               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.537 | 
     | CLK_I__L5_I28/A               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.531 | 
     | CLK_I__L5_I28/Q               |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.410 | 
     | CLK_I__L6_I52/A               |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.406 | 
     | CLK_I__L6_I52/Q               |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.233 | 
     | CLK_I__L7_I525/A              |   v   | CLK_I__L6_N52  | CLKIN6  | 0.103 |   1.167 |   -0.130 | 
     | CLK_I__L7_I525/Q              |   ^   | CLK_I__L7_N525 | CLKIN6  | 0.315 |   1.482 |    0.185 | 
     | u2/pixel_buf/mem_reg_10][31/C |   ^   | CLK_I__L7_N525 | DFE1    | 0.008 |   1.490 |    0.194 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_11][31/C 
Endpoint:   u2/pixel_buf/mem_reg_11][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.490
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.490
  Arrival Time                  0.194
  Slack Time                   -1.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                    |   v   | MDAT_I_31 |       |       |   0.000 |    1.296 | 
     | u2/pixel_buf/mem_reg_11][31/D |   v   | MDAT_I_31 | DFE1  | 0.194 |   0.194 |    1.490 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.296 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.233 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.099 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.049 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.773 | 
     | CLK_I__L3_I11/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.732 | 
     | CLK_I__L3_I11/Q               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.625 | 
     | CLK_I__L4_I14/A               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.625 | 
     | CLK_I__L4_I14/Q               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.536 | 
     | CLK_I__L5_I28/A               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.531 | 
     | CLK_I__L5_I28/Q               |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.409 | 
     | CLK_I__L6_I52/A               |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.405 | 
     | CLK_I__L6_I52/Q               |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.232 | 
     | CLK_I__L7_I525/A              |   v   | CLK_I__L6_N52  | CLKIN6  | 0.103 |   1.167 |   -0.129 | 
     | CLK_I__L7_I525/Q              |   ^   | CLK_I__L7_N525 | CLKIN6  | 0.315 |   1.482 |    0.186 | 
     | u2/pixel_buf/mem_reg_11][31/C |   ^   | CLK_I__L7_N525 | DFE1    | 0.008 |   1.490 |    0.194 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_12][31/C 
Endpoint:   u2/pixel_buf/mem_reg_12][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.488
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.488
  Arrival Time                  0.194
  Slack Time                   -1.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                    |   v   | MDAT_I_31 |       |       |   0.000 |    1.294 | 
     | u2/pixel_buf/mem_reg_12][31/D |   v   | MDAT_I_31 | DFE1  | 0.194 |   0.194 |    1.488 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.294 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.231 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.098 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.048 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.772 | 
     | CLK_I__L3_I11/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.730 | 
     | CLK_I__L3_I11/Q               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.624 | 
     | CLK_I__L4_I14/A               |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.624 | 
     | CLK_I__L4_I14/Q               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.535 | 
     | CLK_I__L5_I28/A               |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.529 | 
     | CLK_I__L5_I28/Q               |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.408 | 
     | CLK_I__L6_I52/A               |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.404 | 
     | CLK_I__L6_I52/Q               |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.230 | 
     | CLK_I__L7_I525/A              |   v   | CLK_I__L6_N52  | CLKIN6  | 0.103 |   1.167 |   -0.128 | 
     | CLK_I__L7_I525/Q              |   ^   | CLK_I__L7_N525 | CLKIN6  | 0.315 |   1.482 |    0.188 | 
     | u2/pixel_buf/mem_reg_12][31/C |   ^   | CLK_I__L7_N525 | DFE1    | 0.006 |   1.488 |    0.194 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_8][16/C 
Endpoint:   u2/pixel_buf/mem_reg_8][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.494
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.494
  Arrival Time                  0.205
  Slack Time                   -1.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.289 | 
     | u2/pixel_buf/mem_reg_8][16/D |   v   | MDAT_I_16 | DFE1  | 0.205 |   0.205 |    1.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.289 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.226 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.092 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.042 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.766 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.725 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.628 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.628 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.529 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.523 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.283 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.215 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.034 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.032 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.205 | 
     | u2/pixel_buf/mem_reg_8][16/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.001 |   1.494 |    0.205 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_1][20/C 
Endpoint:   u2/pixel_buf/mem_reg_1][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.514
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.514
  Arrival Time                  0.225
  Slack Time                   -1.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.288 | 
     | u2/pixel_buf/mem_reg_1][20/D |   v   | MDAT_I_20 | DFE1  | 0.225 |   0.225 |    1.514 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.288 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.226 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.092 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.042 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.766 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.725 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.628 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.628 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.529 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.523 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.283 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.215 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.033 | 
     | CLK_I__L7_I498/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.006 |   1.261 |   -0.028 | 
     | CLK_I__L7_I498/Q             |   ^   | CLK_I__L7_N498 | CLKIN6  | 0.247 |   1.508 |    0.219 | 
     | u2/pixel_buf/mem_reg_1][20/C |   ^   | CLK_I__L7_N498 | DFE1    | 0.006 |   1.514 |    0.225 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_3][20/C 
Endpoint:   u2/pixel_buf/mem_reg_3][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.513
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.513
  Arrival Time                  0.225
  Slack Time                   -1.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.288 | 
     | u2/pixel_buf/mem_reg_3][20/D |   v   | MDAT_I_20 | DFE1  | 0.225 |   0.225 |    1.513 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.288 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.226 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.092 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.042 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.766 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.724 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.628 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.628 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.529 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.522 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.282 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.215 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.033 | 
     | CLK_I__L7_I498/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.006 |   1.261 |   -0.027 | 
     | CLK_I__L7_I498/Q             |   ^   | CLK_I__L7_N498 | CLKIN6  | 0.247 |   1.508 |    0.219 | 
     | u2/pixel_buf/mem_reg_3][20/C |   ^   | CLK_I__L7_N498 | DFE1    | 0.005 |   1.513 |    0.225 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_14][16/C 
Endpoint:   u2/pixel_buf/mem_reg_14][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.494
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.494
  Arrival Time                  0.206
  Slack Time                   -1.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                    |   v   | MDAT_I_16 |       |       |   0.000 |    1.288 | 
     | u2/pixel_buf/mem_reg_14][16/D |   v   | MDAT_I_16 | DFE1  | 0.206 |   0.206 |    1.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.288 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.225 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.091 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.041 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.765 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.724 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.627 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.627 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.528 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.522 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.282 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.214 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.033 | 
     | CLK_I__L7_I492/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.031 | 
     | CLK_I__L7_I492/Q              |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.206 | 
     | u2/pixel_buf/mem_reg_14][16/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.001 |   1.494 |    0.206 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_5][20/C 
Endpoint:   u2/pixel_buf/mem_reg_5][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.512
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.512
  Arrival Time                  0.225
  Slack Time                   -1.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.287 | 
     | u2/pixel_buf/mem_reg_5][20/D |   v   | MDAT_I_20 | DFE1  | 0.225 |   0.225 |    1.512 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.287 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.225 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.091 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.041 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.765 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.723 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.627 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.627 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.528 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.521 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.281 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.214 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.032 | 
     | CLK_I__L7_I498/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.006 |   1.261 |   -0.026 | 
     | CLK_I__L7_I498/Q             |   ^   | CLK_I__L7_N498 | CLKIN6  | 0.247 |   1.508 |    0.220 | 
     | u2/pixel_buf/mem_reg_5][20/C |   ^   | CLK_I__L7_N498 | DFE1    | 0.005 |   1.512 |    0.225 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_9][16/C 
Endpoint:   u2/pixel_buf/mem_reg_9][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.493
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.493
  Arrival Time                  0.207
  Slack Time                   -1.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.287 | 
     | u2/pixel_buf/mem_reg_9][16/D |   v   | MDAT_I_16 | DFE1  | 0.207 |   0.207 |    1.493 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.287 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.224 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.091 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.041 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.765 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.723 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.626 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.626 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.528 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.521 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.281 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.213 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.032 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.030 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.206 | 
     | u2/pixel_buf/mem_reg_9][16/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.000 |   1.493 |    0.207 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_0][20/C 
Endpoint:   u2/pixel_buf/mem_reg_0][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.512
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.512
  Arrival Time                  0.225
  Slack Time                   -1.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.286 | 
     | u2/pixel_buf/mem_reg_0][20/D |   v   | MDAT_I_20 | DFE1  | 0.225 |   0.225 |    1.512 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.286 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.224 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.090 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.040 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.764 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.723 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.626 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.626 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.527 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.521 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.281 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.213 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.031 | 
     | CLK_I__L7_I498/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.006 |   1.261 |   -0.026 | 
     | CLK_I__L7_I498/Q             |   ^   | CLK_I__L7_N498 | CLKIN6  | 0.247 |   1.508 |    0.221 | 
     | u2/pixel_buf/mem_reg_0][20/C |   ^   | CLK_I__L7_N498 | DFE1    | 0.004 |   1.512 |    0.225 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_2][16/C 
Endpoint:   u2/pixel_buf/mem_reg_2][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.493
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.493
  Arrival Time                  0.207
  Slack Time                   -1.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.286 | 
     | u2/pixel_buf/mem_reg_2][16/D |   v   | MDAT_I_16 | DFE1  | 0.207 |   0.207 |    1.493 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.286 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.224 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.090 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.040 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.764 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.722 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.626 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.626 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.527 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.521 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.281 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.213 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.031 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.030 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.207 | 
     | u2/pixel_buf/mem_reg_2][16/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.000 |   1.493 |    0.207 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_5][16/C 
Endpoint:   u2/pixel_buf/mem_reg_5][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.493
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.493
  Arrival Time                  0.208
  Slack Time                   -1.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.286 | 
     | u2/pixel_buf/mem_reg_5][16/D |   v   | MDAT_I_16 | DFE1  | 0.208 |   0.208 |    1.493 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.286 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.223 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.090 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.040 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.764 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.722 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.625 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.625 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.527 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.520 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.280 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.212 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.031 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.029 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.207 | 
     | u2/pixel_buf/mem_reg_5][16/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.000 |   1.493 |    0.208 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_3][16/C 
Endpoint:   u2/pixel_buf/mem_reg_3][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.493
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.493
  Arrival Time                  0.208
  Slack Time                   -1.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.286 | 
     | u2/pixel_buf/mem_reg_3][16/D |   v   | MDAT_I_16 | DFE1  | 0.208 |   0.208 |    1.493 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.286 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.223 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.090 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.039 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.763 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.722 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.625 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.625 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.526 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.520 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.280 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.212 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.031 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.029 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.207 | 
     | u2/pixel_buf/mem_reg_3][16/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.000 |   1.493 |    0.208 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_4][16/C 
Endpoint:   u2/pixel_buf/mem_reg_4][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.486
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.486
  Arrival Time                  0.208
  Slack Time                   -1.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.278 | 
     | u2/pixel_buf/mem_reg_4][16/D |   v   | MDAT_I_16 | DFE1  | 0.208 |   0.208 |    1.486 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.278 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.216 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.082 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.032 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.756 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.714 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.618 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.618 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.519 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.512 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.272 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.205 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.023 | 
     | CLK_I__L7_I499/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.006 |   1.261 |   -0.017 | 
     | CLK_I__L7_I499/Q             |   ^   | CLK_I__L7_N499 | CLKIN6  | 0.224 |   1.485 |    0.207 | 
     | u2/pixel_buf/mem_reg_4][16/C |   ^   | CLK_I__L7_N499 | DFE1    | 0.001 |   1.486 |    0.208 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_1][16/C 
Endpoint:   u2/pixel_buf/mem_reg_1][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.486
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.486
  Arrival Time                  0.208
  Slack Time                   -1.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.278 | 
     | u2/pixel_buf/mem_reg_1][16/D |   v   | MDAT_I_16 | DFE1  | 0.208 |   0.208 |    1.486 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.278 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.215 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.082 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.032 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.756 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.714 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.617 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.617 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.519 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.512 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.272 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.204 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.023 | 
     | CLK_I__L7_I499/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.006 |   1.261 |   -0.017 | 
     | CLK_I__L7_I499/Q             |   ^   | CLK_I__L7_N499 | CLKIN6  | 0.224 |   1.485 |    0.207 | 
     | u2/pixel_buf/mem_reg_1][16/C |   ^   | CLK_I__L7_N499 | DFE1    | 0.001 |   1.486 |    0.208 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_5][9/C 
Endpoint:   u2/pixel_buf/mem_reg_5][9/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[9]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.472
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.472
  Arrival Time                  0.197
  Slack Time                   -1.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[9]                   |   v   | MDAT_I_9 |       |       |   0.000 |    1.275 | 
     | u2/pixel_buf/mem_reg_5][9/D |   v   | MDAT_I_9 | DFE1  | 0.197 |   0.197 |    1.472 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.275 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.213 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.079 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.029 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.753 | 
     | CLK_I__L3_I11/A             |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.711 | 
     | CLK_I__L3_I11/Q             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.605 | 
     | CLK_I__L4_I14/A             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.605 | 
     | CLK_I__L4_I14/Q             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.516 | 
     | CLK_I__L5_I28/A             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.511 | 
     | CLK_I__L5_I28/Q             |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.389 | 
     | CLK_I__L6_I52/A             |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.385 | 
     | CLK_I__L6_I52/Q             |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.212 | 
     | CLK_I__L7_I530/A            |   v   | CLK_I__L6_N52  | CLKIN4  | 0.094 |   1.158 |   -0.117 | 
     | CLK_I__L7_I530/Q            |   ^   | CLK_I__L7_N530 | CLKIN4  | 0.310 |   1.468 |    0.193 | 
     | u2/pixel_buf/mem_reg_5][9/C |   ^   | CLK_I__L7_N530 | DFE1    | 0.004 |   1.472 |    0.197 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_6][31/C 
Endpoint:   u2/pixel_buf/mem_reg_6][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.463
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.463
  Arrival Time                  0.188
  Slack Time                   -1.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                   |   v   | MDAT_I_31 |       |       |   0.000 |    1.275 | 
     | u2/pixel_buf/mem_reg_6][31/D |   v   | MDAT_I_31 | DFE1  | 0.188 |   0.188 |    1.463 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.275 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.212 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.079 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.029 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.753 | 
     | CLK_I__L3_I11/A              |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.711 | 
     | CLK_I__L3_I11/Q              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.605 | 
     | CLK_I__L4_I14/A              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.605 | 
     | CLK_I__L4_I14/Q              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.516 | 
     | CLK_I__L5_I28/A              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.510 | 
     | CLK_I__L5_I28/Q              |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.388 | 
     | CLK_I__L6_I52/A              |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.385 | 
     | CLK_I__L6_I52/Q              |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.211 | 
     | CLK_I__L7_I528/A             |   v   | CLK_I__L6_N52  | CLKIN6  | 0.095 |   1.159 |   -0.116 | 
     | CLK_I__L7_I528/Q             |   ^   | CLK_I__L7_N528 | CLKIN6  | 0.298 |   1.458 |    0.183 | 
     | u2/pixel_buf/mem_reg_6][31/C |   ^   | CLK_I__L7_N528 | DFE1    | 0.005 |   1.463 |    0.188 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_8][8/C 
Endpoint:   u2/pixel_buf/mem_reg_8][8/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[8]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.504
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.504
  Arrival Time                  0.230
  Slack Time                   -1.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[8]                   |   v   | MDAT_I_8 |       |       |   0.000 |    1.274 | 
     | u2/pixel_buf/mem_reg_8][8/D |   v   | MDAT_I_8 | DFE1  | 0.230 |   0.230 |    1.504 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.274 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.211 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.078 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.028 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.752 | 
     | CLK_I__I0/A                 |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.710 | 
     | CLK_I__I0/Q                 |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/A             |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/Q             |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.515 | 
     | CLK_I__L5_I25/A             |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.508 | 
     | CLK_I__L5_I25/Q             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.268 | 
     | CLK_I__L6_I49/A             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.200 | 
     | CLK_I__L6_I49/Q             |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.019 | 
     | CLK_I__L7_I496/A            |   v   | CLK_I__L6_N49  | CLKIN6  | 0.004 |   1.259 |   -0.015 | 
     | CLK_I__L7_I496/Q            |   ^   | CLK_I__L7_N496 | CLKIN6  | 0.244 |   1.503 |    0.229 | 
     | u2/pixel_buf/mem_reg_8][8/C |   ^   | CLK_I__L7_N496 | DFE1    | 0.001 |   1.504 |    0.230 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_6][9/C 
Endpoint:   u2/pixel_buf/mem_reg_6][9/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[9]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.472
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.472
  Arrival Time                  0.198
  Slack Time                   -1.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[9]                   |   v   | MDAT_I_9 |       |       |   0.000 |    1.274 | 
     | u2/pixel_buf/mem_reg_6][9/D |   v   | MDAT_I_9 | DFE1  | 0.198 |   0.198 |    1.472 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.274 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.211 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.078 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.028 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.752 | 
     | CLK_I__L3_I11/A             |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.710 | 
     | CLK_I__L3_I11/Q             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.604 | 
     | CLK_I__L4_I14/A             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.604 | 
     | CLK_I__L4_I14/Q             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.515 | 
     | CLK_I__L5_I28/A             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.509 | 
     | CLK_I__L5_I28/Q             |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.387 | 
     | CLK_I__L6_I52/A             |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.384 | 
     | CLK_I__L6_I52/Q             |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.210 | 
     | CLK_I__L7_I530/A            |   v   | CLK_I__L6_N52  | CLKIN4  | 0.094 |   1.158 |   -0.116 | 
     | CLK_I__L7_I530/Q            |   ^   | CLK_I__L7_N530 | CLKIN4  | 0.310 |   1.468 |    0.194 | 
     | u2/pixel_buf/mem_reg_6][9/C |   ^   | CLK_I__L7_N530 | DFE1    | 0.004 |   1.472 |    0.198 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_9][8/C 
Endpoint:   u2/pixel_buf/mem_reg_9][8/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[8]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.503
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.503
  Arrival Time                  0.230
  Slack Time                   -1.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[8]                   |   v   | MDAT_I_8 |       |       |   0.000 |    1.274 | 
     | u2/pixel_buf/mem_reg_9][8/D |   v   | MDAT_I_8 | DFE1  | 0.230 |   0.230 |    1.503 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.274 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.211 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.077 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.027 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.751 | 
     | CLK_I__I0/A                 |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.710 | 
     | CLK_I__I0/Q                 |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/A             |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/Q             |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.514 | 
     | CLK_I__L5_I25/A             |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.508 | 
     | CLK_I__L5_I25/Q             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.268 | 
     | CLK_I__L6_I49/A             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.200 | 
     | CLK_I__L6_I49/Q             |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.019 | 
     | CLK_I__L7_I496/A            |   v   | CLK_I__L6_N49  | CLKIN6  | 0.004 |   1.259 |   -0.015 | 
     | CLK_I__L7_I496/Q            |   ^   | CLK_I__L7_N496 | CLKIN6  | 0.244 |   1.503 |    0.229 | 
     | u2/pixel_buf/mem_reg_9][8/C |   ^   | CLK_I__L7_N496 | DFE1    | 0.001 |   1.503 |    0.230 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_13][8/C 
Endpoint:   u2/pixel_buf/mem_reg_13][8/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[8]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.503
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.503
  Arrival Time                  0.229
  Slack Time                   -1.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |          |       |       |  Time   |   Time   | 
     |------------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[8]                    |   v   | MDAT_I_8 |       |       |   0.000 |    1.274 | 
     | u2/pixel_buf/mem_reg_13][8/D |   v   | MDAT_I_8 | DFE1  | 0.229 |   0.229 |    1.503 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.274 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.211 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.077 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.027 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.751 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.710 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.514 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.508 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.268 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.200 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.019 | 
     | CLK_I__L7_I496/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.004 |   1.259 |   -0.015 | 
     | CLK_I__L7_I496/Q             |   ^   | CLK_I__L7_N496 | CLKIN6  | 0.244 |   1.503 |    0.229 | 
     | u2/pixel_buf/mem_reg_13][8/C |   ^   | CLK_I__L7_N496 | DFE1    | 0.000 |   1.503 |    0.229 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_2][9/C 
Endpoint:   u2/pixel_buf/mem_reg_2][9/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[9]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.472
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.472
  Arrival Time                  0.199
  Slack Time                   -1.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[9]                   |   v   | MDAT_I_9 |       |       |   0.000 |    1.273 | 
     | u2/pixel_buf/mem_reg_2][9/D |   v   | MDAT_I_9 | DFE1  | 0.199 |   0.199 |    1.472 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.273 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.211 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.077 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.027 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.751 | 
     | CLK_I__L3_I11/A             |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.709 | 
     | CLK_I__L3_I11/Q             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.603 | 
     | CLK_I__L4_I14/A             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.603 | 
     | CLK_I__L4_I14/Q             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.514 | 
     | CLK_I__L5_I28/A             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.508 | 
     | CLK_I__L5_I28/Q             |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.387 | 
     | CLK_I__L6_I52/A             |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.383 | 
     | CLK_I__L6_I52/Q             |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.210 | 
     | CLK_I__L7_I530/A            |   v   | CLK_I__L6_N52  | CLKIN4  | 0.094 |   1.158 |   -0.115 | 
     | CLK_I__L7_I530/Q            |   ^   | CLK_I__L7_N530 | CLKIN4  | 0.310 |   1.468 |    0.195 | 
     | u2/pixel_buf/mem_reg_2][9/C |   ^   | CLK_I__L7_N530 | DFE1    | 0.004 |   1.472 |    0.199 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_12][8/C 
Endpoint:   u2/pixel_buf/mem_reg_12][8/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[8]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.503
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.503
  Arrival Time                  0.230
  Slack Time                   -1.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |          |       |       |  Time   |   Time   | 
     |------------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[8]                    |   v   | MDAT_I_8 |       |       |   0.000 |    1.273 | 
     | u2/pixel_buf/mem_reg_12][8/D |   v   | MDAT_I_8 | DFE1  | 0.230 |   0.230 |    1.503 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.273 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.211 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.077 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.027 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.751 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.709 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.613 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.514 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.507 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.267 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.199 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.018 | 
     | CLK_I__L7_I496/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.004 |   1.259 |   -0.014 | 
     | CLK_I__L7_I496/Q             |   ^   | CLK_I__L7_N496 | CLKIN6  | 0.244 |   1.503 |    0.229 | 
     | u2/pixel_buf/mem_reg_12][8/C |   ^   | CLK_I__L7_N496 | DFE1    | 0.000 |   1.503 |    0.230 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_3][9/C 
Endpoint:   u2/pixel_buf/mem_reg_3][9/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[9]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.472
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.472
  Arrival Time                  0.199
  Slack Time                   -1.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[9]                   |   v   | MDAT_I_9 |       |       |   0.000 |    1.273 | 
     | u2/pixel_buf/mem_reg_3][9/D |   v   | MDAT_I_9 | DFE1  | 0.199 |   0.199 |    1.472 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.273 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.210 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.077 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.027 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.751 | 
     | CLK_I__L3_I11/A             |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.709 | 
     | CLK_I__L3_I11/Q             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.603 | 
     | CLK_I__L4_I14/A             |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.603 | 
     | CLK_I__L4_I14/Q             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.514 | 
     | CLK_I__L5_I28/A             |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.508 | 
     | CLK_I__L5_I28/Q             |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.386 | 
     | CLK_I__L6_I52/A             |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.383 | 
     | CLK_I__L6_I52/Q             |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.209 | 
     | CLK_I__L7_I530/A            |   v   | CLK_I__L6_N52  | CLKIN4  | 0.094 |   1.158 |   -0.115 | 
     | CLK_I__L7_I530/Q            |   ^   | CLK_I__L7_N530 | CLKIN4  | 0.310 |   1.468 |    0.195 | 
     | u2/pixel_buf/mem_reg_3][9/C |   ^   | CLK_I__L7_N530 | DFE1    | 0.004 |   1.472 |    0.199 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_9][31/C 
Endpoint:   u2/pixel_buf/mem_reg_9][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.463
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.463
  Arrival Time                  0.190
  Slack Time                   -1.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                   |   v   | MDAT_I_31 |       |       |   0.000 |    1.273 | 
     | u2/pixel_buf/mem_reg_9][31/D |   v   | MDAT_I_31 | DFE1  | 0.190 |   0.190 |    1.463 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.273 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.210 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.077 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.026 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.750 | 
     | CLK_I__L3_I11/A              |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.709 | 
     | CLK_I__L3_I11/Q              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.603 | 
     | CLK_I__L4_I14/A              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.603 | 
     | CLK_I__L4_I14/Q              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.513 | 
     | CLK_I__L5_I28/A              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.508 | 
     | CLK_I__L5_I28/Q              |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.386 | 
     | CLK_I__L6_I52/A              |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.383 | 
     | CLK_I__L6_I52/Q              |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.209 | 
     | CLK_I__L7_I528/A             |   v   | CLK_I__L6_N52  | CLKIN6  | 0.095 |   1.159 |   -0.114 | 
     | CLK_I__L7_I528/Q             |   ^   | CLK_I__L7_N528 | CLKIN6  | 0.298 |   1.458 |    0.185 | 
     | u2/pixel_buf/mem_reg_9][31/C |   ^   | CLK_I__L7_N528 | DFE1    | 0.005 |   1.463 |    0.190 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin u1/vtim_reg_1/C 
Endpoint:   u1/vtim_reg_1/D (v) checked with  leading edge of 'my_clock'
Beginpoint: SDAT_I[1]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.484
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.484
  Arrival Time                  0.211
  Slack Time                   -1.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | SDAT_I[1]       |   v   | SDAT_I_1 |        |       |   0.000 |    1.273 | 
     | u1/U353/A       |   v   | SDAT_I_1 | NAND22 | 0.011 |   0.011 |    1.284 | 
     | u1/U353/Q       |   ^   | u1/n99   | NAND22 | 0.093 |   0.104 |    1.377 | 
     | u1/U352/A       |   ^   | u1/n99   | INV3   | 0.000 |   0.104 |    1.377 | 
     | u1/U352/Q       |   v   | u1/n271  | INV3   | 0.107 |   0.211 |    1.484 | 
     | u1/vtim_reg_1/D |   v   | u1/n271  | DFEC3  | 0.000 |   0.211 |    1.484 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -1.273 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.210 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.076 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.026 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |   -0.758 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |   -0.725 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |   -0.616 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |   -0.616 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |   -0.494 | 
     | CLK_I__L5_I21/A  |   v   | CLK_I__L4_N10  | CLKIN12 | 0.030 |   0.809 |   -0.464 | 
     | CLK_I__L5_I21/Q  |   ^   | CLK_I__L5_N21  | CLKIN12 | 0.206 |   1.015 |   -0.258 | 
     | CLK_I__L6_I41/A  |   ^   | CLK_I__L5_N21  | CLKIN15 | 0.018 |   1.033 |   -0.240 | 
     | CLK_I__L6_I41/Q  |   v   | CLK_I__L6_N41  | CLKIN15 | 0.173 |   1.206 |   -0.067 | 
     | CLK_I__L7_I413/A |   v   | CLK_I__L6_N41  | CLKIN6  | 0.002 |   1.208 |   -0.065 | 
     | CLK_I__L7_I413/Q |   ^   | CLK_I__L7_N413 | CLKIN6  | 0.266 |   1.474 |    0.201 | 
     | u1/vtim_reg_1/C  |   ^   | CLK_I__L7_N413 | DFEC3   | 0.010 |   1.484 |    0.211 | 
     +----------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin u1/ctrl_reg_1/C 
Endpoint:   u1/ctrl_reg_1/D (v) checked with  leading edge of 'my_clock'
Beginpoint: SDAT_I[1]       (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.484
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.484
  Arrival Time                  0.211
  Slack Time                   -1.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | SDAT_I[1]       |   v   | SDAT_I_1 |        |       |   0.000 |    1.273 | 
     | u1/U353/A       |   v   | SDAT_I_1 | NAND22 | 0.011 |   0.011 |    1.284 | 
     | u1/U353/Q       |   ^   | u1/n99   | NAND22 | 0.093 |   0.104 |    1.377 | 
     | u1/U352/A       |   ^   | u1/n99   | INV3   | 0.000 |   0.104 |    1.377 | 
     | u1/U352/Q       |   v   | u1/n271  | INV3   | 0.107 |   0.211 |    1.484 | 
     | u1/ctrl_reg_1/D |   v   | u1/n271  | DFEC1  | 0.000 |   0.211 |    1.484 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -1.273 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.210 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.076 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.026 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |   -0.758 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |   -0.725 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |   -0.615 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |   -0.615 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |   -0.493 | 
     | CLK_I__L5_I21/A  |   v   | CLK_I__L4_N10  | CLKIN12 | 0.030 |   0.809 |   -0.463 | 
     | CLK_I__L5_I21/Q  |   ^   | CLK_I__L5_N21  | CLKIN12 | 0.206 |   1.015 |   -0.258 | 
     | CLK_I__L6_I41/A  |   ^   | CLK_I__L5_N21  | CLKIN15 | 0.018 |   1.033 |   -0.240 | 
     | CLK_I__L6_I41/Q  |   v   | CLK_I__L6_N41  | CLKIN15 | 0.173 |   1.206 |   -0.067 | 
     | CLK_I__L7_I413/A |   v   | CLK_I__L6_N41  | CLKIN6  | 0.002 |   1.208 |   -0.065 | 
     | CLK_I__L7_I413/Q |   ^   | CLK_I__L7_N413 | CLKIN6  | 0.266 |   1.474 |    0.201 | 
     | u1/ctrl_reg_1/C  |   ^   | CLK_I__L7_N413 | DFEC1   | 0.010 |   1.484 |    0.211 | 
     +----------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_14][20/C 
Endpoint:   u2/pixel_buf/mem_reg_14][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.494
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.494
  Arrival Time                  0.223
  Slack Time                   -1.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                    |   v   | MDAT_I_20 |       |       |   0.000 |    1.271 | 
     | u2/pixel_buf/mem_reg_14][20/D |   v   | MDAT_I_20 | DFE1  | 0.223 |   0.223 |    1.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.271 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.209 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.075 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.025 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.749 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.707 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.611 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.611 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.512 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.506 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.266 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.198 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.016 | 
     | CLK_I__L7_I492/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.015 | 
     | CLK_I__L7_I492/Q              |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.222 | 
     | u2/pixel_buf/mem_reg_14][20/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.001 |   1.494 |    0.223 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_15][9/C 
Endpoint:   u2/pixel_buf/mem_reg_15][9/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[9]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.471
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.471
  Arrival Time                  0.201
  Slack Time                   -1.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |          |       |       |  Time   |   Time   | 
     |------------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[9]                    |   v   | MDAT_I_9 |       |       |   0.000 |    1.271 | 
     | u2/pixel_buf/mem_reg_15][9/D |   v   | MDAT_I_9 | DFE1  | 0.201 |   0.201 |    1.471 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.271 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.208 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.075 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.024 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.748 | 
     | CLK_I__L3_I11/A              |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.707 | 
     | CLK_I__L3_I11/Q              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.601 | 
     | CLK_I__L4_I14/A              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.601 | 
     | CLK_I__L4_I14/Q              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.511 | 
     | CLK_I__L5_I28/A              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.506 | 
     | CLK_I__L5_I28/Q              |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.384 | 
     | CLK_I__L6_I52/A              |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.381 | 
     | CLK_I__L6_I52/Q              |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.207 | 
     | CLK_I__L7_I530/A             |   v   | CLK_I__L6_N52  | CLKIN4  | 0.094 |   1.158 |   -0.113 | 
     | CLK_I__L7_I530/Q             |   ^   | CLK_I__L7_N530 | CLKIN4  | 0.310 |   1.468 |    0.197 | 
     | u2/pixel_buf/mem_reg_15][9/C |   ^   | CLK_I__L7_N530 | DFE1    | 0.003 |   1.471 |    0.201 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_6][20/C 
Endpoint:   u2/pixel_buf/mem_reg_6][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.494
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.494
  Arrival Time                  0.223
  Slack Time                   -1.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.270 | 
     | u2/pixel_buf/mem_reg_6][20/D |   v   | MDAT_I_20 | DFE1  | 0.223 |   0.223 |    1.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.270 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.208 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.074 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.024 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.748 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.706 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.610 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.610 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.511 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.505 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.265 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.197 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.015 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.014 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.223 | 
     | u2/pixel_buf/mem_reg_6][20/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.001 |   1.494 |    0.223 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_7][20/C 
Endpoint:   u2/pixel_buf/mem_reg_7][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.494
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.494
  Arrival Time                  0.224
  Slack Time                   -1.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.270 | 
     | u2/pixel_buf/mem_reg_7][20/D |   v   | MDAT_I_20 | DFE1  | 0.224 |   0.224 |    1.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.270 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.207 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.074 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.024 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.748 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.706 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.609 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.609 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.511 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.504 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.264 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.196 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.015 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.013 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.223 | 
     | u2/pixel_buf/mem_reg_7][20/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.000 |   1.494 |    0.224 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_2][20/C 
Endpoint:   u2/pixel_buf/mem_reg_2][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.493
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.493
  Arrival Time                  0.224
  Slack Time                   -1.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.269 | 
     | u2/pixel_buf/mem_reg_2][20/D |   v   | MDAT_I_20 | DFE1  | 0.224 |   0.224 |    1.493 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.269 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.206 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.073 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.023 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.747 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.705 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.609 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.609 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.510 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.503 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.263 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.195 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.014 | 
     | CLK_I__L7_I492/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.013 | 
     | CLK_I__L7_I492/Q             |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.224 | 
     | u2/pixel_buf/mem_reg_2][20/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.000 |   1.493 |    0.224 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_7][16/C 
Endpoint:   u2/pixel_buf/mem_reg_7][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.471
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.471
  Arrival Time                  0.204
  Slack Time                   -1.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.267 | 
     | u2/pixel_buf/mem_reg_7][16/D |   v   | MDAT_I_16 | DFE1  | 0.204 |   0.204 |    1.471 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.267 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.204 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.071 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.021 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.745 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.703 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.606 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.606 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.507 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.501 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.261 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.193 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.012 | 
     | CLK_I__L7_I501/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.003 |   1.258 |   -0.009 | 
     | CLK_I__L7_I501/Q             |   ^   | CLK_I__L7_N501 | CLKIN6  | 0.212 |   1.470 |    0.203 | 
     | u2/pixel_buf/mem_reg_7][16/C |   ^   | CLK_I__L7_N501 | DFE1    | 0.001 |   1.471 |    0.204 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_11][16/C 
Endpoint:   u2/pixel_buf/mem_reg_11][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.468
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.468
  Arrival Time                  0.203
  Slack Time                   -1.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                    |   v   | MDAT_I_16 |       |       |   0.000 |    1.265 | 
     | u2/pixel_buf/mem_reg_11][16/D |   v   | MDAT_I_16 | DFE1  | 0.203 |   0.203 |    1.468 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.265 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.203 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.069 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.019 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.743 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.702 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.605 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.605 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.506 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.500 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.260 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.192 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.010 | 
     | CLK_I__L7_I497/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.008 | 
     | CLK_I__L7_I497/Q              |   ^   | CLK_I__L7_N497 | CLKIN6  | 0.210 |   1.467 |    0.201 | 
     | u2/pixel_buf/mem_reg_11][16/C |   ^   | CLK_I__L7_N497 | DFE1    | 0.002 |   1.468 |    0.203 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_10][16/C 
Endpoint:   u2/pixel_buf/mem_reg_10][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.468
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.468
  Arrival Time                  0.204
  Slack Time                   -1.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                    |   v   | MDAT_I_16 |       |       |   0.000 |    1.264 | 
     | u2/pixel_buf/mem_reg_10][16/D |   v   | MDAT_I_16 | DFE1  | 0.204 |   0.204 |    1.468 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.264 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.202 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.068 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.018 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.742 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.700 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.604 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.604 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.505 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.499 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.258 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.191 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.009 | 
     | CLK_I__L7_I497/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.007 | 
     | CLK_I__L7_I497/Q              |   ^   | CLK_I__L7_N497 | CLKIN6  | 0.210 |   1.467 |    0.202 | 
     | u2/pixel_buf/mem_reg_10][16/C |   ^   | CLK_I__L7_N497 | DFE1    | 0.001 |   1.468 |    0.204 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_13][16/C 
Endpoint:   u2/pixel_buf/mem_reg_13][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.469
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.469
  Arrival Time                  0.205
  Slack Time                   -1.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                    |   v   | MDAT_I_16 |       |       |   0.000 |    1.264 | 
     | u2/pixel_buf/mem_reg_13][16/D |   v   | MDAT_I_16 | DFE1  | 0.205 |   0.205 |    1.469 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.264 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.201 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.068 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.018 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.742 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.700 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.603 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.603 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.505 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.498 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.258 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.190 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.009 | 
     | CLK_I__L7_I497/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.007 | 
     | CLK_I__L7_I497/Q              |   ^   | CLK_I__L7_N497 | CLKIN6  | 0.210 |   1.467 |    0.203 | 
     | u2/pixel_buf/mem_reg_13][16/C |   ^   | CLK_I__L7_N497 | DFE1    | 0.002 |   1.469 |    0.205 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_6][16/C 
Endpoint:   u2/pixel_buf/mem_reg_6][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.468
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.468
  Arrival Time                  0.204
  Slack Time                   -1.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                   |   v   | MDAT_I_16 |       |       |   0.000 |    1.264 | 
     | u2/pixel_buf/mem_reg_6][16/D |   v   | MDAT_I_16 | DFE1  | 0.204 |   0.204 |    1.468 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.264 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.201 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.068 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.018 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.742 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.700 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.603 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.603 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.505 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.498 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.258 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.190 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.009 | 
     | CLK_I__L7_I497/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.007 | 
     | CLK_I__L7_I497/Q             |   ^   | CLK_I__L7_N497 | CLKIN6  | 0.210 |   1.467 |    0.203 | 
     | u2/pixel_buf/mem_reg_6][16/C |   ^   | CLK_I__L7_N497 | DFE1    | 0.001 |   1.468 |    0.204 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_15][16/C 
Endpoint:   u2/pixel_buf/mem_reg_15][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.469
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.469
  Arrival Time                  0.206
  Slack Time                   -1.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                    |   v   | MDAT_I_16 |       |       |   0.000 |    1.263 | 
     | u2/pixel_buf/mem_reg_15][16/D |   v   | MDAT_I_16 | DFE1  | 0.206 |   0.206 |    1.469 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.263 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.200 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.067 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.017 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.741 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.699 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.602 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.602 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.504 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.497 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.257 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.189 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.008 | 
     | CLK_I__L7_I497/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.006 | 
     | CLK_I__L7_I497/Q              |   ^   | CLK_I__L7_N497 | CLKIN6  | 0.210 |   1.467 |    0.204 | 
     | u2/pixel_buf/mem_reg_15][16/C |   ^   | CLK_I__L7_N497 | DFE1    | 0.002 |   1.469 |    0.206 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_12][16/C 
Endpoint:   u2/pixel_buf/mem_reg_12][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[16]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.469
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.469
  Arrival Time                  0.206
  Slack Time                   -1.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[16]                    |   v   | MDAT_I_16 |       |       |   0.000 |    1.263 | 
     | u2/pixel_buf/mem_reg_12][16/D |   v   | MDAT_I_16 | DFE1  | 0.206 |   0.206 |    1.469 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.263 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.200 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.067 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.017 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.741 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.699 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.602 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.602 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.504 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.497 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.257 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.189 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.008 | 
     | CLK_I__L7_I497/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.006 | 
     | CLK_I__L7_I497/Q              |   ^   | CLK_I__L7_N497 | CLKIN6  | 0.210 |   1.467 |    0.204 | 
     | u2/pixel_buf/mem_reg_12][16/C |   ^   | CLK_I__L7_N497 | DFE1    | 0.002 |   1.469 |    0.206 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_4][20/C 
Endpoint:   u2/pixel_buf/mem_reg_4][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.488
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.488
  Arrival Time                  0.225
  Slack Time                   -1.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                   |   v   | MDAT_I_20 |       |       |   0.000 |    1.263 | 
     | u2/pixel_buf/mem_reg_4][20/D |   v   | MDAT_I_20 | DFE1  | 0.225 |   0.225 |    1.488 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.263 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.200 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.066 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.016 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.740 | 
     | CLK_I__I0/A                  |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.699 | 
     | CLK_I__I0/Q                  |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.602 | 
     | CLK_I__L4_I13/A              |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.602 | 
     | CLK_I__L4_I13/Q              |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.503 | 
     | CLK_I__L5_I25/A              |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.497 | 
     | CLK_I__L5_I25/Q              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.257 | 
     | CLK_I__L6_I49/A              |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.189 | 
     | CLK_I__L6_I49/Q              |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.008 | 
     | CLK_I__L7_I495/A             |   v   | CLK_I__L6_N49  | CLKIN6  | 0.005 |   1.260 |   -0.003 | 
     | CLK_I__L7_I495/Q             |   ^   | CLK_I__L7_N495 | CLKIN6  | 0.228 |   1.488 |    0.225 | 
     | u2/pixel_buf/mem_reg_4][20/C |   ^   | CLK_I__L7_N495 | DFE1    | 0.000 |   1.488 |    0.225 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_2][8/C 
Endpoint:   u2/pixel_buf/mem_reg_2][8/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[8]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.494
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.494
  Arrival Time                  0.232
  Slack Time                   -1.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[8]                   |   v   | MDAT_I_8 |       |       |   0.000 |    1.262 | 
     | u2/pixel_buf/mem_reg_2][8/D |   v   | MDAT_I_8 | DFE1  | 0.232 |   0.232 |    1.494 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.262 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.199 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.066 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.016 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.740 | 
     | CLK_I__I0/A                 |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.698 | 
     | CLK_I__I0/Q                 |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.601 | 
     | CLK_I__L4_I13/A             |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.601 | 
     | CLK_I__L4_I13/Q             |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.503 | 
     | CLK_I__L5_I25/A             |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.496 | 
     | CLK_I__L5_I25/Q             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.256 | 
     | CLK_I__L6_I49/A             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.188 | 
     | CLK_I__L6_I49/Q             |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.007 | 
     | CLK_I__L7_I492/A            |   v   | CLK_I__L6_N49  | CLKIN6  | 0.002 |   1.257 |   -0.006 | 
     | CLK_I__L7_I492/Q            |   ^   | CLK_I__L7_N492 | CLKIN6  | 0.237 |   1.493 |    0.231 | 
     | u2/pixel_buf/mem_reg_2][8/C |   ^   | CLK_I__L7_N492 | DFE1    | 0.001 |   1.494 |    0.232 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_15][20/C 
Endpoint:   u2/pixel_buf/mem_reg_15][20/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[20]                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.479
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.479
  Arrival Time                  0.223
  Slack Time                   -1.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                               |       |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[20]                    |   v   | MDAT_I_20 |       |       |   0.000 |    1.256 | 
     | u2/pixel_buf/mem_reg_15][20/D |   v   | MDAT_I_20 | DFE1  | 0.223 |   0.223 |    1.479 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                               |       |                |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                         |   ^   | CLK_I          |         |       |   0.000 |   -1.256 | 
     | CLK_I__L1_I0/A                |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.193 | 
     | CLK_I__L1_I0/Q                |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.060 | 
     | CLK_I__L2_I8/A                |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.010 | 
     | CLK_I__L2_I8/Q                |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.734 | 
     | CLK_I__I0/A                   |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.692 | 
     | CLK_I__I0/Q                   |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.595 | 
     | CLK_I__L4_I13/A               |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.595 | 
     | CLK_I__L4_I13/Q               |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.496 | 
     | CLK_I__L5_I25/A               |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.490 | 
     | CLK_I__L5_I25/Q               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.250 | 
     | CLK_I__L6_I49/A               |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.182 | 
     | CLK_I__L6_I49/Q               |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.001 | 
     | CLK_I__L7_I500/A              |   v   | CLK_I__L6_N49  | CLKIN6  | 0.003 |   1.258 |    0.002 | 
     | CLK_I__L7_I500/Q              |   ^   | CLK_I__L7_N500 | CLKIN6  | 0.216 |   1.474 |    0.219 | 
     | u2/pixel_buf/mem_reg_15][20/C |   ^   | CLK_I__L7_N500 | DFE1    | 0.004 |   1.479 |    0.223 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_7][3/C 
Endpoint:   u2/pixel_buf/mem_reg_7][3/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[3]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.514
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.514
  Arrival Time                  0.258
  Slack Time                   -1.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[3]                   |   v   | MDAT_I_3 |       |       |   0.000 |    1.256 | 
     | u2/pixel_buf/mem_reg_7][3/D |   v   | MDAT_I_3 | DFE1  | 0.258 |   0.258 |    1.514 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.256 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.193 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.059 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.009 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.733 | 
     | CLK_I__I0/A                 |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.692 | 
     | CLK_I__I0/Q                 |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.595 | 
     | CLK_I__L4_I13/A             |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.595 | 
     | CLK_I__L4_I13/Q             |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.496 | 
     | CLK_I__L5_I25/A             |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.490 | 
     | CLK_I__L5_I25/Q             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.250 | 
     | CLK_I__L6_I49/A             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.182 | 
     | CLK_I__L6_I49/Q             |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |   -0.001 | 
     | CLK_I__L7_I498/A            |   v   | CLK_I__L6_N49  | CLKIN6  | 0.006 |   1.261 |    0.005 | 
     | CLK_I__L7_I498/Q            |   ^   | CLK_I__L7_N498 | CLKIN6  | 0.247 |   1.508 |    0.252 | 
     | u2/pixel_buf/mem_reg_7][3/C |   ^   | CLK_I__L7_N498 | DFE1    | 0.006 |   1.514 |    0.258 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_0][8/C 
Endpoint:   u2/pixel_buf/mem_reg_0][8/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[8]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.488
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.488
  Arrival Time                  0.233
  Slack Time                   -1.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net    |  Cell | Delay | Arrival | Required | 
     |                             |       |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+-------+---------+----------| 
     | MDAT_I[8]                   |   v   | MDAT_I_8 |       |       |   0.000 |    1.255 | 
     | u2/pixel_buf/mem_reg_0][8/D |   v   | MDAT_I_8 | DFE1  | 0.233 |   0.233 |    1.488 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                             |       |                |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                       |   ^   | CLK_I          |         |       |   0.000 |   -1.255 | 
     | CLK_I__L1_I0/A              |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.192 | 
     | CLK_I__L1_I0/Q              |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.059 | 
     | CLK_I__L2_I8/A              |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.009 | 
     | CLK_I__L2_I8/Q              |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.733 | 
     | CLK_I__I0/A                 |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.691 | 
     | CLK_I__I0/Q                 |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |   -0.594 | 
     | CLK_I__L4_I13/A             |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |   -0.594 | 
     | CLK_I__L4_I13/Q             |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |   -0.496 | 
     | CLK_I__L5_I25/A             |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |   -0.489 | 
     | CLK_I__L5_I25/Q             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |   -0.249 | 
     | CLK_I__L6_I49/A             |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |   -0.181 | 
     | CLK_I__L6_I49/Q             |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |    0.000 | 
     | CLK_I__L7_I495/A            |   v   | CLK_I__L6_N49  | CLKIN6  | 0.005 |   1.260 |    0.005 | 
     | CLK_I__L7_I495/Q            |   ^   | CLK_I__L7_N495 | CLKIN6  | 0.228 |   1.488 |    0.233 | 
     | u2/pixel_buf/mem_reg_0][8/C |   ^   | CLK_I__L7_N495 | DFE1    | 0.000 |   1.488 |    0.233 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_7][31/C 
Endpoint:   u2/pixel_buf/mem_reg_7][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.442
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.442
  Arrival Time                  0.187
  Slack Time                   -1.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                   |   v   | MDAT_I_31 |       |       |   0.000 |    1.254 | 
     | u2/pixel_buf/mem_reg_7][31/D |   v   | MDAT_I_31 | DFE1  | 0.187 |   0.187 |    1.442 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.254 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.192 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.058 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.008 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.732 | 
     | CLK_I__L3_I11/A              |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.690 | 
     | CLK_I__L3_I11/Q              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.584 | 
     | CLK_I__L4_I14/A              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.584 | 
     | CLK_I__L4_I14/Q              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.495 | 
     | CLK_I__L5_I28/A              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.490 | 
     | CLK_I__L5_I28/Q              |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.368 | 
     | CLK_I__L6_I52/A              |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.364 | 
     | CLK_I__L6_I52/Q              |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.191 | 
     | CLK_I__L7_I524/A             |   v   | CLK_I__L6_N52  | CLKIN6  | 0.106 |   1.170 |   -0.085 | 
     | CLK_I__L7_I524/Q             |   ^   | CLK_I__L7_N524 | CLKIN6  | 0.268 |   1.438 |    0.183 | 
     | u2/pixel_buf/mem_reg_7][31/C |   ^   | CLK_I__L7_N524 | DFE1    | 0.004 |   1.442 |    0.187 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin u2/pixel_buf/mem_reg_3][31/C 
Endpoint:   u2/pixel_buf/mem_reg_3][31/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: MDAT_I[31]                   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.442
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.442
  Arrival Time                  0.188
  Slack Time                   -1.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net    |  Cell | Delay | Arrival | Required | 
     |                              |       |           |       |       |  Time   |   Time   | 
     |------------------------------+-------+-----------+-------+-------+---------+----------| 
     | MDAT_I[31]                   |   v   | MDAT_I_31 |       |       |   0.000 |    1.254 | 
     | u2/pixel_buf/mem_reg_3][31/D |   v   | MDAT_I_31 | DFE1  | 0.188 |   0.188 |    1.442 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                              |       |                |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                        |   ^   | CLK_I          |         |       |   0.000 |   -1.254 | 
     | CLK_I__L1_I0/A               |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -1.191 | 
     | CLK_I__L1_I0/Q               |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -1.058 | 
     | CLK_I__L2_I8/A               |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -1.008 | 
     | CLK_I__L2_I8/Q               |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.732 | 
     | CLK_I__L3_I11/A              |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.690 | 
     | CLK_I__L3_I11/Q              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.106 |   0.670 |   -0.584 | 
     | CLK_I__L4_I14/A              |   ^   | CLK_I__L3_N11  | CLKIN12 | 0.000 |   0.670 |   -0.584 | 
     | CLK_I__L4_I14/Q              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.089 |   0.759 |   -0.495 | 
     | CLK_I__L5_I28/A              |   v   | CLK_I__L4_N14  | CLKIN12 | 0.005 |   0.765 |   -0.489 | 
     | CLK_I__L5_I28/Q              |   ^   | CLK_I__L5_N28  | CLKIN12 | 0.122 |   0.887 |   -0.368 | 
     | CLK_I__L6_I52/A              |   ^   | CLK_I__L5_N28  | CLKIN15 | 0.004 |   0.890 |   -0.364 | 
     | CLK_I__L6_I52/Q              |   v   | CLK_I__L6_N52  | CLKIN15 | 0.174 |   1.064 |   -0.191 | 
     | CLK_I__L7_I524/A             |   v   | CLK_I__L6_N52  | CLKIN6  | 0.106 |   1.170 |   -0.084 | 
     | CLK_I__L7_I524/Q             |   ^   | CLK_I__L7_N524 | CLKIN6  | 0.268 |   1.438 |    0.184 | 
     | u2/pixel_buf/mem_reg_3][31/C |   ^   | CLK_I__L7_N524 | DFE1    | 0.005 |   1.442 |    0.188 | 
     +----------------------------------------------------------------------------------------------+ 

