# UART Bare-Metal FPGA Design on Pynq-Z2

## Project Contents
- Vivado Block Design (Zynq PS + UART Logic)
- Custom UART Tx/Rx HDL (if used)
- Bare-metal application using Vitis
- UART communication testing on Pynq-Z2

## Folder Structure
- src/ → HDL files, XDC, BD TCL
- bitstreams/ → .bit, .hwh files
- docs/ → Notes, design diagrams
