
---------- Begin Simulation Statistics ----------
final_tick                               2542182401500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   223749                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.76                       # Real time elapsed on the host
host_tick_rate                              648694953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198564                       # Number of instructions simulated
sim_ops                                       4198564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012173                       # Number of seconds simulated
sim_ticks                                 12172556500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.598918                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373899                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               802377                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2743                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116158                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867659                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45052                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          284334                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239282                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074742                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71815                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31961                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198564                       # Number of instructions committed
system.cpu.committedOps                       4198564                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.795134                       # CPI: cycles per instruction
system.cpu.discardedOps                        298605                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620666                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1479000                       # DTB hits
system.cpu.dtb.data_misses                       8742                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418374                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874498                       # DTB read hits
system.cpu.dtb.read_misses                       7803                       # DTB read misses
system.cpu.dtb.write_accesses                  202292                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604502                       # DTB write hits
system.cpu.dtb.write_misses                       939                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18154                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3674994                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1162319                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17097287                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172559                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1005054                       # ITB accesses
system.cpu.itb.fetch_acv                          805                       # ITB acv
system.cpu.itb.fetch_hits                      997464                       # ITB hits
system.cpu.itb.fetch_misses                      7590                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11231021000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9097500      0.07%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19492500      0.16%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               917031000      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12176642000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8172194500     67.11%     67.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4004447500     32.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24331243                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542935     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839955     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592964     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198564                       # Class of committed instruction
system.cpu.quiesceCycles                        13870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7233956                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22733453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22733453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22733453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22733453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116581.810256                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116581.810256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116581.810256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116581.810256                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12969488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12969488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12969488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12969488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66510.194872                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66510.194872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66510.194872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66510.194872                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22383956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22383956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116583.104167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116583.104167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12769991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12769991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66510.369792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66510.369792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287590                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539680175000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287590                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205474                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205474                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130896                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34908                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88854                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34561                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28973                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41347                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11407104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11407104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18141753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160179                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002716                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052042                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159744     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160179                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836219538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378273250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474369500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10220544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469946309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369691938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839638247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469946309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469946309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183536794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183536794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183536794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469946309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369691938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023175041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114052                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123548                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10442                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2093                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5780                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2050027500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848540000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13735.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32485.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105566                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81967                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.352382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.201587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.691393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35198     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24727     29.74%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10261     12.34%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4623      5.56%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2500      3.01%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1463      1.76%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      1.12%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.71%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2843      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.978849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.386558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.664357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1350     18.07%     18.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5619     75.22%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           320      4.28%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.46%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6634     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.07%     89.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              507      6.79%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      2.52%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.76%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7470                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9552256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10220544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12172551500                       # Total gap between requests
system.mem_ctrls.avgGap                      42975.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5083712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417637166.029995381832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367099877.499028205872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638424968.493676662445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123548                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585750500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262789500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298395956000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28929.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32181.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415222.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319365060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169727580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569279340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313972560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5323821660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191043840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7847892360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.720142                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443795750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11322380750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274304520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145777335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496394220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319871160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5246347260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        256285440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7699662255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.542741                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    612253250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11153923250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12165356500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706310                       # number of overall hits
system.cpu.icache.overall_hits::total         1706310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89445                       # number of overall misses
system.cpu.icache.overall_misses::total         89445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5512070000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5512070000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5512070000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5512070000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1795755                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1795755                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1795755                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1795755                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049809                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049809                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049809                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049809                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61625.244564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61625.244564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61625.244564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61625.244564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88854                       # number of writebacks
system.cpu.icache.writebacks::total             88854                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5422626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5422626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5422626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5422626000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049809                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60625.255744                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60625.255744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60625.255744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60625.255744                       # average overall mshr miss latency
system.cpu.icache.replacements                  88854                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5512070000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5512070000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1795755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1795755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61625.244564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61625.244564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5422626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5422626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60625.255744                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60625.255744                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1761488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.807134                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3680954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3680954                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335894                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106081                       # number of overall misses
system.cpu.dcache.overall_misses::total        106081                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6803616500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6803616500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6803616500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6803616500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073566                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64136.051696                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64136.051696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64136.051696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64136.051696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34732                       # number of writebacks
system.cpu.dcache.writebacks::total             34732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048165                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048165                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048165                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048165                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63709.472593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63709.472593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63709.472593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63709.472593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69290                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327405000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327405000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67014.521067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67014.521067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703048500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703048500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66796.364939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66796.364939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476211500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476211500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61603.280228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61603.280228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721765500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721765500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59399.899952                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59399.899952                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63836500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63836500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078566                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078566                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72624.004551                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72624.004551                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62957500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62957500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71624.004551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71624.004551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542182401500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.302022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398507                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.183389                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.302022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998884                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2936856355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355277                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   355277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1438.84                       # Real time elapsed on the host
host_tick_rate                              272707357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511185318                       # Number of instructions simulated
sim_ops                                     511185318                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.392381                       # Number of seconds simulated
sim_ticks                                392381202000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.080046                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20562488                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             31117545                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5775                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            791431                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35305247                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             153170                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          984948                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           831778                       # Number of indirect misses.
system.cpu.branchPred.lookups                44316829                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  907889                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        73275                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506247518                       # Number of instructions committed
system.cpu.committedOps                     506247518                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.549064                       # CPI: cycles per instruction
system.cpu.discardedOps                       2595505                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106764942                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109688528                       # DTB hits
system.cpu.dtb.data_misses                       8105                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 91255650                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92877884                       # DTB read hits
system.cpu.dtb.read_misses                       5678                       # DTB read misses
system.cpu.dtb.write_accesses                15509292                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16810644                       # DTB write hits
system.cpu.dtb.write_misses                      2427                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173483674                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          224177118                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          95023671                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17265049                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110763411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.645551                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84560264                       # ITB accesses
system.cpu.itb.fetch_acv                          619                       # ITB acv
system.cpu.itb.fetch_hits                    83323528                       # ITB hits
system.cpu.itb.fetch_misses                   1236736                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21289     57.36%     58.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    1495      4.03%     62.31% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.32% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.32% # number of callpals executed
system.cpu.kern.callpal::rti                     2175      5.86%     68.18% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.57% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.58% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.41%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37116                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44518                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8207     34.19%     34.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.58%     34.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     402      1.67%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15256     63.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24004                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8190     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      402      2.38%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8191     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16922                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380802406000     97.05%     97.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               253371500      0.06%     97.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               377634500      0.10%     97.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10949884500      2.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         392383296500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997929                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704966                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1997                      
system.cpu.kern.mode_good::user                  1995                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2505                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1995                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797206                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886767                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32488379500      8.28%      8.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359816927000     91.70%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77990000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        784209650                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154133      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220604482     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712755      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62905590     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12743405      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               192105      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506247518                       # Class of committed instruction
system.cpu.quiesceCycles                       552754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       673446239                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1093451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2186583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8426638363                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8426638363                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8426638363                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8426638363                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117754.620016                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117754.620016                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117754.620016                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117754.620016                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           306                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   14                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    21.857143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4844494815                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4844494815                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4844494815                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4844494815                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67697.416400                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67697.416400                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67697.416400                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67697.416400                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23241627                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23241627                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115629.985075                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115629.985075                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13191627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13191627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65629.985075                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65629.985075                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8403396736                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8403396736                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117760.604484                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117760.604484                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4831303188                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4831303188                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67703.239742                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67703.239742                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             808995                       # Transaction distribution
system.membus.trans_dist::WriteReq               2857                       # Transaction distribution
system.membus.trans_dist::WriteResp              2857                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311290                       # Transaction distribution
system.membus.trans_dist::WritebackClean       578796                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203049                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214853                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214853                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         578797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228126                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1736389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1736389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1328386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3217755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74085888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74085888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11658                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43693312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43704970                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122357898                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1098117                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016691                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1097811     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     306      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1098117                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9103500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5877851072                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127627                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2377918000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3061959250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37042944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28337792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65380736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37042944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37042944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19922560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19922560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          578796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1021574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311290                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311290                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94405501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72220055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166625556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94405501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94405501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50773482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50773482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50773482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94405501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72220055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217399038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    887324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    533398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001300447250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54046                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54046                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2806447                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             835506                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1021574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     890033                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1021574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   890033                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2709                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             50893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39011                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11860028000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4857020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30073853000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12209.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30959.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       260                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   720170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  681693                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1021574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               890033                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  926996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    880                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       456883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.373286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.362396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.954280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160887     35.21%     35.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148255     32.45%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50341     11.02%     78.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25224      5.52%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14475      3.17%     87.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9098      1.99%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6920      1.51%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4657      1.02%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37026      8.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       456883                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.973930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.174896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.189402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50025     92.56%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3424      6.34%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           418      0.77%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           60      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           67      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54046                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.418199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.393927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43488     80.46%     80.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1311      2.43%     82.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7625     14.11%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              891      1.65%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              503      0.93%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              118      0.22%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               64      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54046                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62169856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3210880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56789632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65380736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56962112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  392381202000                       # Total gap between requests
system.mem_ctrls.avgGap                     205262.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34137472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28032384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56789632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87000783.488093808293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71441709.891086980700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144730766.179772287607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       578796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       890033                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16478696750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13595156250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9402083086250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28470.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30704.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10563746.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1685175660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            895676925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3480757140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2262055680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30974168160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103228137150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63747618240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       206273588955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.696919                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164630057500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13102440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214654419000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1577347380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            838361040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3455667180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2370266280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30974168160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107940857250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59779109760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206935777050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.384533                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154290765750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13102440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224993964750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74217                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74217                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11658                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580306                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1692000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7001000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372733363                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5648000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1455000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              119500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    394381154000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85840420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85840420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85840420                       # number of overall hits
system.cpu.icache.overall_hits::total        85840420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578797                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578797                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578797                       # number of overall misses
system.cpu.icache.overall_misses::total        578797                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35752267500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35752267500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35752267500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35752267500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     86419217                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86419217                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     86419217                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86419217                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61769.959934                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61769.959934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61769.959934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61769.959934                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       578796                       # number of writebacks
system.cpu.icache.writebacks::total            578796                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       578797                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       578797                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       578797                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       578797                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35173470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35173470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35173470500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35173470500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006698                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60769.959934                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60769.959934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60769.959934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60769.959934                       # average overall mshr miss latency
system.cpu.icache.replacements                 578796                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85840420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85840420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578797                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578797                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35752267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35752267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     86419217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86419217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61769.959934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61769.959934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       578797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       578797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35173470500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35173470500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60769.959934                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60769.959934                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86462360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            578796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            149.383133                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         173417231                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        173417231                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108618207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108618207                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108618207                       # number of overall hits
system.cpu.dcache.overall_hits::total       108618207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643369                       # number of overall misses
system.cpu.dcache.overall_misses::total        643369                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39350463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39350463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39350463500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39350463500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109261576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109261576                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109261576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109261576                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005888                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005888                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005888                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61163.132666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61163.132666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61163.132666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61163.132666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239930                       # number of writebacks
system.cpu.dcache.writebacks::total            239930                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4929                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4929                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27434424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27434424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27434424000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27434424000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373879500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373879500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004035                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004035                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004035                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62220.159891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62220.159891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62220.159891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62220.159891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75853.012781                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75853.012781                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442778                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     92281820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        92281820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16229959500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16229959500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92533711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92533711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64432.470791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64432.470791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14521678500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14521678500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373879500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373879500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64247.539011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64247.539011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180443.774131                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180443.774131                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16336387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16336387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23120504000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23120504000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59059.523141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59059.523141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176580                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176580                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214898                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214898                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2857                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2857                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12912745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12912745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60087.788160                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60087.788160                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49604                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49604                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    142897500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    142897500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037040                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037040                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74893.867925                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74893.867925                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    140671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    140671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036982                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036982                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73843.044619                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73843.044619                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51039                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51039                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 394673954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103452580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442778                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.644355                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         219171032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        219171032                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2948880353500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16608977                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 16608910                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.36                       # Real time elapsed on the host
host_tick_rate                              383459975                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520798471                       # Number of instructions simulated
sim_ops                                     520798471                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012024                       # Number of seconds simulated
sim_ticks                                 12023998000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.980496                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  843426                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1028813                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                555                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31842                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1030287                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18964                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          133709                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114745                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1104270                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27430                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9220                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613153                       # Number of instructions committed
system.cpu.committedOps                       9613153                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.501572                       # CPI: cycles per instruction
system.cpu.discardedOps                         87538                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628622                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1972979                       # DTB hits
system.cpu.dtb.data_misses                       1951                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842367                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1021066                       # DTB read hits
system.cpu.dtb.read_misses                       1378                       # DTB read misses
system.cpu.dtb.write_accesses                  786255                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951913                       # DTB write hits
system.cpu.dtb.write_misses                       573                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3006243                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4925358                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1094467                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           976800                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8240409                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399749                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2473138                       # ITB accesses
system.cpu.itb.fetch_acv                          186                       # ITB acv
system.cpu.itb.fetch_hits                     2471925                       # ITB hits
system.cpu.itb.fetch_misses                      1213                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.25%      3.25% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3190     87.85%     91.27% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.12% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.17%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3631                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5601                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1599     46.59%     46.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1815     52.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3432                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1597     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1597     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3212                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11454174000     95.28%     95.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9235000      0.08%     95.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16197000      0.13%     95.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               542078500      4.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12021684500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998749                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879890                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935897                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.622807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767568                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2661579500     22.14%     22.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9360105000     77.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24047996                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33257      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4583975     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9385      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265129      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941322      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33957      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613153                       # Class of committed instruction
system.cpu.tickCycles                        15807587                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32367                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57006                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21345                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9103                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55261                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55261                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10849                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2732352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2732352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7879360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7879784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10612136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87722                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000946                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030746                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87639     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87722                       # Request fanout histogram
system.membus.reqLayer0.occupancy              382500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           515413000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350302750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113237000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1366272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4230976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5597248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1366272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1366272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3648384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3648384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57006                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57006                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113628761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351877637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465506398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113628761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113628761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303425200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303425200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303425200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113628761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351877637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768931598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000495470500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4542                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4542                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247446                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73446                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78304                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2524                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   390                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4551                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    822523500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2415036000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9684.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28434.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70475                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.094242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.937349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.354487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9466     32.25%     32.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7151     24.36%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3183     10.84%     67.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1534      5.23%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          894      3.05%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1186      4.04%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          428      1.46%     81.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      1.42%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5090     17.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29350                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.698811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.064536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.707405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              13      0.29%      0.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            400      8.81%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3864     85.07%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           152      3.35%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            44      0.97%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            25      0.55%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17      0.37%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4542                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.153457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.122672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1958     43.11%     43.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.84%     43.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2458     54.12%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      1.48%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4542                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5435776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4986304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5597312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5011456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12024001000                       # Total gap between requests
system.mem_ctrls.avgGap                      72537.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1211072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4224704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4986304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100721240.971596971154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351356013.199603021145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414696010.428478121758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    620089750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1794946250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290191525000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29045.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27151.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3705960.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116410560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61881270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321971160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208700820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     949618800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4538508150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        795313440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6992404200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.537372                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2008441000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9613857000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93119880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49498185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284457600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197994600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     949618800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4521069570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        809998560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6905757195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.331200                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2047823500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9574474500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              298000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12023998000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2773563                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2773563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2773563                       # number of overall hits
system.cpu.icache.overall_hits::total         2773563                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21354                       # number of overall misses
system.cpu.icache.overall_misses::total         21354                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1319691000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1319691000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1319691000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1319691000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2794917                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2794917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2794917                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2794917                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007640                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007640                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61800.646249                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61800.646249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61800.646249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61800.646249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21345                       # number of writebacks
system.cpu.icache.writebacks::total             21345                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21354                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1298337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1298337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1298337000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1298337000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007640                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007640                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007640                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007640                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60800.646249                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60800.646249                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60800.646249                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60800.646249                       # average overall mshr miss latency
system.cpu.icache.replacements                  21345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2773563                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2773563                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21354                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1319691000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1319691000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2794917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2794917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007640                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007640                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61800.646249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61800.646249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1298337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1298337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60800.646249                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60800.646249                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2801722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.131437                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5611188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5611188                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1835457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1835457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1835457                       # number of overall hits
system.cpu.dcache.overall_hits::total         1835457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122552                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122552                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122552                       # number of overall misses
system.cpu.dcache.overall_misses::total        122552                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7066548000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7066548000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7066548000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7066548000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1958009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1958009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1958009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1958009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062590                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57661.629349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57661.629349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57661.629349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57661.629349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57006                       # number of writebacks
system.cpu.dcache.writebacks::total             57006                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3868297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3868297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3868297500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3868297500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35859000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35859000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58796.757915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58796.757915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58796.757915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58796.757915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140074.218750                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140074.218750                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66109                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       999385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          999385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    848997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    848997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1012113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1012113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66703.134821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66703.134821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    702305000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    702305000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35859000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35859000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66701.965999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66701.965999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217327.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217327.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6217550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6217550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56613.768393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56613.768393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3165992500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3165992500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57290.588469                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57290.588469                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4494                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4494                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          320                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          320                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23564000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23564000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066473                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066473                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73637.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73637.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          320                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          320                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23244000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23244000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066473                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066473                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72637.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72637.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4763                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4763                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4763                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4763                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12023998000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7651410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67133                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.973903                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4001281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4001281                       # Number of data accesses

---------- End Simulation Statistics   ----------
