$date
  Mon Sep 21 16:06:05 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_1d_case_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ f $end
$scope module exercise $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( f $end
$var reg 3 ) abc[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
1$
X%
X&
X'
1(
bXXX )
#1000000
0!
0"
0#
0%
0&
0'
b000 )
#2000000
1#
0$
1'
0(
b001 )
#3000000
1"
0#
1$
1&
0'
1(
b010 )
#4000000
1#
0$
1'
0(
b011 )
#5000000
1!
0"
0#
1%
0&
0'
b100 )
#6000000
1#
1'
b101 )
#7000000
1"
0#
1$
1&
0'
1(
b110 )
#8000000
1#
1'
b111 )
#9000000
