{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506302507270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506302507271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 21:21:47 2017 " "Processing started: Sun Sep 24 21:21:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506302507271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302507271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302507271 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506302507545 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_v1r0.v(32) " "Verilog HDL warning at controller_v1r0.v(32): extended using \"x\" or \"z\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506302521708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller_v1r0.v(63) " "Verilog HDL information at controller_v1r0.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1506302521708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_controlRAM " "Found entity 1: epRISC_controlRAM" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521711 ""} { "Info" "ISGN_ENTITY_NAME" "2 EmulatedIOPLL " "Found entity 2: EmulatedIOPLL" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521711 ""} { "Info" "ISGN_ENTITY_NAME" "3 epRISC_iocontroller " "Found entity 3: epRISC_iocontroller" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_v1r0.v(25) " "Verilog HDL warning at gpio_v1r0.v(25): extended using \"x\" or \"z\"" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506302521712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_GPIO " "Found entity 1: epRISC_GPIO" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ps2_v1r0.v(38) " "Verilog HDL warning at ps2_v1r0.v(38): extended using \"x\" or \"z\"" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506302521713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_epRISC " "Found entity 1: PS2_epRISC" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521713 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 spi_v1r0.v(21) " "Verilog HDL macro warning at spi_v1r0.v(21): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1506302521714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_v1r0.v(46) " "Verilog HDL warning at spi_v1r0.v(46): extended using \"x\" or \"z\"" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506302521714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_SPI " "Found entity 1: epRISC_SPI" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521714 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 uart_v1r0.v(26) " "Verilog HDL macro warning at uart_v1r0.v(26): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1506302521715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_v1r0.v(58) " "Verilog HDL warning at uart_v1r0.v(58): extended using \"x\" or \"z\"" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506302521715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_UART " "Found entity 1: epRISC_UART" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "video_v1r0.v(21) " "Verilog HDL warning at video_v1r0.v(21): extended using \"x\" or \"z\"" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506302521716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_VideoTerm " "Found entity 1: epRISC_VideoTerm" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521723 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoftVideoRAM " "Found entity 2: SoftVideoRAM" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521723 ""} { "Info" "ISGN_ENTITY_NAME" "3 VideoROM " "Found entity 3: VideoROM" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OnChipPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file OnChipPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL " "Found entity 1: OnChipPLL" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipVideoRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file ChipVideoRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChipVideoRAM " "Found entity 1: ChipVideoRAM" {  } { { "ChipVideoRAM.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oBvusInterrupt controller_v1r0.v(164) " "Verilog HDL Implicit Net warning at controller_v1r0.v(164): created implicit net for \"oBvusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oBrusInterrupt controller_v1r0.v(166) " "Verilog HDL Implicit Net warning at controller_v1r0.v(166): created implicit net for \"oBrusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "epRISC_iocontroller " "Elaborating entity \"epRISC_iocontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506302521825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rPipePrevState controller_v1r0.v(132) " "Verilog HDL or VHDL warning at controller_v1r0.v(132): object \"rPipePrevState\" assigned a value but never read" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller_v1r0.v(139) " "Verilog HDL assignment warning at controller_v1r0.v(139): truncated value with size 32 to match size of target (16)" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusMOSI controller_v1r0.v(107) " "Output port \"oExtBusMOSI\" at controller_v1r0.v(107) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusSS controller_v1r0.v(106) " "Output port \"oExtBusSS\" at controller_v1r0.v(106) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialDTR controller_v1r0.v(96) " "Output port \"oSerialDTR\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialRTS controller_v1r0.v(96) " "Output port \"oSerialRTS\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialTX controller_v1r0.v(96) " "Output port \"oSerialTX\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusClock controller_v1r0.v(105) " "Output port \"oExtBusClock\" at controller_v1r0.v(105) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506302521828 "|epRISC_iocontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL OnChipPLL:clock " "Elaborating entity \"OnChipPLL\" for hierarchy \"OnChipPLL:clock\"" {  } { { "../controller_v1r0.v" "clock" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll OnChipPLL:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "altpll_component" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipPLL:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipPLL:clock\|altpll:altpll_component " "Instantiated megafunction \"OnChipPLL:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=OnChipPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=OnChipPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521900 ""}  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506302521900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/OnChipPLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/OnChipPLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL_altpll " "Found entity 1: OnChipPLL_altpll" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302521950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL_altpll OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated " "Elaborating entity \"OnChipPLL_altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jclemme/.local/share/altera/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_GPIO epRISC_GPIO:gpio " "Elaborating entity \"epRISC_GPIO\" for hierarchy \"epRISC_GPIO:gpio\"" {  } { { "../controller_v1r0.v" "gpio" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gpio_v1r0.v(48) " "Verilog HDL assignment warning at gpio_v1r0.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521954 "|epRISC_iocontroller|epRISC_GPIO:gpio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_UART epRISC_UART:uart " "Elaborating entity \"epRISC_UART\" for hierarchy \"epRISC_UART:uart\"" {  } { { "../controller_v1r0.v" "uart" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSendPrevState uart_v1r0.v(37) " "Verilog HDL or VHDL warning at uart_v1r0.v(37): object \"rSendPrevState\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRecvPrevState uart_v1r0.v(37) " "Verilog HDL or VHDL warning at uart_v1r0.v(37): object \"rRecvPrevState\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fReceiveEnable uart_v1r0.v(43) " "Verilog HDL or VHDL warning at uart_v1r0.v(43): object \"fReceiveEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fReceiveActive uart_v1r0.v(43) " "Verilog HDL or VHDL warning at uart_v1r0.v(43): object \"fReceiveActive\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fInterruptEnable uart_v1r0.v(43) " "Verilog HDL or VHDL warning at uart_v1r0.v(43): object \"fInterruptEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fSendEnable uart_v1r0.v(44) " "Verilog HDL or VHDL warning at uart_v1r0.v(44): object \"fSendEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fSendActive uart_v1r0.v(44) " "Verilog HDL or VHDL warning at uart_v1r0.v(44): object \"fSendActive\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fParityEnable uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fParityEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fParityMode uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fParityMode\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fStopBits uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fStopBits\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fWordLength uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fWordLength\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_v1r0.v(55) " "Verilog HDL assignment warning at uart_v1r0.v(55): truncated value with size 2 to match size of target (1)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_v1r0.v(57) " "Verilog HDL assignment warning at uart_v1r0.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rDataOut uart_v1r0.v(105) " "Verilog HDL Always Construct warning at uart_v1r0.v(105): inferring latch(es) for variable \"rDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(137) " "Verilog HDL assignment warning at uart_v1r0.v(137): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(158) " "Verilog HDL assignment warning at uart_v1r0.v(158): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(160) " "Verilog HDL assignment warning at uart_v1r0.v(160): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(162) " "Verilog HDL assignment warning at uart_v1r0.v(162): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521956 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(166) " "Verilog HDL assignment warning at uart_v1r0.v(166): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(190) " "Verilog HDL assignment warning at uart_v1r0.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(193) " "Verilog HDL assignment warning at uart_v1r0.v(193): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(201) " "Verilog HDL assignment warning at uart_v1r0.v(201): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(210) " "Verilog HDL assignment warning at uart_v1r0.v(210): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(213) " "Verilog HDL assignment warning at uart_v1r0.v(213): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[8\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[8\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[9\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[9\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[10\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[10\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[11\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[11\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[12\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[12\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[13\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[13\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[14\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[14\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[15\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[15\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521957 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_SPI epRISC_SPI:bspi " "Elaborating entity \"epRISC_SPI\" for hierarchy \"epRISC_SPI:bspi\"" {  } { { "../controller_v1r0.v" "bspi" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rPrevState spi_v1r0.v(37) " "Verilog HDL or VHDL warning at spi_v1r0.v(37): object \"rPrevState\" assigned a value but never read" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmpClock spi_v1r0.v(48) " "Verilog HDL or VHDL warning at spi_v1r0.v(48): object \"tmpClock\" assigned a value but never read" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_v1r0.v(42) " "Verilog HDL assignment warning at spi_v1r0.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_v1r0.v(44) " "Verilog HDL assignment warning at spi_v1r0.v(44): truncated value with size 32 to match size of target (1)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_v1r0.v(56) " "Verilog HDL assignment warning at spi_v1r0.v(56): truncated value with size 32 to match size of target (2)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rDataOut spi_v1r0.v(100) " "Verilog HDL Always Construct warning at spi_v1r0.v(100): inferring latch(es) for variable \"rDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_v1r0.v(120) " "Verilog HDL assignment warning at spi_v1r0.v(120): truncated value with size 32 to match size of target (4)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oInt spi_v1r0.v(31) " "Output port \"oInt\" at spi_v1r0.v(31) has no driver" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[8\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[8\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[9\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[9\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[10\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[10\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[11\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[11\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[12\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[12\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[13\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[13\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[14\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[14\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[15\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[15\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302521959 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_VideoTerm epRISC_VideoTerm:bvga " "Elaborating entity \"epRISC_VideoTerm\" for hierarchy \"epRISC_VideoTerm:bvga\"" {  } { { "../controller_v1r0.v" "bvga" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug video_v1r0.v(36) " "Verilog HDL or VHDL warning at video_v1r0.v(36): object \"debug\" assigned a value but never read" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_v1r0.v(26) " "Verilog HDL assignment warning at video_v1r0.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_v1r0.v(27) " "Verilog HDL assignment warning at video_v1r0.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_v1r0.v(28) " "Verilog HDL assignment warning at video_v1r0.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_v1r0.v(80) " "Verilog HDL assignment warning at video_v1r0.v(80): truncated value with size 32 to match size of target (10)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_v1r0.v(86) " "Verilog HDL assignment warning at video_v1r0.v(86): truncated value with size 32 to match size of target (10)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_v1r0.v(86) " "Verilog HDL assignment warning at video_v1r0.v(86): truncated value with size 32 to match size of target (4)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_v1r0.v(115) " "Verilog HDL assignment warning at video_v1r0.v(115): truncated value with size 32 to match size of target (12)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_v1r0.v(118) " "Verilog HDL assignment warning at video_v1r0.v(118): truncated value with size 32 to match size of target (12)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_v1r0.v(119) " "Verilog HDL assignment warning at video_v1r0.v(119): truncated value with size 32 to match size of target (12)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506302521962 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChipVideoRAM epRISC_VideoTerm:bvga\|ChipVideoRAM:vram " "Elaborating entity \"ChipVideoRAM\" for hierarchy \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\"" {  } { { "../video_v1r0.v" "vram" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\"" {  } { { "ChipVideoRAM.v" "altsyncram_component" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\"" {  } { { "ChipVideoRAM.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302521994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302521994 ""}  } { { "ChipVideoRAM.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506302521994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdd2 " "Found entity 1: altsyncram_bdd2" {  } { { "db/altsyncram_bdd2.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/altsyncram_bdd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302522041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302522041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdd2 epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated " "Elaborating entity \"altsyncram_bdd2\" for hierarchy \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jclemme/.local/share/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302522042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoROM epRISC_VideoTerm:bvga\|VideoROM:vrom " "Elaborating entity \"VideoROM\" for hierarchy \"epRISC_VideoTerm:bvga\|VideoROM:vrom\"" {  } { { "../video_v1r0.v" "vrom" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302522044 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rContents.data_a 0 video_v1r0.v(180) " "Net \"rContents.data_a\" at video_v1r0.v(180) has no driver or initial value, using a default initial value '0'" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506302522045 "|epRISC_iocontroller|epRISC_VideoTerm:bvga|VideoROM:vrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rContents.waddr_a 0 video_v1r0.v(180) " "Net \"rContents.waddr_a\" at video_v1r0.v(180) has no driver or initial value, using a default initial value '0'" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506302522045 "|epRISC_iocontroller|epRISC_VideoTerm:bvga|VideoROM:vrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rContents.we_a 0 video_v1r0.v(180) " "Net \"rContents.we_a\" at video_v1r0.v(180) has no driver or initial value, using a default initial value '0'" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506302522045 "|epRISC_iocontroller|epRISC_VideoTerm:bvga|VideoROM:vrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_controlRAM epRISC_controlRAM:bmem " "Elaborating entity \"epRISC_controlRAM\" for hierarchy \"epRISC_controlRAM:bmem\"" {  } { { "../controller_v1r0.v" "bmem" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302522045 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[15\]\" " "Converted tri-state node \"wInternalMISO\[15\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[14\]\" " "Converted tri-state node \"wInternalMISO\[14\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[13\]\" " "Converted tri-state node \"wInternalMISO\[13\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[12\]\" " "Converted tri-state node \"wInternalMISO\[12\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[11\]\" " "Converted tri-state node \"wInternalMISO\[11\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[10\]\" " "Converted tri-state node \"wInternalMISO\[10\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[9\]\" " "Converted tri-state node \"wInternalMISO\[9\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[8\]\" " "Converted tri-state node \"wInternalMISO\[8\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[7\]\" " "Converted tri-state node \"wInternalMISO\[7\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[6\]\" " "Converted tri-state node \"wInternalMISO\[6\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[5\]\" " "Converted tri-state node \"wInternalMISO\[5\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[4\]\" " "Converted tri-state node \"wInternalMISO\[4\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[3\]\" " "Converted tri-state node \"wInternalMISO\[3\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[2\]\" " "Converted tri-state node \"wInternalMISO\[2\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[1\]\" " "Converted tri-state node \"wInternalMISO\[1\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[0\]\" " "Converted tri-state node \"wInternalMISO\[0\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506302522250 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1506302522250 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 3072 /home/jclemme/Projects/eprisc/firmware/io/aux_project/db/epRISC_Controller.ram0_VideoROM_b495f681.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (3072) in the Memory Initialization File \"/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/epRISC_Controller.ram0_VideoROM_b495f681.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1506302522380 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "epRISC_controlRAM:bmem\|rContents_rtl_0 " "Inferred dual-clock RAM node \"epRISC_controlRAM:bmem\|rContents_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1506302522428 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "epRISC_VideoTerm:bvga\|VideoROM:vrom\|rContents " "RAM logic \"epRISC_VideoTerm:bvga\|VideoROM:vrom\|rContents\" is uninferred because MIF is not supported for the selected family" {  } { { "../video_v1r0.v" "rContents" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1506302522429 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1506302522429 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "epRISC_controlRAM:bmem\|rContents_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"epRISC_controlRAM:bmem\|rContents_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506302523285 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1506302523285 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1506302523285 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "epRISC_VideoTerm:bvga\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"epRISC_VideoTerm:bvga\|Div0\"" {  } { { "../video_v1r0.v" "Div0" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302523286 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1506302523286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0 " "Elaborated megafunction instantiation \"epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302523302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0 " "Instantiated megafunction \"epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523302 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506302523302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btd1 " "Found entity 1: altsyncram_btd1" {  } { { "db/altsyncram_btd1.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/altsyncram_btd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302523345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302523345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_VideoTerm:bvga\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"epRISC_VideoTerm:bvga\|lpm_divide:Div0\"" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302523358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_VideoTerm:bvga\|lpm_divide:Div0 " "Instantiated megafunction \"epRISC_VideoTerm:bvga\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506302523358 ""}  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506302523358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302523400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302523400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302523403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302523403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302523411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302523411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302523456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302523456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506302523494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302523494 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1506302523700 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug0 " "bidirectional pin \"bBoardDebug0\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug1 " "bidirectional pin \"bBoardDebug1\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug2 " "bidirectional pin \"bBoardDebug2\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug3 " "bidirectional pin \"bBoardDebug3\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug4 " "bidirectional pin \"bBoardDebug4\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug5 " "bidirectional pin \"bBoardDebug5\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Data " "bidirectional pin \"bPS2Data\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Clock " "bidirectional pin \"bPS2Clock\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506302523726 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1506302523726 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 68 -1 0 } } { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 132 -1 0 } } { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 155 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1506302523734 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1506302523735 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialDTR GND " "Pin \"oSerialDTR\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oSerialDTR"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialRTS GND " "Pin \"oSerialRTS\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oSerialRTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialTX GND " "Pin \"oSerialTX\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oSerialTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[0\] GND " "Pin \"oExtBusMOSI\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oExtBusMOSI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[1\] GND " "Pin \"oExtBusMOSI\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oExtBusMOSI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[2\] GND " "Pin \"oExtBusMOSI\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oExtBusMOSI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[3\] GND " "Pin \"oExtBusMOSI\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oExtBusMOSI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[0\] GND " "Pin \"oExtBusSS\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oExtBusSS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[1\] GND " "Pin \"oExtBusSS\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oExtBusSS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusClock GND " "Pin \"oExtBusClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506302524473 "|epRISC_iocontroller|oExtBusClock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1506302524473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506302524571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506302533425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jclemme/Projects/eprisc/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg " "Generated suppressed messages file /home/jclemme/Projects/eprisc/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302533521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506302533702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506302533702 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialRX " "No output dependent on input pin \"iSerialRX\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSerialRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialCTS " "No output dependent on input pin \"iSerialCTS\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSerialCTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDCD " "No output dependent on input pin \"iSerialDCD\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSerialDCD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDSR " "No output dependent on input pin \"iSerialDSR\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSerialDSR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTTLSerialRST " "No output dependent on input pin \"iTTLSerialRST\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iTTLSerialRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[0\] " "No output dependent on input pin \"iExtBusMISO\[0\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iExtBusMISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[1\] " "No output dependent on input pin \"iExtBusMISO\[1\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iExtBusMISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[2\] " "No output dependent on input pin \"iExtBusMISO\[2\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iExtBusMISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[3\] " "No output dependent on input pin \"iExtBusMISO\[3\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iExtBusMISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusInterrupt " "No output dependent on input pin \"iExtBusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iExtBusInterrupt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect0 " "No output dependent on input pin \"iSPIDetect0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSPIDetect0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect1 " "No output dependent on input pin \"iSPIDetect1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSPIDetect1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite0 " "No output dependent on input pin \"iSPIWrite0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSPIWrite0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite1 " "No output dependent on input pin \"iSPIWrite1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506302533875 "|epRISC_iocontroller|iSPIWrite1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1506302533875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1878 " "Implemented 1878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506302533875 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506302533875 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1506302533875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1756 " "Implemented 1756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506302533875 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1506302533875 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1506302533875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506302533875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1305 " "Peak virtual memory: 1305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506302533897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 21:22:13 2017 " "Processing ended: Sun Sep 24 21:22:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506302533897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506302533897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506302533897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506302533897 ""}
