// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2018 - 2020 TQ Systems GmbH
 */

/dts-v1/;

#include "fsl-imx8qm-tqma8qm.dtsi"
#include <dt-bindings/net/ti-dp83867.h>

/ {
	model = "TQ Systems i.MX8QM TQMa8QM on MBa8x";
	compatible = "tq,imx8qm-mba8x", "tq,imx8qm-tqma8qm", "fsl,imx8qm";

	chosen {
		bootargs = "console=ttyLP0,115200 earlycon";
		stdout-path = &lpuart0;
	};

	reg_mba8x_v3v3: mba8x_v3v3 {
		compatible = "regulator-fixed";
		regulator-name = "MBa8x-V3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	phy-reset-post-delay = <50>;
	fsl,magic-packet;
	/* NXP starterkits share the mdio bus, we not */
	fsl,mii-exclusive;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy3>;
	phy-reset-gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	/* NXP starterkits share the mdio bus, we not */
	fsl,mii-exclusive;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog &pinctrl_pin_gpio>;

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB_PAD	0x000014a0

			SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000041
			SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000041
			SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000040
			SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000040
			SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000040
			SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000040
			SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000040
			SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000040
			SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000040
			SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000040
			SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000040
			SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000040
			SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000040
			SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000040
			/* PHY Reset */
			SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06			0x00000040
		>;
	};

	pinctrl_fec2: fec2grp {
		fsl,pins = <
			SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA_PAD	0x000014a0
			
			SC_P_ENET1_MDC_CONN_ENET1_MDC			0x06000041
			SC_P_ENET1_MDIO_CONN_ENET1_MDIO			0x06000041
			SC_P_ENET1_RGMII_TX_CTL_CONN_ENET1_RGMII_TX_CTL	0x00000040
			SC_P_ENET1_RGMII_TXC_CONN_ENET1_RGMII_TXC	0x00000040
			SC_P_ENET1_RGMII_TXD0_CONN_ENET1_RGMII_TXD0	0x00000040
			SC_P_ENET1_RGMII_TXD1_CONN_ENET1_RGMII_TXD1	0x00000040
			SC_P_ENET1_RGMII_TXD2_CONN_ENET1_RGMII_TXD2	0x00000040
			SC_P_ENET1_RGMII_TXD3_CONN_ENET1_RGMII_TXD3	0x00000040
			SC_P_ENET1_RGMII_RXC_CONN_ENET1_RGMII_RXC	0x00000040
			SC_P_ENET1_RGMII_RX_CTL_CONN_ENET1_RGMII_RX_CTL	0x00000040
			SC_P_ENET1_RGMII_RXD0_CONN_ENET1_RGMII_RXD0	0x00000040
			SC_P_ENET1_RGMII_RXD1_CONN_ENET1_RGMII_RXD1	0x00000040
			SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RGMII_RXD2	0x00000040
			SC_P_ENET1_RGMII_RXD3_CONN_ENET1_RGMII_RXD3	0x00000040
/*			SC_P_ENET1_REFCLK_125M_25M			0x00000060 */
			/* PHY Reset */
			SC_P_ESAI1_FSR_LSIO_GPIO2_IO04			0x00000040
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			/* USB HUB RST */
			SC_P_ESAI1_SCKT_LSIO_GPIO2_IO07			0x00000021
			/* USB OTG PWR */
			SC_P_USB_SS3_TC1_LSIO_GPIO4_IO04		0x00000021
			/* SWITCH_A# */
			SC_P_ESAI1_TX3_RX2_LSIO_GPIO2_IO11		0x00000021
			/* SWITCH_B# */
			SC_P_SCU_GPIO0_04_LSIO_GPIO1_IO00		0x00000021
			/* USER_LED1 */
			SC_P_USDHC1_DATA4_LSIO_GPIO5_IO19		0x00000021
			/* USER_LED0 */
			SC_P_USDHC1_DATA5_LSIO_GPIO5_IO20		0x00000021
			/* PCIE_CLK_PD# */
			SC_P_ESAI1_TX2_RX3_LSIO_GPIO2_IO10		0x00000021
			/* EN_3V3_MPCIE */
			SC_P_SCU_GPIO0_05_LSIO_GPIO1_IO01		0x00000021
			/* EN_1V5_MPCIE */
			SC_P_SCU_GPIO0_03_LSIO_GPIO0_IO31		0x00000021
			/* PCIE0_CLKREQ# */
			SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO27	0x00000041
			/* PCIE0_PERST# */
			SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29		0x00000041
			/* PCIE0_WAKE# */
			SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28		0x00000041
			/* PCIE_DISABLE# */
			SC_P_ESAI1_FST_LSIO_GPIO2_IO05			0x00000021
			/* PCIE1_CLKREQ# */
			SC_P_PCIE_CTRL1_CLKREQ_B_LSIO_GPIO4_IO30	0x00000041
			/* PCIE1_PERST# */
			SC_P_PCIE_CTRL1_PERST_B_LSIO_GPIO5_IO00		0x00000041
			/* PCIE1_WAKE# */
			SC_P_PCIE_CTRL1_WAKE_B_LSIO_GPIO4_IO31		0x00000041
		>;
	};

	pinctrl_pin_gpio: pingpiogrp {
		fsl,pins = <
			/* GPIO0_05 on X62:26 */
			SC_P_SIM0_GPIO0_00_LSIO_GPIO0_IO05	0x00000021
			/* GPIO1_14 on X64:21 */
			SC_P_LVDS1_I2C1_SCL_LSIO_GPIO1_IO14	0x00000021
			/* GPIO1_15 on X64:23 */
			SC_P_LVDS1_I2C1_SDA_LSIO_GPIO1_IO15	0x00000021
			/* GPIO2_17 on X63:37 */
			SC_P_SPI3_SCK_LSIO_GPIO2_IO17		0x00000021
			/* GPIO2_21 on X63:39 */
			SC_P_SPI3_CS1_LSIO_GPIO2_IO21		0x00000021
			/* GPIO4_12 on X61:24 */
			SC_P_USDHC2_CD_B_LSIO_GPIO4_IO12	0x00000021
			/* GPIO4_11 on X61:26 */
			SC_P_USDHC2_WP_LSIO_GPIO4_IO11		0x00000021
			/* GPIO4_10 on X61:28 */
			SC_P_USDHC2_VSELECT_LSIO_GPIO4_IO10	0x00000021
			/* GPIO4_09 on X61:30 */
			SC_P_USDHC2_RESET_B_LSIO_GPIO4_IO09	0x00000021
			/* GPIO4_07 on X62:22 */
			SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07	0x00000021
			/* GPIO5_23 on X62:24 */
			SC_P_USDHC1_STROBE_LSIO_GPIO5_IO23	0x00000021
			/* GPIO5_24 on X61:15 */
			SC_P_USDHC2_CLK_LSIO_GPIO5_IO24		0x00000021
			/* GPIO5_25 on X61:17 */
			SC_P_USDHC2_CMD_LSIO_GPIO5_IO25		0x00000021
			/* GPIO5_26 on X61:19 */
			SC_P_USDHC2_DATA0_LSIO_GPIO5_IO26	0x00000021
			/* GPIO5_27 on X61:21 */
			SC_P_USDHC2_DATA1_LSIO_GPIO5_IO27	0x00000021
			/* GPIO5_28 on X61:23 */
			SC_P_USDHC2_DATA2_LSIO_GPIO5_IO28	0x00000021
			/* GPIO5_29 on X61:25 */
			SC_P_USDHC2_DATA3_LSIO_GPIO5_IO29	0x00000021
		>;
	};

	pinctrl_lpuart0: lpuart0grp {
		fsl,pins = <
			SC_P_UART0_RX_DMA_UART0_RX		0x06000020
			SC_P_UART0_TX_DMA_UART0_TX		0x06000020
			SC_P_UART0_CTS_B_DMA_UART0_CTS_B	0x00000021
			SC_P_UART0_RTS_B_DMA_UART0_RTS_B	0x00000021
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2grpgpio {
		fsl,pins = <
			SC_P_USDHC1_DATA6_LSIO_GPIO5_IO21	0x00000021
			SC_P_USDHC1_DATA7_LSIO_GPIO5_IO22	0x00000021
			SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07	0x00000021
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000021
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000021
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000021
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000021
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};
};

&i2c1 {
	sensor1: jc42@1c {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1c>;
		status = "okay";
	};

	eeprom2: 24c02@54 {
		compatible = "atmel,24c02";
		reg = <0x54>;
		pagesize = <16>;
		status = "okay";
	};
};

&lpuart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	status = "okay";
};



&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio5 22 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_mba8x_v3v3>;
	no-1-8-v;
	status = "okay";
};
