// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition"

// DATE "07/06/2015 20:13:50"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu_vga (
	clk,
	reset,
	vgae,
	e1,
	e2,
	e3,
	e4,
	VGA_CLOCK,
	s1,
	s2,
	s3,
	s4,
	vgax,
	vgay,
	vgaw,
	opcode,
	z,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_VS,
	VGA_HS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_CLK);
input 	clk;
input 	reset;
input 	vgae;
input 	[3:0] e1;
input 	[3:0] e2;
input 	[1:0] e3;
input 	[7:0] e4;
input 	VGA_CLOCK;
output 	[7:0] s1;
output 	[7:0] s2;
output 	[7:0] s3;
output 	[7:0] s4;
output 	[7:0] vgax;
output 	[7:0] vgay;
output 	vgaw;
output 	[5:0] opcode;
output 	z;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_VS;
output 	VGA_HS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	VGA_CLK;

// Design Ports Information
// vgae	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// s1[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[1]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[2]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[3]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[4]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[5]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[6]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[7]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[0]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[1]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[2]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[3]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[4]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[5]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[6]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[0]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[1]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[2]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[4]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[5]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[6]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[7]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[0]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[1]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[2]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[5]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgax[7]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[0]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[1]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[2]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[3]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[4]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[5]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[6]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgay[7]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vgaw	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// z	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLK	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_CLOCK	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e3[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[0]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[6]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[5]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[4]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[3]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[2]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[2]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e3[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e2[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e1[1]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[1]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// e4[7]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("scpu_v_fast.sdo");
// synopsys translate_on

wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \cpu_|microc_|sumador_|y[5]~10_combout ;
wire \cpu_|microc_|alu_|Add0~7_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~4_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~10_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~14_combout ;
wire \vga_|VGA_ADAPTER|mypll|altpll_component|_clk1 ;
wire \vga_|VGA_ADAPTER|mypll|altpll_component|_clk2 ;
wire \vga_|VGA_ADAPTER|controller|Add0~0_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~4_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~10_combout ;
wire \vga_|VGA_ADAPTER|controller|on_screen~0_combout ;
wire \vga_|VGA_ADAPTER|controller|on_screen~1_combout ;
wire \cpu_|microc_|mux4_|y[8]~1_combout ;
wire \cpu_|microc_|mux5_|y[5]~3_combout ;
wire \cpu_|microc_|banco_|regb~16_regout ;
wire \cpu_|microc_|banco_|regb~40_regout ;
wire \cpu_|microc_|banco_|regb~56_regout ;
wire \cpu_|microc_|alu_|Add0~3_combout ;
wire \cpu_|microc_|alu_|Add0~4_combout ;
wire \cpu_|microc_|banco_|regb~62_regout ;
wire \cpu_|microc_|banco_|regb~14_regout ;
wire \cpu_|microc_|banco_|regb~30_regout ;
wire \cpu_|microc_|banco_|regb~53_regout ;
wire \cpu_|microc_|banco_|regb~61_regout ;
wire \cpu_|microc_|banco_|regb~13_regout ;
wire \cpu_|microc_|banco_|regb~29_regout ;
wire \cpu_|microc_|banco_|regb~51_regout ;
wire \cpu_|microc_|banco_|regb~59_regout ;
wire \cpu_|microc_|banco_|regb~42_regout ;
wire \cpu_|microc_|banco_|regb~58_regout ;
wire \cpu_|microc_|banco_|regb~2_regout ;
wire \cpu_|microc_|banco_|regb~26_regout ;
wire \cpu_|microc_|banco_|regb~33_regout ;
wire \cpu_|microc_|banco_|regb~9_regout ;
wire \cpu_|microc_|banco_|regb~63_regout ;
wire \cpu_|microc_|banco_|regb~7_regout ;
wire \cpu_|microc_|alu_|Add0~9_combout ;
wire \cpu_|microc_|alu_|Add0~11_combout ;
wire \cpu_|microc_|alu_|Add0~14_combout ;
wire \cpu_|microc_|alu_|Add0~16_combout ;
wire \cpu_|microc_|alu_|Add0~17_combout ;
wire \cpu_|microc_|alu_|Add0~20_combout ;
wire \cpu_|microc_|alu_|Mux0~0_combout ;
wire \cpu_|microc_|alu_|Mux0~1_combout ;
wire \cpu_|microc_|alu_|Mux0~2_combout ;
wire \cpu_|microc_|alu_|WideOr0~1_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[5]~3_combout ;
wire \cpu_|microc_|banco_|regb~179_combout ;
wire \cpu_|microc_|mux3_|y[2]~18_combout ;
wire \cpu_|microc_|mux3_|y[2]~19_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_VS1~1_combout ;
wire \cpu_|microc_|banco_|regb~40feeder_combout ;
wire \cpu_|microc_|banco_|regb~56feeder_combout ;
wire \cpu_|microc_|banco_|regb~14feeder_combout ;
wire \cpu_|microc_|banco_|regb~30feeder_combout ;
wire \cpu_|microc_|banco_|regb~53feeder_combout ;
wire \cpu_|microc_|banco_|regb~59feeder_combout ;
wire \cpu_|microc_|banco_|regb~51feeder_combout ;
wire \cpu_|microc_|banco_|regb~26feeder_combout ;
wire \cpu_|microc_|banco_|regb~58feeder_combout ;
wire \cpu_|microc_|banco_|regb~42feeder_combout ;
wire \cpu_|microc_|banco_|regb~2feeder_combout ;
wire \cpu_|microc_|banco_|regb~7feeder_combout ;
wire \reset~combout ;
wire \cpu_|microc_|sumador_|y[0]~0_combout ;
wire \cpu_|microc_|memoria_|mem~5_combout ;
wire \cpu_|microc_|memoria_|mem~4_combout ;
wire \cpu_|microc_|memoria_|mem~6_combout ;
wire \cpu_|microc_|sumador_|y[1]~3 ;
wire \cpu_|microc_|sumador_|y[2]~5 ;
wire \cpu_|microc_|sumador_|y[3]~6_combout ;
wire \cpu_|microc_|mux5_|y[3]~5_combout ;
wire \cpu_|microc_|sumador_|y[3]~7 ;
wire \cpu_|microc_|sumador_|y[4]~8_combout ;
wire \cpu_|microc_|mux5_|y[4]~4_combout ;
wire \cpu_|microc_|sumador_|y[4]~9 ;
wire \cpu_|microc_|sumador_|y[5]~11 ;
wire \cpu_|microc_|sumador_|y[6]~12_combout ;
wire \cpu_|microc_|sumador_|y[2]~4_combout ;
wire \cpu_|microc_|mux5_|y[2]~1_combout ;
wire \cpu_|microc_|memoria_|mem~11_combout ;
wire \cpu_|microc_|memoria_|mem~12_combout ;
wire \cpu_|microc_|memoria_|mem~13_combout ;
wire \cpu_|microc_|PC_|q[6]~3_combout ;
wire \cpu_|microc_|memoria_|mem~14_combout ;
wire \cpu_|microc_|memoria_|mem~15_combout ;
wire \cpu_|microc_|memoria_|mem~10_combout ;
wire \cpu_|microc_|memoria_|mem~22_combout ;
wire \cpu_|uc_|s_rel~0_combout ;
wire \cpu_|uc_|s_rel~1_combout ;
wire \cpu_|microc_|sumador_|y[6]~13 ;
wire \cpu_|microc_|sumador_|y[7]~15 ;
wire \cpu_|microc_|sumador_|y[8]~16_combout ;
wire \cpu_|microc_|memoria_|mem~16_combout ;
wire \cpu_|microc_|memoria_|mem~17_combout ;
wire \cpu_|microc_|PC_|q[8]~1_combout ;
wire \cpu_|microc_|sumador_|y[8]~17 ;
wire \cpu_|microc_|sumador_|y[9]~18_combout ;
wire \cpu_|microc_|mux5_|y[9]~2_combout ;
wire \cpu_|microc_|memoria_|mem~7_combout ;
wire \cpu_|microc_|memoria_|mem~8_combout ;
wire \cpu_|uc_|Selector0~2_combout ;
wire \cpu_|microc_|PC_|q[0]~0_combout ;
wire \cpu_|microc_|memoria_|mem~20_combout ;
wire \cpu_|microc_|sumador_|y[7]~14_combout ;
wire \cpu_|microc_|PC_|q[7]~2_combout ;
wire \cpu_|microc_|memoria_|mem~18_combout ;
wire \cpu_|microc_|memoria_|mem~19_combout ;
wire \cpu_|microc_|mux4_|y[0]~0_combout ;
wire \cpu_|microc_|sumador_|y[0]~1 ;
wire \cpu_|microc_|sumador_|y[1]~2_combout ;
wire \cpu_|microc_|mux5_|y[1]~0_combout ;
wire \cpu_|microc_|memoria_|mem~21_combout ;
wire \cpu_|uc_|rwe1~3_combout ;
wire \cpu_|microc_|memoria_|mem~9_combout ;
wire \cpu_|uc_|rwe1~2_combout ;
wire \cpu_|uc_|rwe1~2clkctrl_outclk ;
wire \cpu_|microc_|memoria_|mem~17clkctrl_outclk ;
wire \cpu_|uc_|sec~0_combout ;
wire \cpu_|microc_|banco_|Equal0~2_combout ;
wire \cpu_|e_s_|mux_salida|aux[2]~4_combout ;
wire \cpu_|microc_|mux3_|y[4]~28_combout ;
wire \cpu_|microc_|mux3_|y[2]~27_combout ;
wire \cpu_|microc_|mux3_|y[0]~6_combout ;
wire \cpu_|microc_|mux3_|y[0]~7_combout ;
wire \cpu_|uc_|s_es~2_combout ;
wire \cpu_|uc_|s_es~3_combout ;
wire \cpu_|microc_|mux3_|y[0]~8_combout ;
wire \cpu_|uc_|WideOr0~0_combout ;
wire \cpu_|microc_|banco_|regb~175_combout ;
wire \cpu_|microc_|banco_|regb~176_combout ;
wire \cpu_|microc_|banco_|regb~48_regout ;
wire \cpu_|microc_|banco_|regb~180_combout ;
wire \cpu_|microc_|banco_|regb~32_regout ;
wire \cpu_|microc_|banco_|regb~130_combout ;
wire \cpu_|microc_|banco_|regb~131_combout ;
wire \cpu_|microc_|banco_|rd1[0]~0_combout ;
wire \cpu_|microc_|alu_|Mux7~0_combout ;
wire \cpu_|microc_|mux3_|y[2]~20_combout ;
wire \cpu_|microc_|alu_|Mux1~3_combout ;
wire \cpu_|microc_|alu_|Mux1~0_combout ;
wire \cpu_|microc_|alu_|Add0~42_combout ;
wire \cpu_|microc_|alu_|Add0~18_combout ;
wire \cpu_|microc_|mux3_|y[1]~22_combout ;
wire \cpu_|microc_|mux3_|y[1]~23_combout ;
wire \cpu_|microc_|mux3_|y[1]~24_combout ;
wire \cpu_|microc_|alu_|Add0~41_combout ;
wire \cpu_|microc_|alu_|Add0~43_combout ;
wire \cpu_|microc_|alu_|Add0~6_cout ;
wire \cpu_|microc_|alu_|Add0~8 ;
wire \cpu_|microc_|alu_|Add0~21_combout ;
wire \cpu_|microc_|alu_|Mux6~0_combout ;
wire \cpu_|microc_|alu_|Mux6~1_combout ;
wire \cpu_|microc_|mux3_|y[1]~25_combout ;
wire \cpu_|microc_|banco_|regb~49feeder_combout ;
wire \cpu_|microc_|banco_|regb~49_regout ;
wire \cpu_|microc_|banco_|regb~181_combout ;
wire \cpu_|microc_|banco_|regb~182_combout ;
wire \cpu_|microc_|banco_|regb~57_regout ;
wire \cpu_|microc_|banco_|regb~177_combout ;
wire \cpu_|microc_|banco_|regb~178_combout ;
wire \cpu_|microc_|banco_|regb~41_regout ;
wire \cpu_|microc_|banco_|regb~157_combout ;
wire \cpu_|microc_|banco_|regb~158_combout ;
wire \cpu_|microc_|banco_|regb~17feeder_combout ;
wire \cpu_|microc_|banco_|regb~167_combout ;
wire \cpu_|microc_|banco_|regb~168_combout ;
wire \cpu_|microc_|banco_|regb~17_regout ;
wire \cpu_|microc_|banco_|regb~173_combout ;
wire \cpu_|microc_|banco_|regb~174_combout ;
wire \cpu_|microc_|banco_|regb~25_regout ;
wire \cpu_|microc_|banco_|regb~171_combout ;
wire \cpu_|microc_|banco_|regb~172_combout ;
wire \cpu_|microc_|banco_|regb~1_regout ;
wire \cpu_|microc_|banco_|regb~159_combout ;
wire \cpu_|microc_|banco_|regb~160_combout ;
wire \cpu_|microc_|banco_|regb~161_combout ;
wire \cpu_|microc_|alu_|Add0~19_combout ;
wire \cpu_|microc_|alu_|Add0~22 ;
wire \cpu_|microc_|alu_|Add0~23_combout ;
wire \cpu_|microc_|alu_|Mux5~0_combout ;
wire \cpu_|microc_|alu_|Mux5~1_combout ;
wire \cpu_|microc_|mux3_|y[2]~21_combout ;
wire \cpu_|microc_|banco_|regb~50_regout ;
wire \cpu_|microc_|banco_|regb~34_regout ;
wire \cpu_|microc_|banco_|regb~152_combout ;
wire \cpu_|microc_|banco_|regb~153_combout ;
wire \cpu_|microc_|banco_|regb~18_regout ;
wire \cpu_|microc_|banco_|regb~10feeder_combout ;
wire \cpu_|microc_|banco_|regb~169_combout ;
wire \cpu_|microc_|banco_|regb~170_combout ;
wire \cpu_|microc_|banco_|regb~10_regout ;
wire \cpu_|microc_|banco_|regb~154_combout ;
wire \cpu_|microc_|banco_|regb~155_combout ;
wire \cpu_|microc_|banco_|regb~156_combout ;
wire \cpu_|microc_|mux3_|y[4]~10_combout ;
wire \cpu_|microc_|mux3_|y[6]~11_combout ;
wire \cpu_|microc_|alu_|Mux1~1_combout ;
wire \cpu_|microc_|alu_|Add0~35_combout ;
wire \cpu_|microc_|alu_|Add0~36_combout ;
wire \cpu_|microc_|alu_|Add0~33_combout ;
wire \cpu_|microc_|alu_|Add0~40_combout ;
wire \cpu_|microc_|alu_|Add0~39_combout ;
wire \cpu_|microc_|mux3_|y[3]~15_combout ;
wire \cpu_|microc_|mux3_|y[3]~16_combout ;
wire \cpu_|microc_|alu_|Add0~34_combout ;
wire \cpu_|microc_|alu_|Add0~24 ;
wire \cpu_|microc_|alu_|Add0~25_combout ;
wire \cpu_|microc_|alu_|Mux4~0_combout ;
wire \cpu_|microc_|alu_|Mux4~1_combout ;
wire \cpu_|microc_|mux3_|y[3]~17_combout ;
wire \cpu_|microc_|banco_|regb~43_regout ;
wire \cpu_|microc_|banco_|regb~35_regout ;
wire \cpu_|microc_|banco_|regb~147_combout ;
wire \cpu_|microc_|banco_|regb~148_combout ;
wire \cpu_|microc_|banco_|regb~27_regout ;
wire \cpu_|microc_|banco_|regb~19_regout ;
wire \cpu_|microc_|banco_|regb~11feeder_combout ;
wire \cpu_|microc_|banco_|regb~11_regout ;
wire \cpu_|microc_|banco_|regb~3_regout ;
wire \cpu_|microc_|banco_|regb~149_combout ;
wire \cpu_|microc_|banco_|regb~150_combout ;
wire \cpu_|microc_|banco_|regb~151_combout ;
wire \cpu_|microc_|alu_|Add0~15_combout ;
wire \cpu_|microc_|alu_|Add0~26 ;
wire \cpu_|microc_|alu_|Add0~27_combout ;
wire \cpu_|microc_|alu_|Mux3~0_combout ;
wire \cpu_|microc_|alu_|Mux3~1_combout ;
wire \cpu_|microc_|mux3_|y[4]~14_combout ;
wire \cpu_|microc_|banco_|regb~28_regout ;
wire \cpu_|microc_|banco_|regb~20_regout ;
wire \cpu_|microc_|banco_|regb~12feeder_combout ;
wire \cpu_|microc_|banco_|regb~12_regout ;
wire \cpu_|microc_|banco_|regb~4feeder_combout ;
wire \cpu_|microc_|banco_|regb~4_regout ;
wire \cpu_|microc_|banco_|regb~144_combout ;
wire \cpu_|microc_|banco_|regb~145_combout ;
wire \cpu_|microc_|banco_|regb~44_regout ;
wire \cpu_|microc_|banco_|regb~60_regout ;
wire \cpu_|microc_|banco_|regb~52_regout ;
wire \cpu_|microc_|banco_|regb~36_regout ;
wire \cpu_|microc_|banco_|regb~142_combout ;
wire \cpu_|microc_|banco_|regb~143_combout ;
wire \cpu_|microc_|banco_|regb~146_combout ;
wire \cpu_|microc_|alu_|Add0~13_combout ;
wire \cpu_|microc_|alu_|Add0~28 ;
wire \cpu_|microc_|alu_|Add0~29_combout ;
wire \cpu_|microc_|alu_|Mux2~0_combout ;
wire \cpu_|microc_|alu_|Mux2~1_combout ;
wire \cpu_|microc_|mux3_|y[5]~13_combout ;
wire \cpu_|microc_|banco_|regb~21_regout ;
wire \cpu_|microc_|banco_|regb~5_regout ;
wire \cpu_|microc_|banco_|regb~139_combout ;
wire \cpu_|microc_|banco_|regb~140_combout ;
wire \cpu_|microc_|banco_|regb~45_regout ;
wire \cpu_|microc_|banco_|regb~37_regout ;
wire \cpu_|microc_|banco_|regb~137_combout ;
wire \cpu_|microc_|banco_|regb~138_combout ;
wire \cpu_|microc_|banco_|regb~141_combout ;
wire \cpu_|microc_|alu_|Add0~12_combout ;
wire \cpu_|microc_|alu_|Add0~30 ;
wire \cpu_|microc_|alu_|Add0~31_combout ;
wire \cpu_|microc_|alu_|Mux1~2_combout ;
wire \cpu_|microc_|alu_|Mux1~4_combout ;
wire \cpu_|microc_|mux3_|y[6]~12_combout ;
wire \cpu_|microc_|banco_|regb~22_regout ;
wire \cpu_|microc_|banco_|regb~6_regout ;
wire \cpu_|microc_|banco_|regb~134_combout ;
wire \cpu_|microc_|banco_|regb~135_combout ;
wire \cpu_|microc_|banco_|regb~46_regout ;
wire \cpu_|microc_|banco_|regb~54feeder_combout ;
wire \cpu_|microc_|banco_|regb~54_regout ;
wire \cpu_|microc_|banco_|regb~38_regout ;
wire \cpu_|microc_|banco_|regb~132_combout ;
wire \cpu_|microc_|banco_|regb~133_combout ;
wire \cpu_|microc_|banco_|regb~136_combout ;
wire \cpu_|microc_|alu_|Add0~10_combout ;
wire \cpu_|microc_|alu_|Add0~32 ;
wire \cpu_|microc_|alu_|Add0~37_combout ;
wire \cpu_|microc_|alu_|Mux0~3_combout ;
wire \cpu_|microc_|mux3_|y[7]~26_combout ;
wire \cpu_|microc_|banco_|regb~47_regout ;
wire \cpu_|microc_|banco_|regb~55feeder_combout ;
wire \cpu_|microc_|banco_|regb~55_regout ;
wire \cpu_|microc_|banco_|regb~39_regout ;
wire \cpu_|microc_|banco_|regb~162_combout ;
wire \cpu_|microc_|banco_|regb~163_combout ;
wire \cpu_|microc_|banco_|regb~31_regout ;
wire \cpu_|microc_|banco_|regb~23_regout ;
wire \cpu_|microc_|banco_|regb~15feeder_combout ;
wire \cpu_|microc_|banco_|regb~15_regout ;
wire \cpu_|microc_|banco_|regb~164_combout ;
wire \cpu_|microc_|banco_|regb~165_combout ;
wire \cpu_|microc_|banco_|regb~166_combout ;
wire \cpu_|microc_|alu_|LessThan0~1_combout ;
wire \cpu_|microc_|alu_|LessThan0~0_combout ;
wire \cpu_|microc_|alu_|LessThan0~2_combout ;
wire \cpu_|microc_|alu_|Mux7~1_combout ;
wire \cpu_|microc_|alu_|Mux7~2_combout ;
wire \cpu_|microc_|mux3_|y[0]~9_combout ;
wire \cpu_|microc_|banco_|regb~24_regout ;
wire \cpu_|microc_|banco_|regb~0_regout ;
wire \cpu_|microc_|banco_|regb~8_regout ;
wire \cpu_|microc_|banco_|regb~128_combout ;
wire \cpu_|microc_|banco_|regb~129_combout ;
wire \cpu_|e_s_|mux_salida|aux[0]~5_combout ;
wire \cpu_|e_s_|mux_salida|aux[0]~6_combout ;
wire \cpu_|e_s_|mux_salida|aux[1]~12_combout ;
wire \cpu_|e_s_|mux_salida|aux[2]~13_combout ;
wire \cpu_|e_s_|mux_salida|aux[3]~7_combout ;
wire \cpu_|e_s_|mux_salida|aux[4]~8_combout ;
wire \cpu_|e_s_|mux_salida|aux[5]~9_combout ;
wire \cpu_|e_s_|mux_salida|aux[6]~10_combout ;
wire \cpu_|e_s_|mux_salida|aux[7]~11_combout ;
wire \cpu_|uc_|rwe2~0_combout ;
wire \cpu_|uc_|rwe2~0clkctrl_outclk ;
wire \clk~combout ;
wire \cpu_|microc_|alu_|WideOr0~0_combout ;
wire \cpu_|microc_|alu_|WideOr0~combout ;
wire \VGA_CLOCK~combout ;
wire \vga_|VGA_ADAPTER|mypll|altpll_component|_clk0 ;
wire \vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA_CLOCK~clkctrl_outclk ;
wire \vga_|VGA_ADAPTER|controller|Add0~1 ;
wire \vga_|VGA_ADAPTER|controller|Add0~2_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~3 ;
wire \vga_|VGA_ADAPTER|controller|Add0~4_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~5 ;
wire \vga_|VGA_ADAPTER|controller|Add0~7 ;
wire \vga_|VGA_ADAPTER|controller|Add0~9 ;
wire \vga_|VGA_ADAPTER|controller|Add0~11 ;
wire \vga_|VGA_ADAPTER|controller|Add0~13 ;
wire \vga_|VGA_ADAPTER|controller|Add0~15 ;
wire \vga_|VGA_ADAPTER|controller|Add0~16_combout ;
wire \vga_|VGA_ADAPTER|controller|xCounter~1_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~12_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~17 ;
wire \vga_|VGA_ADAPTER|controller|Add0~18_combout ;
wire \vga_|VGA_ADAPTER|controller|xCounter~0_combout ;
wire \vga_|VGA_ADAPTER|controller|Equal0~0_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~8_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~6_combout ;
wire \vga_|VGA_ADAPTER|controller|Equal0~1_combout ;
wire \vga_|VGA_ADAPTER|controller|Equal0~2_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[7]~1_combout ;
wire \vga_|VGA_ADAPTER|controller|always1~1_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~17 ;
wire \vga_|VGA_ADAPTER|controller|Add1~18_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[9]~4_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[2]~7_combout ;
wire \vga_|VGA_ADAPTER|controller|always1~0_combout ;
wire \vga_|VGA_ADAPTER|controller|always1~2_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~0_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[0]~9_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~1 ;
wire \vga_|VGA_ADAPTER|controller|Add1~2_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[1]~8_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~3 ;
wire \vga_|VGA_ADAPTER|controller|Add1~5 ;
wire \vga_|VGA_ADAPTER|controller|Add1~6_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[3]~6_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~7 ;
wire \vga_|VGA_ADAPTER|controller|Add1~8_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[4]~5_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~9 ;
wire \vga_|VGA_ADAPTER|controller|Add1~11 ;
wire \vga_|VGA_ADAPTER|controller|Add1~12_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[6]~2_combout ;
wire \vga_|VGA_ADAPTER|controller|Add1~13 ;
wire \vga_|VGA_ADAPTER|controller|Add1~15 ;
wire \vga_|VGA_ADAPTER|controller|Add1~16_combout ;
wire \vga_|VGA_ADAPTER|controller|yCounter[8]~0_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~3 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~7 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~8_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~6_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~2_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~0_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~3 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~5 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~7 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~9 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~11 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~13 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~9 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~11 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~12_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~15 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~13 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|Add0~14_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~17 ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~10_combout ;
wire \vga_|VGA_ADAPTER|controller|xCounter~2_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ;
wire \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ;
wire \~GND~combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ;
wire \vga_|VGA_ADAPTER|controller|Add0~14_combout ;
wire \vga_|VGA_ADAPTER|controller|on_screen~2_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_VS1~0_combout ;
wire \vga_|VGA_ADAPTER|controller|on_screen~3_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \vga_|VGA_ADAPTER|controller|VGA_R[0]~0_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \vga_|VGA_ADAPTER|controller|VGA_G[0]~0_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_B[0]~0_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_VS1~2_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_VS1~regout ;
wire \vga_|VGA_ADAPTER|controller|VGA_VS~feeder_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_VS~regout ;
wire \vga_|VGA_ADAPTER|controller|VGA_HS1~0_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_HS1~1_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_HS1~2_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_HS1~regout ;
wire \vga_|VGA_ADAPTER|controller|VGA_HS~feeder_combout ;
wire \vga_|VGA_ADAPTER|controller|VGA_HS~regout ;
wire [7:0] \cpu_|e_s_|sal2|q ;
wire [9:0] \cpu_|microc_|PC_|q ;
wire [0:0] \cpu_|microc_|ffzero|q ;
wire [7:0] \cpu_|e_s_|mux_salida|d1 ;
wire [7:0] \cpu_|e_s_|mux_salida|d0 ;
wire [7:0] \cpu_|e_s_|sal1|q ;
wire [2:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a ;
wire [2:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w ;
wire [3:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w ;
wire [3:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w ;
wire [3:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w ;
wire [9:0] \vga_|VGA_ADAPTER|controller|yCounter ;
wire [9:0] \vga_|VGA_ADAPTER|controller|xCounter ;
wire [7:0] \e4~combout ;
wire [1:0] \e3~combout ;
wire [3:0] \e2~combout ;
wire [3:0] \e1~combout ;

wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;
wire [2:0] \vga_|VGA_ADAPTER|mypll|altpll_component|pll_CLK_bus ;

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout  = \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

assign \vga_|VGA_ADAPTER|mypll|altpll_component|_clk0  = \vga_|VGA_ADAPTER|mypll|altpll_component|pll_CLK_bus [0];
assign \vga_|VGA_ADAPTER|mypll|altpll_component|_clk1  = \vga_|VGA_ADAPTER|mypll|altpll_component|pll_CLK_bus [1];
assign \vga_|VGA_ADAPTER|mypll|altpll_component|_clk2  = \vga_|VGA_ADAPTER|mypll|altpll_component|pll_CLK_bus [2];

// Location: M4K_X41_Y12
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init1 = 2048'h00000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init0 = 2048'h00000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000;
// synopsys translate_on

// Location: M4K_X17_Y17
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 2048'h0000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100FFFFFFF800000000000000000000007FFFFFFF000000000000E5801601000000000000000000000000000000011640190100000000000000000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'h001144011010000000000000000000000000000000114401101000000000000000000000000000000011640110100000000000000000000000000000000E5801101000000000000000000000000000000000400000100000000000000000000000000000000040000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y15
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h0000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100FFFFFFF800000000000000000000007FFFFFFF0000000000040000403800F0F3318FD9800000000000000000040000404401F9FB318FD980000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0040000400401999BF180DF8000000000000000000400004004001999F187CF8000000000000000000C0000404400199B3187D9800000000000000000140000403801999B3180D9800000000000000000000000400001F9FBF7EFDF800000000000000000000000400000F0F1F7EFCF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X41_Y10
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init1 = 2048'h00000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init0 = 2048'h00000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N14
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[5]~10 (
// Equation(s):
// \cpu_|microc_|sumador_|y[5]~10_combout  = (\cpu_|microc_|PC_|q [5] & (!\cpu_|microc_|sumador_|y[4]~9 )) # (!\cpu_|microc_|PC_|q [5] & ((\cpu_|microc_|sumador_|y[4]~9 ) # (GND)))
// \cpu_|microc_|sumador_|y[5]~11  = CARRY((!\cpu_|microc_|sumador_|y[4]~9 ) # (!\cpu_|microc_|PC_|q [5]))

	.dataa(\cpu_|microc_|PC_|q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[4]~9 ),
	.combout(\cpu_|microc_|sumador_|y[5]~10_combout ),
	.cout(\cpu_|microc_|sumador_|y[5]~11 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[5]~10 .lut_mask = 16'h5A5F;
defparam \cpu_|microc_|sumador_|y[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N16
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~7 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~7_combout  = (\cpu_|microc_|alu_|Add0~4_combout  & ((\cpu_|microc_|alu_|Add0~43_combout  & (\cpu_|microc_|alu_|Add0~6_cout  & VCC)) # (!\cpu_|microc_|alu_|Add0~43_combout  & (!\cpu_|microc_|alu_|Add0~6_cout )))) # 
// (!\cpu_|microc_|alu_|Add0~4_combout  & ((\cpu_|microc_|alu_|Add0~43_combout  & (!\cpu_|microc_|alu_|Add0~6_cout )) # (!\cpu_|microc_|alu_|Add0~43_combout  & ((\cpu_|microc_|alu_|Add0~6_cout ) # (GND)))))
// \cpu_|microc_|alu_|Add0~8  = CARRY((\cpu_|microc_|alu_|Add0~4_combout  & (!\cpu_|microc_|alu_|Add0~43_combout  & !\cpu_|microc_|alu_|Add0~6_cout )) # (!\cpu_|microc_|alu_|Add0~4_combout  & ((!\cpu_|microc_|alu_|Add0~6_cout ) # 
// (!\cpu_|microc_|alu_|Add0~43_combout ))))

	.dataa(\cpu_|microc_|alu_|Add0~4_combout ),
	.datab(\cpu_|microc_|alu_|Add0~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|alu_|Add0~6_cout ),
	.combout(\cpu_|microc_|alu_|Add0~7_combout ),
	.cout(\cpu_|microc_|alu_|Add0~8 ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~7 .lut_mask = 16'h9617;
defparam \cpu_|microc_|alu_|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~4 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~4_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [2] & (\vga_|VGA_ADAPTER|controller|Add1~3  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|yCounter [2] & (!\vga_|VGA_ADAPTER|controller|Add1~3  & VCC))
// \vga_|VGA_ADAPTER|controller|Add1~5  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [2] & !\vga_|VGA_ADAPTER|controller|Add1~3 ))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~3 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~4_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~5 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_|VGA_ADAPTER|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~10 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~10_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [5] & (!\vga_|VGA_ADAPTER|controller|Add1~9 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [5] & ((\vga_|VGA_ADAPTER|controller|Add1~9 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add1~11  = CARRY((!\vga_|VGA_ADAPTER|controller|Add1~9 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [5]))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~9 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~10_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~11 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_|VGA_ADAPTER|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~14 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~14_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [7] & (!\vga_|VGA_ADAPTER|controller|Add1~13 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [7] & ((\vga_|VGA_ADAPTER|controller|Add1~13 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add1~15  = CARRY((!\vga_|VGA_ADAPTER|controller|Add1~13 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [7]))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~13 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~14_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~15 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_|VGA_ADAPTER|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~0_combout  = \vga_|VGA_ADAPTER|controller|xCounter [0] $ (VCC)
// \vga_|VGA_ADAPTER|controller|Add0~1  = CARRY(\vga_|VGA_ADAPTER|controller|xCounter [0])

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~0_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~1 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \vga_|VGA_ADAPTER|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~4 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~4_combout  = ((\vga_|VGA_ADAPTER|controller|yCounter [6] $ (\vga_|VGA_ADAPTER|controller|yCounter [4] $ (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~3 )))) # (GND)
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~5  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [6] & ((\vga_|VGA_ADAPTER|controller|yCounter [4]) # (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~3 ))) # 
// (!\vga_|VGA_ADAPTER|controller|yCounter [6] & (\vga_|VGA_ADAPTER|controller|yCounter [4] & !\vga_|VGA_ADAPTER|controller|controller_translator|Add0~3 )))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [6]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~3 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~4_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~10 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~10_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [7] & (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~9 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [7] & 
// ((\vga_|VGA_ADAPTER|controller|controller_translator|Add0~9 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~11  = CARRY((!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~9 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [7]))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~9 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~10_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y10_N17
cycloneii_lcell_ff \cpu_|microc_|PC_|q[5] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux5_|y[5]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [5]));

// Location: LCFF_X21_Y14_N11
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[5] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[5]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [5]));

// Location: LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|on_screen~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|on_screen~0_combout  = (!\vga_|VGA_ADAPTER|controller|xCounter [2] & (!\vga_|VGA_ADAPTER|controller|xCounter [1] & (!\vga_|VGA_ADAPTER|controller|xCounter [4] & !\vga_|VGA_ADAPTER|controller|xCounter [3])))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [2]),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [1]),
	.datac(\vga_|VGA_ADAPTER|controller|xCounter [4]),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [3]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|on_screen~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|on_screen~0 .lut_mask = 16'h0001;
defparam \vga_|VGA_ADAPTER|controller|on_screen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|on_screen~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|on_screen~1_combout  = (!\vga_|VGA_ADAPTER|controller|xCounter [6] & (\vga_|VGA_ADAPTER|controller|on_screen~0_combout  & !\vga_|VGA_ADAPTER|controller|xCounter [5]))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [6]),
	.datac(\vga_|VGA_ADAPTER|controller|on_screen~0_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [5]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|on_screen~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|on_screen~1 .lut_mask = 16'h0030;
defparam \vga_|VGA_ADAPTER|controller|on_screen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N8
cycloneii_lcell_comb \cpu_|microc_|mux4_|y[8]~1 (
// Equation(s):
// \cpu_|microc_|mux4_|y[8]~1_combout  = (\cpu_|microc_|memoria_|mem~17_combout  & \cpu_|uc_|s_rel~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~17_combout ),
	.datad(\cpu_|uc_|s_rel~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux4_|y[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux4_|y[8]~1 .lut_mask = 16'hF000;
defparam \cpu_|microc_|mux4_|y[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
cycloneii_lcell_comb \cpu_|microc_|mux5_|y[5]~3 (
// Equation(s):
// \cpu_|microc_|mux5_|y[5]~3_combout  = (!\cpu_|uc_|Selector0~2_combout  & \cpu_|microc_|sumador_|y[5]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|uc_|Selector0~2_combout ),
	.datad(\cpu_|microc_|sumador_|y[5]~10_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux5_|y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux5_|y[5]~3 .lut_mask = 16'h0F00;
defparam \cpu_|microc_|mux5_|y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y10_N17
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~16 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~16_regout ));

// Location: LCFF_X47_Y11_N25
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~40 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~40feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~40_regout ));

// Location: LCFF_X45_Y10_N17
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~56 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~56feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~56_regout ));

// Location: LCCOMB_X48_Y9_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~3 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~3_combout  = (!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & (!\cpu_|microc_|banco_|regb~131_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((!\cpu_|microc_|banco_|regb~129_combout 
// )))))

	.dataa(\cpu_|microc_|memoria_|mem~22_combout ),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|microc_|banco_|regb~131_combout ),
	.datad(\cpu_|microc_|banco_|regb~129_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~3 .lut_mask = 16'h0415;
defparam \cpu_|microc_|alu_|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N4
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~4 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~4_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((\cpu_|microc_|alu_|Add0~3_combout ) # ((\cpu_|microc_|banco_|Equal0~2_combout  & !\cpu_|microc_|memoria_|mem~22_combout )))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|memoria_|mem~9_combout ),
	.datad(\cpu_|microc_|alu_|Add0~3_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~4 .lut_mask = 16'hFFF2;
defparam \cpu_|microc_|alu_|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N5
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~62 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~62_regout ));

// Location: LCFF_X46_Y11_N3
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~14 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~14feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~14_regout ));

// Location: LCFF_X45_Y10_N19
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~30 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~30feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~30_regout ));

// Location: LCFF_X49_Y10_N7
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~53 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~53feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~53_regout ));

// Location: LCFF_X45_Y10_N9
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~61 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~61_regout ));

// Location: LCFF_X44_Y10_N17
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~13 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~13_regout ));

// Location: LCFF_X45_Y10_N27
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~29 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~29_regout ));

// Location: LCFF_X47_Y10_N1
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~51 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~51feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~51_regout ));

// Location: LCFF_X45_Y10_N13
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~59 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~59feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~59_regout ));

// Location: LCFF_X47_Y11_N31
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~42 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~42feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~42_regout ));

// Location: LCFF_X45_Y11_N29
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~58 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~58feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~58_regout ));

// Location: LCFF_X46_Y11_N19
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~2 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~2_regout ));

// Location: LCFF_X45_Y11_N11
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~26 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~26feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~26_regout ));

// Location: LCFF_X47_Y11_N11
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~33 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~33_regout ));

// Location: LCFF_X46_Y11_N25
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~9 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~9_regout ));

// Location: LCFF_X45_Y10_N7
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~63 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~63_regout ));

// Location: LCFF_X49_Y11_N3
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~7 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~7_regout ));

// Location: LCCOMB_X46_Y9_N12
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~9 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~9_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ) # (!\cpu_|microc_|banco_|regb~136_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|banco_|regb~136_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~9 .lut_mask = 16'hBABB;
defparam \cpu_|microc_|alu_|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~11 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~11_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ) # (!\cpu_|microc_|banco_|regb~141_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|banco_|regb~141_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~11 .lut_mask = 16'hAEAF;
defparam \cpu_|microc_|alu_|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N2
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~14 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~14_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~146_combout  & ((\cpu_|microc_|memoria_|mem~9_combout ) # (\cpu_|microc_|memoria_|mem~22_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|banco_|regb~146_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~14 .lut_mask = 16'h0E00;
defparam \cpu_|microc_|alu_|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~16 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~16_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~151_combout  & ((\cpu_|microc_|memoria_|mem~9_combout ) # (\cpu_|microc_|memoria_|mem~22_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|banco_|regb~151_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~16 .lut_mask = 16'h0E00;
defparam \cpu_|microc_|alu_|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N6
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~17 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~17_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ) # (!\cpu_|microc_|banco_|regb~156_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~9_combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|banco_|regb~156_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~17 .lut_mask = 16'hCECF;
defparam \cpu_|microc_|alu_|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N18
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~20 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~20_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~161_combout  & ((\cpu_|microc_|memoria_|mem~22_combout ) # (\cpu_|microc_|memoria_|mem~9_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|memoria_|mem~9_combout ),
	.datad(\cpu_|microc_|banco_|regb~161_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~20 .lut_mask = 16'h5400;
defparam \cpu_|microc_|alu_|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N24
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux0~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux0~0_combout  = (\cpu_|microc_|alu_|Mux1~0_combout  & ((\cpu_|microc_|alu_|Mux1~1_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ))) # (!\cpu_|microc_|alu_|Mux1~1_combout  & (!\cpu_|microc_|memoria_|mem~22_combout  & 
// !\cpu_|microc_|banco_|Equal0~2_combout )))) # (!\cpu_|microc_|alu_|Mux1~0_combout  & ((\cpu_|microc_|alu_|Mux1~1_combout  $ (\cpu_|microc_|banco_|Equal0~2_combout ))))

	.dataa(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datad(\cpu_|microc_|banco_|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux0~0 .lut_mask = 16'hA552;
defparam \cpu_|microc_|alu_|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N18
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux0~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux0~1_combout  = \cpu_|microc_|alu_|Mux0~0_combout  $ (((!\cpu_|microc_|banco_|Equal0~2_combout  & !\cpu_|microc_|alu_|Mux1~3_combout )))

	.dataa(vcc),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(\cpu_|microc_|alu_|Mux0~0_combout ),
	.datad(\cpu_|microc_|alu_|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux0~1 .lut_mask = 16'hF0C3;
defparam \cpu_|microc_|alu_|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N4
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux0~2 (
// Equation(s):
// \cpu_|microc_|alu_|Mux0~2_combout  = (\cpu_|microc_|banco_|regb~166_combout  & (((\cpu_|microc_|alu_|Mux0~1_combout )))) # (!\cpu_|microc_|banco_|regb~166_combout  & (\cpu_|microc_|alu_|Mux1~0_combout  $ (((!\cpu_|microc_|alu_|Mux1~1_combout )))))

	.dataa(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datab(\cpu_|microc_|alu_|Mux0~1_combout ),
	.datac(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datad(\cpu_|microc_|banco_|regb~166_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux0~2 .lut_mask = 16'hCCA5;
defparam \cpu_|microc_|alu_|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N6
cycloneii_lcell_comb \cpu_|microc_|alu_|WideOr0~1 (
// Equation(s):
// \cpu_|microc_|alu_|WideOr0~1_combout  = (\cpu_|microc_|alu_|Mux6~1_combout ) # (\cpu_|microc_|alu_|Mux5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|alu_|Mux6~1_combout ),
	.datad(\cpu_|microc_|alu_|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|WideOr0~1 .lut_mask = 16'hFFF0;
defparam \cpu_|microc_|alu_|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N13
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[0] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [0]));

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[5]~3 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[5]~3_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~10_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [5]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Add1~10_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [5]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[5]~3 .lut_mask = 16'h50D8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~179 (
// Equation(s):
// \cpu_|microc_|banco_|regb~179_combout  = (!\cpu_|microc_|memoria_|mem~20_combout  & (\cpu_|microc_|memoria_|mem~17_combout  & ((!\cpu_|microc_|memoria_|mem~8_combout ) # (!\cpu_|microc_|memoria_|mem~12_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~20_combout ),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~179 .lut_mask = 16'h1300;
defparam \cpu_|microc_|banco_|regb~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N18
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[2]~18 (
// Equation(s):
// \cpu_|microc_|mux3_|y[2]~18_combout  = (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\e2~combout [2])) # (!\cpu_|microc_|memoria_|mem~13_combout  & ((\e1~combout [2])))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\e2~combout [2]),
	.datac(\cpu_|microc_|memoria_|mem~13_combout ),
	.datad(\e1~combout [2]),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[2]~18 .lut_mask = 16'h4540;
defparam \cpu_|microc_|mux3_|y[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N16
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[2]~19 (
// Equation(s):
// \cpu_|microc_|mux3_|y[2]~19_combout  = (\cpu_|uc_|s_es~3_combout  & ((\cpu_|microc_|mux3_|y[2]~18_combout ) # ((\e4~combout [2] & \cpu_|microc_|mux3_|y[4]~10_combout ))))

	.dataa(\e4~combout [2]),
	.datab(\cpu_|microc_|mux3_|y[2]~18_combout ),
	.datac(\cpu_|microc_|mux3_|y[4]~10_combout ),
	.datad(\cpu_|uc_|s_es~3_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[2]~19 .lut_mask = 16'hEC00;
defparam \cpu_|microc_|mux3_|y[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_VS1~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_VS1~1_combout  = ((\vga_|VGA_ADAPTER|controller|yCounter [4]) # ((\vga_|VGA_ADAPTER|controller|yCounter [9]) # (!\vga_|VGA_ADAPTER|controller|yCounter [2]))) # (!\vga_|VGA_ADAPTER|controller|yCounter [3])

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [3]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [4]),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [9]),
	.datad(\vga_|VGA_ADAPTER|controller|yCounter [2]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_VS1~1 .lut_mask = 16'hFDFF;
defparam \vga_|VGA_ADAPTER|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[0]));
// synopsys translate_off
defparam \e4[0]~I .input_async_reset = "none";
defparam \e4[0]~I .input_power_up = "low";
defparam \e4[0]~I .input_register_mode = "none";
defparam \e4[0]~I .input_sync_reset = "none";
defparam \e4[0]~I .oe_async_reset = "none";
defparam \e4[0]~I .oe_power_up = "low";
defparam \e4[0]~I .oe_register_mode = "none";
defparam \e4[0]~I .oe_sync_reset = "none";
defparam \e4[0]~I .operation_mode = "input";
defparam \e4[0]~I .output_async_reset = "none";
defparam \e4[0]~I .output_power_up = "low";
defparam \e4[0]~I .output_register_mode = "none";
defparam \e4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[3]));
// synopsys translate_off
defparam \e1[3]~I .input_async_reset = "none";
defparam \e1[3]~I .input_power_up = "low";
defparam \e1[3]~I .input_register_mode = "none";
defparam \e1[3]~I .input_sync_reset = "none";
defparam \e1[3]~I .oe_async_reset = "none";
defparam \e1[3]~I .oe_power_up = "low";
defparam \e1[3]~I .oe_register_mode = "none";
defparam \e1[3]~I .oe_sync_reset = "none";
defparam \e1[3]~I .operation_mode = "input";
defparam \e1[3]~I .output_async_reset = "none";
defparam \e1[3]~I .output_power_up = "low";
defparam \e1[3]~I .output_register_mode = "none";
defparam \e1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[2]));
// synopsys translate_off
defparam \e2[2]~I .input_async_reset = "none";
defparam \e2[2]~I .input_power_up = "low";
defparam \e2[2]~I .input_register_mode = "none";
defparam \e2[2]~I .input_sync_reset = "none";
defparam \e2[2]~I .oe_async_reset = "none";
defparam \e2[2]~I .oe_power_up = "low";
defparam \e2[2]~I .oe_register_mode = "none";
defparam \e2[2]~I .oe_sync_reset = "none";
defparam \e2[2]~I .operation_mode = "input";
defparam \e2[2]~I .output_async_reset = "none";
defparam \e2[2]~I .output_power_up = "low";
defparam \e2[2]~I .output_register_mode = "none";
defparam \e2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[2]));
// synopsys translate_off
defparam \e1[2]~I .input_async_reset = "none";
defparam \e1[2]~I .input_power_up = "low";
defparam \e1[2]~I .input_register_mode = "none";
defparam \e1[2]~I .input_sync_reset = "none";
defparam \e1[2]~I .oe_async_reset = "none";
defparam \e1[2]~I .oe_power_up = "low";
defparam \e1[2]~I .oe_register_mode = "none";
defparam \e1[2]~I .oe_sync_reset = "none";
defparam \e1[2]~I .operation_mode = "input";
defparam \e1[2]~I .output_async_reset = "none";
defparam \e1[2]~I .output_power_up = "low";
defparam \e1[2]~I .output_register_mode = "none";
defparam \e1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[2]));
// synopsys translate_off
defparam \e4[2]~I .input_async_reset = "none";
defparam \e4[2]~I .input_power_up = "low";
defparam \e4[2]~I .input_register_mode = "none";
defparam \e4[2]~I .input_sync_reset = "none";
defparam \e4[2]~I .oe_async_reset = "none";
defparam \e4[2]~I .oe_power_up = "low";
defparam \e4[2]~I .oe_register_mode = "none";
defparam \e4[2]~I .oe_sync_reset = "none";
defparam \e4[2]~I .operation_mode = "input";
defparam \e4[2]~I .output_async_reset = "none";
defparam \e4[2]~I .output_power_up = "low";
defparam \e4[2]~I .output_register_mode = "none";
defparam \e4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[1]));
// synopsys translate_off
defparam \e2[1]~I .input_async_reset = "none";
defparam \e2[1]~I .input_power_up = "low";
defparam \e2[1]~I .input_register_mode = "none";
defparam \e2[1]~I .input_sync_reset = "none";
defparam \e2[1]~I .oe_async_reset = "none";
defparam \e2[1]~I .oe_power_up = "low";
defparam \e2[1]~I .oe_register_mode = "none";
defparam \e2[1]~I .oe_sync_reset = "none";
defparam \e2[1]~I .operation_mode = "input";
defparam \e2[1]~I .output_async_reset = "none";
defparam \e2[1]~I .output_power_up = "low";
defparam \e2[1]~I .output_register_mode = "none";
defparam \e2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[1]));
// synopsys translate_off
defparam \e4[1]~I .input_async_reset = "none";
defparam \e4[1]~I .input_power_up = "low";
defparam \e4[1]~I .input_register_mode = "none";
defparam \e4[1]~I .input_sync_reset = "none";
defparam \e4[1]~I .oe_async_reset = "none";
defparam \e4[1]~I .oe_power_up = "low";
defparam \e4[1]~I .oe_register_mode = "none";
defparam \e4[1]~I .oe_sync_reset = "none";
defparam \e4[1]~I .operation_mode = "input";
defparam \e4[1]~I .output_async_reset = "none";
defparam \e4[1]~I .output_power_up = "low";
defparam \e4[1]~I .output_register_mode = "none";
defparam \e4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[7]));
// synopsys translate_off
defparam \e4[7]~I .input_async_reset = "none";
defparam \e4[7]~I .input_power_up = "low";
defparam \e4[7]~I .input_register_mode = "none";
defparam \e4[7]~I .input_sync_reset = "none";
defparam \e4[7]~I .oe_async_reset = "none";
defparam \e4[7]~I .oe_power_up = "low";
defparam \e4[7]~I .oe_register_mode = "none";
defparam \e4[7]~I .oe_sync_reset = "none";
defparam \e4[7]~I .operation_mode = "input";
defparam \e4[7]~I .output_async_reset = "none";
defparam \e4[7]~I .output_power_up = "low";
defparam \e4[7]~I .output_register_mode = "none";
defparam \e4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N24
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~40feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~40feeder_combout  = \cpu_|microc_|mux3_|y[0]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~40feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N16
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~56feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~56feeder_combout  = \cpu_|microc_|mux3_|y[0]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~56feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N2
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~14feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~14feeder_combout  = \cpu_|microc_|mux3_|y[6]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~14feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N18
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~30feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~30feeder_combout  = \cpu_|microc_|mux3_|y[6]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~30feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~53feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~53feeder_combout  = \cpu_|microc_|mux3_|y[5]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~53feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N12
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~59feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~59feeder_combout  = \cpu_|microc_|mux3_|y[3]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~59feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N0
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~51feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~51feeder_combout  = \cpu_|microc_|mux3_|y[3]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~51feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N10
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~26feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~26feeder_combout  = \cpu_|microc_|mux3_|y[2]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~26feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N28
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~58feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~58feeder_combout  = \cpu_|microc_|mux3_|y[2]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~58feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N30
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~42feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~42feeder_combout  = \cpu_|microc_|mux3_|y[2]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~42feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N18
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~2feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~2feeder_combout  = \cpu_|microc_|mux3_|y[2]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~2feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N2
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~7feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~7feeder_combout  = \cpu_|microc_|mux3_|y[7]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~7feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[0]~0 (
// Equation(s):
// \cpu_|microc_|sumador_|y[0]~0_combout  = (\cpu_|microc_|PC_|q [0] & (\cpu_|microc_|mux4_|y[0]~0_combout  $ (VCC))) # (!\cpu_|microc_|PC_|q [0] & (\cpu_|microc_|mux4_|y[0]~0_combout  & VCC))
// \cpu_|microc_|sumador_|y[0]~1  = CARRY((\cpu_|microc_|PC_|q [0] & \cpu_|microc_|mux4_|y[0]~0_combout ))

	.dataa(\cpu_|microc_|PC_|q [0]),
	.datab(\cpu_|microc_|mux4_|y[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_|microc_|sumador_|y[0]~0_combout ),
	.cout(\cpu_|microc_|sumador_|y[0]~1 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[0]~0 .lut_mask = 16'h6688;
defparam \cpu_|microc_|sumador_|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N18
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~5 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~5_combout  = (!\cpu_|microc_|PC_|q [1] & \cpu_|microc_|PC_|q [0])

	.dataa(\cpu_|microc_|PC_|q [1]),
	.datab(\cpu_|microc_|PC_|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~5 .lut_mask = 16'h4444;
defparam \cpu_|microc_|memoria_|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N14
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~4 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~4_combout  = (!\cpu_|microc_|PC_|q [0] & !\cpu_|microc_|PC_|q [1])

	.dataa(vcc),
	.datab(\cpu_|microc_|PC_|q [0]),
	.datac(vcc),
	.datad(\cpu_|microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~4 .lut_mask = 16'h0033;
defparam \cpu_|microc_|memoria_|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N14
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~6 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~6_combout  = (\cpu_|microc_|PC_|q [2] & (\cpu_|microc_|memoria_|mem~5_combout )) # (!\cpu_|microc_|PC_|q [2] & ((\cpu_|microc_|memoria_|mem~4_combout )))

	.dataa(\cpu_|microc_|PC_|q [2]),
	.datab(\cpu_|microc_|memoria_|mem~5_combout ),
	.datac(vcc),
	.datad(\cpu_|microc_|memoria_|mem~4_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~6 .lut_mask = 16'hDD88;
defparam \cpu_|microc_|memoria_|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N6
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[1]~2 (
// Equation(s):
// \cpu_|microc_|sumador_|y[1]~2_combout  = (\cpu_|microc_|PC_|q [1] & (!\cpu_|microc_|sumador_|y[0]~1 )) # (!\cpu_|microc_|PC_|q [1] & ((\cpu_|microc_|sumador_|y[0]~1 ) # (GND)))
// \cpu_|microc_|sumador_|y[1]~3  = CARRY((!\cpu_|microc_|sumador_|y[0]~1 ) # (!\cpu_|microc_|PC_|q [1]))

	.dataa(\cpu_|microc_|PC_|q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[0]~1 ),
	.combout(\cpu_|microc_|sumador_|y[1]~2_combout ),
	.cout(\cpu_|microc_|sumador_|y[1]~3 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[1]~2 .lut_mask = 16'h5A5F;
defparam \cpu_|microc_|sumador_|y[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N8
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[2]~4 (
// Equation(s):
// \cpu_|microc_|sumador_|y[2]~4_combout  = (\cpu_|microc_|PC_|q [2] & (\cpu_|microc_|sumador_|y[1]~3  $ (GND))) # (!\cpu_|microc_|PC_|q [2] & (!\cpu_|microc_|sumador_|y[1]~3  & VCC))
// \cpu_|microc_|sumador_|y[2]~5  = CARRY((\cpu_|microc_|PC_|q [2] & !\cpu_|microc_|sumador_|y[1]~3 ))

	.dataa(\cpu_|microc_|PC_|q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[1]~3 ),
	.combout(\cpu_|microc_|sumador_|y[2]~4_combout ),
	.cout(\cpu_|microc_|sumador_|y[2]~5 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[2]~4 .lut_mask = 16'hA50A;
defparam \cpu_|microc_|sumador_|y[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N10
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[3]~6 (
// Equation(s):
// \cpu_|microc_|sumador_|y[3]~6_combout  = (\cpu_|microc_|PC_|q [3] & (!\cpu_|microc_|sumador_|y[2]~5 )) # (!\cpu_|microc_|PC_|q [3] & ((\cpu_|microc_|sumador_|y[2]~5 ) # (GND)))
// \cpu_|microc_|sumador_|y[3]~7  = CARRY((!\cpu_|microc_|sumador_|y[2]~5 ) # (!\cpu_|microc_|PC_|q [3]))

	.dataa(vcc),
	.datab(\cpu_|microc_|PC_|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[2]~5 ),
	.combout(\cpu_|microc_|sumador_|y[3]~6_combout ),
	.cout(\cpu_|microc_|sumador_|y[3]~7 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[3]~6 .lut_mask = 16'h3C3F;
defparam \cpu_|microc_|sumador_|y[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N6
cycloneii_lcell_comb \cpu_|microc_|mux5_|y[3]~5 (
// Equation(s):
// \cpu_|microc_|mux5_|y[3]~5_combout  = (!\cpu_|uc_|Selector0~2_combout  & \cpu_|microc_|sumador_|y[3]~6_combout )

	.dataa(vcc),
	.datab(\cpu_|uc_|Selector0~2_combout ),
	.datac(vcc),
	.datad(\cpu_|microc_|sumador_|y[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux5_|y[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux5_|y[3]~5 .lut_mask = 16'h3300;
defparam \cpu_|microc_|mux5_|y[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N7
cycloneii_lcell_ff \cpu_|microc_|PC_|q[3] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux5_|y[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [3]));

// Location: LCCOMB_X49_Y9_N12
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[4]~8 (
// Equation(s):
// \cpu_|microc_|sumador_|y[4]~8_combout  = (\cpu_|microc_|PC_|q [4] & (\cpu_|microc_|sumador_|y[3]~7  $ (GND))) # (!\cpu_|microc_|PC_|q [4] & (!\cpu_|microc_|sumador_|y[3]~7  & VCC))
// \cpu_|microc_|sumador_|y[4]~9  = CARRY((\cpu_|microc_|PC_|q [4] & !\cpu_|microc_|sumador_|y[3]~7 ))

	.dataa(vcc),
	.datab(\cpu_|microc_|PC_|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[3]~7 ),
	.combout(\cpu_|microc_|sumador_|y[4]~8_combout ),
	.cout(\cpu_|microc_|sumador_|y[4]~9 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[4]~8 .lut_mask = 16'hC30C;
defparam \cpu_|microc_|sumador_|y[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \cpu_|microc_|mux5_|y[4]~4 (
// Equation(s):
// \cpu_|microc_|mux5_|y[4]~4_combout  = (!\cpu_|uc_|Selector0~2_combout  & \cpu_|microc_|sumador_|y[4]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|uc_|Selector0~2_combout ),
	.datad(\cpu_|microc_|sumador_|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux5_|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux5_|y[4]~4 .lut_mask = 16'h0F00;
defparam \cpu_|microc_|mux5_|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N1
cycloneii_lcell_ff \cpu_|microc_|PC_|q[4] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux5_|y[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [4]));

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[6]~12 (
// Equation(s):
// \cpu_|microc_|sumador_|y[6]~12_combout  = ((\cpu_|microc_|PC_|q [6] $ (\cpu_|uc_|s_rel~1_combout  $ (!\cpu_|microc_|sumador_|y[5]~11 )))) # (GND)
// \cpu_|microc_|sumador_|y[6]~13  = CARRY((\cpu_|microc_|PC_|q [6] & ((\cpu_|uc_|s_rel~1_combout ) # (!\cpu_|microc_|sumador_|y[5]~11 ))) # (!\cpu_|microc_|PC_|q [6] & (\cpu_|uc_|s_rel~1_combout  & !\cpu_|microc_|sumador_|y[5]~11 )))

	.dataa(\cpu_|microc_|PC_|q [6]),
	.datab(\cpu_|uc_|s_rel~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[5]~11 ),
	.combout(\cpu_|microc_|sumador_|y[6]~12_combout ),
	.cout(\cpu_|microc_|sumador_|y[6]~13 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[6]~12 .lut_mask = 16'h698E;
defparam \cpu_|microc_|sumador_|y[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N20
cycloneii_lcell_comb \cpu_|microc_|mux5_|y[2]~1 (
// Equation(s):
// \cpu_|microc_|mux5_|y[2]~1_combout  = (\cpu_|microc_|sumador_|y[2]~4_combout  & !\cpu_|uc_|Selector0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|sumador_|y[2]~4_combout ),
	.datad(\cpu_|uc_|Selector0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux5_|y[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux5_|y[2]~1 .lut_mask = 16'h00F0;
defparam \cpu_|microc_|mux5_|y[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N21
cycloneii_lcell_ff \cpu_|microc_|PC_|q[2] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux5_|y[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [2]));

// Location: LCCOMB_X48_Y9_N18
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~11 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~11_combout  = (\cpu_|microc_|PC_|q [0]) # (!\cpu_|microc_|PC_|q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|PC_|q [1]),
	.datad(\cpu_|microc_|PC_|q [0]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~11 .lut_mask = 16'hFF0F;
defparam \cpu_|microc_|memoria_|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N2
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~12 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~12_combout  = (\cpu_|microc_|PC_|q [2] & (\cpu_|microc_|memoria_|mem~4_combout )) # (!\cpu_|microc_|PC_|q [2] & ((!\cpu_|microc_|memoria_|mem~11_combout )))

	.dataa(vcc),
	.datab(\cpu_|microc_|PC_|q [2]),
	.datac(\cpu_|microc_|memoria_|mem~4_combout ),
	.datad(\cpu_|microc_|memoria_|mem~11_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~12 .lut_mask = 16'hC0F3;
defparam \cpu_|microc_|memoria_|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~13 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~13_combout  = (\cpu_|microc_|memoria_|mem~8_combout  & \cpu_|microc_|memoria_|mem~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~12_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~13 .lut_mask = 16'hF000;
defparam \cpu_|microc_|memoria_|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb \cpu_|microc_|PC_|q[6]~3 (
// Equation(s):
// \cpu_|microc_|PC_|q[6]~3_combout  = (\cpu_|uc_|Selector0~2_combout  & ((\cpu_|microc_|memoria_|mem~13_combout ))) # (!\cpu_|uc_|Selector0~2_combout  & (\cpu_|microc_|sumador_|y[6]~12_combout ))

	.dataa(\cpu_|uc_|Selector0~2_combout ),
	.datab(vcc),
	.datac(\cpu_|microc_|sumador_|y[6]~12_combout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|PC_|q[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|PC_|q[6]~3 .lut_mask = 16'hFA50;
defparam \cpu_|microc_|PC_|q[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N25
cycloneii_lcell_ff \cpu_|microc_|PC_|q[6] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|PC_|q[6]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [6]));

// Location: LCCOMB_X48_Y9_N16
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~14 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~14_combout  = (!\cpu_|microc_|PC_|q [6] & (!\cpu_|microc_|PC_|q [7] & !\cpu_|microc_|PC_|q [3]))

	.dataa(vcc),
	.datab(\cpu_|microc_|PC_|q [6]),
	.datac(\cpu_|microc_|PC_|q [7]),
	.datad(\cpu_|microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~14 .lut_mask = 16'h0003;
defparam \cpu_|microc_|memoria_|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~15 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~15_combout  = (\cpu_|microc_|memoria_|mem~7_combout  & (\cpu_|microc_|PC_|q [1] & (\cpu_|microc_|memoria_|mem~14_combout  & !\cpu_|microc_|PC_|q [2])))

	.dataa(\cpu_|microc_|memoria_|mem~7_combout ),
	.datab(\cpu_|microc_|PC_|q [1]),
	.datac(\cpu_|microc_|memoria_|mem~14_combout ),
	.datad(\cpu_|microc_|PC_|q [2]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~15 .lut_mask = 16'h0080;
defparam \cpu_|microc_|memoria_|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N22
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~10 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~10_combout  = (\cpu_|microc_|memoria_|mem~8_combout  & ((!\cpu_|microc_|PC_|q [1]) # (!\cpu_|microc_|PC_|q [2])))

	.dataa(vcc),
	.datab(\cpu_|microc_|PC_|q [2]),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~10 .lut_mask = 16'h30F0;
defparam \cpu_|microc_|memoria_|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N24
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~22 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~22_combout  = (\cpu_|microc_|PC_|q [1]) # ((\cpu_|microc_|PC_|q [0]) # (!\cpu_|microc_|memoria_|mem~8_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|PC_|q [1]),
	.datac(\cpu_|microc_|PC_|q [0]),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~22 .lut_mask = 16'hFCFF;
defparam \cpu_|microc_|memoria_|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N30
cycloneii_lcell_comb \cpu_|uc_|s_rel~0 (
// Equation(s):
// \cpu_|uc_|s_rel~0_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|memoria_|mem~10_combout  & (\cpu_|microc_|memoria_|mem~22_combout  & \reset~combout )))

	.dataa(\cpu_|microc_|memoria_|mem~13_combout ),
	.datab(\cpu_|microc_|memoria_|mem~10_combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|s_rel~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|s_rel~0 .lut_mask = 16'h8000;
defparam \cpu_|uc_|s_rel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N22
cycloneii_lcell_comb \cpu_|uc_|s_rel~1 (
// Equation(s):
// \cpu_|uc_|s_rel~1_combout  = (!\cpu_|microc_|memoria_|mem~9_combout  & (!\cpu_|microc_|memoria_|mem~21_combout  & (!\cpu_|microc_|memoria_|mem~15_combout  & \cpu_|uc_|s_rel~0_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|memoria_|mem~21_combout ),
	.datac(\cpu_|microc_|memoria_|mem~15_combout ),
	.datad(\cpu_|uc_|s_rel~0_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|s_rel~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|s_rel~1 .lut_mask = 16'h0100;
defparam \cpu_|uc_|s_rel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[7]~14 (
// Equation(s):
// \cpu_|microc_|sumador_|y[7]~14_combout  = (\cpu_|microc_|PC_|q [7] & (!\cpu_|microc_|sumador_|y[6]~13 )) # (!\cpu_|microc_|PC_|q [7] & ((\cpu_|microc_|sumador_|y[6]~13 ) # (GND)))
// \cpu_|microc_|sumador_|y[7]~15  = CARRY((!\cpu_|microc_|sumador_|y[6]~13 ) # (!\cpu_|microc_|PC_|q [7]))

	.dataa(\cpu_|microc_|PC_|q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[6]~13 ),
	.combout(\cpu_|microc_|sumador_|y[7]~14_combout ),
	.cout(\cpu_|microc_|sumador_|y[7]~15 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[7]~14 .lut_mask = 16'h5A5F;
defparam \cpu_|microc_|sumador_|y[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[8]~16 (
// Equation(s):
// \cpu_|microc_|sumador_|y[8]~16_combout  = ((\cpu_|microc_|mux4_|y[8]~1_combout  $ (\cpu_|microc_|PC_|q [8] $ (!\cpu_|microc_|sumador_|y[7]~15 )))) # (GND)
// \cpu_|microc_|sumador_|y[8]~17  = CARRY((\cpu_|microc_|mux4_|y[8]~1_combout  & ((\cpu_|microc_|PC_|q [8]) # (!\cpu_|microc_|sumador_|y[7]~15 ))) # (!\cpu_|microc_|mux4_|y[8]~1_combout  & (\cpu_|microc_|PC_|q [8] & !\cpu_|microc_|sumador_|y[7]~15 )))

	.dataa(\cpu_|microc_|mux4_|y[8]~1_combout ),
	.datab(\cpu_|microc_|PC_|q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|sumador_|y[7]~15 ),
	.combout(\cpu_|microc_|sumador_|y[8]~16_combout ),
	.cout(\cpu_|microc_|sumador_|y[8]~17 ));
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[8]~16 .lut_mask = 16'h698E;
defparam \cpu_|microc_|sumador_|y[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N30
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~16 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~16_combout  = (\cpu_|microc_|PC_|q [3]) # ((\cpu_|microc_|PC_|q [2] & ((\cpu_|microc_|PC_|q [0]) # (\cpu_|microc_|PC_|q [1]))))

	.dataa(\cpu_|microc_|PC_|q [3]),
	.datab(\cpu_|microc_|PC_|q [0]),
	.datac(\cpu_|microc_|PC_|q [2]),
	.datad(\cpu_|microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~16 .lut_mask = 16'hFAEA;
defparam \cpu_|microc_|memoria_|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N28
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~17 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~17_combout  = (!\cpu_|microc_|PC_|q [7] & (\cpu_|microc_|memoria_|mem~7_combout  & (!\cpu_|microc_|PC_|q [6] & !\cpu_|microc_|memoria_|mem~16_combout )))

	.dataa(\cpu_|microc_|PC_|q [7]),
	.datab(\cpu_|microc_|memoria_|mem~7_combout ),
	.datac(\cpu_|microc_|PC_|q [6]),
	.datad(\cpu_|microc_|memoria_|mem~16_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~17 .lut_mask = 16'h0004;
defparam \cpu_|microc_|memoria_|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb \cpu_|microc_|PC_|q[8]~1 (
// Equation(s):
// \cpu_|microc_|PC_|q[8]~1_combout  = (\cpu_|uc_|Selector0~2_combout  & ((\cpu_|microc_|memoria_|mem~17_combout ))) # (!\cpu_|uc_|Selector0~2_combout  & (\cpu_|microc_|sumador_|y[8]~16_combout ))

	.dataa(\cpu_|uc_|Selector0~2_combout ),
	.datab(vcc),
	.datac(\cpu_|microc_|sumador_|y[8]~16_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|PC_|q[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|PC_|q[8]~1 .lut_mask = 16'hFA50;
defparam \cpu_|microc_|PC_|q[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N3
cycloneii_lcell_ff \cpu_|microc_|PC_|q[8] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|PC_|q[8]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [8]));

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \cpu_|microc_|sumador_|y[9]~18 (
// Equation(s):
// \cpu_|microc_|sumador_|y[9]~18_combout  = \cpu_|microc_|sumador_|y[8]~17  $ (\cpu_|microc_|PC_|q [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|PC_|q [9]),
	.cin(\cpu_|microc_|sumador_|y[8]~17 ),
	.combout(\cpu_|microc_|sumador_|y[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|sumador_|y[9]~18 .lut_mask = 16'h0FF0;
defparam \cpu_|microc_|sumador_|y[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N26
cycloneii_lcell_comb \cpu_|microc_|mux5_|y[9]~2 (
// Equation(s):
// \cpu_|microc_|mux5_|y[9]~2_combout  = (!\cpu_|uc_|Selector0~2_combout  & \cpu_|microc_|sumador_|y[9]~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|uc_|Selector0~2_combout ),
	.datad(\cpu_|microc_|sumador_|y[9]~18_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux5_|y[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux5_|y[9]~2 .lut_mask = 16'h0F00;
defparam \cpu_|microc_|mux5_|y[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N27
cycloneii_lcell_ff \cpu_|microc_|PC_|q[9] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux5_|y[9]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [9]));

// Location: LCCOMB_X48_Y9_N24
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~7 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~7_combout  = (!\cpu_|microc_|PC_|q [5] & (!\cpu_|microc_|PC_|q [4] & (!\cpu_|microc_|PC_|q [9] & !\cpu_|microc_|PC_|q [8])))

	.dataa(\cpu_|microc_|PC_|q [5]),
	.datab(\cpu_|microc_|PC_|q [4]),
	.datac(\cpu_|microc_|PC_|q [9]),
	.datad(\cpu_|microc_|PC_|q [8]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~7 .lut_mask = 16'h0001;
defparam \cpu_|microc_|memoria_|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N4
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~8 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~8_combout  = (!\cpu_|microc_|PC_|q [6] & (!\cpu_|microc_|PC_|q [7] & (\cpu_|microc_|memoria_|mem~7_combout  & !\cpu_|microc_|PC_|q [3])))

	.dataa(\cpu_|microc_|PC_|q [6]),
	.datab(\cpu_|microc_|PC_|q [7]),
	.datac(\cpu_|microc_|memoria_|mem~7_combout ),
	.datad(\cpu_|microc_|PC_|q [3]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~8 .lut_mask = 16'h0010;
defparam \cpu_|microc_|memoria_|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N22
cycloneii_lcell_comb \cpu_|uc_|Selector0~2 (
// Equation(s):
// \cpu_|uc_|Selector0~2_combout  = (\cpu_|uc_|s_es~2_combout  & (\cpu_|microc_|memoria_|mem~6_combout  & (!\cpu_|microc_|memoria_|mem~21_combout  & \cpu_|microc_|memoria_|mem~8_combout )))

	.dataa(\cpu_|uc_|s_es~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~6_combout ),
	.datac(\cpu_|microc_|memoria_|mem~21_combout ),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|Selector0~2 .lut_mask = 16'h0800;
defparam \cpu_|uc_|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N0
cycloneii_lcell_comb \cpu_|microc_|PC_|q[0]~0 (
// Equation(s):
// \cpu_|microc_|PC_|q[0]~0_combout  = (\cpu_|uc_|Selector0~2_combout  & (\cpu_|microc_|memoria_|mem~19_combout )) # (!\cpu_|uc_|Selector0~2_combout  & ((\cpu_|microc_|sumador_|y[0]~0_combout )))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|microc_|sumador_|y[0]~0_combout ),
	.datad(\cpu_|uc_|Selector0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|PC_|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|PC_|q[0]~0 .lut_mask = 16'hCCF0;
defparam \cpu_|microc_|PC_|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N1
cycloneii_lcell_ff \cpu_|microc_|PC_|q[0] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|PC_|q[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [0]));

// Location: LCCOMB_X48_Y8_N28
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~20 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~20_combout  = (\cpu_|microc_|PC_|q [1] & (\cpu_|microc_|PC_|q [0] & (!\cpu_|microc_|PC_|q [2] & \cpu_|microc_|memoria_|mem~8_combout )))

	.dataa(\cpu_|microc_|PC_|q [1]),
	.datab(\cpu_|microc_|PC_|q [0]),
	.datac(\cpu_|microc_|PC_|q [2]),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~20 .lut_mask = 16'h0800;
defparam \cpu_|microc_|memoria_|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N30
cycloneii_lcell_comb \cpu_|microc_|PC_|q[7]~2 (
// Equation(s):
// \cpu_|microc_|PC_|q[7]~2_combout  = (\cpu_|uc_|Selector0~2_combout  & (\cpu_|microc_|memoria_|mem~20_combout )) # (!\cpu_|uc_|Selector0~2_combout  & ((\cpu_|microc_|sumador_|y[7]~14_combout )))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~20_combout ),
	.datac(\cpu_|uc_|Selector0~2_combout ),
	.datad(\cpu_|microc_|sumador_|y[7]~14_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|PC_|q[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|PC_|q[7]~2 .lut_mask = 16'hCFC0;
defparam \cpu_|microc_|PC_|q[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N31
cycloneii_lcell_ff \cpu_|microc_|PC_|q[7] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|PC_|q[7]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [7]));

// Location: LCCOMB_X48_Y8_N2
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~18 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~18_combout  = (!\cpu_|microc_|PC_|q [3] & ((\cpu_|microc_|PC_|q [0] & (!\cpu_|microc_|PC_|q [2])) # (!\cpu_|microc_|PC_|q [0] & (\cpu_|microc_|PC_|q [2] & !\cpu_|microc_|PC_|q [1]))))

	.dataa(\cpu_|microc_|PC_|q [3]),
	.datab(\cpu_|microc_|PC_|q [0]),
	.datac(\cpu_|microc_|PC_|q [2]),
	.datad(\cpu_|microc_|PC_|q [1]),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~18 .lut_mask = 16'h0414;
defparam \cpu_|microc_|memoria_|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N12
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~19 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~19_combout  = (!\cpu_|microc_|PC_|q [6] & (!\cpu_|microc_|PC_|q [7] & (\cpu_|microc_|memoria_|mem~7_combout  & \cpu_|microc_|memoria_|mem~18_combout )))

	.dataa(\cpu_|microc_|PC_|q [6]),
	.datab(\cpu_|microc_|PC_|q [7]),
	.datac(\cpu_|microc_|memoria_|mem~7_combout ),
	.datad(\cpu_|microc_|memoria_|mem~18_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~19 .lut_mask = 16'h1000;
defparam \cpu_|microc_|memoria_|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N2
cycloneii_lcell_comb \cpu_|microc_|mux4_|y[0]~0 (
// Equation(s):
// \cpu_|microc_|mux4_|y[0]~0_combout  = (\cpu_|microc_|memoria_|mem~19_combout ) # (!\cpu_|uc_|s_rel~1_combout )

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(vcc),
	.datad(\cpu_|uc_|s_rel~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux4_|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux4_|y[0]~0 .lut_mask = 16'hCCFF;
defparam \cpu_|microc_|mux4_|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N12
cycloneii_lcell_comb \cpu_|microc_|mux5_|y[1]~0 (
// Equation(s):
// \cpu_|microc_|mux5_|y[1]~0_combout  = (\cpu_|microc_|sumador_|y[1]~2_combout  & !\cpu_|uc_|Selector0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|sumador_|y[1]~2_combout ),
	.datad(\cpu_|uc_|Selector0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux5_|y[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux5_|y[1]~0 .lut_mask = 16'h00F0;
defparam \cpu_|microc_|mux5_|y[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N13
cycloneii_lcell_ff \cpu_|microc_|PC_|q[1] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux5_|y[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|PC_|q [1]));

// Location: LCCOMB_X49_Y8_N0
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~21 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~21_combout  = (!\cpu_|microc_|PC_|q [2] & (\cpu_|microc_|memoria_|mem~8_combout  & ((\cpu_|microc_|PC_|q [1]) # (\cpu_|microc_|PC_|q [0]))))

	.dataa(\cpu_|microc_|PC_|q [2]),
	.datab(\cpu_|microc_|PC_|q [1]),
	.datac(\cpu_|microc_|PC_|q [0]),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~21 .lut_mask = 16'h5400;
defparam \cpu_|microc_|memoria_|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N20
cycloneii_lcell_comb \cpu_|uc_|rwe1~3 (
// Equation(s):
// \cpu_|uc_|rwe1~3_combout  = (!\cpu_|microc_|PC_|q [0] & (!\cpu_|microc_|PC_|q [1] & \cpu_|microc_|memoria_|mem~8_combout ))

	.dataa(\cpu_|microc_|PC_|q [0]),
	.datab(vcc),
	.datac(\cpu_|microc_|PC_|q [1]),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|rwe1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|rwe1~3 .lut_mask = 16'h0500;
defparam \cpu_|uc_|rwe1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N8
cycloneii_lcell_comb \cpu_|microc_|memoria_|mem~9 (
// Equation(s):
// \cpu_|microc_|memoria_|mem~9_combout  = (\cpu_|microc_|memoria_|mem~6_combout  & \cpu_|microc_|memoria_|mem~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~6_combout ),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|memoria_|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~9 .lut_mask = 16'hF000;
defparam \cpu_|microc_|memoria_|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N26
cycloneii_lcell_comb \cpu_|uc_|rwe1~2 (
// Equation(s):
// \cpu_|uc_|rwe1~2_combout  = (\cpu_|uc_|rwe1~3_combout  & ((\cpu_|microc_|memoria_|mem~17_combout  & (!\cpu_|microc_|memoria_|mem~21_combout  & !\cpu_|microc_|memoria_|mem~9_combout )) # (!\cpu_|microc_|memoria_|mem~17_combout  & 
// ((!\cpu_|microc_|memoria_|mem~9_combout ) # (!\cpu_|microc_|memoria_|mem~21_combout )))))

	.dataa(\cpu_|microc_|memoria_|mem~17_combout ),
	.datab(\cpu_|microc_|memoria_|mem~21_combout ),
	.datac(\cpu_|uc_|rwe1~3_combout ),
	.datad(\cpu_|microc_|memoria_|mem~9_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|rwe1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|rwe1~2 .lut_mask = 16'h1070;
defparam \cpu_|uc_|rwe1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \cpu_|uc_|rwe1~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\cpu_|uc_|rwe1~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu_|uc_|rwe1~2clkctrl_outclk ));
// synopsys translate_off
defparam \cpu_|uc_|rwe1~2clkctrl .clock_type = "global clock";
defparam \cpu_|uc_|rwe1~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \cpu_|microc_|memoria_|mem~17clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\cpu_|microc_|memoria_|mem~17_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ));
// synopsys translate_off
defparam \cpu_|microc_|memoria_|mem~17clkctrl .clock_type = "global clock";
defparam \cpu_|microc_|memoria_|mem~17clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N26
cycloneii_lcell_comb \cpu_|uc_|sec~0 (
// Equation(s):
// \cpu_|uc_|sec~0_combout  = (\reset~combout  & (\cpu_|microc_|memoria_|mem~10_combout  & (!\cpu_|microc_|memoria_|mem~21_combout  & !\cpu_|microc_|memoria_|mem~22_combout )))

	.dataa(\reset~combout ),
	.datab(\cpu_|microc_|memoria_|mem~10_combout ),
	.datac(\cpu_|microc_|memoria_|mem~21_combout ),
	.datad(\cpu_|microc_|memoria_|mem~22_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|sec~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|sec~0 .lut_mask = 16'h0008;
defparam \cpu_|uc_|sec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N28
cycloneii_lcell_comb \cpu_|microc_|banco_|Equal0~2 (
// Equation(s):
// \cpu_|microc_|banco_|Equal0~2_combout  = (!\cpu_|microc_|memoria_|mem~19_combout  & (!\cpu_|microc_|memoria_|mem~15_combout  & ((!\cpu_|microc_|memoria_|mem~8_combout ) # (!\cpu_|microc_|memoria_|mem~12_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|memoria_|mem~12_combout ),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~15_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|Equal0~2 .lut_mask = 16'h0015;
defparam \cpu_|microc_|banco_|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N8
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[2]~4 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[2]~4_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & \cpu_|uc_|sec~0_combout )

	.dataa(vcc),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(vcc),
	.datad(\cpu_|uc_|sec~0_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[2]~4 .lut_mask = 16'h3300;
defparam \cpu_|e_s_|mux_salida|aux[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N14
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[4]~28 (
// Equation(s):
// \cpu_|microc_|mux3_|y[4]~28_combout  = (((!\cpu_|microc_|memoria_|mem~21_combout ) # (!\cpu_|microc_|memoria_|mem~10_combout )) # (!\reset~combout )) # (!\cpu_|microc_|memoria_|mem~22_combout )

	.dataa(\cpu_|microc_|memoria_|mem~22_combout ),
	.datab(\reset~combout ),
	.datac(\cpu_|microc_|memoria_|mem~10_combout ),
	.datad(\cpu_|microc_|memoria_|mem~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[4]~28 .lut_mask = 16'h7FFF;
defparam \cpu_|microc_|mux3_|y[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N10
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[2]~27 (
// Equation(s):
// \cpu_|microc_|mux3_|y[2]~27_combout  = (\cpu_|uc_|s_es~2_combout  & (\cpu_|microc_|memoria_|mem~21_combout  & ((!\cpu_|microc_|memoria_|mem~8_combout ) # (!\cpu_|microc_|memoria_|mem~6_combout ))))

	.dataa(\cpu_|uc_|s_es~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~21_combout ),
	.datac(\cpu_|microc_|memoria_|mem~6_combout ),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[2]~27 .lut_mask = 16'h0888;
defparam \cpu_|microc_|mux3_|y[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e3~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e3[0]));
// synopsys translate_off
defparam \e3[0]~I .input_async_reset = "none";
defparam \e3[0]~I .input_power_up = "low";
defparam \e3[0]~I .input_register_mode = "none";
defparam \e3[0]~I .input_sync_reset = "none";
defparam \e3[0]~I .oe_async_reset = "none";
defparam \e3[0]~I .oe_power_up = "low";
defparam \e3[0]~I .oe_register_mode = "none";
defparam \e3[0]~I .oe_sync_reset = "none";
defparam \e3[0]~I .operation_mode = "input";
defparam \e3[0]~I .output_async_reset = "none";
defparam \e3[0]~I .output_power_up = "low";
defparam \e3[0]~I .output_register_mode = "none";
defparam \e3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[0]));
// synopsys translate_off
defparam \e1[0]~I .input_async_reset = "none";
defparam \e1[0]~I .input_power_up = "low";
defparam \e1[0]~I .input_register_mode = "none";
defparam \e1[0]~I .input_sync_reset = "none";
defparam \e1[0]~I .oe_async_reset = "none";
defparam \e1[0]~I .oe_power_up = "low";
defparam \e1[0]~I .oe_register_mode = "none";
defparam \e1[0]~I .oe_sync_reset = "none";
defparam \e1[0]~I .operation_mode = "input";
defparam \e1[0]~I .output_async_reset = "none";
defparam \e1[0]~I .output_power_up = "low";
defparam \e1[0]~I .output_register_mode = "none";
defparam \e1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[0]));
// synopsys translate_off
defparam \e2[0]~I .input_async_reset = "none";
defparam \e2[0]~I .input_power_up = "low";
defparam \e2[0]~I .input_register_mode = "none";
defparam \e2[0]~I .input_sync_reset = "none";
defparam \e2[0]~I .oe_async_reset = "none";
defparam \e2[0]~I .oe_power_up = "low";
defparam \e2[0]~I .oe_register_mode = "none";
defparam \e2[0]~I .oe_sync_reset = "none";
defparam \e2[0]~I .operation_mode = "input";
defparam \e2[0]~I .output_async_reset = "none";
defparam \e2[0]~I .output_power_up = "low";
defparam \e2[0]~I .output_register_mode = "none";
defparam \e2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N12
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[0]~6 (
// Equation(s):
// \cpu_|microc_|mux3_|y[0]~6_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|memoria_|mem~15_combout ) # ((\e2~combout [0])))) # (!\cpu_|microc_|memoria_|mem~13_combout  & (!\cpu_|microc_|memoria_|mem~15_combout  & (\e1~combout [0])))

	.dataa(\cpu_|microc_|memoria_|mem~13_combout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\e1~combout [0]),
	.datad(\e2~combout [0]),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[0]~6 .lut_mask = 16'hBA98;
defparam \cpu_|microc_|mux3_|y[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N14
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[0]~7 (
// Equation(s):
// \cpu_|microc_|mux3_|y[0]~7_combout  = (\cpu_|microc_|mux3_|y[0]~6_combout  & ((\e4~combout [0]) # ((!\cpu_|microc_|memoria_|mem~15_combout )))) # (!\cpu_|microc_|mux3_|y[0]~6_combout  & (((\e3~combout [0] & \cpu_|microc_|memoria_|mem~15_combout ))))

	.dataa(\e4~combout [0]),
	.datab(\e3~combout [0]),
	.datac(\cpu_|microc_|mux3_|y[0]~6_combout ),
	.datad(\cpu_|microc_|memoria_|mem~15_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[0]~7 .lut_mask = 16'hACF0;
defparam \cpu_|microc_|mux3_|y[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N12
cycloneii_lcell_comb \cpu_|uc_|s_es~2 (
// Equation(s):
// \cpu_|uc_|s_es~2_combout  = (\reset~combout  & (\cpu_|microc_|memoria_|mem~22_combout  & \cpu_|microc_|memoria_|mem~10_combout ))

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|memoria_|mem~10_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|s_es~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|s_es~2 .lut_mask = 16'hC000;
defparam \cpu_|uc_|s_es~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N10
cycloneii_lcell_comb \cpu_|uc_|s_es~3 (
// Equation(s):
// \cpu_|uc_|s_es~3_combout  = (\cpu_|microc_|memoria_|mem~6_combout  & (\cpu_|microc_|memoria_|mem~8_combout  & (\cpu_|microc_|memoria_|mem~21_combout  & \cpu_|uc_|s_es~2_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~6_combout ),
	.datab(\cpu_|microc_|memoria_|mem~8_combout ),
	.datac(\cpu_|microc_|memoria_|mem~21_combout ),
	.datad(\cpu_|uc_|s_es~2_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|s_es~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|s_es~3 .lut_mask = 16'h8000;
defparam \cpu_|uc_|s_es~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N16
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[0]~8 (
// Equation(s):
// \cpu_|microc_|mux3_|y[0]~8_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|mux3_|y[2]~27_combout ) # ((\cpu_|microc_|mux3_|y[0]~7_combout  & \cpu_|uc_|s_es~3_combout )))) # (!\cpu_|microc_|memoria_|mem~13_combout  & 
// (((\cpu_|microc_|mux3_|y[0]~7_combout  & \cpu_|uc_|s_es~3_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~13_combout ),
	.datab(\cpu_|microc_|mux3_|y[2]~27_combout ),
	.datac(\cpu_|microc_|mux3_|y[0]~7_combout ),
	.datad(\cpu_|uc_|s_es~3_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[0]~8 .lut_mask = 16'hF888;
defparam \cpu_|microc_|mux3_|y[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N4
cycloneii_lcell_comb \cpu_|uc_|WideOr0~0 (
// Equation(s):
// \cpu_|uc_|WideOr0~0_combout  = (\reset~combout  & (((\cpu_|microc_|memoria_|mem~22_combout  & \cpu_|microc_|memoria_|mem~21_combout )) # (!\cpu_|microc_|memoria_|mem~10_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~22_combout ),
	.datab(\reset~combout ),
	.datac(\cpu_|microc_|memoria_|mem~10_combout ),
	.datad(\cpu_|microc_|memoria_|mem~21_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|WideOr0~0 .lut_mask = 16'h8C0C;
defparam \cpu_|uc_|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N20
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~175 (
// Equation(s):
// \cpu_|microc_|banco_|regb~175_combout  = (\cpu_|microc_|memoria_|mem~17_combout  & (\cpu_|microc_|memoria_|mem~20_combout  & ((!\cpu_|microc_|memoria_|mem~8_combout ) # (!\cpu_|microc_|memoria_|mem~12_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~17_combout ),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~20_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~175 .lut_mask = 16'h4C00;
defparam \cpu_|microc_|banco_|regb~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N0
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~176 (
// Equation(s):
// \cpu_|microc_|banco_|regb~176_combout  = (\cpu_|uc_|WideOr0~0_combout  & \cpu_|microc_|banco_|regb~175_combout )

	.dataa(vcc),
	.datab(\cpu_|uc_|WideOr0~0_combout ),
	.datac(\cpu_|microc_|banco_|regb~175_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~176 .lut_mask = 16'hC0C0;
defparam \cpu_|microc_|banco_|regb~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N21
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~48 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~48_regout ));

// Location: LCCOMB_X47_Y11_N20
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~180 (
// Equation(s):
// \cpu_|microc_|banco_|regb~180_combout  = (\cpu_|microc_|banco_|regb~179_combout  & \cpu_|uc_|WideOr0~0_combout )

	.dataa(\cpu_|microc_|banco_|regb~179_combout ),
	.datab(vcc),
	.datac(\cpu_|uc_|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~180 .lut_mask = 16'hA0A0;
defparam \cpu_|microc_|banco_|regb~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N7
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~32 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~32_regout ));

// Location: LCCOMB_X47_Y9_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~130 (
// Equation(s):
// \cpu_|microc_|banco_|regb~130_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~40_regout 
// )) # (!\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~32_regout )))))

	.dataa(\cpu_|microc_|banco_|regb~40_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~32_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~130 .lut_mask = 16'hEE30;
defparam \cpu_|microc_|banco_|regb~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N20
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~131 (
// Equation(s):
// \cpu_|microc_|banco_|regb~131_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~130_combout  & (\cpu_|microc_|banco_|regb~56_regout )) # (!\cpu_|microc_|banco_|regb~130_combout  & ((\cpu_|microc_|banco_|regb~48_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~130_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~56_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~48_regout ),
	.datad(\cpu_|microc_|banco_|regb~130_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~131 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N22
cycloneii_lcell_comb \cpu_|microc_|banco_|rd1[0]~0 (
// Equation(s):
// \cpu_|microc_|banco_|rd1[0]~0_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~131_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~129_combout 
// )))))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(\cpu_|microc_|banco_|regb~131_combout ),
	.datad(\cpu_|microc_|banco_|regb~129_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|rd1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|rd1[0]~0 .lut_mask = 16'h3120;
defparam \cpu_|microc_|banco_|rd1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N4
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux7~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux7~0_combout  = (\cpu_|microc_|memoria_|mem~22_combout  & (!\cpu_|microc_|memoria_|mem~21_combout  & (\cpu_|microc_|memoria_|mem~9_combout  $ (\cpu_|microc_|banco_|rd1[0]~0_combout )))) # (!\cpu_|microc_|memoria_|mem~22_combout  & 
// (\cpu_|microc_|memoria_|mem~9_combout  & ((\cpu_|microc_|memoria_|mem~21_combout ) # (\cpu_|microc_|banco_|rd1[0]~0_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~21_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|memoria_|mem~9_combout ),
	.datad(\cpu_|microc_|banco_|rd1[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux7~0 .lut_mask = 16'h3460;
defparam \cpu_|microc_|alu_|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N28
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[2]~20 (
// Equation(s):
// \cpu_|microc_|mux3_|y[2]~20_combout  = (\cpu_|uc_|s_es~2_combout  & (\cpu_|microc_|memoria_|mem~21_combout  & (\cpu_|microc_|memoria_|mem~19_combout  & !\cpu_|microc_|memoria_|mem~9_combout )))

	.dataa(\cpu_|uc_|s_es~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~21_combout ),
	.datac(\cpu_|microc_|memoria_|mem~19_combout ),
	.datad(\cpu_|microc_|memoria_|mem~9_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[2]~20 .lut_mask = 16'h0080;
defparam \cpu_|microc_|mux3_|y[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N24
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux1~3 (
// Equation(s):
// \cpu_|microc_|alu_|Mux1~3_combout  = (\cpu_|microc_|memoria_|mem~6_combout  & (\cpu_|microc_|memoria_|mem~8_combout  & ((\cpu_|microc_|memoria_|mem~4_combout ) # (\cpu_|microc_|PC_|q [2]))))

	.dataa(\cpu_|microc_|memoria_|mem~4_combout ),
	.datab(\cpu_|microc_|memoria_|mem~6_combout ),
	.datac(\cpu_|microc_|PC_|q [2]),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux1~3 .lut_mask = 16'hC800;
defparam \cpu_|microc_|alu_|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N16
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux1~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux1~0_combout  = (((!\cpu_|microc_|PC_|q [2] & !\cpu_|microc_|memoria_|mem~4_combout )) # (!\cpu_|microc_|memoria_|mem~8_combout )) # (!\cpu_|microc_|memoria_|mem~6_combout )

	.dataa(\cpu_|microc_|PC_|q [2]),
	.datab(\cpu_|microc_|memoria_|mem~4_combout ),
	.datac(\cpu_|microc_|memoria_|mem~6_combout ),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux1~0 .lut_mask = 16'h1FFF;
defparam \cpu_|microc_|alu_|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N10
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~42 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~42_combout  = (\cpu_|microc_|banco_|regb~156_combout  & (\cpu_|microc_|memoria_|mem~22_combout  & !\cpu_|microc_|banco_|Equal0~2_combout ))

	.dataa(\cpu_|microc_|banco_|regb~156_combout ),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|banco_|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~42 .lut_mask = 16'h00A0;
defparam \cpu_|microc_|alu_|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N0
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~18 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~18_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~156_combout  & ((\cpu_|microc_|memoria_|mem~9_combout ) # (\cpu_|microc_|memoria_|mem~22_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~9_combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|banco_|regb~156_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~18 .lut_mask = 16'h5400;
defparam \cpu_|microc_|alu_|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e3~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e3[1]));
// synopsys translate_off
defparam \e3[1]~I .input_async_reset = "none";
defparam \e3[1]~I .input_power_up = "low";
defparam \e3[1]~I .input_register_mode = "none";
defparam \e3[1]~I .input_sync_reset = "none";
defparam \e3[1]~I .oe_async_reset = "none";
defparam \e3[1]~I .oe_power_up = "low";
defparam \e3[1]~I .oe_register_mode = "none";
defparam \e3[1]~I .oe_sync_reset = "none";
defparam \e3[1]~I .operation_mode = "input";
defparam \e3[1]~I .output_async_reset = "none";
defparam \e3[1]~I .output_power_up = "low";
defparam \e3[1]~I .output_register_mode = "none";
defparam \e3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e1[1]));
// synopsys translate_off
defparam \e1[1]~I .input_async_reset = "none";
defparam \e1[1]~I .input_power_up = "low";
defparam \e1[1]~I .input_register_mode = "none";
defparam \e1[1]~I .input_sync_reset = "none";
defparam \e1[1]~I .oe_async_reset = "none";
defparam \e1[1]~I .oe_power_up = "low";
defparam \e1[1]~I .oe_register_mode = "none";
defparam \e1[1]~I .oe_sync_reset = "none";
defparam \e1[1]~I .operation_mode = "input";
defparam \e1[1]~I .output_async_reset = "none";
defparam \e1[1]~I .output_power_up = "low";
defparam \e1[1]~I .output_register_mode = "none";
defparam \e1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N18
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[1]~22 (
// Equation(s):
// \cpu_|microc_|mux3_|y[1]~22_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\e2~combout [1])) # 
// (!\cpu_|microc_|memoria_|mem~13_combout  & ((\e1~combout [1])))))

	.dataa(\e2~combout [1]),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\e1~combout [1]),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[1]~22 .lut_mask = 16'hEE30;
defparam \cpu_|microc_|mux3_|y[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N4
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[1]~23 (
// Equation(s):
// \cpu_|microc_|mux3_|y[1]~23_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|mux3_|y[1]~22_combout  & (\e4~combout [1])) # (!\cpu_|microc_|mux3_|y[1]~22_combout  & ((\e3~combout [1]))))) # (!\cpu_|microc_|memoria_|mem~15_combout  & 
// (((\cpu_|microc_|mux3_|y[1]~22_combout ))))

	.dataa(\e4~combout [1]),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\e3~combout [1]),
	.datad(\cpu_|microc_|mux3_|y[1]~22_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[1]~23 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|mux3_|y[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N22
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[1]~24 (
// Equation(s):
// \cpu_|microc_|mux3_|y[1]~24_combout  = (\cpu_|uc_|s_es~3_combout  & ((\cpu_|microc_|mux3_|y[1]~23_combout ) # ((\cpu_|microc_|memoria_|mem~15_combout  & \cpu_|microc_|mux3_|y[2]~27_combout )))) # (!\cpu_|uc_|s_es~3_combout  & 
// (((\cpu_|microc_|memoria_|mem~15_combout  & \cpu_|microc_|mux3_|y[2]~27_combout ))))

	.dataa(\cpu_|uc_|s_es~3_combout ),
	.datab(\cpu_|microc_|mux3_|y[1]~23_combout ),
	.datac(\cpu_|microc_|memoria_|mem~15_combout ),
	.datad(\cpu_|microc_|mux3_|y[2]~27_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[1]~24 .lut_mask = 16'hF888;
defparam \cpu_|microc_|mux3_|y[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N8
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~41 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~41_combout  = (\cpu_|microc_|memoria_|mem~22_combout  & (!\cpu_|microc_|banco_|Equal0~2_combout  & \cpu_|microc_|banco_|regb~161_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|banco_|regb~161_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~41 .lut_mask = 16'h0C00;
defparam \cpu_|microc_|alu_|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N28
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~43 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~43_combout  = (\cpu_|microc_|banco_|rd1[0]~0_combout ) # ((!\cpu_|microc_|PC_|q [1] & (!\cpu_|microc_|PC_|q [0] & \cpu_|microc_|memoria_|mem~8_combout )))

	.dataa(\cpu_|microc_|PC_|q [1]),
	.datab(\cpu_|microc_|PC_|q [0]),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|banco_|rd1[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~43 .lut_mask = 16'hFF10;
defparam \cpu_|microc_|alu_|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N14
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~6 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~6_cout  = CARRY((\cpu_|microc_|memoria_|mem~6_combout  & \cpu_|microc_|memoria_|mem~8_combout ))

	.dataa(\cpu_|microc_|memoria_|mem~6_combout ),
	.datab(\cpu_|microc_|memoria_|mem~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_|microc_|alu_|Add0~6_cout ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~6 .lut_mask = 16'h0088;
defparam \cpu_|microc_|alu_|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N18
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~21 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~21_combout  = ((\cpu_|microc_|alu_|Add0~20_combout  $ (\cpu_|microc_|alu_|Add0~19_combout  $ (!\cpu_|microc_|alu_|Add0~8 )))) # (GND)
// \cpu_|microc_|alu_|Add0~22  = CARRY((\cpu_|microc_|alu_|Add0~20_combout  & ((\cpu_|microc_|alu_|Add0~19_combout ) # (!\cpu_|microc_|alu_|Add0~8 ))) # (!\cpu_|microc_|alu_|Add0~20_combout  & (\cpu_|microc_|alu_|Add0~19_combout  & !\cpu_|microc_|alu_|Add0~8 
// )))

	.dataa(\cpu_|microc_|alu_|Add0~20_combout ),
	.datab(\cpu_|microc_|alu_|Add0~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|alu_|Add0~8 ),
	.combout(\cpu_|microc_|alu_|Add0~21_combout ),
	.cout(\cpu_|microc_|alu_|Add0~22 ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~21 .lut_mask = 16'h698E;
defparam \cpu_|microc_|alu_|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N6
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux6~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux6~0_combout  = (\cpu_|microc_|alu_|Mux1~1_combout  & (\cpu_|microc_|alu_|Mux1~0_combout  & ((\cpu_|microc_|alu_|Add0~21_combout )))) # (!\cpu_|microc_|alu_|Mux1~1_combout  & (((\cpu_|microc_|alu_|Add0~41_combout )) # 
// (!\cpu_|microc_|alu_|Mux1~0_combout )))

	.dataa(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datac(\cpu_|microc_|alu_|Add0~41_combout ),
	.datad(\cpu_|microc_|alu_|Add0~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux6~0 .lut_mask = 16'hD951;
defparam \cpu_|microc_|alu_|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N4
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux6~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux6~1_combout  = \cpu_|microc_|alu_|Mux6~0_combout  $ (((\cpu_|microc_|banco_|regb~161_combout  & (\cpu_|microc_|alu_|Mux1~3_combout  & !\cpu_|microc_|banco_|Equal0~2_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~161_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~3_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|alu_|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux6~1 .lut_mask = 16'hF708;
defparam \cpu_|microc_|alu_|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N8
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[1]~25 (
// Equation(s):
// \cpu_|microc_|mux3_|y[1]~25_combout  = (\cpu_|microc_|mux3_|y[1]~24_combout ) # ((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux6~1_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|mux3_|y[1]~24_combout ),
	.datac(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datad(\cpu_|microc_|alu_|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[1]~25 .lut_mask = 16'hFCCC;
defparam \cpu_|microc_|mux3_|y[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N8
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~49feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~49feeder_combout  = \cpu_|microc_|mux3_|y[1]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~49feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N9
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~49 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~49feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~49_regout ));

// Location: LCCOMB_X45_Y10_N2
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~181 (
// Equation(s):
// \cpu_|microc_|banco_|regb~181_combout  = (\cpu_|microc_|memoria_|mem~12_combout  & (\cpu_|microc_|memoria_|mem~17_combout  & (\cpu_|microc_|memoria_|mem~8_combout  & \cpu_|microc_|memoria_|mem~20_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~17_combout ),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~20_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~181 .lut_mask = 16'h8000;
defparam \cpu_|microc_|banco_|regb~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N0
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~182 (
// Equation(s):
// \cpu_|microc_|banco_|regb~182_combout  = (\cpu_|uc_|WideOr0~0_combout  & \cpu_|microc_|banco_|regb~181_combout )

	.dataa(vcc),
	.datab(\cpu_|uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\cpu_|microc_|banco_|regb~181_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~182 .lut_mask = 16'hCC00;
defparam \cpu_|microc_|banco_|regb~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N25
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~57 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~57_regout ));

// Location: LCCOMB_X47_Y11_N26
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~177 (
// Equation(s):
// \cpu_|microc_|banco_|regb~177_combout  = (\cpu_|microc_|memoria_|mem~12_combout  & (!\cpu_|microc_|memoria_|mem~20_combout  & (\cpu_|microc_|memoria_|mem~8_combout  & \cpu_|microc_|memoria_|mem~17_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~20_combout ),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~177 .lut_mask = 16'h2000;
defparam \cpu_|microc_|banco_|regb~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N0
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~178 (
// Equation(s):
// \cpu_|microc_|banco_|regb~178_combout  = (\cpu_|microc_|banco_|regb~177_combout  & \cpu_|uc_|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\cpu_|microc_|banco_|regb~177_combout ),
	.datac(\cpu_|uc_|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~178 .lut_mask = 16'hC0C0;
defparam \cpu_|microc_|banco_|regb~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y11_N29
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~41 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~41_regout ));

// Location: LCCOMB_X47_Y11_N28
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~157 (
// Equation(s):
// \cpu_|microc_|banco_|regb~157_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~41_regout 
// ))) # (!\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~33_regout ))))

	.dataa(\cpu_|microc_|banco_|regb~33_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~41_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~157 .lut_mask = 16'hFC22;
defparam \cpu_|microc_|banco_|regb~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N24
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~158 (
// Equation(s):
// \cpu_|microc_|banco_|regb~158_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~157_combout  & ((\cpu_|microc_|banco_|regb~57_regout ))) # (!\cpu_|microc_|banco_|regb~157_combout  & (\cpu_|microc_|banco_|regb~49_regout )))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~157_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~49_regout ),
	.datac(\cpu_|microc_|banco_|regb~57_regout ),
	.datad(\cpu_|microc_|banco_|regb~157_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~158 .lut_mask = 16'hF588;
defparam \cpu_|microc_|banco_|regb~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N2
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~17feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~17feeder_combout  = \cpu_|microc_|mux3_|y[1]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~17feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N10
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~167 (
// Equation(s):
// \cpu_|microc_|banco_|regb~167_combout  = (!\cpu_|microc_|memoria_|mem~17_combout  & (\cpu_|microc_|memoria_|mem~20_combout  & ((!\cpu_|microc_|memoria_|mem~8_combout ) # (!\cpu_|microc_|memoria_|mem~12_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~17_combout ),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~20_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~167 .lut_mask = 16'h1300;
defparam \cpu_|microc_|banco_|regb~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N26
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~168 (
// Equation(s):
// \cpu_|microc_|banco_|regb~168_combout  = (\cpu_|uc_|WideOr0~0_combout  & \cpu_|microc_|banco_|regb~167_combout )

	.dataa(vcc),
	.datab(\cpu_|uc_|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\cpu_|microc_|banco_|regb~167_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~168 .lut_mask = 16'hCC00;
defparam \cpu_|microc_|banco_|regb~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N3
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~17 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~17feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~17_regout ));

// Location: LCCOMB_X45_Y10_N28
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~173 (
// Equation(s):
// \cpu_|microc_|banco_|regb~173_combout  = (\cpu_|microc_|memoria_|mem~12_combout  & (!\cpu_|microc_|memoria_|mem~17_combout  & (\cpu_|microc_|memoria_|mem~8_combout  & \cpu_|microc_|memoria_|mem~20_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~17_combout ),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~20_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~173 .lut_mask = 16'h2000;
defparam \cpu_|microc_|banco_|regb~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N22
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~174 (
// Equation(s):
// \cpu_|microc_|banco_|regb~174_combout  = (\cpu_|microc_|banco_|regb~173_combout  & \cpu_|uc_|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\cpu_|microc_|banco_|regb~173_combout ),
	.datac(vcc),
	.datad(\cpu_|uc_|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~174 .lut_mask = 16'hCC00;
defparam \cpu_|microc_|banco_|regb~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N3
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~25 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~25_regout ));

// Location: LCCOMB_X46_Y11_N20
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~171 (
// Equation(s):
// \cpu_|microc_|banco_|regb~171_combout  = (!\cpu_|microc_|memoria_|mem~17_combout  & (!\cpu_|microc_|memoria_|mem~20_combout  & ((!\cpu_|microc_|memoria_|mem~8_combout ) # (!\cpu_|microc_|memoria_|mem~12_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~8_combout ),
	.datac(\cpu_|microc_|memoria_|mem~17_combout ),
	.datad(\cpu_|microc_|memoria_|mem~20_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~171 .lut_mask = 16'h0007;
defparam \cpu_|microc_|banco_|regb~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N22
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~172 (
// Equation(s):
// \cpu_|microc_|banco_|regb~172_combout  = (\cpu_|microc_|banco_|regb~171_combout  & \cpu_|uc_|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|banco_|regb~171_combout ),
	.datad(\cpu_|uc_|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~172 .lut_mask = 16'hF000;
defparam \cpu_|microc_|banco_|regb~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y11_N11
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~1 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[1]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~1_regout ));

// Location: LCCOMB_X46_Y11_N10
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~159 (
// Equation(s):
// \cpu_|microc_|banco_|regb~159_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~9_regout )) 
// # (!\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~1_regout )))))

	.dataa(\cpu_|microc_|banco_|regb~9_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~1_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~159 .lut_mask = 16'hEE30;
defparam \cpu_|microc_|banco_|regb~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N2
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~160 (
// Equation(s):
// \cpu_|microc_|banco_|regb~160_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~159_combout  & ((\cpu_|microc_|banco_|regb~25_regout ))) # (!\cpu_|microc_|banco_|regb~159_combout  & (\cpu_|microc_|banco_|regb~17_regout )))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~159_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~17_regout ),
	.datac(\cpu_|microc_|banco_|regb~25_regout ),
	.datad(\cpu_|microc_|banco_|regb~159_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~160 .lut_mask = 16'hF588;
defparam \cpu_|microc_|banco_|regb~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N28
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~161 (
// Equation(s):
// \cpu_|microc_|banco_|regb~161_combout  = (\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~158_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~160_combout )))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|microc_|banco_|regb~158_combout ),
	.datad(\cpu_|microc_|banco_|regb~160_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~161 .lut_mask = 16'hF3C0;
defparam \cpu_|microc_|banco_|regb~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N0
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~19 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~19_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ) # (!\cpu_|microc_|banco_|regb~161_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|memoria_|mem~9_combout ),
	.datad(\cpu_|microc_|banco_|regb~161_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~19 .lut_mask = 16'hF2F3;
defparam \cpu_|microc_|alu_|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N20
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~23 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~23_combout  = (\cpu_|microc_|alu_|Add0~17_combout  & ((\cpu_|microc_|alu_|Add0~18_combout  & (\cpu_|microc_|alu_|Add0~22  & VCC)) # (!\cpu_|microc_|alu_|Add0~18_combout  & (!\cpu_|microc_|alu_|Add0~22 )))) # 
// (!\cpu_|microc_|alu_|Add0~17_combout  & ((\cpu_|microc_|alu_|Add0~18_combout  & (!\cpu_|microc_|alu_|Add0~22 )) # (!\cpu_|microc_|alu_|Add0~18_combout  & ((\cpu_|microc_|alu_|Add0~22 ) # (GND)))))
// \cpu_|microc_|alu_|Add0~24  = CARRY((\cpu_|microc_|alu_|Add0~17_combout  & (!\cpu_|microc_|alu_|Add0~18_combout  & !\cpu_|microc_|alu_|Add0~22 )) # (!\cpu_|microc_|alu_|Add0~17_combout  & ((!\cpu_|microc_|alu_|Add0~22 ) # 
// (!\cpu_|microc_|alu_|Add0~18_combout ))))

	.dataa(\cpu_|microc_|alu_|Add0~17_combout ),
	.datab(\cpu_|microc_|alu_|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|alu_|Add0~22 ),
	.combout(\cpu_|microc_|alu_|Add0~23_combout ),
	.cout(\cpu_|microc_|alu_|Add0~24 ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~23 .lut_mask = 16'h9617;
defparam \cpu_|microc_|alu_|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N2
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux5~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux5~0_combout  = (\cpu_|microc_|alu_|Mux1~1_combout  & (\cpu_|microc_|alu_|Mux1~0_combout  & ((\cpu_|microc_|alu_|Add0~23_combout )))) # (!\cpu_|microc_|alu_|Mux1~1_combout  & (((\cpu_|microc_|alu_|Add0~42_combout )) # 
// (!\cpu_|microc_|alu_|Mux1~0_combout )))

	.dataa(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datac(\cpu_|microc_|alu_|Add0~42_combout ),
	.datad(\cpu_|microc_|alu_|Add0~23_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux5~0 .lut_mask = 16'hD951;
defparam \cpu_|microc_|alu_|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N0
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux5~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux5~1_combout  = \cpu_|microc_|alu_|Mux5~0_combout  $ (((!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|alu_|Mux1~3_combout  & \cpu_|microc_|banco_|regb~156_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~3_combout ),
	.datac(\cpu_|microc_|banco_|regb~156_combout ),
	.datad(\cpu_|microc_|alu_|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux5~1 .lut_mask = 16'hBF40;
defparam \cpu_|microc_|alu_|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N28
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[2]~21 (
// Equation(s):
// \cpu_|microc_|mux3_|y[2]~21_combout  = (\cpu_|microc_|mux3_|y[2]~19_combout ) # ((\cpu_|microc_|mux3_|y[2]~20_combout ) # ((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux5~1_combout )))

	.dataa(\cpu_|microc_|mux3_|y[2]~19_combout ),
	.datab(\cpu_|microc_|mux3_|y[2]~20_combout ),
	.datac(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datad(\cpu_|microc_|alu_|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[2]~21 .lut_mask = 16'hFEEE;
defparam \cpu_|microc_|mux3_|y[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N27
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~50 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~50_regout ));

// Location: LCFF_X47_Y9_N13
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~34 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~34_regout ));

// Location: LCCOMB_X47_Y9_N12
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~152 (
// Equation(s):
// \cpu_|microc_|banco_|regb~152_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~42_regout 
// )) # (!\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~34_regout )))))

	.dataa(\cpu_|microc_|banco_|regb~42_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~34_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~152 .lut_mask = 16'hEE30;
defparam \cpu_|microc_|banco_|regb~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N26
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~153 (
// Equation(s):
// \cpu_|microc_|banco_|regb~153_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~152_combout  & (\cpu_|microc_|banco_|regb~58_regout )) # (!\cpu_|microc_|banco_|regb~152_combout  & ((\cpu_|microc_|banco_|regb~50_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~152_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~58_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~50_regout ),
	.datad(\cpu_|microc_|banco_|regb~152_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~153 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N1
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~18 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~18_regout ));

// Location: LCCOMB_X46_Y11_N12
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~10feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~10feeder_combout  = \cpu_|microc_|mux3_|y[2]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[2]~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~10feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N4
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~169 (
// Equation(s):
// \cpu_|microc_|banco_|regb~169_combout  = (\cpu_|microc_|memoria_|mem~12_combout  & (\cpu_|microc_|memoria_|mem~8_combout  & (!\cpu_|microc_|memoria_|mem~17_combout  & !\cpu_|microc_|memoria_|mem~20_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~8_combout ),
	.datac(\cpu_|microc_|memoria_|mem~17_combout ),
	.datad(\cpu_|microc_|memoria_|mem~20_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~169 .lut_mask = 16'h0008;
defparam \cpu_|microc_|banco_|regb~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~170 (
// Equation(s):
// \cpu_|microc_|banco_|regb~170_combout  = (\cpu_|microc_|banco_|regb~169_combout  & \cpu_|uc_|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|banco_|regb~169_combout ),
	.datad(\cpu_|uc_|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~170 .lut_mask = 16'hF000;
defparam \cpu_|microc_|banco_|regb~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y11_N13
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~10 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~10feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~10_regout ));

// Location: LCCOMB_X47_Y8_N26
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~154 (
// Equation(s):
// \cpu_|microc_|banco_|regb~154_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~10_regout 
// ))) # (!\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~2_regout ))))

	.dataa(\cpu_|microc_|banco_|regb~2_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~10_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~154 .lut_mask = 16'hFC22;
defparam \cpu_|microc_|banco_|regb~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N0
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~155 (
// Equation(s):
// \cpu_|microc_|banco_|regb~155_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~154_combout  & (\cpu_|microc_|banco_|regb~26_regout )) # (!\cpu_|microc_|banco_|regb~154_combout  & ((\cpu_|microc_|banco_|regb~18_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~154_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~26_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~18_regout ),
	.datad(\cpu_|microc_|banco_|regb~154_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~155 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N10
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~156 (
// Equation(s):
// \cpu_|microc_|banco_|regb~156_combout  = (\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~153_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~155_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(vcc),
	.datac(\cpu_|microc_|banco_|regb~153_combout ),
	.datad(\cpu_|microc_|banco_|regb~155_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~156 .lut_mask = 16'hF5A0;
defparam \cpu_|microc_|banco_|regb~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N2
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[4]~10 (
// Equation(s):
// \cpu_|microc_|mux3_|y[4]~10_combout  = (!\cpu_|microc_|PC_|q [2] & (\cpu_|microc_|PC_|q [1] & (\cpu_|microc_|memoria_|mem~8_combout  & \cpu_|microc_|memoria_|mem~12_combout )))

	.dataa(\cpu_|microc_|PC_|q [2]),
	.datab(\cpu_|microc_|PC_|q [1]),
	.datac(\cpu_|microc_|memoria_|mem~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~12_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[4]~10 .lut_mask = 16'h4000;
defparam \cpu_|microc_|mux3_|y[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N24
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[6]~11 (
// Equation(s):
// \cpu_|microc_|mux3_|y[6]~11_combout  = (\cpu_|microc_|memoria_|mem~9_combout  & (\cpu_|microc_|memoria_|mem~21_combout  & (\cpu_|microc_|mux3_|y[4]~10_combout  & \cpu_|uc_|s_es~2_combout )))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|memoria_|mem~21_combout ),
	.datac(\cpu_|microc_|mux3_|y[4]~10_combout ),
	.datad(\cpu_|uc_|s_es~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[6]~11 .lut_mask = 16'h8000;
defparam \cpu_|microc_|mux3_|y[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N26
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux1~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux1~1_combout  = (\cpu_|microc_|memoria_|mem~8_combout  & ((\cpu_|microc_|memoria_|mem~4_combout  & ((\cpu_|microc_|memoria_|mem~6_combout ))) # (!\cpu_|microc_|memoria_|mem~4_combout  & (!\cpu_|microc_|PC_|q [2]))))

	.dataa(\cpu_|microc_|PC_|q [2]),
	.datab(\cpu_|microc_|memoria_|mem~4_combout ),
	.datac(\cpu_|microc_|memoria_|mem~6_combout ),
	.datad(\cpu_|microc_|memoria_|mem~8_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux1~1 .lut_mask = 16'hD100;
defparam \cpu_|microc_|alu_|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N28
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~35 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~35_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ) # (!\cpu_|microc_|banco_|regb~166_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|banco_|regb~166_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~35 .lut_mask = 16'hAEAF;
defparam \cpu_|microc_|alu_|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N14
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~36 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~36_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~166_combout  & ((\cpu_|microc_|memoria_|mem~9_combout ) # (\cpu_|microc_|memoria_|mem~22_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|banco_|regb~166_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~36 .lut_mask = 16'h3200;
defparam \cpu_|microc_|alu_|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[6]));
// synopsys translate_off
defparam \e4[6]~I .input_async_reset = "none";
defparam \e4[6]~I .input_power_up = "low";
defparam \e4[6]~I .input_register_mode = "none";
defparam \e4[6]~I .input_sync_reset = "none";
defparam \e4[6]~I .oe_async_reset = "none";
defparam \e4[6]~I .oe_power_up = "low";
defparam \e4[6]~I .oe_register_mode = "none";
defparam \e4[6]~I .oe_sync_reset = "none";
defparam \e4[6]~I .operation_mode = "input";
defparam \e4[6]~I .output_async_reset = "none";
defparam \e4[6]~I .output_power_up = "low";
defparam \e4[6]~I .output_register_mode = "none";
defparam \e4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N2
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~33 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~33_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|memoria_|mem~22_combout  & \cpu_|microc_|banco_|regb~136_combout ))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(vcc),
	.datad(\cpu_|microc_|banco_|regb~136_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~33 .lut_mask = 16'h4400;
defparam \cpu_|microc_|alu_|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[5]));
// synopsys translate_off
defparam \e4[5]~I .input_async_reset = "none";
defparam \e4[5]~I .input_power_up = "low";
defparam \e4[5]~I .input_register_mode = "none";
defparam \e4[5]~I .input_sync_reset = "none";
defparam \e4[5]~I .oe_async_reset = "none";
defparam \e4[5]~I .oe_power_up = "low";
defparam \e4[5]~I .oe_register_mode = "none";
defparam \e4[5]~I .oe_sync_reset = "none";
defparam \e4[5]~I .operation_mode = "input";
defparam \e4[5]~I .output_async_reset = "none";
defparam \e4[5]~I .output_power_up = "low";
defparam \e4[5]~I .output_register_mode = "none";
defparam \e4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N14
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~40 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~40_combout  = (\cpu_|microc_|memoria_|mem~22_combout  & (!\cpu_|microc_|banco_|Equal0~2_combout  & \cpu_|microc_|banco_|regb~141_combout ))

	.dataa(\cpu_|microc_|memoria_|mem~22_combout ),
	.datab(vcc),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|banco_|regb~141_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~40 .lut_mask = 16'h0A00;
defparam \cpu_|microc_|alu_|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[4]));
// synopsys translate_off
defparam \e4[4]~I .input_async_reset = "none";
defparam \e4[4]~I .input_power_up = "low";
defparam \e4[4]~I .input_register_mode = "none";
defparam \e4[4]~I .input_sync_reset = "none";
defparam \e4[4]~I .oe_async_reset = "none";
defparam \e4[4]~I .oe_power_up = "low";
defparam \e4[4]~I .oe_register_mode = "none";
defparam \e4[4]~I .oe_sync_reset = "none";
defparam \e4[4]~I .operation_mode = "input";
defparam \e4[4]~I .output_async_reset = "none";
defparam \e4[4]~I .output_power_up = "low";
defparam \e4[4]~I .output_register_mode = "none";
defparam \e4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N4
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~39 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~39_combout  = (\cpu_|microc_|memoria_|mem~22_combout  & (\cpu_|microc_|banco_|regb~146_combout  & !\cpu_|microc_|banco_|Equal0~2_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|regb~146_combout ),
	.datad(\cpu_|microc_|banco_|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~39 .lut_mask = 16'h00C0;
defparam \cpu_|microc_|alu_|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e4[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e4~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e4[3]));
// synopsys translate_off
defparam \e4[3]~I .input_async_reset = "none";
defparam \e4[3]~I .input_power_up = "low";
defparam \e4[3]~I .input_register_mode = "none";
defparam \e4[3]~I .input_sync_reset = "none";
defparam \e4[3]~I .oe_async_reset = "none";
defparam \e4[3]~I .oe_power_up = "low";
defparam \e4[3]~I .oe_register_mode = "none";
defparam \e4[3]~I .oe_sync_reset = "none";
defparam \e4[3]~I .operation_mode = "input";
defparam \e4[3]~I .output_async_reset = "none";
defparam \e4[3]~I .output_power_up = "low";
defparam \e4[3]~I .output_register_mode = "none";
defparam \e4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \e2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\e2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e2[3]));
// synopsys translate_off
defparam \e2[3]~I .input_async_reset = "none";
defparam \e2[3]~I .input_power_up = "low";
defparam \e2[3]~I .input_register_mode = "none";
defparam \e2[3]~I .input_sync_reset = "none";
defparam \e2[3]~I .oe_async_reset = "none";
defparam \e2[3]~I .oe_power_up = "low";
defparam \e2[3]~I .oe_register_mode = "none";
defparam \e2[3]~I .oe_sync_reset = "none";
defparam \e2[3]~I .operation_mode = "input";
defparam \e2[3]~I .output_async_reset = "none";
defparam \e2[3]~I .output_power_up = "low";
defparam \e2[3]~I .output_register_mode = "none";
defparam \e2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N20
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[3]~15 (
// Equation(s):
// \cpu_|microc_|mux3_|y[3]~15_combout  = (\cpu_|microc_|memoria_|mem~8_combout  & ((\cpu_|microc_|memoria_|mem~12_combout  & ((\e2~combout [3]))) # (!\cpu_|microc_|memoria_|mem~12_combout  & (\e1~combout [3])))) # (!\cpu_|microc_|memoria_|mem~8_combout  & 
// (\e1~combout [3]))

	.dataa(\e1~combout [3]),
	.datab(\cpu_|microc_|memoria_|mem~8_combout ),
	.datac(\e2~combout [3]),
	.datad(\cpu_|microc_|memoria_|mem~12_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[3]~15 .lut_mask = 16'hE2AA;
defparam \cpu_|microc_|mux3_|y[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N30
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[3]~16 (
// Equation(s):
// \cpu_|microc_|mux3_|y[3]~16_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (\e4~combout [3] & ((\cpu_|microc_|mux3_|y[4]~10_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|mux3_|y[3]~15_combout ) # ((\e4~combout [3] & 
// \cpu_|microc_|mux3_|y[4]~10_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\e4~combout [3]),
	.datac(\cpu_|microc_|mux3_|y[3]~15_combout ),
	.datad(\cpu_|microc_|mux3_|y[4]~10_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[3]~16 .lut_mask = 16'hDC50;
defparam \cpu_|microc_|mux3_|y[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~34 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~34_combout  = (\cpu_|microc_|memoria_|mem~22_combout  & (\cpu_|microc_|banco_|regb~151_combout  & !\cpu_|microc_|banco_|Equal0~2_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|regb~151_combout ),
	.datad(\cpu_|microc_|banco_|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~34 .lut_mask = 16'h00C0;
defparam \cpu_|microc_|alu_|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N22
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~25 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~25_combout  = ((\cpu_|microc_|alu_|Add0~16_combout  $ (\cpu_|microc_|alu_|Add0~15_combout  $ (!\cpu_|microc_|alu_|Add0~24 )))) # (GND)
// \cpu_|microc_|alu_|Add0~26  = CARRY((\cpu_|microc_|alu_|Add0~16_combout  & ((\cpu_|microc_|alu_|Add0~15_combout ) # (!\cpu_|microc_|alu_|Add0~24 ))) # (!\cpu_|microc_|alu_|Add0~16_combout  & (\cpu_|microc_|alu_|Add0~15_combout  & 
// !\cpu_|microc_|alu_|Add0~24 )))

	.dataa(\cpu_|microc_|alu_|Add0~16_combout ),
	.datab(\cpu_|microc_|alu_|Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|alu_|Add0~24 ),
	.combout(\cpu_|microc_|alu_|Add0~25_combout ),
	.cout(\cpu_|microc_|alu_|Add0~26 ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~25 .lut_mask = 16'h698E;
defparam \cpu_|microc_|alu_|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N22
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux4~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux4~0_combout  = (\cpu_|microc_|alu_|Mux1~1_combout  & (\cpu_|microc_|alu_|Mux1~0_combout  & ((\cpu_|microc_|alu_|Add0~25_combout )))) # (!\cpu_|microc_|alu_|Mux1~1_combout  & (((\cpu_|microc_|alu_|Add0~34_combout )) # 
// (!\cpu_|microc_|alu_|Mux1~0_combout )))

	.dataa(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datac(\cpu_|microc_|alu_|Add0~34_combout ),
	.datad(\cpu_|microc_|alu_|Add0~25_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux4~0 .lut_mask = 16'hD951;
defparam \cpu_|microc_|alu_|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N28
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux4~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux4~1_combout  = \cpu_|microc_|alu_|Mux4~0_combout  $ (((\cpu_|microc_|banco_|regb~151_combout  & (\cpu_|microc_|alu_|Mux1~3_combout  & !\cpu_|microc_|banco_|Equal0~2_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~151_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~3_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|alu_|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux4~1 .lut_mask = 16'hF708;
defparam \cpu_|microc_|alu_|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N8
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[3]~17 (
// Equation(s):
// \cpu_|microc_|mux3_|y[3]~17_combout  = (\cpu_|uc_|s_es~3_combout  & ((\cpu_|microc_|mux3_|y[3]~16_combout ) # ((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux4~1_combout )))) # (!\cpu_|uc_|s_es~3_combout  & 
// (((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux4~1_combout ))))

	.dataa(\cpu_|uc_|s_es~3_combout ),
	.datab(\cpu_|microc_|mux3_|y[3]~16_combout ),
	.datac(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datad(\cpu_|microc_|alu_|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[3]~17 .lut_mask = 16'hF888;
defparam \cpu_|microc_|mux3_|y[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N19
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~43 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~43_regout ));

// Location: LCFF_X48_Y10_N13
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~35 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~35_regout ));

// Location: LCCOMB_X48_Y10_N12
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~147 (
// Equation(s):
// \cpu_|microc_|banco_|regb~147_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~51_regout ) # ((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~35_regout  
// & !\cpu_|microc_|memoria_|mem~13_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~51_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~35_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~147 .lut_mask = 16'hCCB8;
defparam \cpu_|microc_|banco_|regb~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N18
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~148 (
// Equation(s):
// \cpu_|microc_|banco_|regb~148_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~147_combout  & (\cpu_|microc_|banco_|regb~59_regout )) # (!\cpu_|microc_|banco_|regb~147_combout  & ((\cpu_|microc_|banco_|regb~43_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~13_combout  & (((\cpu_|microc_|banco_|regb~147_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~59_regout ),
	.datab(\cpu_|microc_|memoria_|mem~13_combout ),
	.datac(\cpu_|microc_|banco_|regb~43_regout ),
	.datad(\cpu_|microc_|banco_|regb~147_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~148 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N9
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~27 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~27_regout ));

// Location: LCFF_X45_Y9_N29
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~19 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~19_regout ));

// Location: LCCOMB_X46_Y11_N0
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~11feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~11feeder_combout  = \cpu_|microc_|mux3_|y[3]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~11feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y11_N1
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~11 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~11feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~11_regout ));

// Location: LCFF_X46_Y11_N27
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~3 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[3]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~3_regout ));

// Location: LCCOMB_X46_Y11_N26
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~149 (
// Equation(s):
// \cpu_|microc_|banco_|regb~149_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~11_regout 
// )) # (!\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~3_regout )))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~11_regout ),
	.datac(\cpu_|microc_|banco_|regb~3_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~149 .lut_mask = 16'hEE50;
defparam \cpu_|microc_|banco_|regb~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N28
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~150 (
// Equation(s):
// \cpu_|microc_|banco_|regb~150_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~149_combout  & (\cpu_|microc_|banco_|regb~27_regout )) # (!\cpu_|microc_|banco_|regb~149_combout  & ((\cpu_|microc_|banco_|regb~19_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~149_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~27_regout ),
	.datac(\cpu_|microc_|banco_|regb~19_regout ),
	.datad(\cpu_|microc_|banco_|regb~149_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~150 .lut_mask = 16'hDDA0;
defparam \cpu_|microc_|banco_|regb~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~151 (
// Equation(s):
// \cpu_|microc_|banco_|regb~151_combout  = (\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~148_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~150_combout )))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|microc_|banco_|regb~148_combout ),
	.datad(\cpu_|microc_|banco_|regb~150_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~151 .lut_mask = 16'hF3C0;
defparam \cpu_|microc_|banco_|regb~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N4
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~15 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~15_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ) # (!\cpu_|microc_|banco_|regb~151_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|banco_|regb~151_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~15 .lut_mask = 16'hBABB;
defparam \cpu_|microc_|alu_|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N24
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~27 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~27_combout  = (\cpu_|microc_|alu_|Add0~14_combout  & ((\cpu_|microc_|alu_|Add0~13_combout  & (\cpu_|microc_|alu_|Add0~26  & VCC)) # (!\cpu_|microc_|alu_|Add0~13_combout  & (!\cpu_|microc_|alu_|Add0~26 )))) # 
// (!\cpu_|microc_|alu_|Add0~14_combout  & ((\cpu_|microc_|alu_|Add0~13_combout  & (!\cpu_|microc_|alu_|Add0~26 )) # (!\cpu_|microc_|alu_|Add0~13_combout  & ((\cpu_|microc_|alu_|Add0~26 ) # (GND)))))
// \cpu_|microc_|alu_|Add0~28  = CARRY((\cpu_|microc_|alu_|Add0~14_combout  & (!\cpu_|microc_|alu_|Add0~13_combout  & !\cpu_|microc_|alu_|Add0~26 )) # (!\cpu_|microc_|alu_|Add0~14_combout  & ((!\cpu_|microc_|alu_|Add0~26 ) # 
// (!\cpu_|microc_|alu_|Add0~13_combout ))))

	.dataa(\cpu_|microc_|alu_|Add0~14_combout ),
	.datab(\cpu_|microc_|alu_|Add0~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|alu_|Add0~26 ),
	.combout(\cpu_|microc_|alu_|Add0~27_combout ),
	.cout(\cpu_|microc_|alu_|Add0~28 ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~27 .lut_mask = 16'h9617;
defparam \cpu_|microc_|alu_|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N20
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux3~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux3~0_combout  = (\cpu_|microc_|alu_|Mux1~1_combout  & (\cpu_|microc_|alu_|Mux1~0_combout  & ((\cpu_|microc_|alu_|Add0~27_combout )))) # (!\cpu_|microc_|alu_|Mux1~1_combout  & (((\cpu_|microc_|alu_|Add0~39_combout )) # 
// (!\cpu_|microc_|alu_|Mux1~0_combout )))

	.dataa(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datac(\cpu_|microc_|alu_|Add0~39_combout ),
	.datad(\cpu_|microc_|alu_|Add0~27_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux3~0 .lut_mask = 16'hD951;
defparam \cpu_|microc_|alu_|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N10
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux3~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux3~1_combout  = \cpu_|microc_|alu_|Mux3~0_combout  $ (((!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|alu_|Mux1~3_combout  & \cpu_|microc_|banco_|regb~146_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~3_combout ),
	.datac(\cpu_|microc_|alu_|Mux3~0_combout ),
	.datad(\cpu_|microc_|banco_|regb~146_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux3~1 .lut_mask = 16'hB4F0;
defparam \cpu_|microc_|alu_|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N26
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[4]~14 (
// Equation(s):
// \cpu_|microc_|mux3_|y[4]~14_combout  = (\cpu_|microc_|mux3_|y[6]~11_combout  & ((\e4~combout [4]) # ((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux3~1_combout )))) # (!\cpu_|microc_|mux3_|y[6]~11_combout  & 
// (((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux3~1_combout ))))

	.dataa(\cpu_|microc_|mux3_|y[6]~11_combout ),
	.datab(\e4~combout [4]),
	.datac(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datad(\cpu_|microc_|alu_|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[4]~14 .lut_mask = 16'hF888;
defparam \cpu_|microc_|mux3_|y[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N27
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~28 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~28_regout ));

// Location: LCFF_X45_Y9_N15
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~20 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~20_regout ));

// Location: LCCOMB_X46_Y11_N8
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~12feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~12feeder_combout  = \cpu_|microc_|mux3_|y[4]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~12feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y11_N9
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~12 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~12feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~12_regout ));

// Location: LCCOMB_X46_Y11_N30
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~4feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~4feeder_combout  = \cpu_|microc_|mux3_|y[4]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~4feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y11_N31
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~4 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~4feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~4_regout ));

// Location: LCCOMB_X45_Y9_N0
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~144 (
// Equation(s):
// \cpu_|microc_|banco_|regb~144_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~12_regout ) # ((\cpu_|microc_|memoria_|mem~15_combout )))) # (!\cpu_|microc_|memoria_|mem~13_combout  & 
// (((!\cpu_|microc_|memoria_|mem~15_combout  & \cpu_|microc_|banco_|regb~4_regout ))))

	.dataa(\cpu_|microc_|memoria_|mem~13_combout ),
	.datab(\cpu_|microc_|banco_|regb~12_regout ),
	.datac(\cpu_|microc_|memoria_|mem~15_combout ),
	.datad(\cpu_|microc_|banco_|regb~4_regout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~144 .lut_mask = 16'hADA8;
defparam \cpu_|microc_|banco_|regb~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N14
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~145 (
// Equation(s):
// \cpu_|microc_|banco_|regb~145_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~144_combout  & (\cpu_|microc_|banco_|regb~28_regout )) # (!\cpu_|microc_|banco_|regb~144_combout  & ((\cpu_|microc_|banco_|regb~20_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~144_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~28_regout ),
	.datac(\cpu_|microc_|banco_|regb~20_regout ),
	.datad(\cpu_|microc_|banco_|regb~144_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~145 .lut_mask = 16'hDDA0;
defparam \cpu_|microc_|banco_|regb~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N9
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~44 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~44_regout ));

// Location: LCFF_X45_Y9_N13
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~60 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~60_regout ));

// Location: LCFF_X47_Y10_N27
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~52 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~52_regout ));

// Location: LCFF_X44_Y9_N25
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~36 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[4]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~36_regout ));

// Location: LCCOMB_X44_Y9_N24
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~142 (
// Equation(s):
// \cpu_|microc_|banco_|regb~142_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~52_regout ) # ((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~36_regout  
// & !\cpu_|microc_|memoria_|mem~13_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~52_regout ),
	.datac(\cpu_|microc_|banco_|regb~36_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~142 .lut_mask = 16'hAAD8;
defparam \cpu_|microc_|banco_|regb~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N12
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~143 (
// Equation(s):
// \cpu_|microc_|banco_|regb~143_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~142_combout  & ((\cpu_|microc_|banco_|regb~60_regout ))) # (!\cpu_|microc_|banco_|regb~142_combout  & (\cpu_|microc_|banco_|regb~44_regout )))) 
// # (!\cpu_|microc_|memoria_|mem~13_combout  & (((\cpu_|microc_|banco_|regb~142_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~13_combout ),
	.datab(\cpu_|microc_|banco_|regb~44_regout ),
	.datac(\cpu_|microc_|banco_|regb~60_regout ),
	.datad(\cpu_|microc_|banco_|regb~142_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~143 .lut_mask = 16'hF588;
defparam \cpu_|microc_|banco_|regb~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N10
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~146 (
// Equation(s):
// \cpu_|microc_|banco_|regb~146_combout  = (\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~143_combout ))) # (!\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~145_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|microc_|banco_|regb~145_combout ),
	.datad(\cpu_|microc_|banco_|regb~143_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~146 .lut_mask = 16'hFC30;
defparam \cpu_|microc_|banco_|regb~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N24
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~13 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~13_combout  = (\cpu_|microc_|memoria_|mem~9_combout ) # ((!\cpu_|microc_|memoria_|mem~22_combout  & ((\cpu_|microc_|banco_|Equal0~2_combout ) # (!\cpu_|microc_|banco_|regb~146_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|memoria_|mem~22_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|banco_|regb~146_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~13 .lut_mask = 16'hBABB;
defparam \cpu_|microc_|alu_|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N26
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~29 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~29_combout  = ((\cpu_|microc_|alu_|Add0~11_combout  $ (\cpu_|microc_|alu_|Add0~12_combout  $ (!\cpu_|microc_|alu_|Add0~28 )))) # (GND)
// \cpu_|microc_|alu_|Add0~30  = CARRY((\cpu_|microc_|alu_|Add0~11_combout  & ((\cpu_|microc_|alu_|Add0~12_combout ) # (!\cpu_|microc_|alu_|Add0~28 ))) # (!\cpu_|microc_|alu_|Add0~11_combout  & (\cpu_|microc_|alu_|Add0~12_combout  & 
// !\cpu_|microc_|alu_|Add0~28 )))

	.dataa(\cpu_|microc_|alu_|Add0~11_combout ),
	.datab(\cpu_|microc_|alu_|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|alu_|Add0~28 ),
	.combout(\cpu_|microc_|alu_|Add0~29_combout ),
	.cout(\cpu_|microc_|alu_|Add0~30 ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~29 .lut_mask = 16'h698E;
defparam \cpu_|microc_|alu_|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N12
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux2~0 (
// Equation(s):
// \cpu_|microc_|alu_|Mux2~0_combout  = (\cpu_|microc_|alu_|Mux1~1_combout  & (\cpu_|microc_|alu_|Mux1~0_combout  & ((\cpu_|microc_|alu_|Add0~29_combout )))) # (!\cpu_|microc_|alu_|Mux1~1_combout  & (((\cpu_|microc_|alu_|Add0~40_combout )) # 
// (!\cpu_|microc_|alu_|Mux1~0_combout )))

	.dataa(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datac(\cpu_|microc_|alu_|Add0~40_combout ),
	.datad(\cpu_|microc_|alu_|Add0~29_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux2~0 .lut_mask = 16'hD951;
defparam \cpu_|microc_|alu_|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux2~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux2~1_combout  = \cpu_|microc_|alu_|Mux2~0_combout  $ (((\cpu_|microc_|banco_|regb~141_combout  & (\cpu_|microc_|alu_|Mux1~3_combout  & !\cpu_|microc_|banco_|Equal0~2_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~141_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~3_combout ),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|alu_|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux2~1 .lut_mask = 16'hF708;
defparam \cpu_|microc_|alu_|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N14
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[5]~13 (
// Equation(s):
// \cpu_|microc_|mux3_|y[5]~13_combout  = (\cpu_|microc_|mux3_|y[4]~28_combout  & ((\cpu_|microc_|alu_|Mux2~1_combout ) # ((\e4~combout [5] & \cpu_|microc_|mux3_|y[6]~11_combout )))) # (!\cpu_|microc_|mux3_|y[4]~28_combout  & (\e4~combout [5] & 
// (\cpu_|microc_|mux3_|y[6]~11_combout )))

	.dataa(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datab(\e4~combout [5]),
	.datac(\cpu_|microc_|mux3_|y[6]~11_combout ),
	.datad(\cpu_|microc_|alu_|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[5]~13 .lut_mask = 16'hEAC0;
defparam \cpu_|microc_|mux3_|y[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N23
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~21 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~21_regout ));

// Location: LCFF_X47_Y8_N13
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~5 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~5_regout ));

// Location: LCCOMB_X47_Y8_N12
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~139 (
// Equation(s):
// \cpu_|microc_|banco_|regb~139_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~13_regout 
// )) # (!\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~5_regout )))))

	.dataa(\cpu_|microc_|banco_|regb~13_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~5_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~139 .lut_mask = 16'hEE30;
defparam \cpu_|microc_|banco_|regb~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N22
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~140 (
// Equation(s):
// \cpu_|microc_|banco_|regb~140_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~139_combout  & (\cpu_|microc_|banco_|regb~29_regout )) # (!\cpu_|microc_|banco_|regb~139_combout  & ((\cpu_|microc_|banco_|regb~21_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~139_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~29_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~21_regout ),
	.datad(\cpu_|microc_|banco_|regb~139_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~140 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N5
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~45 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~45_regout ));

// Location: LCFF_X48_Y10_N7
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~37 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~37_regout ));

// Location: LCCOMB_X48_Y10_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~137 (
// Equation(s):
// \cpu_|microc_|banco_|regb~137_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~53_regout ) # ((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~37_regout  
// & !\cpu_|microc_|memoria_|mem~13_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~53_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~37_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~137 .lut_mask = 16'hCCB8;
defparam \cpu_|microc_|banco_|regb~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N4
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~138 (
// Equation(s):
// \cpu_|microc_|banco_|regb~138_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~137_combout  & (\cpu_|microc_|banco_|regb~61_regout )) # (!\cpu_|microc_|banco_|regb~137_combout  & ((\cpu_|microc_|banco_|regb~45_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~13_combout  & (((\cpu_|microc_|banco_|regb~137_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~61_regout ),
	.datab(\cpu_|microc_|memoria_|mem~13_combout ),
	.datac(\cpu_|microc_|banco_|regb~45_regout ),
	.datad(\cpu_|microc_|banco_|regb~137_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~138 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~141 (
// Equation(s):
// \cpu_|microc_|banco_|regb~141_combout  = (\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~138_combout ))) # (!\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~140_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|banco_|regb~140_combout ),
	.datac(\cpu_|microc_|memoria_|mem~19_combout ),
	.datad(\cpu_|microc_|banco_|regb~138_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~141 .lut_mask = 16'hFC0C;
defparam \cpu_|microc_|banco_|regb~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N28
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~12 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~12_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~141_combout  & ((\cpu_|microc_|memoria_|mem~9_combout ) # (\cpu_|microc_|memoria_|mem~22_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~9_combout ),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(\cpu_|microc_|memoria_|mem~22_combout ),
	.datad(\cpu_|microc_|banco_|regb~141_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~12 .lut_mask = 16'h3200;
defparam \cpu_|microc_|alu_|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N28
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~31 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~31_combout  = (\cpu_|microc_|alu_|Add0~9_combout  & ((\cpu_|microc_|alu_|Add0~10_combout  & (\cpu_|microc_|alu_|Add0~30  & VCC)) # (!\cpu_|microc_|alu_|Add0~10_combout  & (!\cpu_|microc_|alu_|Add0~30 )))) # 
// (!\cpu_|microc_|alu_|Add0~9_combout  & ((\cpu_|microc_|alu_|Add0~10_combout  & (!\cpu_|microc_|alu_|Add0~30 )) # (!\cpu_|microc_|alu_|Add0~10_combout  & ((\cpu_|microc_|alu_|Add0~30 ) # (GND)))))
// \cpu_|microc_|alu_|Add0~32  = CARRY((\cpu_|microc_|alu_|Add0~9_combout  & (!\cpu_|microc_|alu_|Add0~10_combout  & !\cpu_|microc_|alu_|Add0~30 )) # (!\cpu_|microc_|alu_|Add0~9_combout  & ((!\cpu_|microc_|alu_|Add0~30 ) # 
// (!\cpu_|microc_|alu_|Add0~10_combout ))))

	.dataa(\cpu_|microc_|alu_|Add0~9_combout ),
	.datab(\cpu_|microc_|alu_|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_|microc_|alu_|Add0~30 ),
	.combout(\cpu_|microc_|alu_|Add0~31_combout ),
	.cout(\cpu_|microc_|alu_|Add0~32 ));
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~31 .lut_mask = 16'h9617;
defparam \cpu_|microc_|alu_|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N8
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux1~2 (
// Equation(s):
// \cpu_|microc_|alu_|Mux1~2_combout  = (\cpu_|microc_|alu_|Mux1~1_combout  & (((\cpu_|microc_|alu_|Mux1~0_combout  & \cpu_|microc_|alu_|Add0~31_combout )))) # (!\cpu_|microc_|alu_|Mux1~1_combout  & ((\cpu_|microc_|alu_|Add0~33_combout ) # 
// ((!\cpu_|microc_|alu_|Mux1~0_combout ))))

	.dataa(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datab(\cpu_|microc_|alu_|Add0~33_combout ),
	.datac(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datad(\cpu_|microc_|alu_|Add0~31_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux1~2 .lut_mask = 16'hE545;
defparam \cpu_|microc_|alu_|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux1~4 (
// Equation(s):
// \cpu_|microc_|alu_|Mux1~4_combout  = \cpu_|microc_|alu_|Mux1~2_combout  $ (((!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~136_combout  & \cpu_|microc_|alu_|Mux1~3_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|banco_|regb~136_combout ),
	.datac(\cpu_|microc_|alu_|Mux1~3_combout ),
	.datad(\cpu_|microc_|alu_|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux1~4 .lut_mask = 16'hBF40;
defparam \cpu_|microc_|alu_|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N4
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[6]~12 (
// Equation(s):
// \cpu_|microc_|mux3_|y[6]~12_combout  = (\cpu_|microc_|mux3_|y[6]~11_combout  & ((\e4~combout [6]) # ((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux1~4_combout )))) # (!\cpu_|microc_|mux3_|y[6]~11_combout  & 
// (((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux1~4_combout ))))

	.dataa(\cpu_|microc_|mux3_|y[6]~11_combout ),
	.datab(\e4~combout [6]),
	.datac(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datad(\cpu_|microc_|alu_|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[6]~12 .lut_mask = 16'hF888;
defparam \cpu_|microc_|mux3_|y[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N9
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~22 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~22_regout ));

// Location: LCFF_X47_Y8_N3
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~6 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~6_regout ));

// Location: LCCOMB_X47_Y8_N2
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~134 (
// Equation(s):
// \cpu_|microc_|banco_|regb~134_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~14_regout 
// )) # (!\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~6_regout )))))

	.dataa(\cpu_|microc_|banco_|regb~14_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~6_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~134 .lut_mask = 16'hEE30;
defparam \cpu_|microc_|banco_|regb~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N8
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~135 (
// Equation(s):
// \cpu_|microc_|banco_|regb~135_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~134_combout  & (\cpu_|microc_|banco_|regb~30_regout )) # (!\cpu_|microc_|banco_|regb~134_combout  & ((\cpu_|microc_|banco_|regb~22_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~134_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~30_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~22_regout ),
	.datad(\cpu_|microc_|banco_|regb~134_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~135 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N17
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~46 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~46_regout ));

// Location: LCCOMB_X47_Y9_N8
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~54feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~54feeder_combout  = \cpu_|microc_|mux3_|y[6]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~54feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N9
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~54 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~54feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~54_regout ));

// Location: LCFF_X44_Y9_N11
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~38 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[6]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~38_regout ));

// Location: LCCOMB_X44_Y9_N10
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~132 (
// Equation(s):
// \cpu_|microc_|banco_|regb~132_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~54_regout ) # ((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~38_regout  
// & !\cpu_|microc_|memoria_|mem~13_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~54_regout ),
	.datac(\cpu_|microc_|banco_|regb~38_regout ),
	.datad(\cpu_|microc_|memoria_|mem~13_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~132 .lut_mask = 16'hAAD8;
defparam \cpu_|microc_|banco_|regb~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N16
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~133 (
// Equation(s):
// \cpu_|microc_|banco_|regb~133_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~132_combout  & (\cpu_|microc_|banco_|regb~62_regout )) # (!\cpu_|microc_|banco_|regb~132_combout  & ((\cpu_|microc_|banco_|regb~46_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~13_combout  & (((\cpu_|microc_|banco_|regb~132_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~62_regout ),
	.datab(\cpu_|microc_|memoria_|mem~13_combout ),
	.datac(\cpu_|microc_|banco_|regb~46_regout ),
	.datad(\cpu_|microc_|banco_|regb~132_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~133 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N16
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~136 (
// Equation(s):
// \cpu_|microc_|banco_|regb~136_combout  = (\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~133_combout ))) # (!\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~135_combout ))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|banco_|regb~135_combout ),
	.datac(\cpu_|microc_|banco_|regb~133_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~136 .lut_mask = 16'hE4E4;
defparam \cpu_|microc_|banco_|regb~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N4
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~10 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~10_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & (\cpu_|microc_|banco_|regb~136_combout  & ((\cpu_|microc_|memoria_|mem~22_combout ) # (\cpu_|microc_|memoria_|mem~9_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~22_combout ),
	.datab(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datac(\cpu_|microc_|banco_|regb~136_combout ),
	.datad(\cpu_|microc_|memoria_|mem~9_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~10 .lut_mask = 16'h3020;
defparam \cpu_|microc_|alu_|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|Add0~37 (
// Equation(s):
// \cpu_|microc_|alu_|Add0~37_combout  = \cpu_|microc_|alu_|Add0~35_combout  $ (\cpu_|microc_|alu_|Add0~32  $ (!\cpu_|microc_|alu_|Add0~36_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|alu_|Add0~35_combout ),
	.datac(vcc),
	.datad(\cpu_|microc_|alu_|Add0~36_combout ),
	.cin(\cpu_|microc_|alu_|Add0~32 ),
	.combout(\cpu_|microc_|alu_|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Add0~37 .lut_mask = 16'h3CC3;
defparam \cpu_|microc_|alu_|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N18
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux0~3 (
// Equation(s):
// \cpu_|microc_|alu_|Mux0~3_combout  = \cpu_|microc_|alu_|Mux0~2_combout  $ (((\cpu_|microc_|alu_|Mux1~0_combout  & (\cpu_|microc_|alu_|Mux1~1_combout  & !\cpu_|microc_|alu_|Add0~37_combout ))))

	.dataa(\cpu_|microc_|alu_|Mux0~2_combout ),
	.datab(\cpu_|microc_|alu_|Mux1~0_combout ),
	.datac(\cpu_|microc_|alu_|Mux1~1_combout ),
	.datad(\cpu_|microc_|alu_|Add0~37_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux0~3 .lut_mask = 16'hAA6A;
defparam \cpu_|microc_|alu_|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N24
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[7]~26 (
// Equation(s):
// \cpu_|microc_|mux3_|y[7]~26_combout  = (\e4~combout [7] & ((\cpu_|microc_|mux3_|y[6]~11_combout ) # ((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux0~3_combout )))) # (!\e4~combout [7] & (\cpu_|microc_|mux3_|y[4]~28_combout  & 
// ((\cpu_|microc_|alu_|Mux0~3_combout ))))

	.dataa(\e4~combout [7]),
	.datab(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datac(\cpu_|microc_|mux3_|y[6]~11_combout ),
	.datad(\cpu_|microc_|alu_|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[7]~26 .lut_mask = 16'hECA0;
defparam \cpu_|microc_|mux3_|y[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N27
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~47 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~47_regout ));

// Location: LCCOMB_X49_Y10_N18
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~55feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~55feeder_combout  = \cpu_|microc_|mux3_|y[7]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~55feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N19
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~55 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~55feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~55_regout ));

// Location: LCFF_X48_Y10_N25
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~39 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~39_regout ));

// Location: LCCOMB_X49_Y10_N24
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~162 (
// Equation(s):
// \cpu_|microc_|banco_|regb~162_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~55_regout ) # ((\cpu_|microc_|memoria_|mem~13_combout )))) # (!\cpu_|microc_|memoria_|mem~15_combout  & 
// (((!\cpu_|microc_|memoria_|mem~13_combout  & \cpu_|microc_|banco_|regb~39_regout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~55_regout ),
	.datac(\cpu_|microc_|memoria_|mem~13_combout ),
	.datad(\cpu_|microc_|banco_|regb~39_regout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~162 .lut_mask = 16'hADA8;
defparam \cpu_|microc_|banco_|regb~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N26
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~163 (
// Equation(s):
// \cpu_|microc_|banco_|regb~163_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|banco_|regb~162_combout  & (\cpu_|microc_|banco_|regb~63_regout )) # (!\cpu_|microc_|banco_|regb~162_combout  & ((\cpu_|microc_|banco_|regb~47_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~13_combout  & (((\cpu_|microc_|banco_|regb~162_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~63_regout ),
	.datab(\cpu_|microc_|memoria_|mem~13_combout ),
	.datac(\cpu_|microc_|banco_|regb~47_regout ),
	.datad(\cpu_|microc_|banco_|regb~162_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~163 .lut_mask = 16'hBBC0;
defparam \cpu_|microc_|banco_|regb~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N25
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~31 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~31_regout ));

// Location: LCFF_X47_Y10_N7
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~23 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~23_regout ));

// Location: LCCOMB_X49_Y11_N16
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~15feeder (
// Equation(s):
// \cpu_|microc_|banco_|regb~15feeder_combout  = \cpu_|microc_|mux3_|y[7]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_|microc_|mux3_|y[7]~26_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~15feeder .lut_mask = 16'hFF00;
defparam \cpu_|microc_|banco_|regb~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N17
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~15 (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|banco_|regb~15feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~15_regout ));

// Location: LCCOMB_X48_Y10_N30
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~164 (
// Equation(s):
// \cpu_|microc_|banco_|regb~164_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & (((\cpu_|microc_|banco_|regb~15_regout ) # (\cpu_|microc_|memoria_|mem~15_combout )))) # (!\cpu_|microc_|memoria_|mem~13_combout  & (\cpu_|microc_|banco_|regb~7_regout  & 
// ((!\cpu_|microc_|memoria_|mem~15_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~7_regout ),
	.datab(\cpu_|microc_|banco_|regb~15_regout ),
	.datac(\cpu_|microc_|memoria_|mem~13_combout ),
	.datad(\cpu_|microc_|memoria_|mem~15_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~164 .lut_mask = 16'hF0CA;
defparam \cpu_|microc_|banco_|regb~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~165 (
// Equation(s):
// \cpu_|microc_|banco_|regb~165_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~164_combout  & (\cpu_|microc_|banco_|regb~31_regout )) # (!\cpu_|microc_|banco_|regb~164_combout  & ((\cpu_|microc_|banco_|regb~23_regout ))))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~164_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~15_combout ),
	.datab(\cpu_|microc_|banco_|regb~31_regout ),
	.datac(\cpu_|microc_|banco_|regb~23_regout ),
	.datad(\cpu_|microc_|banco_|regb~164_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~165 .lut_mask = 16'hDDA0;
defparam \cpu_|microc_|banco_|regb~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N12
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~166 (
// Equation(s):
// \cpu_|microc_|banco_|regb~166_combout  = (\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~163_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~165_combout )))

	.dataa(vcc),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|microc_|banco_|regb~163_combout ),
	.datad(\cpu_|microc_|banco_|regb~165_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~166 .lut_mask = 16'hF3C0;
defparam \cpu_|microc_|banco_|regb~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N22
cycloneii_lcell_comb \cpu_|microc_|alu_|LessThan0~1 (
// Equation(s):
// \cpu_|microc_|alu_|LessThan0~1_combout  = (\cpu_|microc_|banco_|regb~166_combout ) # ((\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~131_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~129_combout 
// ))))

	.dataa(\cpu_|microc_|banco_|regb~131_combout ),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|microc_|banco_|regb~129_combout ),
	.datad(\cpu_|microc_|banco_|regb~166_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|LessThan0~1 .lut_mask = 16'hFFB8;
defparam \cpu_|microc_|alu_|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N10
cycloneii_lcell_comb \cpu_|microc_|alu_|LessThan0~0 (
// Equation(s):
// \cpu_|microc_|alu_|LessThan0~0_combout  = (\cpu_|microc_|banco_|regb~141_combout ) # ((\cpu_|microc_|banco_|regb~146_combout ) # ((\cpu_|microc_|banco_|regb~136_combout ) # (\cpu_|microc_|banco_|regb~151_combout )))

	.dataa(\cpu_|microc_|banco_|regb~141_combout ),
	.datab(\cpu_|microc_|banco_|regb~146_combout ),
	.datac(\cpu_|microc_|banco_|regb~136_combout ),
	.datad(\cpu_|microc_|banco_|regb~151_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \cpu_|microc_|alu_|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N30
cycloneii_lcell_comb \cpu_|microc_|alu_|LessThan0~2 (
// Equation(s):
// \cpu_|microc_|alu_|LessThan0~2_combout  = (\cpu_|microc_|banco_|regb~161_combout ) # ((\cpu_|microc_|banco_|regb~156_combout ) # ((\cpu_|microc_|alu_|LessThan0~1_combout ) # (\cpu_|microc_|alu_|LessThan0~0_combout )))

	.dataa(\cpu_|microc_|banco_|regb~161_combout ),
	.datab(\cpu_|microc_|banco_|regb~156_combout ),
	.datac(\cpu_|microc_|alu_|LessThan0~1_combout ),
	.datad(\cpu_|microc_|alu_|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \cpu_|microc_|alu_|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N20
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux7~1 (
// Equation(s):
// \cpu_|microc_|alu_|Mux7~1_combout  = (!\cpu_|microc_|banco_|Equal0~2_combout  & \cpu_|microc_|alu_|LessThan0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datad(\cpu_|microc_|alu_|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux7~1 .lut_mask = 16'h0F00;
defparam \cpu_|microc_|alu_|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N26
cycloneii_lcell_comb \cpu_|microc_|alu_|Mux7~2 (
// Equation(s):
// \cpu_|microc_|alu_|Mux7~2_combout  = (\cpu_|microc_|alu_|Mux7~0_combout  & (((\cpu_|microc_|alu_|Mux7~1_combout ) # (!\cpu_|microc_|memoria_|mem~21_combout )))) # (!\cpu_|microc_|alu_|Mux7~0_combout  & (\cpu_|microc_|alu_|Add0~7_combout  & 
// ((\cpu_|microc_|memoria_|mem~21_combout ))))

	.dataa(\cpu_|microc_|alu_|Add0~7_combout ),
	.datab(\cpu_|microc_|alu_|Mux7~0_combout ),
	.datac(\cpu_|microc_|alu_|Mux7~1_combout ),
	.datad(\cpu_|microc_|memoria_|mem~21_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|Mux7~2 .lut_mask = 16'hE2CC;
defparam \cpu_|microc_|alu_|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N8
cycloneii_lcell_comb \cpu_|microc_|mux3_|y[0]~9 (
// Equation(s):
// \cpu_|microc_|mux3_|y[0]~9_combout  = (\cpu_|microc_|mux3_|y[0]~8_combout ) # ((\cpu_|microc_|mux3_|y[4]~28_combout  & \cpu_|microc_|alu_|Mux7~2_combout ))

	.dataa(vcc),
	.datab(\cpu_|microc_|mux3_|y[4]~28_combout ),
	.datac(\cpu_|microc_|mux3_|y[0]~8_combout ),
	.datad(\cpu_|microc_|alu_|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|mux3_|y[0]~9 .lut_mask = 16'hFCF0;
defparam \cpu_|microc_|mux3_|y[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N7
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~24 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~24_regout ));

// Location: LCFF_X48_Y9_N11
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~0 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~0_regout ));

// Location: LCFF_X46_Y11_N17
cycloneii_lcell_ff \cpu_|microc_|banco_|regb~8 (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\cpu_|microc_|mux3_|y[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_|microc_|banco_|regb~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|banco_|regb~8_regout ));

// Location: LCCOMB_X48_Y9_N10
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~128 (
// Equation(s):
// \cpu_|microc_|banco_|regb~128_combout  = (\cpu_|microc_|memoria_|mem~13_combout  & ((\cpu_|microc_|memoria_|mem~15_combout ) # ((\cpu_|microc_|banco_|regb~8_regout )))) # (!\cpu_|microc_|memoria_|mem~13_combout  & (!\cpu_|microc_|memoria_|mem~15_combout  
// & (\cpu_|microc_|banco_|regb~0_regout )))

	.dataa(\cpu_|microc_|memoria_|mem~13_combout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~0_regout ),
	.datad(\cpu_|microc_|banco_|regb~8_regout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~128 .lut_mask = 16'hBA98;
defparam \cpu_|microc_|banco_|regb~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N6
cycloneii_lcell_comb \cpu_|microc_|banco_|regb~129 (
// Equation(s):
// \cpu_|microc_|banco_|regb~129_combout  = (\cpu_|microc_|memoria_|mem~15_combout  & ((\cpu_|microc_|banco_|regb~128_combout  & ((\cpu_|microc_|banco_|regb~24_regout ))) # (!\cpu_|microc_|banco_|regb~128_combout  & (\cpu_|microc_|banco_|regb~16_regout )))) 
// # (!\cpu_|microc_|memoria_|mem~15_combout  & (((\cpu_|microc_|banco_|regb~128_combout ))))

	.dataa(\cpu_|microc_|banco_|regb~16_regout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|microc_|banco_|regb~24_regout ),
	.datad(\cpu_|microc_|banco_|regb~128_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|banco_|regb~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|banco_|regb~129 .lut_mask = 16'hF388;
defparam \cpu_|microc_|banco_|regb~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N0
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[0]~5 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[0]~5_combout  = (\cpu_|e_s_|mux_salida|aux[2]~4_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~131_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~129_combout 
// )))))

	.dataa(\cpu_|microc_|banco_|regb~131_combout ),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|e_s_|mux_salida|aux[2]~4_combout ),
	.datad(\cpu_|microc_|banco_|regb~129_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[0]~5 .lut_mask = 16'hB080;
defparam \cpu_|e_s_|mux_salida|aux[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N2
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[0]~6 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[0]~6_combout  = (\cpu_|microc_|memoria_|mem~8_combout  & ((\cpu_|e_s_|mux_salida|aux[0]~5_combout ) # ((\cpu_|microc_|memoria_|mem~12_combout  & !\cpu_|uc_|sec~0_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~12_combout ),
	.datab(\cpu_|microc_|memoria_|mem~8_combout ),
	.datac(\cpu_|uc_|sec~0_combout ),
	.datad(\cpu_|e_s_|mux_salida|aux[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[0]~6 .lut_mask = 16'hCC08;
defparam \cpu_|e_s_|mux_salida|aux[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N24
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[0] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [0] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [0])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[0]~6_combout )))

	.dataa(\cpu_|e_s_|mux_salida|d0 [0]),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[0]~6_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [0]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[0] .lut_mask = 16'hAFA0;
defparam \cpu_|e_s_|mux_salida|d0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N20
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[0] (
// Equation(s):
// \cpu_|e_s_|sal1|q [0] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d0 [0]))) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|sal1|q [0]))))

	.dataa(\cpu_|e_s_|sal1|q [0]),
	.datab(\reset~combout ),
	.datac(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|d0 [0]),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [0]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[0] .lut_mask = 16'hC808;
defparam \cpu_|e_s_|sal1|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N12
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[1]~12 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[1]~12_combout  = (\cpu_|uc_|sec~0_combout  & (!\cpu_|microc_|banco_|Equal0~2_combout  & ((\cpu_|microc_|banco_|regb~161_combout )))) # (!\cpu_|uc_|sec~0_combout  & (((\cpu_|microc_|memoria_|mem~15_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~15_combout ),
	.datac(\cpu_|uc_|sec~0_combout ),
	.datad(\cpu_|microc_|banco_|regb~161_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[1]~12 .lut_mask = 16'h5C0C;
defparam \cpu_|e_s_|mux_salida|aux[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N16
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[1] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [1] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [1])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[1]~12_combout )))

	.dataa(\cpu_|e_s_|mux_salida|d0 [1]),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [1]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[1] .lut_mask = 16'hAFA0;
defparam \cpu_|e_s_|mux_salida|d0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N14
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[1] (
// Equation(s):
// \cpu_|e_s_|sal1|q [1] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d0 [1]))) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|sal1|q [1]))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|sal1|q [1]),
	.datac(\cpu_|e_s_|mux_salida|d0 [1]),
	.datad(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [1]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[1] .lut_mask = 16'hA088;
defparam \cpu_|e_s_|sal1|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N18
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[2]~13 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[2]~13_combout  = (\cpu_|uc_|sec~0_combout  & (!\cpu_|microc_|banco_|Equal0~2_combout  & ((\cpu_|microc_|banco_|regb~156_combout )))) # (!\cpu_|uc_|sec~0_combout  & (((\cpu_|microc_|memoria_|mem~19_combout ))))

	.dataa(\cpu_|microc_|banco_|Equal0~2_combout ),
	.datab(\cpu_|microc_|memoria_|mem~19_combout ),
	.datac(\cpu_|uc_|sec~0_combout ),
	.datad(\cpu_|microc_|banco_|regb~156_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[2]~13 .lut_mask = 16'h5C0C;
defparam \cpu_|e_s_|mux_salida|aux[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N10
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[2] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [2] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [2])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[2]~13_combout )))

	.dataa(\cpu_|e_s_|mux_salida|d0 [2]),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[2]~13_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [2]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[2] .lut_mask = 16'hAFA0;
defparam \cpu_|e_s_|mux_salida|d0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N18
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[2] (
// Equation(s):
// \cpu_|e_s_|sal1|q [2] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d0 [2]))) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|sal1|q [2]))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|sal1|q [2]),
	.datac(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|d0 [2]),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [2]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[2] .lut_mask = 16'hA808;
defparam \cpu_|e_s_|sal1|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N2
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[3]~7 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[3]~7_combout  = (\cpu_|e_s_|mux_salida|aux[2]~4_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~148_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~150_combout 
// )))))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|banco_|regb~148_combout ),
	.datac(\cpu_|e_s_|mux_salida|aux[2]~4_combout ),
	.datad(\cpu_|microc_|banco_|regb~150_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[3]~7 .lut_mask = 16'hD080;
defparam \cpu_|e_s_|mux_salida|aux[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N14
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[3] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [3] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [3])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[3]~7_combout )))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d0 [3]),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[3]~7_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [3]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[3] .lut_mask = 16'hCFC0;
defparam \cpu_|e_s_|mux_salida|d0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N26
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[3] (
// Equation(s):
// \cpu_|e_s_|sal1|q [3] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d0 [3]))) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|sal1|q [3]))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|sal1|q [3]),
	.datac(\cpu_|e_s_|mux_salida|d0 [3]),
	.datad(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [3]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[3] .lut_mask = 16'hA088;
defparam \cpu_|e_s_|sal1|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N8
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[4]~8 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[4]~8_combout  = (\cpu_|e_s_|mux_salida|aux[2]~4_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~143_combout ))) # (!\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~145_combout 
// ))))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|banco_|regb~145_combout ),
	.datac(\cpu_|e_s_|mux_salida|aux[2]~4_combout ),
	.datad(\cpu_|microc_|banco_|regb~143_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[4]~8 .lut_mask = 16'hE040;
defparam \cpu_|e_s_|mux_salida|aux[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N16
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[4] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [4] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [4])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[4]~8_combout )))

	.dataa(\cpu_|e_s_|mux_salida|d0 [4]),
	.datab(vcc),
	.datac(\cpu_|e_s_|mux_salida|aux[4]~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [4]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[4] .lut_mask = 16'hAAF0;
defparam \cpu_|e_s_|mux_salida|d0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N20
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[4] (
// Equation(s):
// \cpu_|e_s_|sal1|q [4] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [4])) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|sal1|q [4])))))

	.dataa(\cpu_|e_s_|mux_salida|d0 [4]),
	.datab(\reset~combout ),
	.datac(\cpu_|e_s_|sal1|q [4]),
	.datad(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [4]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[4] .lut_mask = 16'h88C0;
defparam \cpu_|e_s_|sal1|q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N16
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[5]~9 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[5]~9_combout  = (\cpu_|e_s_|mux_salida|aux[2]~4_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~138_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~140_combout 
// )))))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|banco_|regb~138_combout ),
	.datac(\cpu_|microc_|banco_|regb~140_combout ),
	.datad(\cpu_|e_s_|mux_salida|aux[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[5]~9 .lut_mask = 16'hD800;
defparam \cpu_|e_s_|mux_salida|aux[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N28
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[5] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [5] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [5])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[5]~9_combout )))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d0 [5]),
	.datac(\cpu_|e_s_|mux_salida|aux[5]~9_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [5]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[5] .lut_mask = 16'hCCF0;
defparam \cpu_|e_s_|mux_salida|d0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N20
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[5] (
// Equation(s):
// \cpu_|e_s_|sal1|q [5] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [5])) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|sal1|q [5])))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|mux_salida|d0 [5]),
	.datac(\cpu_|e_s_|sal1|q [5]),
	.datad(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [5]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[5] .lut_mask = 16'h88A0;
defparam \cpu_|e_s_|sal1|q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N14
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[6]~10 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[6]~10_combout  = (\cpu_|e_s_|mux_salida|aux[2]~4_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~133_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~135_combout 
// )))))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|banco_|regb~133_combout ),
	.datac(\cpu_|microc_|banco_|regb~135_combout ),
	.datad(\cpu_|e_s_|mux_salida|aux[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[6]~10 .lut_mask = 16'hD800;
defparam \cpu_|e_s_|mux_salida|aux[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N20
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[6] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [6] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [6])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[6]~10_combout )))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d0 [6]),
	.datac(\cpu_|e_s_|mux_salida|aux[6]~10_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [6]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[6] .lut_mask = 16'hCCF0;
defparam \cpu_|e_s_|mux_salida|d0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N10
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[6] (
// Equation(s):
// \cpu_|e_s_|sal1|q [6] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d0 [6]))) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|sal1|q [6]))))

	.dataa(\cpu_|e_s_|sal1|q [6]),
	.datab(\reset~combout ),
	.datac(\cpu_|e_s_|mux_salida|d0 [6]),
	.datad(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [6]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[6] .lut_mask = 16'hC088;
defparam \cpu_|e_s_|sal1|q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N14
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|aux[7]~11 (
// Equation(s):
// \cpu_|e_s_|mux_salida|aux[7]~11_combout  = (\cpu_|e_s_|mux_salida|aux[2]~4_combout  & ((\cpu_|microc_|memoria_|mem~19_combout  & (\cpu_|microc_|banco_|regb~163_combout )) # (!\cpu_|microc_|memoria_|mem~19_combout  & ((\cpu_|microc_|banco_|regb~165_combout 
// )))))

	.dataa(\cpu_|microc_|memoria_|mem~19_combout ),
	.datab(\cpu_|microc_|banco_|regb~163_combout ),
	.datac(\cpu_|microc_|banco_|regb~165_combout ),
	.datad(\cpu_|e_s_|mux_salida|aux[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|aux[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|aux[7]~11 .lut_mask = 16'hD800;
defparam \cpu_|e_s_|mux_salida|aux[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N2
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d0[7] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d0 [7] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d0 [7])) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[7]~11_combout )))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d0 [7]),
	.datac(\cpu_|e_s_|mux_salida|aux[7]~11_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d0 [7]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d0[7] .lut_mask = 16'hCCF0;
defparam \cpu_|e_s_|mux_salida|d0[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N10
cycloneii_lcell_comb \cpu_|e_s_|sal1|q[7] (
// Equation(s):
// \cpu_|e_s_|sal1|q [7] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d0 [7]))) # (!GLOBAL(\cpu_|uc_|rwe1~2clkctrl_outclk ) & (\cpu_|e_s_|sal1|q [7]))))

	.dataa(\cpu_|e_s_|sal1|q [7]),
	.datab(\cpu_|e_s_|mux_salida|d0 [7]),
	.datac(\reset~combout ),
	.datad(\cpu_|uc_|rwe1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal1|q [7]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal1|q[7] .lut_mask = 16'hC0A0;
defparam \cpu_|e_s_|sal1|q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[0] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [0] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[0]~6_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [0]))

	.dataa(\cpu_|e_s_|mux_salida|d1 [0]),
	.datab(vcc),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[0]~6_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [0]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[0] .lut_mask = 16'hFA0A;
defparam \cpu_|e_s_|mux_salida|d1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N6
cycloneii_lcell_comb \cpu_|uc_|rwe2~0 (
// Equation(s):
// \cpu_|uc_|rwe2~0_combout  = (\cpu_|uc_|rwe1~3_combout  & ((\cpu_|microc_|memoria_|mem~17_combout  & ((!\cpu_|microc_|memoria_|mem~9_combout ) # (!\cpu_|microc_|memoria_|mem~21_combout ))) # (!\cpu_|microc_|memoria_|mem~17_combout  & 
// (!\cpu_|microc_|memoria_|mem~21_combout  & !\cpu_|microc_|memoria_|mem~9_combout ))))

	.dataa(\cpu_|microc_|memoria_|mem~17_combout ),
	.datab(\cpu_|microc_|memoria_|mem~21_combout ),
	.datac(\cpu_|uc_|rwe1~3_combout ),
	.datad(\cpu_|microc_|memoria_|mem~9_combout ),
	.cin(gnd),
	.combout(\cpu_|uc_|rwe2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|uc_|rwe2~0 .lut_mask = 16'h20B0;
defparam \cpu_|uc_|rwe2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \cpu_|uc_|rwe2~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\cpu_|uc_|rwe2~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu_|uc_|rwe2~0clkctrl_outclk ));
// synopsys translate_off
defparam \cpu_|uc_|rwe2~0clkctrl .clock_type = "global clock";
defparam \cpu_|uc_|rwe2~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N0
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[0] (
// Equation(s):
// \cpu_|e_s_|sal2|q [0] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d1 [0]))) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|sal2|q [0]))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|sal2|q [0]),
	.datac(\cpu_|e_s_|mux_salida|d1 [0]),
	.datad(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [0]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[0] .lut_mask = 16'hA088;
defparam \cpu_|e_s_|sal2|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N22
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[1] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [1] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[1]~12_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [1]))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d1 [1]),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [1]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[1] .lut_mask = 16'hFC0C;
defparam \cpu_|e_s_|mux_salida|d1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N4
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[1] (
// Equation(s):
// \cpu_|e_s_|sal2|q [1] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [1])) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|sal2|q [1])))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|mux_salida|d1 [1]),
	.datac(\cpu_|e_s_|sal2|q [1]),
	.datad(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [1]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[1] .lut_mask = 16'h88A0;
defparam \cpu_|e_s_|sal2|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N14
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[2] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [2] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[2]~13_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [2]))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d1 [2]),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[2]~13_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [2]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[2] .lut_mask = 16'hFC0C;
defparam \cpu_|e_s_|mux_salida|d1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N22
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[2] (
// Equation(s):
// \cpu_|e_s_|sal2|q [2] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|d1 [2]))) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|sal2|q [2]))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|sal2|q [2]),
	.datac(\cpu_|e_s_|mux_salida|d1 [2]),
	.datad(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [2]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[2] .lut_mask = 16'hA088;
defparam \cpu_|e_s_|sal2|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N4
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[3] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [3] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[3]~7_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [3]))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d1 [3]),
	.datac(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.datad(\cpu_|e_s_|mux_salida|aux[3]~7_combout ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [3]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[3] .lut_mask = 16'hFC0C;
defparam \cpu_|e_s_|mux_salida|d1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N12
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[3] (
// Equation(s):
// \cpu_|e_s_|sal2|q [3] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [3])) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|sal2|q [3])))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|mux_salida|d1 [3]),
	.datac(\cpu_|e_s_|sal2|q [3]),
	.datad(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [3]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[3] .lut_mask = 16'h88A0;
defparam \cpu_|e_s_|sal2|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N22
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[4] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [4] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[4]~8_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [4]))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d1 [4]),
	.datac(\cpu_|e_s_|mux_salida|aux[4]~8_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [4]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[4] .lut_mask = 16'hF0CC;
defparam \cpu_|e_s_|mux_salida|d1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N26
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[4] (
// Equation(s):
// \cpu_|e_s_|sal2|q [4] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [4])) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|sal2|q [4])))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|mux_salida|d1 [4]),
	.datac(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.datad(\cpu_|e_s_|sal2|q [4]),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [4]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[4] .lut_mask = 16'h8A80;
defparam \cpu_|e_s_|sal2|q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N0
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[5] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [5] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[5]~9_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [5]))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d1 [5]),
	.datac(\cpu_|e_s_|mux_salida|aux[5]~9_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [5]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[5] .lut_mask = 16'hF0CC;
defparam \cpu_|e_s_|mux_salida|d1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N8
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[5] (
// Equation(s):
// \cpu_|e_s_|sal2|q [5] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [5])) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|sal2|q [5])))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|mux_salida|d1 [5]),
	.datac(\cpu_|e_s_|sal2|q [5]),
	.datad(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [5]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[5] .lut_mask = 16'h88A0;
defparam \cpu_|e_s_|sal2|q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N18
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[6] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [6] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[6]~10_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [6]))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d1 [6]),
	.datac(\cpu_|e_s_|mux_salida|aux[6]~10_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [6]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[6] .lut_mask = 16'hF0CC;
defparam \cpu_|e_s_|mux_salida|d1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N4
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[6] (
// Equation(s):
// \cpu_|e_s_|sal2|q [6] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [6])) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|sal2|q [6])))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|mux_salida|d1 [6]),
	.datac(\cpu_|e_s_|sal2|q [6]),
	.datad(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [6]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[6] .lut_mask = 16'h88A0;
defparam \cpu_|e_s_|sal2|q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N22
cycloneii_lcell_comb \cpu_|e_s_|mux_salida|d1[7] (
// Equation(s):
// \cpu_|e_s_|mux_salida|d1 [7] = (GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & ((\cpu_|e_s_|mux_salida|aux[7]~11_combout ))) # (!GLOBAL(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [7]))

	.dataa(vcc),
	.datab(\cpu_|e_s_|mux_salida|d1 [7]),
	.datac(\cpu_|e_s_|mux_salida|aux[7]~11_combout ),
	.datad(\cpu_|microc_|memoria_|mem~17clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|mux_salida|d1 [7]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|mux_salida|d1[7] .lut_mask = 16'hF0CC;
defparam \cpu_|e_s_|mux_salida|d1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N4
cycloneii_lcell_comb \cpu_|e_s_|sal2|q[7] (
// Equation(s):
// \cpu_|e_s_|sal2|q [7] = (\reset~combout  & ((GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & (\cpu_|e_s_|mux_salida|d1 [7])) # (!GLOBAL(\cpu_|uc_|rwe2~0clkctrl_outclk ) & ((\cpu_|e_s_|sal2|q [7])))))

	.dataa(\reset~combout ),
	.datab(\cpu_|e_s_|mux_salida|d1 [7]),
	.datac(\cpu_|e_s_|sal2|q [7]),
	.datad(\cpu_|uc_|rwe2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu_|e_s_|sal2|q [7]),
	.cout());
// synopsys translate_off
defparam \cpu_|e_s_|sal2|q[7] .lut_mask = 16'h88A0;
defparam \cpu_|e_s_|sal2|q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N16
cycloneii_lcell_comb \cpu_|microc_|alu_|WideOr0~0 (
// Equation(s):
// \cpu_|microc_|alu_|WideOr0~0_combout  = (\cpu_|microc_|alu_|Mux3~1_combout ) # ((\cpu_|microc_|alu_|Mux0~3_combout ) # ((\cpu_|microc_|alu_|Mux4~1_combout ) # (\cpu_|microc_|alu_|Mux1~4_combout )))

	.dataa(\cpu_|microc_|alu_|Mux3~1_combout ),
	.datab(\cpu_|microc_|alu_|Mux0~3_combout ),
	.datac(\cpu_|microc_|alu_|Mux4~1_combout ),
	.datad(\cpu_|microc_|alu_|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \cpu_|microc_|alu_|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N24
cycloneii_lcell_comb \cpu_|microc_|alu_|WideOr0 (
// Equation(s):
// \cpu_|microc_|alu_|WideOr0~combout  = (!\cpu_|microc_|alu_|WideOr0~1_combout  & (!\cpu_|microc_|alu_|Mux7~2_combout  & (!\cpu_|microc_|alu_|WideOr0~0_combout  & !\cpu_|microc_|alu_|Mux2~1_combout )))

	.dataa(\cpu_|microc_|alu_|WideOr0~1_combout ),
	.datab(\cpu_|microc_|alu_|Mux7~2_combout ),
	.datac(\cpu_|microc_|alu_|WideOr0~0_combout ),
	.datad(\cpu_|microc_|alu_|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu_|microc_|alu_|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_|microc_|alu_|WideOr0 .lut_mask = 16'h0001;
defparam \cpu_|microc_|alu_|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N25
cycloneii_lcell_ff \cpu_|microc_|ffzero|q[0] (
	.clk(\clk~combout ),
	.datain(\cpu_|microc_|alu_|WideOr0~combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_|microc_|ffzero|q [0]));

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \VGA_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\VGA_CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLOCK));
// synopsys translate_off
defparam \VGA_CLOCK~I .input_async_reset = "none";
defparam \VGA_CLOCK~I .input_power_up = "low";
defparam \VGA_CLOCK~I .input_register_mode = "none";
defparam \VGA_CLOCK~I .input_sync_reset = "none";
defparam \VGA_CLOCK~I .oe_async_reset = "none";
defparam \VGA_CLOCK~I .oe_power_up = "low";
defparam \VGA_CLOCK~I .oe_register_mode = "none";
defparam \VGA_CLOCK~I .oe_sync_reset = "none";
defparam \VGA_CLOCK~I .operation_mode = "input";
defparam \VGA_CLOCK~I .output_async_reset = "none";
defparam \VGA_CLOCK~I .output_power_up = "low";
defparam \VGA_CLOCK~I .output_register_mode = "none";
defparam \VGA_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \vga_|VGA_ADAPTER|mypll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\VGA_CLOCK~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .bandwidth = 0;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .bandwidth_type = "low";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c0_high = 16;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c0_initial = 1;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c0_low = 16;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c0_mode = "even";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c0_ph = 0;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c1_ph = 0;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .c2_ph = 0;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .charge_pump_current = 80;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .compensate_clock = "clk0";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .gate_lock_counter = 0;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .gate_lock_signal = "no";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .loop_filter_c = 3;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .m = 16;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .m_initial = 1;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .m_ph = 0;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .n = 1;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .operation_mode = "normal";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .pfd_max = 100000;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .pfd_min = 2484;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .pll_compensation_delay = 4185;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .simulation_type = "timing";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .vco_center = 1333;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .vco_max = 2000;
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \VGA_CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\VGA_CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA_CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA_CLOCK~clkctrl .clock_type = "global clock";
defparam \VGA_CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~2_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [1] & (!\vga_|VGA_ADAPTER|controller|Add0~1 )) # (!\vga_|VGA_ADAPTER|controller|xCounter [1] & ((\vga_|VGA_ADAPTER|controller|Add0~1 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add0~3  = CARRY((!\vga_|VGA_ADAPTER|controller|Add0~1 ) # (!\vga_|VGA_ADAPTER|controller|xCounter [1]))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~1 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~2_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~3 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_|VGA_ADAPTER|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y14_N15
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[1] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [1]));

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~4 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~4_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [2] & (\vga_|VGA_ADAPTER|controller|Add0~3  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|xCounter [2] & (!\vga_|VGA_ADAPTER|controller|Add0~3  & VCC))
// \vga_|VGA_ADAPTER|controller|Add0~5  = CARRY((\vga_|VGA_ADAPTER|controller|xCounter [2] & !\vga_|VGA_ADAPTER|controller|Add0~3 ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~3 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~4_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~5 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_|VGA_ADAPTER|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y14_N17
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[2] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [2]));

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~6 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~6_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [3] & (!\vga_|VGA_ADAPTER|controller|Add0~5 )) # (!\vga_|VGA_ADAPTER|controller|xCounter [3] & ((\vga_|VGA_ADAPTER|controller|Add0~5 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add0~7  = CARRY((!\vga_|VGA_ADAPTER|controller|Add0~5 ) # (!\vga_|VGA_ADAPTER|controller|xCounter [3]))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~5 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~6_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~7 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_|VGA_ADAPTER|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~8 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~8_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [4] & (\vga_|VGA_ADAPTER|controller|Add0~7  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|xCounter [4] & (!\vga_|VGA_ADAPTER|controller|Add0~7  & VCC))
// \vga_|VGA_ADAPTER|controller|Add0~9  = CARRY((\vga_|VGA_ADAPTER|controller|xCounter [4] & !\vga_|VGA_ADAPTER|controller|Add0~7 ))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~7 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~8_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~9 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \vga_|VGA_ADAPTER|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~10 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~10_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [5] & (!\vga_|VGA_ADAPTER|controller|Add0~9 )) # (!\vga_|VGA_ADAPTER|controller|xCounter [5] & ((\vga_|VGA_ADAPTER|controller|Add0~9 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add0~11  = CARRY((!\vga_|VGA_ADAPTER|controller|Add0~9 ) # (!\vga_|VGA_ADAPTER|controller|xCounter [5]))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~9 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~10_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~11 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_|VGA_ADAPTER|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~12 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~12_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [6] & (\vga_|VGA_ADAPTER|controller|Add0~11  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|xCounter [6] & (!\vga_|VGA_ADAPTER|controller|Add0~11  & VCC))
// \vga_|VGA_ADAPTER|controller|Add0~13  = CARRY((\vga_|VGA_ADAPTER|controller|xCounter [6] & !\vga_|VGA_ADAPTER|controller|Add0~11 ))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~11 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~12_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~13 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_|VGA_ADAPTER|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~14 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~14_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [7] & (!\vga_|VGA_ADAPTER|controller|Add0~13 )) # (!\vga_|VGA_ADAPTER|controller|xCounter [7] & ((\vga_|VGA_ADAPTER|controller|Add0~13 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add0~15  = CARRY((!\vga_|VGA_ADAPTER|controller|Add0~13 ) # (!\vga_|VGA_ADAPTER|controller|xCounter [7]))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~13 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~14_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~15 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \vga_|VGA_ADAPTER|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~16 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~16_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [8] & (\vga_|VGA_ADAPTER|controller|Add0~15  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|xCounter [8] & (!\vga_|VGA_ADAPTER|controller|Add0~15  & VCC))
// \vga_|VGA_ADAPTER|controller|Add0~17  = CARRY((\vga_|VGA_ADAPTER|controller|xCounter [8] & !\vga_|VGA_ADAPTER|controller|Add0~15 ))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~15 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~16_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add0~17 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \vga_|VGA_ADAPTER|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|xCounter~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|xCounter~1_combout  = (\vga_|VGA_ADAPTER|controller|Add0~16_combout  & !\vga_|VGA_ADAPTER|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|Add0~16_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|xCounter~1 .lut_mask = 16'h0C0C;
defparam \vga_|VGA_ADAPTER|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N29
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[8] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|xCounter~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [8]));

// Location: LCFF_X19_Y14_N25
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[6] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [6]));

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add0~18 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add0~18_combout  = \vga_|VGA_ADAPTER|controller|xCounter [9] $ (\vga_|VGA_ADAPTER|controller|Add0~17 )

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add0~17 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \vga_|VGA_ADAPTER|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|xCounter~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|xCounter~0_combout  = (\vga_|VGA_ADAPTER|controller|Add0~18_combout  & !\vga_|VGA_ADAPTER|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|Add0~18_combout ),
	.datac(vcc),
	.datad(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|xCounter~0 .lut_mask = 16'h00CC;
defparam \vga_|VGA_ADAPTER|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N5
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[9] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|xCounter~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [9]));

// Location: LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Equal0~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Equal0~0_combout  = (!\vga_|VGA_ADAPTER|controller|xCounter [5] & (\vga_|VGA_ADAPTER|controller|xCounter [8] & (!\vga_|VGA_ADAPTER|controller|xCounter [6] & \vga_|VGA_ADAPTER|controller|xCounter [9])))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [5]),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [8]),
	.datac(\vga_|VGA_ADAPTER|controller|xCounter [6]),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [9]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Equal0~0 .lut_mask = 16'h0400;
defparam \vga_|VGA_ADAPTER|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N21
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[4] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [4]));

// Location: LCFF_X19_Y14_N19
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[3] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [3]));

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Equal0~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Equal0~1_combout  = (!\vga_|VGA_ADAPTER|controller|xCounter [7] & (\vga_|VGA_ADAPTER|controller|xCounter [2] & (\vga_|VGA_ADAPTER|controller|xCounter [4] & \vga_|VGA_ADAPTER|controller|xCounter [3])))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [7]),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [2]),
	.datac(\vga_|VGA_ADAPTER|controller|xCounter [4]),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [3]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Equal0~1 .lut_mask = 16'h4000;
defparam \vga_|VGA_ADAPTER|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Equal0~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Equal0~2_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [0] & (\vga_|VGA_ADAPTER|controller|Equal0~0_combout  & (\vga_|VGA_ADAPTER|controller|xCounter [1] & \vga_|VGA_ADAPTER|controller|Equal0~1_combout )))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [0]),
	.datab(\vga_|VGA_ADAPTER|controller|Equal0~0_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|xCounter [1]),
	.datad(\vga_|VGA_ADAPTER|controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \vga_|VGA_ADAPTER|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[7]~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[7]~1_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~14_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [7]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Add1~14_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [7]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[7]~1 .lut_mask = 16'h30B8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N7
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[7] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [7]));

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|always1~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|always1~1_combout  = (!\vga_|VGA_ADAPTER|controller|yCounter [8] & (!\vga_|VGA_ADAPTER|controller|yCounter [1] & (!\vga_|VGA_ADAPTER|controller|yCounter [7] & !\vga_|VGA_ADAPTER|controller|yCounter [0])))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [8]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [1]),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [7]),
	.datad(\vga_|VGA_ADAPTER|controller|yCounter [0]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|always1~1 .lut_mask = 16'h0001;
defparam \vga_|VGA_ADAPTER|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~16 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~16_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [8] & (\vga_|VGA_ADAPTER|controller|Add1~15  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|yCounter [8] & (!\vga_|VGA_ADAPTER|controller|Add1~15  & VCC))
// \vga_|VGA_ADAPTER|controller|Add1~17  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [8] & !\vga_|VGA_ADAPTER|controller|Add1~15 ))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~15 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~16_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~17 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_|VGA_ADAPTER|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~18 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~18_combout  = \vga_|VGA_ADAPTER|controller|Add1~17  $ (\vga_|VGA_ADAPTER|controller|yCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_|VGA_ADAPTER|controller|yCounter [9]),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~17 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_|VGA_ADAPTER|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[9]~4 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[9]~4_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~18_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [9]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Add1~18_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [9]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[9]~4 .lut_mask = 16'h50D8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N29
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[9] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[9]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [9]));

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[2]~7 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[2]~7_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~4_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [2]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Add1~4_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [2]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[2]~7 .lut_mask = 16'h30B8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[2] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[2]~7_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [2]));

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|always1~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|always1~0_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [3] & (!\vga_|VGA_ADAPTER|controller|yCounter [4] & (\vga_|VGA_ADAPTER|controller|yCounter [9] & \vga_|VGA_ADAPTER|controller|yCounter [2])))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [3]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [4]),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [9]),
	.datad(\vga_|VGA_ADAPTER|controller|yCounter [2]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|always1~0 .lut_mask = 16'h2000;
defparam \vga_|VGA_ADAPTER|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|always1~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|always1~2_combout  = (!\vga_|VGA_ADAPTER|controller|yCounter [5] & (\vga_|VGA_ADAPTER|controller|always1~1_combout  & (!\vga_|VGA_ADAPTER|controller|yCounter [6] & \vga_|VGA_ADAPTER|controller|always1~0_combout )))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [5]),
	.datab(\vga_|VGA_ADAPTER|controller|always1~1_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [6]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|always1~2 .lut_mask = 16'h0400;
defparam \vga_|VGA_ADAPTER|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~0_combout  = \vga_|VGA_ADAPTER|controller|yCounter [0] $ (VCC)
// \vga_|VGA_ADAPTER|controller|Add1~1  = CARRY(\vga_|VGA_ADAPTER|controller|yCounter [0])

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~0_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~1 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_|VGA_ADAPTER|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[0]~9 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[0]~9_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (!\vga_|VGA_ADAPTER|controller|always1~2_combout  & ((\vga_|VGA_ADAPTER|controller|Add1~0_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [0]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [0]),
	.datad(\vga_|VGA_ADAPTER|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[0]~9 .lut_mask = 16'h7250;
defparam \vga_|VGA_ADAPTER|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N1
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[0] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[0]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [0]));

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~2_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [1] & (!\vga_|VGA_ADAPTER|controller|Add1~1 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [1] & ((\vga_|VGA_ADAPTER|controller|Add1~1 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add1~3  = CARRY((!\vga_|VGA_ADAPTER|controller|Add1~1 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [1]))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~1 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~2_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~3 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_|VGA_ADAPTER|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[1]~8 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[1]~8_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~2_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [1]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Add1~2_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [1]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[1]~8 .lut_mask = 16'h50D8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N31
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[1] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[1]~8_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [1]));

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~6 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~6_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [3] & (!\vga_|VGA_ADAPTER|controller|Add1~5 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [3] & ((\vga_|VGA_ADAPTER|controller|Add1~5 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|Add1~7  = CARRY((!\vga_|VGA_ADAPTER|controller|Add1~5 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [3]))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~5 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~6_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~7 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_|VGA_ADAPTER|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[3]~6 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[3]~6_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~6_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [3]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Add1~6_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [3]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[3]~6 .lut_mask = 16'h50D8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N1
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[3] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[3]~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [3]));

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~8 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~8_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [4] & (\vga_|VGA_ADAPTER|controller|Add1~7  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|yCounter [4] & (!\vga_|VGA_ADAPTER|controller|Add1~7  & VCC))
// \vga_|VGA_ADAPTER|controller|Add1~9  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [4] & !\vga_|VGA_ADAPTER|controller|Add1~7 ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~7 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~8_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~9 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_|VGA_ADAPTER|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[4]~5 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[4]~5_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~8_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [4]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Add1~8_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [4]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[4]~5 .lut_mask = 16'h50D8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N3
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[4] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [4]));

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|Add1~12 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|Add1~12_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [6] & (\vga_|VGA_ADAPTER|controller|Add1~11  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|yCounter [6] & (!\vga_|VGA_ADAPTER|controller|Add1~11  & VCC))
// \vga_|VGA_ADAPTER|controller|Add1~13  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [6] & !\vga_|VGA_ADAPTER|controller|Add1~11 ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|Add1~11 ),
	.combout(\vga_|VGA_ADAPTER|controller|Add1~12_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|Add1~13 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_|VGA_ADAPTER|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[6]~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[6]~2_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~12_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [6]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Add1~12_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [6]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[6]~2 .lut_mask = 16'h50D8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[6] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[6]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [6]));

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|yCounter[8]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|yCounter[8]~0_combout  = (\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (\vga_|VGA_ADAPTER|controller|Add1~16_combout  & ((!\vga_|VGA_ADAPTER|controller|always1~2_combout )))) # 
// (!\vga_|VGA_ADAPTER|controller|Equal0~2_combout  & (((\vga_|VGA_ADAPTER|controller|yCounter [8]))))

	.dataa(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|Add1~16_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [8]),
	.datad(\vga_|VGA_ADAPTER|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|yCounter[8]~0 .lut_mask = 16'h50D8;
defparam \vga_|VGA_ADAPTER|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|yCounter[8] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|yCounter[8]~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|yCounter [8]));

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~0_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [2] & (\vga_|VGA_ADAPTER|controller|yCounter [4] $ (VCC))) # (!\vga_|VGA_ADAPTER|controller|yCounter [2] & (\vga_|VGA_ADAPTER|controller|yCounter 
// [4] & VCC))
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~1  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [2] & \vga_|VGA_ADAPTER|controller|yCounter [4]))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [2]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~0_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~2_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [5] & ((\vga_|VGA_ADAPTER|controller|yCounter [3] & (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1  & VCC)) # 
// (!\vga_|VGA_ADAPTER|controller|yCounter [3] & (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 )))) # (!\vga_|VGA_ADAPTER|controller|yCounter [5] & ((\vga_|VGA_ADAPTER|controller|yCounter [3] & 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [3] & ((\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 ) # (GND)))))
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~3  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [5] & (!\vga_|VGA_ADAPTER|controller|yCounter [3] & !\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 )) # 
// (!\vga_|VGA_ADAPTER|controller|yCounter [5] & ((!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [3]))))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [5]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~1 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~2_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~6 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~6_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [5] & ((\vga_|VGA_ADAPTER|controller|yCounter [7] & (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5  & VCC)) # 
// (!\vga_|VGA_ADAPTER|controller|yCounter [7] & (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 )))) # (!\vga_|VGA_ADAPTER|controller|yCounter [5] & ((\vga_|VGA_ADAPTER|controller|yCounter [7] & 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [7] & ((\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 ) # (GND)))))
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~7  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [5] & (!\vga_|VGA_ADAPTER|controller|yCounter [7] & !\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 )) # 
// (!\vga_|VGA_ADAPTER|controller|yCounter [5] & ((!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [7]))))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [5]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~5 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~6_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~8 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~8_combout  = ((\vga_|VGA_ADAPTER|controller|yCounter [6] $ (\vga_|VGA_ADAPTER|controller|yCounter [8] $ (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~7 )))) # (GND)
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~9  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [6] & ((\vga_|VGA_ADAPTER|controller|yCounter [8]) # (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~7 ))) # 
// (!\vga_|VGA_ADAPTER|controller|yCounter [6] & (\vga_|VGA_ADAPTER|controller|yCounter [8] & !\vga_|VGA_ADAPTER|controller|controller_translator|Add0~7 )))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [6]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~7 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~8_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [7] & (\vga_|VGA_ADAPTER|controller|yCounter [2] $ (VCC))) # (!\vga_|VGA_ADAPTER|controller|xCounter [7] & 
// (\vga_|VGA_ADAPTER|controller|yCounter [2] & VCC))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1  = CARRY((\vga_|VGA_ADAPTER|controller|xCounter [7] & \vga_|VGA_ADAPTER|controller|yCounter [2]))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [7]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [8] & ((\vga_|VGA_ADAPTER|controller|yCounter [3] & (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1  & VCC)) # 
// (!\vga_|VGA_ADAPTER|controller|yCounter [3] & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 )))) # (!\vga_|VGA_ADAPTER|controller|xCounter [8] & ((\vga_|VGA_ADAPTER|controller|yCounter [3] & 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 )) # (!\vga_|VGA_ADAPTER|controller|yCounter [3] & ((\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~3  = CARRY((\vga_|VGA_ADAPTER|controller|xCounter [8] & (!\vga_|VGA_ADAPTER|controller|yCounter [3] & !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 )) # 
// (!\vga_|VGA_ADAPTER|controller|xCounter [8] & ((!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 ) # (!\vga_|VGA_ADAPTER|controller|yCounter [3]))))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [8]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~1 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout  = ((\vga_|VGA_ADAPTER|controller|xCounter [9] $ (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~0_combout  $ 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~5  = CARRY((\vga_|VGA_ADAPTER|controller|xCounter [9] & ((\vga_|VGA_ADAPTER|controller|controller_translator|Add0~0_combout ) # 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~3 ))) # (!\vga_|VGA_ADAPTER|controller|xCounter [9] & (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~0_combout  & 
// !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [9]),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~3 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout  = (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~2_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~5 )) # 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~2_combout  & ((\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~7  = CARRY((!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~5 ) # (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~2_combout ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~5 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout  = (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~4_combout  & (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~7  $ (GND))) # 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~4_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~7  & VCC))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~9  = CARRY((\vga_|VGA_ADAPTER|controller|controller_translator|Add0~4_combout  & !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~7 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout  = (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~6_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~9 )) # 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~6_combout  & ((\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~11  = CARRY((!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~9 ) # (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~9 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout  = (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~8_combout  & (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~11  $ (GND))) # 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~8_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~11  & VCC))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~13  = CARRY((\vga_|VGA_ADAPTER|controller|controller_translator|Add0~8_combout  & !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~11 ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~11 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout  = (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~10_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~13 )) # 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~10_combout  & ((\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~15  = CARRY((!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~13 ) # (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~10_combout ))

	.dataa(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~13 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~12 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~12_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [8] & (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~11  $ (GND))) # (!\vga_|VGA_ADAPTER|controller|yCounter [8] & 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~11  & VCC))
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~13  = CARRY((\vga_|VGA_ADAPTER|controller|yCounter [8] & !\vga_|VGA_ADAPTER|controller|controller_translator|Add0~11 ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~11 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~12_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout  = (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~12_combout  & (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~15  $ (GND))) # 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|Add0~12_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~15  & VCC))
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~17  = CARRY((\vga_|VGA_ADAPTER|controller|controller_translator|Add0~12_combout  & !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~15 ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~15 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|Add0~14 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|Add0~14_combout  = \vga_|VGA_ADAPTER|controller|controller_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~13 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout  = \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~17  $ (\vga_|VGA_ADAPTER|controller|controller_translator|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_|VGA_ADAPTER|controller|controller_translator|Add0~14_combout ),
	.cin(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~17 ),
	.combout(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3] = (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout  & 
// !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .lut_mask = 16'h0003;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|xCounter~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|xCounter~2_combout  = (\vga_|VGA_ADAPTER|controller|Add0~10_combout  & !\vga_|VGA_ADAPTER|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|Add0~10_combout ),
	.datac(vcc),
	.datad(\vga_|VGA_ADAPTER|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|xCounter~2 .lut_mask = 16'h00CC;
defparam \vga_|VGA_ADAPTER|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N7
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[5] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|xCounter~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [5]));

// Location: LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y16
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h0000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100FFFFFFF800000000000000000000007FFFFFFF000000000580059600015800F3318FD980000000000000000640065900016401FB318FD980000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h4400451000144019BF180DF80000000000000000780045E0001780199F187CF800000000000000004400651000144019B3187D980000000000000000380058E000138019B3180D980000000000000000000040000010001FBF7EFDF80000000000000000000040000010000F1F7EFCF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3] = (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout  & (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout  & 
// !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .lut_mask = 16'h000C;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y10
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init1 = 2048'h00000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init0 = 2048'h00000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000;
// synopsys translate_on

// Location: LCFF_X20_Y14_N7
cycloneii_lcell_ff \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]));

// Location: LCFF_X19_Y14_N23
cycloneii_lcell_ff \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]));

// Location: LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  = (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & 
// (((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ) # (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a 
// [0] & (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  & ((!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .lut_mask = 16'hAAE4;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3] = (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout  & (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout  & 
// !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .lut_mask = 16'h0030;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y13
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h00000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h08000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout  = (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & 
// ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ) # ((!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & (((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  & 
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.datab(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .lut_mask = 16'hB8CC;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N27
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|xCounter[7] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|xCounter [7]));

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|on_screen~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|on_screen~2_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [8] & (((\vga_|VGA_ADAPTER|controller|xCounter [9])))) # (!\vga_|VGA_ADAPTER|controller|xCounter [8] & ((\vga_|VGA_ADAPTER|controller|on_screen~1_combout  & 
// (!\vga_|VGA_ADAPTER|controller|xCounter [7] & !\vga_|VGA_ADAPTER|controller|xCounter [9])) # (!\vga_|VGA_ADAPTER|controller|on_screen~1_combout  & (\vga_|VGA_ADAPTER|controller|xCounter [7] & \vga_|VGA_ADAPTER|controller|xCounter [9]))))

	.dataa(\vga_|VGA_ADAPTER|controller|on_screen~1_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [8]),
	.datac(\vga_|VGA_ADAPTER|controller|xCounter [7]),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [9]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|on_screen~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|on_screen~2 .lut_mask = 16'hDC02;
defparam \vga_|VGA_ADAPTER|controller|on_screen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_VS1~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_VS1~0_combout  = (\vga_|VGA_ADAPTER|controller|yCounter [5] & (\vga_|VGA_ADAPTER|controller|yCounter [6] & (\vga_|VGA_ADAPTER|controller|yCounter [7] & \vga_|VGA_ADAPTER|controller|yCounter [8])))

	.dataa(\vga_|VGA_ADAPTER|controller|yCounter [5]),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [6]),
	.datac(\vga_|VGA_ADAPTER|controller|yCounter [7]),
	.datad(\vga_|VGA_ADAPTER|controller|yCounter [8]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_VS1~0 .lut_mask = 16'h8000;
defparam \vga_|VGA_ADAPTER|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|on_screen~3 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|on_screen~3_combout  = (!\vga_|VGA_ADAPTER|controller|on_screen~2_combout  & (!\vga_|VGA_ADAPTER|controller|VGA_VS1~0_combout  & !\vga_|VGA_ADAPTER|controller|yCounter [9]))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|on_screen~2_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|VGA_VS1~0_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|yCounter [9]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|on_screen~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|on_screen~3 .lut_mask = 16'h0003;
defparam \vga_|VGA_ADAPTER|controller|on_screen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout  = (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout  & 
// (!\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout  & \vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .lut_mask = 16'h0300;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y15
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 2;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000;
// synopsys translate_on

// Location: LCFF_X20_Y14_N9
cycloneii_lcell_ff \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]));

// Location: LCFF_X19_Y14_N29
cycloneii_lcell_ff \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]));

// Location: LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_R[0]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_R[0]~0_combout  = (\vga_|VGA_ADAPTER|controller|on_screen~3_combout  & ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & 
// ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ))) # (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & 
// (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|on_screen~3_combout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_R[0]~0 .lut_mask = 16'hC088;
defparam \vga_|VGA_ADAPTER|controller|VGA_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y12
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3] = (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout  & (\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout  & 
// !\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .lut_mask = 16'h00C0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y11
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init1 = 2048'h00000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init0 = 2048'h00000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000;
// synopsys translate_on

// Location: M4K_X17_Y14
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init1 = 2048'h00000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init0 = 2048'h08000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X20_Y14_N15
cycloneii_lcell_ff \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[12]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]));

// Location: LCFF_X19_Y14_N31
cycloneii_lcell_ff \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]));

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  = (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a 
// [1])))) # (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ))) # (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.datab(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .lut_mask = 16'hFC0A;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  = (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & 
// ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ))) # 
// (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout )))) # 
// (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .lut_mask = 16'hF588;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y16
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_G[0]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_G[0]~0_combout  = (\vga_|VGA_ADAPTER|controller|on_screen~3_combout  & ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & 
// ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ))) # (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & 
// (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|on_screen~3_combout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_G[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_G[0]~0 .lut_mask = 16'hC088;
defparam \vga_|VGA_ADAPTER|controller|VGA_G[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y14
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y11
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 2048'h00000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h00000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  = (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & 
// (((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ) # (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a 
// [0] & (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datab(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .lut_mask = 16'hF0CA;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y13
cycloneii_ram_block \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\VGA_CLOCK~clkctrl_outclk ),
	.ena0(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[11]~12_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[10]~10_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[9]~8_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[8]~6_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[7]~4_combout ,\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[6]~2_combout ,
\vga_|VGA_ADAPTER|controller|controller_translator|mem_address[5]~0_combout ,\vga_|VGA_ADAPTER|controller|xCounter [6],\vga_|VGA_ADAPTER|controller|xCounter [5],\vga_|VGA_ADAPTER|controller|xCounter [4],\vga_|VGA_ADAPTER|controller|xCounter [3],
\vga_|VGA_ADAPTER|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({vcc,vcc,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file = "background.mif";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "clock0";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_disable_ce_on_output_registers = "on";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 19200;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 3;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h08000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000000000100800000000000000000000000000000000000010080000000000000000000000000000000000001008000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout  = (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & 
// ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ) # ((!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & (((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  & 
// \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.datab(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .lut_mask = 16'hB8CC;
defparam \vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_B[0]~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_B[0]~0_combout  = (\vga_|VGA_ADAPTER|controller|on_screen~3_combout  & ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & 
// (\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout )) # (!\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & 
// ((\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout )))))

	.dataa(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datab(\vga_|VGA_ADAPTER|controller|on_screen~3_combout ),
	.datac(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.datad(\vga_|VGA_ADAPTER|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_B[0]~0 .lut_mask = 16'h88C0;
defparam \vga_|VGA_ADAPTER|controller|VGA_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_VS1~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_VS1~2_combout  = (\vga_|VGA_ADAPTER|controller|VGA_VS1~1_combout ) # ((\vga_|VGA_ADAPTER|controller|yCounter [0] $ (!\vga_|VGA_ADAPTER|controller|yCounter [1])) # (!\vga_|VGA_ADAPTER|controller|VGA_VS1~0_combout ))

	.dataa(\vga_|VGA_ADAPTER|controller|VGA_VS1~1_combout ),
	.datab(\vga_|VGA_ADAPTER|controller|yCounter [0]),
	.datac(\vga_|VGA_ADAPTER|controller|VGA_VS1~0_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|yCounter [1]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_VS1~2 .lut_mask = 16'hEFBF;
defparam \vga_|VGA_ADAPTER|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N23
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|VGA_VS1 (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|VGA_VS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|VGA_VS1~regout ));

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_VS~feeder (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_VS~feeder_combout  = \vga_|VGA_ADAPTER|controller|VGA_VS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_|VGA_ADAPTER|controller|VGA_VS1~regout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \vga_|VGA_ADAPTER|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N1
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|VGA_VS (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|VGA_VS~regout ));

// Location: LCCOMB_X19_Y14_N10
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_HS1~0 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_HS1~0_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [0]) # ((\vga_|VGA_ADAPTER|controller|xCounter [1]) # ((\vga_|VGA_ADAPTER|controller|xCounter [3]) # (\vga_|VGA_ADAPTER|controller|xCounter [2])))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [0]),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [1]),
	.datac(\vga_|VGA_ADAPTER|controller|xCounter [3]),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [2]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_HS1~0 .lut_mask = 16'hFFFE;
defparam \vga_|VGA_ADAPTER|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_HS1~1 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_HS1~1_combout  = (\vga_|VGA_ADAPTER|controller|xCounter [5] & (\vga_|VGA_ADAPTER|controller|xCounter [6] & (\vga_|VGA_ADAPTER|controller|VGA_HS1~0_combout  & \vga_|VGA_ADAPTER|controller|xCounter [4]))) # 
// (!\vga_|VGA_ADAPTER|controller|xCounter [5] & (!\vga_|VGA_ADAPTER|controller|xCounter [6] & ((!\vga_|VGA_ADAPTER|controller|xCounter [4]) # (!\vga_|VGA_ADAPTER|controller|VGA_HS1~0_combout ))))

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [5]),
	.datab(\vga_|VGA_ADAPTER|controller|xCounter [6]),
	.datac(\vga_|VGA_ADAPTER|controller|VGA_HS1~0_combout ),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [4]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_HS1~1 .lut_mask = 16'h8111;
defparam \vga_|VGA_ADAPTER|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_HS1~2 (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_HS1~2_combout  = ((\vga_|VGA_ADAPTER|controller|VGA_HS1~1_combout ) # ((\vga_|VGA_ADAPTER|controller|xCounter [8]) # (!\vga_|VGA_ADAPTER|controller|xCounter [7]))) # (!\vga_|VGA_ADAPTER|controller|xCounter [9])

	.dataa(\vga_|VGA_ADAPTER|controller|xCounter [9]),
	.datab(\vga_|VGA_ADAPTER|controller|VGA_HS1~1_combout ),
	.datac(\vga_|VGA_ADAPTER|controller|xCounter [7]),
	.datad(\vga_|VGA_ADAPTER|controller|xCounter [8]),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_HS1~2 .lut_mask = 16'hFFDF;
defparam \vga_|VGA_ADAPTER|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N15
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|VGA_HS1 (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|VGA_HS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|VGA_HS1~regout ));

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \vga_|VGA_ADAPTER|controller|VGA_HS~feeder (
// Equation(s):
// \vga_|VGA_ADAPTER|controller|VGA_HS~feeder_combout  = \vga_|VGA_ADAPTER|controller|VGA_HS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_|VGA_ADAPTER|controller|VGA_HS1~regout ),
	.cin(gnd),
	.combout(\vga_|VGA_ADAPTER|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_|VGA_ADAPTER|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \vga_|VGA_ADAPTER|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N1
cycloneii_lcell_ff \vga_|VGA_ADAPTER|controller|VGA_HS (
	.clk(\vga_|VGA_ADAPTER|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_|VGA_ADAPTER|controller|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_|VGA_ADAPTER|controller|VGA_HS~regout ));

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \vgae~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgae));
// synopsys translate_off
defparam \vgae~I .input_async_reset = "none";
defparam \vgae~I .input_power_up = "low";
defparam \vgae~I .input_register_mode = "none";
defparam \vgae~I .input_sync_reset = "none";
defparam \vgae~I .oe_async_reset = "none";
defparam \vgae~I .oe_power_up = "low";
defparam \vgae~I .oe_register_mode = "none";
defparam \vgae~I .oe_sync_reset = "none";
defparam \vgae~I .operation_mode = "input";
defparam \vgae~I .output_async_reset = "none";
defparam \vgae~I .output_power_up = "low";
defparam \vgae~I .output_register_mode = "none";
defparam \vgae~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[0]~I (
	.datain(\cpu_|e_s_|sal1|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[0]));
// synopsys translate_off
defparam \s1[0]~I .input_async_reset = "none";
defparam \s1[0]~I .input_power_up = "low";
defparam \s1[0]~I .input_register_mode = "none";
defparam \s1[0]~I .input_sync_reset = "none";
defparam \s1[0]~I .oe_async_reset = "none";
defparam \s1[0]~I .oe_power_up = "low";
defparam \s1[0]~I .oe_register_mode = "none";
defparam \s1[0]~I .oe_sync_reset = "none";
defparam \s1[0]~I .operation_mode = "output";
defparam \s1[0]~I .output_async_reset = "none";
defparam \s1[0]~I .output_power_up = "low";
defparam \s1[0]~I .output_register_mode = "none";
defparam \s1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[1]~I (
	.datain(\cpu_|e_s_|sal1|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[1]));
// synopsys translate_off
defparam \s1[1]~I .input_async_reset = "none";
defparam \s1[1]~I .input_power_up = "low";
defparam \s1[1]~I .input_register_mode = "none";
defparam \s1[1]~I .input_sync_reset = "none";
defparam \s1[1]~I .oe_async_reset = "none";
defparam \s1[1]~I .oe_power_up = "low";
defparam \s1[1]~I .oe_register_mode = "none";
defparam \s1[1]~I .oe_sync_reset = "none";
defparam \s1[1]~I .operation_mode = "output";
defparam \s1[1]~I .output_async_reset = "none";
defparam \s1[1]~I .output_power_up = "low";
defparam \s1[1]~I .output_register_mode = "none";
defparam \s1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[2]~I (
	.datain(\cpu_|e_s_|sal1|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[2]));
// synopsys translate_off
defparam \s1[2]~I .input_async_reset = "none";
defparam \s1[2]~I .input_power_up = "low";
defparam \s1[2]~I .input_register_mode = "none";
defparam \s1[2]~I .input_sync_reset = "none";
defparam \s1[2]~I .oe_async_reset = "none";
defparam \s1[2]~I .oe_power_up = "low";
defparam \s1[2]~I .oe_register_mode = "none";
defparam \s1[2]~I .oe_sync_reset = "none";
defparam \s1[2]~I .operation_mode = "output";
defparam \s1[2]~I .output_async_reset = "none";
defparam \s1[2]~I .output_power_up = "low";
defparam \s1[2]~I .output_register_mode = "none";
defparam \s1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[3]~I (
	.datain(\cpu_|e_s_|sal1|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[3]));
// synopsys translate_off
defparam \s1[3]~I .input_async_reset = "none";
defparam \s1[3]~I .input_power_up = "low";
defparam \s1[3]~I .input_register_mode = "none";
defparam \s1[3]~I .input_sync_reset = "none";
defparam \s1[3]~I .oe_async_reset = "none";
defparam \s1[3]~I .oe_power_up = "low";
defparam \s1[3]~I .oe_register_mode = "none";
defparam \s1[3]~I .oe_sync_reset = "none";
defparam \s1[3]~I .operation_mode = "output";
defparam \s1[3]~I .output_async_reset = "none";
defparam \s1[3]~I .output_power_up = "low";
defparam \s1[3]~I .output_register_mode = "none";
defparam \s1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[4]~I (
	.datain(\cpu_|e_s_|sal1|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[4]));
// synopsys translate_off
defparam \s1[4]~I .input_async_reset = "none";
defparam \s1[4]~I .input_power_up = "low";
defparam \s1[4]~I .input_register_mode = "none";
defparam \s1[4]~I .input_sync_reset = "none";
defparam \s1[4]~I .oe_async_reset = "none";
defparam \s1[4]~I .oe_power_up = "low";
defparam \s1[4]~I .oe_register_mode = "none";
defparam \s1[4]~I .oe_sync_reset = "none";
defparam \s1[4]~I .operation_mode = "output";
defparam \s1[4]~I .output_async_reset = "none";
defparam \s1[4]~I .output_power_up = "low";
defparam \s1[4]~I .output_register_mode = "none";
defparam \s1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[5]~I (
	.datain(\cpu_|e_s_|sal1|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[5]));
// synopsys translate_off
defparam \s1[5]~I .input_async_reset = "none";
defparam \s1[5]~I .input_power_up = "low";
defparam \s1[5]~I .input_register_mode = "none";
defparam \s1[5]~I .input_sync_reset = "none";
defparam \s1[5]~I .oe_async_reset = "none";
defparam \s1[5]~I .oe_power_up = "low";
defparam \s1[5]~I .oe_register_mode = "none";
defparam \s1[5]~I .oe_sync_reset = "none";
defparam \s1[5]~I .operation_mode = "output";
defparam \s1[5]~I .output_async_reset = "none";
defparam \s1[5]~I .output_power_up = "low";
defparam \s1[5]~I .output_register_mode = "none";
defparam \s1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[6]~I (
	.datain(\cpu_|e_s_|sal1|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[6]));
// synopsys translate_off
defparam \s1[6]~I .input_async_reset = "none";
defparam \s1[6]~I .input_power_up = "low";
defparam \s1[6]~I .input_register_mode = "none";
defparam \s1[6]~I .input_sync_reset = "none";
defparam \s1[6]~I .oe_async_reset = "none";
defparam \s1[6]~I .oe_power_up = "low";
defparam \s1[6]~I .oe_register_mode = "none";
defparam \s1[6]~I .oe_sync_reset = "none";
defparam \s1[6]~I .operation_mode = "output";
defparam \s1[6]~I .output_async_reset = "none";
defparam \s1[6]~I .output_power_up = "low";
defparam \s1[6]~I .output_register_mode = "none";
defparam \s1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[7]~I (
	.datain(\cpu_|e_s_|sal1|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[7]));
// synopsys translate_off
defparam \s1[7]~I .input_async_reset = "none";
defparam \s1[7]~I .input_power_up = "low";
defparam \s1[7]~I .input_register_mode = "none";
defparam \s1[7]~I .input_sync_reset = "none";
defparam \s1[7]~I .oe_async_reset = "none";
defparam \s1[7]~I .oe_power_up = "low";
defparam \s1[7]~I .oe_register_mode = "none";
defparam \s1[7]~I .oe_sync_reset = "none";
defparam \s1[7]~I .operation_mode = "output";
defparam \s1[7]~I .output_async_reset = "none";
defparam \s1[7]~I .output_power_up = "low";
defparam \s1[7]~I .output_register_mode = "none";
defparam \s1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[0]~I (
	.datain(\cpu_|e_s_|sal2|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[0]));
// synopsys translate_off
defparam \s2[0]~I .input_async_reset = "none";
defparam \s2[0]~I .input_power_up = "low";
defparam \s2[0]~I .input_register_mode = "none";
defparam \s2[0]~I .input_sync_reset = "none";
defparam \s2[0]~I .oe_async_reset = "none";
defparam \s2[0]~I .oe_power_up = "low";
defparam \s2[0]~I .oe_register_mode = "none";
defparam \s2[0]~I .oe_sync_reset = "none";
defparam \s2[0]~I .operation_mode = "output";
defparam \s2[0]~I .output_async_reset = "none";
defparam \s2[0]~I .output_power_up = "low";
defparam \s2[0]~I .output_register_mode = "none";
defparam \s2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[1]~I (
	.datain(\cpu_|e_s_|sal2|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[1]));
// synopsys translate_off
defparam \s2[1]~I .input_async_reset = "none";
defparam \s2[1]~I .input_power_up = "low";
defparam \s2[1]~I .input_register_mode = "none";
defparam \s2[1]~I .input_sync_reset = "none";
defparam \s2[1]~I .oe_async_reset = "none";
defparam \s2[1]~I .oe_power_up = "low";
defparam \s2[1]~I .oe_register_mode = "none";
defparam \s2[1]~I .oe_sync_reset = "none";
defparam \s2[1]~I .operation_mode = "output";
defparam \s2[1]~I .output_async_reset = "none";
defparam \s2[1]~I .output_power_up = "low";
defparam \s2[1]~I .output_register_mode = "none";
defparam \s2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[2]~I (
	.datain(\cpu_|e_s_|sal2|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[2]));
// synopsys translate_off
defparam \s2[2]~I .input_async_reset = "none";
defparam \s2[2]~I .input_power_up = "low";
defparam \s2[2]~I .input_register_mode = "none";
defparam \s2[2]~I .input_sync_reset = "none";
defparam \s2[2]~I .oe_async_reset = "none";
defparam \s2[2]~I .oe_power_up = "low";
defparam \s2[2]~I .oe_register_mode = "none";
defparam \s2[2]~I .oe_sync_reset = "none";
defparam \s2[2]~I .operation_mode = "output";
defparam \s2[2]~I .output_async_reset = "none";
defparam \s2[2]~I .output_power_up = "low";
defparam \s2[2]~I .output_register_mode = "none";
defparam \s2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[3]~I (
	.datain(\cpu_|e_s_|sal2|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[3]));
// synopsys translate_off
defparam \s2[3]~I .input_async_reset = "none";
defparam \s2[3]~I .input_power_up = "low";
defparam \s2[3]~I .input_register_mode = "none";
defparam \s2[3]~I .input_sync_reset = "none";
defparam \s2[3]~I .oe_async_reset = "none";
defparam \s2[3]~I .oe_power_up = "low";
defparam \s2[3]~I .oe_register_mode = "none";
defparam \s2[3]~I .oe_sync_reset = "none";
defparam \s2[3]~I .operation_mode = "output";
defparam \s2[3]~I .output_async_reset = "none";
defparam \s2[3]~I .output_power_up = "low";
defparam \s2[3]~I .output_register_mode = "none";
defparam \s2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[4]~I (
	.datain(\cpu_|e_s_|sal2|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[4]));
// synopsys translate_off
defparam \s2[4]~I .input_async_reset = "none";
defparam \s2[4]~I .input_power_up = "low";
defparam \s2[4]~I .input_register_mode = "none";
defparam \s2[4]~I .input_sync_reset = "none";
defparam \s2[4]~I .oe_async_reset = "none";
defparam \s2[4]~I .oe_power_up = "low";
defparam \s2[4]~I .oe_register_mode = "none";
defparam \s2[4]~I .oe_sync_reset = "none";
defparam \s2[4]~I .operation_mode = "output";
defparam \s2[4]~I .output_async_reset = "none";
defparam \s2[4]~I .output_power_up = "low";
defparam \s2[4]~I .output_register_mode = "none";
defparam \s2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[5]~I (
	.datain(\cpu_|e_s_|sal2|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[5]));
// synopsys translate_off
defparam \s2[5]~I .input_async_reset = "none";
defparam \s2[5]~I .input_power_up = "low";
defparam \s2[5]~I .input_register_mode = "none";
defparam \s2[5]~I .input_sync_reset = "none";
defparam \s2[5]~I .oe_async_reset = "none";
defparam \s2[5]~I .oe_power_up = "low";
defparam \s2[5]~I .oe_register_mode = "none";
defparam \s2[5]~I .oe_sync_reset = "none";
defparam \s2[5]~I .operation_mode = "output";
defparam \s2[5]~I .output_async_reset = "none";
defparam \s2[5]~I .output_power_up = "low";
defparam \s2[5]~I .output_register_mode = "none";
defparam \s2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[6]~I (
	.datain(\cpu_|e_s_|sal2|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[6]));
// synopsys translate_off
defparam \s2[6]~I .input_async_reset = "none";
defparam \s2[6]~I .input_power_up = "low";
defparam \s2[6]~I .input_register_mode = "none";
defparam \s2[6]~I .input_sync_reset = "none";
defparam \s2[6]~I .oe_async_reset = "none";
defparam \s2[6]~I .oe_power_up = "low";
defparam \s2[6]~I .oe_register_mode = "none";
defparam \s2[6]~I .oe_sync_reset = "none";
defparam \s2[6]~I .operation_mode = "output";
defparam \s2[6]~I .output_async_reset = "none";
defparam \s2[6]~I .output_power_up = "low";
defparam \s2[6]~I .output_register_mode = "none";
defparam \s2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[7]~I (
	.datain(\cpu_|e_s_|sal2|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[7]));
// synopsys translate_off
defparam \s2[7]~I .input_async_reset = "none";
defparam \s2[7]~I .input_power_up = "low";
defparam \s2[7]~I .input_register_mode = "none";
defparam \s2[7]~I .input_sync_reset = "none";
defparam \s2[7]~I .oe_async_reset = "none";
defparam \s2[7]~I .oe_power_up = "low";
defparam \s2[7]~I .oe_register_mode = "none";
defparam \s2[7]~I .oe_sync_reset = "none";
defparam \s2[7]~I .operation_mode = "output";
defparam \s2[7]~I .output_async_reset = "none";
defparam \s2[7]~I .output_power_up = "low";
defparam \s2[7]~I .output_register_mode = "none";
defparam \s2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[0]));
// synopsys translate_off
defparam \s3[0]~I .input_async_reset = "none";
defparam \s3[0]~I .input_power_up = "low";
defparam \s3[0]~I .input_register_mode = "none";
defparam \s3[0]~I .input_sync_reset = "none";
defparam \s3[0]~I .oe_async_reset = "none";
defparam \s3[0]~I .oe_power_up = "low";
defparam \s3[0]~I .oe_register_mode = "none";
defparam \s3[0]~I .oe_sync_reset = "none";
defparam \s3[0]~I .operation_mode = "output";
defparam \s3[0]~I .output_async_reset = "none";
defparam \s3[0]~I .output_power_up = "low";
defparam \s3[0]~I .output_register_mode = "none";
defparam \s3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[1]));
// synopsys translate_off
defparam \s3[1]~I .input_async_reset = "none";
defparam \s3[1]~I .input_power_up = "low";
defparam \s3[1]~I .input_register_mode = "none";
defparam \s3[1]~I .input_sync_reset = "none";
defparam \s3[1]~I .oe_async_reset = "none";
defparam \s3[1]~I .oe_power_up = "low";
defparam \s3[1]~I .oe_register_mode = "none";
defparam \s3[1]~I .oe_sync_reset = "none";
defparam \s3[1]~I .operation_mode = "output";
defparam \s3[1]~I .output_async_reset = "none";
defparam \s3[1]~I .output_power_up = "low";
defparam \s3[1]~I .output_register_mode = "none";
defparam \s3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[2]));
// synopsys translate_off
defparam \s3[2]~I .input_async_reset = "none";
defparam \s3[2]~I .input_power_up = "low";
defparam \s3[2]~I .input_register_mode = "none";
defparam \s3[2]~I .input_sync_reset = "none";
defparam \s3[2]~I .oe_async_reset = "none";
defparam \s3[2]~I .oe_power_up = "low";
defparam \s3[2]~I .oe_register_mode = "none";
defparam \s3[2]~I .oe_sync_reset = "none";
defparam \s3[2]~I .operation_mode = "output";
defparam \s3[2]~I .output_async_reset = "none";
defparam \s3[2]~I .output_power_up = "low";
defparam \s3[2]~I .output_register_mode = "none";
defparam \s3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[3]));
// synopsys translate_off
defparam \s3[3]~I .input_async_reset = "none";
defparam \s3[3]~I .input_power_up = "low";
defparam \s3[3]~I .input_register_mode = "none";
defparam \s3[3]~I .input_sync_reset = "none";
defparam \s3[3]~I .oe_async_reset = "none";
defparam \s3[3]~I .oe_power_up = "low";
defparam \s3[3]~I .oe_register_mode = "none";
defparam \s3[3]~I .oe_sync_reset = "none";
defparam \s3[3]~I .operation_mode = "output";
defparam \s3[3]~I .output_async_reset = "none";
defparam \s3[3]~I .output_power_up = "low";
defparam \s3[3]~I .output_register_mode = "none";
defparam \s3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[4]));
// synopsys translate_off
defparam \s3[4]~I .input_async_reset = "none";
defparam \s3[4]~I .input_power_up = "low";
defparam \s3[4]~I .input_register_mode = "none";
defparam \s3[4]~I .input_sync_reset = "none";
defparam \s3[4]~I .oe_async_reset = "none";
defparam \s3[4]~I .oe_power_up = "low";
defparam \s3[4]~I .oe_register_mode = "none";
defparam \s3[4]~I .oe_sync_reset = "none";
defparam \s3[4]~I .operation_mode = "output";
defparam \s3[4]~I .output_async_reset = "none";
defparam \s3[4]~I .output_power_up = "low";
defparam \s3[4]~I .output_register_mode = "none";
defparam \s3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[5]));
// synopsys translate_off
defparam \s3[5]~I .input_async_reset = "none";
defparam \s3[5]~I .input_power_up = "low";
defparam \s3[5]~I .input_register_mode = "none";
defparam \s3[5]~I .input_sync_reset = "none";
defparam \s3[5]~I .oe_async_reset = "none";
defparam \s3[5]~I .oe_power_up = "low";
defparam \s3[5]~I .oe_register_mode = "none";
defparam \s3[5]~I .oe_sync_reset = "none";
defparam \s3[5]~I .operation_mode = "output";
defparam \s3[5]~I .output_async_reset = "none";
defparam \s3[5]~I .output_power_up = "low";
defparam \s3[5]~I .output_register_mode = "none";
defparam \s3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[6]));
// synopsys translate_off
defparam \s3[6]~I .input_async_reset = "none";
defparam \s3[6]~I .input_power_up = "low";
defparam \s3[6]~I .input_register_mode = "none";
defparam \s3[6]~I .input_sync_reset = "none";
defparam \s3[6]~I .oe_async_reset = "none";
defparam \s3[6]~I .oe_power_up = "low";
defparam \s3[6]~I .oe_register_mode = "none";
defparam \s3[6]~I .oe_sync_reset = "none";
defparam \s3[6]~I .operation_mode = "output";
defparam \s3[6]~I .output_async_reset = "none";
defparam \s3[6]~I .output_power_up = "low";
defparam \s3[6]~I .output_register_mode = "none";
defparam \s3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[7]));
// synopsys translate_off
defparam \s3[7]~I .input_async_reset = "none";
defparam \s3[7]~I .input_power_up = "low";
defparam \s3[7]~I .input_register_mode = "none";
defparam \s3[7]~I .input_sync_reset = "none";
defparam \s3[7]~I .oe_async_reset = "none";
defparam \s3[7]~I .oe_power_up = "low";
defparam \s3[7]~I .oe_register_mode = "none";
defparam \s3[7]~I .oe_sync_reset = "none";
defparam \s3[7]~I .operation_mode = "output";
defparam \s3[7]~I .output_async_reset = "none";
defparam \s3[7]~I .output_power_up = "low";
defparam \s3[7]~I .output_register_mode = "none";
defparam \s3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[0]));
// synopsys translate_off
defparam \s4[0]~I .input_async_reset = "none";
defparam \s4[0]~I .input_power_up = "low";
defparam \s4[0]~I .input_register_mode = "none";
defparam \s4[0]~I .input_sync_reset = "none";
defparam \s4[0]~I .oe_async_reset = "none";
defparam \s4[0]~I .oe_power_up = "low";
defparam \s4[0]~I .oe_register_mode = "none";
defparam \s4[0]~I .oe_sync_reset = "none";
defparam \s4[0]~I .operation_mode = "output";
defparam \s4[0]~I .output_async_reset = "none";
defparam \s4[0]~I .output_power_up = "low";
defparam \s4[0]~I .output_register_mode = "none";
defparam \s4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[1]));
// synopsys translate_off
defparam \s4[1]~I .input_async_reset = "none";
defparam \s4[1]~I .input_power_up = "low";
defparam \s4[1]~I .input_register_mode = "none";
defparam \s4[1]~I .input_sync_reset = "none";
defparam \s4[1]~I .oe_async_reset = "none";
defparam \s4[1]~I .oe_power_up = "low";
defparam \s4[1]~I .oe_register_mode = "none";
defparam \s4[1]~I .oe_sync_reset = "none";
defparam \s4[1]~I .operation_mode = "output";
defparam \s4[1]~I .output_async_reset = "none";
defparam \s4[1]~I .output_power_up = "low";
defparam \s4[1]~I .output_register_mode = "none";
defparam \s4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[2]));
// synopsys translate_off
defparam \s4[2]~I .input_async_reset = "none";
defparam \s4[2]~I .input_power_up = "low";
defparam \s4[2]~I .input_register_mode = "none";
defparam \s4[2]~I .input_sync_reset = "none";
defparam \s4[2]~I .oe_async_reset = "none";
defparam \s4[2]~I .oe_power_up = "low";
defparam \s4[2]~I .oe_register_mode = "none";
defparam \s4[2]~I .oe_sync_reset = "none";
defparam \s4[2]~I .operation_mode = "output";
defparam \s4[2]~I .output_async_reset = "none";
defparam \s4[2]~I .output_power_up = "low";
defparam \s4[2]~I .output_register_mode = "none";
defparam \s4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[3]));
// synopsys translate_off
defparam \s4[3]~I .input_async_reset = "none";
defparam \s4[3]~I .input_power_up = "low";
defparam \s4[3]~I .input_register_mode = "none";
defparam \s4[3]~I .input_sync_reset = "none";
defparam \s4[3]~I .oe_async_reset = "none";
defparam \s4[3]~I .oe_power_up = "low";
defparam \s4[3]~I .oe_register_mode = "none";
defparam \s4[3]~I .oe_sync_reset = "none";
defparam \s4[3]~I .operation_mode = "output";
defparam \s4[3]~I .output_async_reset = "none";
defparam \s4[3]~I .output_power_up = "low";
defparam \s4[3]~I .output_register_mode = "none";
defparam \s4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[4]));
// synopsys translate_off
defparam \s4[4]~I .input_async_reset = "none";
defparam \s4[4]~I .input_power_up = "low";
defparam \s4[4]~I .input_register_mode = "none";
defparam \s4[4]~I .input_sync_reset = "none";
defparam \s4[4]~I .oe_async_reset = "none";
defparam \s4[4]~I .oe_power_up = "low";
defparam \s4[4]~I .oe_register_mode = "none";
defparam \s4[4]~I .oe_sync_reset = "none";
defparam \s4[4]~I .operation_mode = "output";
defparam \s4[4]~I .output_async_reset = "none";
defparam \s4[4]~I .output_power_up = "low";
defparam \s4[4]~I .output_register_mode = "none";
defparam \s4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[5]));
// synopsys translate_off
defparam \s4[5]~I .input_async_reset = "none";
defparam \s4[5]~I .input_power_up = "low";
defparam \s4[5]~I .input_register_mode = "none";
defparam \s4[5]~I .input_sync_reset = "none";
defparam \s4[5]~I .oe_async_reset = "none";
defparam \s4[5]~I .oe_power_up = "low";
defparam \s4[5]~I .oe_register_mode = "none";
defparam \s4[5]~I .oe_sync_reset = "none";
defparam \s4[5]~I .operation_mode = "output";
defparam \s4[5]~I .output_async_reset = "none";
defparam \s4[5]~I .output_power_up = "low";
defparam \s4[5]~I .output_register_mode = "none";
defparam \s4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[6]));
// synopsys translate_off
defparam \s4[6]~I .input_async_reset = "none";
defparam \s4[6]~I .input_power_up = "low";
defparam \s4[6]~I .input_register_mode = "none";
defparam \s4[6]~I .input_sync_reset = "none";
defparam \s4[6]~I .oe_async_reset = "none";
defparam \s4[6]~I .oe_power_up = "low";
defparam \s4[6]~I .oe_register_mode = "none";
defparam \s4[6]~I .oe_sync_reset = "none";
defparam \s4[6]~I .operation_mode = "output";
defparam \s4[6]~I .output_async_reset = "none";
defparam \s4[6]~I .output_power_up = "low";
defparam \s4[6]~I .output_register_mode = "none";
defparam \s4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[7]));
// synopsys translate_off
defparam \s4[7]~I .input_async_reset = "none";
defparam \s4[7]~I .input_power_up = "low";
defparam \s4[7]~I .input_register_mode = "none";
defparam \s4[7]~I .input_sync_reset = "none";
defparam \s4[7]~I .oe_async_reset = "none";
defparam \s4[7]~I .oe_power_up = "low";
defparam \s4[7]~I .oe_register_mode = "none";
defparam \s4[7]~I .oe_sync_reset = "none";
defparam \s4[7]~I .operation_mode = "output";
defparam \s4[7]~I .output_async_reset = "none";
defparam \s4[7]~I .output_power_up = "low";
defparam \s4[7]~I .output_register_mode = "none";
defparam \s4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[0]));
// synopsys translate_off
defparam \vgax[0]~I .input_async_reset = "none";
defparam \vgax[0]~I .input_power_up = "low";
defparam \vgax[0]~I .input_register_mode = "none";
defparam \vgax[0]~I .input_sync_reset = "none";
defparam \vgax[0]~I .oe_async_reset = "none";
defparam \vgax[0]~I .oe_power_up = "low";
defparam \vgax[0]~I .oe_register_mode = "none";
defparam \vgax[0]~I .oe_sync_reset = "none";
defparam \vgax[0]~I .operation_mode = "output";
defparam \vgax[0]~I .output_async_reset = "none";
defparam \vgax[0]~I .output_power_up = "low";
defparam \vgax[0]~I .output_register_mode = "none";
defparam \vgax[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[1]));
// synopsys translate_off
defparam \vgax[1]~I .input_async_reset = "none";
defparam \vgax[1]~I .input_power_up = "low";
defparam \vgax[1]~I .input_register_mode = "none";
defparam \vgax[1]~I .input_sync_reset = "none";
defparam \vgax[1]~I .oe_async_reset = "none";
defparam \vgax[1]~I .oe_power_up = "low";
defparam \vgax[1]~I .oe_register_mode = "none";
defparam \vgax[1]~I .oe_sync_reset = "none";
defparam \vgax[1]~I .operation_mode = "output";
defparam \vgax[1]~I .output_async_reset = "none";
defparam \vgax[1]~I .output_power_up = "low";
defparam \vgax[1]~I .output_register_mode = "none";
defparam \vgax[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[2]));
// synopsys translate_off
defparam \vgax[2]~I .input_async_reset = "none";
defparam \vgax[2]~I .input_power_up = "low";
defparam \vgax[2]~I .input_register_mode = "none";
defparam \vgax[2]~I .input_sync_reset = "none";
defparam \vgax[2]~I .oe_async_reset = "none";
defparam \vgax[2]~I .oe_power_up = "low";
defparam \vgax[2]~I .oe_register_mode = "none";
defparam \vgax[2]~I .oe_sync_reset = "none";
defparam \vgax[2]~I .operation_mode = "output";
defparam \vgax[2]~I .output_async_reset = "none";
defparam \vgax[2]~I .output_power_up = "low";
defparam \vgax[2]~I .output_register_mode = "none";
defparam \vgax[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[3]));
// synopsys translate_off
defparam \vgax[3]~I .input_async_reset = "none";
defparam \vgax[3]~I .input_power_up = "low";
defparam \vgax[3]~I .input_register_mode = "none";
defparam \vgax[3]~I .input_sync_reset = "none";
defparam \vgax[3]~I .oe_async_reset = "none";
defparam \vgax[3]~I .oe_power_up = "low";
defparam \vgax[3]~I .oe_register_mode = "none";
defparam \vgax[3]~I .oe_sync_reset = "none";
defparam \vgax[3]~I .operation_mode = "output";
defparam \vgax[3]~I .output_async_reset = "none";
defparam \vgax[3]~I .output_power_up = "low";
defparam \vgax[3]~I .output_register_mode = "none";
defparam \vgax[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[4]));
// synopsys translate_off
defparam \vgax[4]~I .input_async_reset = "none";
defparam \vgax[4]~I .input_power_up = "low";
defparam \vgax[4]~I .input_register_mode = "none";
defparam \vgax[4]~I .input_sync_reset = "none";
defparam \vgax[4]~I .oe_async_reset = "none";
defparam \vgax[4]~I .oe_power_up = "low";
defparam \vgax[4]~I .oe_register_mode = "none";
defparam \vgax[4]~I .oe_sync_reset = "none";
defparam \vgax[4]~I .operation_mode = "output";
defparam \vgax[4]~I .output_async_reset = "none";
defparam \vgax[4]~I .output_power_up = "low";
defparam \vgax[4]~I .output_register_mode = "none";
defparam \vgax[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[5]));
// synopsys translate_off
defparam \vgax[5]~I .input_async_reset = "none";
defparam \vgax[5]~I .input_power_up = "low";
defparam \vgax[5]~I .input_register_mode = "none";
defparam \vgax[5]~I .input_sync_reset = "none";
defparam \vgax[5]~I .oe_async_reset = "none";
defparam \vgax[5]~I .oe_power_up = "low";
defparam \vgax[5]~I .oe_register_mode = "none";
defparam \vgax[5]~I .oe_sync_reset = "none";
defparam \vgax[5]~I .operation_mode = "output";
defparam \vgax[5]~I .output_async_reset = "none";
defparam \vgax[5]~I .output_power_up = "low";
defparam \vgax[5]~I .output_register_mode = "none";
defparam \vgax[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[6]));
// synopsys translate_off
defparam \vgax[6]~I .input_async_reset = "none";
defparam \vgax[6]~I .input_power_up = "low";
defparam \vgax[6]~I .input_register_mode = "none";
defparam \vgax[6]~I .input_sync_reset = "none";
defparam \vgax[6]~I .oe_async_reset = "none";
defparam \vgax[6]~I .oe_power_up = "low";
defparam \vgax[6]~I .oe_register_mode = "none";
defparam \vgax[6]~I .oe_sync_reset = "none";
defparam \vgax[6]~I .operation_mode = "output";
defparam \vgax[6]~I .output_async_reset = "none";
defparam \vgax[6]~I .output_power_up = "low";
defparam \vgax[6]~I .output_register_mode = "none";
defparam \vgax[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgax[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgax[7]));
// synopsys translate_off
defparam \vgax[7]~I .input_async_reset = "none";
defparam \vgax[7]~I .input_power_up = "low";
defparam \vgax[7]~I .input_register_mode = "none";
defparam \vgax[7]~I .input_sync_reset = "none";
defparam \vgax[7]~I .oe_async_reset = "none";
defparam \vgax[7]~I .oe_power_up = "low";
defparam \vgax[7]~I .oe_register_mode = "none";
defparam \vgax[7]~I .oe_sync_reset = "none";
defparam \vgax[7]~I .operation_mode = "output";
defparam \vgax[7]~I .output_async_reset = "none";
defparam \vgax[7]~I .output_power_up = "low";
defparam \vgax[7]~I .output_register_mode = "none";
defparam \vgax[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[0]));
// synopsys translate_off
defparam \vgay[0]~I .input_async_reset = "none";
defparam \vgay[0]~I .input_power_up = "low";
defparam \vgay[0]~I .input_register_mode = "none";
defparam \vgay[0]~I .input_sync_reset = "none";
defparam \vgay[0]~I .oe_async_reset = "none";
defparam \vgay[0]~I .oe_power_up = "low";
defparam \vgay[0]~I .oe_register_mode = "none";
defparam \vgay[0]~I .oe_sync_reset = "none";
defparam \vgay[0]~I .operation_mode = "output";
defparam \vgay[0]~I .output_async_reset = "none";
defparam \vgay[0]~I .output_power_up = "low";
defparam \vgay[0]~I .output_register_mode = "none";
defparam \vgay[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[1]));
// synopsys translate_off
defparam \vgay[1]~I .input_async_reset = "none";
defparam \vgay[1]~I .input_power_up = "low";
defparam \vgay[1]~I .input_register_mode = "none";
defparam \vgay[1]~I .input_sync_reset = "none";
defparam \vgay[1]~I .oe_async_reset = "none";
defparam \vgay[1]~I .oe_power_up = "low";
defparam \vgay[1]~I .oe_register_mode = "none";
defparam \vgay[1]~I .oe_sync_reset = "none";
defparam \vgay[1]~I .operation_mode = "output";
defparam \vgay[1]~I .output_async_reset = "none";
defparam \vgay[1]~I .output_power_up = "low";
defparam \vgay[1]~I .output_register_mode = "none";
defparam \vgay[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[2]));
// synopsys translate_off
defparam \vgay[2]~I .input_async_reset = "none";
defparam \vgay[2]~I .input_power_up = "low";
defparam \vgay[2]~I .input_register_mode = "none";
defparam \vgay[2]~I .input_sync_reset = "none";
defparam \vgay[2]~I .oe_async_reset = "none";
defparam \vgay[2]~I .oe_power_up = "low";
defparam \vgay[2]~I .oe_register_mode = "none";
defparam \vgay[2]~I .oe_sync_reset = "none";
defparam \vgay[2]~I .operation_mode = "output";
defparam \vgay[2]~I .output_async_reset = "none";
defparam \vgay[2]~I .output_power_up = "low";
defparam \vgay[2]~I .output_register_mode = "none";
defparam \vgay[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[3]));
// synopsys translate_off
defparam \vgay[3]~I .input_async_reset = "none";
defparam \vgay[3]~I .input_power_up = "low";
defparam \vgay[3]~I .input_register_mode = "none";
defparam \vgay[3]~I .input_sync_reset = "none";
defparam \vgay[3]~I .oe_async_reset = "none";
defparam \vgay[3]~I .oe_power_up = "low";
defparam \vgay[3]~I .oe_register_mode = "none";
defparam \vgay[3]~I .oe_sync_reset = "none";
defparam \vgay[3]~I .operation_mode = "output";
defparam \vgay[3]~I .output_async_reset = "none";
defparam \vgay[3]~I .output_power_up = "low";
defparam \vgay[3]~I .output_register_mode = "none";
defparam \vgay[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[4]));
// synopsys translate_off
defparam \vgay[4]~I .input_async_reset = "none";
defparam \vgay[4]~I .input_power_up = "low";
defparam \vgay[4]~I .input_register_mode = "none";
defparam \vgay[4]~I .input_sync_reset = "none";
defparam \vgay[4]~I .oe_async_reset = "none";
defparam \vgay[4]~I .oe_power_up = "low";
defparam \vgay[4]~I .oe_register_mode = "none";
defparam \vgay[4]~I .oe_sync_reset = "none";
defparam \vgay[4]~I .operation_mode = "output";
defparam \vgay[4]~I .output_async_reset = "none";
defparam \vgay[4]~I .output_power_up = "low";
defparam \vgay[4]~I .output_register_mode = "none";
defparam \vgay[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[5]));
// synopsys translate_off
defparam \vgay[5]~I .input_async_reset = "none";
defparam \vgay[5]~I .input_power_up = "low";
defparam \vgay[5]~I .input_register_mode = "none";
defparam \vgay[5]~I .input_sync_reset = "none";
defparam \vgay[5]~I .oe_async_reset = "none";
defparam \vgay[5]~I .oe_power_up = "low";
defparam \vgay[5]~I .oe_register_mode = "none";
defparam \vgay[5]~I .oe_sync_reset = "none";
defparam \vgay[5]~I .operation_mode = "output";
defparam \vgay[5]~I .output_async_reset = "none";
defparam \vgay[5]~I .output_power_up = "low";
defparam \vgay[5]~I .output_register_mode = "none";
defparam \vgay[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[6]));
// synopsys translate_off
defparam \vgay[6]~I .input_async_reset = "none";
defparam \vgay[6]~I .input_power_up = "low";
defparam \vgay[6]~I .input_register_mode = "none";
defparam \vgay[6]~I .input_sync_reset = "none";
defparam \vgay[6]~I .oe_async_reset = "none";
defparam \vgay[6]~I .oe_power_up = "low";
defparam \vgay[6]~I .oe_register_mode = "none";
defparam \vgay[6]~I .oe_sync_reset = "none";
defparam \vgay[6]~I .operation_mode = "output";
defparam \vgay[6]~I .output_async_reset = "none";
defparam \vgay[6]~I .output_power_up = "low";
defparam \vgay[6]~I .output_register_mode = "none";
defparam \vgay[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgay[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgay[7]));
// synopsys translate_off
defparam \vgay[7]~I .input_async_reset = "none";
defparam \vgay[7]~I .input_power_up = "low";
defparam \vgay[7]~I .input_register_mode = "none";
defparam \vgay[7]~I .input_sync_reset = "none";
defparam \vgay[7]~I .oe_async_reset = "none";
defparam \vgay[7]~I .oe_power_up = "low";
defparam \vgay[7]~I .oe_register_mode = "none";
defparam \vgay[7]~I .oe_sync_reset = "none";
defparam \vgay[7]~I .operation_mode = "output";
defparam \vgay[7]~I .output_async_reset = "none";
defparam \vgay[7]~I .output_power_up = "low";
defparam \vgay[7]~I .output_register_mode = "none";
defparam \vgay[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vgaw~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vgaw));
// synopsys translate_off
defparam \vgaw~I .input_async_reset = "none";
defparam \vgaw~I .input_power_up = "low";
defparam \vgaw~I .input_register_mode = "none";
defparam \vgaw~I .input_sync_reset = "none";
defparam \vgaw~I .oe_async_reset = "none";
defparam \vgaw~I .oe_power_up = "low";
defparam \vgaw~I .oe_register_mode = "none";
defparam \vgaw~I .oe_sync_reset = "none";
defparam \vgaw~I .operation_mode = "output";
defparam \vgaw~I .output_async_reset = "none";
defparam \vgaw~I .output_power_up = "low";
defparam \vgaw~I .output_register_mode = "none";
defparam \vgaw~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[0]~I (
	.datain(\cpu_|microc_|memoria_|mem~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[0]));
// synopsys translate_off
defparam \opcode[0]~I .input_async_reset = "none";
defparam \opcode[0]~I .input_power_up = "low";
defparam \opcode[0]~I .input_register_mode = "none";
defparam \opcode[0]~I .input_sync_reset = "none";
defparam \opcode[0]~I .oe_async_reset = "none";
defparam \opcode[0]~I .oe_power_up = "low";
defparam \opcode[0]~I .oe_register_mode = "none";
defparam \opcode[0]~I .oe_sync_reset = "none";
defparam \opcode[0]~I .operation_mode = "output";
defparam \opcode[0]~I .output_async_reset = "none";
defparam \opcode[0]~I .output_power_up = "low";
defparam \opcode[0]~I .output_register_mode = "none";
defparam \opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[1]~I (
	.datain(\cpu_|microc_|memoria_|mem~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[1]));
// synopsys translate_off
defparam \opcode[1]~I .input_async_reset = "none";
defparam \opcode[1]~I .input_power_up = "low";
defparam \opcode[1]~I .input_register_mode = "none";
defparam \opcode[1]~I .input_sync_reset = "none";
defparam \opcode[1]~I .oe_async_reset = "none";
defparam \opcode[1]~I .oe_power_up = "low";
defparam \opcode[1]~I .oe_register_mode = "none";
defparam \opcode[1]~I .oe_sync_reset = "none";
defparam \opcode[1]~I .operation_mode = "output";
defparam \opcode[1]~I .output_async_reset = "none";
defparam \opcode[1]~I .output_power_up = "low";
defparam \opcode[1]~I .output_register_mode = "none";
defparam \opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[2]~I (
	.datain(!\cpu_|microc_|memoria_|mem~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[2]));
// synopsys translate_off
defparam \opcode[2]~I .input_async_reset = "none";
defparam \opcode[2]~I .input_power_up = "low";
defparam \opcode[2]~I .input_register_mode = "none";
defparam \opcode[2]~I .input_sync_reset = "none";
defparam \opcode[2]~I .oe_async_reset = "none";
defparam \opcode[2]~I .oe_power_up = "low";
defparam \opcode[2]~I .oe_register_mode = "none";
defparam \opcode[2]~I .oe_sync_reset = "none";
defparam \opcode[2]~I .operation_mode = "output";
defparam \opcode[2]~I .output_async_reset = "none";
defparam \opcode[2]~I .output_power_up = "low";
defparam \opcode[2]~I .output_register_mode = "none";
defparam \opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[3]~I (
	.datain(\cpu_|microc_|memoria_|mem~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[3]));
// synopsys translate_off
defparam \opcode[3]~I .input_async_reset = "none";
defparam \opcode[3]~I .input_power_up = "low";
defparam \opcode[3]~I .input_register_mode = "none";
defparam \opcode[3]~I .input_sync_reset = "none";
defparam \opcode[3]~I .oe_async_reset = "none";
defparam \opcode[3]~I .oe_power_up = "low";
defparam \opcode[3]~I .oe_register_mode = "none";
defparam \opcode[3]~I .oe_sync_reset = "none";
defparam \opcode[3]~I .operation_mode = "output";
defparam \opcode[3]~I .output_async_reset = "none";
defparam \opcode[3]~I .output_power_up = "low";
defparam \opcode[3]~I .output_register_mode = "none";
defparam \opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[4]~I (
	.datain(\cpu_|microc_|memoria_|mem~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[4]));
// synopsys translate_off
defparam \opcode[4]~I .input_async_reset = "none";
defparam \opcode[4]~I .input_power_up = "low";
defparam \opcode[4]~I .input_register_mode = "none";
defparam \opcode[4]~I .input_sync_reset = "none";
defparam \opcode[4]~I .oe_async_reset = "none";
defparam \opcode[4]~I .oe_power_up = "low";
defparam \opcode[4]~I .oe_register_mode = "none";
defparam \opcode[4]~I .oe_sync_reset = "none";
defparam \opcode[4]~I .operation_mode = "output";
defparam \opcode[4]~I .output_async_reset = "none";
defparam \opcode[4]~I .output_power_up = "low";
defparam \opcode[4]~I .output_register_mode = "none";
defparam \opcode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[5]~I (
	.datain(\cpu_|microc_|memoria_|mem~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[5]));
// synopsys translate_off
defparam \opcode[5]~I .input_async_reset = "none";
defparam \opcode[5]~I .input_power_up = "low";
defparam \opcode[5]~I .input_register_mode = "none";
defparam \opcode[5]~I .input_sync_reset = "none";
defparam \opcode[5]~I .oe_async_reset = "none";
defparam \opcode[5]~I .oe_power_up = "low";
defparam \opcode[5]~I .oe_register_mode = "none";
defparam \opcode[5]~I .oe_sync_reset = "none";
defparam \opcode[5]~I .operation_mode = "output";
defparam \opcode[5]~I .output_async_reset = "none";
defparam \opcode[5]~I .output_power_up = "low";
defparam \opcode[5]~I .output_register_mode = "none";
defparam \opcode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \z~I (
	.datain(\cpu_|microc_|ffzero|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(z));
// synopsys translate_off
defparam \z~I .input_async_reset = "none";
defparam \z~I .input_power_up = "low";
defparam \z~I .input_register_mode = "none";
defparam \z~I .input_sync_reset = "none";
defparam \z~I .oe_async_reset = "none";
defparam \z~I .oe_power_up = "low";
defparam \z~I .oe_register_mode = "none";
defparam \z~I .oe_sync_reset = "none";
defparam \z~I .operation_mode = "output";
defparam \z~I .output_async_reset = "none";
defparam \z~I .output_power_up = "low";
defparam \z~I .output_register_mode = "none";
defparam \z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(\vga_|VGA_ADAPTER|controller|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
