\hypertarget{group__GPIO__Peripheral__Access__Layer}{}\section{G\+P\+IO Peripheral Access Layer}
\label{group__GPIO__Peripheral__Access__Layer}\index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__GPIO__Register__Accessor__Macros}{G\+P\+I\+O -\/ Register accessor macros}
\item 
\hyperlink{group__GPIO__Register__Masks}{G\+P\+I\+O Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{P\+T\+A\+\_\+\+B\+A\+SE}~(0x400\+F\+F000u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{P\+T\+A\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Peripheral__Access__Layer_gadf98f6ee2bbfd42102e378a66b29b9ef}{}\label{group__GPIO__Peripheral__Access__Layer_gadf98f6ee2bbfd42102e378a66b29b9ef}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{P\+T\+B\+\_\+\+B\+A\+SE}~(0x400\+F\+F040u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{P\+T\+B\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Peripheral__Access__Layer_ga59ab0f28e891ea28f152505ce2021747}{}\label{group__GPIO__Peripheral__Access__Layer_ga59ab0f28e891ea28f152505ce2021747}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{P\+T\+C\+\_\+\+B\+A\+SE}~(0x400\+F\+F080u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{P\+T\+C\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Peripheral__Access__Layer_gaaa3dc05c2a51a960067e1de6863fd3dd}{}\label{group__GPIO__Peripheral__Access__Layer_gaaa3dc05c2a51a960067e1de6863fd3dd}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{P\+T\+D\+\_\+\+B\+A\+SE}~(0x400\+F\+F0\+C0u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{P\+T\+D\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+D\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Peripheral__Access__Layer_gaa61d2c33375f3becbae1353eee4c1317}{}\label{group__GPIO__Peripheral__Access__Layer_gaa61d2c33375f3becbae1353eee4c1317}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{P\+T\+E\+\_\+\+B\+A\+SE}~(0x400\+F\+F100u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{P\+T\+E\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Peripheral__Access__Layer_gaa230685f72ad1540850ab8d12366775c}{}\label{group__GPIO__Peripheral__Access__Layer_gaa230685f72ad1540850ab8d12366775c}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga7f97513de5235b3600dc07bf327fe315}{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{P\+T\+A\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{P\+T\+B\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{P\+T\+C\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{P\+T\+D\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{P\+T\+E\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gad0f7206167a584b1e75a81a5c30fa1c2}{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB}, \hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD}, \hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE} \}
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{P\+T\+A\+\_\+\+B\+A\+SE}~(0x400\+F\+F000u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{P\+T\+A\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Peripheral__Access__Layer_gadf98f6ee2bbfd42102e378a66b29b9ef}{}\label{group__GPIO__Peripheral__Access__Layer_gadf98f6ee2bbfd42102e378a66b29b9ef}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{P\+T\+B\+\_\+\+B\+A\+SE}~(0x400\+F\+F040u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{P\+T\+B\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Peripheral__Access__Layer_ga59ab0f28e891ea28f152505ce2021747}{}\label{group__GPIO__Peripheral__Access__Layer_ga59ab0f28e891ea28f152505ce2021747}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{P\+T\+C\+\_\+\+B\+A\+SE}~(0x400\+F\+F080u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{P\+T\+C\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Peripheral__Access__Layer_gaaa3dc05c2a51a960067e1de6863fd3dd}{}\label{group__GPIO__Peripheral__Access__Layer_gaaa3dc05c2a51a960067e1de6863fd3dd}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{P\+T\+D\+\_\+\+B\+A\+SE}~(0x400\+F\+F0\+C0u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{P\+T\+D\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+D\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Peripheral__Access__Layer_gaa61d2c33375f3becbae1353eee4c1317}{}\label{group__GPIO__Peripheral__Access__Layer_gaa61d2c33375f3becbae1353eee4c1317}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{P\+T\+E\+\_\+\+B\+A\+SE}~(0x400\+F\+F100u)
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE}~((\hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$)\hyperlink{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{P\+T\+E\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Peripheral__Access__Layer_gaa230685f72ad1540850ab8d12366775c}{}\label{group__GPIO__Peripheral__Access__Layer_gaa230685f72ad1540850ab8d12366775c}

\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_ga7f97513de5235b3600dc07bf327fe315}{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{P\+T\+A\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{P\+T\+B\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{P\+T\+C\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{P\+T\+D\+\_\+\+B\+A\+SE}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{P\+T\+E\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__GPIO__Peripheral__Access__Layer_gad0f7206167a584b1e75a81a5c30fa1c2}{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB}, \hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC}, \hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD}, \hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$ {\bfseries G\+P\+I\+O\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga9275f70cfdeadb6b6c69be29a471cb0b}{}\label{group__GPIO__Peripheral__Access__Layer_ga9275f70cfdeadb6b6c69be29a471cb0b}

\item 
typedef struct \hyperlink{structGPIO__Type}{G\+P\+I\+O\+\_\+\+Type} $\ast$ {\bfseries G\+P\+I\+O\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga9275f70cfdeadb6b6c69be29a471cb0b}{}\label{group__GPIO__Peripheral__Access__Layer_ga9275f70cfdeadb6b6c69be29a471cb0b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{GPIO_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf P\+T\+A\+\_\+\+B\+A\+SE}, {\bf P\+T\+B\+\_\+\+B\+A\+SE}, {\bf P\+T\+C\+\_\+\+B\+A\+SE}, {\bf P\+T\+D\+\_\+\+B\+A\+SE}, {\bf P\+T\+E\+\_\+\+B\+A\+SE} \}}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga7f97513de5235b3600dc07bf327fe315}{}\label{group__GPIO__Peripheral__Access__Layer_ga7f97513de5235b3600dc07bf327fe315}
Array initializer of G\+P\+IO peripheral base addresses \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{GPIO_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf P\+T\+A\+\_\+\+B\+A\+SE}, {\bf P\+T\+B\+\_\+\+B\+A\+SE}, {\bf P\+T\+C\+\_\+\+B\+A\+SE}, {\bf P\+T\+D\+\_\+\+B\+A\+SE}, {\bf P\+T\+E\+\_\+\+B\+A\+SE} \}}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga7f97513de5235b3600dc07bf327fe315}{}\label{group__GPIO__Peripheral__Access__Layer_ga7f97513de5235b3600dc07bf327fe315}
Array initializer of G\+P\+IO peripheral base addresses \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{GPIO_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf P\+TA}, {\bf P\+TB}, {\bf P\+TC}, {\bf P\+TD}, {\bf P\+TE} \}}\hypertarget{group__GPIO__Peripheral__Access__Layer_gad0f7206167a584b1e75a81a5c30fa1c2}{}\label{group__GPIO__Peripheral__Access__Layer_gad0f7206167a584b1e75a81a5c30fa1c2}
Array initializer of G\+P\+IO peripheral base pointers \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{GPIO_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf P\+TA}, {\bf P\+TB}, {\bf P\+TC}, {\bf P\+TD}, {\bf P\+TE} \}}\hypertarget{group__GPIO__Peripheral__Access__Layer_gad0f7206167a584b1e75a81a5c30fa1c2}{}\label{group__GPIO__Peripheral__Access__Layer_gad0f7206167a584b1e75a81a5c30fa1c2}
Array initializer of G\+P\+IO peripheral base pointers \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TA@{P\+TA}}
\index{P\+TA@{P\+TA}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TA}{PTA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TA~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+A\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{}\label{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}
Peripheral P\+TA base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TA@{P\+TA}}
\index{P\+TA@{P\+TA}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TA}{PTA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TA~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+A\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{}\label{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}
Peripheral P\+TA base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+A\+\_\+\+B\+A\+SE@{P\+T\+A\+\_\+\+B\+A\+SE}}
\index{P\+T\+A\+\_\+\+B\+A\+SE@{P\+T\+A\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+A\+\_\+\+B\+A\+SE}{PTA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+A\+\_\+\+B\+A\+SE~(0x400\+F\+F000u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{}\label{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}
Peripheral P\+TA base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+A\+\_\+\+B\+A\+SE@{P\+T\+A\+\_\+\+B\+A\+SE}}
\index{P\+T\+A\+\_\+\+B\+A\+SE@{P\+T\+A\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+A\+\_\+\+B\+A\+SE}{PTA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+A\+\_\+\+B\+A\+SE~(0x400\+F\+F000u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}{}\label{group__GPIO__Peripheral__Access__Layer_ga6e3037b53880ddd4072d88ed493e6581}
Peripheral P\+TA base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TB@{P\+TB}}
\index{P\+TB@{P\+TB}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TB}{PTB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TB~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+B\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{}\label{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}
Peripheral P\+TB base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TB@{P\+TB}}
\index{P\+TB@{P\+TB}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TB}{PTB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TB~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+B\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{}\label{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}
Peripheral P\+TB base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+B\+\_\+\+B\+A\+SE@{P\+T\+B\+\_\+\+B\+A\+SE}}
\index{P\+T\+B\+\_\+\+B\+A\+SE@{P\+T\+B\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+B\+\_\+\+B\+A\+SE}{PTB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+B\+\_\+\+B\+A\+SE~(0x400\+F\+F040u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{}\label{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}
Peripheral P\+TB base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+B\+\_\+\+B\+A\+SE@{P\+T\+B\+\_\+\+B\+A\+SE}}
\index{P\+T\+B\+\_\+\+B\+A\+SE@{P\+T\+B\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+B\+\_\+\+B\+A\+SE}{PTB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+B\+\_\+\+B\+A\+SE~(0x400\+F\+F040u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{}\label{group__GPIO__Peripheral__Access__Layer_ga8cd67de0ed62c0fe8395cc6e40af2451}
Peripheral P\+TB base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TC@{P\+TC}}
\index{P\+TC@{P\+TC}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TC}{PTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TC~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{}\label{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}
Peripheral P\+TC base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TC@{P\+TC}}
\index{P\+TC@{P\+TC}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TC}{PTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TC~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{}\label{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}
Peripheral P\+TC base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+C\+\_\+\+B\+A\+SE@{P\+T\+C\+\_\+\+B\+A\+SE}}
\index{P\+T\+C\+\_\+\+B\+A\+SE@{P\+T\+C\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+C\+\_\+\+B\+A\+SE}{PTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+C\+\_\+\+B\+A\+SE~(0x400\+F\+F080u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{}\label{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}
Peripheral P\+TC base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+C\+\_\+\+B\+A\+SE@{P\+T\+C\+\_\+\+B\+A\+SE}}
\index{P\+T\+C\+\_\+\+B\+A\+SE@{P\+T\+C\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+C\+\_\+\+B\+A\+SE}{PTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+C\+\_\+\+B\+A\+SE~(0x400\+F\+F080u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}{}\label{group__GPIO__Peripheral__Access__Layer_gafee763d072e472e36b335f8944b5de96}
Peripheral P\+TC base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TD@{P\+TD}}
\index{P\+TD@{P\+TD}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TD}{PTD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TD~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+D\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{}\label{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}
Peripheral P\+TD base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TD@{P\+TD}}
\index{P\+TD@{P\+TD}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TD}{PTD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TD~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+D\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{}\label{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}
Peripheral P\+TD base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+D\+\_\+\+B\+A\+SE@{P\+T\+D\+\_\+\+B\+A\+SE}}
\index{P\+T\+D\+\_\+\+B\+A\+SE@{P\+T\+D\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+D\+\_\+\+B\+A\+SE}{PTD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+D\+\_\+\+B\+A\+SE~(0x400\+F\+F0\+C0u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{}\label{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}
Peripheral P\+TD base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+D\+\_\+\+B\+A\+SE@{P\+T\+D\+\_\+\+B\+A\+SE}}
\index{P\+T\+D\+\_\+\+B\+A\+SE@{P\+T\+D\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+D\+\_\+\+B\+A\+SE}{PTD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+D\+\_\+\+B\+A\+SE~(0x400\+F\+F0\+C0u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}{}\label{group__GPIO__Peripheral__Access__Layer_gaa002f1a0c5f963f8d162916b91e21bf0}
Peripheral P\+TD base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TE@{P\+TE}}
\index{P\+TE@{P\+TE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TE}{PTE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TE~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+E\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{}\label{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}
Peripheral P\+TE base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+TE@{P\+TE}}
\index{P\+TE@{P\+TE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+TE}{PTE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+TE~(({\bf G\+P\+I\+O\+\_\+\+Type} $\ast$){\bf P\+T\+E\+\_\+\+B\+A\+SE})}\hypertarget{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{}\label{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}
Peripheral P\+TE base pointer \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+E\+\_\+\+B\+A\+SE@{P\+T\+E\+\_\+\+B\+A\+SE}}
\index{P\+T\+E\+\_\+\+B\+A\+SE@{P\+T\+E\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+E\+\_\+\+B\+A\+SE}{PTE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+E\+\_\+\+B\+A\+SE~(0x400\+F\+F100u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{}\label{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}
Peripheral P\+TE base address \index{G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}!P\+T\+E\+\_\+\+B\+A\+SE@{P\+T\+E\+\_\+\+B\+A\+SE}}
\index{P\+T\+E\+\_\+\+B\+A\+SE@{P\+T\+E\+\_\+\+B\+A\+SE}!G\+P\+I\+O Peripheral Access Layer@{G\+P\+I\+O Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+T\+E\+\_\+\+B\+A\+SE}{PTE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+T\+E\+\_\+\+B\+A\+SE~(0x400\+F\+F100u)}\hypertarget{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}{}\label{group__GPIO__Peripheral__Access__Layer_gaac65442c7407ccb219eea68a45c2bdc6}
Peripheral P\+TE base address 