<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>denisvasilik.com</spirit:vendor>
  <spirit:library>denisvasilik</spirit:library>
  <spirit:name>wasm_fpga_debug</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_UART_WB</spirit:name>
      <spirit:displayName>M_UART_WB</spirit:displayName>
      <spirit:busType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_w</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_DatIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>stb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_Stb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_r</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_DatOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_Sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cyc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_Cyc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>adr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_Adr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_We</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_Ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">nRst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>nRst</spirit:name>
      <spirit:displayName>nRst</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>nRst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.NRST.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.NRST.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.NRST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_DEBUG_WB</spirit:name>
      <spirit:displayName>M_DEBUG_WB</spirit:displayName>
      <spirit:busType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="opencores.org" spirit:library="user" spirit:name="wishbone_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_w</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_DatIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>stb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_Stb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_r</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_DatOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_Ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sel</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_Sel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cyc</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_Cyc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>adr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_Adr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>we</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Debug_We</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>647486e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_WasmFpgaDebug</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d9fc86a5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>WasmFpgaDebug</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e5473082</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>WasmFpgaDebug</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e5473082</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_Adr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_Sel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_We</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_Stb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_Cyc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Debug_Ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_Adr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_Sel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_We</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_Stb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_Cyc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_Ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/wasm_fpga_debug_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../tb/tb_std_logic_1164_additions.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_pkg_helper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_Types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_FileIo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_uart_header.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../resources/wasm_fpga_uart_wishbone.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_UartModel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../tb/tb_WasmFpgaDebug.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../work/tb_WasmFpgaDebug_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../src/WasmFpgaDebugPackage.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/WasmFpgaDebug.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b238a505</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="proc_sys_reset" xilinx:version="5.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../src/WasmFpgaDebugPackage.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/WasmFpgaDebug.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_proc_sys_reset_5_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="proc_sys_reset" xilinx:version="5.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>WebAssembly FPGA Debug IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">wasm_fpga_interconnect</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>WebAssembly FPGA Debug IP</xilinx:displayName>
      <xilinx:coreRevision>32</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-01-21T21:26:55Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69737bee_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7a6b26_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f1411_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696ac2fc_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59dd1a5d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688a3c84_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534f60bd_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6fa978_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1d12a2_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f88d3c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ac776a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519f5b4b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3383b8_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5748d648_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ae0931_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452e651f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d1e869_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f28e6a1_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6134065e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91ea4bf_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f5c48_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27030f7b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fad268_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704feef8_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c934363_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a8ccdc_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733f7d4b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e02dec6_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2f4328_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dda44_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d96d7f4_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5100c259_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62de6be3_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698ca86c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e525ed9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea48ebe_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f86d789_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63476d6e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff8b887_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1fbc2f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d10a7e7_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e32fec7_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49374d67_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c054d99_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788b1732_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc77e57_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c48b24_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70df1a3b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6401e5_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734be27f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7611b506_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef991e8_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b97b6e7_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2d92d5_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f50057f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66eb6831_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5174ea0b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3d4052_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348ebbba_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651cf472_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b4208a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a4c3c0_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190b58a2_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-uart-interconnect/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdb3953_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d90abba_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e0bc94_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308b5a2_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1be4dd_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9c109_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466246d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca7483_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b89c24d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3348f1_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c4aa2d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc51d8e_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea0d474_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3461f53f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cdb6c5_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322b8492_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd50320_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e8a8e2_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f52806c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e42dc10_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52df4157_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f64b48a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b85991_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1190e61f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dd4e65_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35124530_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecfc92d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f6daae_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345947db_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b6c75c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571b1c67_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e80d37_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57506204_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4646b780_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec0281_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264f96b_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d246b23_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c036bb9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efa50fc_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4176da53_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d7e828_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6866db_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de9710d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3ce39d_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2664fe_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d16dd34_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d9b756_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680b6990_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eec60f7_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e740e9c_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459040a3_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7b43a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ab3761_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225373ef_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6727582a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44adfc1_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef074e1_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28609464_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eac46de_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5346ff2a_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ff0fe5_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b67cc24_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be2c163_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db99140_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db0eeec_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cd2010_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a331373_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5e6930_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b3ba10_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3601baf9_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d32b42_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b7cdd_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e77d10_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b307ff_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f5de67_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba8008f_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca7ad01_ARCHIVE_LOCATION">/home/ubuntu-dev/git/webassembly/wasm-fpga-debug/package</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c02bdd1e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4237a39c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6dbcea84"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a780bfaa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
