# Reading C:/Program Files/modelsim_ase/tcl/vsim/pref.tcl 
# do and_gate_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Program Files\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Program Files\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Renan/Scripts/Altera/video_aulas_vhdl-master/0001_vhdl1_and_gate/and_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling entity and_gate
# -- Compiling architecture logic of and_gate
# 
vsim -voptargs=+acc work.and_gate
# vsim -voptargs=+acc work.and_gate 
# Loading std.standard
# Loading work.and_gate(logic)
force -freeze sim:/and_gate/a 1 0, 0 {50 ps} -r 100
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/and_gate/a
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/and_gate/b
force -freeze Edit:/and_gate/b 1 0, 0 {100 ps} -r 200
# ** Error: (vsim-3561) No objects found matching 'Edit'.
# ** Error: (vsim-4008) Object 'Edit:/and_gate/b' not found.
# 
add wave -position insertpoint  \
sim:/and_gate/z
run
run
run
run
run -all
