// Generated by CIRCT firtool-1.62.1-1-gdf5ed6ea5
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Queue8_Vec4_RobCommitBundle(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input        clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
               reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
               io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
               io_enq_bits_0_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [6:0] io_enq_bits_0_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input        io_enq_bits_1_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [6:0] io_enq_bits_1_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input        io_enq_bits_2_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [6:0] io_enq_bits_2_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input        io_enq_bits_3_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [6:0] io_enq_bits_3_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output       io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
               io_deq_bits_0_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [6:0] io_deq_bits_0_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output       io_deq_bits_1_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [6:0] io_deq_bits_1_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output       io_deq_bits_2_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [6:0] io_deq_bits_2_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output       io_deq_bits_3_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [6:0] io_deq_bits_3_old_preg,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input        io_flush	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [31:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [2:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [2:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        empty = enq_ptr_value == deq_ptr_value & ~maybe_full;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (io_flush) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
        enq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
        deq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      end
      else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
        if (io_enq_valid)	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
          enq_ptr_value <= enq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
        if (~empty)	// @[src/main/scala/chisel3/util/Decoupled.scala:261:25]
          deq_ptr_value <= deq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      end
      maybe_full <= ~io_flush & (io_enq_valid == ~empty ? maybe_full : io_enq_valid);	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :261:25, :276:{15,27}, :277:16, :279:15, :282:16, :285:19]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x32 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (io_enq_valid),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_3_old_preg,
        io_enq_bits_3_valid,
        io_enq_bits_2_old_preg,
        io_enq_bits_2_valid,
        io_enq_bits_1_old_preg,
        io_enq_bits_1_valid,
        io_enq_bits_0_old_preg,
        io_enq_bits_0_valid})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_0_valid = _ram_ext_R0_data[0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_0_old_preg = _ram_ext_R0_data[7:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_1_valid = _ram_ext_R0_data[8];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_1_old_preg = _ram_ext_R0_data[15:9];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_2_valid = _ram_ext_R0_data[16];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_2_old_preg = _ram_ext_R0_data[23:17];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_3_valid = _ram_ext_R0_data[24];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_3_old_preg = _ram_ext_R0_data[31:25];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

