# BDMA and DMAMUX2 interconnection and LPUART1 timing diagrams

**Source**: Page 84, Chunk 520  
**Category**: BDMA and DMAMUX2 interconnection and LPUART1 timing diagrams  
**Chunk Index**: 520

---

Figure 40. BDMA and DMAMUX2 interconnection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 320
Figure 41. Timing diagram of LPUART1 transmission with D3 domain
in Autonomous mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 323

---

**AI Reasoning**: The content focuses on the interconnection of BDMA and DMAMUX2, as well as timing diagrams related to LPUART1, which are features of the microcontroller. Grouping these under 'features' makes them easily discoverable for users interested in the functional aspects of the microcontroller.
