

================================================================
== Vitis HLS Report for 'ecc_encoder'
================================================================
* Date:           Tue Dec  7 19:30:19 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ecc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |       10|       10|         2|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      24|      2|    0|
|Multiplexer      |        -|    -|       -|     85|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|    184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |pattern_U     |pattern     |        0|   8|   1|    0|     5|    8|     1|           40|
    |temp_bit_V_U  |temp_bit_V  |        0|  16|   1|    0|     5|    8|     1|           40|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |            |        0|  24|   2|    0|    10|   16|     2|           80|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_175_p2      |         +|   0|  0|  11|           3|           1|
    |temp_bit_V_d0           |       and|   0|  0|   8|           8|           8|
    |icmp_ln42_fu_169_p2     |      icmp|   0|  0|   8|           3|           3|
    |xor_ln844_10_fu_232_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_11_fu_366_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_12_fu_380_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_13_fu_570_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_14_fu_584_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_15_fu_246_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_16_fu_394_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_17_fu_408_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_18_fu_598_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_19_fu_612_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_1_fu_310_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_20_fu_260_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_21_fu_422_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_22_fu_436_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_23_fu_626_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_24_fu_640_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_25_fu_274_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_26_fu_450_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_27_fu_464_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_28_fu_654_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_29_fu_668_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_2_fu_324_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_30_fu_288_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_31_fu_478_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_32_fu_492_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_33_fu_682_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_34_fu_696_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_3_fu_514_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_4_fu_528_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_5_fu_218_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_6_fu_338_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_7_fu_352_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_8_fu_542_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_9_fu_556_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_fu_204_p2     |       xor|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  97|          49|          47|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  37|          7|    1|          7|
    |i_fu_66              |   9|          2|    3|          6|
    |temp_bit_V_address0  |  25|          5|    3|         15|
    |temp_bit_V_address1  |  14|          3|    3|          9|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  85|         17|   10|         37|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  6|   0|    6|          0|
    |i_fu_66               |  3|   0|    3|          0|
    |xor_ln844_30_reg_754  |  1|   0|    1|          0|
    |xor_ln844_31_reg_769  |  1|   0|    1|          0|
    |xor_ln844_32_reg_774  |  1|   0|    1|          0|
    |zext_ln42_reg_726     |  3|   0|   64|         61|
    +----------------------+---+----+-----+-----------+
    |Total                 | 15|   0|   76|         61|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|data1            |   in|    8|     ap_none|         data1|        scalar|
|output_r         |  out|    5|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

