
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011a8 <.init>:
  4011a8:	stp	x29, x30, [sp, #-16]!
  4011ac:	mov	x29, sp
  4011b0:	bl	401894 <printf@plt+0x3f4>
  4011b4:	ldp	x29, x30, [sp], #16
  4011b8:	ret

Disassembly of section .plt:

00000000004011c0 <_Znam@plt-0x20>:
  4011c0:	stp	x16, x30, [sp, #-16]!
  4011c4:	adrp	x16, 42e000 <_ZdlPvm@@Base+0x1bc6c>
  4011c8:	ldr	x17, [x16, #4088]
  4011cc:	add	x16, x16, #0xff8
  4011d0:	br	x17
  4011d4:	nop
  4011d8:	nop
  4011dc:	nop

00000000004011e0 <_Znam@plt>:
  4011e0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16]
  4011e8:	add	x16, x16, #0x0
  4011ec:	br	x17

00000000004011f0 <fputs@plt>:
  4011f0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #8]
  4011f8:	add	x16, x16, #0x8
  4011fc:	br	x17

0000000000401200 <memcpy@plt>:
  401200:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #16]
  401208:	add	x16, x16, #0x10
  40120c:	br	x17

0000000000401210 <puts@plt>:
  401210:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #24]
  401218:	add	x16, x16, #0x18
  40121c:	br	x17

0000000000401220 <strlen@plt>:
  401220:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #32]
  401228:	add	x16, x16, #0x20
  40122c:	br	x17

0000000000401230 <fprintf@plt>:
  401230:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #40]
  401238:	add	x16, x16, #0x28
  40123c:	br	x17

0000000000401240 <putc@plt>:
  401240:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #48]
  401248:	add	x16, x16, #0x30
  40124c:	br	x17

0000000000401250 <fclose@plt>:
  401250:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #56]
  401258:	add	x16, x16, #0x38
  40125c:	br	x17

0000000000401260 <memcmp@plt>:
  401260:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #64]
  401268:	add	x16, x16, #0x40
  40126c:	br	x17

0000000000401270 <strtol@plt>:
  401270:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #72]
  401278:	add	x16, x16, #0x48
  40127c:	br	x17

0000000000401280 <free@plt>:
  401280:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #80]
  401288:	add	x16, x16, #0x50
  40128c:	br	x17

0000000000401290 <memset@plt>:
  401290:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #88]
  401298:	add	x16, x16, #0x58
  40129c:	br	x17

00000000004012a0 <strchr@plt>:
  4012a0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #96]
  4012a8:	add	x16, x16, #0x60
  4012ac:	br	x17

00000000004012b0 <_exit@plt>:
  4012b0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #104]
  4012b8:	add	x16, x16, #0x68
  4012bc:	br	x17

00000000004012c0 <strerror@plt>:
  4012c0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #112]
  4012c8:	add	x16, x16, #0x70
  4012cc:	br	x17

00000000004012d0 <strcpy@plt>:
  4012d0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #120]
  4012d8:	add	x16, x16, #0x78
  4012dc:	br	x17

00000000004012e0 <sprintf@plt>:
  4012e0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #128]
  4012e8:	add	x16, x16, #0x80
  4012ec:	br	x17

00000000004012f0 <putchar@plt>:
  4012f0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #136]
  4012f8:	add	x16, x16, #0x88
  4012fc:	br	x17

0000000000401300 <__libc_start_main@plt>:
  401300:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #144]
  401308:	add	x16, x16, #0x90
  40130c:	br	x17

0000000000401310 <memchr@plt>:
  401310:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #152]
  401318:	add	x16, x16, #0x98
  40131c:	br	x17

0000000000401320 <getc@plt>:
  401320:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #160]
  401328:	add	x16, x16, #0xa0
  40132c:	br	x17

0000000000401330 <strncmp@plt>:
  401330:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #168]
  401338:	add	x16, x16, #0xa8
  40133c:	br	x17

0000000000401340 <fputc@plt>:
  401340:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #176]
  401348:	add	x16, x16, #0xb0
  40134c:	br	x17

0000000000401350 <__ctype_b_loc@plt>:
  401350:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #184]
  401358:	add	x16, x16, #0xb8
  40135c:	br	x17

0000000000401360 <__isoc99_sscanf@plt>:
  401360:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #192]
  401368:	add	x16, x16, #0xc0
  40136c:	br	x17

0000000000401370 <__cxa_atexit@plt>:
  401370:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #200]
  401378:	add	x16, x16, #0xc8
  40137c:	br	x17

0000000000401380 <fflush@plt>:
  401380:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #208]
  401388:	add	x16, x16, #0xd0
  40138c:	br	x17

0000000000401390 <_ZdaPv@plt>:
  401390:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #216]
  401398:	add	x16, x16, #0xd8
  40139c:	br	x17

00000000004013a0 <__errno_location@plt>:
  4013a0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #224]
  4013a8:	add	x16, x16, #0xe0
  4013ac:	br	x17

00000000004013b0 <fopen@plt>:
  4013b0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #232]
  4013b8:	add	x16, x16, #0xe8
  4013bc:	br	x17

00000000004013c0 <strcmp@plt>:
  4013c0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #240]
  4013c8:	add	x16, x16, #0xf0
  4013cc:	br	x17

00000000004013d0 <write@plt>:
  4013d0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #248]
  4013d8:	add	x16, x16, #0xf8
  4013dc:	br	x17

00000000004013e0 <malloc@plt>:
  4013e0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #256]
  4013e8:	add	x16, x16, #0x100
  4013ec:	br	x17

00000000004013f0 <abort@plt>:
  4013f0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #264]
  4013f8:	add	x16, x16, #0x108
  4013fc:	br	x17

0000000000401400 <getenv@plt>:
  401400:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #272]
  401408:	add	x16, x16, #0x110
  40140c:	br	x17

0000000000401410 <__gxx_personality_v0@plt>:
  401410:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #280]
  401418:	add	x16, x16, #0x118
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #288]
  401428:	add	x16, x16, #0x120
  40142c:	br	x17

0000000000401430 <fwrite@plt>:
  401430:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #296]
  401438:	add	x16, x16, #0x128
  40143c:	br	x17

0000000000401440 <_Unwind_Resume@plt>:
  401440:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #304]
  401448:	add	x16, x16, #0x130
  40144c:	br	x17

0000000000401450 <ferror@plt>:
  401450:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #312]
  401458:	add	x16, x16, #0x138
  40145c:	br	x17

0000000000401460 <__gmon_start__@plt>:
  401460:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #320]
  401468:	add	x16, x16, #0x140
  40146c:	br	x17

0000000000401470 <__cxa_pure_virtual@plt>:
  401470:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #328]
  401478:	add	x16, x16, #0x148
  40147c:	br	x17

0000000000401480 <setbuf@plt>:
  401480:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #336]
  401488:	add	x16, x16, #0x150
  40148c:	br	x17

0000000000401490 <strcat@plt>:
  401490:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #344]
  401498:	add	x16, x16, #0x158
  40149c:	br	x17

00000000004014a0 <printf@plt>:
  4014a0:	adrp	x16, 42f000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #352]
  4014a8:	add	x16, x16, #0x160
  4014ac:	br	x17

Disassembly of section .text:

00000000004014b0 <_Znwm@@Base-0x10e34>:
  4014b0:	adrp	x0, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4014b4:	add	x0, x0, #0xd64
  4014b8:	b	410a94 <printf@plt+0xf5f4>
  4014bc:	stp	x29, x30, [sp, #-32]!
  4014c0:	str	x19, [sp, #16]
  4014c4:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4014c8:	add	x19, x19, #0xdc8
  4014cc:	add	x0, x19, #0x30
  4014d0:	mov	x29, sp
  4014d4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4014d8:	add	x0, x19, #0x20
  4014dc:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4014e0:	add	x0, x19, #0x10
  4014e4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4014e8:	mov	x0, x19
  4014ec:	ldr	x19, [sp, #16]
  4014f0:	ldp	x29, x30, [sp], #32
  4014f4:	b	412cd8 <_ZdlPvm@@Base+0x944>
  4014f8:	stp	x29, x30, [sp, #-48]!
  4014fc:	str	x21, [sp, #16]
  401500:	stp	x20, x19, [sp, #32]
  401504:	mov	x29, sp
  401508:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40150c:	add	x0, x0, #0xd98
  401510:	bl	410a94 <printf@plt+0xf5f4>
  401514:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401518:	add	x19, x19, #0xda0
  40151c:	mov	w8, #0x11                  	// #17
  401520:	mov	w0, #0x110                 	// #272
  401524:	str	w8, [x19, #8]
  401528:	bl	4011e0 <_Znam@plt>
  40152c:	movi	v0.2d, #0x0
  401530:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  401534:	str	x0, [x19]
  401538:	stp	q0, q0, [x0]
  40153c:	stp	q0, q0, [x0, #32]
  401540:	stp	q0, q0, [x0, #64]
  401544:	stp	q0, q0, [x0, #96]
  401548:	stp	q0, q0, [x0, #128]
  40154c:	stp	q0, q0, [x0, #160]
  401550:	stp	q0, q0, [x0, #192]
  401554:	stp	q0, q0, [x0, #224]
  401558:	str	q0, [x0, #256]
  40155c:	adrp	x0, 402000 <printf@plt+0xb60>
  401560:	add	x20, x20, #0x170
  401564:	add	x0, x0, #0x9f4
  401568:	mov	x1, x19
  40156c:	mov	x2, x20
  401570:	str	wzr, [x19, #12]
  401574:	bl	401370 <__cxa_atexit@plt>
  401578:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40157c:	add	x19, x19, #0xdb8
  401580:	mov	x0, x19
  401584:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  401588:	adrp	x0, 412000 <printf@plt+0x10b60>
  40158c:	add	x0, x0, #0xcd8
  401590:	mov	x1, x19
  401594:	mov	x2, x20
  401598:	bl	401370 <__cxa_atexit@plt>
  40159c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4015a0:	add	x19, x19, #0xdc8
  4015a4:	mov	x0, x19
  4015a8:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  4015ac:	add	x20, x19, #0x10
  4015b0:	mov	x0, x20
  4015b4:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  4015b8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4015bc:	add	x20, x20, #0xde8
  4015c0:	mov	x0, x20
  4015c4:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  4015c8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4015cc:	add	x20, x20, #0xdf8
  4015d0:	mov	x0, x20
  4015d4:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  4015d8:	ldp	x20, x19, [sp, #32]
  4015dc:	ldr	x21, [sp, #16]
  4015e0:	adrp	x0, 401000 <_Znam@plt-0x1e0>
  4015e4:	adrp	x2, 42f000 <_Znam@GLIBCXX_3.4>
  4015e8:	add	x0, x0, #0x4bc
  4015ec:	add	x2, x2, #0x170
  4015f0:	mov	x1, xzr
  4015f4:	ldp	x29, x30, [sp], #48
  4015f8:	b	401370 <__cxa_atexit@plt>
  4015fc:	mov	x21, x0
  401600:	sub	x20, x20, #0x10
  401604:	mov	x0, x20
  401608:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  40160c:	cmp	x19, x20
  401610:	b.ne	401600 <printf@plt+0x160>  // b.any
  401614:	mov	x0, x21
  401618:	bl	401440 <_Unwind_Resume@plt>
  40161c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401620:	add	x0, x0, #0xe18
  401624:	b	410a94 <printf@plt+0xf5f4>
  401628:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40162c:	add	x0, x0, #0xe50
  401630:	b	410a94 <printf@plt+0xf5f4>
  401634:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401638:	add	x0, x0, #0xe51
  40163c:	b	410a94 <printf@plt+0xf5f4>
  401640:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401644:	add	x0, x0, #0xe52
  401648:	b	410a94 <printf@plt+0xf5f4>
  40164c:	stp	x29, x30, [sp, #-32]!
  401650:	str	x19, [sp, #16]
  401654:	mov	x29, sp
  401658:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40165c:	add	x0, x0, #0xe58
  401660:	bl	410a94 <printf@plt+0xf5f4>
  401664:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  401668:	add	x0, x0, #0xe5c
  40166c:	mov	w2, #0x800                 	// #2048
  401670:	mov	w1, wzr
  401674:	bl	401290 <memset@plt>
  401678:	adrp	x19, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40167c:	add	x19, x19, #0x660
  401680:	mov	w8, #0x11                  	// #17
  401684:	mov	w0, #0x110                 	// #272
  401688:	str	w8, [x19, #8]
  40168c:	bl	4011e0 <_Znam@plt>
  401690:	movi	v0.2d, #0x0
  401694:	stp	q0, q0, [x0]
  401698:	stp	q0, q0, [x0, #32]
  40169c:	stp	q0, q0, [x0, #64]
  4016a0:	stp	q0, q0, [x0, #96]
  4016a4:	stp	q0, q0, [x0, #128]
  4016a8:	stp	q0, q0, [x0, #160]
  4016ac:	stp	q0, q0, [x0, #192]
  4016b0:	stp	q0, q0, [x0, #224]
  4016b4:	str	x0, [x19]
  4016b8:	str	wzr, [x19, #12]
  4016bc:	mov	x1, x19
  4016c0:	ldr	x19, [sp, #16]
  4016c4:	adrp	x8, 409000 <printf@plt+0x7b60>
  4016c8:	add	x8, x8, #0x850
  4016cc:	adrp	x2, 42f000 <_Znam@GLIBCXX_3.4>
  4016d0:	str	q0, [x0, #256]
  4016d4:	add	x2, x2, #0x170
  4016d8:	mov	x0, x8
  4016dc:	ldp	x29, x30, [sp], #32
  4016e0:	b	401370 <__cxa_atexit@plt>
  4016e4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4016e8:	add	x0, x0, #0x670
  4016ec:	b	410a94 <printf@plt+0xf5f4>
  4016f0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4016f4:	add	x0, x0, #0x671
  4016f8:	b	410a94 <printf@plt+0xf5f4>
  4016fc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401700:	add	x0, x0, #0x672
  401704:	b	410a94 <printf@plt+0xf5f4>
  401708:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40170c:	add	x0, x0, #0x673
  401710:	b	410a94 <printf@plt+0xf5f4>
  401714:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401718:	add	x0, x0, #0x674
  40171c:	b	410a94 <printf@plt+0xf5f4>
  401720:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401724:	add	x0, x0, #0x675
  401728:	b	410a94 <printf@plt+0xf5f4>
  40172c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  401730:	add	x0, x0, #0x676
  401734:	b	410a94 <printf@plt+0xf5f4>
  401738:	b	410a94 <printf@plt+0xf5f4>
  40173c:	stp	x29, x30, [sp, #-16]!
  401740:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  401744:	add	x0, x0, #0xa46
  401748:	mov	x29, sp
  40174c:	bl	401400 <getenv@plt>
  401750:	cbz	x0, 40175c <printf@plt+0x2bc>
  401754:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401758:	str	x0, [x8, #3096]
  40175c:	ldp	x29, x30, [sp], #16
  401760:	ret
  401764:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401768:	add	x0, x0, #0x21a
  40176c:	b	410a94 <printf@plt+0xf5f4>
  401770:	stp	x29, x30, [sp, #-64]!
  401774:	str	x23, [sp, #16]
  401778:	stp	x22, x21, [sp, #32]
  40177c:	stp	x20, x19, [sp, #48]
  401780:	mov	x29, sp
  401784:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401788:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40178c:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x7c6c>
  401790:	add	x19, x19, #0x220
  401794:	add	x20, x20, #0xca1
  401798:	add	x21, x21, #0xcb1
  40179c:	mov	w3, #0x1                   	// #1
  4017a0:	mov	w4, #0x1                   	// #1
  4017a4:	mov	x0, x19
  4017a8:	mov	x1, x20
  4017ac:	mov	x2, x21
  4017b0:	bl	41248c <_ZdlPvm@@Base+0xf8>
  4017b4:	adrp	x22, 412000 <printf@plt+0x10b60>
  4017b8:	adrp	x23, 42f000 <_Znam@GLIBCXX_3.4>
  4017bc:	add	x22, x22, #0x638
  4017c0:	add	x23, x23, #0x170
  4017c4:	mov	x0, x22
  4017c8:	mov	x1, x19
  4017cc:	mov	x2, x23
  4017d0:	bl	401370 <__cxa_atexit@plt>
  4017d4:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4017d8:	add	x19, x19, #0x230
  4017dc:	mov	w3, #0x1                   	// #1
  4017e0:	mov	x0, x19
  4017e4:	mov	x1, x20
  4017e8:	mov	x2, x21
  4017ec:	mov	w4, wzr
  4017f0:	bl	41248c <_ZdlPvm@@Base+0xf8>
  4017f4:	mov	x0, x22
  4017f8:	mov	x1, x19
  4017fc:	mov	x2, x23
  401800:	bl	401370 <__cxa_atexit@plt>
  401804:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401808:	add	x19, x19, #0x240
  40180c:	mov	x0, x19
  401810:	mov	x1, x20
  401814:	mov	x2, x21
  401818:	mov	w3, wzr
  40181c:	mov	w4, wzr
  401820:	bl	41248c <_ZdlPvm@@Base+0xf8>
  401824:	mov	x0, x22
  401828:	mov	x1, x19
  40182c:	mov	x2, x23
  401830:	ldp	x20, x19, [sp, #48]
  401834:	ldp	x22, x21, [sp, #32]
  401838:	ldr	x23, [sp, #16]
  40183c:	ldp	x29, x30, [sp], #64
  401840:	b	401370 <__cxa_atexit@plt>
  401844:	mov	x29, #0x0                   	// #0
  401848:	mov	x30, #0x0                   	// #0
  40184c:	mov	x5, x0
  401850:	ldr	x1, [sp]
  401854:	add	x2, sp, #0x8
  401858:	mov	x6, sp
  40185c:	movz	x0, #0x0, lsl #48
  401860:	movk	x0, #0x0, lsl #32
  401864:	movk	x0, #0x40, lsl #16
  401868:	movk	x0, #0x231c
  40186c:	movz	x3, #0x0, lsl #48
  401870:	movk	x3, #0x0, lsl #32
  401874:	movk	x3, #0x41, lsl #16
  401878:	movk	x3, #0x3860
  40187c:	movz	x4, #0x0, lsl #48
  401880:	movk	x4, #0x0, lsl #32
  401884:	movk	x4, #0x41, lsl #16
  401888:	movk	x4, #0x38e0
  40188c:	bl	401300 <__libc_start_main@plt>
  401890:	bl	4013f0 <abort@plt>
  401894:	adrp	x0, 42e000 <_ZdlPvm@@Base+0x1bc6c>
  401898:	ldr	x0, [x0, #4064]
  40189c:	cbz	x0, 4018a4 <printf@plt+0x404>
  4018a0:	b	401460 <__gmon_start__@plt>
  4018a4:	ret
  4018a8:	adrp	x0, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018ac:	add	x0, x0, #0xd48
  4018b0:	adrp	x1, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018b4:	add	x1, x1, #0xd48
  4018b8:	cmp	x1, x0
  4018bc:	b.eq	4018d4 <printf@plt+0x434>  // b.none
  4018c0:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  4018c4:	ldr	x1, [x1, #2304]
  4018c8:	cbz	x1, 4018d4 <printf@plt+0x434>
  4018cc:	mov	x16, x1
  4018d0:	br	x16
  4018d4:	ret
  4018d8:	adrp	x0, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018dc:	add	x0, x0, #0xd48
  4018e0:	adrp	x1, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018e4:	add	x1, x1, #0xd48
  4018e8:	sub	x1, x1, x0
  4018ec:	lsr	x2, x1, #63
  4018f0:	add	x1, x2, x1, asr #3
  4018f4:	cmp	xzr, x1, asr #1
  4018f8:	asr	x1, x1, #1
  4018fc:	b.eq	401914 <printf@plt+0x474>  // b.none
  401900:	adrp	x2, 413000 <_ZdlPvm@@Base+0xc6c>
  401904:	ldr	x2, [x2, #2312]
  401908:	cbz	x2, 401914 <printf@plt+0x474>
  40190c:	mov	x16, x2
  401910:	br	x16
  401914:	ret
  401918:	stp	x29, x30, [sp, #-32]!
  40191c:	mov	x29, sp
  401920:	str	x19, [sp, #16]
  401924:	adrp	x19, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401928:	ldrb	w0, [x19, #3424]
  40192c:	cbnz	w0, 40193c <printf@plt+0x49c>
  401930:	bl	4018a8 <printf@plt+0x408>
  401934:	mov	w0, #0x1                   	// #1
  401938:	strb	w0, [x19, #3424]
  40193c:	ldr	x19, [sp, #16]
  401940:	ldp	x29, x30, [sp], #32
  401944:	ret
  401948:	b	4018d8 <printf@plt+0x438>
  40194c:	sub	sp, sp, #0x50
  401950:	stp	x29, x30, [sp, #16]
  401954:	stp	x24, x23, [sp, #32]
  401958:	stp	x22, x21, [sp, #48]
  40195c:	stp	x20, x19, [sp, #64]
  401960:	add	x29, sp, #0x10
  401964:	mov	x20, x0
  401968:	mov	x0, x1
  40196c:	mov	x19, x1
  401970:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  401974:	adrp	x24, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401978:	adrp	x21, 413000 <_ZdlPvm@@Base+0xc6c>
  40197c:	adrp	x22, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401980:	add	x24, x24, #0xc2c
  401984:	add	x21, x21, #0xa60
  401988:	add	x22, x22, #0x198
  40198c:	b	4019a8 <printf@plt+0x508>
  401990:	ldr	x9, [x19]
  401994:	add	w10, w8, #0x1
  401998:	str	w10, [x19, #8]
  40199c:	strb	w23, [x9, w8, sxtw]
  4019a0:	cmp	w23, #0xa
  4019a4:	b.eq	401a10 <printf@plt+0x570>  // b.none
  4019a8:	mov	x0, x20
  4019ac:	bl	401320 <getc@plt>
  4019b0:	cmn	w0, #0x1
  4019b4:	b.eq	401a10 <printf@plt+0x570>  // b.none
  4019b8:	mov	w23, w0
  4019bc:	tbnz	w0, #31, 4019f4 <printf@plt+0x554>
  4019c0:	ldrb	w8, [x24, w23, uxtw]
  4019c4:	cbz	w8, 4019f4 <printf@plt+0x554>
  4019c8:	mov	x0, sp
  4019cc:	mov	w1, w23
  4019d0:	bl	410ca0 <printf@plt+0xf800>
  4019d4:	mov	x1, sp
  4019d8:	mov	x0, x21
  4019dc:	mov	x2, x22
  4019e0:	mov	x3, x22
  4019e4:	bl	410ec8 <printf@plt+0xfa28>
  4019e8:	cmp	w23, #0xa
  4019ec:	b.ne	4019a8 <printf@plt+0x508>  // b.any
  4019f0:	b	401a10 <printf@plt+0x570>
  4019f4:	ldp	w8, w9, [x19, #8]
  4019f8:	cmp	w8, w9
  4019fc:	b.lt	401990 <printf@plt+0x4f0>  // b.tstop
  401a00:	mov	x0, x19
  401a04:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  401a08:	ldr	w8, [x19, #8]
  401a0c:	b	401990 <printf@plt+0x4f0>
  401a10:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401a14:	ldr	w9, [x8, #540]
  401a18:	ldp	x22, x21, [sp, #48]
  401a1c:	ldp	x24, x23, [sp, #32]
  401a20:	ldp	x29, x30, [sp, #16]
  401a24:	add	w9, w9, #0x1
  401a28:	str	w9, [x8, #540]
  401a2c:	ldr	w8, [x19, #8]
  401a30:	ldp	x20, x19, [sp, #64]
  401a34:	cmp	w8, #0x0
  401a38:	cset	w0, gt
  401a3c:	add	sp, sp, #0x50
  401a40:	ret
  401a44:	sub	sp, sp, #0xc0
  401a48:	stp	x29, x30, [sp, #96]
  401a4c:	stp	x28, x27, [sp, #112]
  401a50:	stp	x26, x25, [sp, #128]
  401a54:	stp	x24, x23, [sp, #144]
  401a58:	stp	x22, x21, [sp, #160]
  401a5c:	stp	x20, x19, [sp, #176]
  401a60:	add	x29, sp, #0x60
  401a64:	mov	x19, x0
  401a68:	add	x0, sp, #0x20
  401a6c:	mov	x20, x1
  401a70:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  401a74:	add	x0, sp, #0x10
  401a78:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  401a7c:	mov	x0, sp
  401a80:	mov	x1, x20
  401a84:	bl	412bbc <_ZdlPvm@@Base+0x828>
  401a88:	ldp	w8, w9, [sp, #8]
  401a8c:	cmp	w8, w9
  401a90:	b.lt	401aa0 <printf@plt+0x600>  // b.tstop
  401a94:	mov	x0, sp
  401a98:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  401a9c:	ldr	w8, [sp, #8]
  401aa0:	ldr	x9, [sp]
  401aa4:	add	w10, w8, #0x1
  401aa8:	str	w10, [sp, #8]
  401aac:	strb	wzr, [x9, w8, sxtw]
  401ab0:	mov	x0, sp
  401ab4:	bl	4122e0 <printf@plt+0x10e40>
  401ab8:	adrp	x26, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401abc:	ldr	x1, [sp]
  401ac0:	ldr	w8, [x26, #3472]
  401ac4:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401ac8:	str	x1, [x9, #424]
  401acc:	cbnz	w8, 401adc <printf@plt+0x63c>
  401ad0:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  401ad4:	add	x0, x0, #0xa82
  401ad8:	bl	4014a0 <printf@plt>
  401adc:	adrp	x20, 413000 <_ZdlPvm@@Base+0xc6c>
  401ae0:	adrp	x25, 413000 <_ZdlPvm@@Base+0xc6c>
  401ae4:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401ae8:	add	x20, x20, #0xd39
  401aec:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401af0:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401af4:	add	x25, x25, #0xd62
  401af8:	str	wzr, [x8, #540]
  401afc:	b	401b20 <printf@plt+0x680>
  401b00:	ldr	w8, [sp, #40]
  401b04:	sub	w1, w8, #0x1
  401b08:	add	x0, sp, #0x20
  401b0c:	bl	41343c <_ZdlPvm@@Base+0x10a8>
  401b10:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b14:	ldr	x1, [x8, #3408]
  401b18:	add	x0, sp, #0x20
  401b1c:	bl	413708 <_ZdlPvm@@Base+0x1374>
  401b20:	add	x1, sp, #0x20
  401b24:	mov	x0, x19
  401b28:	bl	40194c <printf@plt+0x4ac>
  401b2c:	cbz	w0, 402278 <printf@plt+0xdd8>
  401b30:	ldr	w8, [sp, #40]
  401b34:	cmp	w8, #0x4
  401b38:	b.lt	401ee8 <printf@plt+0xa48>  // b.tstop
  401b3c:	ldr	x8, [sp, #32]
  401b40:	ldrb	w9, [x8]
  401b44:	cmp	w9, #0x2e
  401b48:	b.ne	401c38 <printf@plt+0x798>  // b.any
  401b4c:	ldrb	w9, [x8, #1]
  401b50:	cmp	w9, #0x6c
  401b54:	b.ne	401c38 <printf@plt+0x798>  // b.any
  401b58:	ldr	w9, [sp, #40]
  401b5c:	cmp	w9, #0x2
  401b60:	b.gt	401b74 <printf@plt+0x6d4>
  401b64:	mov	w0, #0x62                  	// #98
  401b68:	mov	x1, x20
  401b6c:	bl	41082c <printf@plt+0xf38c>
  401b70:	ldr	x8, [sp, #32]
  401b74:	ldrb	w9, [x8, #2]
  401b78:	cmp	w9, #0x66
  401b7c:	b.ne	401c38 <printf@plt+0x798>  // b.any
  401b80:	ldr	w9, [sp, #40]
  401b84:	cmp	w9, #0x3
  401b88:	b.gt	401b9c <printf@plt+0x6fc>
  401b8c:	mov	w0, #0x62                  	// #98
  401b90:	mov	x1, x20
  401b94:	bl	41082c <printf@plt+0xf38c>
  401b98:	ldr	x8, [sp, #32]
  401b9c:	ldrb	w9, [x8, #3]
  401ba0:	cmp	w9, #0x20
  401ba4:	b.ne	401c04 <printf@plt+0x764>  // b.any
  401ba8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401bac:	ldr	x1, [x8, #3408]
  401bb0:	add	x0, sp, #0x20
  401bb4:	bl	413708 <_ZdlPvm@@Base+0x1374>
  401bb8:	ldp	w8, w9, [sp, #40]
  401bbc:	cmp	w8, w9
  401bc0:	b.lt	401bd0 <printf@plt+0x730>  // b.tstop
  401bc4:	add	x0, sp, #0x20
  401bc8:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  401bcc:	ldr	w8, [sp, #40]
  401bd0:	ldr	x9, [sp, #32]
  401bd4:	add	w10, w8, #0x1
  401bd8:	str	w10, [sp, #40]
  401bdc:	strb	wzr, [x9, w8, sxtw]
  401be0:	ldr	x8, [sp, #32]
  401be4:	add	x0, x8, #0x3
  401be8:	bl	412154 <printf@plt+0x10cb4>
  401bec:	cbz	w0, 401b20 <printf@plt+0x680>
  401bf0:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401bf4:	ldr	w8, [x9, #540]
  401bf8:	sub	w8, w8, #0x1
  401bfc:	str	w8, [x9, #540]
  401c00:	b	401b20 <printf@plt+0x680>
  401c04:	ldr	w10, [sp, #40]
  401c08:	cmp	w10, #0x3
  401c0c:	b.gt	401c24 <printf@plt+0x784>
  401c10:	mov	w0, #0x62                  	// #98
  401c14:	mov	x1, x20
  401c18:	bl	41082c <printf@plt+0xf38c>
  401c1c:	ldr	x8, [sp, #32]
  401c20:	ldrb	w9, [x8, #3]
  401c24:	cmp	w9, #0xa
  401c28:	b.eq	401ba8 <printf@plt+0x708>  // b.none
  401c2c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401c30:	ldr	w9, [x9, #3456]
  401c34:	cbnz	w9, 401ba8 <printf@plt+0x708>
  401c38:	ldr	w9, [sp, #40]
  401c3c:	cmp	w9, #0x4
  401c40:	b.lt	401ee8 <printf@plt+0xa48>  // b.tstop
  401c44:	ldrb	w9, [x8]
  401c48:	cmp	w9, #0x2e
  401c4c:	b.ne	401ee8 <printf@plt+0xa48>  // b.any
  401c50:	ldrb	w9, [x8, #1]
  401c54:	cmp	w9, #0x45
  401c58:	b.ne	401ee8 <printf@plt+0xa48>  // b.any
  401c5c:	ldr	w9, [sp, #40]
  401c60:	cmp	w9, #0x2
  401c64:	b.gt	401c78 <printf@plt+0x7d8>
  401c68:	mov	w0, #0x62                  	// #98
  401c6c:	mov	x1, x20
  401c70:	bl	41082c <printf@plt+0xf38c>
  401c74:	ldr	x8, [sp, #32]
  401c78:	ldrb	w9, [x8, #2]
  401c7c:	cmp	w9, #0x51
  401c80:	b.ne	401ee8 <printf@plt+0xa48>  // b.any
  401c84:	ldr	w9, [sp, #40]
  401c88:	cmp	w9, #0x3
  401c8c:	b.gt	401ca0 <printf@plt+0x800>
  401c90:	mov	w0, #0x62                  	// #98
  401c94:	mov	x1, x20
  401c98:	bl	41082c <printf@plt+0xf38c>
  401c9c:	ldr	x8, [sp, #32]
  401ca0:	ldrb	w8, [x8, #3]
  401ca4:	cmp	w8, #0x20
  401ca8:	b.ne	401eb4 <printf@plt+0xa14>  // b.any
  401cac:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401cb0:	ldr	x1, [x8, #3408]
  401cb4:	add	x0, sp, #0x20
  401cb8:	bl	413708 <_ZdlPvm@@Base+0x1374>
  401cbc:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401cc0:	ldr	w21, [x8, #540]
  401cc4:	add	x0, sp, #0x10
  401cc8:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  401ccc:	add	w28, w21, #0x1
  401cd0:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401cd4:	add	x21, x21, #0x198
  401cd8:	b	401d00 <printf@plt+0x860>
  401cdc:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  401ce0:	add	x0, x0, #0xaa3
  401ce4:	mov	x1, x21
  401ce8:	mov	x2, x21
  401cec:	mov	x3, x21
  401cf0:	bl	410f30 <printf@plt+0xfa90>
  401cf4:	add	x0, sp, #0x10
  401cf8:	add	x1, sp, #0x20
  401cfc:	bl	413010 <_ZdlPvm@@Base+0xc7c>
  401d00:	add	x1, sp, #0x20
  401d04:	mov	x0, x19
  401d08:	bl	40194c <printf@plt+0x4ac>
  401d0c:	cbnz	w0, 401d28 <printf@plt+0x888>
  401d10:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  401d14:	add	x0, x0, #0xa8c
  401d18:	mov	x1, x21
  401d1c:	mov	x2, x21
  401d20:	mov	x3, x21
  401d24:	bl	410f30 <printf@plt+0xfa90>
  401d28:	ldr	w8, [sp, #40]
  401d2c:	cmp	w8, #0x3
  401d30:	b.lt	401cf4 <printf@plt+0x854>  // b.tstop
  401d34:	ldr	x8, [sp, #32]
  401d38:	ldrb	w9, [x8]
  401d3c:	cmp	w9, #0x2e
  401d40:	b.ne	401cf4 <printf@plt+0x854>  // b.any
  401d44:	ldrb	w9, [x8, #1]
  401d48:	cmp	w9, #0x45
  401d4c:	b.ne	401cf4 <printf@plt+0x854>  // b.any
  401d50:	ldr	w9, [sp, #40]
  401d54:	cmp	w9, #0x2
  401d58:	b.gt	401d6c <printf@plt+0x8cc>
  401d5c:	mov	w0, #0x62                  	// #98
  401d60:	mov	x1, x20
  401d64:	bl	41082c <printf@plt+0xf38c>
  401d68:	ldr	x8, [sp, #32]
  401d6c:	ldrb	w9, [x8, #2]
  401d70:	cmp	w9, #0x4e
  401d74:	b.ne	401dd8 <printf@plt+0x938>  // b.any
  401d78:	ldr	w9, [sp, #40]
  401d7c:	cmp	w9, #0x3
  401d80:	b.eq	401e30 <printf@plt+0x990>  // b.none
  401d84:	b.gt	401d98 <printf@plt+0x8f8>
  401d88:	mov	w0, #0x62                  	// #98
  401d8c:	mov	x1, x20
  401d90:	bl	41082c <printf@plt+0xf38c>
  401d94:	ldr	x8, [sp, #32]
  401d98:	ldrb	w9, [x8, #3]
  401d9c:	cmp	w9, #0x20
  401da0:	b.eq	401e30 <printf@plt+0x990>  // b.none
  401da4:	ldr	w10, [sp, #40]
  401da8:	cmp	w10, #0x3
  401dac:	b.gt	401dc4 <printf@plt+0x924>
  401db0:	mov	w0, #0x62                  	// #98
  401db4:	mov	x1, x20
  401db8:	bl	41082c <printf@plt+0xf38c>
  401dbc:	ldr	x8, [sp, #32]
  401dc0:	ldrb	w9, [x8, #3]
  401dc4:	cmp	w9, #0xa
  401dc8:	b.eq	401e30 <printf@plt+0x990>  // b.none
  401dcc:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dd0:	ldr	w9, [x9, #3456]
  401dd4:	cbnz	w9, 401e30 <printf@plt+0x990>
  401dd8:	ldr	w9, [sp, #40]
  401ddc:	cmp	w9, #0x2
  401de0:	b.gt	401df8 <printf@plt+0x958>
  401de4:	mov	w0, #0x62                  	// #98
  401de8:	mov	x1, x20
  401dec:	bl	41082c <printf@plt+0xf38c>
  401df0:	ldr	x8, [sp, #32]
  401df4:	ldr	w9, [sp, #40]
  401df8:	ldrb	w10, [x8, #2]
  401dfc:	cmp	w10, #0x51
  401e00:	b.ne	401cf4 <printf@plt+0x854>  // b.any
  401e04:	cmp	w9, #0x4
  401e08:	b.lt	401cf4 <printf@plt+0x854>  // b.tstop
  401e0c:	ldrb	w8, [x8, #3]
  401e10:	cmp	w8, #0x20
  401e14:	b.eq	401cdc <printf@plt+0x83c>  // b.none
  401e18:	cmp	w8, #0xa
  401e1c:	b.eq	401cdc <printf@plt+0x83c>  // b.none
  401e20:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e24:	ldr	w8, [x8, #3456]
  401e28:	cbz	w8, 401cf4 <printf@plt+0x854>
  401e2c:	b	401cdc <printf@plt+0x83c>
  401e30:	ldp	w8, w9, [sp, #24]
  401e34:	cmp	w8, w9
  401e38:	b.lt	401e48 <printf@plt+0x9a8>  // b.tstop
  401e3c:	add	x0, sp, #0x10
  401e40:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  401e44:	ldr	w8, [sp, #24]
  401e48:	ldr	x9, [sp, #16]
  401e4c:	add	w10, w8, #0x1
  401e50:	str	w10, [sp, #24]
  401e54:	strb	wzr, [x9, w8, sxtw]
  401e58:	bl	406a4c <printf@plt+0x55ac>
  401e5c:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401e60:	ldr	x0, [sp, #16]
  401e64:	ldr	x1, [x8, #424]
  401e68:	mov	w2, w28
  401e6c:	bl	403fcc <printf@plt+0x2b2c>
  401e70:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e74:	str	wzr, [x8, #3440]
  401e78:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e7c:	str	wzr, [x8, #3444]
  401e80:	bl	40fd44 <printf@plt+0xe8a4>
  401e84:	bl	406ad0 <printf@plt+0x5630>
  401e88:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e8c:	ldr	w8, [x8, #3440]
  401e90:	cbz	w8, 402248 <printf@plt+0xda8>
  401e94:	ldr	w8, [x26, #3472]
  401e98:	cmp	w8, #0x1
  401e9c:	b.ne	40222c <printf@plt+0xd8c>  // b.any
  401ea0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ea4:	ldr	x1, [x8, #3408]
  401ea8:	mov	w0, #0xa                   	// #10
  401eac:	bl	401240 <putc@plt>
  401eb0:	b	402248 <printf@plt+0xda8>
  401eb4:	ldr	w9, [sp, #40]
  401eb8:	cmp	w9, #0x3
  401ebc:	b.gt	401ed4 <printf@plt+0xa34>
  401ec0:	mov	w0, #0x62                  	// #98
  401ec4:	mov	x1, x20
  401ec8:	bl	41082c <printf@plt+0xf38c>
  401ecc:	ldr	x8, [sp, #32]
  401ed0:	ldrb	w8, [x8, #3]
  401ed4:	cmp	w8, #0xa
  401ed8:	b.eq	401cac <printf@plt+0x80c>  // b.none
  401edc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ee0:	ldr	w8, [x8, #3456]
  401ee4:	cbnz	w8, 401cac <printf@plt+0x80c>
  401ee8:	ldrb	w1, [x22, #3432]
  401eec:	cbz	w1, 401b10 <printf@plt+0x670>
  401ef0:	add	x0, sp, #0x20
  401ef4:	bl	4134fc <_ZdlPvm@@Base+0x1168>
  401ef8:	tbnz	w0, #31, 401b10 <printf@plt+0x670>
  401efc:	ldp	w8, w9, [sp, #40]
  401f00:	cmp	w8, w9
  401f04:	b.lt	401f14 <printf@plt+0xa74>  // b.tstop
  401f08:	add	x0, sp, #0x20
  401f0c:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  401f10:	ldr	w8, [sp, #40]
  401f14:	ldr	x9, [sp, #32]
  401f18:	add	w10, w8, #0x1
  401f1c:	str	w10, [sp, #40]
  401f20:	strb	wzr, [x9, w8, sxtw]
  401f24:	ldr	w8, [sp, #40]
  401f28:	cmp	w8, #0x0
  401f2c:	b.gt	401f3c <printf@plt+0xa9c>
  401f30:	mov	w0, #0x62                  	// #98
  401f34:	mov	x1, x20
  401f38:	bl	41082c <printf@plt+0xf38c>
  401f3c:	ldr	x28, [sp, #32]
  401f40:	ldrb	w1, [x22, #3432]
  401f44:	mov	x0, x28
  401f48:	bl	40287c <printf@plt+0x13dc>
  401f4c:	cbz	x0, 401b00 <printf@plt+0x660>
  401f50:	mov	x23, x0
  401f54:	bl	406a4c <printf@plt+0x55ac>
  401f58:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f5c:	mov	w9, #0x1                   	// #1
  401f60:	str	w9, [x8, #3444]
  401f64:	b	401f80 <printf@plt+0xae0>
  401f68:	add	x28, x28, #0x1
  401f6c:	ldrb	w1, [x22, #3432]
  401f70:	mov	x0, x28
  401f74:	bl	40287c <printf@plt+0x13dc>
  401f78:	mov	x23, x0
  401f7c:	cbz	x0, 402180 <printf@plt+0xce0>
  401f80:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401f84:	ldr	w8, [x8, #3460]
  401f88:	cbz	w8, 401fa4 <printf@plt+0xb04>
  401f8c:	ldrb	w21, [x27, #3436]
  401f90:	add	x24, x23, #0x1
  401f94:	mov	x0, x24
  401f98:	mov	w1, w21
  401f9c:	bl	4012a0 <strchr@plt>
  401fa0:	cbz	x0, 4021a0 <printf@plt+0xd00>
  401fa4:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  401fa8:	ldr	w24, [x8, #540]
  401fac:	strb	wzr, [x23]
  401fb0:	mov	x0, x28
  401fb4:	bl	406aec <printf@plt+0x564c>
  401fb8:	add	x0, sp, #0x10
  401fbc:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  401fc0:	ldrb	w1, [x27, #3436]
  401fc4:	add	x23, x23, #0x1
  401fc8:	b	401ff0 <printf@plt+0xb50>
  401fcc:	ldr	x9, [sp, #32]
  401fd0:	add	w10, w8, #0x1
  401fd4:	str	w10, [sp, #40]
  401fd8:	strb	wzr, [x9, w8, sxtw]
  401fdc:	ldr	w8, [sp, #40]
  401fe0:	cmp	w8, #0x0
  401fe4:	b.le	40206c <printf@plt+0xbcc>
  401fe8:	ldr	x23, [sp, #32]
  401fec:	ldrb	w1, [x27, #3436]
  401ff0:	mov	x0, x23
  401ff4:	bl	4012a0 <strchr@plt>
  401ff8:	cbnz	x0, 40207c <printf@plt+0xbdc>
  401ffc:	add	x0, sp, #0x10
  402000:	mov	x1, x23
  402004:	bl	412f38 <_ZdlPvm@@Base+0xba4>
  402008:	add	x1, sp, #0x20
  40200c:	mov	x0, x19
  402010:	bl	40194c <printf@plt+0x4ac>
  402014:	cbnz	w0, 402050 <printf@plt+0xbb0>
  402018:	ldrb	w1, [x22, #3432]
  40201c:	sub	x0, x29, #0x10
  402020:	bl	410cc0 <printf@plt+0xf820>
  402024:	sub	x0, x29, #0x20
  402028:	mov	w1, w24
  40202c:	bl	410ca0 <printf@plt+0xf800>
  402030:	ldrb	w1, [x27, #3436]
  402034:	add	x0, sp, #0x30
  402038:	bl	410cc0 <printf@plt+0xf820>
  40203c:	sub	x1, x29, #0x10
  402040:	sub	x2, x29, #0x20
  402044:	add	x3, sp, #0x30
  402048:	mov	x0, x25
  40204c:	bl	410f30 <printf@plt+0xfa90>
  402050:	ldp	w8, w9, [sp, #40]
  402054:	cmp	w8, w9
  402058:	b.lt	401fcc <printf@plt+0xb2c>  // b.tstop
  40205c:	add	x0, sp, #0x20
  402060:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  402064:	ldr	w8, [sp, #40]
  402068:	b	401fcc <printf@plt+0xb2c>
  40206c:	mov	w0, #0x62                  	// #98
  402070:	mov	x1, x20
  402074:	bl	41082c <printf@plt+0xf38c>
  402078:	b	401fe8 <printf@plt+0xb48>
  40207c:	mov	x28, x0
  402080:	strb	wzr, [x0]
  402084:	add	x0, sp, #0x10
  402088:	mov	x1, x23
  40208c:	bl	412f38 <_ZdlPvm@@Base+0xba4>
  402090:	ldp	w8, w9, [sp, #24]
  402094:	cmp	w8, w9
  402098:	b.lt	4020a8 <printf@plt+0xc08>  // b.tstop
  40209c:	add	x0, sp, #0x10
  4020a0:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4020a4:	ldr	w8, [sp, #24]
  4020a8:	ldr	x9, [sp, #16]
  4020ac:	add	w10, w8, #0x1
  4020b0:	str	w10, [sp, #24]
  4020b4:	strb	wzr, [x9, w8, sxtw]
  4020b8:	ldr	w8, [x26, #3472]
  4020bc:	cbnz	w8, 4020f4 <printf@plt+0xc54>
  4020c0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020c4:	ldr	w8, [x8, #3464]
  4020c8:	cbz	w8, 4020f4 <printf@plt+0xc54>
  4020cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4020d0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  4020d4:	add	x0, x0, #0xd91
  4020d8:	add	x1, x1, #0xead
  4020dc:	bl	4014a0 <printf@plt>
  4020e0:	bl	411fc4 <printf@plt+0x10b24>
  4020e4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020e8:	ldr	x1, [x8, #3408]
  4020ec:	mov	w0, #0xa                   	// #10
  4020f0:	bl	401240 <putc@plt>
  4020f4:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4020f8:	ldr	x0, [sp, #16]
  4020fc:	ldr	x1, [x8, #424]
  402100:	mov	w2, w24
  402104:	bl	403fcc <printf@plt+0x2b2c>
  402108:	bl	40fd44 <printf@plt+0xe8a4>
  40210c:	ldr	w8, [x26, #3472]
  402110:	cbnz	w8, 40214c <printf@plt+0xcac>
  402114:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402118:	ldr	w9, [x9, #3464]
  40211c:	cbz	w9, 40214c <printf@plt+0xcac>
  402120:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  402124:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  402128:	add	x0, x0, #0xd91
  40212c:	add	x1, x1, #0xead
  402130:	bl	4014a0 <printf@plt>
  402134:	bl	412020 <printf@plt+0x10b80>
  402138:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40213c:	ldr	x1, [x8, #3408]
  402140:	mov	w0, #0xa                   	// #10
  402144:	bl	401240 <putc@plt>
  402148:	ldr	w8, [x26, #3472]
  40214c:	cmp	w8, #0x1
  402150:	b.ne	402164 <printf@plt+0xcc4>  // b.any
  402154:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402158:	ldr	x1, [x8, #3408]
  40215c:	mov	w0, #0xa                   	// #10
  402160:	bl	401240 <putc@plt>
  402164:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402168:	ldr	w8, [x8, #3468]
  40216c:	cbz	w8, 401f68 <printf@plt+0xac8>
  402170:	ldrb	w8, [x28, #1]!
  402174:	cmp	w8, #0x20
  402178:	b.eq	402170 <printf@plt+0xcd0>  // b.none
  40217c:	b	401f6c <printf@plt+0xacc>
  402180:	mov	w1, #0xa                   	// #10
  402184:	mov	x0, x28
  402188:	bl	4012a0 <strchr@plt>
  40218c:	cbz	x0, 402194 <printf@plt+0xcf4>
  402190:	strb	wzr, [x0]
  402194:	mov	x0, x28
  402198:	bl	406aec <printf@plt+0x564c>
  40219c:	b	4021e4 <printf@plt+0xd44>
  4021a0:	sub	x0, x29, #0x10
  4021a4:	mov	w1, w21
  4021a8:	bl	410cc0 <printf@plt+0xf820>
  4021ac:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4021b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4021b4:	add	x2, x2, #0x198
  4021b8:	sub	x1, x29, #0x10
  4021bc:	add	x0, x0, #0xd55
  4021c0:	mov	x3, x2
  4021c4:	bl	410ec8 <printf@plt+0xfa28>
  4021c8:	mov	w1, #0xa                   	// #10
  4021cc:	mov	x0, x24
  4021d0:	bl	4012a0 <strchr@plt>
  4021d4:	cbz	x0, 4021dc <printf@plt+0xd3c>
  4021d8:	strb	wzr, [x0]
  4021dc:	mov	x0, x28
  4021e0:	bl	406aec <printf@plt+0x564c>
  4021e4:	bl	406ad0 <printf@plt+0x5630>
  4021e8:	ldr	w8, [x26, #3472]
  4021ec:	cbnz	w8, 402204 <printf@plt+0xd64>
  4021f0:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4021f4:	ldr	w1, [x8, #540]
  4021f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4021fc:	add	x0, x0, #0xaae
  402200:	bl	4014a0 <printf@plt>
  402204:	bl	406a90 <printf@plt+0x55f0>
  402208:	ldr	w8, [x26, #3472]
  40220c:	cbnz	w8, 401b20 <printf@plt+0x680>
  402210:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402214:	ldr	w8, [x8, #540]
  402218:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  40221c:	add	x0, x0, #0xaae
  402220:	add	w1, w8, #0x1
  402224:	bl	4014a0 <printf@plt>
  402228:	b	401b20 <printf@plt+0x680>
  40222c:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402230:	ldr	w8, [x8, #540]
  402234:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  402238:	add	x0, x0, #0xaae
  40223c:	sub	w1, w8, #0x1
  402240:	bl	4014a0 <printf@plt>
  402244:	bl	406a90 <printf@plt+0x55f0>
  402248:	ldr	w8, [x26, #3472]
  40224c:	cbnz	w8, 402264 <printf@plt+0xdc4>
  402250:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402254:	ldr	w1, [x8, #540]
  402258:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  40225c:	add	x0, x0, #0xaae
  402260:	bl	4014a0 <printf@plt>
  402264:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402268:	ldr	x1, [x8, #3408]
  40226c:	add	x0, sp, #0x20
  402270:	bl	413708 <_ZdlPvm@@Base+0x1374>
  402274:	b	401b20 <printf@plt+0x680>
  402278:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40227c:	str	xzr, [x8, #424]
  402280:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402284:	mov	x0, sp
  402288:	str	wzr, [x8, #540]
  40228c:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  402290:	add	x0, sp, #0x10
  402294:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  402298:	add	x0, sp, #0x20
  40229c:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4022a0:	ldp	x20, x19, [sp, #176]
  4022a4:	ldp	x22, x21, [sp, #160]
  4022a8:	ldp	x24, x23, [sp, #144]
  4022ac:	ldp	x26, x25, [sp, #128]
  4022b0:	ldp	x28, x27, [sp, #112]
  4022b4:	ldp	x29, x30, [sp, #96]
  4022b8:	add	sp, sp, #0xc0
  4022bc:	ret
  4022c0:	mov	x19, x0
  4022c4:	b	4022f0 <printf@plt+0xe50>
  4022c8:	mov	x19, x0
  4022cc:	b	4022f8 <printf@plt+0xe58>
  4022d0:	b	4022e4 <printf@plt+0xe44>
  4022d4:	b	4022e4 <printf@plt+0xe44>
  4022d8:	b	4022e4 <printf@plt+0xe44>
  4022dc:	b	4022e4 <printf@plt+0xe44>
  4022e0:	b	4022e4 <printf@plt+0xe44>
  4022e4:	mov	x19, x0
  4022e8:	mov	x0, sp
  4022ec:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4022f0:	add	x0, sp, #0x10
  4022f4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4022f8:	add	x0, sp, #0x20
  4022fc:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  402300:	mov	x0, x19
  402304:	bl	401440 <_Unwind_Resume@plt>
  402308:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40230c:	ldr	x2, [x8, #592]
  402310:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  402314:	add	x1, x1, #0xab6
  402318:	b	401230 <fprintf@plt>
  40231c:	sub	sp, sp, #0x80
  402320:	stp	x29, x30, [sp, #32]
  402324:	stp	x28, x27, [sp, #48]
  402328:	stp	x26, x25, [sp, #64]
  40232c:	stp	x24, x23, [sp, #80]
  402330:	stp	x22, x21, [sp, #96]
  402334:	stp	x20, x19, [sp, #112]
  402338:	add	x29, sp, #0x20
  40233c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402340:	mov	w19, w0
  402344:	ldr	x8, [x1]
  402348:	ldr	x0, [x9, #3416]
  40234c:	mov	x20, x1
  402350:	adrp	x1, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402354:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402358:	add	x1, x1, #0xd94
  40235c:	str	x8, [x9, #592]
  402360:	bl	401480 <setbuf@plt>
  402364:	adrp	x21, 413000 <_ZdlPvm@@Base+0xc6c>
  402368:	adrp	x22, 413000 <_ZdlPvm@@Base+0xc6c>
  40236c:	adrp	x26, 413000 <_ZdlPvm@@Base+0xc6c>
  402370:	adrp	x25, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402374:	mov	w23, #0x1                   	// #1
  402378:	add	x21, x21, #0xb07
  40237c:	add	x22, x22, #0xa00
  402380:	add	x26, x26, #0x910
  402384:	add	x25, x25, #0x198
  402388:	adrp	x28, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40238c:	adrp	x24, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402390:	mov	w8, #0x1                   	// #1
  402394:	b	4023c0 <printf@plt+0xf20>
  402398:	ldr	x1, [x28, #616]
  40239c:	add	x0, sp, #0x10
  4023a0:	bl	410c78 <printf@plt+0xf7d8>
  4023a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4023a8:	add	x1, sp, #0x10
  4023ac:	add	x0, x0, #0xb9f
  4023b0:	mov	x2, x25
  4023b4:	mov	x3, x25
  4023b8:	bl	410ec8 <printf@plt+0xfa28>
  4023bc:	mov	w8, w27
  4023c0:	mov	w0, w19
  4023c4:	mov	x1, x20
  4023c8:	mov	x2, x21
  4023cc:	mov	x3, x22
  4023d0:	mov	x4, xzr
  4023d4:	mov	w27, w8
  4023d8:	bl	411f8c <printf@plt+0x10aec>
  4023dc:	add	w8, w0, #0x1
  4023e0:	cmp	w8, #0x77
  4023e4:	b.hi	4025b4 <printf@plt+0x1114>  // b.pmore
  4023e8:	adr	x9, 4023c0 <printf@plt+0xf20>
  4023ec:	ldrh	w10, [x26, x8, lsl #1]
  4023f0:	add	x9, x9, x10, lsl #2
  4023f4:	mov	w8, wzr
  4023f8:	br	x9
  4023fc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402400:	str	w23, [x8, #3456]
  402404:	mov	w8, w27
  402408:	b	4023c0 <printf@plt+0xf20>
  40240c:	mov	x23, x24
  402410:	ldr	x24, [x28, #616]
  402414:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  402418:	add	x1, x1, #0xb6e
  40241c:	mov	x0, x24
  402420:	str	x24, [x23, #3096]
  402424:	bl	4013c0 <strcmp@plt>
  402428:	cbz	w0, 4025d4 <printf@plt+0x1134>
  40242c:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  402430:	mov	x0, x24
  402434:	add	x1, x1, #0xb76
  402438:	bl	4013c0 <strcmp@plt>
  40243c:	cbz	w0, 4025f4 <printf@plt+0x1154>
  402440:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  402444:	mov	x0, x24
  402448:	add	x1, x1, #0xb7d
  40244c:	bl	4013c0 <strcmp@plt>
  402450:	mov	w8, w27
  402454:	mov	x24, x23
  402458:	mov	w23, #0x1                   	// #1
  40245c:	cbnz	w0, 4023c0 <printf@plt+0xf20>
  402460:	adrp	x9, 413000 <_ZdlPvm@@Base+0xc6c>
  402464:	add	x9, x9, #0xb76
  402468:	str	x9, [x24, #3096]
  40246c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402470:	str	w23, [x9, #3472]
  402474:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402478:	mov	w8, wzr
  40247c:	str	w23, [x9, #3468]
  402480:	b	4023c0 <printf@plt+0xf20>
  402484:	ldr	x0, [x28, #616]
  402488:	bl	406858 <printf@plt+0x53b8>
  40248c:	mov	w8, w27
  402490:	cbnz	w0, 4023c0 <printf@plt+0xf20>
  402494:	ldr	x1, [x28, #616]
  402498:	add	x0, sp, #0x10
  40249c:	bl	410c78 <printf@plt+0xf7d8>
  4024a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4024a4:	add	x1, sp, #0x10
  4024a8:	add	x0, x0, #0xb8a
  4024ac:	b	4023b0 <printf@plt+0xf10>
  4024b0:	ldr	x8, [x28, #616]
  4024b4:	ldrb	w1, [x8]
  4024b8:	cbz	x1, 4025a4 <printf@plt+0x1104>
  4024bc:	ldrb	w8, [x8, #1]
  4024c0:	cbz	x8, 4025a4 <printf@plt+0x1104>
  4024c4:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4024c8:	add	x10, x10, #0xc2c
  4024cc:	ldrb	w9, [x10, x1]
  4024d0:	cbz	w9, 402610 <printf@plt+0x1170>
  4024d4:	add	x0, sp, #0x10
  4024d8:	b	402620 <printf@plt+0x1180>
  4024dc:	ldr	x0, [x28, #616]
  4024e0:	bl	406998 <printf@plt+0x54f8>
  4024e4:	mov	w8, w27
  4024e8:	b	4023c0 <printf@plt+0xf20>
  4024ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4024f0:	add	x0, x0, #0xbad
  4024f4:	mov	x1, x25
  4024f8:	mov	x2, x25
  4024fc:	mov	x3, x25
  402500:	bl	410efc <printf@plt+0xfa5c>
  402504:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402508:	str	w23, [x8, #3448]
  40250c:	mov	w8, w27
  402510:	b	4023c0 <printf@plt+0xf20>
  402514:	ldr	x1, [x28, #616]
  402518:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40251c:	add	x0, x0, #0x240
  402520:	bl	412648 <_ZdlPvm@@Base+0x2b4>
  402524:	mov	w8, w27
  402528:	b	4023c0 <printf@plt+0xf20>
  40252c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402530:	str	w23, [x8, #3460]
  402534:	mov	w8, w27
  402538:	b	4023c0 <printf@plt+0xf20>
  40253c:	ldr	x0, [x28, #616]
  402540:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  402544:	mov	x2, sp
  402548:	add	x1, x1, #0xb9c
  40254c:	bl	401360 <__isoc99_sscanf@plt>
  402550:	cmp	w0, #0x1
  402554:	b.ne	402398 <printf@plt+0xef8>  // b.any
  402558:	ldr	w0, [sp]
  40255c:	bl	406938 <printf@plt+0x5498>
  402560:	mov	w8, w27
  402564:	b	4023c0 <printf@plt+0xf20>
  402568:	ldr	x0, [x28, #616]
  40256c:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  402570:	mov	x2, sp
  402574:	add	x1, x1, #0xb9c
  402578:	bl	401360 <__isoc99_sscanf@plt>
  40257c:	cmp	w0, #0x1
  402580:	b.ne	402398 <printf@plt+0xef8>  // b.any
  402584:	ldr	w0, [sp]
  402588:	bl	406b84 <printf@plt+0x56e4>
  40258c:	mov	w8, w27
  402590:	b	4023c0 <printf@plt+0xf20>
  402594:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402598:	str	w23, [x8, #3452]
  40259c:	mov	w8, w27
  4025a0:	b	4023c0 <printf@plt+0xf20>
  4025a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4025a8:	add	x0, x0, #0xb38
  4025ac:	mov	x1, x25
  4025b0:	b	4023b0 <printf@plt+0xf10>
  4025b4:	cmp	w0, #0x100
  4025b8:	b.eq	402868 <printf@plt+0x13c8>  // b.none
  4025bc:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  4025c0:	mov	w0, #0x178                 	// #376
  4025c4:	add	x1, x1, #0xbe3
  4025c8:	bl	41082c <printf@plt+0xf38c>
  4025cc:	mov	w8, w27
  4025d0:	b	4023c0 <printf@plt+0xf20>
  4025d4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  4025d8:	add	x8, x8, #0x5f4
  4025dc:	str	x8, [x23, #3096]
  4025e0:	mov	w8, #0x1                   	// #1
  4025e4:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4025e8:	str	w8, [x9, #3464]
  4025ec:	mov	w8, w27
  4025f0:	b	402604 <printf@plt+0x1164>
  4025f4:	mov	w8, wzr
  4025f8:	mov	w9, #0x1                   	// #1
  4025fc:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402600:	str	w9, [x10, #3472]
  402604:	mov	x24, x23
  402608:	mov	w23, #0x1                   	// #1
  40260c:	b	4023c0 <printf@plt+0xf20>
  402610:	ldrb	w9, [x10, x8]
  402614:	cbz	w9, 402634 <printf@plt+0x1194>
  402618:	add	x0, sp, #0x10
  40261c:	mov	w1, w8
  402620:	bl	410cc0 <printf@plt+0xf820>
  402624:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  402628:	add	x1, sp, #0x10
  40262c:	add	x0, x0, #0xb5b
  402630:	b	4023b0 <printf@plt+0xf10>
  402634:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402638:	strb	w1, [x9, #3432]
  40263c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402640:	strb	w8, [x9, #3436]
  402644:	mov	w8, w27
  402648:	b	4023c0 <printf@plt+0xf20>
  40264c:	ldr	x0, [x24, #3096]
  402650:	bl	402e48 <printf@plt+0x19a8>
  402654:	bl	409ca4 <printf@plt+0x8804>
  402658:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  40265c:	add	x0, x0, #0xd9a
  402660:	bl	401210 <puts@plt>
  402664:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402668:	ldr	w8, [x8, #3472]
  40266c:	cbnz	w8, 4026ac <printf@plt+0x120c>
  402670:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402674:	ldr	x1, [x24, #3096]
  402678:	ldr	x2, [x21, #592]
  40267c:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  402680:	add	x0, x0, #0xbfc
  402684:	bl	4014a0 <printf@plt>
  402688:	ldr	x1, [x24, #3096]
  40268c:	ldr	x2, [x21, #592]
  402690:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  402694:	add	x0, x0, #0xc59
  402698:	bl	4014a0 <printf@plt>
  40269c:	ldr	x1, [x24, #3096]
  4026a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4026a4:	add	x0, x0, #0xcaf
  4026a8:	bl	4014a0 <printf@plt>
  4026ac:	cbz	w27, 4026e8 <printf@plt+0x1248>
  4026b0:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4026b4:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  4026b8:	add	x0, x0, #0x240
  4026bc:	add	x1, x1, #0xd12
  4026c0:	add	x2, sp, #0x10
  4026c4:	bl	412750 <_ZdlPvm@@Base+0x3bc>
  4026c8:	cbz	x0, 4026e8 <printf@plt+0x1248>
  4026cc:	ldr	x1, [sp, #16]
  4026d0:	mov	x21, x0
  4026d4:	bl	401a44 <printf@plt+0x5a4>
  4026d8:	mov	x0, x21
  4026dc:	bl	401250 <fclose@plt>
  4026e0:	ldr	x0, [sp, #16]
  4026e4:	bl	401280 <free@plt>
  4026e8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4026ec:	ldrsw	x8, [x8, #3104]
  4026f0:	cmp	w8, w19
  4026f4:	b.ge	4027c0 <printf@plt+0x1320>  // b.tcont
  4026f8:	add	x25, x20, x8, lsl #3
  4026fc:	sub	w26, w19, w8
  402700:	adrp	x19, 415000 <_ZdlPvm@@Base+0x2c6c>
  402704:	adrp	x20, 415000 <_ZdlPvm@@Base+0x2c6c>
  402708:	adrp	x21, 413000 <_ZdlPvm@@Base+0xc6c>
  40270c:	adrp	x22, 434000 <stderr@@GLIBC_2.17+0x32a8>
  402710:	add	x19, x19, #0x5b8
  402714:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402718:	add	x20, x20, #0x24a
  40271c:	add	x21, x21, #0xd18
  402720:	add	x22, x22, #0x198
  402724:	b	402740 <printf@plt+0x12a0>
  402728:	ldr	x0, [x27, #3400]
  40272c:	mov	x1, x19
  402730:	bl	401a44 <printf@plt+0x5a4>
  402734:	subs	w26, w26, #0x1
  402738:	add	x25, x25, #0x8
  40273c:	b.eq	4027d4 <printf@plt+0x1334>  // b.none
  402740:	ldr	x24, [x25]
  402744:	mov	x1, x19
  402748:	mov	x0, x24
  40274c:	bl	4013c0 <strcmp@plt>
  402750:	cbz	w0, 402728 <printf@plt+0x1288>
  402754:	bl	4013a0 <__errno_location@plt>
  402758:	mov	x23, x0
  40275c:	str	wzr, [x0]
  402760:	mov	x0, x24
  402764:	mov	x1, x20
  402768:	bl	4013b0 <fopen@plt>
  40276c:	cbz	x0, 402788 <printf@plt+0x12e8>
  402770:	ldr	x1, [x25]
  402774:	mov	x24, x0
  402778:	bl	401a44 <printf@plt+0x5a4>
  40277c:	mov	x0, x24
  402780:	bl	401250 <fclose@plt>
  402784:	b	402734 <printf@plt+0x1294>
  402788:	ldr	x1, [x25]
  40278c:	add	x0, sp, #0x10
  402790:	bl	410c78 <printf@plt+0xf7d8>
  402794:	ldr	w0, [x23]
  402798:	bl	4012c0 <strerror@plt>
  40279c:	mov	x1, x0
  4027a0:	mov	x0, sp
  4027a4:	bl	410c78 <printf@plt+0xf7d8>
  4027a8:	add	x1, sp, #0x10
  4027ac:	mov	x2, sp
  4027b0:	mov	x0, x21
  4027b4:	mov	x3, x22
  4027b8:	bl	410f30 <printf@plt+0xfa90>
  4027bc:	b	402734 <printf@plt+0x1294>
  4027c0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4027c4:	ldr	x0, [x8, #3400]
  4027c8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  4027cc:	add	x1, x1, #0x5b8
  4027d0:	bl	401a44 <printf@plt+0x5a4>
  4027d4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4027d8:	ldr	x19, [x8, #3408]
  4027dc:	mov	x0, x19
  4027e0:	bl	401450 <ferror@plt>
  4027e4:	cbz	w0, 402808 <printf@plt+0x1368>
  4027e8:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4027ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  4027f0:	add	x1, x1, #0x198
  4027f4:	add	x0, x0, #0xd2c
  4027f8:	mov	x2, x1
  4027fc:	mov	x3, x1
  402800:	bl	410f30 <printf@plt+0xfa90>
  402804:	b	402814 <printf@plt+0x1374>
  402808:	mov	x0, x19
  40280c:	bl	401380 <fflush@plt>
  402810:	tbnz	w0, #31, 4027e8 <printf@plt+0x1348>
  402814:	ldp	x20, x19, [sp, #112]
  402818:	ldp	x22, x21, [sp, #96]
  40281c:	ldp	x24, x23, [sp, #80]
  402820:	ldp	x26, x25, [sp, #64]
  402824:	ldp	x28, x27, [sp, #48]
  402828:	ldp	x29, x30, [sp, #32]
  40282c:	mov	w0, wzr
  402830:	add	sp, sp, #0x80
  402834:	ret
  402838:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40283c:	ldr	x0, [x8, #3416]
  402840:	bl	402308 <printf@plt+0xe68>
  402844:	mov	w0, #0x1                   	// #1
  402848:	bl	401420 <exit@plt>
  40284c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402850:	ldr	x1, [x8, #3392]
  402854:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  402858:	add	x0, x0, #0xb1c
  40285c:	bl	4014a0 <printf@plt>
  402860:	mov	w0, wzr
  402864:	bl	401420 <exit@plt>
  402868:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40286c:	ldr	x0, [x8, #3408]
  402870:	bl	402308 <printf@plt+0xe68>
  402874:	mov	w0, wzr
  402878:	bl	401420 <exit@plt>
  40287c:	ldrb	w11, [x0]
  402880:	cbz	w11, 402964 <printf@plt+0x14c4>
  402884:	mov	w9, #0x8c00                	// #35840
  402888:	mov	w8, #0x1                   	// #1
  40288c:	movk	w9, #0x4, lsl #16
  402890:	b	4028a4 <printf@plt+0x1404>
  402894:	add	x10, x0, #0x3
  402898:	ldrb	w11, [x10]
  40289c:	mov	x0, x10
  4028a0:	cbz	w11, 402964 <printf@plt+0x14c4>
  4028a4:	cmp	w1, w11, uxtb
  4028a8:	b.eq	402968 <printf@plt+0x14c8>  // b.none
  4028ac:	and	w10, w11, #0xff
  4028b0:	cmp	w10, #0x5c
  4028b4:	add	x10, x0, #0x1
  4028b8:	b.ne	402898 <printf@plt+0x13f8>  // b.any
  4028bc:	ldrb	w11, [x10]
  4028c0:	sub	w12, w11, #0x5c
  4028c4:	cmp	w12, #0x12
  4028c8:	b.hi	4028dc <printf@plt+0x143c>  // b.pmore
  4028cc:	lsl	w13, w8, w12
  4028d0:	tst	w13, w9
  4028d4:	b.ne	4028e8 <printf@plt+0x1448>  // b.any
  4028d8:	cbz	w12, 40289c <printf@plt+0x13fc>
  4028dc:	cbz	w11, 40289c <printf@plt+0x13fc>
  4028e0:	cmp	w11, #0x2a
  4028e4:	b.ne	40295c <printf@plt+0x14bc>  // b.any
  4028e8:	mov	x10, x0
  4028ec:	ldrb	w11, [x10, #2]!
  4028f0:	cmp	w11, #0x5a
  4028f4:	b.gt	402934 <printf@plt+0x1494>
  4028f8:	cbz	w11, 40289c <printf@plt+0x13fc>
  4028fc:	cmp	w11, #0x28
  402900:	b.ne	402894 <printf@plt+0x13f4>  // b.any
  402904:	mov	x10, x0
  402908:	ldrb	w11, [x10, #3]!
  40290c:	cbz	w11, 40289c <printf@plt+0x13fc>
  402910:	cmp	w11, #0x5c
  402914:	b.eq	40289c <printf@plt+0x13fc>  // b.none
  402918:	mov	x10, x0
  40291c:	ldrb	w11, [x10, #4]!
  402920:	cbz	w11, 40289c <printf@plt+0x13fc>
  402924:	cmp	w11, #0x5c
  402928:	b.eq	40289c <printf@plt+0x13fc>  // b.none
  40292c:	add	x10, x0, #0x5
  402930:	b	402898 <printf@plt+0x13f8>
  402934:	cmp	w11, #0x5c
  402938:	b.eq	40289c <printf@plt+0x13fc>  // b.none
  40293c:	cmp	w11, #0x5b
  402940:	b.ne	402894 <printf@plt+0x13f4>  // b.any
  402944:	add	x10, x0, #0x3
  402948:	ldrb	w11, [x10], #1
  40294c:	cbz	w11, 402964 <printf@plt+0x14c4>
  402950:	cmp	w11, #0x5d
  402954:	b.ne	402948 <printf@plt+0x14a8>  // b.any
  402958:	b	402898 <printf@plt+0x13f8>
  40295c:	add	x10, x0, #0x2
  402960:	b	402898 <printf@plt+0x13f8>
  402964:	mov	x0, xzr
  402968:	ret
  40296c:	mov	w8, #0x1                   	// #1
  402970:	strh	w8, [x0]
  402974:	str	xzr, [x0, #8]
  402978:	ret
  40297c:	ldrb	w8, [x0]
  402980:	cbz	w8, 40298c <printf@plt+0x14ec>
  402984:	ldr	x0, [x0, #8]
  402988:	b	401280 <free@plt>
  40298c:	ret
  402990:	stp	xzr, xzr, [x0]
  402994:	ret
  402998:	stp	x29, x30, [sp, #-32]!
  40299c:	str	x19, [sp, #16]
  4029a0:	mov	x29, sp
  4029a4:	mov	w8, #0x11                  	// #17
  4029a8:	mov	x19, x0
  4029ac:	str	w8, [x0, #8]
  4029b0:	mov	w0, #0x110                 	// #272
  4029b4:	bl	4011e0 <_Znam@plt>
  4029b8:	movi	v0.2d, #0x0
  4029bc:	stp	q0, q0, [x0]
  4029c0:	stp	q0, q0, [x0, #32]
  4029c4:	stp	q0, q0, [x0, #64]
  4029c8:	stp	q0, q0, [x0, #96]
  4029cc:	stp	q0, q0, [x0, #128]
  4029d0:	stp	q0, q0, [x0, #160]
  4029d4:	stp	q0, q0, [x0, #192]
  4029d8:	stp	q0, q0, [x0, #224]
  4029dc:	str	q0, [x0, #256]
  4029e0:	str	x0, [x19]
  4029e4:	str	wzr, [x19, #12]
  4029e8:	ldr	x19, [sp, #16]
  4029ec:	ldp	x29, x30, [sp], #32
  4029f0:	ret
  4029f4:	stp	x29, x30, [sp, #-48]!
  4029f8:	stp	x20, x19, [sp, #32]
  4029fc:	mov	x19, x0
  402a00:	ldr	w8, [x0, #8]
  402a04:	ldr	x0, [x0]
  402a08:	str	x21, [sp, #16]
  402a0c:	mov	x29, sp
  402a10:	cbz	w8, 402a3c <printf@plt+0x159c>
  402a14:	mov	x20, xzr
  402a18:	mov	x21, xzr
  402a1c:	ldr	x0, [x0, x20]
  402a20:	bl	401280 <free@plt>
  402a24:	ldr	w8, [x19, #8]
  402a28:	ldr	x0, [x19]
  402a2c:	add	x21, x21, #0x1
  402a30:	add	x20, x20, #0x10
  402a34:	cmp	x21, x8
  402a38:	b.cc	402a1c <printf@plt+0x157c>  // b.lo, b.ul, b.last
  402a3c:	cbz	x0, 402a50 <printf@plt+0x15b0>
  402a40:	ldp	x20, x19, [sp, #32]
  402a44:	ldr	x21, [sp, #16]
  402a48:	ldp	x29, x30, [sp], #48
  402a4c:	b	401390 <_ZdaPv@plt>
  402a50:	ldp	x20, x19, [sp, #32]
  402a54:	ldr	x21, [sp, #16]
  402a58:	ldp	x29, x30, [sp], #48
  402a5c:	ret
  402a60:	stp	x29, x30, [sp, #-96]!
  402a64:	stp	x28, x27, [sp, #16]
  402a68:	stp	x26, x25, [sp, #32]
  402a6c:	stp	x24, x23, [sp, #48]
  402a70:	stp	x22, x21, [sp, #64]
  402a74:	stp	x20, x19, [sp, #80]
  402a78:	mov	x29, sp
  402a7c:	mov	x19, x2
  402a80:	mov	x21, x1
  402a84:	mov	x20, x0
  402a88:	cbnz	x1, 402a9c <printf@plt+0x15fc>
  402a8c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  402a90:	add	x1, x1, #0xc98
  402a94:	mov	w0, #0x36                  	// #54
  402a98:	bl	41082c <printf@plt+0xf38c>
  402a9c:	mov	x0, x21
  402aa0:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  402aa4:	ldr	w24, [x20, #8]
  402aa8:	ldr	x22, [x20]
  402aac:	mov	x23, x0
  402ab0:	udiv	x8, x0, x24
  402ab4:	msub	x27, x8, x24, x0
  402ab8:	lsl	x8, x27, #4
  402abc:	ldr	x25, [x22, x8]
  402ac0:	cbz	x25, 402b0c <printf@plt+0x166c>
  402ac4:	mov	x0, x25
  402ac8:	mov	x1, x21
  402acc:	bl	4013c0 <strcmp@plt>
  402ad0:	cbz	w0, 402b00 <printf@plt+0x1660>
  402ad4:	cmp	w27, #0x0
  402ad8:	csel	w8, w24, w27, eq  // eq = none
  402adc:	sub	w27, w8, #0x1
  402ae0:	lsl	x8, x27, #4
  402ae4:	ldr	x25, [x22, x8]
  402ae8:	cbz	x25, 402b0c <printf@plt+0x166c>
  402aec:	mov	x0, x25
  402af0:	mov	x1, x21
  402af4:	bl	4013c0 <strcmp@plt>
  402af8:	cbnz	w0, 402ad4 <printf@plt+0x1634>
  402afc:	mov	w27, w27
  402b00:	add	x8, x22, x27, lsl #4
  402b04:	str	x19, [x8, #8]
  402b08:	b	402c58 <printf@plt+0x17b8>
  402b0c:	cbz	x19, 402be0 <printf@plt+0x1740>
  402b10:	ldr	w8, [x20, #12]
  402b14:	cmp	w24, w8, lsl #2
  402b18:	b.hi	402c24 <printf@plt+0x1784>  // b.pmore
  402b1c:	mov	w0, w24
  402b20:	bl	412414 <_ZdlPvm@@Base+0x80>
  402b24:	mov	w28, w0
  402b28:	lsl	x27, x28, #4
  402b2c:	mov	w25, w0
  402b30:	str	w0, [x20, #8]
  402b34:	mov	x0, x27
  402b38:	bl	4011e0 <_Znam@plt>
  402b3c:	mov	x26, x0
  402b40:	cbz	w25, 402b54 <printf@plt+0x16b4>
  402b44:	mov	x0, x26
  402b48:	mov	w1, wzr
  402b4c:	mov	x2, x27
  402b50:	bl	401290 <memset@plt>
  402b54:	str	x26, [x20]
  402b58:	cbz	w24, 402bf4 <printf@plt+0x1754>
  402b5c:	mov	x25, xzr
  402b60:	b	402b74 <printf@plt+0x16d4>
  402b64:	bl	401280 <free@plt>
  402b68:	add	x25, x25, #0x1
  402b6c:	cmp	x25, x24
  402b70:	b.eq	402be8 <printf@plt+0x1748>  // b.none
  402b74:	add	x26, x22, x25, lsl #4
  402b78:	ldr	x0, [x26]
  402b7c:	cbz	x0, 402b68 <printf@plt+0x16c8>
  402b80:	mov	x27, x26
  402b84:	ldr	x8, [x27, #8]!
  402b88:	cbz	x8, 402b64 <printf@plt+0x16c4>
  402b8c:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  402b90:	ldr	w10, [x20, #8]
  402b94:	ldr	x8, [x20]
  402b98:	udiv	x9, x0, x10
  402b9c:	msub	x9, x9, x10, x0
  402ba0:	add	x11, x8, x9, lsl #4
  402ba4:	ldr	x12, [x11]
  402ba8:	cbz	x12, 402bc8 <printf@plt+0x1728>
  402bac:	cmp	w9, #0x0
  402bb0:	csel	w9, w10, w9, eq  // eq = none
  402bb4:	sub	w9, w9, #0x1
  402bb8:	add	x11, x8, w9, uxtw #4
  402bbc:	ldr	x12, [x11]
  402bc0:	cbnz	x12, 402bac <printf@plt+0x170c>
  402bc4:	mov	w9, w9
  402bc8:	ldr	x10, [x26]
  402bcc:	add	x8, x8, x9, lsl #4
  402bd0:	str	x10, [x11]
  402bd4:	ldr	x10, [x27]
  402bd8:	str	x10, [x8, #8]
  402bdc:	b	402b68 <printf@plt+0x16c8>
  402be0:	mov	x25, xzr
  402be4:	b	402c58 <printf@plt+0x17b8>
  402be8:	ldr	w28, [x20, #8]
  402bec:	ldr	x26, [x20]
  402bf0:	mov	w25, w28
  402bf4:	udiv	x8, x23, x28
  402bf8:	msub	x27, x8, x28, x23
  402bfc:	lsl	x8, x27, #4
  402c00:	ldr	x8, [x26, x8]
  402c04:	cbz	x8, 402c18 <printf@plt+0x1778>
  402c08:	cmp	w27, #0x0
  402c0c:	csel	w8, w25, w27, eq  // eq = none
  402c10:	sub	w27, w8, #0x1
  402c14:	b	402bfc <printf@plt+0x175c>
  402c18:	cbz	x22, 402c24 <printf@plt+0x1784>
  402c1c:	mov	x0, x22
  402c20:	bl	401390 <_ZdaPv@plt>
  402c24:	mov	x0, x21
  402c28:	bl	401220 <strlen@plt>
  402c2c:	add	x0, x0, #0x1
  402c30:	bl	4013e0 <malloc@plt>
  402c34:	mov	x1, x21
  402c38:	mov	x25, x0
  402c3c:	bl	4012d0 <strcpy@plt>
  402c40:	ldr	x8, [x20]
  402c44:	add	x8, x8, w27, uxtw #4
  402c48:	stp	x0, x19, [x8]
  402c4c:	ldr	w8, [x20, #12]
  402c50:	add	w8, w8, #0x1
  402c54:	str	w8, [x20, #12]
  402c58:	mov	x0, x25
  402c5c:	ldp	x20, x19, [sp, #80]
  402c60:	ldp	x22, x21, [sp, #64]
  402c64:	ldp	x24, x23, [sp, #48]
  402c68:	ldp	x26, x25, [sp, #32]
  402c6c:	ldp	x28, x27, [sp, #16]
  402c70:	ldp	x29, x30, [sp], #96
  402c74:	ret
  402c78:	stp	x29, x30, [sp, #-48]!
  402c7c:	stp	x22, x21, [sp, #16]
  402c80:	stp	x20, x19, [sp, #32]
  402c84:	mov	x29, sp
  402c88:	mov	x19, x1
  402c8c:	mov	x20, x0
  402c90:	cbnz	x1, 402ca4 <printf@plt+0x1804>
  402c94:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  402c98:	add	x1, x1, #0xc98
  402c9c:	mov	w0, #0x36                  	// #54
  402ca0:	bl	41082c <printf@plt+0xf38c>
  402ca4:	mov	x0, x19
  402ca8:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  402cac:	ldr	w22, [x20, #8]
  402cb0:	ldr	x20, [x20]
  402cb4:	udiv	x8, x0, x22
  402cb8:	msub	x21, x8, x22, x0
  402cbc:	lsl	x8, x21, #4
  402cc0:	ldr	x0, [x20, x8]
  402cc4:	cbz	x0, 402d04 <printf@plt+0x1864>
  402cc8:	mov	x1, x19
  402ccc:	bl	4013c0 <strcmp@plt>
  402cd0:	cbz	w0, 402cfc <printf@plt+0x185c>
  402cd4:	cmp	w21, #0x0
  402cd8:	csel	w8, w22, w21, eq  // eq = none
  402cdc:	sub	w21, w8, #0x1
  402ce0:	lsl	x8, x21, #4
  402ce4:	ldr	x0, [x20, x8]
  402ce8:	cbz	x0, 402d04 <printf@plt+0x1864>
  402cec:	mov	x1, x19
  402cf0:	bl	4013c0 <strcmp@plt>
  402cf4:	cbnz	w0, 402cd4 <printf@plt+0x1834>
  402cf8:	mov	w21, w21
  402cfc:	add	x8, x20, x21, lsl #4
  402d00:	ldr	x0, [x8, #8]
  402d04:	ldp	x20, x19, [sp, #32]
  402d08:	ldp	x22, x21, [sp, #16]
  402d0c:	ldp	x29, x30, [sp], #48
  402d10:	ret
  402d14:	stp	x29, x30, [sp, #-80]!
  402d18:	str	x25, [sp, #16]
  402d1c:	stp	x24, x23, [sp, #32]
  402d20:	stp	x22, x21, [sp, #48]
  402d24:	stp	x20, x19, [sp, #64]
  402d28:	mov	x29, sp
  402d2c:	ldr	x21, [x1]
  402d30:	mov	x19, x1
  402d34:	mov	x20, x0
  402d38:	cbnz	x21, 402d4c <printf@plt+0x18ac>
  402d3c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  402d40:	add	x1, x1, #0xc98
  402d44:	mov	w0, #0x36                  	// #54
  402d48:	bl	41082c <printf@plt+0xf38c>
  402d4c:	mov	x0, x21
  402d50:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  402d54:	ldr	w24, [x20, #8]
  402d58:	ldr	x25, [x20]
  402d5c:	udiv	x8, x0, x24
  402d60:	msub	x23, x8, x24, x0
  402d64:	lsl	x8, x23, #4
  402d68:	ldr	x22, [x25, x8]
  402d6c:	cbz	x22, 402dc0 <printf@plt+0x1920>
  402d70:	mov	x0, x22
  402d74:	mov	x1, x21
  402d78:	bl	4013c0 <strcmp@plt>
  402d7c:	cbz	w0, 402dac <printf@plt+0x190c>
  402d80:	cmp	w23, #0x0
  402d84:	csel	w8, w24, w23, eq  // eq = none
  402d88:	sub	w23, w8, #0x1
  402d8c:	lsl	x8, x23, #4
  402d90:	ldr	x22, [x25, x8]
  402d94:	cbz	x22, 402dc0 <printf@plt+0x1920>
  402d98:	mov	x0, x22
  402d9c:	mov	x1, x21
  402da0:	bl	4013c0 <strcmp@plt>
  402da4:	cbnz	w0, 402d80 <printf@plt+0x18e0>
  402da8:	mov	w23, w23
  402dac:	str	x22, [x19]
  402db0:	ldr	x8, [x20]
  402db4:	add	x8, x8, x23, lsl #4
  402db8:	ldr	x0, [x8, #8]
  402dbc:	b	402dc4 <printf@plt+0x1924>
  402dc0:	mov	x0, xzr
  402dc4:	ldp	x20, x19, [sp, #64]
  402dc8:	ldp	x22, x21, [sp, #48]
  402dcc:	ldp	x24, x23, [sp, #32]
  402dd0:	ldr	x25, [sp, #16]
  402dd4:	ldp	x29, x30, [sp], #80
  402dd8:	ret
  402ddc:	str	x1, [x0]
  402de0:	str	wzr, [x0, #8]
  402de4:	ret
  402de8:	ldr	x10, [x0]
  402dec:	ldr	w8, [x0, #8]
  402df0:	ldr	w9, [x10, #8]
  402df4:	cmp	w8, w9
  402df8:	b.cs	402e20 <printf@plt+0x1980>  // b.hs, b.nlast
  402dfc:	ldr	x10, [x10]
  402e00:	add	x11, x10, x8, lsl #4
  402e04:	ldr	x12, [x11]
  402e08:	cbnz	x12, 402e28 <printf@plt+0x1988>
  402e0c:	add	x8, x8, #0x1
  402e10:	cmp	w9, w8
  402e14:	add	x11, x11, #0x10
  402e18:	str	w8, [x0, #8]
  402e1c:	b.ne	402e04 <printf@plt+0x1964>  // b.any
  402e20:	mov	w0, wzr
  402e24:	ret
  402e28:	str	x12, [x1]
  402e2c:	add	x9, x10, w8, uxtw #4
  402e30:	ldr	x9, [x9, #8]
  402e34:	add	w8, w8, #0x1
  402e38:	str	x9, [x2]
  402e3c:	str	w8, [x0, #8]
  402e40:	mov	w0, #0x1                   	// #1
  402e44:	ret
  402e48:	stp	x29, x30, [sp, #-80]!
  402e4c:	stp	x26, x25, [sp, #16]
  402e50:	stp	x24, x23, [sp, #32]
  402e54:	stp	x22, x21, [sp, #48]
  402e58:	stp	x20, x19, [sp, #64]
  402e5c:	mov	x29, sp
  402e60:	adrp	x23, 413000 <_ZdlPvm@@Base+0xc6c>
  402e64:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402e68:	mov	x19, x0
  402e6c:	mov	x21, xzr
  402e70:	mov	w22, #0x1                   	// #1
  402e74:	add	x23, x23, #0xe50
  402e78:	add	x20, x20, #0xda0
  402e7c:	mov	w0, #0x18                  	// #24
  402e80:	bl	4011e0 <_Znam@plt>
  402e84:	add	x8, x23, x21
  402e88:	ldr	w9, [x8, #8]
  402e8c:	ldr	x1, [x8]
  402e90:	mov	x2, x0
  402e94:	str	x22, [x0]
  402e98:	str	xzr, [x0, #16]
  402e9c:	strh	wzr, [x2, #8]!
  402ea0:	str	w9, [x0, #16]
  402ea4:	mov	x0, x20
  402ea8:	bl	402a60 <printf@plt+0x15c0>
  402eac:	add	x21, x21, #0x10
  402eb0:	cmp	x21, #0x390
  402eb4:	b.ne	402e7c <printf@plt+0x19dc>  // b.any
  402eb8:	adrp	x25, 414000 <_ZdlPvm@@Base+0x1c6c>
  402ebc:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402ec0:	mov	x23, xzr
  402ec4:	mov	w24, #0x1                   	// #1
  402ec8:	add	x25, x25, #0x1e0
  402ecc:	add	x20, x20, #0xda0
  402ed0:	mov	w0, #0x18                  	// #24
  402ed4:	bl	4011e0 <_Znam@plt>
  402ed8:	add	x26, x25, x23
  402edc:	mov	x21, x0
  402ee0:	ldr	x0, [x26, #8]
  402ee4:	mov	x22, x21
  402ee8:	str	x24, [x21]
  402eec:	str	xzr, [x21, #16]
  402ef0:	strh	w24, [x22, #8]!
  402ef4:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  402ef8:	ldr	x1, [x26]
  402efc:	str	x0, [x21, #16]
  402f00:	mov	x0, x20
  402f04:	mov	x2, x22
  402f08:	strb	w24, [x21, #9]
  402f0c:	bl	402a60 <printf@plt+0x15c0>
  402f10:	add	x23, x23, #0x10
  402f14:	cmp	x23, #0x730
  402f18:	b.ne	402ed0 <printf@plt+0x1a30>  // b.any
  402f1c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402f20:	ldr	w8, [x8, #3472]
  402f24:	cbz	w8, 402f98 <printf@plt+0x1af8>
  402f28:	cmp	w8, #0x1
  402f2c:	b.ne	402ffc <printf@plt+0x1b5c>  // b.any
  402f30:	adrp	x25, 414000 <_ZdlPvm@@Base+0x1c6c>
  402f34:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402f38:	mov	x23, xzr
  402f3c:	mov	w24, #0x1                   	// #1
  402f40:	add	x25, x25, #0xa10
  402f44:	add	x20, x20, #0xda0
  402f48:	mov	w0, #0x18                  	// #24
  402f4c:	bl	4011e0 <_Znam@plt>
  402f50:	add	x26, x25, x23
  402f54:	mov	x21, x0
  402f58:	ldr	x0, [x26, #8]
  402f5c:	mov	x22, x21
  402f60:	str	x24, [x21]
  402f64:	str	xzr, [x21, #16]
  402f68:	strh	w24, [x22, #8]!
  402f6c:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  402f70:	ldr	x1, [x26]
  402f74:	str	x0, [x21, #16]
  402f78:	mov	x0, x20
  402f7c:	mov	x2, x22
  402f80:	strb	w24, [x21, #9]
  402f84:	bl	402a60 <printf@plt+0x15c0>
  402f88:	add	x23, x23, #0x10
  402f8c:	cmp	x23, #0xb0
  402f90:	b.ne	402f48 <printf@plt+0x1aa8>  // b.any
  402f94:	b	402ffc <printf@plt+0x1b5c>
  402f98:	adrp	x25, 414000 <_ZdlPvm@@Base+0x1c6c>
  402f9c:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  402fa0:	mov	x23, xzr
  402fa4:	mov	w24, #0x1                   	// #1
  402fa8:	add	x25, x25, #0x910
  402fac:	add	x20, x20, #0xda0
  402fb0:	mov	w0, #0x18                  	// #24
  402fb4:	bl	4011e0 <_Znam@plt>
  402fb8:	add	x26, x25, x23
  402fbc:	mov	x21, x0
  402fc0:	ldr	x0, [x26, #8]
  402fc4:	mov	x22, x21
  402fc8:	str	x24, [x21]
  402fcc:	str	xzr, [x21, #16]
  402fd0:	strh	w24, [x22, #8]!
  402fd4:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  402fd8:	ldr	x1, [x26]
  402fdc:	str	x0, [x21, #16]
  402fe0:	mov	x0, x20
  402fe4:	mov	x2, x22
  402fe8:	strb	w24, [x21, #9]
  402fec:	bl	402a60 <printf@plt+0x15c0>
  402ff0:	add	x23, x23, #0x10
  402ff4:	cmp	x23, #0x100
  402ff8:	b.ne	402fb0 <printf@plt+0x1b10>  // b.any
  402ffc:	mov	w0, #0x18                  	// #24
  403000:	bl	4011e0 <_Znam@plt>
  403004:	mov	w8, #0x1                   	// #1
  403008:	mov	x20, x0
  40300c:	str	xzr, [x0, #16]
  403010:	mov	x21, x0
  403014:	str	x8, [x0]
  403018:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  40301c:	add	x0, x0, #0xcce
  403020:	strh	w8, [x21, #8]!
  403024:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  403028:	str	x0, [x20, #16]
  40302c:	mov	x1, x19
  403030:	mov	x2, x21
  403034:	ldp	x20, x19, [sp, #64]
  403038:	ldp	x22, x21, [sp, #48]
  40303c:	ldp	x24, x23, [sp, #32]
  403040:	ldp	x26, x25, [sp, #16]
  403044:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403048:	add	x8, x8, #0xda0
  40304c:	mov	x0, x8
  403050:	ldp	x29, x30, [sp], #80
  403054:	b	402a60 <printf@plt+0x15c0>
  403058:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  40305c:	add	x8, x8, #0xad0
  403060:	stp	x8, x1, [x0]
  403064:	ret
  403068:	ret
  40306c:	brk	#0x1
  403070:	mov	w0, wzr
  403074:	ret
  403078:	stp	x29, x30, [sp, #-48]!
  40307c:	stp	x22, x21, [sp, #16]
  403080:	stp	x20, x19, [sp, #32]
  403084:	mov	x29, sp
  403088:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  40308c:	mov	x21, x2
  403090:	mov	x22, x1
  403094:	mov	x19, x0
  403098:	add	x8, x8, #0xb08
  40309c:	add	x20, x0, #0x28
  4030a0:	str	wzr, [x0, #32]
  4030a4:	stp	x8, x3, [x0]
  4030a8:	mov	x0, x20
  4030ac:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  4030b0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  4030b4:	add	x8, x8, #0xcdd
  4030b8:	str	x8, [x19, #56]
  4030bc:	str	x22, [x19, #16]
  4030c0:	mov	x0, x21
  4030c4:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4030c8:	str	x0, [x19, #24]
  4030cc:	ldp	x20, x19, [sp, #32]
  4030d0:	ldp	x22, x21, [sp, #16]
  4030d4:	ldp	x29, x30, [sp], #48
  4030d8:	ret
  4030dc:	mov	x19, x0
  4030e0:	mov	x0, x20
  4030e4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4030e8:	mov	x0, x19
  4030ec:	bl	401440 <_Unwind_Resume@plt>
  4030f0:	bl	401440 <_Unwind_Resume@plt>
  4030f4:	stp	x29, x30, [sp, #-32]!
  4030f8:	str	x19, [sp, #16]
  4030fc:	mov	x29, sp
  403100:	mov	x19, x0
  403104:	ldr	x0, [x0, #24]
  403108:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  40310c:	add	x8, x8, #0xb08
  403110:	str	x8, [x19]
  403114:	cbz	x0, 40311c <printf@plt+0x1c7c>
  403118:	bl	401390 <_ZdaPv@plt>
  40311c:	ldr	x0, [x19, #16]
  403120:	bl	401250 <fclose@plt>
  403124:	add	x0, x19, #0x28
  403128:	ldr	x19, [sp, #16]
  40312c:	ldp	x29, x30, [sp], #32
  403130:	b	412cd8 <_ZdlPvm@@Base+0x944>
  403134:	stp	x29, x30, [sp, #-32]!
  403138:	str	x19, [sp, #16]
  40313c:	mov	x29, sp
  403140:	mov	x19, x0
  403144:	ldr	x0, [x0, #24]
  403148:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  40314c:	add	x8, x8, #0xb08
  403150:	str	x8, [x19]
  403154:	cbz	x0, 40315c <printf@plt+0x1cbc>
  403158:	bl	401390 <_ZdaPv@plt>
  40315c:	ldr	x0, [x19, #16]
  403160:	bl	401250 <fclose@plt>
  403164:	add	x0, x19, #0x28
  403168:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  40316c:	mov	x0, x19
  403170:	ldr	x19, [sp, #16]
  403174:	ldp	x29, x30, [sp], #32
  403178:	b	412388 <_ZdlPv@@Base>
  40317c:	sub	sp, sp, #0x80
  403180:	stp	x29, x30, [sp, #32]
  403184:	stp	x28, x27, [sp, #48]
  403188:	stp	x26, x25, [sp, #64]
  40318c:	stp	x24, x23, [sp, #80]
  403190:	stp	x22, x21, [sp, #96]
  403194:	stp	x20, x19, [sp, #112]
  403198:	add	x29, sp, #0x20
  40319c:	adrp	x21, 414000 <_ZdlPvm@@Base+0x1c6c>
  4031a0:	adrp	x22, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4031a4:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4031a8:	adrp	x23, 413000 <_ZdlPvm@@Base+0xc6c>
  4031ac:	mov	x19, x0
  4031b0:	add	x20, x0, #0x28
  4031b4:	adrp	x26, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4031b8:	add	x21, x21, #0xcb0
  4031bc:	add	x22, x22, #0x198
  4031c0:	add	x27, x27, #0xc2c
  4031c4:	adrp	x28, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4031c8:	add	x23, x23, #0xd39
  4031cc:	mov	x0, x20
  4031d0:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  4031d4:	ldr	w8, [x19, #32]
  4031d8:	add	w8, w8, #0x1
  4031dc:	str	w8, [x19, #32]
  4031e0:	b	4031fc <printf@plt+0x1d5c>
  4031e4:	ldr	x9, [x19, #40]
  4031e8:	add	w10, w8, #0x1
  4031ec:	cmp	w24, #0xa
  4031f0:	str	w10, [x19, #48]
  4031f4:	strb	w24, [x9, w8, sxtw]
  4031f8:	b.eq	403334 <printf@plt+0x1e94>  // b.none
  4031fc:	ldr	x0, [x19, #16]
  403200:	bl	401320 <getc@plt>
  403204:	mov	w24, w0
  403208:	cmp	w0, #0xd
  40320c:	b.ne	403270 <printf@plt+0x1dd0>  // b.any
  403210:	ldr	x0, [x19, #16]
  403214:	bl	401320 <getc@plt>
  403218:	mov	w24, w0
  40321c:	cmp	w0, #0xa
  403220:	b.eq	40327c <printf@plt+0x1ddc>  // b.none
  403224:	mov	x0, sp
  403228:	mov	w1, #0xd                   	// #13
  40322c:	bl	410cc0 <printf@plt+0xf820>
  403230:	ldr	x25, [x26, #3504]
  403234:	cbz	x25, 40325c <printf@plt+0x1dbc>
  403238:	ldr	x8, [x25]
  40323c:	sub	x1, x29, #0x8
  403240:	sub	x2, x29, #0xc
  403244:	mov	x0, x25
  403248:	ldr	x8, [x8, #32]
  40324c:	blr	x8
  403250:	cbnz	w0, 403310 <printf@plt+0x1e70>
  403254:	ldr	x25, [x25, #8]
  403258:	cbnz	x25, 403238 <printf@plt+0x1d98>
  40325c:	mov	x1, sp
  403260:	mov	x0, x21
  403264:	mov	x2, x22
  403268:	mov	x3, x22
  40326c:	bl	410ec8 <printf@plt+0xfa28>
  403270:	cmn	w24, #0x1
  403274:	b.eq	403334 <printf@plt+0x1e94>  // b.none
  403278:	tbnz	w24, #31, 4032d4 <printf@plt+0x1e34>
  40327c:	ldrb	w8, [x27, w24, uxtw]
  403280:	cbz	w8, 4032d4 <printf@plt+0x1e34>
  403284:	mov	x0, sp
  403288:	mov	w1, w24
  40328c:	bl	410ca0 <printf@plt+0xf800>
  403290:	ldr	x24, [x26, #3504]
  403294:	cbz	x24, 4032bc <printf@plt+0x1e1c>
  403298:	ldr	x8, [x24]
  40329c:	sub	x1, x29, #0x8
  4032a0:	sub	x2, x29, #0xc
  4032a4:	mov	x0, x24
  4032a8:	ldr	x8, [x8, #32]
  4032ac:	blr	x8
  4032b0:	cbnz	w0, 4032f0 <printf@plt+0x1e50>
  4032b4:	ldr	x24, [x24, #8]
  4032b8:	cbnz	x24, 403298 <printf@plt+0x1df8>
  4032bc:	mov	x1, sp
  4032c0:	mov	x0, x21
  4032c4:	mov	x2, x22
  4032c8:	mov	x3, x22
  4032cc:	bl	410ec8 <printf@plt+0xfa28>
  4032d0:	b	4031fc <printf@plt+0x1d5c>
  4032d4:	ldp	w8, w9, [x19, #48]
  4032d8:	cmp	w8, w9
  4032dc:	b.lt	4031e4 <printf@plt+0x1d44>  // b.tstop
  4032e0:	mov	x0, x20
  4032e4:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4032e8:	ldr	w8, [x19, #48]
  4032ec:	b	4031e4 <printf@plt+0x1d44>
  4032f0:	ldur	x0, [x29, #-8]
  4032f4:	ldur	w1, [x29, #-12]
  4032f8:	mov	x3, sp
  4032fc:	mov	x2, x21
  403300:	mov	x4, x22
  403304:	mov	x5, x22
  403308:	bl	410f64 <printf@plt+0xfac4>
  40330c:	b	4031fc <printf@plt+0x1d5c>
  403310:	ldur	x0, [x29, #-8]
  403314:	ldur	w1, [x29, #-12]
  403318:	mov	x3, sp
  40331c:	mov	x2, x21
  403320:	mov	x4, x22
  403324:	mov	x5, x22
  403328:	bl	410f64 <printf@plt+0xfac4>
  40332c:	cmn	w24, #0x1
  403330:	b.ne	403278 <printf@plt+0x1dd8>  // b.any
  403334:	ldr	w8, [x19, #48]
  403338:	cbz	w8, 403444 <printf@plt+0x1fa4>
  40333c:	cmp	w8, #0x3
  403340:	b.lt	40340c <printf@plt+0x1f6c>  // b.tstop
  403344:	ldr	x8, [x20]
  403348:	ldrb	w9, [x8]
  40334c:	cmp	w9, #0x2e
  403350:	b.ne	40340c <printf@plt+0x1f6c>  // b.any
  403354:	ldrb	w9, [x8, #1]
  403358:	cmp	w9, #0x45
  40335c:	b.ne	40340c <printf@plt+0x1f6c>  // b.any
  403360:	ldr	w9, [x19, #48]
  403364:	cmp	w9, #0x2
  403368:	b.gt	40337c <printf@plt+0x1edc>
  40336c:	mov	w0, #0x62                  	// #98
  403370:	mov	x1, x23
  403374:	bl	41082c <printf@plt+0xf38c>
  403378:	ldr	x8, [x20]
  40337c:	ldrb	w9, [x8, #2]
  403380:	cmp	w9, #0x51
  403384:	b.eq	4033b0 <printf@plt+0x1f10>  // b.none
  403388:	ldr	w10, [x19, #48]
  40338c:	cmp	w10, #0x2
  403390:	b.gt	4033a8 <printf@plt+0x1f08>
  403394:	mov	w0, #0x62                  	// #98
  403398:	mov	x1, x23
  40339c:	bl	41082c <printf@plt+0xf38c>
  4033a0:	ldr	x8, [x20]
  4033a4:	ldrb	w9, [x8, #2]
  4033a8:	cmp	w9, #0x4e
  4033ac:	b.ne	40340c <printf@plt+0x1f6c>  // b.any
  4033b0:	ldr	w9, [x19, #48]
  4033b4:	cmp	w9, #0x3
  4033b8:	b.eq	4031cc <printf@plt+0x1d2c>  // b.none
  4033bc:	b.gt	4033d0 <printf@plt+0x1f30>
  4033c0:	mov	w0, #0x62                  	// #98
  4033c4:	mov	x1, x23
  4033c8:	bl	41082c <printf@plt+0xf38c>
  4033cc:	ldr	x8, [x20]
  4033d0:	ldrb	w8, [x8, #3]
  4033d4:	cmp	w8, #0x20
  4033d8:	b.eq	4031cc <printf@plt+0x1d2c>  // b.none
  4033dc:	ldr	w9, [x19, #48]
  4033e0:	cmp	w9, #0x3
  4033e4:	b.gt	4033fc <printf@plt+0x1f5c>
  4033e8:	mov	w0, #0x62                  	// #98
  4033ec:	mov	x1, x23
  4033f0:	bl	41082c <printf@plt+0xf38c>
  4033f4:	ldr	x8, [x20]
  4033f8:	ldrb	w8, [x8, #3]
  4033fc:	cmp	w8, #0xa
  403400:	b.eq	4031cc <printf@plt+0x1d2c>  // b.none
  403404:	ldr	w8, [x28, #3456]
  403408:	cbnz	w8, 4031cc <printf@plt+0x1d2c>
  40340c:	ldp	w8, w9, [x19, #48]
  403410:	cmp	w8, w9
  403414:	b.lt	403424 <printf@plt+0x1f84>  // b.tstop
  403418:	mov	x0, x20
  40341c:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  403420:	ldr	w8, [x19, #48]
  403424:	ldr	x9, [x19, #40]
  403428:	add	w10, w8, #0x1
  40342c:	str	w10, [x19, #48]
  403430:	mov	w0, #0x1                   	// #1
  403434:	strb	wzr, [x9, w8, sxtw]
  403438:	ldr	x8, [x19, #40]
  40343c:	str	x8, [x19, #56]
  403440:	b	403448 <printf@plt+0x1fa8>
  403444:	mov	w0, wzr
  403448:	ldp	x20, x19, [sp, #112]
  40344c:	ldp	x22, x21, [sp, #96]
  403450:	ldp	x24, x23, [sp, #80]
  403454:	ldp	x26, x25, [sp, #64]
  403458:	ldp	x28, x27, [sp, #48]
  40345c:	ldp	x29, x30, [sp, #32]
  403460:	add	sp, sp, #0x80
  403464:	ret
  403468:	sub	sp, sp, #0x50
  40346c:	stp	x29, x30, [sp, #16]
  403470:	str	x23, [sp, #32]
  403474:	stp	x22, x21, [sp, #48]
  403478:	stp	x20, x19, [sp, #64]
  40347c:	add	x29, sp, #0x10
  403480:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403484:	ldr	x23, [x8, #3504]
  403488:	mov	x19, x3
  40348c:	mov	x20, x2
  403490:	mov	x21, x1
  403494:	mov	x22, x0
  403498:	cbz	x23, 4034c0 <printf@plt+0x2020>
  40349c:	ldr	x8, [x23]
  4034a0:	add	x1, x29, #0x18
  4034a4:	sub	x2, x29, #0x4
  4034a8:	mov	x0, x23
  4034ac:	ldr	x8, [x8, #32]
  4034b0:	blr	x8
  4034b4:	cbnz	w0, 4034d8 <printf@plt+0x2038>
  4034b8:	ldr	x23, [x23, #8]
  4034bc:	cbnz	x23, 40349c <printf@plt+0x1ffc>
  4034c0:	mov	x0, x22
  4034c4:	mov	x1, x21
  4034c8:	mov	x2, x20
  4034cc:	mov	x3, x19
  4034d0:	bl	410ec8 <printf@plt+0xfa28>
  4034d4:	b	4034f4 <printf@plt+0x2054>
  4034d8:	ldr	x0, [x29, #24]
  4034dc:	ldur	w1, [x29, #-4]
  4034e0:	mov	x2, x22
  4034e4:	mov	x3, x21
  4034e8:	mov	x4, x20
  4034ec:	mov	x5, x19
  4034f0:	bl	410f64 <printf@plt+0xfac4>
  4034f4:	ldp	x20, x19, [sp, #64]
  4034f8:	ldp	x22, x21, [sp, #48]
  4034fc:	ldr	x23, [sp, #32]
  403500:	ldp	x29, x30, [sp, #16]
  403504:	add	sp, sp, #0x50
  403508:	ret
  40350c:	stp	x29, x30, [sp, #-32]!
  403510:	str	x19, [sp, #16]
  403514:	mov	x29, sp
  403518:	ldr	x8, [x0, #56]
  40351c:	mov	x19, x0
  403520:	ldrb	w9, [x8]
  403524:	cbnz	w9, 403538 <printf@plt+0x2098>
  403528:	mov	x0, x19
  40352c:	bl	40317c <printf@plt+0x1cdc>
  403530:	cbz	w0, 403550 <printf@plt+0x20b0>
  403534:	ldr	x8, [x19, #56]
  403538:	add	x9, x8, #0x1
  40353c:	str	x9, [x19, #56]
  403540:	ldrb	w0, [x8]
  403544:	ldr	x19, [sp, #16]
  403548:	ldp	x29, x30, [sp], #32
  40354c:	ret
  403550:	mov	w0, #0xffffffff            	// #-1
  403554:	b	403544 <printf@plt+0x20a4>
  403558:	stp	x29, x30, [sp, #-32]!
  40355c:	str	x19, [sp, #16]
  403560:	mov	x29, sp
  403564:	ldr	x8, [x0, #56]
  403568:	mov	x19, x0
  40356c:	ldrb	w0, [x8]
  403570:	cbnz	w0, 403590 <printf@plt+0x20f0>
  403574:	mov	x0, x19
  403578:	bl	40317c <printf@plt+0x1cdc>
  40357c:	cbz	w0, 40358c <printf@plt+0x20ec>
  403580:	ldr	x8, [x19, #56]
  403584:	ldrb	w0, [x8]
  403588:	b	403590 <printf@plt+0x20f0>
  40358c:	mov	w0, #0xffffffff            	// #-1
  403590:	ldr	x19, [sp, #16]
  403594:	ldp	x29, x30, [sp], #32
  403598:	ret
  40359c:	ldr	x8, [x0, #24]
  4035a0:	str	x8, [x1]
  4035a4:	ldr	w8, [x0, #32]
  4035a8:	mov	w0, #0x1                   	// #1
  4035ac:	str	w8, [x2]
  4035b0:	ret
  4035b4:	stp	x29, x30, [sp, #-32]!
  4035b8:	str	x19, [sp, #16]
  4035bc:	mov	x29, sp
  4035c0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  4035c4:	add	x8, x8, #0xb40
  4035c8:	mov	x19, x0
  4035cc:	stp	x8, x2, [x0]
  4035d0:	mov	x0, x1
  4035d4:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4035d8:	stp	x0, x0, [x19, #16]
  4035dc:	ldr	x19, [sp, #16]
  4035e0:	ldp	x29, x30, [sp], #32
  4035e4:	ret
  4035e8:	ldr	x8, [x0, #16]
  4035ec:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  4035f0:	add	x9, x9, #0xb40
  4035f4:	str	x9, [x0]
  4035f8:	mov	x0, x8
  4035fc:	b	401280 <free@plt>
  403600:	stp	x29, x30, [sp, #-32]!
  403604:	str	x19, [sp, #16]
  403608:	mov	x19, x0
  40360c:	ldr	x0, [x0, #16]
  403610:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  403614:	add	x8, x8, #0xb40
  403618:	mov	x29, sp
  40361c:	str	x8, [x19]
  403620:	bl	401280 <free@plt>
  403624:	mov	x0, x19
  403628:	ldr	x19, [sp, #16]
  40362c:	ldp	x29, x30, [sp], #32
  403630:	b	412388 <_ZdlPv@@Base>
  403634:	ldr	x8, [x0, #24]
  403638:	cbz	x8, 403654 <printf@plt+0x21b4>
  40363c:	ldrb	w9, [x8]
  403640:	cbz	w9, 403654 <printf@plt+0x21b4>
  403644:	add	x9, x8, #0x1
  403648:	str	x9, [x0, #24]
  40364c:	ldrb	w0, [x8]
  403650:	ret
  403654:	mov	w0, #0xffffffff            	// #-1
  403658:	ret
  40365c:	ldr	x8, [x0, #24]
  403660:	cbz	x8, 403674 <printf@plt+0x21d4>
  403664:	ldrb	w8, [x8]
  403668:	cmp	w8, #0x0
  40366c:	csinv	w0, w8, wzr, ne  // ne = any
  403670:	ret
  403674:	mov	w0, #0xffffffff            	// #-1
  403678:	ret
  40367c:	stp	x29, x30, [sp, #-48]!
  403680:	stp	x22, x21, [sp, #16]
  403684:	stp	x20, x19, [sp, #32]
  403688:	mov	x29, sp
  40368c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x1c6c>
  403690:	add	x22, x22, #0xb40
  403694:	mov	x19, x0
  403698:	stp	x22, x4, [x0]
  40369c:	mov	x0, x1
  4036a0:	mov	w20, w3
  4036a4:	mov	x21, x2
  4036a8:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4036ac:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  4036b0:	add	x8, x8, #0xb78
  4036b4:	stp	x0, x0, [x19, #16]
  4036b8:	str	x8, [x19]
  4036bc:	str	w20, [x19, #40]
  4036c0:	mov	x0, x21
  4036c4:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4036c8:	str	x0, [x19, #32]
  4036cc:	ldp	x20, x19, [sp, #32]
  4036d0:	ldp	x22, x21, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #48
  4036d8:	ret
  4036dc:	mov	x20, x0
  4036e0:	ldr	x0, [x19, #16]
  4036e4:	str	x22, [x19]
  4036e8:	bl	401280 <free@plt>
  4036ec:	mov	x0, x20
  4036f0:	bl	401440 <_Unwind_Resume@plt>
  4036f4:	stp	x29, x30, [sp, #-32]!
  4036f8:	str	x19, [sp, #16]
  4036fc:	mov	x19, x0
  403700:	ldr	x0, [x0, #32]
  403704:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  403708:	add	x8, x8, #0xb78
  40370c:	mov	x29, sp
  403710:	str	x8, [x19]
  403714:	bl	401280 <free@plt>
  403718:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  40371c:	add	x8, x8, #0xb40
  403720:	ldr	x0, [x19, #16]
  403724:	str	x8, [x19]
  403728:	ldr	x19, [sp, #16]
  40372c:	ldp	x29, x30, [sp], #32
  403730:	b	401280 <free@plt>
  403734:	stp	x29, x30, [sp, #-32]!
  403738:	str	x19, [sp, #16]
  40373c:	mov	x19, x0
  403740:	ldr	x0, [x0, #32]
  403744:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  403748:	add	x8, x8, #0xb78
  40374c:	mov	x29, sp
  403750:	str	x8, [x19]
  403754:	bl	401280 <free@plt>
  403758:	ldr	x0, [x19, #16]
  40375c:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  403760:	add	x8, x8, #0xb40
  403764:	str	x8, [x19]
  403768:	bl	401280 <free@plt>
  40376c:	mov	x0, x19
  403770:	ldr	x19, [sp, #16]
  403774:	ldp	x29, x30, [sp], #32
  403778:	b	412388 <_ZdlPv@@Base>
  40377c:	ldr	x8, [x0, #24]
  403780:	cbz	x8, 4037b8 <printf@plt+0x2318>
  403784:	ldrb	w9, [x8]
  403788:	cbz	w9, 4037b8 <printf@plt+0x2318>
  40378c:	add	x9, x8, #0x1
  403790:	str	x9, [x0, #24]
  403794:	ldrb	w8, [x8]
  403798:	cmp	w8, #0xa
  40379c:	b.ne	4037b0 <printf@plt+0x2310>  // b.any
  4037a0:	ldr	w8, [x0, #40]
  4037a4:	add	w8, w8, #0x1
  4037a8:	str	w8, [x0, #40]
  4037ac:	mov	w8, #0xa                   	// #10
  4037b0:	mov	w0, w8
  4037b4:	ret
  4037b8:	mov	w0, #0xffffffff            	// #-1
  4037bc:	ret
  4037c0:	ldr	x8, [x0, #32]
  4037c4:	str	x8, [x1]
  4037c8:	ldr	w8, [x0, #40]
  4037cc:	mov	w0, #0x1                   	// #1
  4037d0:	str	w8, [x2]
  4037d4:	ret
  4037d8:	stp	x29, x30, [sp, #-32]!
  4037dc:	str	x19, [sp, #16]
  4037e0:	mov	x29, sp
  4037e4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  4037e8:	mov	x19, x0
  4037ec:	add	x8, x8, #0xbb0
  4037f0:	cmp	w2, #0x1
  4037f4:	str	xzr, [x0, #32]
  4037f8:	stp	x8, x4, [x0]
  4037fc:	str	w2, [x0, #40]
  403800:	b.lt	40385c <printf@plt+0x23bc>  // b.tstop
  403804:	cmp	w2, #0x4
  403808:	mov	w8, w2
  40380c:	b.cc	403834 <printf@plt+0x2394>  // b.lo, b.ul, b.last
  403810:	lsl	x9, x8, #3
  403814:	add	x10, x19, #0x30
  403818:	add	x11, x3, x9
  40381c:	cmp	x10, x11
  403820:	b.cs	4038d4 <printf@plt+0x2434>  // b.hs, b.nlast
  403824:	add	x9, x9, x19
  403828:	add	x9, x9, #0x30
  40382c:	cmp	x9, x3
  403830:	b.ls	4038d4 <printf@plt+0x2434>  // b.plast
  403834:	mov	x9, xzr
  403838:	lsl	x11, x9, #3
  40383c:	add	x10, x3, x11
  403840:	add	x11, x11, x19
  403844:	add	x11, x11, #0x30
  403848:	sub	x8, x8, x9
  40384c:	ldr	x9, [x10], #8
  403850:	subs	x8, x8, #0x1
  403854:	str	x9, [x11], #8
  403858:	b.ne	40384c <printf@plt+0x23ac>  // b.any
  40385c:	mov	x0, x1
  403860:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  403864:	mov	w9, wzr
  403868:	mov	w8, wzr
  40386c:	stp	x0, x0, [x19, #16]
  403870:	b	40388c <printf@plt+0x23ec>
  403874:	cbz	w10, 4038c4 <printf@plt+0x2424>
  403878:	add	w11, w8, #0x1
  40387c:	strb	w10, [x0, w8, sxtw]
  403880:	mov	w8, w11
  403884:	ldr	x0, [x19, #16]
  403888:	add	w9, w9, #0x1
  40388c:	sxtw	x11, w9
  403890:	ldrb	w10, [x0, x11]
  403894:	cmp	w10, #0x24
  403898:	b.ne	403874 <printf@plt+0x23d4>  // b.any
  40389c:	add	x11, x11, #0x1
  4038a0:	ldrb	w12, [x0, x11]
  4038a4:	sub	w13, w12, #0x30
  4038a8:	cmp	w13, #0x9
  4038ac:	b.hi	403878 <printf@plt+0x23d8>  // b.pmore
  4038b0:	cmp	w12, #0x30
  4038b4:	b.eq	403884 <printf@plt+0x23e4>  // b.none
  4038b8:	sub	w10, w12, #0x23
  4038bc:	mov	w9, w11
  4038c0:	b	403878 <printf@plt+0x23d8>
  4038c4:	ldr	x19, [sp, #16]
  4038c8:	strb	wzr, [x0, w8, sxtw]
  4038cc:	ldp	x29, x30, [sp], #32
  4038d0:	ret
  4038d4:	and	x9, x8, #0xfffffffc
  4038d8:	add	x10, x3, #0x10
  4038dc:	add	x11, x19, #0x40
  4038e0:	mov	x12, x9
  4038e4:	ldp	q0, q1, [x10, #-16]
  4038e8:	add	x10, x10, #0x20
  4038ec:	subs	x12, x12, #0x4
  4038f0:	stp	q0, q1, [x11, #-16]
  4038f4:	add	x11, x11, #0x20
  4038f8:	b.ne	4038e4 <printf@plt+0x2444>  // b.any
  4038fc:	cmp	x9, x8
  403900:	b.eq	40385c <printf@plt+0x23bc>  // b.none
  403904:	b	403838 <printf@plt+0x2398>
  403908:	stp	x29, x30, [sp, #-48]!
  40390c:	stp	x20, x19, [sp, #32]
  403910:	ldr	w8, [x0, #40]
  403914:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  403918:	mov	x19, x0
  40391c:	add	x9, x9, #0xbb0
  403920:	cmp	w8, #0x1
  403924:	str	x21, [sp, #16]
  403928:	mov	x29, sp
  40392c:	str	x9, [x0]
  403930:	b.lt	403960 <printf@plt+0x24c0>  // b.tstop
  403934:	mov	x20, xzr
  403938:	add	x21, x19, #0x30
  40393c:	b	40394c <printf@plt+0x24ac>
  403940:	add	x20, x20, #0x1
  403944:	cmp	x20, w8, sxtw
  403948:	b.ge	403960 <printf@plt+0x24c0>  // b.tcont
  40394c:	ldr	x0, [x21, x20, lsl #3]
  403950:	cbz	x0, 403940 <printf@plt+0x24a0>
  403954:	bl	401390 <_ZdaPv@plt>
  403958:	ldr	w8, [x19, #40]
  40395c:	b	403940 <printf@plt+0x24a0>
  403960:	ldr	x0, [x19, #16]
  403964:	cbz	x0, 403978 <printf@plt+0x24d8>
  403968:	ldp	x20, x19, [sp, #32]
  40396c:	ldr	x21, [sp, #16]
  403970:	ldp	x29, x30, [sp], #48
  403974:	b	401390 <_ZdaPv@plt>
  403978:	ldp	x20, x19, [sp, #32]
  40397c:	ldr	x21, [sp, #16]
  403980:	ldp	x29, x30, [sp], #48
  403984:	ret
  403988:	stp	x29, x30, [sp, #-48]!
  40398c:	stp	x20, x19, [sp, #32]
  403990:	ldr	w8, [x0, #40]
  403994:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  403998:	mov	x19, x0
  40399c:	add	x9, x9, #0xbb0
  4039a0:	cmp	w8, #0x1
  4039a4:	str	x21, [sp, #16]
  4039a8:	mov	x29, sp
  4039ac:	str	x9, [x0]
  4039b0:	b.lt	4039e0 <printf@plt+0x2540>  // b.tstop
  4039b4:	mov	x20, xzr
  4039b8:	add	x21, x19, #0x30
  4039bc:	b	4039cc <printf@plt+0x252c>
  4039c0:	add	x20, x20, #0x1
  4039c4:	cmp	x20, w8, sxtw
  4039c8:	b.ge	4039e0 <printf@plt+0x2540>  // b.tcont
  4039cc:	ldr	x0, [x21, x20, lsl #3]
  4039d0:	cbz	x0, 4039c0 <printf@plt+0x2520>
  4039d4:	bl	401390 <_ZdaPv@plt>
  4039d8:	ldr	w8, [x19, #40]
  4039dc:	b	4039c0 <printf@plt+0x2520>
  4039e0:	ldr	x0, [x19, #16]
  4039e4:	cbz	x0, 4039ec <printf@plt+0x254c>
  4039e8:	bl	401390 <_ZdaPv@plt>
  4039ec:	mov	x0, x19
  4039f0:	ldp	x20, x19, [sp, #32]
  4039f4:	ldr	x21, [sp, #16]
  4039f8:	ldp	x29, x30, [sp], #48
  4039fc:	b	412388 <_ZdlPv@@Base>
  403a00:	ldr	x8, [x0, #32]
  403a04:	cbz	x8, 403a24 <printf@plt+0x2584>
  403a08:	ldrb	w9, [x8]
  403a0c:	cbz	w9, 403a20 <printf@plt+0x2580>
  403a10:	add	x9, x8, #0x1
  403a14:	str	x9, [x0, #32]
  403a18:	ldrb	w0, [x8]
  403a1c:	ret
  403a20:	str	xzr, [x0, #32]
  403a24:	ldr	x8, [x0, #24]
  403a28:	cbz	x8, 403aa8 <printf@plt+0x2608>
  403a2c:	ldrb	w10, [x8]
  403a30:	sub	w9, w10, #0xe
  403a34:	cmp	w9, #0x8
  403a38:	b.hi	403a94 <printf@plt+0x25f4>  // b.pmore
  403a3c:	ldr	w9, [x0, #40]
  403a40:	add	x8, x8, #0x1
  403a44:	b	403a58 <printf@plt+0x25b8>
  403a48:	ldrb	w10, [x8], #1
  403a4c:	sub	w11, w10, #0xe
  403a50:	cmp	w11, #0x9
  403a54:	b.cs	403a90 <printf@plt+0x25f0>  // b.hs, b.nlast
  403a58:	str	x8, [x0, #24]
  403a5c:	ldurb	w10, [x8, #-1]
  403a60:	sub	x10, x10, #0xe
  403a64:	cmp	w10, w9
  403a68:	b.ge	403a48 <printf@plt+0x25a8>  // b.tcont
  403a6c:	add	x10, x0, x10, lsl #3
  403a70:	ldr	x10, [x10, #48]
  403a74:	cbz	x10, 403a48 <printf@plt+0x25a8>
  403a78:	ldrb	w11, [x10]
  403a7c:	cbz	w11, 403a48 <printf@plt+0x25a8>
  403a80:	add	x8, x10, #0x1
  403a84:	str	x8, [x0, #32]
  403a88:	ldrb	w0, [x10]
  403a8c:	ret
  403a90:	sub	x8, x8, #0x1
  403a94:	cbz	w10, 403aa8 <printf@plt+0x2608>
  403a98:	add	x9, x8, #0x1
  403a9c:	str	x9, [x0, #24]
  403aa0:	ldrb	w0, [x8]
  403aa4:	ret
  403aa8:	mov	w0, #0xffffffff            	// #-1
  403aac:	ret
  403ab0:	ldr	x8, [x0, #32]
  403ab4:	cbz	x8, 403acc <printf@plt+0x262c>
  403ab8:	ldrb	w8, [x8]
  403abc:	cbz	w8, 403ac8 <printf@plt+0x2628>
  403ac0:	mov	w0, w8
  403ac4:	ret
  403ac8:	str	xzr, [x0, #32]
  403acc:	ldr	x9, [x0, #24]
  403ad0:	cbz	x9, 403b44 <printf@plt+0x26a4>
  403ad4:	ldrb	w10, [x9]
  403ad8:	sub	w8, w10, #0xe
  403adc:	cmp	w8, #0x8
  403ae0:	b.hi	403b38 <printf@plt+0x2698>  // b.pmore
  403ae4:	ldr	w8, [x0, #40]
  403ae8:	add	x9, x9, #0x1
  403aec:	b	403b00 <printf@plt+0x2660>
  403af0:	ldrb	w10, [x9], #1
  403af4:	sub	w11, w10, #0xe
  403af8:	cmp	w11, #0x9
  403afc:	b.cs	403b38 <printf@plt+0x2698>  // b.hs, b.nlast
  403b00:	str	x9, [x0, #24]
  403b04:	ldurb	w10, [x9, #-1]
  403b08:	sub	x10, x10, #0xe
  403b0c:	cmp	w10, w8
  403b10:	b.ge	403af0 <printf@plt+0x2650>  // b.tcont
  403b14:	add	x10, x0, x10, lsl #3
  403b18:	ldr	x10, [x10, #48]
  403b1c:	cbz	x10, 403af0 <printf@plt+0x2650>
  403b20:	ldrb	w11, [x10]
  403b24:	cbz	w11, 403af0 <printf@plt+0x2650>
  403b28:	str	x10, [x0, #32]
  403b2c:	ldrb	w8, [x10]
  403b30:	mov	w0, w8
  403b34:	ret
  403b38:	cmp	w10, #0x0
  403b3c:	csinv	w0, w10, wzr, ne  // ne = any
  403b40:	ret
  403b44:	mov	w0, #0xffffffff            	// #-1
  403b48:	ret
  403b4c:	stp	x29, x30, [sp, #-32]!
  403b50:	str	x19, [sp, #16]
  403b54:	mov	x29, sp
  403b58:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403b5c:	ldr	x0, [x19, #3504]
  403b60:	cbz	x0, 403b9c <printf@plt+0x26fc>
  403b64:	ldr	x8, [x0]
  403b68:	ldr	x8, [x8, #16]
  403b6c:	blr	x8
  403b70:	cmn	w0, #0x1
  403b74:	b.ne	403ba0 <printf@plt+0x2700>  // b.any
  403b78:	ldr	x0, [x19, #3504]
  403b7c:	ldr	x8, [x0, #8]
  403b80:	str	x8, [x19, #3504]
  403b84:	cbz	x0, 403b94 <printf@plt+0x26f4>
  403b88:	ldr	x8, [x0]
  403b8c:	ldr	x8, [x8, #8]
  403b90:	blr	x8
  403b94:	mov	w0, #0xa                   	// #10
  403b98:	b	403ba0 <printf@plt+0x2700>
  403b9c:	mov	w0, #0xffffffff            	// #-1
  403ba0:	ldr	x19, [sp, #16]
  403ba4:	ldp	x29, x30, [sp], #32
  403ba8:	ret
  403bac:	stp	x29, x30, [sp, #-16]!
  403bb0:	mov	x29, sp
  403bb4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403bb8:	ldr	x0, [x8, #3504]
  403bbc:	cbz	x0, 403be0 <printf@plt+0x2740>
  403bc0:	ldr	x8, [x0]
  403bc4:	ldr	x8, [x8, #24]
  403bc8:	blr	x8
  403bcc:	cmn	w0, #0x1
  403bd0:	mov	w8, #0xa                   	// #10
  403bd4:	csel	w0, w8, w0, eq  // eq = none
  403bd8:	ldp	x29, x30, [sp], #16
  403bdc:	ret
  403be0:	mov	w0, #0xffffffff            	// #-1
  403be4:	ldp	x29, x30, [sp], #16
  403be8:	ret
  403bec:	stp	x29, x30, [sp, #-48]!
  403bf0:	str	x21, [sp, #16]
  403bf4:	stp	x20, x19, [sp, #32]
  403bf8:	mov	x29, sp
  403bfc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403c00:	ldr	x20, [x8, #3504]
  403c04:	cbz	x20, 403c34 <printf@plt+0x2794>
  403c08:	mov	x19, x1
  403c0c:	mov	x21, x0
  403c10:	ldr	x8, [x20]
  403c14:	mov	x0, x20
  403c18:	mov	x1, x21
  403c1c:	mov	x2, x19
  403c20:	ldr	x8, [x8, #32]
  403c24:	blr	x8
  403c28:	cbnz	w0, 403c3c <printf@plt+0x279c>
  403c2c:	ldr	x20, [x20, #8]
  403c30:	cbnz	x20, 403c10 <printf@plt+0x2770>
  403c34:	mov	w0, wzr
  403c38:	b	403c40 <printf@plt+0x27a0>
  403c3c:	mov	w0, #0x1                   	// #1
  403c40:	ldp	x20, x19, [sp, #32]
  403c44:	ldr	x21, [sp, #16]
  403c48:	ldp	x29, x30, [sp], #48
  403c4c:	ret
  403c50:	stp	x29, x30, [sp, #-32]!
  403c54:	stp	x20, x19, [sp, #16]
  403c58:	mov	x29, sp
  403c5c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403c60:	adrp	x20, 414000 <_ZdlPvm@@Base+0x1c6c>
  403c64:	add	x19, x19, #0xdc8
  403c68:	add	x20, x20, #0xcdd
  403c6c:	mov	x0, x19
  403c70:	mov	x1, x20
  403c74:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  403c78:	add	x0, x19, #0x10
  403c7c:	mov	x1, x20
  403c80:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  403c84:	add	x0, x19, #0x20
  403c88:	mov	x1, x20
  403c8c:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  403c90:	add	x0, x19, #0x30
  403c94:	mov	x1, x20
  403c98:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  403c9c:	ldp	x20, x19, [sp, #16]
  403ca0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403ca4:	str	wzr, [x8, #3592]
  403ca8:	ldp	x29, x30, [sp], #32
  403cac:	ret
  403cb0:	stp	x29, x30, [sp, #-64]!
  403cb4:	str	x23, [sp, #16]
  403cb8:	stp	x22, x21, [sp, #32]
  403cbc:	stp	x20, x19, [sp, #48]
  403cc0:	mov	x29, sp
  403cc4:	adrp	x19, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403cc8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403ccc:	ldr	x3, [x19, #3416]
  403cd0:	ldr	w23, [x20, #3592]
  403cd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  403cd8:	add	x0, x0, #0xcd0
  403cdc:	mov	w1, #0xd                   	// #13
  403ce0:	mov	w2, #0x1                   	// #1
  403ce4:	bl	401430 <fwrite@plt>
  403ce8:	add	w9, w23, #0x1
  403cec:	add	w10, w23, #0x4
  403cf0:	cmp	w9, #0x0
  403cf4:	ldr	w8, [x20, #3592]
  403cf8:	csinc	w10, w10, w23, lt  // lt = tstop
  403cfc:	and	w10, w10, #0xfffffffc
  403d00:	sub	w9, w9, w10
  403d04:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403d08:	cmp	w9, w8
  403d0c:	add	x21, x21, #0xdc8
  403d10:	b.ne	403d1c <printf@plt+0x287c>  // b.any
  403d14:	mov	w22, w23
  403d18:	b	403d74 <printf@plt+0x28d4>
  403d1c:	add	x10, x21, w23, sxtw #4
  403d20:	ldr	w10, [x10, #8]
  403d24:	mov	w22, w9
  403d28:	cmp	w10, #0x1
  403d2c:	b.lt	403d50 <printf@plt+0x28b0>  // b.tstop
  403d30:	ldr	x1, [x19, #3416]
  403d34:	sxtw	x8, w23
  403d38:	add	x0, x21, x8, lsl #4
  403d3c:	bl	413708 <_ZdlPvm@@Base+0x1374>
  403d40:	ldr	x1, [x19, #3416]
  403d44:	mov	w0, #0x20                  	// #32
  403d48:	bl	401240 <putc@plt>
  403d4c:	ldr	w8, [x20, #3592]
  403d50:	add	w9, w22, #0x1
  403d54:	add	w10, w22, #0x4
  403d58:	cmp	w9, #0x0
  403d5c:	csinc	w10, w10, w22, lt  // lt = tstop
  403d60:	and	w10, w10, #0xfffffffc
  403d64:	sub	w9, w9, w10
  403d68:	cmp	w9, w8
  403d6c:	mov	w23, w22
  403d70:	b.ne	403d1c <printf@plt+0x287c>  // b.any
  403d74:	ldr	x3, [x19, #3416]
  403d78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  403d7c:	add	x0, x0, #0xcde
  403d80:	mov	w1, #0x4                   	// #4
  403d84:	mov	w2, #0x1                   	// #1
  403d88:	bl	401430 <fwrite@plt>
  403d8c:	ldr	x1, [x19, #3416]
  403d90:	add	x0, x21, w22, sxtw #4
  403d94:	bl	413708 <_ZdlPvm@@Base+0x1374>
  403d98:	ldr	x3, [x19, #3416]
  403d9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  403da0:	add	x0, x0, #0xce3
  403da4:	mov	w1, #0x4                   	// #4
  403da8:	mov	w2, #0x1                   	// #1
  403dac:	bl	401430 <fwrite@plt>
  403db0:	ldr	x1, [x19, #3416]
  403db4:	ldp	x20, x19, [sp, #48]
  403db8:	ldp	x22, x21, [sp, #32]
  403dbc:	ldr	x23, [sp, #16]
  403dc0:	mov	w0, #0xa                   	// #10
  403dc4:	ldp	x29, x30, [sp], #64
  403dc8:	b	401240 <putc@plt>
  403dcc:	stp	x29, x30, [sp, #-32]!
  403dd0:	str	x19, [sp, #16]
  403dd4:	mov	x29, sp
  403dd8:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403ddc:	ldrsw	x8, [x19, #3592]
  403de0:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403de4:	add	x9, x9, #0xdc8
  403de8:	mov	x1, x0
  403dec:	add	x0, x9, x8, lsl #4
  403df0:	bl	412ce8 <_ZdlPvm@@Base+0x954>
  403df4:	ldr	w8, [x19, #3592]
  403df8:	add	w9, w8, #0x1
  403dfc:	add	w10, w8, #0x4
  403e00:	cmp	w9, #0x0
  403e04:	csinc	w8, w10, w8, lt  // lt = tstop
  403e08:	and	w8, w8, #0xfffffffc
  403e0c:	sub	w8, w9, w8
  403e10:	str	w8, [x19, #3592]
  403e14:	ldr	x19, [sp, #16]
  403e18:	ldp	x29, x30, [sp], #32
  403e1c:	ret
  403e20:	stp	x29, x30, [sp, #-32]!
  403e24:	str	x19, [sp, #16]
  403e28:	mov	x29, sp
  403e2c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403e30:	ldrsw	x8, [x19, #3592]
  403e34:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403e38:	add	x9, x9, #0xdc8
  403e3c:	mov	w1, w0
  403e40:	add	x0, x9, x8, lsl #4
  403e44:	bl	412e04 <_ZdlPvm@@Base+0xa70>
  403e48:	ldr	w8, [x19, #3592]
  403e4c:	add	w9, w8, #0x1
  403e50:	add	w10, w8, #0x4
  403e54:	cmp	w9, #0x0
  403e58:	csinc	w8, w10, w8, lt  // lt = tstop
  403e5c:	and	w8, w8, #0xfffffffc
  403e60:	sub	w8, w9, w8
  403e64:	str	w8, [x19, #3592]
  403e68:	ldr	x19, [sp, #16]
  403e6c:	ldp	x29, x30, [sp], #32
  403e70:	ret
  403e74:	stp	x29, x30, [sp, #-96]!
  403e78:	str	x27, [sp, #16]
  403e7c:	stp	x26, x25, [sp, #32]
  403e80:	stp	x24, x23, [sp, #48]
  403e84:	stp	x22, x21, [sp, #64]
  403e88:	stp	x20, x19, [sp, #80]
  403e8c:	mov	x29, sp
  403e90:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403e94:	ldrsw	x8, [x23, #3592]
  403e98:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403e9c:	add	x9, x9, #0xdc8
  403ea0:	mov	x20, x0
  403ea4:	add	x19, x9, x8, lsl #4
  403ea8:	mov	w1, #0x22                  	// #34
  403eac:	mov	x0, x19
  403eb0:	bl	412e04 <_ZdlPvm@@Base+0xa70>
  403eb4:	ldr	w8, [x20, #8]
  403eb8:	cmp	w8, #0x1
  403ebc:	b.lt	403f5c <printf@plt+0x2abc>  // b.tstop
  403ec0:	adrp	x21, 414000 <_ZdlPvm@@Base+0x1c6c>
  403ec4:	adrp	x22, 413000 <_ZdlPvm@@Base+0xc6c>
  403ec8:	mov	x24, xzr
  403ecc:	add	x25, x19, #0x8
  403ed0:	add	x26, x19, #0xc
  403ed4:	add	x21, x21, #0xce8
  403ed8:	add	x22, x22, #0xd39
  403edc:	b	403f00 <printf@plt+0x2a60>
  403ee0:	ldr	x9, [x19]
  403ee4:	add	w10, w8, #0x1
  403ee8:	str	w10, [x25]
  403eec:	strb	w27, [x9, w8, sxtw]
  403ef0:	ldrsw	x8, [x20, #8]
  403ef4:	add	x24, x24, #0x1
  403ef8:	cmp	x24, x8
  403efc:	b.ge	403f5c <printf@plt+0x2abc>  // b.tcont
  403f00:	ldr	x9, [x20]
  403f04:	ldrb	w27, [x9, x24]
  403f08:	cmp	w27, #0x22
  403f0c:	b.ne	403f20 <printf@plt+0x2a80>  // b.any
  403f10:	mov	x0, x19
  403f14:	mov	x1, x21
  403f18:	bl	412f38 <_ZdlPvm@@Base+0xba4>
  403f1c:	b	403ef0 <printf@plt+0x2a50>
  403f20:	cmp	x24, w8, sxtw
  403f24:	b.lt	403f3c <printf@plt+0x2a9c>  // b.tstop
  403f28:	mov	w0, #0x68                  	// #104
  403f2c:	mov	x1, x22
  403f30:	bl	41082c <printf@plt+0xf38c>
  403f34:	ldr	x8, [x20]
  403f38:	ldrb	w27, [x8, x24]
  403f3c:	ldr	w8, [x25]
  403f40:	ldr	w9, [x26]
  403f44:	cmp	w8, w9
  403f48:	b.lt	403ee0 <printf@plt+0x2a40>  // b.tstop
  403f4c:	mov	x0, x19
  403f50:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  403f54:	ldr	w8, [x25]
  403f58:	b	403ee0 <printf@plt+0x2a40>
  403f5c:	mov	x20, x19
  403f60:	ldr	w8, [x20, #8]!
  403f64:	ldr	w9, [x20, #4]
  403f68:	cmp	w8, w9
  403f6c:	b.lt	403f7c <printf@plt+0x2adc>  // b.tstop
  403f70:	mov	x0, x19
  403f74:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  403f78:	ldr	w8, [x20]
  403f7c:	ldr	x9, [x19]
  403f80:	add	w10, w8, #0x1
  403f84:	mov	w11, #0x22                  	// #34
  403f88:	str	w10, [x20]
  403f8c:	strb	w11, [x9, w8, sxtw]
  403f90:	ldr	w8, [x23, #3592]
  403f94:	ldp	x20, x19, [sp, #80]
  403f98:	ldp	x22, x21, [sp, #64]
  403f9c:	ldp	x26, x25, [sp, #32]
  403fa0:	add	w9, w8, #0x1
  403fa4:	add	w10, w8, #0x4
  403fa8:	cmp	w9, #0x0
  403fac:	csinc	w8, w10, w8, lt  // lt = tstop
  403fb0:	and	w8, w8, #0xfffffffc
  403fb4:	sub	w8, w9, w8
  403fb8:	str	w8, [x23, #3592]
  403fbc:	ldp	x24, x23, [sp, #48]
  403fc0:	ldr	x27, [sp, #16]
  403fc4:	ldp	x29, x30, [sp], #96
  403fc8:	ret
  403fcc:	stp	x29, x30, [sp, #-64]!
  403fd0:	stp	x24, x23, [sp, #16]
  403fd4:	stp	x22, x21, [sp, #32]
  403fd8:	stp	x20, x19, [sp, #48]
  403fdc:	mov	x29, sp
  403fe0:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  403fe4:	ldr	x8, [x23, #3504]
  403fe8:	mov	w21, w2
  403fec:	mov	x19, x1
  403ff0:	mov	x22, x0
  403ff4:	cbz	x8, 404018 <printf@plt+0x2b78>
  403ff8:	ldr	x9, [x8, #8]
  403ffc:	mov	x0, x8
  404000:	str	x9, [x23, #3504]
  404004:	ldr	x9, [x8]
  404008:	ldr	x9, [x9, #8]
  40400c:	blr	x9
  404010:	ldr	x8, [x23, #3504]
  404014:	cbnz	x8, 403ff8 <printf@plt+0x2b58>
  404018:	mov	w0, #0x30                  	// #48
  40401c:	bl	4122e4 <_Znwm@@Base>
  404020:	adrp	x24, 414000 <_ZdlPvm@@Base+0x1c6c>
  404024:	mov	x20, x0
  404028:	add	x24, x24, #0xb40
  40402c:	stp	x24, xzr, [x0]
  404030:	mov	x0, x22
  404034:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  404038:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  40403c:	add	x8, x8, #0xb78
  404040:	stp	x0, x0, [x20, #16]
  404044:	str	x8, [x20]
  404048:	str	w21, [x20, #40]
  40404c:	mov	x0, x19
  404050:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  404054:	str	x0, [x20, #32]
  404058:	str	x20, [x23, #3504]
  40405c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404060:	adrp	x20, 414000 <_ZdlPvm@@Base+0x1c6c>
  404064:	add	x19, x19, #0xdc8
  404068:	add	x20, x20, #0xcdd
  40406c:	mov	x0, x19
  404070:	mov	x1, x20
  404074:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  404078:	add	x0, x19, #0x10
  40407c:	mov	x1, x20
  404080:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  404084:	add	x0, x19, #0x20
  404088:	mov	x1, x20
  40408c:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  404090:	add	x0, x19, #0x30
  404094:	mov	x1, x20
  404098:	bl	412d64 <_ZdlPvm@@Base+0x9d0>
  40409c:	ldp	x20, x19, [sp, #48]
  4040a0:	ldp	x22, x21, [sp, #32]
  4040a4:	ldp	x24, x23, [sp, #16]
  4040a8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4040ac:	str	wzr, [x8, #3592]
  4040b0:	ldp	x29, x30, [sp], #64
  4040b4:	ret
  4040b8:	mov	x19, x0
  4040bc:	ldr	x0, [x20, #16]
  4040c0:	str	x24, [x20]
  4040c4:	bl	401280 <free@plt>
  4040c8:	b	4040d0 <printf@plt+0x2c30>
  4040cc:	mov	x19, x0
  4040d0:	mov	x0, x20
  4040d4:	bl	412388 <_ZdlPv@@Base>
  4040d8:	mov	x0, x19
  4040dc:	bl	401440 <_Unwind_Resume@plt>
  4040e0:	sub	sp, sp, #0x80
  4040e4:	stp	x29, x30, [sp, #64]
  4040e8:	stp	x24, x23, [sp, #80]
  4040ec:	stp	x22, x21, [sp, #96]
  4040f0:	stp	x20, x19, [sp, #112]
  4040f4:	add	x29, sp, #0x40
  4040f8:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4040fc:	ldr	x19, [x22, #3504]
  404100:	cbz	x19, 40413c <printf@plt+0x2c9c>
  404104:	ldr	x8, [x19]
  404108:	sub	x1, x29, #0x10
  40410c:	sub	x2, x29, #0x14
  404110:	mov	x0, x19
  404114:	ldr	x8, [x8, #32]
  404118:	blr	x8
  40411c:	cbnz	w0, 404148 <printf@plt+0x2ca8>
  404120:	ldr	x19, [x19, #8]
  404124:	cbnz	x19, 404104 <printf@plt+0x2c64>
  404128:	mov	w23, wzr
  40412c:	ldr	x0, [x22, #3504]
  404130:	cbnz	x0, 404154 <printf@plt+0x2cb4>
  404134:	mov	w19, #0xffffffff            	// #-1
  404138:	b	404190 <printf@plt+0x2cf0>
  40413c:	mov	w23, wzr
  404140:	mov	w19, #0xffffffff            	// #-1
  404144:	b	404190 <printf@plt+0x2cf0>
  404148:	mov	w23, #0x1                   	// #1
  40414c:	ldr	x0, [x22, #3504]
  404150:	cbz	x0, 404134 <printf@plt+0x2c94>
  404154:	ldr	x8, [x0]
  404158:	ldr	x8, [x8, #16]
  40415c:	blr	x8
  404160:	cmn	w0, #0x1
  404164:	b.eq	404170 <printf@plt+0x2cd0>  // b.none
  404168:	mov	w19, w0
  40416c:	b	404190 <printf@plt+0x2cf0>
  404170:	ldr	x0, [x22, #3504]
  404174:	ldr	x8, [x0, #8]
  404178:	str	x8, [x22, #3504]
  40417c:	cbz	x0, 40418c <printf@plt+0x2cec>
  404180:	ldr	x8, [x0]
  404184:	ldr	x8, [x8, #8]
  404188:	blr	x8
  40418c:	mov	w19, #0xa                   	// #10
  404190:	mov	x21, #0x600                 	// #1536
  404194:	mov	w20, #0x1                   	// #1
  404198:	movk	x21, #0x1, lsl #32
  40419c:	cmp	w19, #0x20
  4041a0:	b.hi	404200 <printf@plt+0x2d60>  // b.pmore
  4041a4:	mov	w8, w19
  4041a8:	lsl	x8, x20, x8
  4041ac:	tst	x8, x21
  4041b0:	b.eq	404200 <printf@plt+0x2d60>  // b.none
  4041b4:	ldr	x0, [x22, #3504]
  4041b8:	mov	w19, #0xffffffff            	// #-1
  4041bc:	cbz	x0, 40419c <printf@plt+0x2cfc>
  4041c0:	ldr	x8, [x0]
  4041c4:	ldr	x8, [x8, #16]
  4041c8:	blr	x8
  4041cc:	mov	w19, w0
  4041d0:	cmn	w0, #0x1
  4041d4:	b.ne	40419c <printf@plt+0x2cfc>  // b.any
  4041d8:	ldr	x0, [x22, #3504]
  4041dc:	mov	w19, #0xa                   	// #10
  4041e0:	ldr	x8, [x0, #8]
  4041e4:	str	x8, [x22, #3504]
  4041e8:	cbz	x0, 40419c <printf@plt+0x2cfc>
  4041ec:	ldr	x8, [x0]
  4041f0:	ldr	x8, [x8, #8]
  4041f4:	blr	x8
  4041f8:	mov	w19, #0xa                   	// #10
  4041fc:	b	40419c <printf@plt+0x2cfc>
  404200:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404204:	add	x20, x20, #0xdb8
  404208:	mov	x0, x20
  40420c:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  404210:	cmn	w19, #0x1
  404214:	b.eq	4042cc <printf@plt+0x2e2c>  // b.none
  404218:	ldr	x0, [x22, #3504]
  40421c:	cbz	x0, 4042a0 <printf@plt+0x2e00>
  404220:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404224:	add	x24, x24, #0xdc0
  404228:	b	404244 <printf@plt+0x2da4>
  40422c:	ldr	x9, [x20]
  404230:	add	w10, w8, #0x1
  404234:	str	w10, [x20, #8]
  404238:	strb	w21, [x9, w8, sxtw]
  40423c:	ldr	x0, [x22, #3504]
  404240:	cbz	x0, 4042a0 <printf@plt+0x2e00>
  404244:	ldr	x8, [x0]
  404248:	ldr	x8, [x8, #16]
  40424c:	blr	x8
  404250:	mov	w21, w0
  404254:	cmn	w0, #0x1
  404258:	b.ne	40427c <printf@plt+0x2ddc>  // b.any
  40425c:	ldr	x0, [x22, #3504]
  404260:	ldr	x8, [x0, #8]
  404264:	str	x8, [x22, #3504]
  404268:	cbz	x0, 404278 <printf@plt+0x2dd8>
  40426c:	ldr	x8, [x0]
  404270:	ldr	x8, [x8, #8]
  404274:	blr	x8
  404278:	mov	w21, #0xa                   	// #10
  40427c:	cmp	w21, w19
  404280:	b.eq	4042f8 <printf@plt+0x2e58>  // b.none
  404284:	ldp	w8, w9, [x24]
  404288:	cmp	w8, w9
  40428c:	b.lt	40422c <printf@plt+0x2d8c>  // b.tstop
  404290:	mov	x0, x20
  404294:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404298:	ldr	w8, [x20, #8]
  40429c:	b	40422c <printf@plt+0x2d8c>
  4042a0:	cbz	w23, 40437c <printf@plt+0x2edc>
  4042a4:	ldur	x0, [x29, #-16]
  4042a8:	ldur	w1, [x29, #-20]
  4042ac:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4042b0:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  4042b4:	add	x3, x3, #0x198
  4042b8:	add	x2, x2, #0xceb
  4042bc:	mov	x4, x3
  4042c0:	mov	x5, x3
  4042c4:	bl	410f64 <printf@plt+0xfac4>
  4042c8:	b	404398 <printf@plt+0x2ef8>
  4042cc:	cbz	w23, 404410 <printf@plt+0x2f70>
  4042d0:	ldur	x0, [x29, #-16]
  4042d4:	ldur	w1, [x29, #-20]
  4042d8:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4042dc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  4042e0:	add	x3, x3, #0x198
  4042e4:	add	x2, x2, #0xceb
  4042e8:	mov	x4, x3
  4042ec:	mov	x5, x3
  4042f0:	bl	410f64 <printf@plt+0xfac4>
  4042f4:	b	4043f8 <printf@plt+0x2f58>
  4042f8:	ldr	x3, [x20]
  4042fc:	ldr	w4, [x20, #8]
  404300:	add	x0, sp, #0x8
  404304:	sub	x1, x29, #0x4
  404308:	mov	w2, #0x1                   	// #1
  40430c:	sturb	w19, [x29, #-4]
  404310:	bl	4131ac <_ZdlPvm@@Base+0xe18>
  404314:	ldr	x1, [sp, #8]
  404318:	ldr	w2, [sp, #16]
  40431c:	sturb	w19, [x29, #-4]
  404320:	add	x0, sp, #0x18
  404324:	sub	x3, x29, #0x4
  404328:	mov	w4, #0x1                   	// #1
  40432c:	bl	4131ac <_ZdlPvm@@Base+0xe18>
  404330:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404334:	ldrsw	x8, [x19, #3592]
  404338:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40433c:	add	x9, x9, #0xdc8
  404340:	add	x0, x9, x8, lsl #4
  404344:	add	x1, sp, #0x18
  404348:	bl	412ce8 <_ZdlPvm@@Base+0x954>
  40434c:	ldr	w8, [x19, #3592]
  404350:	add	x0, sp, #0x18
  404354:	add	w9, w8, #0x1
  404358:	add	w10, w8, #0x4
  40435c:	cmp	w9, #0x0
  404360:	csinc	w8, w10, w8, lt  // lt = tstop
  404364:	and	w8, w8, #0xfffffffc
  404368:	sub	w8, w9, w8
  40436c:	str	w8, [x19, #3592]
  404370:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  404374:	add	x0, sp, #0x8
  404378:	b	4043f4 <printf@plt+0x2f54>
  40437c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404380:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  404384:	add	x1, x1, #0x198
  404388:	add	x0, x0, #0xceb
  40438c:	mov	x2, x1
  404390:	mov	x3, x1
  404394:	bl	410ec8 <printf@plt+0xfa28>
  404398:	ldr	x3, [x20]
  40439c:	ldr	w4, [x20, #8]
  4043a0:	add	x0, sp, #0x18
  4043a4:	add	x1, sp, #0x8
  4043a8:	mov	w2, #0x1                   	// #1
  4043ac:	strb	w19, [sp, #8]
  4043b0:	bl	4131ac <_ZdlPvm@@Base+0xe18>
  4043b4:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4043b8:	ldrsw	x8, [x19, #3592]
  4043bc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4043c0:	add	x9, x9, #0xdc8
  4043c4:	add	x0, x9, x8, lsl #4
  4043c8:	add	x1, sp, #0x18
  4043cc:	bl	412ce8 <_ZdlPvm@@Base+0x954>
  4043d0:	ldr	w8, [x19, #3592]
  4043d4:	add	x0, sp, #0x18
  4043d8:	add	w9, w8, #0x1
  4043dc:	add	w10, w8, #0x4
  4043e0:	cmp	w9, #0x0
  4043e4:	csinc	w8, w10, w8, lt  // lt = tstop
  4043e8:	and	w8, w8, #0xfffffffc
  4043ec:	sub	w8, w9, w8
  4043f0:	str	w8, [x19, #3592]
  4043f4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4043f8:	ldp	x20, x19, [sp, #112]
  4043fc:	ldp	x22, x21, [sp, #96]
  404400:	ldp	x24, x23, [sp, #80]
  404404:	ldp	x29, x30, [sp, #64]
  404408:	add	sp, sp, #0x80
  40440c:	ret
  404410:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404414:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  404418:	add	x1, x1, #0x198
  40441c:	add	x0, x0, #0xceb
  404420:	mov	x2, x1
  404424:	mov	x3, x1
  404428:	bl	410ec8 <printf@plt+0xfa28>
  40442c:	b	4043f8 <printf@plt+0x2f58>
  404430:	mov	x19, x0
  404434:	add	x0, sp, #0x18
  404438:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  40443c:	b	404444 <printf@plt+0x2fa4>
  404440:	mov	x19, x0
  404444:	add	x0, sp, #0x8
  404448:	b	404454 <printf@plt+0x2fb4>
  40444c:	mov	x19, x0
  404450:	add	x0, sp, #0x18
  404454:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  404458:	mov	x0, x19
  40445c:	bl	401440 <_Unwind_Resume@plt>
  404460:	sub	sp, sp, #0xb0
  404464:	stp	x29, x30, [sp, #80]
  404468:	stp	x28, x27, [sp, #96]
  40446c:	stp	x26, x25, [sp, #112]
  404470:	stp	x24, x23, [sp, #128]
  404474:	stp	x22, x21, [sp, #144]
  404478:	stp	x20, x19, [sp, #160]
  40447c:	add	x29, sp, #0x50
  404480:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404484:	adrp	x27, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404488:	mov	x19, x0
  40448c:	mov	w23, wzr
  404490:	movi	v0.2d, #0x0
  404494:	add	x20, x20, #0xdb8
  404498:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40449c:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4044a0:	adrp	x25, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4044a4:	mov	x26, sp
  4044a8:	add	x27, x27, #0xdc0
  4044ac:	str	xzr, [sp, #64]
  4044b0:	stp	q0, q0, [sp, #32]
  4044b4:	stp	q0, q0, [sp]
  4044b8:	mov	x0, x20
  4044bc:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  4044c0:	ldr	x0, [x22, #3504]
  4044c4:	cbz	x0, 4045c0 <printf@plt+0x3120>
  4044c8:	mov	w28, wzr
  4044cc:	b	4044dc <printf@plt+0x303c>
  4044d0:	sub	w28, w28, #0x1
  4044d4:	ldr	x0, [x22, #3504]
  4044d8:	cbz	x0, 4045c0 <printf@plt+0x3120>
  4044dc:	ldr	x8, [x0]
  4044e0:	ldr	x8, [x8, #16]
  4044e4:	blr	x8
  4044e8:	mov	w21, w0
  4044ec:	cmn	w0, #0x1
  4044f0:	b.eq	4044fc <printf@plt+0x305c>  // b.none
  4044f4:	cbnz	w28, 404530 <printf@plt+0x3090>
  4044f8:	b	404520 <printf@plt+0x3080>
  4044fc:	ldr	x0, [x22, #3504]
  404500:	ldr	x8, [x0, #8]
  404504:	str	x8, [x22, #3504]
  404508:	cbz	x0, 404518 <printf@plt+0x3078>
  40450c:	ldr	x8, [x0]
  404510:	ldr	x8, [x8, #8]
  404514:	blr	x8
  404518:	mov	w21, #0xa                   	// #10
  40451c:	cbnz	w28, 404530 <printf@plt+0x3090>
  404520:	cmp	w21, #0x2c
  404524:	b.eq	404570 <printf@plt+0x30d0>  // b.none
  404528:	cmp	w21, #0x29
  40452c:	b.eq	404570 <printf@plt+0x30d0>  // b.none
  404530:	ldp	w8, w9, [x27]
  404534:	cmp	w8, w9
  404538:	b.lt	404548 <printf@plt+0x30a8>  // b.tstop
  40453c:	mov	x0, x20
  404540:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404544:	ldr	w8, [x20, #8]
  404548:	ldr	x9, [x20]
  40454c:	add	w10, w8, #0x1
  404550:	cmp	w21, #0x29
  404554:	str	w10, [x20, #8]
  404558:	strb	w21, [x9, w8, sxtw]
  40455c:	b.eq	4044d0 <printf@plt+0x3030>  // b.none
  404560:	cmp	w21, #0x28
  404564:	b.ne	4044d4 <printf@plt+0x3034>  // b.any
  404568:	add	w28, w28, #0x1
  40456c:	b	4044d4 <printf@plt+0x3034>
  404570:	ldr	w8, [x24, #3520]
  404574:	cmp	w8, #0x1
  404578:	b.lt	4045b0 <printf@plt+0x3110>  // b.tstop
  40457c:	ldr	w9, [x25, #3524]
  404580:	cmp	w8, w9
  404584:	b.lt	404594 <printf@plt+0x30f4>  // b.tstop
  404588:	mov	x0, x20
  40458c:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404590:	ldr	w8, [x20, #8]
  404594:	ldr	x9, [x20]
  404598:	add	w10, w8, #0x1
  40459c:	str	w10, [x20, #8]
  4045a0:	strb	wzr, [x9, w8, sxtw]
  4045a4:	ldr	x0, [x20]
  4045a8:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4045ac:	str	x0, [x26, w23, uxtw #3]
  4045b0:	cmp	w21, #0x29
  4045b4:	add	w23, w23, #0x1
  4045b8:	b.ne	4044b8 <printf@plt+0x3018>  // b.any
  4045bc:	b	4045dc <printf@plt+0x313c>
  4045c0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4045c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  4045c8:	add	x1, x1, #0x198
  4045cc:	add	x0, x0, #0xd0d
  4045d0:	mov	x2, x1
  4045d4:	mov	x3, x1
  4045d8:	bl	410ec8 <printf@plt+0xfa28>
  4045dc:	mov	w0, #0x78                  	// #120
  4045e0:	bl	4122e4 <_Znwm@@Base>
  4045e4:	ldr	x8, [x22, #3504]
  4045e8:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  4045ec:	mov	x20, x0
  4045f0:	add	x9, x9, #0xbb0
  4045f4:	cmp	w23, #0x1
  4045f8:	str	xzr, [x0, #32]
  4045fc:	stp	x9, x8, [x0]
  404600:	str	w23, [x0, #40]
  404604:	b.lt	40461c <printf@plt+0x317c>  // b.tstop
  404608:	mov	w8, w23
  40460c:	add	x0, x20, #0x30
  404610:	lsl	x2, x8, #3
  404614:	mov	x1, sp
  404618:	bl	401200 <memcpy@plt>
  40461c:	mov	x0, x19
  404620:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  404624:	mov	w9, wzr
  404628:	mov	w8, wzr
  40462c:	stp	x0, x0, [x20, #16]
  404630:	b	40464c <printf@plt+0x31ac>
  404634:	cbz	w10, 404684 <printf@plt+0x31e4>
  404638:	add	w11, w8, #0x1
  40463c:	strb	w10, [x0, w8, sxtw]
  404640:	mov	w8, w11
  404644:	ldr	x0, [x20, #16]
  404648:	add	w9, w9, #0x1
  40464c:	sxtw	x11, w9
  404650:	ldrb	w10, [x0, x11]
  404654:	cmp	w10, #0x24
  404658:	b.ne	404634 <printf@plt+0x3194>  // b.any
  40465c:	add	x11, x11, #0x1
  404660:	ldrb	w12, [x0, x11]
  404664:	sub	w13, w12, #0x30
  404668:	cmp	w13, #0x9
  40466c:	b.hi	404638 <printf@plt+0x3198>  // b.pmore
  404670:	cmp	w12, #0x30
  404674:	b.eq	404644 <printf@plt+0x31a4>  // b.none
  404678:	sub	w10, w12, #0x23
  40467c:	mov	w9, w11
  404680:	b	404638 <printf@plt+0x3198>
  404684:	strb	wzr, [x0, w8, sxtw]
  404688:	str	x20, [x22, #3504]
  40468c:	ldp	x20, x19, [sp, #160]
  404690:	ldp	x22, x21, [sp, #144]
  404694:	ldp	x24, x23, [sp, #128]
  404698:	ldp	x26, x25, [sp, #112]
  40469c:	ldp	x28, x27, [sp, #96]
  4046a0:	ldp	x29, x30, [sp, #80]
  4046a4:	add	sp, sp, #0xb0
  4046a8:	ret
  4046ac:	mov	x19, x0
  4046b0:	mov	x0, x20
  4046b4:	bl	412388 <_ZdlPv@@Base>
  4046b8:	mov	x0, x19
  4046bc:	bl	401440 <_Unwind_Resume@plt>
  4046c0:	sub	sp, sp, #0x80
  4046c4:	stp	x29, x30, [sp, #32]
  4046c8:	stp	x28, x27, [sp, #48]
  4046cc:	stp	x26, x25, [sp, #64]
  4046d0:	stp	x24, x23, [sp, #80]
  4046d4:	stp	x22, x21, [sp, #96]
  4046d8:	stp	x20, x19, [sp, #112]
  4046dc:	add	x29, sp, #0x20
  4046e0:	mov	x21, #0x100000001           	// #4294967297
  4046e4:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4046e8:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4046ec:	adrp	x22, 413000 <_ZdlPvm@@Base+0xc6c>
  4046f0:	mov	w19, w0
  4046f4:	adrp	x27, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4046f8:	mov	w23, #0x1                   	// #1
  4046fc:	movk	x21, #0xa000, lsl #16
  404700:	add	x20, x20, #0xdb8
  404704:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404708:	add	x24, x24, #0xdc0
  40470c:	add	x22, x22, #0xdc0
  404710:	ldr	x0, [x27, #3504]
  404714:	cbz	x0, 404744 <printf@plt+0x32a4>
  404718:	ldr	x8, [x0]
  40471c:	ldr	x8, [x8, #16]
  404720:	blr	x8
  404724:	mov	w26, w0
  404728:	cmn	w0, #0x1
  40472c:	b.ne	40475c <printf@plt+0x32bc>  // b.any
  404730:	ldr	x0, [x27, #3504]
  404734:	ldr	x8, [x0, #8]
  404738:	str	x8, [x27, #3504]
  40473c:	cbnz	x0, 40474c <printf@plt+0x32ac>
  404740:	b	404758 <printf@plt+0x32b8>
  404744:	mov	w26, #0xffffffff            	// #-1
  404748:	b	40475c <printf@plt+0x32bc>
  40474c:	ldr	x8, [x0]
  404750:	ldr	x8, [x8, #8]
  404754:	blr	x8
  404758:	mov	w26, #0xa                   	// #10
  40475c:	add	w8, w26, #0x1
  404760:	cmp	w8, #0x23
  404764:	b.hi	4047b4 <printf@plt+0x3314>  // b.pmore
  404768:	adr	x9, 404778 <printf@plt+0x32d8>
  40476c:	ldrh	w10, [x22, x8, lsl #1]
  404770:	add	x9, x9, x10, lsl #2
  404774:	br	x9
  404778:	ldr	x0, [x27, #3504]
  40477c:	mov	w26, #0xffffffff            	// #-1
  404780:	cbz	x0, 40475c <printf@plt+0x32bc>
  404784:	ldr	x8, [x0]
  404788:	ldr	x8, [x8, #16]
  40478c:	blr	x8
  404790:	mov	w26, w0
  404794:	cmn	w0, #0x1
  404798:	b.ne	40475c <printf@plt+0x32bc>  // b.any
  40479c:	ldr	x0, [x27, #3504]
  4047a0:	mov	w26, #0xa                   	// #10
  4047a4:	ldr	x8, [x0, #8]
  4047a8:	str	x8, [x27, #3504]
  4047ac:	cbnz	x0, 40474c <printf@plt+0x32ac>
  4047b0:	b	40475c <printf@plt+0x32bc>
  4047b4:	sub	w8, w26, #0x5e
  4047b8:	cmp	w8, #0x20
  4047bc:	b.hi	4047cc <printf@plt+0x332c>  // b.pmore
  4047c0:	lsl	x8, x23, x8
  4047c4:	tst	x8, x21
  4047c8:	b.ne	404df0 <printf@plt+0x3950>  // b.any
  4047cc:	mov	x0, x20
  4047d0:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  4047d4:	cmp	w26, #0x5c
  4047d8:	b.ne	4047ec <printf@plt+0x334c>  // b.any
  4047dc:	mov	w25, #0x1                   	// #1
  4047e0:	ldr	x0, [x27, #3504]
  4047e4:	cbnz	x0, 404944 <printf@plt+0x34a4>
  4047e8:	b	404820 <printf@plt+0x3380>
  4047ec:	ldp	w8, w9, [x24]
  4047f0:	cmp	w8, w9
  4047f4:	b.lt	404804 <printf@plt+0x3364>  // b.tstop
  4047f8:	mov	x0, x20
  4047fc:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404800:	ldr	w8, [x20, #8]
  404804:	ldr	x9, [x20]
  404808:	mov	w25, wzr
  40480c:	add	w10, w8, #0x1
  404810:	str	w10, [x20, #8]
  404814:	strb	w26, [x9, w8, sxtw]
  404818:	ldr	x0, [x27, #3504]
  40481c:	cbnz	x0, 404944 <printf@plt+0x34a4>
  404820:	cbz	w25, 404848 <printf@plt+0x33a8>
  404824:	adrp	x21, 414000 <_ZdlPvm@@Base+0x1c6c>
  404828:	adrp	x23, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40482c:	add	x21, x21, #0xd72
  404830:	add	x23, x23, #0x198
  404834:	mov	x0, x21
  404838:	mov	x1, x23
  40483c:	mov	x2, x23
  404840:	mov	x3, x23
  404844:	bl	410ec8 <printf@plt+0xfa28>
  404848:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40484c:	ldr	w8, [x28, #3520]
  404850:	mov	x21, #0x100000001           	// #4294967297
  404854:	adrp	x10, 414000 <_ZdlPvm@@Base+0x1c6c>
  404858:	mov	w23, #0x1                   	// #1
  40485c:	movk	x21, #0xa000, lsl #16
  404860:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404864:	add	x10, x10, #0xc98
  404868:	cbz	w8, 404710 <printf@plt+0x3270>
  40486c:	cbz	w19, 40507c <printf@plt+0x3bdc>
  404870:	ldr	w9, [x9, #3524]
  404874:	mov	x21, x10
  404878:	cmp	w8, w9
  40487c:	b.lt	40488c <printf@plt+0x33ec>  // b.tstop
  404880:	mov	x0, x20
  404884:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404888:	ldr	w8, [x20, #8]
  40488c:	ldr	x9, [x20]
  404890:	add	w10, w8, #0x1
  404894:	str	w10, [x20, #8]
  404898:	strb	wzr, [x9, w8, sxtw]
  40489c:	ldr	x26, [x20]
  4048a0:	cbnz	x26, 4048b0 <printf@plt+0x3410>
  4048a4:	mov	w0, #0x36                  	// #54
  4048a8:	mov	x1, x21
  4048ac:	bl	41082c <printf@plt+0xf38c>
  4048b0:	mov	x0, x26
  4048b4:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  4048b8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4048bc:	add	x8, x8, #0xda0
  4048c0:	ldr	w23, [x8, #8]
  4048c4:	ldr	x21, [x8]
  4048c8:	udiv	x8, x0, x23
  4048cc:	msub	x25, x8, x23, x0
  4048d0:	lsl	x8, x25, #4
  4048d4:	ldr	x0, [x21, x8]
  4048d8:	cbz	x0, 404c2c <printf@plt+0x378c>
  4048dc:	mov	x1, x26
  4048e0:	bl	4013c0 <strcmp@plt>
  4048e4:	cbz	w0, 404910 <printf@plt+0x3470>
  4048e8:	cmp	w25, #0x0
  4048ec:	csel	w8, w23, w25, eq  // eq = none
  4048f0:	sub	w25, w8, #0x1
  4048f4:	lsl	x8, x25, #4
  4048f8:	ldr	x0, [x21, x8]
  4048fc:	cbz	x0, 404c2c <printf@plt+0x378c>
  404900:	mov	x1, x26
  404904:	bl	4013c0 <strcmp@plt>
  404908:	cbnz	w0, 4048e8 <printf@plt+0x3448>
  40490c:	mov	w25, w25
  404910:	add	x8, x21, x25, lsl #4
  404914:	ldr	x25, [x8, #8]
  404918:	b	404c30 <printf@plt+0x3790>
  40491c:	mov	x0, x20
  404920:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404924:	ldr	w8, [x20, #8]
  404928:	ldr	x9, [x20]
  40492c:	add	w10, w8, #0x1
  404930:	mov	w25, wzr
  404934:	str	w10, [x20, #8]
  404938:	strb	w28, [x9, w8, sxtw]
  40493c:	ldr	x0, [x27, #3504]
  404940:	cbz	x0, 404820 <printf@plt+0x3380>
  404944:	ldr	x8, [x0]
  404948:	ldr	x8, [x8, #24]
  40494c:	blr	x8
  404950:	cmn	w0, #0x1
  404954:	mov	w8, #0xa                   	// #10
  404958:	csel	w28, w8, w0, eq  // eq = none
  40495c:	cbz	w19, 404a3c <printf@plt+0x359c>
  404960:	cbnz	w25, 404a3c <printf@plt+0x359c>
  404964:	cmp	w28, #0x28
  404968:	b.ne	404a3c <printf@plt+0x359c>  // b.any
  40496c:	ldp	w8, w9, [x24]
  404970:	cmp	w8, w9
  404974:	b.lt	404984 <printf@plt+0x34e4>  // b.tstop
  404978:	mov	x0, x20
  40497c:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404980:	ldr	w8, [x20, #8]
  404984:	ldr	x9, [x20]
  404988:	add	w10, w8, #0x1
  40498c:	str	w10, [x20, #8]
  404990:	strb	wzr, [x9, w8, sxtw]
  404994:	ldr	x26, [x20]
  404998:	cbnz	x26, 4049ac <printf@plt+0x350c>
  40499c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  4049a0:	mov	w0, #0x36                  	// #54
  4049a4:	add	x1, x1, #0xc98
  4049a8:	bl	41082c <printf@plt+0xf38c>
  4049ac:	mov	x0, x26
  4049b0:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  4049b4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4049b8:	add	x8, x8, #0xda0
  4049bc:	ldr	w23, [x8, #8]
  4049c0:	ldr	x25, [x8]
  4049c4:	udiv	x8, x0, x23
  4049c8:	msub	x21, x8, x23, x0
  4049cc:	lsl	x8, x21, #4
  4049d0:	ldr	x0, [x25, x8]
  4049d4:	cbz	x0, 404a28 <printf@plt+0x3588>
  4049d8:	mov	x1, x26
  4049dc:	bl	4013c0 <strcmp@plt>
  4049e0:	cbz	w0, 404a0c <printf@plt+0x356c>
  4049e4:	cmp	w21, #0x0
  4049e8:	csel	w8, w23, w21, eq  // eq = none
  4049ec:	sub	w21, w8, #0x1
  4049f0:	lsl	x8, x21, #4
  4049f4:	ldr	x0, [x25, x8]
  4049f8:	cbz	x0, 404a28 <printf@plt+0x3588>
  4049fc:	mov	x1, x26
  404a00:	bl	4013c0 <strcmp@plt>
  404a04:	cbnz	w0, 4049e4 <printf@plt+0x3544>
  404a08:	mov	w21, w21
  404a0c:	add	x8, x25, x21, lsl #4
  404a10:	ldr	x21, [x8, #8]
  404a14:	cbz	x21, 404a28 <printf@plt+0x3588>
  404a18:	ldrb	w8, [x21]
  404a1c:	cbz	w8, 404a28 <printf@plt+0x3588>
  404a20:	ldrb	w8, [x21, #1]
  404a24:	cbz	w8, 404d5c <printf@plt+0x38bc>
  404a28:	ldr	w8, [x20, #8]
  404a2c:	mov	x0, x20
  404a30:	sub	w1, w8, #0x1
  404a34:	bl	41343c <_ZdlPvm@@Base+0x10a8>
  404a38:	b	404ad0 <printf@plt+0x3630>
  404a3c:	cbz	w25, 404ad0 <printf@plt+0x3630>
  404a40:	add	w8, w28, #0x1
  404a44:	cmp	w8, #0x23
  404a48:	b.hi	404bac <printf@plt+0x370c>  // b.pmore
  404a4c:	adrp	x11, 413000 <_ZdlPvm@@Base+0xc6c>
  404a50:	add	x11, x11, #0xe08
  404a54:	adr	x9, 404a64 <printf@plt+0x35c4>
  404a58:	ldrb	w10, [x11, x8]
  404a5c:	add	x9, x9, x10, lsl #2
  404a60:	br	x9
  404a64:	ldr	x0, [x27, #3504]
  404a68:	cbz	x0, 404a9c <printf@plt+0x35fc>
  404a6c:	ldr	x8, [x0]
  404a70:	ldr	x8, [x8, #16]
  404a74:	blr	x8
  404a78:	cmn	w0, #0x1
  404a7c:	b.ne	404a9c <printf@plt+0x35fc>  // b.any
  404a80:	ldr	x0, [x27, #3504]
  404a84:	ldr	x8, [x0, #8]
  404a88:	str	x8, [x27, #3504]
  404a8c:	cbz	x0, 404a9c <printf@plt+0x35fc>
  404a90:	ldr	x8, [x0]
  404a94:	ldr	x8, [x8, #8]
  404a98:	blr	x8
  404a9c:	ldp	w8, w9, [x24]
  404aa0:	cmp	w8, w9
  404aa4:	b.lt	404ab4 <printf@plt+0x3614>  // b.tstop
  404aa8:	mov	x0, x20
  404aac:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404ab0:	ldr	w8, [x20, #8]
  404ab4:	ldr	x9, [x20]
  404ab8:	add	w10, w8, #0x1
  404abc:	str	w10, [x20, #8]
  404ac0:	mov	w10, #0x22                  	// #34
  404ac4:	mov	w25, wzr
  404ac8:	strb	w10, [x9, w8, sxtw]
  404acc:	b	40493c <printf@plt+0x349c>
  404ad0:	sub	w8, w28, #0x5c
  404ad4:	cmp	w8, #0x22
  404ad8:	b.hi	404b40 <printf@plt+0x36a0>  // b.pmore
  404adc:	cbnz	x8, 404b24 <printf@plt+0x3684>
  404ae0:	ldr	x0, [x27, #3504]
  404ae4:	cbz	x0, 404824 <printf@plt+0x3384>
  404ae8:	ldr	x8, [x0]
  404aec:	ldr	x8, [x8, #16]
  404af0:	blr	x8
  404af4:	cmn	w0, #0x1
  404af8:	b.ne	404b1c <printf@plt+0x367c>  // b.any
  404afc:	ldr	x8, [x27, #3504]
  404b00:	ldr	x0, [x8, #8]
  404b04:	str	x0, [x27, #3504]
  404b08:	cbz	x8, 404c20 <printf@plt+0x3780>
  404b0c:	ldr	x9, [x8]
  404b10:	mov	x0, x8
  404b14:	ldr	x9, [x9, #8]
  404b18:	blr	x9
  404b1c:	mov	w25, #0x1                   	// #1
  404b20:	b	40493c <printf@plt+0x349c>
  404b24:	mov	w9, #0x1                   	// #1
  404b28:	lsl	x8, x9, x8
  404b2c:	mov	x9, #0x4                   	// #4
  404b30:	movk	x9, #0x8000, lsl #16
  404b34:	movk	x9, #0x6, lsl #32
  404b38:	tst	x8, x9
  404b3c:	b.ne	404848 <printf@plt+0x33a8>  // b.any
  404b40:	add	w8, w28, #0x1
  404b44:	cmp	w8, #0x23
  404b48:	b.hi	404b64 <printf@plt+0x36c4>  // b.pmore
  404b4c:	mov	w9, #0x1                   	// #1
  404b50:	lsl	x8, x9, x8
  404b54:	mov	x9, #0xc01                 	// #3073
  404b58:	movk	x9, #0xa, lsl #32
  404b5c:	tst	x8, x9
  404b60:	b.ne	404848 <printf@plt+0x33a8>  // b.any
  404b64:	ldr	x0, [x27, #3504]
  404b68:	cbz	x0, 404b9c <printf@plt+0x36fc>
  404b6c:	ldr	x8, [x0]
  404b70:	ldr	x8, [x8, #16]
  404b74:	blr	x8
  404b78:	cmn	w0, #0x1
  404b7c:	b.ne	404b9c <printf@plt+0x36fc>  // b.any
  404b80:	ldr	x0, [x27, #3504]
  404b84:	ldr	x8, [x0, #8]
  404b88:	str	x8, [x27, #3504]
  404b8c:	cbz	x0, 404b9c <printf@plt+0x36fc>
  404b90:	ldr	x8, [x0]
  404b94:	ldr	x8, [x8, #8]
  404b98:	blr	x8
  404b9c:	ldp	w8, w9, [x24]
  404ba0:	cmp	w8, w9
  404ba4:	b.lt	404928 <printf@plt+0x3488>  // b.tstop
  404ba8:	b	40491c <printf@plt+0x347c>
  404bac:	ldr	x0, [x27, #3504]
  404bb0:	cbz	x0, 404be4 <printf@plt+0x3744>
  404bb4:	ldr	x8, [x0]
  404bb8:	ldr	x8, [x8, #16]
  404bbc:	blr	x8
  404bc0:	cmn	w0, #0x1
  404bc4:	b.ne	404be4 <printf@plt+0x3744>  // b.any
  404bc8:	ldr	x0, [x27, #3504]
  404bcc:	ldr	x8, [x0, #8]
  404bd0:	str	x8, [x27, #3504]
  404bd4:	cbz	x0, 404be4 <printf@plt+0x3744>
  404bd8:	ldr	x8, [x0]
  404bdc:	ldr	x8, [x8, #8]
  404be0:	blr	x8
  404be4:	ldp	w8, w9, [x24]
  404be8:	mov	w21, #0x5c                  	// #92
  404bec:	cmp	w8, w9
  404bf0:	b.lt	404c00 <printf@plt+0x3760>  // b.tstop
  404bf4:	mov	x0, x20
  404bf8:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404bfc:	ldr	w8, [x20, #8]
  404c00:	ldr	x9, [x20]
  404c04:	add	w10, w8, #0x1
  404c08:	str	w10, [x20, #8]
  404c0c:	strb	w21, [x9, w8, sxtw]
  404c10:	ldp	w8, w9, [x20, #8]
  404c14:	cmp	w8, w9
  404c18:	b.lt	404928 <printf@plt+0x3488>  // b.tstop
  404c1c:	b	40491c <printf@plt+0x347c>
  404c20:	mov	w25, #0x1                   	// #1
  404c24:	cbnz	x0, 404944 <printf@plt+0x34a4>
  404c28:	b	404820 <printf@plt+0x3380>
  404c2c:	mov	x25, xzr
  404c30:	ldr	w8, [x20, #8]
  404c34:	mov	x0, x20
  404c38:	sub	w1, w8, #0x1
  404c3c:	bl	41343c <_ZdlPvm@@Base+0x10a8>
  404c40:	cbz	x25, 40507c <printf@plt+0x3bdc>
  404c44:	ldrb	w8, [x25]
  404c48:	cbz	w8, 40502c <printf@plt+0x3b8c>
  404c4c:	mov	w0, #0x20                  	// #32
  404c50:	bl	4122e4 <_Znwm@@Base>
  404c54:	ldr	x8, [x27, #3504]
  404c58:	mov	x26, x0
  404c5c:	ldr	x0, [x25, #8]
  404c60:	str	x8, [x26, #8]
  404c64:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  404c68:	add	x8, x8, #0xb40
  404c6c:	str	x8, [x26]
  404c70:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  404c74:	mov	x21, #0x100000001           	// #4294967297
  404c78:	stp	x0, x0, [x26, #16]
  404c7c:	str	x26, [x27, #3504]
  404c80:	mov	w23, #0x1                   	// #1
  404c84:	movk	x21, #0xa000, lsl #16
  404c88:	b	404710 <printf@plt+0x3270>
  404c8c:	ldr	x26, [x27, #3504]
  404c90:	adrp	x21, 414000 <_ZdlPvm@@Base+0x1c6c>
  404c94:	adrp	x23, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404c98:	add	x21, x21, #0xd72
  404c9c:	add	x23, x23, #0x198
  404ca0:	cbz	x26, 404834 <printf@plt+0x3394>
  404ca4:	ldr	x8, [x26]
  404ca8:	add	x1, sp, #0x8
  404cac:	sub	x2, x29, #0x4
  404cb0:	mov	x0, x26
  404cb4:	ldr	x8, [x8, #32]
  404cb8:	blr	x8
  404cbc:	cbnz	w0, 404dd0 <printf@plt+0x3930>
  404cc0:	ldr	x26, [x26, #8]
  404cc4:	cbnz	x26, 404ca4 <printf@plt+0x3804>
  404cc8:	b	404834 <printf@plt+0x3394>
  404ccc:	ldr	x26, [x27, #3504]
  404cd0:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404cd4:	adrp	x23, 414000 <_ZdlPvm@@Base+0x1c6c>
  404cd8:	add	x21, x21, #0x198
  404cdc:	add	x23, x23, #0xdb9
  404ce0:	cbz	x26, 404d48 <printf@plt+0x38a8>
  404ce4:	ldr	x8, [x26]
  404ce8:	add	x1, sp, #0x8
  404cec:	sub	x2, x29, #0x4
  404cf0:	mov	x0, x26
  404cf4:	ldr	x8, [x8, #32]
  404cf8:	blr	x8
  404cfc:	cbnz	w0, 404db0 <printf@plt+0x3910>
  404d00:	ldr	x26, [x26, #8]
  404d04:	cbnz	x26, 404ce4 <printf@plt+0x3844>
  404d08:	b	404d48 <printf@plt+0x38a8>
  404d0c:	ldr	x26, [x27, #3504]
  404d10:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404d14:	adrp	x23, 414000 <_ZdlPvm@@Base+0x1c6c>
  404d18:	add	x21, x21, #0x198
  404d1c:	add	x23, x23, #0xd91
  404d20:	cbz	x26, 404d48 <printf@plt+0x38a8>
  404d24:	ldr	x8, [x26]
  404d28:	add	x1, sp, #0x8
  404d2c:	sub	x2, x29, #0x4
  404d30:	mov	x0, x26
  404d34:	ldr	x8, [x8, #32]
  404d38:	blr	x8
  404d3c:	cbnz	w0, 404db0 <printf@plt+0x3910>
  404d40:	ldr	x26, [x26, #8]
  404d44:	cbnz	x26, 404d24 <printf@plt+0x3884>
  404d48:	mov	x0, x23
  404d4c:	mov	x1, x21
  404d50:	mov	x2, x21
  404d54:	mov	x3, x21
  404d58:	b	404844 <printf@plt+0x33a4>
  404d5c:	ldr	x0, [x27, #3504]
  404d60:	mov	w23, #0x1                   	// #1
  404d64:	cbz	x0, 404d98 <printf@plt+0x38f8>
  404d68:	ldr	x8, [x0]
  404d6c:	ldr	x8, [x8, #16]
  404d70:	blr	x8
  404d74:	cmn	w0, #0x1
  404d78:	b.ne	404d98 <printf@plt+0x38f8>  // b.any
  404d7c:	ldr	x0, [x27, #3504]
  404d80:	ldr	x8, [x0, #8]
  404d84:	str	x8, [x27, #3504]
  404d88:	cbz	x0, 404d98 <printf@plt+0x38f8>
  404d8c:	ldr	x8, [x0]
  404d90:	ldr	x8, [x8, #8]
  404d94:	blr	x8
  404d98:	ldr	x0, [x21, #8]
  404d9c:	bl	404460 <printf@plt+0x2fc0>
  404da0:	mov	x21, #0x100000001           	// #4294967297
  404da4:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404da8:	movk	x21, #0xa000, lsl #16
  404dac:	b	404710 <printf@plt+0x3270>
  404db0:	ldr	x0, [sp, #8]
  404db4:	ldur	w1, [x29, #-4]
  404db8:	mov	x2, x23
  404dbc:	mov	x3, x21
  404dc0:	mov	x4, x21
  404dc4:	mov	x5, x21
  404dc8:	bl	410f64 <printf@plt+0xfac4>
  404dcc:	b	404848 <printf@plt+0x33a8>
  404dd0:	ldr	x0, [sp, #8]
  404dd4:	ldur	w1, [x29, #-4]
  404dd8:	mov	x2, x21
  404ddc:	mov	x3, x23
  404de0:	mov	x4, x23
  404de4:	mov	x5, x23
  404de8:	bl	410f64 <printf@plt+0xfac4>
  404dec:	b	404848 <printf@plt+0x33a8>
  404df0:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404df4:	ldrsw	x8, [x19, #3592]
  404df8:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404dfc:	add	x9, x9, #0xdc8
  404e00:	mov	w1, w26
  404e04:	add	x0, x9, x8, lsl #4
  404e08:	bl	412e04 <_ZdlPvm@@Base+0xa70>
  404e0c:	ldr	w8, [x19, #3592]
  404e10:	add	w9, w8, #0x1
  404e14:	add	w10, w8, #0x4
  404e18:	cmp	w9, #0x0
  404e1c:	csinc	w8, w10, w8, lt  // lt = tstop
  404e20:	and	w8, w8, #0xfffffffc
  404e24:	sub	w8, w9, w8
  404e28:	str	w8, [x19, #3592]
  404e2c:	mov	w0, w26
  404e30:	ldp	x20, x19, [sp, #112]
  404e34:	ldp	x22, x21, [sp, #96]
  404e38:	ldp	x24, x23, [sp, #80]
  404e3c:	ldp	x26, x25, [sp, #64]
  404e40:	ldp	x28, x27, [sp, #48]
  404e44:	ldp	x29, x30, [sp, #32]
  404e48:	add	sp, sp, #0x80
  404e4c:	ret
  404e50:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  404e54:	add	x1, x1, #0xd39
  404e58:	add	x0, sp, #0x8
  404e5c:	bl	412bbc <_ZdlPvm@@Base+0x828>
  404e60:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404e64:	ldrsw	x8, [x19, #3592]
  404e68:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404e6c:	add	x9, x9, #0xdc8
  404e70:	add	x0, x9, x8, lsl #4
  404e74:	add	x1, sp, #0x8
  404e78:	bl	412ce8 <_ZdlPvm@@Base+0x954>
  404e7c:	ldr	w8, [x19, #3592]
  404e80:	add	x0, sp, #0x8
  404e84:	add	w9, w8, #0x1
  404e88:	add	w10, w8, #0x4
  404e8c:	cmp	w9, #0x0
  404e90:	csinc	w8, w10, w8, lt  // lt = tstop
  404e94:	and	w8, w8, #0xfffffffc
  404e98:	sub	w8, w9, w8
  404e9c:	str	w8, [x19, #3592]
  404ea0:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  404ea4:	mov	w26, wzr
  404ea8:	b	404e2c <printf@plt+0x398c>
  404eac:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404eb0:	add	x19, x19, #0xdb8
  404eb4:	mov	x0, x19
  404eb8:	bl	4134f4 <_ZdlPvm@@Base+0x1160>
  404ebc:	ldr	x0, [x27, #3504]
  404ec0:	cbz	x0, 404f80 <printf@plt+0x3ae0>
  404ec4:	adrp	x20, 413000 <_ZdlPvm@@Base+0xc6c>
  404ec8:	mov	w25, wzr
  404ecc:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404ed0:	mov	w23, #0x22                  	// #34
  404ed4:	add	x20, x20, #0xd39
  404ed8:	b	404f08 <printf@plt+0x3a68>
  404edc:	ldr	x9, [x19]
  404ee0:	add	w10, w8, #0x1
  404ee4:	cmp	w25, #0x0
  404ee8:	str	w10, [x19, #8]
  404eec:	cset	w10, eq  // eq = none
  404ef0:	cmp	w21, #0x5c
  404ef4:	cset	w11, eq  // eq = none
  404ef8:	and	w25, w10, w11
  404efc:	strb	w21, [x9, w8, sxtw]
  404f00:	ldr	x0, [x27, #3504]
  404f04:	cbz	x0, 404f80 <printf@plt+0x3ae0>
  404f08:	ldr	x8, [x0]
  404f0c:	ldr	x8, [x8, #16]
  404f10:	blr	x8
  404f14:	cmp	w0, #0x22
  404f18:	b.eq	404f4c <printf@plt+0x3aac>  // b.none
  404f1c:	mov	w21, w0
  404f20:	cmp	w0, #0xa
  404f24:	b.eq	404fa8 <printf@plt+0x3b08>  // b.none
  404f28:	cmn	w21, #0x1
  404f2c:	b.eq	404f8c <printf@plt+0x3aec>  // b.none
  404f30:	ldp	w8, w9, [x24]
  404f34:	cmp	w8, w9
  404f38:	b.lt	404edc <printf@plt+0x3a3c>  // b.tstop
  404f3c:	mov	x0, x19
  404f40:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  404f44:	ldr	w8, [x19, #8]
  404f48:	b	404edc <printf@plt+0x3a3c>
  404f4c:	cbz	w25, 404ff0 <printf@plt+0x3b50>
  404f50:	ldrsw	x8, [x28, #3520]
  404f54:	cmp	w8, #0x0
  404f58:	sub	x21, x8, #0x1
  404f5c:	b.gt	404f6c <printf@plt+0x3acc>
  404f60:	mov	w0, #0x62                  	// #98
  404f64:	mov	x1, x20
  404f68:	bl	41082c <printf@plt+0xf38c>
  404f6c:	ldr	x8, [x22, #3512]
  404f70:	mov	w25, wzr
  404f74:	strb	w23, [x8, x21]
  404f78:	ldr	x0, [x27, #3504]
  404f7c:	cbnz	x0, 404f08 <printf@plt+0x3a68>
  404f80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  404f84:	add	x0, x0, #0xd46
  404f88:	b	404fdc <printf@plt+0x3b3c>
  404f8c:	ldr	x0, [x27, #3504]
  404f90:	ldr	x19, [x0, #8]
  404f94:	str	x19, [x27, #3504]
  404f98:	cbz	x0, 404fac <printf@plt+0x3b0c>
  404f9c:	ldr	x8, [x0]
  404fa0:	ldr	x8, [x8, #8]
  404fa4:	blr	x8
  404fa8:	ldr	x19, [x27, #3504]
  404fac:	cbz	x19, 404fd4 <printf@plt+0x3b34>
  404fb0:	ldr	x8, [x19]
  404fb4:	add	x1, sp, #0x8
  404fb8:	sub	x2, x29, #0x4
  404fbc:	mov	x0, x19
  404fc0:	ldr	x8, [x8, #32]
  404fc4:	blr	x8
  404fc8:	cbnz	w0, 405004 <printf@plt+0x3b64>
  404fcc:	ldr	x19, [x19, #8]
  404fd0:	cbnz	x19, 404fb0 <printf@plt+0x3b10>
  404fd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  404fd8:	add	x0, x0, #0xd50
  404fdc:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  404fe0:	add	x1, x1, #0x198
  404fe4:	mov	x2, x1
  404fe8:	mov	x3, x1
  404fec:	bl	410ec8 <printf@plt+0xfa28>
  404ff0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  404ff4:	add	x0, x0, #0xdb8
  404ff8:	bl	403e74 <printf@plt+0x29d4>
  404ffc:	mov	w26, #0x11a                 	// #282
  405000:	b	404e2c <printf@plt+0x398c>
  405004:	ldr	x0, [sp, #8]
  405008:	ldur	w1, [x29, #-4]
  40500c:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405010:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405014:	add	x3, x3, #0x198
  405018:	add	x2, x2, #0xd50
  40501c:	mov	x4, x3
  405020:	mov	x5, x3
  405024:	bl	410f64 <printf@plt+0xfac4>
  405028:	b	404ff0 <printf@plt+0x3b50>
  40502c:	cmp	w19, #0x1
  405030:	b.ne	40507c <printf@plt+0x3bdc>  // b.any
  405034:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405038:	ldrsw	x8, [x19, #3592]
  40503c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405040:	add	x9, x9, #0xdc8
  405044:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405048:	add	x0, x9, x8, lsl #4
  40504c:	add	x1, x1, #0xdb8
  405050:	bl	412ce8 <_ZdlPvm@@Base+0x954>
  405054:	ldr	w8, [x19, #3592]
  405058:	add	w9, w8, #0x1
  40505c:	add	w10, w8, #0x4
  405060:	cmp	w9, #0x0
  405064:	csinc	w8, w10, w8, lt  // lt = tstop
  405068:	and	w8, w8, #0xfffffffc
  40506c:	sub	w8, w9, w8
  405070:	str	w8, [x19, #3592]
  405074:	ldr	w26, [x25, #8]
  405078:	b	404e2c <printf@plt+0x398c>
  40507c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405080:	ldrsw	x8, [x19, #3592]
  405084:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405088:	add	x9, x9, #0xdc8
  40508c:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405090:	add	x0, x9, x8, lsl #4
  405094:	add	x1, x1, #0xdb8
  405098:	bl	412ce8 <_ZdlPvm@@Base+0x954>
  40509c:	ldr	w8, [x19, #3592]
  4050a0:	mov	w26, #0x119                 	// #281
  4050a4:	b	404e10 <printf@plt+0x3970>
  4050a8:	mov	x19, x0
  4050ac:	mov	x0, x26
  4050b0:	bl	412388 <_ZdlPv@@Base>
  4050b4:	mov	x0, x19
  4050b8:	bl	401440 <_Unwind_Resume@plt>
  4050bc:	mov	x19, x0
  4050c0:	add	x0, sp, #0x8
  4050c4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4050c8:	mov	x0, x19
  4050cc:	bl	401440 <_Unwind_Resume@plt>
  4050d0:	sub	sp, sp, #0x60
  4050d4:	stp	x29, x30, [sp, #32]
  4050d8:	str	x23, [sp, #48]
  4050dc:	stp	x22, x21, [sp, #64]
  4050e0:	stp	x20, x19, [sp, #80]
  4050e4:	add	x29, sp, #0x20
  4050e8:	mov	w0, #0x2                   	// #2
  4050ec:	bl	4046c0 <printf@plt+0x3220>
  4050f0:	sub	w8, w0, #0x119
  4050f4:	cmp	w8, #0x2
  4050f8:	b.cc	40514c <printf@plt+0x3cac>  // b.lo, b.ul, b.last
  4050fc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405100:	ldr	x19, [x8, #3504]
  405104:	cbz	x19, 40512c <printf@plt+0x3c8c>
  405108:	ldr	x8, [x19]
  40510c:	add	x1, sp, #0x8
  405110:	add	x2, x29, #0x18
  405114:	mov	x0, x19
  405118:	ldr	x8, [x8, #32]
  40511c:	blr	x8
  405120:	cbnz	w0, 405258 <printf@plt+0x3db8>
  405124:	ldr	x19, [x19, #8]
  405128:	cbnz	x19, 405108 <printf@plt+0x3c68>
  40512c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405130:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  405134:	add	x1, x1, #0x198
  405138:	add	x0, x0, #0xddd
  40513c:	mov	x2, x1
  405140:	mov	x3, x1
  405144:	bl	410ec8 <printf@plt+0xfa28>
  405148:	b	4052a0 <printf@plt+0x3e00>
  40514c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405150:	add	x9, x9, #0xdc0
  405154:	ldp	w8, w9, [x9]
  405158:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40515c:	add	x19, x19, #0xdb8
  405160:	cmp	w8, w9
  405164:	b.lt	405174 <printf@plt+0x3cd4>  // b.tstop
  405168:	mov	x0, x19
  40516c:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405170:	ldr	w8, [x19, #8]
  405174:	ldr	x9, [x19]
  405178:	add	w10, w8, #0x1
  40517c:	str	w10, [x19, #8]
  405180:	strb	wzr, [x9, w8, sxtw]
  405184:	ldr	x19, [x19]
  405188:	bl	4013a0 <__errno_location@plt>
  40518c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  405190:	str	wzr, [x0]
  405194:	add	x1, x1, #0x24a
  405198:	mov	x0, x19
  40519c:	bl	4013b0 <fopen@plt>
  4051a0:	cbz	x0, 4051fc <printf@plt+0x3d5c>
  4051a4:	mov	x21, x0
  4051a8:	mov	w0, #0x40                  	// #64
  4051ac:	bl	4122e4 <_Znwm@@Base>
  4051b0:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4051b4:	ldr	x8, [x23, #3504]
  4051b8:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  4051bc:	mov	x20, x0
  4051c0:	add	x9, x9, #0xb08
  4051c4:	add	x22, x0, #0x28
  4051c8:	str	wzr, [x0, #32]
  4051cc:	stp	x9, x8, [x0]
  4051d0:	mov	x0, x22
  4051d4:	bl	412b38 <_ZdlPvm@@Base+0x7a4>
  4051d8:	adrp	x8, 414000 <_ZdlPvm@@Base+0x1c6c>
  4051dc:	add	x8, x8, #0xcdd
  4051e0:	str	x8, [x20, #56]
  4051e4:	str	x21, [x20, #16]
  4051e8:	mov	x0, x19
  4051ec:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4051f0:	str	x0, [x20, #24]
  4051f4:	str	x20, [x23, #3504]
  4051f8:	b	4052a0 <printf@plt+0x3e00>
  4051fc:	add	x0, sp, #0x8
  405200:	mov	x1, x19
  405204:	bl	410c78 <printf@plt+0xf7d8>
  405208:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40520c:	ldr	x19, [x8, #3504]
  405210:	cbz	x19, 405238 <printf@plt+0x3d98>
  405214:	ldr	x8, [x19]
  405218:	add	x1, x29, #0x18
  40521c:	sub	x2, x29, #0x4
  405220:	mov	x0, x19
  405224:	ldr	x8, [x8, #32]
  405228:	blr	x8
  40522c:	cbnz	w0, 40527c <printf@plt+0x3ddc>
  405230:	ldr	x19, [x19, #8]
  405234:	cbnz	x19, 405214 <printf@plt+0x3d74>
  405238:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40523c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  405240:	add	x2, x2, #0x198
  405244:	add	x0, x0, #0xdf6
  405248:	add	x1, sp, #0x8
  40524c:	mov	x3, x2
  405250:	bl	410ec8 <printf@plt+0xfa28>
  405254:	b	4052a0 <printf@plt+0x3e00>
  405258:	ldr	x0, [sp, #8]
  40525c:	ldr	w1, [x29, #24]
  405260:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405264:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405268:	add	x3, x3, #0x198
  40526c:	add	x2, x2, #0xddd
  405270:	mov	x4, x3
  405274:	mov	x5, x3
  405278:	b	40529c <printf@plt+0x3dfc>
  40527c:	ldr	x0, [x29, #24]
  405280:	ldur	w1, [x29, #-4]
  405284:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405288:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  40528c:	add	x4, x4, #0x198
  405290:	add	x2, x2, #0xdf6
  405294:	add	x3, sp, #0x8
  405298:	mov	x5, x4
  40529c:	bl	410f64 <printf@plt+0xfac4>
  4052a0:	ldp	x20, x19, [sp, #80]
  4052a4:	ldp	x22, x21, [sp, #64]
  4052a8:	ldr	x23, [sp, #48]
  4052ac:	ldp	x29, x30, [sp, #32]
  4052b0:	add	sp, sp, #0x60
  4052b4:	ret
  4052b8:	mov	x19, x0
  4052bc:	mov	x0, x22
  4052c0:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4052c4:	b	4052cc <printf@plt+0x3e2c>
  4052c8:	mov	x19, x0
  4052cc:	mov	x0, x20
  4052d0:	bl	412388 <_ZdlPv@@Base>
  4052d4:	mov	x0, x19
  4052d8:	bl	401440 <_Unwind_Resume@plt>
  4052dc:	sub	sp, sp, #0x30
  4052e0:	stp	x29, x30, [sp, #16]
  4052e4:	str	x19, [sp, #32]
  4052e8:	add	x29, sp, #0x10
  4052ec:	mov	w0, wzr
  4052f0:	bl	4046c0 <printf@plt+0x3220>
  4052f4:	cmp	w0, #0x119
  4052f8:	b.ne	40530c <printf@plt+0x3e6c>  // b.any
  4052fc:	ldr	x19, [sp, #32]
  405300:	ldp	x29, x30, [sp, #16]
  405304:	add	sp, sp, #0x30
  405308:	b	4040e0 <printf@plt+0x2c40>
  40530c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405310:	ldr	x19, [x8, #3504]
  405314:	cbz	x19, 40533c <printf@plt+0x3e9c>
  405318:	ldr	x8, [x19]
  40531c:	add	x1, x29, #0x18
  405320:	sub	x2, x29, #0x4
  405324:	mov	x0, x19
  405328:	ldr	x8, [x8, #32]
  40532c:	blr	x8
  405330:	cbnz	w0, 40535c <printf@plt+0x3ebc>
  405334:	ldr	x19, [x19, #8]
  405338:	cbnz	x19, 405318 <printf@plt+0x3e78>
  40533c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405340:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  405344:	add	x1, x1, #0x198
  405348:	add	x0, x0, #0xe14
  40534c:	mov	x2, x1
  405350:	mov	x3, x1
  405354:	bl	410ec8 <printf@plt+0xfa28>
  405358:	b	405380 <printf@plt+0x3ee0>
  40535c:	ldr	x0, [x29, #24]
  405360:	ldur	w1, [x29, #-4]
  405364:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405368:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  40536c:	add	x3, x3, #0x198
  405370:	add	x2, x2, #0xe14
  405374:	mov	x4, x3
  405378:	mov	x5, x3
  40537c:	bl	410f64 <printf@plt+0xfac4>
  405380:	ldr	x19, [sp, #32]
  405384:	ldp	x29, x30, [sp, #16]
  405388:	add	sp, sp, #0x30
  40538c:	ret
  405390:	sub	sp, sp, #0x60
  405394:	stp	x29, x30, [sp, #16]
  405398:	str	x25, [sp, #32]
  40539c:	stp	x24, x23, [sp, #48]
  4053a0:	stp	x22, x21, [sp, #64]
  4053a4:	stp	x20, x19, [sp, #80]
  4053a8:	add	x29, sp, #0x10
  4053ac:	mov	w19, w0
  4053b0:	mov	w0, wzr
  4053b4:	bl	4046c0 <printf@plt+0x3220>
  4053b8:	cmp	w0, #0x119
  4053bc:	b.ne	405490 <printf@plt+0x3ff0>  // b.any
  4053c0:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4053c4:	add	x23, x23, #0xdc0
  4053c8:	ldp	w8, w9, [x23]
  4053cc:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4053d0:	add	x20, x20, #0xdb8
  4053d4:	cmp	w8, w9
  4053d8:	b.lt	4053e8 <printf@plt+0x3f48>  // b.tstop
  4053dc:	mov	x0, x20
  4053e0:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4053e4:	ldr	w8, [x20, #8]
  4053e8:	ldr	x9, [x20]
  4053ec:	add	w10, w8, #0x1
  4053f0:	str	w10, [x20, #8]
  4053f4:	strb	wzr, [x9, w8, sxtw]
  4053f8:	ldr	x21, [x20]
  4053fc:	cbnz	x21, 405410 <printf@plt+0x3f70>
  405400:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  405404:	add	x1, x1, #0xc98
  405408:	mov	w0, #0x36                  	// #54
  40540c:	bl	41082c <printf@plt+0xf38c>
  405410:	mov	x0, x21
  405414:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  405418:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40541c:	add	x8, x8, #0xda0
  405420:	ldr	w25, [x8, #8]
  405424:	ldr	x22, [x8]
  405428:	udiv	x8, x0, x25
  40542c:	msub	x24, x8, x25, x0
  405430:	lsl	x8, x24, #4
  405434:	ldr	x0, [x22, x8]
  405438:	cbz	x0, 4054e0 <printf@plt+0x4040>
  40543c:	mov	x1, x21
  405440:	bl	4013c0 <strcmp@plt>
  405444:	cbz	w0, 405470 <printf@plt+0x3fd0>
  405448:	cmp	w24, #0x0
  40544c:	csel	w8, w25, w24, eq  // eq = none
  405450:	sub	w24, w8, #0x1
  405454:	lsl	x8, x24, #4
  405458:	ldr	x0, [x22, x8]
  40545c:	cbz	x0, 4054e0 <printf@plt+0x4040>
  405460:	mov	x1, x21
  405464:	bl	4013c0 <strcmp@plt>
  405468:	cbnz	w0, 405448 <printf@plt+0x3fa8>
  40546c:	mov	w24, w24
  405470:	add	x8, x22, x24, lsl #4
  405474:	ldr	x22, [x8, #8]
  405478:	cbz	x22, 4054e0 <printf@plt+0x4040>
  40547c:	ldrb	w8, [x22]
  405480:	cbz	w8, 405510 <printf@plt+0x4070>
  405484:	ldr	x0, [x22, #8]
  405488:	bl	401280 <free@plt>
  40548c:	b	405510 <printf@plt+0x4070>
  405490:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405494:	ldr	x19, [x8, #3504]
  405498:	cbz	x19, 4054c0 <printf@plt+0x4020>
  40549c:	ldr	x8, [x19]
  4054a0:	add	x1, x29, #0x18
  4054a4:	sub	x2, x29, #0x4
  4054a8:	mov	x0, x19
  4054ac:	ldr	x8, [x8, #32]
  4054b0:	blr	x8
  4054b4:	cbnz	w0, 405558 <printf@plt+0x40b8>
  4054b8:	ldr	x19, [x19, #8]
  4054bc:	cbnz	x19, 40549c <printf@plt+0x3ffc>
  4054c0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4054c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  4054c8:	add	x1, x1, #0x198
  4054cc:	add	x0, x0, #0xe14
  4054d0:	mov	x2, x1
  4054d4:	mov	x3, x1
  4054d8:	bl	410ec8 <printf@plt+0xfa28>
  4054dc:	b	40557c <printf@plt+0x40dc>
  4054e0:	mov	w0, #0x18                  	// #24
  4054e4:	bl	4011e0 <_Znam@plt>
  4054e8:	mov	w8, #0x1                   	// #1
  4054ec:	mov	x22, x0
  4054f0:	str	x8, [x0]
  4054f4:	strh	w8, [x22, #8]!
  4054f8:	str	xzr, [x0, #16]
  4054fc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405500:	add	x0, x0, #0xda0
  405504:	mov	x1, x21
  405508:	mov	x2, x22
  40550c:	bl	402a60 <printf@plt+0x15c0>
  405510:	bl	4040e0 <printf@plt+0x2c40>
  405514:	ldp	w8, w9, [x23]
  405518:	cmp	w8, w9
  40551c:	b.lt	40552c <printf@plt+0x408c>  // b.tstop
  405520:	mov	x0, x20
  405524:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405528:	ldr	w8, [x20, #8]
  40552c:	ldr	x9, [x20]
  405530:	add	w10, w8, #0x1
  405534:	mov	w11, #0x1                   	// #1
  405538:	str	w10, [x20, #8]
  40553c:	strb	wzr, [x9, w8, sxtw]
  405540:	strb	w11, [x22]
  405544:	ldr	x0, [x20]
  405548:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  40554c:	str	x0, [x22, #8]
  405550:	strb	w19, [x22, #1]
  405554:	b	40557c <printf@plt+0x40dc>
  405558:	ldr	x0, [x29, #24]
  40555c:	ldur	w1, [x29, #-4]
  405560:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405564:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405568:	add	x3, x3, #0x198
  40556c:	add	x2, x2, #0xe14
  405570:	mov	x4, x3
  405574:	mov	x5, x3
  405578:	bl	410f64 <printf@plt+0xfac4>
  40557c:	ldp	x20, x19, [sp, #80]
  405580:	ldp	x22, x21, [sp, #64]
  405584:	ldp	x24, x23, [sp, #48]
  405588:	ldr	x25, [sp, #32]
  40558c:	ldp	x29, x30, [sp, #16]
  405590:	add	sp, sp, #0x60
  405594:	ret
  405598:	sub	sp, sp, #0x40
  40559c:	stp	x29, x30, [sp, #16]
  4055a0:	stp	x22, x21, [sp, #32]
  4055a4:	stp	x20, x19, [sp, #48]
  4055a8:	add	x29, sp, #0x10
  4055ac:	mov	w0, wzr
  4055b0:	bl	4046c0 <printf@plt+0x3220>
  4055b4:	cmp	w0, #0x119
  4055b8:	b.ne	405678 <printf@plt+0x41d8>  // b.any
  4055bc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4055c0:	add	x9, x9, #0xdc0
  4055c4:	ldp	w8, w9, [x9]
  4055c8:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4055cc:	add	x19, x19, #0xdb8
  4055d0:	cmp	w8, w9
  4055d4:	b.lt	4055e4 <printf@plt+0x4144>  // b.tstop
  4055d8:	mov	x0, x19
  4055dc:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4055e0:	ldr	w8, [x19, #8]
  4055e4:	ldr	x9, [x19]
  4055e8:	add	w10, w8, #0x1
  4055ec:	str	w10, [x19, #8]
  4055f0:	strb	wzr, [x9, w8, sxtw]
  4055f4:	ldr	x19, [x19]
  4055f8:	cbnz	x19, 40560c <printf@plt+0x416c>
  4055fc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  405600:	add	x1, x1, #0xc98
  405604:	mov	w0, #0x36                  	// #54
  405608:	bl	41082c <printf@plt+0xf38c>
  40560c:	mov	x0, x19
  405610:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  405614:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405618:	add	x8, x8, #0xda0
  40561c:	ldr	w22, [x8, #8]
  405620:	ldr	x20, [x8]
  405624:	udiv	x8, x0, x22
  405628:	msub	x21, x8, x22, x0
  40562c:	lsl	x8, x21, #4
  405630:	ldr	x0, [x20, x8]
  405634:	cbz	x0, 4056ec <printf@plt+0x424c>
  405638:	mov	x1, x19
  40563c:	bl	4013c0 <strcmp@plt>
  405640:	cbz	w0, 40566c <printf@plt+0x41cc>
  405644:	cmp	w21, #0x0
  405648:	csel	w8, w22, w21, eq  // eq = none
  40564c:	sub	w21, w8, #0x1
  405650:	lsl	x8, x21, #4
  405654:	ldr	x0, [x20, x8]
  405658:	cbz	x0, 4056ec <printf@plt+0x424c>
  40565c:	mov	x1, x19
  405660:	bl	4013c0 <strcmp@plt>
  405664:	cbnz	w0, 405644 <printf@plt+0x41a4>
  405668:	mov	w21, w21
  40566c:	add	x8, x20, x21, lsl #4
  405670:	str	xzr, [x8, #8]
  405674:	b	4056ec <printf@plt+0x424c>
  405678:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40567c:	ldr	x19, [x8, #3504]
  405680:	cbz	x19, 4056a8 <printf@plt+0x4208>
  405684:	ldr	x8, [x19]
  405688:	add	x1, sp, #0x8
  40568c:	add	x2, sp, #0x4
  405690:	mov	x0, x19
  405694:	ldr	x8, [x8, #32]
  405698:	blr	x8
  40569c:	cbnz	w0, 4056c8 <printf@plt+0x4228>
  4056a0:	ldr	x19, [x19, #8]
  4056a4:	cbnz	x19, 405684 <printf@plt+0x41e4>
  4056a8:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4056ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  4056b0:	add	x1, x1, #0x198
  4056b4:	add	x0, x0, #0xe23
  4056b8:	mov	x2, x1
  4056bc:	mov	x3, x1
  4056c0:	bl	410ec8 <printf@plt+0xfa28>
  4056c4:	b	4056ec <printf@plt+0x424c>
  4056c8:	ldr	x0, [sp, #8]
  4056cc:	ldr	w1, [sp, #4]
  4056d0:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4056d4:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  4056d8:	add	x3, x3, #0x198
  4056dc:	add	x2, x2, #0xe23
  4056e0:	mov	x4, x3
  4056e4:	mov	x5, x3
  4056e8:	bl	410f64 <printf@plt+0xfac4>
  4056ec:	ldp	x20, x19, [sp, #48]
  4056f0:	ldp	x22, x21, [sp, #32]
  4056f4:	ldp	x29, x30, [sp, #16]
  4056f8:	add	sp, sp, #0x40
  4056fc:	ret
  405700:	sub	sp, sp, #0x40
  405704:	stp	x29, x30, [sp, #32]
  405708:	str	x19, [sp, #48]
  40570c:	add	x29, sp, #0x20
  405710:	mov	w0, #0x2                   	// #2
  405714:	bl	4046c0 <printf@plt+0x3220>
  405718:	sub	w8, w0, #0x119
  40571c:	cmp	w8, #0x2
  405720:	b.cc	405774 <printf@plt+0x42d4>  // b.lo, b.ul, b.last
  405724:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405728:	ldr	x19, [x8, #3504]
  40572c:	cbz	x19, 405754 <printf@plt+0x42b4>
  405730:	ldr	x8, [x19]
  405734:	add	x1, sp, #0x8
  405738:	add	x2, x29, #0x18
  40573c:	mov	x0, x19
  405740:	ldr	x8, [x8, #32]
  405744:	blr	x8
  405748:	cbnz	w0, 405818 <printf@plt+0x4378>
  40574c:	ldr	x19, [x19, #8]
  405750:	cbnz	x19, 405730 <printf@plt+0x4290>
  405754:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405758:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  40575c:	add	x1, x1, #0x198
  405760:	add	x0, x0, #0xe35
  405764:	mov	x2, x1
  405768:	mov	x3, x1
  40576c:	bl	410ec8 <printf@plt+0xfa28>
  405770:	b	405860 <printf@plt+0x43c0>
  405774:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405778:	add	x9, x9, #0xdc0
  40577c:	ldp	w8, w9, [x9]
  405780:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405784:	add	x19, x19, #0xdb8
  405788:	cmp	w8, w9
  40578c:	b.lt	40579c <printf@plt+0x42fc>  // b.tstop
  405790:	mov	x0, x19
  405794:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405798:	ldr	w8, [x19, #8]
  40579c:	ldr	x9, [x19]
  4057a0:	add	w10, w8, #0x1
  4057a4:	str	w10, [x19, #8]
  4057a8:	strb	wzr, [x9, w8, sxtw]
  4057ac:	ldr	x0, [x19]
  4057b0:	bl	406858 <printf@plt+0x53b8>
  4057b4:	cbnz	w0, 405860 <printf@plt+0x43c0>
  4057b8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4057bc:	ldr	x1, [x8, #3512]
  4057c0:	add	x0, sp, #0x8
  4057c4:	bl	410c78 <printf@plt+0xf7d8>
  4057c8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4057cc:	ldr	x19, [x8, #3504]
  4057d0:	cbz	x19, 4057f8 <printf@plt+0x4358>
  4057d4:	ldr	x8, [x19]
  4057d8:	add	x1, x29, #0x18
  4057dc:	sub	x2, x29, #0x4
  4057e0:	mov	x0, x19
  4057e4:	ldr	x8, [x8, #32]
  4057e8:	blr	x8
  4057ec:	cbnz	w0, 40583c <printf@plt+0x439c>
  4057f0:	ldr	x19, [x19, #8]
  4057f4:	cbnz	x19, 4057d4 <printf@plt+0x4334>
  4057f8:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4057fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0xc6c>
  405800:	add	x2, x2, #0x198
  405804:	add	x0, x0, #0xb8a
  405808:	add	x1, sp, #0x8
  40580c:	mov	x3, x2
  405810:	bl	410ec8 <printf@plt+0xfa28>
  405814:	b	405860 <printf@plt+0x43c0>
  405818:	ldr	x0, [sp, #8]
  40581c:	ldr	w1, [x29, #24]
  405820:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405824:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405828:	add	x3, x3, #0x198
  40582c:	add	x2, x2, #0xe35
  405830:	mov	x4, x3
  405834:	mov	x5, x3
  405838:	b	40585c <printf@plt+0x43bc>
  40583c:	ldr	x0, [x29, #24]
  405840:	ldur	w1, [x29, #-4]
  405844:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405848:	adrp	x2, 413000 <_ZdlPvm@@Base+0xc6c>
  40584c:	add	x4, x4, #0x198
  405850:	add	x2, x2, #0xb8a
  405854:	add	x3, sp, #0x8
  405858:	mov	x5, x4
  40585c:	bl	410f64 <printf@plt+0xfac4>
  405860:	ldr	x19, [sp, #48]
  405864:	ldp	x29, x30, [sp, #32]
  405868:	add	sp, sp, #0x40
  40586c:	ret
  405870:	sub	sp, sp, #0x30
  405874:	stp	x29, x30, [sp, #16]
  405878:	str	x19, [sp, #32]
  40587c:	add	x29, sp, #0x10
  405880:	mov	w0, #0x2                   	// #2
  405884:	bl	4046c0 <printf@plt+0x3220>
  405888:	sub	w8, w0, #0x119
  40588c:	cmp	w8, #0x2
  405890:	b.cc	4058e4 <printf@plt+0x4444>  // b.lo, b.ul, b.last
  405894:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405898:	ldr	x19, [x8, #3504]
  40589c:	cbz	x19, 4058c4 <printf@plt+0x4424>
  4058a0:	ldr	x8, [x19]
  4058a4:	add	x1, x29, #0x18
  4058a8:	sub	x2, x29, #0x4
  4058ac:	mov	x0, x19
  4058b0:	ldr	x8, [x8, #32]
  4058b4:	blr	x8
  4058b8:	cbnz	w0, 405930 <printf@plt+0x4490>
  4058bc:	ldr	x19, [x19, #8]
  4058c0:	cbnz	x19, 4058a0 <printf@plt+0x4400>
  4058c4:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4058c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  4058cc:	add	x1, x1, #0x198
  4058d0:	add	x0, x0, #0xe53
  4058d4:	mov	x2, x1
  4058d8:	mov	x3, x1
  4058dc:	bl	410ec8 <printf@plt+0xfa28>
  4058e0:	b	405954 <printf@plt+0x44b4>
  4058e4:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4058e8:	add	x9, x9, #0xdc0
  4058ec:	ldp	w8, w9, [x9]
  4058f0:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4058f4:	add	x19, x19, #0xdb8
  4058f8:	cmp	w8, w9
  4058fc:	b.lt	40590c <printf@plt+0x446c>  // b.tstop
  405900:	mov	x0, x19
  405904:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405908:	ldr	w8, [x19, #8]
  40590c:	ldr	x9, [x19]
  405910:	add	w10, w8, #0x1
  405914:	str	w10, [x19, #8]
  405918:	strb	wzr, [x9, w8, sxtw]
  40591c:	ldr	x0, [x19]
  405920:	ldr	x19, [sp, #32]
  405924:	ldp	x29, x30, [sp, #16]
  405928:	add	sp, sp, #0x30
  40592c:	b	406998 <printf@plt+0x54f8>
  405930:	ldr	x0, [x29, #24]
  405934:	ldur	w1, [x29, #-4]
  405938:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40593c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405940:	add	x3, x3, #0x198
  405944:	add	x2, x2, #0xe53
  405948:	mov	x4, x3
  40594c:	mov	x5, x3
  405950:	bl	410f64 <printf@plt+0xfac4>
  405954:	ldr	x19, [sp, #32]
  405958:	ldp	x29, x30, [sp, #16]
  40595c:	add	sp, sp, #0x30
  405960:	ret
  405964:	sub	sp, sp, #0x30
  405968:	stp	x29, x30, [sp, #16]
  40596c:	str	x19, [sp, #32]
  405970:	add	x29, sp, #0x10
  405974:	mov	w0, #0x2                   	// #2
  405978:	bl	4046c0 <printf@plt+0x3220>
  40597c:	sub	w8, w0, #0x119
  405980:	cmp	w8, #0x2
  405984:	b.cc	4059d8 <printf@plt+0x4538>  // b.lo, b.ul, b.last
  405988:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40598c:	ldr	x19, [x8, #3504]
  405990:	cbz	x19, 4059b8 <printf@plt+0x4518>
  405994:	ldr	x8, [x19]
  405998:	add	x1, x29, #0x18
  40599c:	sub	x2, x29, #0x4
  4059a0:	mov	x0, x19
  4059a4:	ldr	x8, [x8, #32]
  4059a8:	blr	x8
  4059ac:	cbnz	w0, 405a24 <printf@plt+0x4584>
  4059b0:	ldr	x19, [x19, #8]
  4059b4:	cbnz	x19, 405994 <printf@plt+0x44f4>
  4059b8:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4059bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  4059c0:	add	x1, x1, #0x198
  4059c4:	add	x0, x0, #0xe71
  4059c8:	mov	x2, x1
  4059cc:	mov	x3, x1
  4059d0:	bl	410ec8 <printf@plt+0xfa28>
  4059d4:	b	405a48 <printf@plt+0x45a8>
  4059d8:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4059dc:	add	x9, x9, #0xdc0
  4059e0:	ldp	w8, w9, [x9]
  4059e4:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4059e8:	add	x19, x19, #0xdb8
  4059ec:	cmp	w8, w9
  4059f0:	b.lt	405a00 <printf@plt+0x4560>  // b.tstop
  4059f4:	mov	x0, x19
  4059f8:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4059fc:	ldr	w8, [x19, #8]
  405a00:	ldr	x9, [x19]
  405a04:	add	w10, w8, #0x1
  405a08:	str	w10, [x19, #8]
  405a0c:	strb	wzr, [x9, w8, sxtw]
  405a10:	ldr	x0, [x19]
  405a14:	ldr	x19, [sp, #32]
  405a18:	ldp	x29, x30, [sp, #16]
  405a1c:	add	sp, sp, #0x30
  405a20:	b	4069d4 <printf@plt+0x5534>
  405a24:	ldr	x0, [x29, #24]
  405a28:	ldur	w1, [x29, #-4]
  405a2c:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405a30:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405a34:	add	x3, x3, #0x198
  405a38:	add	x2, x2, #0xe71
  405a3c:	mov	x4, x3
  405a40:	mov	x5, x3
  405a44:	bl	410f64 <printf@plt+0xfac4>
  405a48:	ldr	x19, [sp, #32]
  405a4c:	ldp	x29, x30, [sp, #16]
  405a50:	add	sp, sp, #0x30
  405a54:	ret
  405a58:	sub	sp, sp, #0x30
  405a5c:	stp	x29, x30, [sp, #16]
  405a60:	str	x19, [sp, #32]
  405a64:	add	x29, sp, #0x10
  405a68:	mov	w0, #0x2                   	// #2
  405a6c:	bl	4046c0 <printf@plt+0x3220>
  405a70:	sub	w8, w0, #0x119
  405a74:	cmp	w8, #0x2
  405a78:	b.cc	405acc <printf@plt+0x462c>  // b.lo, b.ul, b.last
  405a7c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405a80:	ldr	x19, [x8, #3504]
  405a84:	cbz	x19, 405aac <printf@plt+0x460c>
  405a88:	ldr	x8, [x19]
  405a8c:	add	x1, x29, #0x18
  405a90:	sub	x2, x29, #0x4
  405a94:	mov	x0, x19
  405a98:	ldr	x8, [x8, #32]
  405a9c:	blr	x8
  405aa0:	cbnz	w0, 405b18 <printf@plt+0x4678>
  405aa4:	ldr	x19, [x19, #8]
  405aa8:	cbnz	x19, 405a88 <printf@plt+0x45e8>
  405aac:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405ab0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  405ab4:	add	x1, x1, #0x198
  405ab8:	add	x0, x0, #0xe90
  405abc:	mov	x2, x1
  405ac0:	mov	x3, x1
  405ac4:	bl	410ec8 <printf@plt+0xfa28>
  405ac8:	b	405b3c <printf@plt+0x469c>
  405acc:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405ad0:	add	x9, x9, #0xdc0
  405ad4:	ldp	w8, w9, [x9]
  405ad8:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405adc:	add	x19, x19, #0xdb8
  405ae0:	cmp	w8, w9
  405ae4:	b.lt	405af4 <printf@plt+0x4654>  // b.tstop
  405ae8:	mov	x0, x19
  405aec:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405af0:	ldr	w8, [x19, #8]
  405af4:	ldr	x9, [x19]
  405af8:	add	w10, w8, #0x1
  405afc:	str	w10, [x19, #8]
  405b00:	strb	wzr, [x9, w8, sxtw]
  405b04:	ldr	x0, [x19]
  405b08:	ldr	x19, [sp, #32]
  405b0c:	ldp	x29, x30, [sp, #16]
  405b10:	add	sp, sp, #0x30
  405b14:	b	406a10 <printf@plt+0x5570>
  405b18:	ldr	x0, [x29, #24]
  405b1c:	ldur	w1, [x29, #-4]
  405b20:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405b24:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405b28:	add	x3, x3, #0x198
  405b2c:	add	x2, x2, #0xe90
  405b30:	mov	x4, x3
  405b34:	mov	x5, x3
  405b38:	bl	410f64 <printf@plt+0xfac4>
  405b3c:	ldr	x19, [sp, #32]
  405b40:	ldp	x29, x30, [sp, #16]
  405b44:	add	sp, sp, #0x30
  405b48:	ret
  405b4c:	sub	sp, sp, #0x40
  405b50:	stp	x29, x30, [sp, #32]
  405b54:	str	x19, [sp, #48]
  405b58:	add	x29, sp, #0x20
  405b5c:	mov	w0, #0x2                   	// #2
  405b60:	bl	4046c0 <printf@plt+0x3220>
  405b64:	sub	w8, w0, #0x119
  405b68:	cmp	w8, #0x2
  405b6c:	b.cc	405bc0 <printf@plt+0x4720>  // b.lo, b.ul, b.last
  405b70:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405b74:	ldr	x19, [x8, #3504]
  405b78:	cbz	x19, 405ba0 <printf@plt+0x4700>
  405b7c:	ldr	x8, [x19]
  405b80:	mov	x1, sp
  405b84:	add	x2, x29, #0x18
  405b88:	mov	x0, x19
  405b8c:	ldr	x8, [x8, #32]
  405b90:	blr	x8
  405b94:	cbnz	w0, 405c28 <printf@plt+0x4788>
  405b98:	ldr	x19, [x19, #8]
  405b9c:	cbnz	x19, 405b7c <printf@plt+0x46dc>
  405ba0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405ba4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  405ba8:	add	x1, x1, #0x198
  405bac:	add	x0, x0, #0xeaf
  405bb0:	mov	x2, x1
  405bb4:	mov	x3, x1
  405bb8:	bl	410ec8 <printf@plt+0xfa28>
  405bbc:	b	405ca4 <printf@plt+0x4804>
  405bc0:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405bc4:	add	x9, x9, #0xdc0
  405bc8:	ldp	w8, w9, [x9]
  405bcc:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405bd0:	add	x19, x19, #0xdb8
  405bd4:	cmp	w8, w9
  405bd8:	b.lt	405be8 <printf@plt+0x4748>  // b.tstop
  405bdc:	mov	x0, x19
  405be0:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405be4:	ldr	w8, [x19, #8]
  405be8:	ldr	x9, [x19]
  405bec:	add	w10, w8, #0x1
  405bf0:	str	w10, [x19, #8]
  405bf4:	add	x1, sp, #0x10
  405bf8:	strb	wzr, [x9, w8, sxtw]
  405bfc:	ldr	x0, [x19]
  405c00:	mov	w2, #0xa                   	// #10
  405c04:	bl	401270 <strtol@plt>
  405c08:	cbnz	x0, 405c20 <printf@plt+0x4780>
  405c0c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405c10:	ldr	x1, [sp, #16]
  405c14:	ldr	x8, [x8, #3512]
  405c18:	cmp	x1, x8
  405c1c:	b.eq	405c50 <printf@plt+0x47b0>  // b.none
  405c20:	bl	406838 <printf@plt+0x5398>
  405c24:	b	405ca4 <printf@plt+0x4804>
  405c28:	ldr	x0, [sp]
  405c2c:	ldr	w1, [x29, #24]
  405c30:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405c34:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405c38:	add	x3, x3, #0x198
  405c3c:	add	x2, x2, #0xeaf
  405c40:	mov	x4, x3
  405c44:	mov	x5, x3
  405c48:	bl	410f64 <printf@plt+0xfac4>
  405c4c:	b	405ca4 <printf@plt+0x4804>
  405c50:	mov	x0, sp
  405c54:	bl	410c78 <printf@plt+0xf7d8>
  405c58:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405c5c:	ldr	x19, [x8, #3504]
  405c60:	cbz	x19, 405c88 <printf@plt+0x47e8>
  405c64:	ldr	x8, [x19]
  405c68:	add	x1, x29, #0x18
  405c6c:	sub	x2, x29, #0x4
  405c70:	mov	x0, x19
  405c74:	ldr	x8, [x8, #32]
  405c78:	blr	x8
  405c7c:	cbnz	w0, 405cb4 <printf@plt+0x4814>
  405c80:	ldr	x19, [x19, #8]
  405c84:	cbnz	x19, 405c64 <printf@plt+0x47c4>
  405c88:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405c8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  405c90:	add	x2, x2, #0x198
  405c94:	add	x0, x0, #0xecd
  405c98:	mov	x1, sp
  405c9c:	mov	x3, x2
  405ca0:	bl	410ec8 <printf@plt+0xfa28>
  405ca4:	ldr	x19, [sp, #48]
  405ca8:	ldp	x29, x30, [sp, #32]
  405cac:	add	sp, sp, #0x40
  405cb0:	ret
  405cb4:	ldr	x0, [x29, #24]
  405cb8:	ldur	w1, [x29, #-4]
  405cbc:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405cc0:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405cc4:	add	x4, x4, #0x198
  405cc8:	add	x2, x2, #0xecd
  405ccc:	mov	x3, sp
  405cd0:	mov	x5, x4
  405cd4:	b	405c48 <printf@plt+0x47a8>
  405cd8:	sub	sp, sp, #0x50
  405cdc:	stp	x29, x30, [sp, #16]
  405ce0:	stp	x24, x23, [sp, #32]
  405ce4:	stp	x22, x21, [sp, #48]
  405ce8:	stp	x20, x19, [sp, #64]
  405cec:	add	x29, sp, #0x10
  405cf0:	mov	w0, wzr
  405cf4:	bl	4046c0 <printf@plt+0x3220>
  405cf8:	cmp	w0, #0x119
  405cfc:	b.ne	405e2c <printf@plt+0x498c>  // b.any
  405d00:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405d04:	add	x21, x21, #0xdc0
  405d08:	ldp	w8, w9, [x21]
  405d0c:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405d10:	add	x19, x19, #0xdb8
  405d14:	cmp	w8, w9
  405d18:	b.lt	405d28 <printf@plt+0x4888>  // b.tstop
  405d1c:	mov	x0, x19
  405d20:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405d24:	ldr	w8, [x19, #8]
  405d28:	ldr	x9, [x19]
  405d2c:	add	w10, w8, #0x1
  405d30:	str	w10, [x19, #8]
  405d34:	strb	wzr, [x9, w8, sxtw]
  405d38:	ldr	x20, [x19]
  405d3c:	cbnz	x20, 405d50 <printf@plt+0x48b0>
  405d40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  405d44:	add	x1, x1, #0xc98
  405d48:	mov	w0, #0x36                  	// #54
  405d4c:	bl	41082c <printf@plt+0xf38c>
  405d50:	mov	x0, x20
  405d54:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  405d58:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405d5c:	add	x8, x8, #0xda0
  405d60:	ldr	w24, [x8, #8]
  405d64:	ldr	x22, [x8]
  405d68:	udiv	x8, x0, x24
  405d6c:	msub	x23, x8, x24, x0
  405d70:	lsl	x8, x23, #4
  405d74:	ldr	x0, [x22, x8]
  405d78:	cbz	x0, 405e7c <printf@plt+0x49dc>
  405d7c:	mov	x1, x20
  405d80:	bl	4013c0 <strcmp@plt>
  405d84:	cbz	w0, 405db0 <printf@plt+0x4910>
  405d88:	cmp	w23, #0x0
  405d8c:	csel	w8, w24, w23, eq  // eq = none
  405d90:	sub	w23, w8, #0x1
  405d94:	lsl	x8, x23, #4
  405d98:	ldr	x0, [x22, x8]
  405d9c:	cbz	x0, 405e7c <printf@plt+0x49dc>
  405da0:	mov	x1, x20
  405da4:	bl	4013c0 <strcmp@plt>
  405da8:	cbnz	w0, 405d88 <printf@plt+0x48e8>
  405dac:	mov	w23, w23
  405db0:	add	x8, x22, x23, lsl #4
  405db4:	ldr	x8, [x8, #8]
  405db8:	cbz	x8, 405e7c <printf@plt+0x49dc>
  405dbc:	ldrb	w9, [x8]
  405dc0:	cbz	w9, 405e7c <printf@plt+0x49dc>
  405dc4:	ldrb	w20, [x8, #1]
  405dc8:	bl	4040e0 <printf@plt+0x2c40>
  405dcc:	cbnz	w20, 405eb8 <printf@plt+0x4a18>
  405dd0:	ldp	w8, w9, [x21]
  405dd4:	cmp	w8, w9
  405dd8:	b.lt	405de8 <printf@plt+0x4948>  // b.tstop
  405ddc:	mov	x0, x19
  405de0:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  405de4:	ldr	w8, [x19, #8]
  405de8:	ldr	x9, [x19]
  405dec:	add	w10, w8, #0x1
  405df0:	mov	w0, #0x20                  	// #32
  405df4:	str	w10, [x19, #8]
  405df8:	strb	wzr, [x9, w8, sxtw]
  405dfc:	bl	4122e4 <_Znwm@@Base>
  405e00:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405e04:	mov	x20, x0
  405e08:	ldr	x8, [x21, #3504]
  405e0c:	ldr	x0, [x19]
  405e10:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  405e14:	add	x9, x9, #0xb40
  405e18:	stp	x9, x8, [x20]
  405e1c:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  405e20:	stp	x0, x0, [x20, #16]
  405e24:	str	x20, [x21, #3504]
  405e28:	b	405eb8 <printf@plt+0x4a18>
  405e2c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405e30:	ldr	x19, [x8, #3504]
  405e34:	cbz	x19, 405e5c <printf@plt+0x49bc>
  405e38:	ldr	x8, [x19]
  405e3c:	add	x1, sp, #0x8
  405e40:	add	x2, sp, #0x4
  405e44:	mov	x0, x19
  405e48:	ldr	x8, [x8, #32]
  405e4c:	blr	x8
  405e50:	cbnz	w0, 405e94 <printf@plt+0x49f4>
  405e54:	ldr	x19, [x19, #8]
  405e58:	cbnz	x19, 405e38 <printf@plt+0x4998>
  405e5c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405e60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  405e64:	add	x1, x1, #0x198
  405e68:	add	x0, x0, #0xef0
  405e6c:	mov	x2, x1
  405e70:	mov	x3, x1
  405e74:	bl	410ec8 <printf@plt+0xfa28>
  405e78:	b	405eb8 <printf@plt+0x4a18>
  405e7c:	ldp	x20, x19, [sp, #64]
  405e80:	ldp	x22, x21, [sp, #48]
  405e84:	ldp	x24, x23, [sp, #32]
  405e88:	ldp	x29, x30, [sp, #16]
  405e8c:	add	sp, sp, #0x50
  405e90:	b	4040e0 <printf@plt+0x2c40>
  405e94:	ldr	x0, [sp, #8]
  405e98:	ldr	w1, [sp, #4]
  405e9c:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  405ea0:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  405ea4:	add	x3, x3, #0x198
  405ea8:	add	x2, x2, #0xef0
  405eac:	mov	x4, x3
  405eb0:	mov	x5, x3
  405eb4:	bl	410f64 <printf@plt+0xfac4>
  405eb8:	ldp	x20, x19, [sp, #64]
  405ebc:	ldp	x22, x21, [sp, #48]
  405ec0:	ldp	x24, x23, [sp, #32]
  405ec4:	ldp	x29, x30, [sp, #16]
  405ec8:	add	sp, sp, #0x50
  405ecc:	ret
  405ed0:	mov	x19, x0
  405ed4:	mov	x0, x20
  405ed8:	bl	412388 <_ZdlPv@@Base>
  405edc:	mov	x0, x19
  405ee0:	bl	401440 <_Unwind_Resume@plt>
  405ee4:	sub	sp, sp, #0x30
  405ee8:	stp	x29, x30, [sp, #16]
  405eec:	stp	x20, x19, [sp, #32]
  405ef0:	add	x29, sp, #0x10
  405ef4:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  405ef8:	ldr	x0, [x20, #3504]
  405efc:	cbz	x0, 405f2c <printf@plt+0x4a8c>
  405f00:	ldr	x8, [x0]
  405f04:	ldr	x8, [x8, #16]
  405f08:	blr	x8
  405f0c:	mov	w19, w0
  405f10:	cmn	w0, #0x1
  405f14:	b.ne	405f44 <printf@plt+0x4aa4>  // b.any
  405f18:	ldr	x0, [x20, #3504]
  405f1c:	ldr	x8, [x0, #8]
  405f20:	str	x8, [x20, #3504]
  405f24:	cbnz	x0, 405f34 <printf@plt+0x4a94>
  405f28:	b	405f40 <printf@plt+0x4aa0>
  405f2c:	mov	w19, #0xffffffff            	// #-1
  405f30:	b	405f44 <printf@plt+0x4aa4>
  405f34:	ldr	x8, [x0]
  405f38:	ldr	x8, [x8, #8]
  405f3c:	blr	x8
  405f40:	mov	w19, #0xa                   	// #10
  405f44:	cmp	w19, #0xa
  405f48:	b.eq	405f54 <printf@plt+0x4ab4>  // b.none
  405f4c:	cmp	w19, #0x20
  405f50:	b.ne	405f90 <printf@plt+0x4af0>  // b.any
  405f54:	ldr	x0, [x20, #3504]
  405f58:	mov	w19, #0xffffffff            	// #-1
  405f5c:	cbz	x0, 405f44 <printf@plt+0x4aa4>
  405f60:	ldr	x8, [x0]
  405f64:	ldr	x8, [x8, #16]
  405f68:	blr	x8
  405f6c:	mov	w19, w0
  405f70:	cmn	w0, #0x1
  405f74:	b.ne	405f44 <printf@plt+0x4aa4>  // b.any
  405f78:	ldr	x0, [x20, #3504]
  405f7c:	mov	w19, #0xa                   	// #10
  405f80:	ldr	x8, [x0, #8]
  405f84:	str	x8, [x20, #3504]
  405f88:	cbnz	x0, 405f34 <printf@plt+0x4a94>
  405f8c:	b	405f44 <printf@plt+0x4aa4>
  405f90:	cmn	w19, #0x1
  405f94:	b.ne	405fc8 <printf@plt+0x4b28>  // b.any
  405f98:	ldr	x19, [x20, #3504]
  405f9c:	cbz	x19, 406074 <printf@plt+0x4bd4>
  405fa0:	ldr	x8, [x19]
  405fa4:	add	x1, sp, #0x8
  405fa8:	add	x2, sp, #0x4
  405fac:	mov	x0, x19
  405fb0:	ldr	x8, [x8, #32]
  405fb4:	blr	x8
  405fb8:	cbnz	w0, 406094 <printf@plt+0x4bf4>
  405fbc:	ldr	x19, [x19, #8]
  405fc0:	cbnz	x19, 405fa0 <printf@plt+0x4b00>
  405fc4:	b	406074 <printf@plt+0x4bd4>
  405fc8:	ldr	x0, [x20, #3504]
  405fcc:	cbz	x0, 406074 <printf@plt+0x4bd4>
  405fd0:	ldr	x8, [x0]
  405fd4:	ldr	x8, [x8, #16]
  405fd8:	blr	x8
  405fdc:	cmn	w0, #0x1
  405fe0:	b.eq	4060bc <printf@plt+0x4c1c>  // b.none
  405fe4:	cmp	w19, #0x6f
  405fe8:	b.ne	4060e0 <printf@plt+0x4c40>  // b.any
  405fec:	cmp	w0, #0x66
  405ff0:	b.ne	4060e0 <printf@plt+0x4c40>  // b.any
  405ff4:	ldr	x0, [x20, #3504]
  405ff8:	cbz	x0, 406120 <printf@plt+0x4c80>
  405ffc:	ldr	x8, [x0]
  406000:	ldr	x8, [x8, #24]
  406004:	blr	x8
  406008:	cmp	w0, #0x66
  40600c:	b.ne	406120 <printf@plt+0x4c80>  // b.any
  406010:	ldr	x0, [x20, #3504]
  406014:	cbz	x0, 406048 <printf@plt+0x4ba8>
  406018:	ldr	x8, [x0]
  40601c:	ldr	x8, [x8, #16]
  406020:	blr	x8
  406024:	cmn	w0, #0x1
  406028:	b.ne	406048 <printf@plt+0x4ba8>  // b.any
  40602c:	ldr	x0, [x20, #3504]
  406030:	ldr	x8, [x0, #8]
  406034:	str	x8, [x20, #3504]
  406038:	cbz	x0, 406048 <printf@plt+0x4ba8>
  40603c:	ldr	x8, [x0]
  406040:	ldr	x8, [x8, #8]
  406044:	blr	x8
  406048:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40604c:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406050:	ldrb	w11, [x8, #3432]
  406054:	ldrb	w12, [x10, #3436]
  406058:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40605c:	adrp	x13, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406060:	strb	wzr, [x10, #3436]
  406064:	strb	w11, [x9, #3596]
  406068:	strb	w12, [x13, #3600]
  40606c:	strb	wzr, [x8, #3432]
  406070:	b	406134 <printf@plt+0x4c94>
  406074:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406078:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  40607c:	add	x1, x1, #0x198
  406080:	add	x0, x0, #0xefa
  406084:	mov	x2, x1
  406088:	mov	x3, x1
  40608c:	bl	410ec8 <printf@plt+0xfa28>
  406090:	b	406134 <printf@plt+0x4c94>
  406094:	ldr	x0, [sp, #8]
  406098:	ldr	w1, [sp, #4]
  40609c:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4060a0:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  4060a4:	add	x3, x3, #0x198
  4060a8:	add	x2, x2, #0xefa
  4060ac:	mov	x4, x3
  4060b0:	mov	x5, x3
  4060b4:	bl	410f64 <printf@plt+0xfac4>
  4060b8:	b	406134 <printf@plt+0x4c94>
  4060bc:	ldr	x0, [x20, #3504]
  4060c0:	ldr	x8, [x0, #8]
  4060c4:	str	x8, [x20, #3504]
  4060c8:	cbz	x0, 4060d8 <printf@plt+0x4c38>
  4060cc:	ldr	x8, [x0]
  4060d0:	ldr	x8, [x8, #8]
  4060d4:	blr	x8
  4060d8:	mov	w0, #0xa                   	// #10
  4060dc:	b	406124 <printf@plt+0x4c84>
  4060e0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4060e4:	ldr	w8, [x8, #3456]
  4060e8:	cbnz	w8, 406124 <printf@plt+0x4c84>
  4060ec:	cmp	w19, #0x6f
  4060f0:	b.ne	406124 <printf@plt+0x4c84>  // b.any
  4060f4:	cmp	w0, #0x6e
  4060f8:	b.ne	406124 <printf@plt+0x4c84>  // b.any
  4060fc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406100:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406104:	ldrb	w8, [x8, #3596]
  406108:	ldrb	w9, [x9, #3600]
  40610c:	adrp	x10, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406110:	adrp	x11, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406114:	strb	w8, [x10, #3432]
  406118:	strb	w9, [x11, #3436]
  40611c:	b	406134 <printf@plt+0x4c94>
  406120:	mov	w0, #0x66                  	// #102
  406124:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406128:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40612c:	strb	w19, [x8, #3432]
  406130:	strb	w0, [x9, #3436]
  406134:	ldp	x20, x19, [sp, #32]
  406138:	ldp	x29, x30, [sp, #16]
  40613c:	add	sp, sp, #0x30
  406140:	ret
  406144:	sub	sp, sp, #0x40
  406148:	stp	x29, x30, [sp, #32]
  40614c:	stp	x20, x19, [sp, #48]
  406150:	add	x29, sp, #0x20
  406154:	mov	w0, #0x2                   	// #2
  406158:	bl	4046c0 <printf@plt+0x3220>
  40615c:	sub	w8, w0, #0x119
  406160:	cmp	w8, #0x2
  406164:	b.cc	4061b8 <printf@plt+0x4d18>  // b.lo, b.ul, b.last
  406168:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40616c:	ldr	x19, [x8, #3504]
  406170:	cbz	x19, 406198 <printf@plt+0x4cf8>
  406174:	ldr	x8, [x19]
  406178:	mov	x1, sp
  40617c:	sub	x2, x29, #0x8
  406180:	mov	x0, x19
  406184:	ldr	x8, [x8, #32]
  406188:	blr	x8
  40618c:	cbnz	w0, 4062ac <printf@plt+0x4e0c>
  406190:	ldr	x19, [x19, #8]
  406194:	cbnz	x19, 406174 <printf@plt+0x4cd4>
  406198:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40619c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  4061a0:	add	x1, x1, #0x198
  4061a4:	add	x0, x0, #0xf28
  4061a8:	mov	x2, x1
  4061ac:	mov	x3, x1
  4061b0:	bl	410ec8 <printf@plt+0xfa28>
  4061b4:	b	406300 <printf@plt+0x4e60>
  4061b8:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4061bc:	add	x20, x20, #0xdc0
  4061c0:	ldp	w8, w9, [x20]
  4061c4:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4061c8:	add	x19, x19, #0xdb8
  4061cc:	cmp	w8, w9
  4061d0:	b.lt	4061e0 <printf@plt+0x4d40>  // b.tstop
  4061d4:	mov	x0, x19
  4061d8:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4061dc:	ldr	w8, [x19, #8]
  4061e0:	ldr	x9, [x19]
  4061e4:	add	w10, w8, #0x1
  4061e8:	mov	x0, sp
  4061ec:	mov	x1, x19
  4061f0:	str	w10, [x19, #8]
  4061f4:	strb	wzr, [x9, w8, sxtw]
  4061f8:	bl	412c74 <_ZdlPvm@@Base+0x8e0>
  4061fc:	mov	w0, wzr
  406200:	bl	4046c0 <printf@plt+0x3220>
  406204:	sub	w8, w0, #0x119
  406208:	cmp	w8, #0x2
  40620c:	b.cc	406260 <printf@plt+0x4dc0>  // b.lo, b.ul, b.last
  406210:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406214:	ldr	x19, [x8, #3504]
  406218:	cbz	x19, 406240 <printf@plt+0x4da0>
  40621c:	ldr	x8, [x19]
  406220:	ldr	x8, [x8, #32]
  406224:	sub	x1, x29, #0x8
  406228:	sub	x2, x29, #0xc
  40622c:	mov	x0, x19
  406230:	blr	x8
  406234:	cbnz	w0, 4062d4 <printf@plt+0x4e34>
  406238:	ldr	x19, [x19, #8]
  40623c:	cbnz	x19, 40621c <printf@plt+0x4d7c>
  406240:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406244:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  406248:	add	x1, x1, #0x198
  40624c:	add	x0, x0, #0xf28
  406250:	mov	x2, x1
  406254:	mov	x3, x1
  406258:	bl	410ec8 <printf@plt+0xfa28>
  40625c:	b	4062f8 <printf@plt+0x4e58>
  406260:	ldp	w8, w9, [x20]
  406264:	cmp	w8, w9
  406268:	b.lt	406280 <printf@plt+0x4de0>  // b.tstop
  40626c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406270:	add	x0, x0, #0xdb8
  406274:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  406278:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40627c:	ldr	w8, [x8, #3520]
  406280:	ldr	x9, [x19]
  406284:	add	w10, w8, #0x1
  406288:	str	w10, [x19, #8]
  40628c:	strb	wzr, [x9, w8, sxtw]
  406290:	ldr	x20, [sp]
  406294:	ldr	x0, [x19]
  406298:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  40629c:	mov	x1, x0
  4062a0:	mov	x0, x20
  4062a4:	bl	40a86c <printf@plt+0x93cc>
  4062a8:	b	4062f8 <printf@plt+0x4e58>
  4062ac:	ldr	x0, [sp]
  4062b0:	ldur	w1, [x29, #-8]
  4062b4:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4062b8:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  4062bc:	add	x3, x3, #0x198
  4062c0:	add	x2, x2, #0xf28
  4062c4:	mov	x4, x3
  4062c8:	mov	x5, x3
  4062cc:	bl	410f64 <printf@plt+0xfac4>
  4062d0:	b	406300 <printf@plt+0x4e60>
  4062d4:	ldur	x0, [x29, #-8]
  4062d8:	ldur	w1, [x29, #-12]
  4062dc:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4062e0:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  4062e4:	add	x3, x3, #0x198
  4062e8:	add	x2, x2, #0xf28
  4062ec:	mov	x4, x3
  4062f0:	mov	x5, x3
  4062f4:	bl	410f64 <printf@plt+0xfac4>
  4062f8:	mov	x0, sp
  4062fc:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  406300:	ldp	x20, x19, [sp, #48]
  406304:	ldp	x29, x30, [sp, #32]
  406308:	add	sp, sp, #0x40
  40630c:	ret
  406310:	b	406314 <printf@plt+0x4e74>
  406314:	mov	x19, x0
  406318:	mov	x0, sp
  40631c:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  406320:	mov	x0, x19
  406324:	bl	401440 <_Unwind_Resume@plt>
  406328:	sub	sp, sp, #0x60
  40632c:	stp	x29, x30, [sp, #64]
  406330:	stp	x20, x19, [sp, #80]
  406334:	add	x29, sp, #0x40
  406338:	mov	w0, #0x2                   	// #2
  40633c:	bl	4046c0 <printf@plt+0x3220>
  406340:	sub	w8, w0, #0x119
  406344:	cmp	w8, #0x2
  406348:	b.cc	40639c <printf@plt+0x4efc>  // b.lo, b.ul, b.last
  40634c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406350:	ldr	x19, [x8, #3504]
  406354:	cbz	x19, 40637c <printf@plt+0x4edc>
  406358:	ldr	x8, [x19]
  40635c:	add	x1, sp, #0x20
  406360:	add	x2, sp, #0x8
  406364:	mov	x0, x19
  406368:	ldr	x8, [x8, #32]
  40636c:	blr	x8
  406370:	cbnz	w0, 4064c0 <printf@plt+0x5020>
  406374:	ldr	x19, [x19, #8]
  406378:	cbnz	x19, 406358 <printf@plt+0x4eb8>
  40637c:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406380:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  406384:	add	x1, x1, #0x198
  406388:	add	x0, x0, #0xf35
  40638c:	mov	x2, x1
  406390:	mov	x3, x1
  406394:	bl	410ec8 <printf@plt+0xfa28>
  406398:	b	406598 <printf@plt+0x50f8>
  40639c:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4063a0:	add	x20, x20, #0xdc0
  4063a4:	ldp	w8, w9, [x20]
  4063a8:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4063ac:	add	x19, x19, #0xdb8
  4063b0:	cmp	w8, w9
  4063b4:	b.lt	4063c4 <printf@plt+0x4f24>  // b.tstop
  4063b8:	mov	x0, x19
  4063bc:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4063c0:	ldr	w8, [x19, #8]
  4063c4:	ldr	x9, [x19]
  4063c8:	add	w10, w8, #0x1
  4063cc:	add	x0, sp, #0x20
  4063d0:	mov	x1, x19
  4063d4:	str	w10, [x19, #8]
  4063d8:	strb	wzr, [x9, w8, sxtw]
  4063dc:	bl	412c74 <_ZdlPvm@@Base+0x8e0>
  4063e0:	mov	w0, wzr
  4063e4:	bl	4046c0 <printf@plt+0x3220>
  4063e8:	sub	w8, w0, #0x119
  4063ec:	cmp	w8, #0x2
  4063f0:	b.cc	406444 <printf@plt+0x4fa4>  // b.lo, b.ul, b.last
  4063f4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4063f8:	ldr	x19, [x8, #3504]
  4063fc:	cbz	x19, 406424 <printf@plt+0x4f84>
  406400:	ldr	x8, [x19]
  406404:	ldr	x8, [x8, #32]
  406408:	add	x1, sp, #0x8
  40640c:	sub	x2, x29, #0x8
  406410:	mov	x0, x19
  406414:	blr	x8
  406418:	cbnz	w0, 406544 <printf@plt+0x50a4>
  40641c:	ldr	x19, [x19, #8]
  406420:	cbnz	x19, 406400 <printf@plt+0x4f60>
  406424:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406428:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  40642c:	add	x1, x1, #0x198
  406430:	add	x0, x0, #0xf35
  406434:	mov	x2, x1
  406438:	mov	x3, x1
  40643c:	bl	410ec8 <printf@plt+0xfa28>
  406440:	b	406590 <printf@plt+0x50f0>
  406444:	ldp	w8, w9, [x20]
  406448:	cmp	w8, w9
  40644c:	b.lt	406464 <printf@plt+0x4fc4>  // b.tstop
  406450:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406454:	add	x0, x0, #0xdb8
  406458:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  40645c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406460:	ldr	w8, [x8, #3520]
  406464:	ldr	x9, [x19]
  406468:	add	w10, w8, #0x1
  40646c:	str	w10, [x19, #8]
  406470:	strb	wzr, [x9, w8, sxtw]
  406474:	ldr	w8, [x19, #8]
  406478:	cmp	w8, #0x0
  40647c:	b.gt	406490 <printf@plt+0x4ff0>
  406480:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  406484:	add	x1, x1, #0xd39
  406488:	mov	w0, #0x62                  	// #98
  40648c:	bl	41082c <printf@plt+0xf38c>
  406490:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406494:	ldr	x0, [x19, #3512]
  406498:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  40649c:	add	x1, x1, #0xb9c
  4064a0:	add	x2, sp, #0x1c
  4064a4:	bl	401360 <__isoc99_sscanf@plt>
  4064a8:	cmp	w0, #0x1
  4064ac:	b.ne	4064e8 <printf@plt+0x5048>  // b.any
  4064b0:	ldr	x0, [sp, #32]
  4064b4:	ldr	w1, [sp, #28]
  4064b8:	bl	406790 <printf@plt+0x52f0>
  4064bc:	b	406590 <printf@plt+0x50f0>
  4064c0:	ldr	x0, [sp, #32]
  4064c4:	ldr	w1, [sp, #8]
  4064c8:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4064cc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  4064d0:	add	x3, x3, #0x198
  4064d4:	add	x2, x2, #0xf35
  4064d8:	mov	x4, x3
  4064dc:	mov	x5, x3
  4064e0:	bl	410f64 <printf@plt+0xfac4>
  4064e4:	b	406598 <printf@plt+0x50f8>
  4064e8:	ldr	x1, [x19, #3512]
  4064ec:	add	x0, sp, #0x8
  4064f0:	bl	410c78 <printf@plt+0xf7d8>
  4064f4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4064f8:	ldr	x19, [x8, #3504]
  4064fc:	cbz	x19, 406524 <printf@plt+0x5084>
  406500:	ldr	x8, [x19]
  406504:	ldr	x8, [x8, #32]
  406508:	sub	x1, x29, #0x8
  40650c:	sub	x2, x29, #0xc
  406510:	mov	x0, x19
  406514:	blr	x8
  406518:	cbnz	w0, 40656c <printf@plt+0x50cc>
  40651c:	ldr	x19, [x19, #8]
  406520:	cbnz	x19, 406500 <printf@plt+0x5060>
  406524:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406528:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1c6c>
  40652c:	add	x2, x2, #0x198
  406530:	add	x0, x0, #0xf3d
  406534:	add	x1, sp, #0x8
  406538:	mov	x3, x2
  40653c:	bl	410ec8 <printf@plt+0xfa28>
  406540:	b	406590 <printf@plt+0x50f0>
  406544:	ldr	x0, [sp, #8]
  406548:	ldur	w1, [x29, #-8]
  40654c:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406550:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  406554:	add	x3, x3, #0x198
  406558:	add	x2, x2, #0xf35
  40655c:	mov	x4, x3
  406560:	mov	x5, x3
  406564:	bl	410f64 <printf@plt+0xfac4>
  406568:	b	406590 <printf@plt+0x50f0>
  40656c:	ldur	x0, [x29, #-8]
  406570:	ldur	w1, [x29, #-12]
  406574:	adrp	x4, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406578:	adrp	x2, 414000 <_ZdlPvm@@Base+0x1c6c>
  40657c:	add	x4, x4, #0x198
  406580:	add	x2, x2, #0xf3d
  406584:	add	x3, sp, #0x8
  406588:	mov	x5, x4
  40658c:	bl	410f64 <printf@plt+0xfac4>
  406590:	add	x0, sp, #0x20
  406594:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  406598:	ldp	x20, x19, [sp, #80]
  40659c:	ldp	x29, x30, [sp, #64]
  4065a0:	add	sp, sp, #0x60
  4065a4:	ret
  4065a8:	b	4065b8 <printf@plt+0x5118>
  4065ac:	b	4065b8 <printf@plt+0x5118>
  4065b0:	b	4065b8 <printf@plt+0x5118>
  4065b4:	b	4065b8 <printf@plt+0x5118>
  4065b8:	mov	x19, x0
  4065bc:	add	x0, sp, #0x20
  4065c0:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4065c4:	mov	x0, x19
  4065c8:	bl	401440 <_Unwind_Resume@plt>
  4065cc:	stp	x29, x30, [sp, #-48]!
  4065d0:	str	x21, [sp, #16]
  4065d4:	stp	x20, x19, [sp, #32]
  4065d8:	mov	x29, sp
  4065dc:	adrp	x20, 413000 <_ZdlPvm@@Base+0xc6c>
  4065e0:	add	x20, x20, #0xe2c
  4065e4:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4065e8:	b	4065fc <printf@plt+0x515c>
  4065ec:	ldr	w8, [x21, #3656]
  4065f0:	cbz	w8, 406698 <printf@plt+0x51f8>
  4065f4:	mov	w0, wzr
  4065f8:	bl	405390 <printf@plt+0x3ef0>
  4065fc:	mov	w0, #0x1                   	// #1
  406600:	bl	4046c0 <printf@plt+0x3220>
  406604:	sub	w8, w0, #0x119
  406608:	mov	w19, w0
  40660c:	cmp	w8, #0x22
  406610:	b.hi	4066e8 <printf@plt+0x5248>  // b.pmore
  406614:	adr	x9, 4065ec <printf@plt+0x514c>
  406618:	ldrb	w10, [x20, x8]
  40661c:	add	x9, x9, x10, lsl #2
  406620:	br	x9
  406624:	bl	405b4c <printf@plt+0x46ac>
  406628:	b	4065fc <printf@plt+0x515c>
  40662c:	bl	405870 <printf@plt+0x43d0>
  406630:	b	4065fc <printf@plt+0x515c>
  406634:	bl	405700 <printf@plt+0x4260>
  406638:	b	4065fc <printf@plt+0x515c>
  40663c:	ldr	w8, [x21, #3656]
  406640:	cbz	w8, 4065f4 <printf@plt+0x5154>
  406644:	bl	4052dc <printf@plt+0x3e3c>
  406648:	b	4065fc <printf@plt+0x515c>
  40664c:	mov	w0, #0x1                   	// #1
  406650:	bl	405390 <printf@plt+0x3ef0>
  406654:	b	4065fc <printf@plt+0x515c>
  406658:	bl	405598 <printf@plt+0x40f8>
  40665c:	b	4065fc <printf@plt+0x515c>
  406660:	bl	405cd8 <printf@plt+0x4838>
  406664:	b	4065fc <printf@plt+0x515c>
  406668:	bl	4050d0 <printf@plt+0x3c30>
  40666c:	b	4065fc <printf@plt+0x515c>
  406670:	bl	405ee4 <printf@plt+0x4a44>
  406674:	b	4065fc <printf@plt+0x515c>
  406678:	bl	406144 <printf@plt+0x4ca4>
  40667c:	b	4065fc <printf@plt+0x515c>
  406680:	bl	406328 <printf@plt+0x4e88>
  406684:	b	4065fc <printf@plt+0x515c>
  406688:	bl	405964 <printf@plt+0x44c4>
  40668c:	b	4065fc <printf@plt+0x515c>
  406690:	bl	405a58 <printf@plt+0x45b8>
  406694:	b	4065fc <printf@plt+0x515c>
  406698:	bl	4052dc <printf@plt+0x3e3c>
  40669c:	b	4065fc <printf@plt+0x515c>
  4066a0:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4066a4:	add	x9, x9, #0xdc0
  4066a8:	ldp	w8, w9, [x9]
  4066ac:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4066b0:	add	x20, x20, #0xdb8
  4066b4:	cmp	w8, w9
  4066b8:	b.lt	4066c8 <printf@plt+0x5228>  // b.tstop
  4066bc:	mov	x0, x20
  4066c0:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  4066c4:	ldr	w8, [x20, #8]
  4066c8:	ldr	x9, [x20]
  4066cc:	add	w10, w8, #0x1
  4066d0:	str	w10, [x20, #8]
  4066d4:	strb	wzr, [x9, w8, sxtw]
  4066d8:	ldr	x0, [x20]
  4066dc:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4066e0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  4066e4:	str	x0, [x8, #1664]
  4066e8:	mov	w0, w19
  4066ec:	ldp	x20, x19, [sp, #32]
  4066f0:	ldr	x21, [sp, #16]
  4066f4:	ldp	x29, x30, [sp], #48
  4066f8:	ret
  4066fc:	sub	sp, sp, #0x30
  406700:	stp	x29, x30, [sp, #16]
  406704:	stp	x20, x19, [sp, #32]
  406708:	add	x29, sp, #0x10
  40670c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406710:	ldr	x20, [x8, #3504]
  406714:	mov	x19, x0
  406718:	cbz	x20, 406740 <printf@plt+0x52a0>
  40671c:	ldr	x8, [x20]
  406720:	add	x1, sp, #0x8
  406724:	add	x2, sp, #0x4
  406728:	mov	x0, x20
  40672c:	ldr	x8, [x8, #32]
  406730:	blr	x8
  406734:	cbnz	w0, 40675c <printf@plt+0x52bc>
  406738:	ldr	x20, [x20, #8]
  40673c:	cbnz	x20, 40671c <printf@plt+0x527c>
  406740:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406744:	add	x1, x1, #0x198
  406748:	mov	x0, x19
  40674c:	mov	x2, x1
  406750:	mov	x3, x1
  406754:	bl	410ec8 <printf@plt+0xfa28>
  406758:	b	40677c <printf@plt+0x52dc>
  40675c:	ldr	x0, [sp, #8]
  406760:	ldr	w1, [sp, #4]
  406764:	adrp	x3, 434000 <stderr@@GLIBC_2.17+0x32a8>
  406768:	add	x3, x3, #0x198
  40676c:	mov	x2, x19
  406770:	mov	x4, x3
  406774:	mov	x5, x3
  406778:	bl	410f64 <printf@plt+0xfac4>
  40677c:	bl	403cb0 <printf@plt+0x2810>
  406780:	ldp	x20, x19, [sp, #32]
  406784:	ldp	x29, x30, [sp, #16]
  406788:	add	sp, sp, #0x30
  40678c:	ret
  406790:	sub	sp, sp, #0x40
  406794:	stp	x29, x30, [sp, #16]
  406798:	str	x21, [sp, #32]
  40679c:	stp	x20, x19, [sp, #48]
  4067a0:	add	x29, sp, #0x10
  4067a4:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  4067a8:	ldr	x8, [x8, #528]
  4067ac:	mov	x20, x0
  4067b0:	cbz	x8, 4067d8 <printf@plt+0x5338>
  4067b4:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  4067b8:	mov	w19, w1
  4067bc:	add	x21, x21, #0x220
  4067c0:	mov	x0, x8
  4067c4:	mov	x1, x20
  4067c8:	bl	4013c0 <strcmp@plt>
  4067cc:	cbz	w0, 406804 <printf@plt+0x5364>
  4067d0:	ldr	x8, [x21], #16
  4067d4:	cbnz	x8, 4067c0 <printf@plt+0x5320>
  4067d8:	mov	x0, sp
  4067dc:	mov	x1, x20
  4067e0:	bl	410c78 <printf@plt+0xf7d8>
  4067e4:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4067e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4067ec:	add	x2, x2, #0x198
  4067f0:	add	x0, x0, #0xb23
  4067f4:	mov	x1, sp
  4067f8:	mov	x3, x2
  4067fc:	bl	410ec8 <printf@plt+0xfa28>
  406800:	b	40680c <printf@plt+0x536c>
  406804:	ldur	x8, [x21, #-8]
  406808:	str	w19, [x8]
  40680c:	ldp	x20, x19, [sp, #48]
  406810:	ldr	x21, [sp, #32]
  406814:	ldp	x29, x30, [sp, #16]
  406818:	add	sp, sp, #0x40
  40681c:	ret
  406820:	sub	w8, w0, #0x2
  406824:	cmp	w0, #0x1
  406828:	csel	w0, w8, w0, gt
  40682c:	ret
  406830:	and	w0, w0, #0xfffffffe
  406834:	ret
  406838:	tbnz	w0, #31, 406848 <printf@plt+0x53a8>
  40683c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406840:	str	w0, [x8, #380]
  406844:	ret
  406848:	neg	w8, w0
  40684c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  406850:	str	w8, [x9, #384]
  406854:	ret
  406858:	sub	sp, sp, #0x30
  40685c:	stp	x29, x30, [sp, #16]
  406860:	stp	x20, x19, [sp, #32]
  406864:	ldrb	w8, [x0]
  406868:	mov	x19, x0
  40686c:	add	x29, sp, #0x10
  406870:	cmp	w8, #0x2d
  406874:	b.eq	406884 <printf@plt+0x53e4>  // b.none
  406878:	cmp	w8, #0x2b
  40687c:	mov	x20, x19
  406880:	b.ne	406888 <printf@plt+0x53e8>  // b.any
  406884:	add	x20, x19, #0x1
  406888:	add	x1, sp, #0x8
  40688c:	mov	w2, #0xa                   	// #10
  406890:	mov	x0, x20
  406894:	bl	401270 <strtol@plt>
  406898:	cmp	x0, #0x1
  40689c:	b.lt	406920 <printf@plt+0x5480>  // b.tstop
  4068a0:	mov	w8, #0x7fffffff            	// #2147483647
  4068a4:	cmp	x0, x8
  4068a8:	mov	w8, wzr
  4068ac:	b.gt	406924 <printf@plt+0x5484>
  4068b0:	ldr	x9, [sp, #8]
  4068b4:	ldrb	w9, [x9]
  4068b8:	cbnz	w9, 406924 <printf@plt+0x5484>
  4068bc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4068c0:	cmp	x20, x19
  4068c4:	b.ls	406900 <printf@plt+0x5460>  // b.plast
  4068c8:	ldr	w9, [x8, #3648]
  4068cc:	cbnz	w9, 4068d8 <printf@plt+0x5438>
  4068d0:	mov	w9, #0xa                   	// #10
  4068d4:	str	w9, [x8, #3648]
  4068d8:	ldrb	w10, [x19]
  4068dc:	sxtw	x9, w9
  4068e0:	cmp	w10, #0x2b
  4068e4:	b.ne	406908 <printf@plt+0x5468>  // b.any
  4068e8:	mov	w10, #0x7fffffff            	// #2147483647
  4068ec:	sub	x10, x10, x0
  4068f0:	cmp	x10, x9
  4068f4:	b.lt	406920 <printf@plt+0x5480>  // b.tstop
  4068f8:	add	w9, w9, w0
  4068fc:	b	406914 <printf@plt+0x5474>
  406900:	str	w0, [x8, #3648]
  406904:	b	406918 <printf@plt+0x5478>
  406908:	cmp	x0, x9
  40690c:	b.ge	406920 <printf@plt+0x5480>  // b.tcont
  406910:	sub	w9, w9, w0
  406914:	str	w9, [x8, #3648]
  406918:	mov	w8, #0x1                   	// #1
  40691c:	b	406924 <printf@plt+0x5484>
  406920:	mov	w8, wzr
  406924:	ldp	x20, x19, [sp, #32]
  406928:	ldp	x29, x30, [sp, #16]
  40692c:	mov	w0, w8
  406930:	add	sp, sp, #0x30
  406934:	ret
  406938:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40693c:	str	w0, [x8, #376]
  406940:	ret
  406944:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406948:	ldr	x8, [x8, #3624]
  40694c:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4c6c>
  406950:	add	x9, x9, #0x260
  406954:	cmp	x8, #0x0
  406958:	csel	x0, x9, x8, eq  // eq = none
  40695c:	ret
  406960:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406964:	ldr	x8, [x8, #3632]
  406968:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2c6c>
  40696c:	add	x9, x9, #0xe5
  406970:	cmp	x8, #0x0
  406974:	csel	x0, x9, x8, eq  // eq = none
  406978:	ret
  40697c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406980:	ldr	x8, [x8, #3640]
  406984:	adrp	x9, 415000 <_ZdlPvm@@Base+0x2c6c>
  406988:	add	x9, x9, #0x48
  40698c:	cmp	x8, #0x0
  406990:	csel	x0, x9, x8, eq  // eq = none
  406994:	ret
  406998:	stp	x29, x30, [sp, #-32]!
  40699c:	stp	x20, x19, [sp, #16]
  4069a0:	mov	x29, sp
  4069a4:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4069a8:	ldr	x8, [x20, #3624]
  4069ac:	mov	x19, x0
  4069b0:	cbz	x8, 4069bc <printf@plt+0x551c>
  4069b4:	mov	x0, x8
  4069b8:	bl	401390 <_ZdaPv@plt>
  4069bc:	mov	x0, x19
  4069c0:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4069c4:	str	x0, [x20, #3624]
  4069c8:	ldp	x20, x19, [sp, #16]
  4069cc:	ldp	x29, x30, [sp], #32
  4069d0:	ret
  4069d4:	stp	x29, x30, [sp, #-32]!
  4069d8:	stp	x20, x19, [sp, #16]
  4069dc:	mov	x29, sp
  4069e0:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4069e4:	ldr	x8, [x20, #3632]
  4069e8:	mov	x19, x0
  4069ec:	cbz	x8, 4069f8 <printf@plt+0x5558>
  4069f0:	mov	x0, x8
  4069f4:	bl	401390 <_ZdaPv@plt>
  4069f8:	mov	x0, x19
  4069fc:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  406a00:	str	x0, [x20, #3632]
  406a04:	ldp	x20, x19, [sp, #16]
  406a08:	ldp	x29, x30, [sp], #32
  406a0c:	ret
  406a10:	stp	x29, x30, [sp, #-32]!
  406a14:	stp	x20, x19, [sp, #16]
  406a18:	mov	x29, sp
  406a1c:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406a20:	ldr	x8, [x20, #3640]
  406a24:	mov	x19, x0
  406a28:	cbz	x8, 406a34 <printf@plt+0x5594>
  406a2c:	mov	x0, x8
  406a30:	bl	401390 <_ZdaPv@plt>
  406a34:	mov	x0, x19
  406a38:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  406a3c:	str	x0, [x20, #3640]
  406a40:	ldp	x20, x19, [sp, #16]
  406a44:	ldp	x29, x30, [sp], #32
  406a48:	ret
  406a4c:	stp	x29, x30, [sp, #-16]!
  406a50:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406a54:	ldr	w8, [x8, #3472]
  406a58:	mov	x29, sp
  406a5c:	cbz	w8, 406a68 <printf@plt+0x55c8>
  406a60:	ldp	x29, x30, [sp], #16
  406a64:	ret
  406a68:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406a6c:	add	x0, x0, #0xe96
  406a70:	bl	401210 <puts@plt>
  406a74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406a78:	add	x0, x0, #0xea3
  406a7c:	bl	401210 <puts@plt>
  406a80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406a84:	add	x0, x0, #0xea9
  406a88:	ldp	x29, x30, [sp], #16
  406a8c:	b	401210 <puts@plt>
  406a90:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406a94:	ldr	w8, [x8, #3472]
  406a98:	cbz	w8, 406ac0 <printf@plt+0x5620>
  406a9c:	cmp	w8, #0x1
  406aa0:	b.ne	406acc <printf@plt+0x562c>  // b.any
  406aa4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406aa8:	ldr	w8, [x8, #3468]
  406aac:	cbnz	w8, 406acc <printf@plt+0x562c>
  406ab0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406ab4:	ldr	x1, [x8, #3408]
  406ab8:	mov	w0, #0xa                   	// #10
  406abc:	b	401240 <putc@plt>
  406ac0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406ac4:	add	x0, x0, #0xeb0
  406ac8:	b	401210 <puts@plt>
  406acc:	ret
  406ad0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406ad4:	ldr	w8, [x8, #3472]
  406ad8:	cbz	w8, 406ae0 <printf@plt+0x5640>
  406adc:	ret
  406ae0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406ae4:	add	x0, x0, #0xeb6
  406ae8:	b	401210 <puts@plt>
  406aec:	stp	x29, x30, [sp, #-32]!
  406af0:	stp	x20, x19, [sp, #16]
  406af4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406af8:	ldr	w8, [x8, #3472]
  406afc:	mov	x19, x0
  406b00:	mov	x29, sp
  406b04:	cmp	w8, #0x1
  406b08:	b.eq	406b40 <printf@plt+0x56a0>  // b.none
  406b0c:	cbnz	w8, 406b78 <printf@plt+0x56d8>
  406b10:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406b14:	add	x0, x0, #0xec0
  406b18:	bl	401210 <puts@plt>
  406b1c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406b20:	add	x0, x0, #0xb3f
  406b24:	mov	x1, x19
  406b28:	bl	4014a0 <printf@plt>
  406b2c:	ldp	x20, x19, [sp, #16]
  406b30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406b34:	add	x0, x0, #0xec4
  406b38:	ldp	x29, x30, [sp], #32
  406b3c:	b	401210 <puts@plt>
  406b40:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406b44:	ldr	x1, [x20, #3408]
  406b48:	mov	x0, x19
  406b4c:	bl	4011f0 <fputs@plt>
  406b50:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406b54:	ldr	w8, [x8, #3468]
  406b58:	cbz	w8, 406b78 <printf@plt+0x56d8>
  406b5c:	ldrb	w8, [x19]
  406b60:	cbz	w8, 406b78 <printf@plt+0x56d8>
  406b64:	ldr	x1, [x20, #3408]
  406b68:	ldp	x20, x19, [sp, #16]
  406b6c:	mov	w0, #0xa                   	// #10
  406b70:	ldp	x29, x30, [sp], #32
  406b74:	b	401240 <putc@plt>
  406b78:	ldp	x20, x19, [sp, #16]
  406b7c:	ldp	x29, x30, [sp], #32
  406b80:	ret
  406b84:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406b88:	str	w0, [x8, #388]
  406b8c:	ret
  406b90:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406b94:	ldr	w2, [x8, #388]
  406b98:	tbz	w2, #31, 406ba4 <printf@plt+0x5704>
  406b9c:	mov	w2, wzr
  406ba0:	str	wzr, [x8, #388]
  406ba4:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406ba8:	ldr	w1, [x8, #376]
  406bac:	tbnz	w1, #31, 406bbc <printf@plt+0x571c>
  406bb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406bb4:	add	x0, x0, #0xb4b
  406bb8:	b	4014a0 <printf@plt>
  406bbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406bc0:	add	x0, x0, #0xb5e
  406bc4:	mov	w1, w2
  406bc8:	b	4014a0 <printf@plt>
  406bcc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  406bd0:	add	x8, x8, #0x48
  406bd4:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406bd8:	str	x8, [x0]
  406bdc:	ldr	w8, [x9, #3660]
  406be0:	add	w10, w8, #0x1
  406be4:	str	w10, [x9, #3660]
  406be8:	stp	wzr, w8, [x0, #8]
  406bec:	ret
  406bf0:	brk	#0x1
  406bf4:	sub	sp, sp, #0x60
  406bf8:	stp	x29, x30, [sp, #16]
  406bfc:	str	x25, [sp, #32]
  406c00:	stp	x24, x23, [sp, #48]
  406c04:	stp	x22, x21, [sp, #64]
  406c08:	stp	x20, x19, [sp, #80]
  406c0c:	add	x29, sp, #0x10
  406c10:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406c14:	ldr	w8, [x8, #3472]
  406c18:	mov	x19, x0
  406c1c:	cmp	w8, #0x1
  406c20:	b.eq	406d6c <printf@plt+0x58cc>  // b.none
  406c24:	cbnz	w8, 406db0 <printf@plt+0x5910>
  406c28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406c2c:	add	x0, x0, #0xec8
  406c30:	bl	401210 <puts@plt>
  406c34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406c38:	add	x0, x0, #0xeda
  406c3c:	bl	401210 <puts@plt>
  406c40:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406c44:	add	x0, x0, #0xede
  406c48:	bl	401210 <puts@plt>
  406c4c:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406c50:	ldr	x8, [x21, #3624]
  406c54:	adrp	x22, 417000 <_ZdlPvm@@Base+0x4c6c>
  406c58:	add	x22, x22, #0x260
  406c5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406c60:	cmp	x8, #0x0
  406c64:	csel	x1, x22, x8, eq  // eq = none
  406c68:	add	x0, x0, #0xb7b
  406c6c:	bl	4014a0 <printf@plt>
  406c70:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406c74:	add	x0, x0, #0xef1
  406c78:	bl	401210 <puts@plt>
  406c7c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406c80:	ldr	w2, [x8, #3648]
  406c84:	cmp	w2, #0x1
  406c88:	b.lt	406cc4 <printf@plt+0x5824>  // b.tstop
  406c8c:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  406c90:	add	x1, x1, #0xb9c
  406c94:	add	x0, sp, #0x4
  406c98:	bl	4012e0 <sprintf@plt>
  406c9c:	mov	w0, #0x20                  	// #32
  406ca0:	bl	4122e4 <_Znwm@@Base>
  406ca4:	mov	x20, x0
  406ca8:	add	x0, sp, #0x4
  406cac:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  406cb0:	mov	x1, x0
  406cb4:	mov	x0, x20
  406cb8:	mov	x2, x19
  406cbc:	bl	40cf34 <printf@plt+0xba94>
  406cc0:	mov	x19, x20
  406cc4:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406cc8:	ldr	x8, [x23, #3632]
  406ccc:	adrp	x24, 415000 <_ZdlPvm@@Base+0x2c6c>
  406cd0:	add	x24, x24, #0xe5
  406cd4:	adrp	x25, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406cd8:	cmp	x8, #0x0
  406cdc:	csel	x8, x24, x8, eq  // eq = none
  406ce0:	str	x8, [x25, #3616]
  406ce4:	ldr	x8, [x19]
  406ce8:	mov	x0, x19
  406cec:	mov	w1, wzr
  406cf0:	ldr	x8, [x8, #112]
  406cf4:	blr	x8
  406cf8:	ldr	x8, [x19]
  406cfc:	mov	w1, #0x3                   	// #3
  406d00:	mov	x0, x19
  406d04:	ldr	x8, [x8, #24]
  406d08:	blr	x8
  406d0c:	mov	w20, w0
  406d10:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406d14:	add	x0, x0, #0xf04
  406d18:	bl	401210 <puts@plt>
  406d1c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406d20:	add	x0, x0, #0xf14
  406d24:	bl	401210 <puts@plt>
  406d28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406d2c:	add	x0, x0, #0xb83
  406d30:	mov	w1, w20
  406d34:	bl	4014a0 <printf@plt>
  406d38:	cbz	w20, 406dd8 <printf@plt+0x5938>
  406d3c:	cmp	w20, #0x2
  406d40:	b.eq	406db8 <printf@plt+0x5918>  // b.none
  406d44:	cmp	w20, #0x1
  406d48:	b.ne	406dc8 <printf@plt+0x5928>  // b.any
  406d4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  406d50:	add	x0, x0, #0x10
  406d54:	bl	401210 <puts@plt>
  406d58:	ldr	w1, [x19, #12]
  406d5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406d60:	add	x0, x0, #0xb8e
  406d64:	bl	4014a0 <printf@plt>
  406d68:	b	406dd8 <printf@plt+0x5938>
  406d6c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406d70:	ldr	w8, [x8, #3468]
  406d74:	cbz	w8, 406d84 <printf@plt+0x58e4>
  406d78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406d7c:	add	x0, x0, #0xc5d
  406d80:	bl	4014a0 <printf@plt>
  406d84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406d88:	add	x0, x0, #0xc66
  406d8c:	bl	4014a0 <printf@plt>
  406d90:	ldr	x8, [x19]
  406d94:	mov	x0, x19
  406d98:	ldr	x8, [x8, #48]
  406d9c:	blr	x8
  406da0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406da4:	add	x0, x0, #0xc6d
  406da8:	bl	4014a0 <printf@plt>
  406dac:	b	406e90 <printf@plt+0x59f0>
  406db0:	cbnz	x19, 406e90 <printf@plt+0x59f0>
  406db4:	b	406ea0 <printf@plt+0x5a00>
  406db8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406dbc:	add	x0, x0, #0xfe1
  406dc0:	bl	401210 <puts@plt>
  406dc4:	b	406dd8 <printf@plt+0x5938>
  406dc8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  406dcc:	add	x1, x1, #0xba5
  406dd0:	mov	w0, #0x13e                 	// #318
  406dd4:	bl	41082c <printf@plt+0xf38c>
  406dd8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406ddc:	add	x0, x0, #0xf23
  406de0:	bl	401210 <puts@plt>
  406de4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406de8:	add	x0, x0, #0xbbd
  406dec:	bl	4014a0 <printf@plt>
  406df0:	ldr	x8, [x21, #3624]
  406df4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406df8:	add	x0, x0, #0xbd3
  406dfc:	cmp	x8, #0x0
  406e00:	csel	x1, x22, x8, eq  // eq = none
  406e04:	bl	4014a0 <printf@plt>
  406e08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406e0c:	add	x0, x0, #0xbda
  406e10:	bl	4014a0 <printf@plt>
  406e14:	ldr	x8, [x23, #3632]
  406e18:	mov	x0, x19
  406e1c:	cmp	x8, #0x0
  406e20:	csel	x8, x24, x8, eq  // eq = none
  406e24:	str	x8, [x25, #3616]
  406e28:	ldr	x8, [x19]
  406e2c:	ldr	x8, [x8, #48]
  406e30:	blr	x8
  406e34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406e38:	add	x0, x0, #0xfd5
  406e3c:	bl	401210 <puts@plt>
  406e40:	cmp	w20, #0x2
  406e44:	b.ne	406e58 <printf@plt+0x59b8>  // b.any
  406e48:	ldr	w1, [x19, #12]
  406e4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406e50:	add	x0, x0, #0xbeb
  406e54:	bl	4014a0 <printf@plt>
  406e58:	mov	x0, x19
  406e5c:	bl	406ed8 <printf@plt+0x5a38>
  406e60:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406e64:	ldr	w8, [x8, #3444]
  406e68:	cbnz	w8, 406e90 <printf@plt+0x59f0>
  406e6c:	ldr	w1, [x19, #12]
  406e70:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406e74:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  406e78:	ldr	w2, [x8, #396]
  406e7c:	ldr	w4, [x9, #400]
  406e80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406e84:	add	x0, x0, #0xc34
  406e88:	mov	w3, w1
  406e8c:	bl	4014a0 <printf@plt>
  406e90:	ldr	x8, [x19]
  406e94:	mov	x0, x19
  406e98:	ldr	x8, [x8, #16]
  406e9c:	blr	x8
  406ea0:	ldp	x20, x19, [sp, #80]
  406ea4:	ldp	x22, x21, [sp, #64]
  406ea8:	ldp	x24, x23, [sp, #48]
  406eac:	ldr	x25, [sp, #32]
  406eb0:	ldp	x29, x30, [sp, #16]
  406eb4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  406eb8:	str	wzr, [x8, #3660]
  406ebc:	add	sp, sp, #0x60
  406ec0:	ret
  406ec4:	mov	x19, x0
  406ec8:	mov	x0, x20
  406ecc:	bl	412388 <_ZdlPv@@Base>
  406ed0:	mov	x0, x19
  406ed4:	bl	401440 <_Unwind_Resume@plt>
  406ed8:	stp	x29, x30, [sp, #-48]!
  406edc:	stp	x20, x19, [sp, #32]
  406ee0:	mov	x19, x0
  406ee4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  406ee8:	add	x0, x0, #0x25
  406eec:	str	x21, [sp, #16]
  406ef0:	mov	x29, sp
  406ef4:	bl	401210 <puts@plt>
  406ef8:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  406efc:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  406f00:	ldr	w8, [x20, #380]
  406f04:	ldr	w1, [x21, #384]
  406f08:	tst	w1, w8
  406f0c:	b.lt	406f5c <printf@plt+0x5abc>  // b.tstop
  406f10:	cmp	w8, #0x1
  406f14:	b.lt	406f2c <printf@plt+0x5a8c>  // b.tstop
  406f18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406f1c:	add	x0, x0, #0xc75
  406f20:	mov	w1, w8
  406f24:	bl	4014a0 <printf@plt>
  406f28:	ldr	w1, [x21, #384]
  406f2c:	cmp	w1, #0x1
  406f30:	b.lt	406f40 <printf@plt+0x5aa0>  // b.tstop
  406f34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406f38:	add	x0, x0, #0xc93
  406f3c:	bl	4014a0 <printf@plt>
  406f40:	mov	w8, #0xffffffff            	// #-1
  406f44:	str	w8, [x21, #384]
  406f48:	str	w8, [x20, #380]
  406f4c:	ldp	x20, x19, [sp, #32]
  406f50:	ldr	x21, [sp, #16]
  406f54:	ldp	x29, x30, [sp], #48
  406f58:	ret
  406f5c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406f60:	ldr	w1, [x19, #12]
  406f64:	ldr	w2, [x8, #396]
  406f68:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406f6c:	add	x0, x0, #0xcb0
  406f70:	mov	w3, w1
  406f74:	mov	w4, w2
  406f78:	bl	4014a0 <printf@plt>
  406f7c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  406f80:	ldr	w1, [x19, #12]
  406f84:	ldr	w2, [x8, #400]
  406f88:	ldp	x20, x19, [sp, #32]
  406f8c:	ldr	x21, [sp, #16]
  406f90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406f94:	add	x0, x0, #0xceb
  406f98:	mov	w3, w1
  406f9c:	mov	w4, w2
  406fa0:	ldp	x29, x30, [sp], #48
  406fa4:	b	4014a0 <printf@plt>
  406fa8:	stp	x29, x30, [sp, #-32]!
  406fac:	ldr	w1, [x0, #12]
  406fb0:	str	x19, [sp, #16]
  406fb4:	mov	x19, x0
  406fb8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406fbc:	add	x0, x0, #0xd23
  406fc0:	mov	x29, sp
  406fc4:	bl	4014a0 <printf@plt>
  406fc8:	ldr	w1, [x19, #12]
  406fcc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406fd0:	add	x0, x0, #0xd2f
  406fd4:	bl	4014a0 <printf@plt>
  406fd8:	ldr	w1, [x19, #12]
  406fdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  406fe0:	add	x0, x0, #0xd3b
  406fe4:	bl	4014a0 <printf@plt>
  406fe8:	ldr	x19, [sp, #16]
  406fec:	mov	w0, wzr
  406ff0:	ldp	x29, x30, [sp], #32
  406ff4:	ret
  406ff8:	ldr	w1, [x0, #12]
  406ffc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407000:	add	x0, x0, #0xd47
  407004:	b	4014a0 <printf@plt>
  407008:	ldr	w1, [x0, #12]
  40700c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407010:	add	x0, x0, #0xd53
  407014:	b	4014a0 <printf@plt>
  407018:	ret
  40701c:	ret
  407020:	mov	w0, wzr
  407024:	ret
  407028:	mov	w0, wzr
  40702c:	ret
  407030:	mov	w0, wzr
  407034:	ret
  407038:	ret
  40703c:	ret
  407040:	stp	x29, x30, [sp, #-32]!
  407044:	stp	x20, x19, [sp, #16]
  407048:	mov	x29, sp
  40704c:	mov	x20, x0
  407050:	mov	w0, #0x50                  	// #80
  407054:	mov	x19, x1
  407058:	bl	4011e0 <_Znam@plt>
  40705c:	movi	v0.2d, #0x0
  407060:	mov	w8, #0xa                   	// #10
  407064:	mov	w9, #0x1                   	// #1
  407068:	str	x0, [x20, #8]
  40706c:	str	xzr, [x0, #72]
  407070:	stur	q0, [x0, #8]
  407074:	stur	q0, [x0, #24]
  407078:	stur	q0, [x0, #40]
  40707c:	stur	q0, [x0, #56]
  407080:	str	w8, [x20]
  407084:	str	w9, [x20, #16]
  407088:	str	x19, [x0]
  40708c:	ldp	x20, x19, [sp, #16]
  407090:	ldp	x29, x30, [sp], #32
  407094:	ret
  407098:	stp	x29, x30, [sp, #-64]!
  40709c:	str	x23, [sp, #16]
  4070a0:	stp	x22, x21, [sp, #32]
  4070a4:	stp	x20, x19, [sp, #48]
  4070a8:	mov	x29, sp
  4070ac:	ldr	w22, [x0, #16]
  4070b0:	ldrsw	x8, [x0]
  4070b4:	mov	x19, x0
  4070b8:	mov	x20, x1
  4070bc:	cmp	w22, w8
  4070c0:	b.lt	407104 <printf@plt+0x5c64>  // b.tstop
  4070c4:	ldr	x21, [x19, #8]
  4070c8:	lsl	x9, x8, #1
  4070cc:	lsl	x8, x8, #4
  4070d0:	cmp	xzr, x9, lsr #61
  4070d4:	csinv	x0, x8, xzr, eq  // eq = none
  4070d8:	sxtw	x23, w22
  4070dc:	str	w9, [x19]
  4070e0:	bl	4011e0 <_Znam@plt>
  4070e4:	lsl	x2, x23, #3
  4070e8:	mov	x1, x21
  4070ec:	str	x0, [x19, #8]
  4070f0:	bl	401200 <memcpy@plt>
  4070f4:	cbz	x21, 407104 <printf@plt+0x5c64>
  4070f8:	mov	x0, x21
  4070fc:	bl	401390 <_ZdaPv@plt>
  407100:	ldr	w22, [x19, #16]
  407104:	ldr	x8, [x19, #8]
  407108:	add	w9, w22, #0x1
  40710c:	str	w9, [x19, #16]
  407110:	ldr	x23, [sp, #16]
  407114:	str	x20, [x8, w22, sxtw #3]
  407118:	ldp	x20, x19, [sp, #48]
  40711c:	ldp	x22, x21, [sp, #32]
  407120:	ldp	x29, x30, [sp], #64
  407124:	ret
  407128:	stp	x29, x30, [sp, #-32]!
  40712c:	stp	x20, x19, [sp, #16]
  407130:	ldr	w9, [x0, #16]
  407134:	mov	x19, x0
  407138:	ldr	x0, [x0, #8]
  40713c:	mov	x29, sp
  407140:	cmp	w9, #0x1
  407144:	b.lt	407180 <printf@plt+0x5ce0>  // b.tstop
  407148:	mov	x20, xzr
  40714c:	b	40715c <printf@plt+0x5cbc>
  407150:	add	x20, x20, #0x1
  407154:	cmp	x20, w9, sxtw
  407158:	b.ge	407180 <printf@plt+0x5ce0>  // b.tcont
  40715c:	ldr	x8, [x0, x20, lsl #3]
  407160:	cbz	x8, 407150 <printf@plt+0x5cb0>
  407164:	ldr	x9, [x8]
  407168:	mov	x0, x8
  40716c:	ldr	x9, [x9, #16]
  407170:	blr	x9
  407174:	ldr	w9, [x19, #16]
  407178:	ldr	x0, [x19, #8]
  40717c:	b	407150 <printf@plt+0x5cb0>
  407180:	cbz	x0, 407190 <printf@plt+0x5cf0>
  407184:	ldp	x20, x19, [sp, #16]
  407188:	ldp	x29, x30, [sp], #32
  40718c:	b	401390 <_ZdaPv@plt>
  407190:	ldp	x20, x19, [sp, #16]
  407194:	ldp	x29, x30, [sp], #32
  407198:	ret
  40719c:	stp	x29, x30, [sp, #-48]!
  4071a0:	str	x21, [sp, #16]
  4071a4:	stp	x20, x19, [sp, #32]
  4071a8:	mov	x29, sp
  4071ac:	ldr	w8, [x0, #16]
  4071b0:	cmp	w8, #0x1
  4071b4:	b.lt	4071ec <printf@plt+0x5d4c>  // b.tstop
  4071b8:	mov	x19, x0
  4071bc:	mov	w20, w1
  4071c0:	mov	x21, xzr
  4071c4:	ldr	x8, [x19, #8]
  4071c8:	mov	w1, w20
  4071cc:	ldr	x0, [x8, x21, lsl #3]
  4071d0:	ldr	x8, [x0]
  4071d4:	ldr	x8, [x8, #112]
  4071d8:	blr	x8
  4071dc:	ldrsw	x8, [x19, #16]
  4071e0:	add	x21, x21, #0x1
  4071e4:	cmp	x21, x8
  4071e8:	b.lt	4071c4 <printf@plt+0x5d24>  // b.tstop
  4071ec:	ldp	x20, x19, [sp, #32]
  4071f0:	ldr	x21, [sp, #16]
  4071f4:	ldp	x29, x30, [sp], #48
  4071f8:	ret
  4071fc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407200:	ldr	w9, [x8, #3660]
  407204:	adrp	x10, 416000 <_ZdlPvm@@Base+0x3c6c>
  407208:	add	x10, x10, #0xd0
  40720c:	add	w11, w9, #0x1
  407210:	str	w11, [x8, #3660]
  407214:	stp	wzr, w9, [x0, #8]
  407218:	str	x10, [x0]
  40721c:	str	x1, [x0, #16]
  407220:	ldr	w8, [x1, #8]
  407224:	str	w8, [x0, #8]
  407228:	ret
  40722c:	mov	x8, x0
  407230:	ldr	x0, [x0, #16]
  407234:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3c6c>
  407238:	add	x9, x9, #0xd0
  40723c:	str	x9, [x8]
  407240:	cbz	x0, 407250 <printf@plt+0x5db0>
  407244:	ldr	x8, [x0]
  407248:	ldr	x1, [x8, #16]
  40724c:	br	x1
  407250:	ret
  407254:	brk	#0x1
  407258:	stp	x29, x30, [sp, #-32]!
  40725c:	stp	x20, x19, [sp, #16]
  407260:	mov	x29, sp
  407264:	mov	x19, x0
  407268:	ldr	x0, [x0, #16]
  40726c:	ldr	x8, [x0]
  407270:	ldr	x8, [x8, #24]
  407274:	blr	x8
  407278:	ldr	x8, [x19, #16]
  40727c:	ldr	w1, [x19, #12]
  407280:	mov	w20, w0
  407284:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407288:	ldr	w2, [x8, #12]
  40728c:	add	x0, x0, #0xd5f
  407290:	bl	4014a0 <printf@plt>
  407294:	ldr	x8, [x19, #16]
  407298:	ldr	w1, [x19, #12]
  40729c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4072a0:	add	x0, x0, #0xd73
  4072a4:	ldr	w2, [x8, #12]
  4072a8:	bl	4014a0 <printf@plt>
  4072ac:	ldr	x8, [x19, #16]
  4072b0:	ldr	w1, [x19, #12]
  4072b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4072b8:	add	x0, x0, #0xd86
  4072bc:	ldr	w2, [x8, #12]
  4072c0:	bl	4014a0 <printf@plt>
  4072c4:	mov	w0, w20
  4072c8:	ldp	x20, x19, [sp, #16]
  4072cc:	ldp	x29, x30, [sp], #32
  4072d0:	ret
  4072d4:	stp	x29, x30, [sp, #-32]!
  4072d8:	str	x19, [sp, #16]
  4072dc:	mov	x29, sp
  4072e0:	mov	x19, x0
  4072e4:	ldr	x0, [x0, #16]
  4072e8:	ldr	x8, [x0]
  4072ec:	ldr	x8, [x8, #32]
  4072f0:	blr	x8
  4072f4:	ldr	x8, [x19, #16]
  4072f8:	ldr	w1, [x19, #12]
  4072fc:	ldr	x19, [sp, #16]
  407300:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407304:	ldr	w2, [x8, #12]
  407308:	add	x0, x0, #0xd99
  40730c:	ldp	x29, x30, [sp], #32
  407310:	b	4014a0 <printf@plt>
  407314:	stp	x29, x30, [sp, #-32]!
  407318:	str	x19, [sp, #16]
  40731c:	mov	x29, sp
  407320:	mov	x19, x0
  407324:	ldr	x0, [x0, #16]
  407328:	ldr	x8, [x0]
  40732c:	ldr	x8, [x8, #40]
  407330:	blr	x8
  407334:	ldr	x8, [x19, #16]
  407338:	ldr	w1, [x19, #12]
  40733c:	ldr	x19, [sp, #16]
  407340:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407344:	ldr	w2, [x8, #12]
  407348:	add	x0, x0, #0xdac
  40734c:	ldp	x29, x30, [sp], #32
  407350:	b	4014a0 <printf@plt>
  407354:	ldr	x0, [x0, #16]
  407358:	ldr	x8, [x0]
  40735c:	ldr	x2, [x8, #112]
  407360:	br	x2
  407364:	stp	x29, x30, [sp, #-32]!
  407368:	str	x19, [sp, #16]
  40736c:	mov	x29, sp
  407370:	ldr	w1, [x0, #12]
  407374:	mov	x19, x0
  407378:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40737c:	add	x0, x0, #0xdc0
  407380:	bl	4014a0 <printf@plt>
  407384:	ldr	x8, [x19]
  407388:	mov	x0, x19
  40738c:	ldr	x8, [x8, #48]
  407390:	blr	x8
  407394:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  407398:	add	x0, x0, #0x5ca
  40739c:	bl	401210 <puts@plt>
  4073a0:	ldr	w1, [x19, #12]
  4073a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4073a8:	add	x0, x0, #0xdd1
  4073ac:	bl	4014a0 <printf@plt>
  4073b0:	ldr	w1, [x19, #12]
  4073b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4073b8:	add	x0, x0, #0xde6
  4073bc:	bl	4014a0 <printf@plt>
  4073c0:	ldr	w1, [x19, #12]
  4073c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4073c8:	add	x0, x0, #0xdfd
  4073cc:	bl	4014a0 <printf@plt>
  4073d0:	ldr	w1, [x19, #12]
  4073d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4073d8:	add	x0, x0, #0xe14
  4073dc:	bl	4014a0 <printf@plt>
  4073e0:	ldr	x19, [sp, #16]
  4073e4:	mov	w0, wzr
  4073e8:	ldp	x29, x30, [sp], #32
  4073ec:	ret
  4073f0:	ret
  4073f4:	ret
  4073f8:	mov	w0, wzr
  4073fc:	ret
  407400:	mov	w0, #0x1                   	// #1
  407404:	ret
  407408:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40740c:	ldr	w9, [x8, #3660]
  407410:	adrp	x10, 416000 <_ZdlPvm@@Base+0x3c6c>
  407414:	add	x10, x10, #0x158
  407418:	add	w11, w9, #0x1
  40741c:	str	w11, [x8, #3660]
  407420:	stp	wzr, w9, [x0, #8]
  407424:	str	x10, [x0]
  407428:	str	x1, [x0, #16]
  40742c:	ret
  407430:	ldr	x8, [x0, #16]
  407434:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3c6c>
  407438:	add	x9, x9, #0x158
  40743c:	str	x9, [x0]
  407440:	mov	x0, x8
  407444:	b	401280 <free@plt>
  407448:	stp	x29, x30, [sp, #-32]!
  40744c:	str	x19, [sp, #16]
  407450:	mov	x19, x0
  407454:	ldr	x0, [x0, #16]
  407458:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40745c:	add	x8, x8, #0x158
  407460:	mov	x29, sp
  407464:	str	x8, [x19]
  407468:	bl	401280 <free@plt>
  40746c:	mov	x0, x19
  407470:	ldr	x19, [sp, #16]
  407474:	ldp	x29, x30, [sp], #32
  407478:	b	412388 <_ZdlPv@@Base>
  40747c:	stp	x29, x30, [sp, #-32]!
  407480:	stp	x20, x19, [sp, #16]
  407484:	mov	x19, x0
  407488:	ldr	x0, [x0, #16]
  40748c:	mov	x29, sp
  407490:	cbz	x0, 4074bc <printf@plt+0x601c>
  407494:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407498:	ldr	w8, [x8, #3472]
  40749c:	cmp	w8, #0x1
  4074a0:	b.eq	4074c8 <printf@plt+0x6028>  // b.none
  4074a4:	cbnz	w8, 4074bc <printf@plt+0x601c>
  4074a8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4074ac:	ldr	x1, [x8, #3408]
  4074b0:	ldp	x20, x19, [sp, #16]
  4074b4:	ldp	x29, x30, [sp], #32
  4074b8:	b	4011f0 <fputs@plt>
  4074bc:	ldp	x20, x19, [sp, #16]
  4074c0:	ldp	x29, x30, [sp], #32
  4074c4:	ret
  4074c8:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4074cc:	ldr	x3, [x20, #3408]
  4074d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4074d4:	add	x0, x0, #0xe27
  4074d8:	mov	w1, #0x7                   	// #7
  4074dc:	mov	w2, #0x1                   	// #1
  4074e0:	bl	401430 <fwrite@plt>
  4074e4:	ldr	x0, [x19, #16]
  4074e8:	ldr	x1, [x20, #3408]
  4074ec:	bl	4011f0 <fputs@plt>
  4074f0:	ldr	x3, [x20, #3408]
  4074f4:	ldp	x20, x19, [sp, #16]
  4074f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4074fc:	add	x0, x0, #0xe87
  407500:	mov	w1, #0x8                   	// #8
  407504:	mov	w2, #0x1                   	// #1
  407508:	ldp	x29, x30, [sp], #32
  40750c:	b	401430 <fwrite@plt>
  407510:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  407514:	ldr	w9, [x8, #3660]
  407518:	adrp	x10, 416000 <_ZdlPvm@@Base+0x3c6c>
  40751c:	add	x10, x10, #0x1e0
  407520:	add	w11, w9, #0x1
  407524:	str	w11, [x8, #3660]
  407528:	str	x10, [x0]
  40752c:	stp	wzr, w9, [x0, #8]
  407530:	str	wzr, [x0, #16]
  407534:	ret
  407538:	ldr	w8, [x0, #16]
  40753c:	cbz	w8, 407544 <printf@plt+0x60a4>
  407540:	ret
  407544:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407548:	add	x0, x0, #0xe2f
  40754c:	b	4014a0 <printf@plt>
  407550:	cmp	w1, #0x1
  407554:	b.lt	407594 <printf@plt+0x60f4>  // b.tstop
  407558:	stp	x29, x30, [sp, #-32]!
  40755c:	str	x19, [sp, #16]
  407560:	mov	x29, sp
  407564:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  407568:	mov	x19, x0
  40756c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407570:	add	x1, x1, #0x198
  407574:	add	x0, x0, #0xe32
  407578:	mov	x2, x1
  40757c:	mov	x3, x1
  407580:	bl	410ec8 <printf@plt+0xfa28>
  407584:	mov	w8, #0x1                   	// #1
  407588:	str	w8, [x19, #16]
  40758c:	ldr	x19, [sp, #16]
  407590:	ldp	x29, x30, [sp], #32
  407594:	ret
  407598:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40759c:	ldr	w9, [x8, #3660]
  4075a0:	adrp	x10, 416000 <_ZdlPvm@@Base+0x3c6c>
  4075a4:	add	x10, x10, #0x268
  4075a8:	mov	w11, #0x8                   	// #8
  4075ac:	add	w12, w9, #0x1
  4075b0:	str	w12, [x8, #3660]
  4075b4:	str	x10, [x0]
  4075b8:	stp	w11, w9, [x0, #8]
  4075bc:	ret
  4075c0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4075c4:	ldr	w8, [x8, #3472]
  4075c8:	cmp	w8, #0x1
  4075cc:	b.eq	4075e8 <printf@plt+0x6148>  // b.none
  4075d0:	cbnz	w8, 4075f4 <printf@plt+0x6154>
  4075d4:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  4075d8:	ldr	w1, [x8, #432]
  4075dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4075e0:	add	x0, x0, #0xe57
  4075e4:	b	4014a0 <printf@plt>
  4075e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4075ec:	add	x0, x0, #0xe5f
  4075f0:	b	4014a0 <printf@plt>
  4075f4:	ret
  4075f8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  4075fc:	ldr	w9, [x8, #3660]
  407600:	adrp	x10, 416000 <_ZdlPvm@@Base+0x3c6c>
  407604:	add	x10, x10, #0x2f0
  407608:	mov	w11, #0x8                   	// #8
  40760c:	add	w12, w9, #0x1
  407610:	str	w12, [x8, #3660]
  407614:	str	x10, [x0]
  407618:	stp	w11, w9, [x0, #8]
  40761c:	ret
  407620:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407624:	ldr	w8, [x8, #3472]
  407628:	cmp	w8, #0x1
  40762c:	b.eq	407648 <printf@plt+0x61a8>  // b.none
  407630:	cbnz	w8, 407654 <printf@plt+0x61b4>
  407634:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407638:	ldr	w1, [x8, #424]
  40763c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407640:	add	x0, x0, #0xe57
  407644:	b	4014a0 <printf@plt>
  407648:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40764c:	add	x0, x0, #0xe75
  407650:	b	4014a0 <printf@plt>
  407654:	ret
  407658:	stp	x29, x30, [sp, #-48]!
  40765c:	stp	x22, x21, [sp, #16]
  407660:	stp	x20, x19, [sp, #32]
  407664:	mov	x29, sp
  407668:	ldr	x8, [x0, #8]
  40766c:	mov	x19, x0
  407670:	mov	x20, x1
  407674:	ldr	x0, [x8]
  407678:	ldr	x8, [x0]
  40767c:	ldr	x8, [x8]
  407680:	blr	x8
  407684:	ldr	w8, [x19, #16]
  407688:	cmp	w8, #0x2
  40768c:	b.ge	4076a0 <printf@plt+0x6200>  // b.tcont
  407690:	ldp	x20, x19, [sp, #32]
  407694:	ldp	x22, x21, [sp, #16]
  407698:	ldp	x29, x30, [sp], #48
  40769c:	ret
  4076a0:	mov	w21, #0x1                   	// #1
  4076a4:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4076a8:	ldr	x1, [x22, #3416]
  4076ac:	mov	x0, x20
  4076b0:	bl	4011f0 <fputs@plt>
  4076b4:	ldr	x8, [x19, #8]
  4076b8:	ldr	x0, [x8, x21, lsl #3]
  4076bc:	ldr	x8, [x0]
  4076c0:	ldr	x8, [x8]
  4076c4:	blr	x8
  4076c8:	ldrsw	x8, [x19, #16]
  4076cc:	add	x21, x21, #0x1
  4076d0:	cmp	x21, x8
  4076d4:	b.ge	407690 <printf@plt+0x61f0>  // b.tcont
  4076d8:	b	4076a8 <printf@plt+0x6208>
  4076dc:	ldr	x8, [x0, #16]
  4076e0:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4076e4:	ldr	x0, [x9, #3416]
  4076e8:	adrp	x10, 414000 <_ZdlPvm@@Base+0x1c6c>
  4076ec:	add	x10, x10, #0xcdd
  4076f0:	cmp	x8, #0x0
  4076f4:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  4076f8:	csel	x2, x10, x8, eq  // eq = none
  4076fc:	add	x1, x1, #0xec
  407700:	b	401230 <fprintf@plt>
  407704:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407708:	ldr	x1, [x8, #3416]
  40770c:	mov	w0, #0x5e                  	// #94
  407710:	b	401340 <fputc@plt>
  407714:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407718:	ldr	x1, [x8, #3416]
  40771c:	mov	w0, #0x7e                  	// #126
  407720:	b	401340 <fputc@plt>
  407724:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407728:	ldr	x3, [x8, #3416]
  40772c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407730:	add	x0, x0, #0xe90
  407734:	mov	w1, #0x5                   	// #5
  407738:	mov	w2, #0x1                   	// #1
  40773c:	b	401430 <fwrite@plt>
  407740:	ret
  407744:	brk	#0x1
  407748:	b	412388 <_ZdlPv@@Base>
  40774c:	b	412388 <_ZdlPv@@Base>
  407750:	b	412388 <_ZdlPv@@Base>
  407754:	stp	x29, x30, [sp, #-48]!
  407758:	stp	x22, x21, [sp, #16]
  40775c:	stp	x20, x19, [sp, #32]
  407760:	mov	x29, sp
  407764:	mov	x20, x0
  407768:	mov	w0, #0x28                  	// #40
  40776c:	mov	x19, x2
  407770:	mov	x22, x1
  407774:	bl	4122e4 <_Znwm@@Base>
  407778:	mov	x21, x0
  40777c:	bl	406bcc <printf@plt+0x572c>
  407780:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  407784:	add	x8, x8, #0x518
  407788:	stp	x20, x22, [x21, #16]
  40778c:	str	x8, [x21]
  407790:	str	x19, [x21, #32]
  407794:	ldr	w8, [x20, #8]
  407798:	mov	x0, x21
  40779c:	ldp	x20, x19, [sp, #32]
  4077a0:	str	w8, [x21, #8]
  4077a4:	ldp	x22, x21, [sp, #16]
  4077a8:	ldp	x29, x30, [sp], #48
  4077ac:	ret
  4077b0:	mov	x19, x0
  4077b4:	mov	x0, x21
  4077b8:	bl	412388 <_ZdlPv@@Base>
  4077bc:	mov	x0, x19
  4077c0:	bl	401440 <_Unwind_Resume@plt>
  4077c4:	stp	x29, x30, [sp, #-48]!
  4077c8:	stp	x22, x21, [sp, #16]
  4077cc:	stp	x20, x19, [sp, #32]
  4077d0:	mov	x29, sp
  4077d4:	mov	x19, x3
  4077d8:	mov	x20, x2
  4077dc:	mov	x21, x1
  4077e0:	mov	x22, x0
  4077e4:	bl	406bcc <printf@plt+0x572c>
  4077e8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  4077ec:	add	x8, x8, #0x518
  4077f0:	stp	x21, x20, [x22, #16]
  4077f4:	str	x8, [x22]
  4077f8:	str	x19, [x22, #32]
  4077fc:	ldr	w8, [x21, #8]
  407800:	str	w8, [x22, #8]
  407804:	ldp	x20, x19, [sp, #32]
  407808:	ldp	x22, x21, [sp, #16]
  40780c:	ldp	x29, x30, [sp], #48
  407810:	ret
  407814:	stp	x29, x30, [sp, #-32]!
  407818:	str	x19, [sp, #16]
  40781c:	mov	x19, x0
  407820:	ldr	x0, [x0, #16]
  407824:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  407828:	add	x8, x8, #0x518
  40782c:	mov	x29, sp
  407830:	str	x8, [x19]
  407834:	cbz	x0, 407844 <printf@plt+0x63a4>
  407838:	ldr	x8, [x0]
  40783c:	ldr	x8, [x8, #16]
  407840:	blr	x8
  407844:	ldr	x0, [x19, #24]
  407848:	cbz	x0, 407858 <printf@plt+0x63b8>
  40784c:	ldr	x8, [x0]
  407850:	ldr	x8, [x8, #16]
  407854:	blr	x8
  407858:	ldr	x0, [x19, #32]
  40785c:	cbz	x0, 40786c <printf@plt+0x63cc>
  407860:	ldr	x8, [x0]
  407864:	ldr	x8, [x8, #16]
  407868:	blr	x8
  40786c:	mov	x0, x19
  407870:	ldr	x19, [sp, #16]
  407874:	ldp	x29, x30, [sp], #32
  407878:	b	407740 <printf@plt+0x62a0>
  40787c:	stp	x29, x30, [sp, #-32]!
  407880:	str	x19, [sp, #16]
  407884:	mov	x19, x0
  407888:	ldr	x0, [x0, #16]
  40788c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  407890:	add	x8, x8, #0x518
  407894:	mov	x29, sp
  407898:	str	x8, [x19]
  40789c:	cbz	x0, 4078ac <printf@plt+0x640c>
  4078a0:	ldr	x8, [x0]
  4078a4:	ldr	x8, [x8, #16]
  4078a8:	blr	x8
  4078ac:	ldr	x0, [x19, #24]
  4078b0:	cbz	x0, 4078c0 <printf@plt+0x6420>
  4078b4:	ldr	x8, [x0]
  4078b8:	ldr	x8, [x8, #16]
  4078bc:	blr	x8
  4078c0:	ldr	x0, [x19, #32]
  4078c4:	cbz	x0, 4078d4 <printf@plt+0x6434>
  4078c8:	ldr	x8, [x0]
  4078cc:	ldr	x8, [x8, #16]
  4078d0:	blr	x8
  4078d4:	mov	x0, x19
  4078d8:	bl	407740 <printf@plt+0x62a0>
  4078dc:	mov	x0, x19
  4078e0:	ldr	x19, [sp, #16]
  4078e4:	ldp	x29, x30, [sp], #32
  4078e8:	b	412388 <_ZdlPv@@Base>
  4078ec:	stp	x29, x30, [sp, #-64]!
  4078f0:	str	x23, [sp, #16]
  4078f4:	stp	x22, x21, [sp, #32]
  4078f8:	stp	x20, x19, [sp, #48]
  4078fc:	mov	x29, sp
  407900:	ldr	w8, [x0, #12]
  407904:	mov	x19, x0
  407908:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40790c:	mov	w20, w1
  407910:	add	x0, x0, #0x5b8
  407914:	mov	w1, w8
  407918:	bl	4014a0 <printf@plt>
  40791c:	cmp	w20, #0x1
  407920:	b.gt	407930 <printf@plt+0x6490>
  407924:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407928:	ldr	w8, [x8, #3452]
  40792c:	cbnz	w8, 407934 <printf@plt+0x6494>
  407930:	bl	406b90 <printf@plt+0x56f0>
  407934:	ldr	w1, [x19, #12]
  407938:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40793c:	add	x0, x0, #0x5ca
  407940:	bl	4014a0 <printf@plt>
  407944:	ldr	x21, [x19, #24]
  407948:	cbz	x21, 407988 <printf@plt+0x64e8>
  40794c:	mov	w0, w20
  407950:	bl	406820 <printf@plt+0x5380>
  407954:	bl	406830 <printf@plt+0x5390>
  407958:	ldr	x8, [x21]
  40795c:	mov	w1, w0
  407960:	mov	x0, x21
  407964:	ldr	x8, [x8, #24]
  407968:	blr	x8
  40796c:	mov	w23, w0
  407970:	cbz	w0, 40798c <printf@plt+0x64ec>
  407974:	ldr	x8, [x19, #24]
  407978:	ldr	w21, [x8, #12]
  40797c:	ldr	x22, [x19, #32]
  407980:	cbnz	x22, 407998 <printf@plt+0x64f8>
  407984:	b	4079dc <printf@plt+0x653c>
  407988:	mov	w23, wzr
  40798c:	mov	w21, #0xffffffff            	// #-1
  407990:	ldr	x22, [x19, #32]
  407994:	cbz	x22, 4079dc <printf@plt+0x653c>
  407998:	mov	w0, w20
  40799c:	bl	406820 <printf@plt+0x5380>
  4079a0:	ldr	x8, [x22]
  4079a4:	mov	w1, w0
  4079a8:	mov	x0, x22
  4079ac:	ldr	x8, [x8, #24]
  4079b0:	blr	x8
  4079b4:	mov	w22, w0
  4079b8:	cbz	w23, 4079e4 <printf@plt+0x6544>
  4079bc:	cbz	w22, 4079e4 <printf@plt+0x6544>
  4079c0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4079c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4079c8:	add	x1, x1, #0x198
  4079cc:	add	x0, x0, #0x5dc
  4079d0:	mov	x2, x1
  4079d4:	mov	x3, x1
  4079d8:	bl	410ec8 <printf@plt+0xfa28>
  4079dc:	mov	w22, w23
  4079e0:	b	4079ec <printf@plt+0x654c>
  4079e4:	ldr	x8, [x19, #32]
  4079e8:	ldr	w21, [x8, #12]
  4079ec:	ldr	w1, [x19, #12]
  4079f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4079f4:	add	x0, x0, #0x5f7
  4079f8:	bl	4014a0 <printf@plt>
  4079fc:	ldr	x0, [x19, #16]
  407a00:	mov	w1, w20
  407a04:	ldr	x8, [x0]
  407a08:	ldr	x8, [x8, #24]
  407a0c:	blr	x8
  407a10:	ldr	x8, [x19, #16]
  407a14:	mov	w20, w0
  407a18:	ldr	x9, [x8]
  407a1c:	mov	x0, x8
  407a20:	ldr	x9, [x9, #32]
  407a24:	blr	x9
  407a28:	cbz	w22, 407a5c <printf@plt+0x65bc>
  407a2c:	cbz	w20, 407a5c <printf@plt+0x65bc>
  407a30:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  407a34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407a38:	add	x1, x1, #0x198
  407a3c:	add	x0, x0, #0x5dc
  407a40:	mov	x2, x1
  407a44:	mov	x3, x1
  407a48:	bl	410ec8 <printf@plt+0xfa28>
  407a4c:	ldr	x8, [x19, #16]
  407a50:	mov	w20, w22
  407a54:	ldr	w2, [x8, #12]
  407a58:	b	407a68 <printf@plt+0x65c8>
  407a5c:	ldr	x8, [x19, #16]
  407a60:	ldr	w2, [x8, #12]
  407a64:	mov	w21, w2
  407a68:	ldr	w1, [x19, #12]
  407a6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407a70:	add	x0, x0, #0x606
  407a74:	bl	4014a0 <printf@plt>
  407a78:	ldr	x8, [x19, #24]
  407a7c:	cbz	x8, 407a98 <printf@plt+0x65f8>
  407a80:	ldr	x9, [x19, #16]
  407a84:	ldr	w2, [x8, #12]
  407a88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407a8c:	add	x0, x0, #0x61a
  407a90:	ldr	w1, [x9, #12]
  407a94:	bl	4014a0 <printf@plt>
  407a98:	ldr	x8, [x19, #32]
  407a9c:	cbz	x8, 407ab8 <printf@plt+0x6618>
  407aa0:	ldr	x9, [x19, #16]
  407aa4:	ldr	w2, [x8, #12]
  407aa8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407aac:	add	x0, x0, #0x630
  407ab0:	ldr	w1, [x9, #12]
  407ab4:	bl	4014a0 <printf@plt>
  407ab8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407abc:	add	x0, x0, #0x811
  407ac0:	bl	401210 <puts@plt>
  407ac4:	ldr	x8, [x19, #16]
  407ac8:	ldr	w1, [x19, #12]
  407acc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407ad0:	add	x0, x0, #0x647
  407ad4:	ldr	w2, [x8, #12]
  407ad8:	bl	4014a0 <printf@plt>
  407adc:	ldr	x8, [x19, #24]
  407ae0:	cbz	x8, 407afc <printf@plt+0x665c>
  407ae4:	ldr	x9, [x19, #16]
  407ae8:	ldr	w2, [x8, #12]
  407aec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407af0:	add	x0, x0, #0x630
  407af4:	ldr	w1, [x9, #12]
  407af8:	bl	4014a0 <printf@plt>
  407afc:	ldr	x8, [x19, #32]
  407b00:	cbz	x8, 407b1c <printf@plt+0x667c>
  407b04:	ldr	x9, [x19, #16]
  407b08:	ldr	w2, [x8, #12]
  407b0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407b10:	add	x0, x0, #0x61a
  407b14:	ldr	w1, [x9, #12]
  407b18:	bl	4014a0 <printf@plt>
  407b1c:	ldr	w1, [x19, #12]
  407b20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407b24:	add	x0, x0, #0x65a
  407b28:	bl	4014a0 <printf@plt>
  407b2c:	ldr	x8, [x19, #16]
  407b30:	ldr	w1, [x19, #12]
  407b34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407b38:	add	x0, x0, #0x647
  407b3c:	ldr	w2, [x8, #12]
  407b40:	bl	4014a0 <printf@plt>
  407b44:	ldr	x8, [x19, #32]
  407b48:	cbz	x8, 407b5c <printf@plt+0x66bc>
  407b4c:	ldr	w1, [x8, #12]
  407b50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407b54:	add	x0, x0, #0xa42
  407b58:	bl	4014a0 <printf@plt>
  407b5c:	ldr	x8, [x19, #24]
  407b60:	cbz	x8, 407b74 <printf@plt+0x66d4>
  407b64:	ldr	w1, [x8, #12]
  407b68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407b6c:	add	x0, x0, #0xa42
  407b70:	bl	4014a0 <printf@plt>
  407b74:	mov	w0, #0xa                   	// #10
  407b78:	bl	4012f0 <putchar@plt>
  407b7c:	cbz	w20, 407b94 <printf@plt+0x66f4>
  407b80:	ldr	w1, [x19, #12]
  407b84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407b88:	add	x0, x0, #0x668
  407b8c:	mov	w2, w21
  407b90:	bl	4014a0 <printf@plt>
  407b94:	ldr	x8, [x19, #32]
  407b98:	ldr	w1, [x19, #12]
  407b9c:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  407ba0:	cbz	x8, 407bf0 <printf@plt+0x6750>
  407ba4:	ldr	x10, [x19, #16]
  407ba8:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  407bac:	ldr	w3, [x8, #12]
  407bb0:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407bb4:	ldr	w2, [x9, #492]
  407bb8:	ldr	w4, [x8, #500]
  407bbc:	ldr	w5, [x10, #12]
  407bc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407bc4:	add	x0, x0, #0x68d
  407bc8:	bl	4014a0 <printf@plt>
  407bcc:	ldr	x8, [x19, #32]
  407bd0:	ldr	w1, [x19, #12]
  407bd4:	ldr	w4, [x21, #508]
  407bd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407bdc:	ldr	w3, [x8, #12]
  407be0:	add	x0, x0, #0x6b2
  407be4:	mov	w2, w1
  407be8:	bl	4014a0 <printf@plt>
  407bec:	b	407c04 <printf@plt+0x6764>
  407bf0:	ldr	x8, [x19, #16]
  407bf4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407bf8:	add	x0, x0, #0xd73
  407bfc:	ldr	w2, [x8, #12]
  407c00:	bl	4014a0 <printf@plt>
  407c04:	ldr	x8, [x19, #24]
  407c08:	ldr	w1, [x19, #12]
  407c0c:	cbz	x8, 407c5c <printf@plt+0x67bc>
  407c10:	ldr	x10, [x19, #16]
  407c14:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  407c18:	ldr	w3, [x8, #12]
  407c1c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  407c20:	ldr	w2, [x9, #496]
  407c24:	ldr	w4, [x8, #504]
  407c28:	ldr	w5, [x10, #12]
  407c2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407c30:	add	x0, x0, #0x6d2
  407c34:	bl	4014a0 <printf@plt>
  407c38:	ldr	x8, [x19, #24]
  407c3c:	ldr	w1, [x19, #12]
  407c40:	ldr	w4, [x21, #508]
  407c44:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407c48:	ldr	w3, [x8, #12]
  407c4c:	add	x0, x0, #0x6f7
  407c50:	mov	w2, w1
  407c54:	bl	4014a0 <printf@plt>
  407c58:	b	407c70 <printf@plt+0x67d0>
  407c5c:	ldr	x8, [x19, #16]
  407c60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407c64:	add	x0, x0, #0xd86
  407c68:	ldr	w2, [x8, #12]
  407c6c:	bl	4014a0 <printf@plt>
  407c70:	mov	w0, w20
  407c74:	ldp	x20, x19, [sp, #48]
  407c78:	ldp	x22, x21, [sp, #32]
  407c7c:	ldr	x23, [sp, #16]
  407c80:	ldp	x29, x30, [sp], #64
  407c84:	ret
  407c88:	stp	x29, x30, [sp, #-32]!
  407c8c:	str	x19, [sp, #16]
  407c90:	mov	x29, sp
  407c94:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407c98:	ldr	w8, [x8, #3472]
  407c9c:	mov	x19, x0
  407ca0:	cmp	w8, #0x1
  407ca4:	b.eq	407de0 <printf@plt+0x6940>  // b.none
  407ca8:	cbnz	w8, 407e70 <printf@plt+0x69d0>
  407cac:	ldr	w1, [x19, #12]
  407cb0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407cb4:	add	x0, x0, #0x717
  407cb8:	bl	4014a0 <printf@plt>
  407cbc:	ldr	x8, [x19, #32]
  407cc0:	cbz	x8, 407d1c <printf@plt+0x687c>
  407cc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407cc8:	add	x0, x0, #0x725
  407ccc:	bl	4014a0 <printf@plt>
  407cd0:	ldr	w1, [x19, #12]
  407cd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407cd8:	add	x0, x0, #0x72c
  407cdc:	bl	4014a0 <printf@plt>
  407ce0:	ldr	x8, [x19, #32]
  407ce4:	ldr	x9, [x19, #16]
  407ce8:	ldr	w1, [x19, #12]
  407cec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407cf0:	ldr	w2, [x8, #12]
  407cf4:	ldr	w3, [x9, #12]
  407cf8:	add	x0, x0, #0x73b
  407cfc:	bl	4014a0 <printf@plt>
  407d00:	ldr	x0, [x19, #32]
  407d04:	ldr	x8, [x0]
  407d08:	ldr	x8, [x8, #48]
  407d0c:	blr	x8
  407d10:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  407d14:	add	x0, x0, #0x5ca
  407d18:	bl	4014a0 <printf@plt>
  407d1c:	ldr	x8, [x19, #24]
  407d20:	cbz	x8, 407d78 <printf@plt+0x68d8>
  407d24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407d28:	add	x0, x0, #0x725
  407d2c:	bl	4014a0 <printf@plt>
  407d30:	ldr	w1, [x19, #12]
  407d34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407d38:	add	x0, x0, #0x764
  407d3c:	bl	4014a0 <printf@plt>
  407d40:	ldp	x8, x9, [x19, #16]
  407d44:	ldr	w1, [x19, #12]
  407d48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407d4c:	add	x0, x0, #0x772
  407d50:	ldr	w2, [x8, #12]
  407d54:	ldr	w3, [x9, #12]
  407d58:	bl	4014a0 <printf@plt>
  407d5c:	ldr	x0, [x19, #24]
  407d60:	ldr	x8, [x0]
  407d64:	ldr	x8, [x8, #48]
  407d68:	blr	x8
  407d6c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  407d70:	add	x0, x0, #0x5ca
  407d74:	bl	4014a0 <printf@plt>
  407d78:	ldr	w1, [x19, #12]
  407d7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407d80:	add	x0, x0, #0x79b
  407d84:	bl	4014a0 <printf@plt>
  407d88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407d8c:	add	x0, x0, #0x725
  407d90:	bl	4014a0 <printf@plt>
  407d94:	ldr	x8, [x19, #16]
  407d98:	ldr	w1, [x19, #12]
  407d9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407da0:	add	x0, x0, #0x7a9
  407da4:	ldr	w2, [x8, #12]
  407da8:	bl	4014a0 <printf@plt>
  407dac:	ldr	x0, [x19, #16]
  407db0:	ldr	x8, [x0]
  407db4:	ldr	x8, [x8, #48]
  407db8:	blr	x8
  407dbc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  407dc0:	add	x0, x0, #0x5ca
  407dc4:	bl	4014a0 <printf@plt>
  407dc8:	ldr	w1, [x19, #12]
  407dcc:	ldr	x19, [sp, #16]
  407dd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407dd4:	add	x0, x0, #0x7c7
  407dd8:	ldp	x29, x30, [sp], #32
  407ddc:	b	4014a0 <printf@plt>
  407de0:	ldp	x9, x8, [x19, #24]
  407de4:	cbz	x9, 407e34 <printf@plt+0x6994>
  407de8:	cbz	x8, 407e7c <printf@plt+0x69dc>
  407dec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407df0:	add	x0, x0, #0x7d5
  407df4:	bl	4014a0 <printf@plt>
  407df8:	ldr	x0, [x19, #16]
  407dfc:	ldr	x8, [x0]
  407e00:	ldr	x8, [x8, #48]
  407e04:	blr	x8
  407e08:	ldr	x0, [x19, #24]
  407e0c:	ldr	x8, [x0]
  407e10:	ldr	x8, [x8, #48]
  407e14:	blr	x8
  407e18:	ldr	x0, [x19, #32]
  407e1c:	ldr	x8, [x0]
  407e20:	ldr	x8, [x8, #48]
  407e24:	blr	x8
  407e28:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407e2c:	add	x0, x0, #0x7e2
  407e30:	b	407eb0 <printf@plt+0x6a10>
  407e34:	cbz	x8, 407e70 <printf@plt+0x69d0>
  407e38:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407e3c:	add	x0, x0, #0x7f9
  407e40:	bl	4014a0 <printf@plt>
  407e44:	ldr	x0, [x19, #16]
  407e48:	ldr	x8, [x0]
  407e4c:	ldr	x8, [x8, #48]
  407e50:	blr	x8
  407e54:	ldr	x0, [x19, #32]
  407e58:	ldr	x8, [x0]
  407e5c:	ldr	x8, [x8, #48]
  407e60:	blr	x8
  407e64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  407e68:	add	x0, x0, #0x9ca
  407e6c:	b	407eb0 <printf@plt+0x6a10>
  407e70:	ldr	x19, [sp, #16]
  407e74:	ldp	x29, x30, [sp], #32
  407e78:	ret
  407e7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407e80:	add	x0, x0, #0x7f0
  407e84:	bl	4014a0 <printf@plt>
  407e88:	ldr	x0, [x19, #16]
  407e8c:	ldr	x8, [x0]
  407e90:	ldr	x8, [x8, #48]
  407e94:	blr	x8
  407e98:	ldr	x0, [x19, #24]
  407e9c:	ldr	x8, [x0]
  407ea0:	ldr	x8, [x8, #48]
  407ea4:	blr	x8
  407ea8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  407eac:	add	x0, x0, #0xaf3
  407eb0:	ldr	x19, [sp, #16]
  407eb4:	ldp	x29, x30, [sp], #32
  407eb8:	b	4014a0 <printf@plt>
  407ebc:	stp	x29, x30, [sp, #-32]!
  407ec0:	stp	x20, x19, [sp, #16]
  407ec4:	mov	x29, sp
  407ec8:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407ecc:	ldr	x3, [x20, #3416]
  407ed0:	mov	x19, x0
  407ed4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  407ed8:	add	x0, x0, #0xe2
  407edc:	mov	w1, #0x2                   	// #2
  407ee0:	mov	w2, #0x1                   	// #1
  407ee4:	bl	401430 <fwrite@plt>
  407ee8:	ldr	x0, [x19, #16]
  407eec:	ldr	x8, [x0]
  407ef0:	ldr	x8, [x8]
  407ef4:	blr	x8
  407ef8:	ldr	x3, [x20, #3416]
  407efc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407f00:	add	x0, x0, #0x92c
  407f04:	mov	w1, #0x2                   	// #2
  407f08:	mov	w2, #0x1                   	// #1
  407f0c:	bl	401430 <fwrite@plt>
  407f10:	ldr	x8, [x19, #24]
  407f14:	cbnz	x8, 407f2c <printf@plt+0x6a8c>
  407f18:	ldr	x8, [x19, #32]
  407f1c:	cbnz	x8, 407f74 <printf@plt+0x6ad4>
  407f20:	ldp	x20, x19, [sp, #16]
  407f24:	ldp	x29, x30, [sp], #32
  407f28:	ret
  407f2c:	ldr	x3, [x20, #3416]
  407f30:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407f34:	add	x0, x0, #0x801
  407f38:	mov	w1, #0x8                   	// #8
  407f3c:	mov	w2, #0x1                   	// #1
  407f40:	bl	401430 <fwrite@plt>
  407f44:	ldr	x0, [x19, #24]
  407f48:	ldr	x8, [x0]
  407f4c:	ldr	x8, [x8]
  407f50:	blr	x8
  407f54:	ldr	x3, [x20, #3416]
  407f58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407f5c:	add	x0, x0, #0x92c
  407f60:	mov	w1, #0x2                   	// #2
  407f64:	mov	w2, #0x1                   	// #1
  407f68:	bl	401430 <fwrite@plt>
  407f6c:	ldr	x8, [x19, #32]
  407f70:	cbz	x8, 407f20 <printf@plt+0x6a80>
  407f74:	ldr	x3, [x20, #3416]
  407f78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  407f7c:	add	x0, x0, #0x80a
  407f80:	mov	w1, #0x6                   	// #6
  407f84:	mov	w2, #0x1                   	// #1
  407f88:	bl	401430 <fwrite@plt>
  407f8c:	ldr	x0, [x19, #32]
  407f90:	ldr	x8, [x0]
  407f94:	ldr	x8, [x8]
  407f98:	blr	x8
  407f9c:	ldr	x3, [x20, #3416]
  407fa0:	ldp	x20, x19, [sp, #16]
  407fa4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  407fa8:	add	x0, x0, #0x92c
  407fac:	mov	w1, #0x2                   	// #2
  407fb0:	mov	w2, #0x1                   	// #1
  407fb4:	ldp	x29, x30, [sp], #32
  407fb8:	b	401430 <fwrite@plt>
  407fbc:	stp	x29, x30, [sp, #-32]!
  407fc0:	stp	x20, x19, [sp, #16]
  407fc4:	mov	x29, sp
  407fc8:	mov	x19, x0
  407fcc:	ldr	x0, [x0, #32]
  407fd0:	mov	w20, w1
  407fd4:	cbz	x0, 407fe8 <printf@plt+0x6b48>
  407fd8:	ldr	x8, [x0]
  407fdc:	add	w1, w20, #0x1
  407fe0:	ldr	x8, [x8, #112]
  407fe4:	blr	x8
  407fe8:	ldr	x0, [x19, #24]
  407fec:	add	w20, w20, #0x1
  407ff0:	cbz	x0, 408004 <printf@plt+0x6b64>
  407ff4:	ldr	x8, [x0]
  407ff8:	mov	w1, w20
  407ffc:	ldr	x8, [x8, #112]
  408000:	blr	x8
  408004:	ldr	x0, [x19, #16]
  408008:	mov	w1, w20
  40800c:	ldp	x20, x19, [sp, #16]
  408010:	ldr	x8, [x0]
  408014:	ldr	x2, [x8, #112]
  408018:	ldp	x29, x30, [sp], #32
  40801c:	br	x2
  408020:	mov	x0, xzr
  408024:	ret
  408028:	ret
  40802c:	stp	x29, x30, [sp, #-48]!
  408030:	stp	x22, x21, [sp, #16]
  408034:	stp	x20, x19, [sp, #32]
  408038:	mov	x29, sp
  40803c:	ldr	x8, [x1]
  408040:	mov	x20, x0
  408044:	mov	x0, x1
  408048:	mov	x21, x1
  40804c:	ldr	x8, [x8, #56]
  408050:	blr	x8
  408054:	cbz	x0, 4080bc <printf@plt+0x6c1c>
  408058:	ldr	w8, [x0, #40]
  40805c:	mov	x19, x0
  408060:	cmp	w8, #0x1
  408064:	b.lt	40809c <printf@plt+0x6bfc>  // b.tstop
  408068:	mov	x21, xzr
  40806c:	add	x20, x20, #0x18
  408070:	ldr	x8, [x19, #32]
  408074:	lsl	x22, x21, #3
  408078:	mov	x0, x20
  40807c:	ldr	x1, [x8, x22]
  408080:	bl	407098 <printf@plt+0x5bf8>
  408084:	ldr	x8, [x19, #32]
  408088:	add	x21, x21, #0x1
  40808c:	str	xzr, [x8, x22]
  408090:	ldrsw	x8, [x19, #40]
  408094:	cmp	x21, x8
  408098:	b.lt	408070 <printf@plt+0x6bd0>  // b.tstop
  40809c:	ldr	x8, [x19]
  4080a0:	str	wzr, [x19, #40]
  4080a4:	mov	x0, x19
  4080a8:	ldp	x20, x19, [sp, #32]
  4080ac:	ldr	x1, [x8, #16]
  4080b0:	ldp	x22, x21, [sp, #16]
  4080b4:	ldp	x29, x30, [sp], #48
  4080b8:	br	x1
  4080bc:	add	x0, x20, #0x18
  4080c0:	mov	x1, x21
  4080c4:	ldp	x20, x19, [sp, #32]
  4080c8:	ldp	x22, x21, [sp, #16]
  4080cc:	ldp	x29, x30, [sp], #48
  4080d0:	b	407098 <printf@plt+0x5bf8>
  4080d4:	stp	x29, x30, [sp, #-48]!
  4080d8:	stp	x22, x21, [sp, #16]
  4080dc:	stp	x20, x19, [sp, #32]
  4080e0:	mov	x29, sp
  4080e4:	mov	x21, x1
  4080e8:	mov	x19, x0
  4080ec:	bl	406bcc <printf@plt+0x572c>
  4080f0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  4080f4:	add	x8, x8, #0x828
  4080f8:	mov	x20, x19
  4080fc:	str	x8, [x20], #24
  408100:	mov	x0, x20
  408104:	mov	x1, x21
  408108:	bl	407040 <printf@plt+0x5ba0>
  40810c:	mov	w8, #0xffffffff            	// #-1
  408110:	str	w8, [x19, #48]
  408114:	ldr	x8, [x21]
  408118:	ldr	x8, [x8, #56]
  40811c:	mov	x0, x21
  408120:	blr	x8
  408124:	mov	x21, x0
  408128:	cbz	x0, 408194 <printf@plt+0x6cf4>
  40812c:	ldr	x8, [x21, #32]
  408130:	ldr	x9, [x19, #32]
  408134:	ldr	x8, [x8]
  408138:	str	x8, [x9]
  40813c:	ldr	w8, [x21, #40]
  408140:	cmp	w8, #0x2
  408144:	b.lt	408174 <printf@plt+0x6cd4>  // b.tstop
  408148:	mov	w22, #0x1                   	// #1
  40814c:	ldr	x8, [x21, #32]
  408150:	ldr	x1, [x8, x22, lsl #3]
  408154:	mov	x0, x20
  408158:	bl	407098 <printf@plt+0x5bf8>
  40815c:	ldr	x8, [x21, #32]
  408160:	str	xzr, [x8, x22, lsl #3]
  408164:	ldrsw	x8, [x21, #40]
  408168:	add	x22, x22, #0x1
  40816c:	cmp	x22, x8
  408170:	b.lt	40814c <printf@plt+0x6cac>  // b.tstop
  408174:	ldr	x8, [x21]
  408178:	str	wzr, [x21, #40]
  40817c:	mov	x0, x21
  408180:	ldp	x20, x19, [sp, #32]
  408184:	ldr	x1, [x8, #16]
  408188:	ldp	x22, x21, [sp, #16]
  40818c:	ldp	x29, x30, [sp], #48
  408190:	br	x1
  408194:	ldp	x20, x19, [sp, #32]
  408198:	ldp	x22, x21, [sp, #16]
  40819c:	ldp	x29, x30, [sp], #48
  4081a0:	ret
  4081a4:	b	4081b0 <printf@plt+0x6d10>
  4081a8:	mov	x21, x0
  4081ac:	b	4081bc <printf@plt+0x6d1c>
  4081b0:	mov	x21, x0
  4081b4:	mov	x0, x20
  4081b8:	bl	407128 <printf@plt+0x5c88>
  4081bc:	mov	x0, x19
  4081c0:	bl	407740 <printf@plt+0x62a0>
  4081c4:	mov	x0, x21
  4081c8:	bl	401440 <_Unwind_Resume@plt>
  4081cc:	sub	sp, sp, #0xd0
  4081d0:	stp	x29, x30, [sp, #112]
  4081d4:	stp	x28, x27, [sp, #128]
  4081d8:	stp	x26, x25, [sp, #144]
  4081dc:	stp	x24, x23, [sp, #160]
  4081e0:	stp	x22, x21, [sp, #176]
  4081e4:	stp	x20, x19, [sp, #192]
  4081e8:	add	x29, sp, #0x70
  4081ec:	ldr	w8, [x0, #40]
  4081f0:	mov	x19, x0
  4081f4:	stur	w1, [x29, #-4]
  4081f8:	str	w1, [x0, #48]
  4081fc:	cmp	w8, #0x1
  408200:	b.lt	408378 <printf@plt+0x6ed8>  // b.tstop
  408204:	ldr	x9, [x19, #32]
  408208:	ldr	x10, [x9]
  40820c:	ldr	w11, [x10, #8]
  408210:	cmp	w11, #0x2
  408214:	b.ne	40821c <printf@plt+0x6d7c>  // b.any
  408218:	str	wzr, [x10, #8]
  40821c:	cmp	w8, #0x2
  408220:	b.cc	4082a0 <printf@plt+0x6e00>  // b.lo, b.ul, b.last
  408224:	mov	x10, xzr
  408228:	mov	w11, #0x1                   	// #1
  40822c:	mov	w12, #0x15e                 	// #350
  408230:	b	408248 <printf@plt+0x6da8>
  408234:	str	wzr, [x13, #8]
  408238:	add	x13, x10, #0x2
  40823c:	add	x10, x10, #0x1
  408240:	cmp	x13, x8
  408244:	b.cs	4082a0 <printf@plt+0x6e00>  // b.hs, b.nlast
  408248:	add	x13, x9, x10, lsl #3
  40824c:	ldr	x13, [x13, #8]
  408250:	ldr	w14, [x13, #8]
  408254:	sub	w15, w14, #0x5
  408258:	cmp	w15, #0x2
  40825c:	ccmp	w14, #0x3, #0x4, cs  // cs = hs, nlast
  408260:	b.ne	408278 <printf@plt+0x6dd8>  // b.any
  408264:	ldr	x13, [x9, x10, lsl #3]
  408268:	ldr	w14, [x13, #8]
  40826c:	cmp	w14, #0x2
  408270:	b.eq	408234 <printf@plt+0x6d94>  // b.none
  408274:	b	408238 <printf@plt+0x6d98>
  408278:	cmp	w14, #0x2
  40827c:	b.ne	408238 <printf@plt+0x6d98>  // b.any
  408280:	ldr	x14, [x9, x10, lsl #3]
  408284:	ldr	w14, [x14, #8]
  408288:	cmp	w14, #0x8
  40828c:	b.hi	408238 <printf@plt+0x6d98>  // b.pmore
  408290:	lsl	w14, w11, w14
  408294:	tst	w14, w12
  408298:	b.ne	408234 <printf@plt+0x6d94>  // b.any
  40829c:	b	408238 <printf@plt+0x6d98>
  4082a0:	cmp	w8, #0x1
  4082a4:	b.lt	408378 <printf@plt+0x6ed8>  // b.tstop
  4082a8:	cmp	w8, #0x2
  4082ac:	b.lt	4082e0 <printf@plt+0x6e40>  // b.tstop
  4082b0:	ldr	x8, [x19, #32]
  4082b4:	ldr	x0, [x8, #8]
  4082b8:	ldr	x8, [x0]
  4082bc:	ldr	x8, [x8, #80]
  4082c0:	blr	x8
  4082c4:	cbz	w0, 4082e0 <printf@plt+0x6e40>
  4082c8:	ldr	x8, [x19, #32]
  4082cc:	mov	w1, #0x2                   	// #2
  4082d0:	ldr	x0, [x8]
  4082d4:	ldr	x8, [x0]
  4082d8:	ldr	x8, [x8, #104]
  4082dc:	blr	x8
  4082e0:	ldr	w12, [x19, #40]
  4082e4:	cmp	w12, #0x2
  4082e8:	b.lt	408590 <printf@plt+0x70f0>  // b.tstop
  4082ec:	mov	x21, xzr
  4082f0:	b	408340 <printf@plt+0x6ea0>
  4082f4:	ldr	x8, [x19, #32]
  4082f8:	add	x8, x8, x21, lsl #3
  4082fc:	ldr	x0, [x8, #16]
  408300:	ldr	x8, [x0]
  408304:	ldr	x8, [x8, #80]
  408308:	blr	x8
  40830c:	cbz	w0, 40836c <printf@plt+0x6ecc>
  408310:	orr	w1, w22, #0x2
  408314:	ldr	x8, [x19, #32]
  408318:	add	x8, x8, x21, lsl #3
  40831c:	ldr	x0, [x8, #8]
  408320:	ldr	x8, [x0]
  408324:	ldr	x8, [x8, #104]
  408328:	blr	x8
  40832c:	ldrsw	x12, [x19, #40]
  408330:	add	x9, x21, #0x2
  408334:	add	x21, x21, #0x1
  408338:	cmp	x9, x12
  40833c:	b.ge	408590 <printf@plt+0x70f0>  // b.tcont
  408340:	ldr	x8, [x19, #32]
  408344:	ldr	x0, [x8, x21, lsl #3]
  408348:	ldr	x8, [x0]
  40834c:	ldr	x8, [x8, #88]
  408350:	blr	x8
  408354:	ldrsw	x8, [x19, #40]
  408358:	cmp	w0, #0x0
  40835c:	add	x9, x21, #0x2
  408360:	cset	w22, ne  // ne = any
  408364:	cmp	x9, x8
  408368:	b.lt	4082f4 <printf@plt+0x6e54>  // b.tstop
  40836c:	cbz	w22, 40832c <printf@plt+0x6e8c>
  408370:	mov	w1, #0x1                   	// #1
  408374:	b	408314 <printf@plt+0x6e74>
  408378:	ldur	w8, [x29, #-4]
  40837c:	mov	w22, wzr
  408380:	mov	w21, wzr
  408384:	cmp	w8, #0x2
  408388:	cset	w8, lt  // lt = tstop
  40838c:	str	w8, [x19, #16]
  408390:	ldr	w1, [x19, #12]
  408394:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408398:	add	x0, x0, #0x8c8
  40839c:	mov	w2, w22
  4083a0:	bl	4014a0 <printf@plt>
  4083a4:	ldr	w8, [x19, #40]
  4083a8:	cmp	w8, #0x1
  4083ac:	b.lt	408400 <printf@plt+0x6f60>  // b.tstop
  4083b0:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  4083b4:	mov	x22, xzr
  4083b8:	add	x20, x20, #0x8d5
  4083bc:	b	4083d0 <printf@plt+0x6f30>
  4083c0:	ldrsw	x8, [x19, #40]
  4083c4:	add	x22, x22, #0x1
  4083c8:	cmp	x22, x8
  4083cc:	b.ge	408400 <printf@plt+0x6f60>  // b.tcont
  4083d0:	ldr	x8, [x19, #32]
  4083d4:	ldr	x0, [x8, x22, lsl #3]
  4083d8:	ldr	x8, [x0]
  4083dc:	ldr	x8, [x8, #64]
  4083e0:	blr	x8
  4083e4:	cbnz	w0, 4083c0 <printf@plt+0x6f20>
  4083e8:	ldr	x8, [x19, #32]
  4083ec:	mov	x0, x20
  4083f0:	ldr	x8, [x8, x22, lsl #3]
  4083f4:	ldr	w1, [x8, #12]
  4083f8:	bl	4014a0 <printf@plt>
  4083fc:	b	4083c0 <printf@plt+0x6f20>
  408400:	mov	w0, #0xa                   	// #10
  408404:	bl	4012f0 <putchar@plt>
  408408:	ldr	w1, [x19, #12]
  40840c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408410:	add	x0, x0, #0x8df
  408414:	bl	4014a0 <printf@plt>
  408418:	ldr	w8, [x19, #40]
  40841c:	cmp	w8, #0x1
  408420:	b.lt	408474 <printf@plt+0x6fd4>  // b.tstop
  408424:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  408428:	mov	x22, xzr
  40842c:	add	x20, x20, #0x8ea
  408430:	b	408444 <printf@plt+0x6fa4>
  408434:	ldrsw	x8, [x19, #40]
  408438:	add	x22, x22, #0x1
  40843c:	cmp	x22, x8
  408440:	b.ge	408474 <printf@plt+0x6fd4>  // b.tcont
  408444:	ldr	x8, [x19, #32]
  408448:	ldr	x0, [x8, x22, lsl #3]
  40844c:	ldr	x8, [x0]
  408450:	ldr	x8, [x8, #64]
  408454:	blr	x8
  408458:	cbnz	w0, 408434 <printf@plt+0x6f94>
  40845c:	ldr	x8, [x19, #32]
  408460:	mov	x0, x20
  408464:	ldr	x8, [x8, x22, lsl #3]
  408468:	ldr	w1, [x8, #12]
  40846c:	bl	4014a0 <printf@plt>
  408470:	b	408434 <printf@plt+0x6f94>
  408474:	mov	w0, #0xa                   	// #10
  408478:	bl	4012f0 <putchar@plt>
  40847c:	ldr	w1, [x19, #12]
  408480:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408484:	add	x0, x0, #0x8f5
  408488:	bl	4014a0 <printf@plt>
  40848c:	ldr	w8, [x19, #40]
  408490:	cmp	w8, #0x1
  408494:	b.lt	4084e8 <printf@plt+0x7048>  // b.tstop
  408498:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  40849c:	mov	x22, xzr
  4084a0:	add	x20, x20, #0x900
  4084a4:	b	4084b8 <printf@plt+0x7018>
  4084a8:	ldrsw	x8, [x19, #40]
  4084ac:	add	x22, x22, #0x1
  4084b0:	cmp	x22, x8
  4084b4:	b.ge	4084e8 <printf@plt+0x7048>  // b.tcont
  4084b8:	ldr	x8, [x19, #32]
  4084bc:	ldr	x0, [x8, x22, lsl #3]
  4084c0:	ldr	x8, [x0]
  4084c4:	ldr	x8, [x8, #64]
  4084c8:	blr	x8
  4084cc:	cbnz	w0, 4084a8 <printf@plt+0x7008>
  4084d0:	ldr	x8, [x19, #32]
  4084d4:	mov	x0, x20
  4084d8:	ldr	x8, [x8, x22, lsl #3]
  4084dc:	ldr	w1, [x8, #12]
  4084e0:	bl	4014a0 <printf@plt>
  4084e4:	b	4084a8 <printf@plt+0x7008>
  4084e8:	mov	w0, #0xa                   	// #10
  4084ec:	bl	4012f0 <putchar@plt>
  4084f0:	ldr	w8, [x19, #40]
  4084f4:	cmp	w8, #0x1
  4084f8:	b.lt	408630 <printf@plt+0x7190>  // b.tstop
  4084fc:	mov	x20, xzr
  408500:	ldr	x8, [x19, #32]
  408504:	ldr	x0, [x8, x20, lsl #3]
  408508:	ldr	x8, [x0]
  40850c:	ldr	x8, [x8, #64]
  408510:	blr	x8
  408514:	ldrsw	x8, [x19, #40]
  408518:	add	x20, x20, #0x1
  40851c:	cmp	x20, x8
  408520:	b.ge	408528 <printf@plt+0x7088>  // b.tcont
  408524:	cbz	w0, 408500 <printf@plt+0x7060>
  408528:	cbz	w0, 408630 <printf@plt+0x7190>
  40852c:	ldr	w1, [x19, #12]
  408530:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408534:	add	x0, x0, #0x90b
  408538:	bl	4014a0 <printf@plt>
  40853c:	ldr	w8, [x19, #40]
  408540:	cmp	w8, #0x1
  408544:	b.lt	4085fc <printf@plt+0x715c>  // b.tstop
  408548:	mov	x20, xzr
  40854c:	b	408560 <printf@plt+0x70c0>
  408550:	ldrsw	x8, [x19, #40]
  408554:	add	x20, x20, #0x1
  408558:	cmp	x20, x8
  40855c:	b.ge	4085fc <printf@plt+0x715c>  // b.tcont
  408560:	ldr	x8, [x19, #32]
  408564:	ldr	x0, [x8, x20, lsl #3]
  408568:	ldr	x8, [x0]
  40856c:	ldr	x8, [x8, #64]
  408570:	blr	x8
  408574:	cbz	w0, 408550 <printf@plt+0x70b0>
  408578:	ldr	x8, [x19, #32]
  40857c:	ldr	x0, [x8, x20, lsl #3]
  408580:	ldr	x8, [x0]
  408584:	ldr	x8, [x8, #48]
  408588:	blr	x8
  40858c:	b	408550 <printf@plt+0x70b0>
  408590:	ldur	w8, [x29, #-4]
  408594:	cmp	w8, #0x2
  408598:	cset	w9, lt  // lt = tstop
  40859c:	cmp	w12, #0x1
  4085a0:	str	w9, [x19, #16]
  4085a4:	b.le	408654 <printf@plt+0x71b4>
  4085a8:	ldr	x15, [x19, #32]
  4085ac:	ldur	w8, [x29, #-4]
  4085b0:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  4085b4:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  4085b8:	ldr	x14, [x15]
  4085bc:	adrp	x11, 42f000 <_Znam@GLIBCXX_3.4>
  4085c0:	ldr	w9, [x9, #424]
  4085c4:	ldr	w10, [x10, #432]
  4085c8:	ldr	w13, [x11, #428]
  4085cc:	ldr	w14, [x14, #8]
  4085d0:	cmp	w8, #0x2
  4085d4:	mov	w8, w12
  4085d8:	sub	x16, x8, #0x1
  4085dc:	csel	w11, wzr, w9, lt  // lt = tstop
  4085e0:	csel	w0, wzr, w10, lt  // lt = tstop
  4085e4:	csel	w1, wzr, w13, lt  // lt = tstop
  4085e8:	cmp	x16, #0x1
  4085ec:	b.hi	408708 <printf@plt+0x7268>  // b.pmore
  4085f0:	mov	w22, wzr
  4085f4:	mov	w16, #0x1                   	// #1
  4085f8:	b	4089c0 <printf@plt+0x7520>
  4085fc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  408600:	add	x0, x0, #0x5ca
  408604:	bl	401210 <puts@plt>
  408608:	ldr	w1, [x19, #12]
  40860c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408610:	add	x0, x0, #0x91c
  408614:	mov	w2, w1
  408618:	bl	4014a0 <printf@plt>
  40861c:	ldr	w1, [x19, #12]
  408620:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408624:	add	x0, x0, #0x938
  408628:	mov	w2, w1
  40862c:	bl	4014a0 <printf@plt>
  408630:	mov	w0, w21
  408634:	ldp	x20, x19, [sp, #192]
  408638:	ldp	x22, x21, [sp, #176]
  40863c:	ldp	x24, x23, [sp, #160]
  408640:	ldp	x26, x25, [sp, #144]
  408644:	ldp	x28, x27, [sp, #128]
  408648:	ldp	x29, x30, [sp, #112]
  40864c:	add	sp, sp, #0xd0
  408650:	ret
  408654:	mov	w22, wzr
  408658:	cmp	w12, #0x1
  40865c:	b.lt	408700 <printf@plt+0x7260>  // b.tstop
  408660:	adrp	x24, 416000 <_ZdlPvm@@Base+0x3c6c>
  408664:	adrp	x25, 416000 <_ZdlPvm@@Base+0x3c6c>
  408668:	adrp	x26, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40866c:	mov	x23, xzr
  408670:	mov	w21, wzr
  408674:	add	x24, x24, #0x96b
  408678:	add	x25, x25, #0x5dc
  40867c:	add	x26, x26, #0x198
  408680:	b	4086b0 <printf@plt+0x7210>
  408684:	mov	w27, w0
  408688:	mov	x0, x19
  40868c:	mov	w1, w23
  408690:	bl	408a8c <printf@plt+0x75ec>
  408694:	mov	x0, x24
  408698:	bl	401210 <puts@plt>
  40869c:	mov	w21, w27
  4086a0:	ldrsw	x8, [x19, #40]
  4086a4:	add	x23, x23, #0x1
  4086a8:	cmp	x23, x8
  4086ac:	b.ge	408390 <printf@plt+0x6ef0>  // b.tcont
  4086b0:	ldr	x8, [x19, #32]
  4086b4:	ldr	x0, [x8, x23, lsl #3]
  4086b8:	ldr	x8, [x0]
  4086bc:	ldr	x8, [x8, #64]
  4086c0:	blr	x8
  4086c4:	cbnz	w0, 4086a0 <printf@plt+0x7200>
  4086c8:	ldr	x8, [x19, #32]
  4086cc:	ldur	w1, [x29, #-4]
  4086d0:	ldr	x0, [x8, x23, lsl #3]
  4086d4:	ldr	x8, [x0]
  4086d8:	ldr	x8, [x8, #24]
  4086dc:	blr	x8
  4086e0:	cbz	w0, 4086a0 <printf@plt+0x7200>
  4086e4:	cbz	w21, 408684 <printf@plt+0x71e4>
  4086e8:	mov	x0, x25
  4086ec:	mov	x1, x26
  4086f0:	mov	x2, x26
  4086f4:	mov	x3, x26
  4086f8:	bl	410ec8 <printf@plt+0xfa28>
  4086fc:	b	4086a0 <printf@plt+0x7200>
  408700:	mov	w21, wzr
  408704:	b	408390 <printf@plt+0x6ef0>
  408708:	str	x8, [sp, #24]
  40870c:	str	x12, [sp, #40]
  408710:	and	x12, x16, #0xfffffffffffffffe
  408714:	orr	x8, x16, #0x1
  408718:	add	x6, x15, #0x10
  40871c:	stur	xzr, [x29, #-12]
  408720:	stp	x16, x8, [sp, #8]
  408724:	stp	w10, w11, [x29, #-52]
  408728:	str	w0, [sp, #56]
  40872c:	str	x15, [sp, #32]
  408730:	str	x12, [sp]
  408734:	stur	x12, [x29, #-24]
  408738:	stp	w9, w1, [sp, #48]
  40873c:	mov	w5, w14
  408740:	ldp	x14, x21, [x6, #-8]
  408744:	ldur	w8, [x29, #-4]
  408748:	ldur	w0, [x29, #-52]
  40874c:	add	x6, x6, #0x10
  408750:	ldr	w7, [x14, #8]
  408754:	ldr	w14, [x21, #8]
  408758:	cmp	w8, #0x2
  40875c:	cset	w10, lt  // lt = tstop
  408760:	cmp	w5, #0x8
  408764:	cset	w21, eq  // eq = none
  408768:	cmp	w7, #0x8
  40876c:	cset	w22, eq  // eq = none
  408770:	cmp	w14, #0x8
  408774:	cset	w24, eq  // eq = none
  408778:	cmp	w5, #0x6
  40877c:	orr	w23, w21, w22
  408780:	orr	w22, w22, w24
  408784:	cset	w8, eq  // eq = none
  408788:	cset	w24, ne  // ne = any
  40878c:	cmp	w7, #0x6
  408790:	stur	w8, [x29, #-28]
  408794:	cset	w8, eq  // eq = none
  408798:	cset	w27, ne  // ne = any
  40879c:	cmp	w5, #0x4
  4087a0:	cset	w30, eq  // eq = none
  4087a4:	cmp	w7, #0x4
  4087a8:	cset	w2, eq  // eq = none
  4087ac:	cmp	w7, #0x5
  4087b0:	cset	w17, eq  // eq = none
  4087b4:	cmp	w14, #0x5
  4087b8:	eor	w25, w23, #0x1
  4087bc:	cset	w16, eq  // eq = none
  4087c0:	cmp	w7, #0x2
  4087c4:	eor	w28, w22, #0x1
  4087c8:	and	w24, w24, w25
  4087cc:	orr	w17, w30, w17
  4087d0:	orr	w16, w2, w16
  4087d4:	cset	w2, eq  // eq = none
  4087d8:	cmp	w14, #0x2
  4087dc:	and	w27, w27, w28
  4087e0:	and	w30, w17, w24
  4087e4:	cset	w15, eq  // eq = none
  4087e8:	cmp	w5, #0x2
  4087ec:	and	w18, w16, w27
  4087f0:	orr	w23, w30, w23
  4087f4:	cset	w30, eq  // eq = none
  4087f8:	cmp	w7, #0x3
  4087fc:	orr	w18, w18, w22
  408800:	cset	w22, ne  // ne = any
  408804:	cset	w20, eq  // eq = none
  408808:	cmp	w14, #0x3
  40880c:	cset	w12, eq  // eq = none
  408810:	cset	w11, ne  // ne = any
  408814:	cmp	w5, #0x3
  408818:	stur	w8, [x29, #-32]
  40881c:	cset	w8, ne  // ne = any
  408820:	cset	w9, eq  // eq = none
  408824:	cmp	w7, #0x1
  408828:	stur	w8, [x29, #-40]
  40882c:	cset	w8, ne  // ne = any
  408830:	stur	w8, [x29, #-44]
  408834:	cset	w8, eq  // eq = none
  408838:	cmp	w14, #0x1
  40883c:	cset	w21, eq  // eq = none
  408840:	cset	w13, ne  // ne = any
  408844:	cmp	w5, #0x7
  408848:	cset	w26, eq  // eq = none
  40884c:	cmp	w7, #0x7
  408850:	stur	w13, [x29, #-36]
  408854:	cset	w1, eq  // eq = none
  408858:	cmp	w14, #0x7
  40885c:	ldr	w13, [sp, #48]
  408860:	cset	w4, eq  // eq = none
  408864:	cmp	w14, #0x0
  408868:	cset	w3, eq  // eq = none
  40886c:	cmp	w7, #0x0
  408870:	ccmp	w5, #0x1, #0x0, eq  // eq = none
  408874:	csel	w5, w13, wzr, eq  // eq = none
  408878:	tst	w8, w3
  40887c:	orr	w3, w9, w10
  408880:	csel	w7, w13, wzr, ne  // ne = any
  408884:	cmp	w3, #0x0
  408888:	orr	w3, w20, w10
  40888c:	csel	w10, wzr, w0, ne  // ne = any
  408890:	cmp	w3, #0x0
  408894:	csel	w3, wzr, w0, ne  // ne = any
  408898:	ldur	w0, [x29, #-28]
  40889c:	cmp	w23, #0x0
  4088a0:	csel	w5, wzr, w5, ne  // ne = any
  4088a4:	cmp	w18, #0x0
  4088a8:	csel	w18, wzr, w7, ne  // ne = any
  4088ac:	tst	w0, w25
  4088b0:	ldur	w7, [x29, #-48]
  4088b4:	ldur	w0, [x29, #-32]
  4088b8:	eor	w17, w17, #0x1
  4088bc:	and	w17, w24, w17
  4088c0:	csel	w5, w7, w5, ne  // ne = any
  4088c4:	tst	w0, w28
  4088c8:	ldr	w0, [sp, #52]
  4088cc:	eor	w16, w16, #0x1
  4088d0:	orr	w15, w2, w15
  4088d4:	orr	w2, w30, w2
  4088d8:	and	w16, w27, w16
  4088dc:	csel	w18, w7, w18, ne  // ne = any
  4088e0:	tst	w2, w17
  4088e4:	csel	w5, w0, w5, ne  // ne = any
  4088e8:	tst	w15, w16
  4088ec:	eor	w15, w15, #0x1
  4088f0:	and	w15, w16, w15
  4088f4:	eor	w16, w2, #0x1
  4088f8:	and	w16, w17, w16
  4088fc:	csel	w17, w0, w18, ne  // ne = any
  408900:	tst	w20, w16
  408904:	csel	w10, w10, w5, ne  // ne = any
  408908:	tst	w12, w15
  40890c:	and	w11, w15, w11
  408910:	and	w15, w16, w22
  408914:	ldr	w16, [sp, #56]
  408918:	csel	w12, w3, w17, ne  // ne = any
  40891c:	tst	w9, w15
  408920:	csel	w9, w16, w10, ne  // ne = any
  408924:	tst	w20, w11
  408928:	and	w10, w11, w22
  40892c:	ldur	w11, [x29, #-40]
  408930:	csel	w12, w16, w12, ne  // ne = any
  408934:	and	w11, w15, w11
  408938:	tst	w8, w11
  40893c:	ldur	w8, [x29, #-44]
  408940:	csel	w9, w13, w9, ne  // ne = any
  408944:	tst	w21, w10
  408948:	csel	w12, w13, w12, ne  // ne = any
  40894c:	and	w8, w11, w8
  408950:	orr	w11, w26, w1
  408954:	tst	w11, w8
  408958:	ldur	w8, [x29, #-36]
  40895c:	csel	w9, w7, w9, ne  // ne = any
  408960:	and	w8, w10, w8
  408964:	orr	w10, w1, w4
  408968:	tst	w10, w8
  40896c:	ldur	w8, [x29, #-8]
  408970:	add	w8, w9, w8
  408974:	ldur	w9, [x29, #-12]
  408978:	stur	w8, [x29, #-8]
  40897c:	csel	w8, w7, w12, ne  // ne = any
  408980:	add	w9, w8, w9
  408984:	ldur	x8, [x29, #-24]
  408988:	stur	w9, [x29, #-12]
  40898c:	subs	x8, x8, #0x2
  408990:	stur	x8, [x29, #-24]
  408994:	b.ne	40873c <printf@plt+0x729c>  // b.any
  408998:	ldp	x9, x8, [sp]
  40899c:	ldp	x15, x12, [sp, #32]
  4089a0:	ldp	w10, w11, [x29, #-52]
  4089a4:	ldr	w0, [sp, #56]
  4089a8:	cmp	x8, x9
  4089ac:	ldp	w9, w8, [x29, #-12]
  4089b0:	add	w22, w9, w8
  4089b4:	ldp	w9, w1, [sp, #48]
  4089b8:	ldp	x16, x8, [sp, #16]
  4089bc:	b.eq	408658 <printf@plt+0x71b8>  // b.none
  4089c0:	add	x15, x15, x16, lsl #3
  4089c4:	sub	x16, x8, x16
  4089c8:	b	4089f0 <printf@plt+0x7550>
  4089cc:	ldur	w8, [x29, #-4]
  4089d0:	cmp	w8, #0x2
  4089d4:	ccmp	w14, #0x3, #0x4, ge  // ge = tcont
  4089d8:	csel	w18, wzr, w10, eq  // eq = none
  4089dc:	add	w22, w18, w22
  4089e0:	subs	x16, x16, #0x1
  4089e4:	add	x15, x15, #0x8
  4089e8:	mov	w14, w17
  4089ec:	b.eq	408658 <printf@plt+0x71b8>  // b.none
  4089f0:	ldr	x8, [x15]
  4089f4:	cmp	w14, #0x8
  4089f8:	mov	w18, wzr
  4089fc:	ldr	w17, [x8, #8]
  408a00:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a04:	cmp	w17, #0x8
  408a08:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a0c:	cmp	w14, #0x6
  408a10:	mov	w18, w11
  408a14:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a18:	cmp	w14, #0x4
  408a1c:	mov	w18, wzr
  408a20:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a24:	cmp	w17, #0x5
  408a28:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a2c:	cmp	w14, #0x2
  408a30:	mov	w18, w1
  408a34:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a38:	cmp	w17, #0x2
  408a3c:	mov	w18, w1
  408a40:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a44:	cmp	w17, #0x3
  408a48:	b.eq	4089cc <printf@plt+0x752c>  // b.none
  408a4c:	cmp	w14, #0x3
  408a50:	mov	w18, w0
  408a54:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a58:	cmp	w17, #0x1
  408a5c:	mov	w18, w9
  408a60:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a64:	cmp	w14, #0x7
  408a68:	mov	w18, w11
  408a6c:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a70:	cmp	w17, #0x7
  408a74:	mov	w18, w11
  408a78:	b.eq	4089dc <printf@plt+0x753c>  // b.none
  408a7c:	cmp	w17, #0x0
  408a80:	ccmp	w14, #0x1, #0x0, eq  // eq = none
  408a84:	csel	w18, w9, wzr, eq  // eq = none
  408a88:	b	4089dc <printf@plt+0x753c>
  408a8c:	stp	x29, x30, [sp, #-64]!
  408a90:	stp	x24, x23, [sp, #16]
  408a94:	stp	x22, x21, [sp, #32]
  408a98:	stp	x20, x19, [sp, #48]
  408a9c:	mov	x29, sp
  408aa0:	cmp	w1, #0x0
  408aa4:	b.le	408cb0 <printf@plt+0x7810>
  408aa8:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  408aac:	adrp	x11, 42f000 <_Znam@GLIBCXX_3.4>
  408ab0:	adrp	x12, 42f000 <_Znam@GLIBCXX_3.4>
  408ab4:	ldrsw	x9, [x0, #40]
  408ab8:	ldr	w10, [x10, #424]
  408abc:	ldr	w11, [x11, #432]
  408ac0:	ldr	w12, [x12, #428]
  408ac4:	mov	w20, w1
  408ac8:	add	w13, w20, #0x1
  408acc:	mov	x19, x0
  408ad0:	mov	x8, xzr
  408ad4:	mov	w1, wzr
  408ad8:	sub	x13, x13, #0x1
  408adc:	b	408af8 <printf@plt+0x7658>
  408ae0:	cmp	w16, #0x0
  408ae4:	csel	w15, w12, wzr, eq  // eq = none
  408ae8:	add	x8, x8, #0x1
  408aec:	cmp	x13, x8
  408af0:	add	w1, w15, w1
  408af4:	b.eq	408bc0 <printf@plt+0x7720>  // b.none
  408af8:	add	x14, x8, #0x1
  408afc:	cmp	x14, x9
  408b00:	b.ge	408bc0 <printf@plt+0x7720>  // b.tcont
  408b04:	ldr	x14, [x19, #32]
  408b08:	mov	w15, wzr
  408b0c:	add	x16, x14, x8, lsl #3
  408b10:	ldr	x14, [x16]
  408b14:	ldr	w14, [x14, #8]
  408b18:	cmp	w14, #0x8
  408b1c:	b.eq	408ae8 <printf@plt+0x7648>  // b.none
  408b20:	ldr	x16, [x16, #8]
  408b24:	ldr	w17, [x16, #8]
  408b28:	cmp	w17, #0x8
  408b2c:	b.eq	408ae8 <printf@plt+0x7648>  // b.none
  408b30:	ldr	w16, [x19, #16]
  408b34:	cmp	w14, #0x6
  408b38:	b.ne	408b48 <printf@plt+0x76a8>  // b.any
  408b3c:	cmp	w16, #0x0
  408b40:	csel	w15, w10, wzr, eq  // eq = none
  408b44:	b	408ae8 <printf@plt+0x7648>
  408b48:	cmp	w14, #0x4
  408b4c:	mov	w15, wzr
  408b50:	b.eq	408ae8 <printf@plt+0x7648>  // b.none
  408b54:	cmp	w17, #0x5
  408b58:	b.eq	408ae8 <printf@plt+0x7648>  // b.none
  408b5c:	cmp	w14, #0x2
  408b60:	b.eq	408ae0 <printf@plt+0x7640>  // b.none
  408b64:	cmp	w17, #0x2
  408b68:	b.eq	408ae0 <printf@plt+0x7640>  // b.none
  408b6c:	cmp	w17, #0x3
  408b70:	b.ne	408b84 <printf@plt+0x76e4>  // b.any
  408b74:	cmp	w14, #0x3
  408b78:	b.ne	408b8c <printf@plt+0x76ec>  // b.any
  408b7c:	mov	w15, wzr
  408b80:	b	408ae8 <printf@plt+0x7648>
  408b84:	cmp	w14, #0x3
  408b88:	b.ne	408b98 <printf@plt+0x76f8>  // b.any
  408b8c:	cmp	w16, #0x0
  408b90:	csel	w15, w11, wzr, eq  // eq = none
  408b94:	b	408ae8 <printf@plt+0x7648>
  408b98:	cmp	w17, #0x1
  408b9c:	mov	w15, w10
  408ba0:	b.eq	408ae8 <printf@plt+0x7648>  // b.none
  408ba4:	cmp	w14, #0x7
  408ba8:	b.eq	408b3c <printf@plt+0x769c>  // b.none
  408bac:	cmp	w17, #0x7
  408bb0:	b.eq	408b3c <printf@plt+0x769c>  // b.none
  408bb4:	cmp	w17, #0x0
  408bb8:	ccmp	w14, #0x1, #0x0, eq  // eq = none
  408bbc:	b	408b40 <printf@plt+0x76a0>
  408bc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408bc4:	add	x0, x0, #0x956
  408bc8:	bl	4014a0 <printf@plt>
  408bcc:	cmp	w20, #0x1
  408bd0:	b.lt	408cd0 <printf@plt+0x7830>  // b.tstop
  408bd4:	mov	w22, w20
  408bd8:	adrp	x21, 416000 <_ZdlPvm@@Base+0x3c6c>
  408bdc:	mov	x23, xzr
  408be0:	lsl	x24, x22, #3
  408be4:	add	x21, x21, #0x8d5
  408be8:	b	408bf8 <printf@plt+0x7758>
  408bec:	add	x23, x23, #0x8
  408bf0:	cmp	x24, x23
  408bf4:	b.eq	408c28 <printf@plt+0x7788>  // b.none
  408bf8:	ldr	x8, [x19, #32]
  408bfc:	ldr	x0, [x8, x23]
  408c00:	ldr	x8, [x0]
  408c04:	ldr	x8, [x8, #64]
  408c08:	blr	x8
  408c0c:	cbnz	w0, 408bec <printf@plt+0x774c>
  408c10:	ldr	x8, [x19, #32]
  408c14:	mov	x0, x21
  408c18:	ldr	x8, [x8, x23]
  408c1c:	ldr	w1, [x8, #12]
  408c20:	bl	4014a0 <printf@plt>
  408c24:	b	408bec <printf@plt+0x774c>
  408c28:	cmp	w20, #0x1
  408c2c:	b.lt	408cd0 <printf@plt+0x7830>  // b.tstop
  408c30:	mov	x20, xzr
  408c34:	ldr	x8, [x19, #32]
  408c38:	ldr	x0, [x8, x20, lsl #3]
  408c3c:	ldr	x8, [x0]
  408c40:	ldr	x8, [x8, #64]
  408c44:	blr	x8
  408c48:	add	x20, x20, #0x1
  408c4c:	cmp	x20, x22
  408c50:	b.cs	408c58 <printf@plt+0x77b8>  // b.hs, b.nlast
  408c54:	cbz	w0, 408c34 <printf@plt+0x7794>
  408c58:	cbz	w0, 408cd0 <printf@plt+0x7830>
  408c5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408c60:	add	x0, x0, #0x914
  408c64:	bl	4014a0 <printf@plt>
  408c68:	mov	x20, xzr
  408c6c:	lsl	x21, x22, #3
  408c70:	b	408c80 <printf@plt+0x77e0>
  408c74:	add	x20, x20, #0x8
  408c78:	cmp	x21, x20
  408c7c:	b.eq	408cc4 <printf@plt+0x7824>  // b.none
  408c80:	ldr	x8, [x19, #32]
  408c84:	ldr	x0, [x8, x20]
  408c88:	ldr	x8, [x0]
  408c8c:	ldr	x8, [x8, #64]
  408c90:	blr	x8
  408c94:	cbz	w0, 408c74 <printf@plt+0x77d4>
  408c98:	ldr	x8, [x19, #32]
  408c9c:	ldr	x0, [x8, x20]
  408ca0:	ldr	x8, [x0]
  408ca4:	ldr	x8, [x8, #48]
  408ca8:	blr	x8
  408cac:	b	408c74 <printf@plt+0x77d4>
  408cb0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408cb4:	add	x0, x0, #0x956
  408cb8:	mov	w1, wzr
  408cbc:	bl	4014a0 <printf@plt>
  408cc0:	b	408cd0 <printf@plt+0x7830>
  408cc4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  408cc8:	add	x0, x0, #0x5ca
  408ccc:	bl	4014a0 <printf@plt>
  408cd0:	ldp	x20, x19, [sp, #48]
  408cd4:	ldp	x22, x21, [sp, #32]
  408cd8:	ldp	x24, x23, [sp, #16]
  408cdc:	mov	w0, #0xa                   	// #10
  408ce0:	ldp	x29, x30, [sp], #64
  408ce4:	b	4012f0 <putchar@plt>
  408ce8:	stp	x29, x30, [sp, #-32]!
  408cec:	str	x19, [sp, #16]
  408cf0:	mov	x29, sp
  408cf4:	ldr	x8, [x0, #32]
  408cf8:	ldrsw	x9, [x0, #40]
  408cfc:	mov	x19, x0
  408d00:	add	x8, x8, x9, lsl #3
  408d04:	ldur	x0, [x8, #-8]
  408d08:	ldr	x8, [x0]
  408d0c:	ldr	x8, [x8, #64]
  408d10:	blr	x8
  408d14:	cbz	w0, 408d38 <printf@plt+0x7898>
  408d18:	ldr	x8, [x19, #32]
  408d1c:	ldrsw	x9, [x19, #40]
  408d20:	ldr	w1, [x19, #48]
  408d24:	add	x8, x8, x9, lsl #3
  408d28:	ldur	x0, [x8, #-8]
  408d2c:	ldr	x8, [x0]
  408d30:	ldr	x8, [x8, #24]
  408d34:	blr	x8
  408d38:	ldr	x8, [x19, #32]
  408d3c:	ldrsw	x9, [x19, #40]
  408d40:	add	x8, x8, x9, lsl #3
  408d44:	ldur	x0, [x8, #-8]
  408d48:	ldr	x8, [x0]
  408d4c:	ldr	x8, [x8, #32]
  408d50:	blr	x8
  408d54:	ldr	x8, [x19, #32]
  408d58:	ldrsw	x9, [x19, #40]
  408d5c:	ldr	w1, [x19, #12]
  408d60:	ldr	x19, [sp, #16]
  408d64:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  408d68:	add	x8, x8, x9, lsl #3
  408d6c:	ldur	x8, [x8, #-8]
  408d70:	add	x0, x0, #0xd99
  408d74:	ldr	w2, [x8, #12]
  408d78:	ldp	x29, x30, [sp], #32
  408d7c:	b	4014a0 <printf@plt>
  408d80:	stp	x29, x30, [sp, #-80]!
  408d84:	str	x25, [sp, #16]
  408d88:	stp	x24, x23, [sp, #32]
  408d8c:	stp	x22, x21, [sp, #48]
  408d90:	stp	x20, x19, [sp, #64]
  408d94:	mov	x29, sp
  408d98:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408d9c:	ldr	w8, [x21, #3472]
  408da0:	mov	x19, x0
  408da4:	cmp	w8, #0x1
  408da8:	b.ne	408dbc <printf@plt+0x791c>  // b.any
  408dac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  408db0:	add	x0, x0, #0x964
  408db4:	bl	4014a0 <printf@plt>
  408db8:	ldr	w8, [x21, #3472]
  408dbc:	ldr	w9, [x19, #40]
  408dc0:	cmp	w9, #0x1
  408dc4:	b.lt	408f00 <printf@plt+0x7a60>  // b.tstop
  408dc8:	adrp	x23, 42f000 <_Znam@GLIBCXX_3.4>
  408dcc:	adrp	x20, 415000 <_ZdlPvm@@Base+0x2c6c>
  408dd0:	adrp	x24, 42f000 <_Znam@GLIBCXX_3.4>
  408dd4:	adrp	x25, 42f000 <_Znam@GLIBCXX_3.4>
  408dd8:	mov	x22, xzr
  408ddc:	add	x23, x23, #0x1a8
  408de0:	add	x20, x20, #0xe57
  408de4:	add	x24, x24, #0x1ac
  408de8:	add	x25, x25, #0x1b0
  408dec:	b	408e1c <printf@plt+0x797c>
  408df0:	cbz	w10, 408e94 <printf@plt+0x79f4>
  408df4:	ldr	x8, [x19, #32]
  408df8:	ldr	x0, [x8, x22, lsl #3]
  408dfc:	ldr	x8, [x0]
  408e00:	ldr	x8, [x8, #48]
  408e04:	blr	x8
  408e08:	ldrsw	x9, [x19, #40]
  408e0c:	ldr	w8, [x21, #3472]
  408e10:	add	x22, x22, #0x1
  408e14:	cmp	x22, x9
  408e18:	b.ge	408f00 <printf@plt+0x7a60>  // b.tcont
  408e1c:	cbz	x22, 408df4 <printf@plt+0x7954>
  408e20:	cbnz	w8, 408df4 <printf@plt+0x7954>
  408e24:	ldr	x8, [x19, #32]
  408e28:	add	x9, x8, x22, lsl #3
  408e2c:	ldur	x8, [x9, #-8]
  408e30:	ldr	w8, [x8, #8]
  408e34:	cmp	w8, #0x8
  408e38:	b.eq	408df4 <printf@plt+0x7954>  // b.none
  408e3c:	ldr	x9, [x9]
  408e40:	ldr	w9, [x9, #8]
  408e44:	cmp	w9, #0x8
  408e48:	b.eq	408df4 <printf@plt+0x7954>  // b.none
  408e4c:	ldr	w10, [x19, #16]
  408e50:	cmp	w8, #0x6
  408e54:	b.eq	408df0 <printf@plt+0x7950>  // b.none
  408e58:	cmp	w8, #0x4
  408e5c:	b.eq	408df4 <printf@plt+0x7954>  // b.none
  408e60:	cmp	w9, #0x5
  408e64:	b.eq	408df4 <printf@plt+0x7954>  // b.none
  408e68:	cmp	w8, #0x2
  408e6c:	b.eq	408eb0 <printf@plt+0x7a10>  // b.none
  408e70:	cmp	w9, #0x2
  408e74:	b.eq	408eb0 <printf@plt+0x7a10>  // b.none
  408e78:	cmp	w9, #0x3
  408e7c:	b.ne	408ebc <printf@plt+0x7a1c>  // b.any
  408e80:	cbnz	w10, 408df4 <printf@plt+0x7954>
  408e84:	cmp	w8, #0x3
  408e88:	mov	x11, x25
  408e8c:	b.ne	408e98 <printf@plt+0x79f8>  // b.any
  408e90:	b	408df4 <printf@plt+0x7954>
  408e94:	mov	x11, x23
  408e98:	ldr	w1, [x11]
  408e9c:	cmp	w1, #0x1
  408ea0:	b.lt	408df4 <printf@plt+0x7954>  // b.tstop
  408ea4:	mov	x0, x20
  408ea8:	bl	4014a0 <printf@plt>
  408eac:	b	408df4 <printf@plt+0x7954>
  408eb0:	cbnz	w10, 408df4 <printf@plt+0x7954>
  408eb4:	mov	x11, x24
  408eb8:	b	408e98 <printf@plt+0x79f8>
  408ebc:	cmp	w8, #0x3
  408ec0:	b.ne	408ed0 <printf@plt+0x7a30>  // b.any
  408ec4:	cbnz	w10, 408df4 <printf@plt+0x7954>
  408ec8:	mov	x11, x25
  408ecc:	b	408e98 <printf@plt+0x79f8>
  408ed0:	cmp	w9, #0x1
  408ed4:	mov	x11, x23
  408ed8:	b.eq	408e98 <printf@plt+0x79f8>  // b.none
  408edc:	cmp	w8, #0x7
  408ee0:	b.eq	408df0 <printf@plt+0x7950>  // b.none
  408ee4:	cmp	w9, #0x7
  408ee8:	b.eq	408df0 <printf@plt+0x7950>  // b.none
  408eec:	cmp	w8, #0x1
  408ef0:	b.ne	408df4 <printf@plt+0x7954>  // b.any
  408ef4:	mov	x11, x23
  408ef8:	cbz	w9, 408e98 <printf@plt+0x79f8>
  408efc:	b	408df4 <printf@plt+0x7954>
  408f00:	cmp	w8, #0x1
  408f04:	b.ne	408f28 <printf@plt+0x7a88>  // b.any
  408f08:	ldp	x20, x19, [sp, #64]
  408f0c:	ldp	x22, x21, [sp, #48]
  408f10:	ldp	x24, x23, [sp, #32]
  408f14:	ldr	x25, [sp, #16]
  408f18:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  408f1c:	add	x0, x0, #0xd0
  408f20:	ldp	x29, x30, [sp], #80
  408f24:	b	4014a0 <printf@plt>
  408f28:	ldp	x20, x19, [sp, #64]
  408f2c:	ldp	x22, x21, [sp, #48]
  408f30:	ldp	x24, x23, [sp, #32]
  408f34:	ldr	x25, [sp, #16]
  408f38:	ldp	x29, x30, [sp], #80
  408f3c:	ret
  408f40:	stp	x29, x30, [sp, #-48]!
  408f44:	stp	x22, x21, [sp, #16]
  408f48:	stp	x20, x19, [sp, #32]
  408f4c:	mov	x29, sp
  408f50:	ldr	w8, [x0, #40]
  408f54:	cmp	w8, #0x1
  408f58:	b.lt	408f98 <printf@plt+0x7af8>  // b.tstop
  408f5c:	mov	w19, w2
  408f60:	mov	x20, x0
  408f64:	mov	w21, w1
  408f68:	mov	x22, xzr
  408f6c:	ldr	x8, [x20, #32]
  408f70:	mov	w1, w21
  408f74:	mov	w2, w19
  408f78:	ldr	x0, [x8, x22, lsl #3]
  408f7c:	ldr	x8, [x0]
  408f80:	ldr	x8, [x8, #96]
  408f84:	blr	x8
  408f88:	ldrsw	x8, [x20, #40]
  408f8c:	add	x22, x22, #0x1
  408f90:	cmp	x22, x8
  408f94:	b.lt	408f6c <printf@plt+0x7acc>  // b.tstop
  408f98:	ldp	x20, x19, [sp, #32]
  408f9c:	ldp	x22, x21, [sp, #16]
  408fa0:	ldp	x29, x30, [sp], #48
  408fa4:	ret
  408fa8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  408fac:	add	x0, x0, #0x18
  408fb0:	add	x1, x1, #0xa1b
  408fb4:	b	407658 <printf@plt+0x61b8>
  408fb8:	add	x0, x0, #0x18
  408fbc:	b	40719c <printf@plt+0x5cfc>
  408fc0:	stp	x29, x30, [sp, #-32]!
  408fc4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  408fc8:	add	x8, x8, #0x828
  408fcc:	str	x19, [sp, #16]
  408fd0:	mov	x19, x0
  408fd4:	str	x8, [x0], #24
  408fd8:	mov	x29, sp
  408fdc:	bl	407128 <printf@plt+0x5c88>
  408fe0:	mov	x0, x19
  408fe4:	ldr	x19, [sp, #16]
  408fe8:	ldp	x29, x30, [sp], #32
  408fec:	b	407740 <printf@plt+0x62a0>
  408ff0:	stp	x29, x30, [sp, #-32]!
  408ff4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  408ff8:	add	x8, x8, #0x828
  408ffc:	str	x19, [sp, #16]
  409000:	mov	x19, x0
  409004:	str	x8, [x0], #24
  409008:	mov	x29, sp
  40900c:	bl	407128 <printf@plt+0x5c88>
  409010:	mov	x0, x19
  409014:	bl	407740 <printf@plt+0x62a0>
  409018:	mov	x0, x19
  40901c:	ldr	x19, [sp, #16]
  409020:	ldp	x29, x30, [sp], #32
  409024:	b	412388 <_ZdlPv@@Base>
  409028:	stp	x29, x30, [sp, #-48]!
  40902c:	str	x21, [sp, #16]
  409030:	stp	x20, x19, [sp, #32]
  409034:	mov	x29, sp
  409038:	mov	x21, x0
  40903c:	mov	w0, #0x28                  	// #40
  409040:	mov	x19, x1
  409044:	bl	4122e4 <_Znwm@@Base>
  409048:	mov	x20, x0
  40904c:	bl	406bcc <printf@plt+0x572c>
  409050:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  409054:	add	x8, x8, #0x990
  409058:	mov	w9, #0x7                   	// #7
  40905c:	str	wzr, [x20, #16]
  409060:	stp	x21, x19, [x20, #24]
  409064:	str	x8, [x20]
  409068:	str	w9, [x20, #8]
  40906c:	mov	x0, x20
  409070:	ldp	x20, x19, [sp, #32]
  409074:	ldr	x21, [sp, #16]
  409078:	ldp	x29, x30, [sp], #48
  40907c:	ret
  409080:	mov	x19, x0
  409084:	mov	x0, x20
  409088:	bl	412388 <_ZdlPv@@Base>
  40908c:	mov	x0, x19
  409090:	bl	401440 <_Unwind_Resume@plt>
  409094:	stp	x29, x30, [sp, #-48]!
  409098:	str	x21, [sp, #16]
  40909c:	stp	x20, x19, [sp, #32]
  4090a0:	mov	x29, sp
  4090a4:	mov	x21, x0
  4090a8:	mov	w0, #0x28                  	// #40
  4090ac:	mov	x19, x1
  4090b0:	bl	4122e4 <_Znwm@@Base>
  4090b4:	mov	x20, x0
  4090b8:	bl	406bcc <printf@plt+0x572c>
  4090bc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  4090c0:	add	x8, x8, #0x990
  4090c4:	mov	w9, #0x1                   	// #1
  4090c8:	mov	w10, #0x7                   	// #7
  4090cc:	stp	x21, x19, [x20, #24]
  4090d0:	str	x8, [x20]
  4090d4:	str	w9, [x20, #16]
  4090d8:	str	w10, [x20, #8]
  4090dc:	mov	x0, x20
  4090e0:	ldp	x20, x19, [sp, #32]
  4090e4:	ldr	x21, [sp, #16]
  4090e8:	ldp	x29, x30, [sp], #48
  4090ec:	ret
  4090f0:	mov	x19, x0
  4090f4:	mov	x0, x20
  4090f8:	bl	412388 <_ZdlPv@@Base>
  4090fc:	mov	x0, x19
  409100:	bl	401440 <_Unwind_Resume@plt>
  409104:	stp	x29, x30, [sp, #-48]!
  409108:	stp	x22, x21, [sp, #16]
  40910c:	stp	x20, x19, [sp, #32]
  409110:	mov	x29, sp
  409114:	mov	x19, x3
  409118:	mov	x20, x2
  40911c:	mov	w21, w1
  409120:	mov	x22, x0
  409124:	bl	406bcc <printf@plt+0x572c>
  409128:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40912c:	add	x8, x8, #0x990
  409130:	mov	w9, #0x7                   	// #7
  409134:	str	w21, [x22, #16]
  409138:	stp	x20, x19, [x22, #24]
  40913c:	str	x8, [x22]
  409140:	str	w9, [x22, #8]
  409144:	ldp	x20, x19, [sp, #32]
  409148:	ldp	x22, x21, [sp, #16]
  40914c:	ldp	x29, x30, [sp], #48
  409150:	ret
  409154:	stp	x29, x30, [sp, #-32]!
  409158:	str	x19, [sp, #16]
  40915c:	mov	x19, x0
  409160:	ldr	x0, [x0, #24]
  409164:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  409168:	add	x8, x8, #0x990
  40916c:	mov	x29, sp
  409170:	str	x8, [x19]
  409174:	cbz	x0, 409184 <printf@plt+0x7ce4>
  409178:	ldr	x8, [x0]
  40917c:	ldr	x8, [x8, #16]
  409180:	blr	x8
  409184:	ldr	x0, [x19, #32]
  409188:	cbz	x0, 409198 <printf@plt+0x7cf8>
  40918c:	ldr	x8, [x0]
  409190:	ldr	x8, [x8, #16]
  409194:	blr	x8
  409198:	mov	x0, x19
  40919c:	ldr	x19, [sp, #16]
  4091a0:	ldp	x29, x30, [sp], #32
  4091a4:	b	407740 <printf@plt+0x62a0>
  4091a8:	stp	x29, x30, [sp, #-32]!
  4091ac:	str	x19, [sp, #16]
  4091b0:	mov	x19, x0
  4091b4:	ldr	x0, [x0, #24]
  4091b8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  4091bc:	add	x8, x8, #0x990
  4091c0:	mov	x29, sp
  4091c4:	str	x8, [x19]
  4091c8:	cbz	x0, 4091d8 <printf@plt+0x7d38>
  4091cc:	ldr	x8, [x0]
  4091d0:	ldr	x8, [x8, #16]
  4091d4:	blr	x8
  4091d8:	ldr	x0, [x19, #32]
  4091dc:	cbz	x0, 4091ec <printf@plt+0x7d4c>
  4091e0:	ldr	x8, [x0]
  4091e4:	ldr	x8, [x8, #16]
  4091e8:	blr	x8
  4091ec:	mov	x0, x19
  4091f0:	bl	407740 <printf@plt+0x62a0>
  4091f4:	mov	x0, x19
  4091f8:	ldr	x19, [sp, #16]
  4091fc:	ldp	x29, x30, [sp], #32
  409200:	b	412388 <_ZdlPv@@Base>
  409204:	stp	x29, x30, [sp, #-64]!
  409208:	stp	x24, x23, [sp, #16]
  40920c:	stp	x22, x21, [sp, #32]
  409210:	stp	x20, x19, [sp, #48]
  409214:	mov	x29, sp
  409218:	ldr	w8, [x0, #16]
  40921c:	mov	x19, x0
  409220:	mov	w21, w1
  409224:	cbz	w8, 409258 <printf@plt+0x7db8>
  409228:	mov	w0, w21
  40922c:	bl	406820 <printf@plt+0x5380>
  409230:	ldr	w1, [x19, #12]
  409234:	mov	w21, w0
  409238:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40923c:	add	x0, x0, #0x5b8
  409240:	bl	4014a0 <printf@plt>
  409244:	bl	406b90 <printf@plt+0x56f0>
  409248:	ldr	w1, [x19, #12]
  40924c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409250:	add	x0, x0, #0x5ca
  409254:	bl	4014a0 <printf@plt>
  409258:	ldr	x0, [x19, #24]
  40925c:	mov	w1, w21
  409260:	ldr	x8, [x0]
  409264:	ldr	x8, [x8, #24]
  409268:	blr	x8
  40926c:	mov	w22, w0
  409270:	cbz	w0, 409280 <printf@plt+0x7de0>
  409274:	ldr	x8, [x19, #24]
  409278:	ldr	w20, [x8, #12]
  40927c:	b	409284 <printf@plt+0x7de4>
  409280:	mov	w20, wzr
  409284:	ldr	x23, [x19, #32]
  409288:	mov	w0, w21
  40928c:	bl	406830 <printf@plt+0x5390>
  409290:	ldr	x8, [x23]
  409294:	mov	w1, w0
  409298:	mov	x0, x23
  40929c:	ldr	x8, [x8, #24]
  4092a0:	blr	x8
  4092a4:	mov	w21, w0
  4092a8:	cbz	w22, 4092dc <printf@plt+0x7e3c>
  4092ac:	cbz	w21, 4092dc <printf@plt+0x7e3c>
  4092b0:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4092b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4092b8:	add	x1, x1, #0x198
  4092bc:	add	x0, x0, #0x5dc
  4092c0:	mov	x2, x1
  4092c4:	mov	x3, x1
  4092c8:	bl	410ec8 <printf@plt+0xfa28>
  4092cc:	mov	w21, w22
  4092d0:	ldr	w8, [x19, #16]
  4092d4:	cbnz	w8, 4092ec <printf@plt+0x7e4c>
  4092d8:	b	4092fc <printf@plt+0x7e5c>
  4092dc:	ldr	x8, [x19, #32]
  4092e0:	ldr	w20, [x8, #12]
  4092e4:	ldr	w8, [x19, #16]
  4092e8:	cbz	w8, 4092fc <printf@plt+0x7e5c>
  4092ec:	ldr	w1, [x19, #12]
  4092f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4092f4:	add	x0, x0, #0x5f7
  4092f8:	bl	4014a0 <printf@plt>
  4092fc:	ldp	x8, x9, [x19, #24]
  409300:	ldr	w1, [x19, #12]
  409304:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409308:	add	x0, x0, #0xa30
  40930c:	ldr	w2, [x8, #12]
  409310:	ldr	w3, [x9, #12]
  409314:	bl	4014a0 <printf@plt>
  409318:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40931c:	ldr	w8, [x8, #3448]
  409320:	cbnz	w8, 409340 <printf@plt+0x7ea0>
  409324:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409328:	ldr	x3, [x8, #3408]
  40932c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409330:	add	x0, x0, #0xa4d
  409334:	mov	w1, #0x10                  	// #16
  409338:	mov	w2, #0x1                   	// #1
  40933c:	bl	401430 <fwrite@plt>
  409340:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  409344:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  409348:	ldr	w8, [x8, #416]
  40934c:	ldr	w9, [x9, #3652]
  409350:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409354:	add	x0, x0, #0xa5e
  409358:	add	w8, w9, w8
  40935c:	lsl	w1, w8, #1
  409360:	bl	4014a0 <printf@plt>
  409364:	ldp	w1, w8, [x19, #12]
  409368:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40936c:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  409370:	add	x9, x9, #0x1b8
  409374:	add	x10, x10, #0x1b4
  409378:	cmp	w8, #0x0
  40937c:	csel	x8, x10, x9, eq  // eq = none
  409380:	ldr	w2, [x8]
  409384:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409388:	add	x0, x0, #0xa65
  40938c:	bl	4014a0 <printf@plt>
  409390:	ldp	w1, w8, [x19, #12]
  409394:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  409398:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40939c:	add	x9, x9, #0x1c0
  4093a0:	add	x10, x10, #0x1bc
  4093a4:	cmp	w8, #0x0
  4093a8:	csel	x8, x10, x9, eq  // eq = none
  4093ac:	ldr	w2, [x8]
  4093b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4093b4:	add	x0, x0, #0xa73
  4093b8:	bl	4014a0 <printf@plt>
  4093bc:	ldr	x8, [x19, #24]
  4093c0:	ldp	w1, w9, [x19, #12]
  4093c4:	adrp	x23, 42f000 <_Znam@GLIBCXX_3.4>
  4093c8:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  4093cc:	ldr	w5, [x23, #468]
  4093d0:	ldr	w4, [x22, #452]
  4093d4:	ldr	w2, [x8, #12]
  4093d8:	cmp	w9, #0x0
  4093dc:	mov	w24, #0x3                   	// #3
  4093e0:	csinc	w8, w24, wzr, eq  // eq = none
  4093e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4093e8:	mul	w6, w8, w5
  4093ec:	add	x0, x0, #0xa81
  4093f0:	mov	w3, w1
  4093f4:	bl	4014a0 <printf@plt>
  4093f8:	ldr	x8, [x19, #32]
  4093fc:	ldp	w1, w9, [x19, #12]
  409400:	ldr	w5, [x23, #468]
  409404:	ldr	w4, [x22, #452]
  409408:	ldr	w2, [x8, #12]
  40940c:	cmp	w9, #0x0
  409410:	csinc	w8, w24, wzr, eq  // eq = none
  409414:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409418:	mul	w6, w8, w5
  40941c:	add	x0, x0, #0xab3
  409420:	mov	w3, w1
  409424:	bl	4014a0 <printf@plt>
  409428:	ldr	x8, [x19, #24]
  40942c:	ldr	w1, [x19, #12]
  409430:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409434:	add	x0, x0, #0xae5
  409438:	ldr	w3, [x8, #12]
  40943c:	mov	w2, w1
  409440:	bl	4014a0 <printf@plt>
  409444:	ldr	x8, [x19, #32]
  409448:	ldr	w1, [x19, #12]
  40944c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409450:	add	x0, x0, #0xb01
  409454:	ldr	w3, [x8, #12]
  409458:	mov	w2, w1
  40945c:	bl	4014a0 <printf@plt>
  409460:	cbz	w21, 409478 <printf@plt+0x7fd8>
  409464:	ldr	w1, [x19, #12]
  409468:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40946c:	add	x0, x0, #0xb1d
  409470:	mov	w2, w20
  409474:	bl	4014a0 <printf@plt>
  409478:	mov	w0, w21
  40947c:	ldp	x20, x19, [sp, #48]
  409480:	ldp	x22, x21, [sp, #32]
  409484:	ldp	x24, x23, [sp, #16]
  409488:	ldp	x29, x30, [sp], #64
  40948c:	ret
  409490:	stp	x29, x30, [sp, #-64]!
  409494:	stp	x24, x23, [sp, #16]
  409498:	stp	x22, x21, [sp, #32]
  40949c:	stp	x20, x19, [sp, #48]
  4094a0:	mov	x29, sp
  4094a4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4094a8:	ldr	w8, [x8, #3472]
  4094ac:	mov	x19, x0
  4094b0:	cmp	w8, #0x1
  4094b4:	b.eq	40964c <printf@plt+0x81ac>  // b.none
  4094b8:	cbnz	w8, 409694 <printf@plt+0x81f4>
  4094bc:	ldr	w8, [x19, #16]
  4094c0:	cbz	w8, 4094d4 <printf@plt+0x8034>
  4094c4:	ldr	w1, [x19, #12]
  4094c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4094cc:	add	x0, x0, #0x717
  4094d0:	bl	4014a0 <printf@plt>
  4094d4:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  4094d8:	add	x20, x20, #0x725
  4094dc:	mov	x0, x20
  4094e0:	bl	4014a0 <printf@plt>
  4094e4:	ldr	w1, [x19, #12]
  4094e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4094ec:	add	x0, x0, #0x72c
  4094f0:	bl	4014a0 <printf@plt>
  4094f4:	ldr	x8, [x19, #24]
  4094f8:	ldr	w1, [x19, #12]
  4094fc:	adrp	x21, 416000 <_ZdlPvm@@Base+0x3c6c>
  409500:	add	x21, x21, #0xb3f
  409504:	ldr	w2, [x8, #12]
  409508:	mov	x0, x21
  40950c:	bl	4014a0 <printf@plt>
  409510:	ldr	x0, [x19, #24]
  409514:	ldr	x8, [x0]
  409518:	ldr	x8, [x8, #48]
  40951c:	blr	x8
  409520:	adrp	x22, 419000 <_ZdlPvm@@Base+0x6c6c>
  409524:	add	x22, x22, #0x5ca
  409528:	mov	x0, x22
  40952c:	bl	4014a0 <printf@plt>
  409530:	mov	x0, x20
  409534:	bl	4014a0 <printf@plt>
  409538:	ldr	w1, [x19, #12]
  40953c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409540:	add	x0, x0, #0x764
  409544:	bl	4014a0 <printf@plt>
  409548:	ldr	x8, [x19, #32]
  40954c:	ldr	w1, [x19, #12]
  409550:	mov	x0, x21
  409554:	ldr	w2, [x8, #12]
  409558:	bl	4014a0 <printf@plt>
  40955c:	ldr	x0, [x19, #32]
  409560:	ldr	x8, [x0]
  409564:	ldr	x8, [x8, #48]
  409568:	blr	x8
  40956c:	mov	x0, x22
  409570:	bl	4014a0 <printf@plt>
  409574:	ldr	w8, [x19, #16]
  409578:	cbz	w8, 40958c <printf@plt+0x80ec>
  40957c:	ldr	w1, [x19, #12]
  409580:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409584:	add	x0, x0, #0x79b
  409588:	bl	4014a0 <printf@plt>
  40958c:	adrp	x21, 42f000 <_Znam@GLIBCXX_3.4>
  409590:	ldr	w1, [x21, #416]
  409594:	adrp	x20, 415000 <_ZdlPvm@@Base+0x2c6c>
  409598:	add	x20, x20, #0xe57
  40959c:	mov	x0, x20
  4095a0:	bl	4014a0 <printf@plt>
  4095a4:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  4095a8:	ldr	w1, [x22, #452]
  4095ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4095b0:	add	x0, x0, #0xb5a
  4095b4:	bl	4014a0 <printf@plt>
  4095b8:	adrp	x23, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4095bc:	ldr	w8, [x23, #3448]
  4095c0:	adrp	x24, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4095c4:	ldr	x1, [x24, #3408]
  4095c8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3c6c>
  4095cc:	adrp	x10, 416000 <_ZdlPvm@@Base+0x3c6c>
  4095d0:	add	x9, x9, #0xb63
  4095d4:	add	x10, x10, #0xb68
  4095d8:	cmp	w8, #0x0
  4095dc:	csel	x0, x10, x9, eq  // eq = none
  4095e0:	bl	4011f0 <fputs@plt>
  4095e4:	ldr	w8, [x21, #416]
  4095e8:	ldr	w1, [x19, #12]
  4095ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4095f0:	add	x0, x0, #0xb6c
  4095f4:	lsl	w2, w8, #1
  4095f8:	bl	4014a0 <printf@plt>
  4095fc:	ldr	w8, [x23, #3448]
  409600:	ldr	x1, [x24, #3408]
  409604:	adrp	x9, 418000 <_ZdlPvm@@Base+0x5c6c>
  409608:	adrp	x10, 418000 <_ZdlPvm@@Base+0x5c6c>
  40960c:	add	x9, x9, #0x90f
  409610:	add	x10, x10, #0x919
  409614:	cmp	w8, #0x0
  409618:	csel	x0, x10, x9, eq  // eq = none
  40961c:	bl	4011f0 <fputs@plt>
  409620:	ldr	w1, [x22, #452]
  409624:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409628:	add	x0, x0, #0xb7a
  40962c:	bl	4014a0 <printf@plt>
  409630:	ldr	w1, [x21, #416]
  409634:	mov	x0, x20
  409638:	ldp	x20, x19, [sp, #48]
  40963c:	ldp	x22, x21, [sp, #32]
  409640:	ldp	x24, x23, [sp, #16]
  409644:	ldp	x29, x30, [sp], #64
  409648:	b	4014a0 <printf@plt>
  40964c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409650:	add	x0, x0, #0xb82
  409654:	bl	4014a0 <printf@plt>
  409658:	ldr	x0, [x19, #24]
  40965c:	ldr	x8, [x0]
  409660:	ldr	x8, [x8, #48]
  409664:	blr	x8
  409668:	ldr	x0, [x19, #32]
  40966c:	ldr	x8, [x0]
  409670:	ldr	x8, [x8, #48]
  409674:	blr	x8
  409678:	ldp	x20, x19, [sp, #48]
  40967c:	ldp	x22, x21, [sp, #32]
  409680:	ldp	x24, x23, [sp, #16]
  409684:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409688:	add	x0, x0, #0xb8a
  40968c:	ldp	x29, x30, [sp], #64
  409690:	b	4014a0 <printf@plt>
  409694:	ldp	x20, x19, [sp, #48]
  409698:	ldp	x22, x21, [sp, #32]
  40969c:	ldp	x24, x23, [sp, #16]
  4096a0:	ldp	x29, x30, [sp], #64
  4096a4:	ret
  4096a8:	stp	x29, x30, [sp, #-32]!
  4096ac:	stp	x20, x19, [sp, #16]
  4096b0:	mov	x29, sp
  4096b4:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4096b8:	ldr	x3, [x20, #3416]
  4096bc:	mov	x19, x0
  4096c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  4096c4:	add	x0, x0, #0xe2
  4096c8:	mov	w1, #0x2                   	// #2
  4096cc:	mov	w2, #0x1                   	// #1
  4096d0:	bl	401430 <fwrite@plt>
  4096d4:	ldr	x0, [x19, #24]
  4096d8:	ldr	x8, [x0]
  4096dc:	ldr	x8, [x8]
  4096e0:	blr	x8
  4096e4:	ldr	w8, [x19, #16]
  4096e8:	ldr	x3, [x20, #3416]
  4096ec:	cbnz	w8, 409700 <printf@plt+0x8260>
  4096f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  4096f4:	add	x0, x0, #0xba3
  4096f8:	mov	w1, #0xa                   	// #10
  4096fc:	b	40970c <printf@plt+0x826c>
  409700:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  409704:	add	x0, x0, #0xb93
  409708:	mov	w1, #0xf                   	// #15
  40970c:	mov	w2, #0x1                   	// #1
  409710:	bl	401430 <fwrite@plt>
  409714:	ldr	x0, [x19, #32]
  409718:	ldr	x8, [x0]
  40971c:	ldr	x8, [x8]
  409720:	blr	x8
  409724:	ldr	x3, [x20, #3416]
  409728:	ldp	x20, x19, [sp, #16]
  40972c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  409730:	add	x0, x0, #0x92c
  409734:	mov	w1, #0x2                   	// #2
  409738:	mov	w2, #0x1                   	// #1
  40973c:	ldp	x29, x30, [sp], #32
  409740:	b	401430 <fwrite@plt>
  409744:	stp	x29, x30, [sp, #-32]!
  409748:	stp	x20, x19, [sp, #16]
  40974c:	mov	x29, sp
  409750:	mov	x19, x0
  409754:	ldr	x0, [x0, #24]
  409758:	add	w20, w1, #0x1
  40975c:	mov	w1, w20
  409760:	ldr	x8, [x0]
  409764:	ldr	x8, [x8, #112]
  409768:	blr	x8
  40976c:	ldr	x0, [x19, #32]
  409770:	mov	w1, w20
  409774:	ldp	x20, x19, [sp, #16]
  409778:	ldr	x8, [x0]
  40977c:	ldr	x2, [x8, #112]
  409780:	ldp	x29, x30, [sp], #32
  409784:	br	x2
  409788:	stp	x29, x30, [sp, #-48]!
  40978c:	str	x21, [sp, #16]
  409790:	stp	x20, x19, [sp, #32]
  409794:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  409798:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40979c:	mov	x19, x0
  4097a0:	add	x20, x20, #0x480
  4097a4:	add	x21, x21, #0x770
  4097a8:	mov	x29, sp
  4097ac:	ldr	x0, [x20]
  4097b0:	mov	x1, x19
  4097b4:	bl	4013c0 <strcmp@plt>
  4097b8:	cbz	w0, 4097d0 <printf@plt+0x8330>
  4097bc:	add	x20, x20, #0x10
  4097c0:	cmp	x20, x21
  4097c4:	b.cc	4097ac <printf@plt+0x830c>  // b.lo, b.ul, b.last
  4097c8:	mov	x0, xzr
  4097cc:	b	4097d4 <printf@plt+0x8334>
  4097d0:	ldr	x0, [x20, #8]
  4097d4:	ldp	x20, x19, [sp, #32]
  4097d8:	ldr	x21, [sp, #16]
  4097dc:	ldp	x29, x30, [sp], #48
  4097e0:	ret
  4097e4:	str	xzr, [x0]
  4097e8:	ret
  4097ec:	stp	xzr, xzr, [x0]
  4097f0:	ret
  4097f4:	stp	x29, x30, [sp, #-32]!
  4097f8:	str	x19, [sp, #16]
  4097fc:	mov	x29, sp
  409800:	mov	w8, #0x11                  	// #17
  409804:	mov	x19, x0
  409808:	str	w8, [x0, #8]
  40980c:	mov	w0, #0x110                 	// #272
  409810:	bl	4011e0 <_Znam@plt>
  409814:	movi	v0.2d, #0x0
  409818:	stp	q0, q0, [x0]
  40981c:	stp	q0, q0, [x0, #32]
  409820:	stp	q0, q0, [x0, #64]
  409824:	stp	q0, q0, [x0, #96]
  409828:	stp	q0, q0, [x0, #128]
  40982c:	stp	q0, q0, [x0, #160]
  409830:	stp	q0, q0, [x0, #192]
  409834:	stp	q0, q0, [x0, #224]
  409838:	str	q0, [x0, #256]
  40983c:	str	x0, [x19]
  409840:	str	wzr, [x19, #12]
  409844:	ldr	x19, [sp, #16]
  409848:	ldp	x29, x30, [sp], #32
  40984c:	ret
  409850:	stp	x29, x30, [sp, #-48]!
  409854:	stp	x20, x19, [sp, #32]
  409858:	mov	x19, x0
  40985c:	ldr	w8, [x0, #8]
  409860:	ldr	x0, [x0]
  409864:	str	x21, [sp, #16]
  409868:	mov	x29, sp
  40986c:	cbz	w8, 409898 <printf@plt+0x83f8>
  409870:	mov	x20, xzr
  409874:	mov	x21, xzr
  409878:	ldr	x0, [x0, x20]
  40987c:	bl	401280 <free@plt>
  409880:	ldr	w8, [x19, #8]
  409884:	ldr	x0, [x19]
  409888:	add	x21, x21, #0x1
  40988c:	add	x20, x20, #0x10
  409890:	cmp	x21, x8
  409894:	b.cc	409878 <printf@plt+0x83d8>  // b.lo, b.ul, b.last
  409898:	cbz	x0, 4098ac <printf@plt+0x840c>
  40989c:	ldp	x20, x19, [sp, #32]
  4098a0:	ldr	x21, [sp, #16]
  4098a4:	ldp	x29, x30, [sp], #48
  4098a8:	b	401390 <_ZdaPv@plt>
  4098ac:	ldp	x20, x19, [sp, #32]
  4098b0:	ldr	x21, [sp, #16]
  4098b4:	ldp	x29, x30, [sp], #48
  4098b8:	ret
  4098bc:	stp	x29, x30, [sp, #-96]!
  4098c0:	stp	x28, x27, [sp, #16]
  4098c4:	stp	x26, x25, [sp, #32]
  4098c8:	stp	x24, x23, [sp, #48]
  4098cc:	stp	x22, x21, [sp, #64]
  4098d0:	stp	x20, x19, [sp, #80]
  4098d4:	mov	x29, sp
  4098d8:	mov	x19, x2
  4098dc:	mov	x21, x1
  4098e0:	mov	x20, x0
  4098e4:	cbnz	x1, 4098f8 <printf@plt+0x8458>
  4098e8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  4098ec:	add	x1, x1, #0x93b
  4098f0:	mov	w0, #0x1df                 	// #479
  4098f4:	bl	41082c <printf@plt+0xf38c>
  4098f8:	mov	x0, x21
  4098fc:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409900:	ldr	w24, [x20, #8]
  409904:	ldr	x22, [x20]
  409908:	mov	x23, x0
  40990c:	udiv	x8, x0, x24
  409910:	msub	x27, x8, x24, x0
  409914:	lsl	x8, x27, #4
  409918:	ldr	x25, [x22, x8]
  40991c:	cbz	x25, 409968 <printf@plt+0x84c8>
  409920:	mov	x0, x25
  409924:	mov	x1, x21
  409928:	bl	4013c0 <strcmp@plt>
  40992c:	cbz	w0, 40995c <printf@plt+0x84bc>
  409930:	cmp	w27, #0x0
  409934:	csel	w8, w24, w27, eq  // eq = none
  409938:	sub	w27, w8, #0x1
  40993c:	lsl	x8, x27, #4
  409940:	ldr	x25, [x22, x8]
  409944:	cbz	x25, 409968 <printf@plt+0x84c8>
  409948:	mov	x0, x25
  40994c:	mov	x1, x21
  409950:	bl	4013c0 <strcmp@plt>
  409954:	cbnz	w0, 409930 <printf@plt+0x8490>
  409958:	mov	w27, w27
  40995c:	add	x8, x22, x27, lsl #4
  409960:	str	x19, [x8, #8]
  409964:	b	409ab4 <printf@plt+0x8614>
  409968:	cbz	x19, 409a3c <printf@plt+0x859c>
  40996c:	ldr	w8, [x20, #12]
  409970:	cmp	w24, w8, lsl #2
  409974:	b.hi	409a80 <printf@plt+0x85e0>  // b.pmore
  409978:	mov	w0, w24
  40997c:	bl	412414 <_ZdlPvm@@Base+0x80>
  409980:	mov	w28, w0
  409984:	lsl	x27, x28, #4
  409988:	mov	w25, w0
  40998c:	str	w0, [x20, #8]
  409990:	mov	x0, x27
  409994:	bl	4011e0 <_Znam@plt>
  409998:	mov	x26, x0
  40999c:	cbz	w25, 4099b0 <printf@plt+0x8510>
  4099a0:	mov	x0, x26
  4099a4:	mov	w1, wzr
  4099a8:	mov	x2, x27
  4099ac:	bl	401290 <memset@plt>
  4099b0:	str	x26, [x20]
  4099b4:	cbz	w24, 409a50 <printf@plt+0x85b0>
  4099b8:	mov	x25, xzr
  4099bc:	b	4099d0 <printf@plt+0x8530>
  4099c0:	bl	401280 <free@plt>
  4099c4:	add	x25, x25, #0x1
  4099c8:	cmp	x25, x24
  4099cc:	b.eq	409a44 <printf@plt+0x85a4>  // b.none
  4099d0:	add	x26, x22, x25, lsl #4
  4099d4:	ldr	x0, [x26]
  4099d8:	cbz	x0, 4099c4 <printf@plt+0x8524>
  4099dc:	mov	x27, x26
  4099e0:	ldr	x8, [x27, #8]!
  4099e4:	cbz	x8, 4099c0 <printf@plt+0x8520>
  4099e8:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  4099ec:	ldr	w10, [x20, #8]
  4099f0:	ldr	x8, [x20]
  4099f4:	udiv	x9, x0, x10
  4099f8:	msub	x9, x9, x10, x0
  4099fc:	add	x11, x8, x9, lsl #4
  409a00:	ldr	x12, [x11]
  409a04:	cbz	x12, 409a24 <printf@plt+0x8584>
  409a08:	cmp	w9, #0x0
  409a0c:	csel	w9, w10, w9, eq  // eq = none
  409a10:	sub	w9, w9, #0x1
  409a14:	add	x11, x8, w9, uxtw #4
  409a18:	ldr	x12, [x11]
  409a1c:	cbnz	x12, 409a08 <printf@plt+0x8568>
  409a20:	mov	w9, w9
  409a24:	ldr	x10, [x26]
  409a28:	add	x8, x8, x9, lsl #4
  409a2c:	str	x10, [x11]
  409a30:	ldr	x10, [x27]
  409a34:	str	x10, [x8, #8]
  409a38:	b	4099c4 <printf@plt+0x8524>
  409a3c:	mov	x25, xzr
  409a40:	b	409ab4 <printf@plt+0x8614>
  409a44:	ldr	w28, [x20, #8]
  409a48:	ldr	x26, [x20]
  409a4c:	mov	w25, w28
  409a50:	udiv	x8, x23, x28
  409a54:	msub	x27, x8, x28, x23
  409a58:	lsl	x8, x27, #4
  409a5c:	ldr	x8, [x26, x8]
  409a60:	cbz	x8, 409a74 <printf@plt+0x85d4>
  409a64:	cmp	w27, #0x0
  409a68:	csel	w8, w25, w27, eq  // eq = none
  409a6c:	sub	w27, w8, #0x1
  409a70:	b	409a58 <printf@plt+0x85b8>
  409a74:	cbz	x22, 409a80 <printf@plt+0x85e0>
  409a78:	mov	x0, x22
  409a7c:	bl	401390 <_ZdaPv@plt>
  409a80:	mov	x0, x21
  409a84:	bl	401220 <strlen@plt>
  409a88:	add	x0, x0, #0x1
  409a8c:	bl	4013e0 <malloc@plt>
  409a90:	mov	x1, x21
  409a94:	mov	x25, x0
  409a98:	bl	4012d0 <strcpy@plt>
  409a9c:	ldr	x8, [x20]
  409aa0:	add	x8, x8, w27, uxtw #4
  409aa4:	stp	x0, x19, [x8]
  409aa8:	ldr	w8, [x20, #12]
  409aac:	add	w8, w8, #0x1
  409ab0:	str	w8, [x20, #12]
  409ab4:	mov	x0, x25
  409ab8:	ldp	x20, x19, [sp, #80]
  409abc:	ldp	x22, x21, [sp, #64]
  409ac0:	ldp	x24, x23, [sp, #48]
  409ac4:	ldp	x26, x25, [sp, #32]
  409ac8:	ldp	x28, x27, [sp, #16]
  409acc:	ldp	x29, x30, [sp], #96
  409ad0:	ret
  409ad4:	stp	x29, x30, [sp, #-48]!
  409ad8:	stp	x22, x21, [sp, #16]
  409adc:	stp	x20, x19, [sp, #32]
  409ae0:	mov	x29, sp
  409ae4:	mov	x19, x1
  409ae8:	mov	x20, x0
  409aec:	cbnz	x1, 409b00 <printf@plt+0x8660>
  409af0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409af4:	add	x1, x1, #0x93b
  409af8:	mov	w0, #0x1df                 	// #479
  409afc:	bl	41082c <printf@plt+0xf38c>
  409b00:	mov	x0, x19
  409b04:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409b08:	ldr	w22, [x20, #8]
  409b0c:	ldr	x20, [x20]
  409b10:	udiv	x8, x0, x22
  409b14:	msub	x21, x8, x22, x0
  409b18:	lsl	x8, x21, #4
  409b1c:	ldr	x0, [x20, x8]
  409b20:	cbz	x0, 409b60 <printf@plt+0x86c0>
  409b24:	mov	x1, x19
  409b28:	bl	4013c0 <strcmp@plt>
  409b2c:	cbz	w0, 409b58 <printf@plt+0x86b8>
  409b30:	cmp	w21, #0x0
  409b34:	csel	w8, w22, w21, eq  // eq = none
  409b38:	sub	w21, w8, #0x1
  409b3c:	lsl	x8, x21, #4
  409b40:	ldr	x0, [x20, x8]
  409b44:	cbz	x0, 409b60 <printf@plt+0x86c0>
  409b48:	mov	x1, x19
  409b4c:	bl	4013c0 <strcmp@plt>
  409b50:	cbnz	w0, 409b30 <printf@plt+0x8690>
  409b54:	mov	w21, w21
  409b58:	add	x8, x20, x21, lsl #4
  409b5c:	ldr	x0, [x8, #8]
  409b60:	ldp	x20, x19, [sp, #32]
  409b64:	ldp	x22, x21, [sp, #16]
  409b68:	ldp	x29, x30, [sp], #48
  409b6c:	ret
  409b70:	stp	x29, x30, [sp, #-80]!
  409b74:	str	x25, [sp, #16]
  409b78:	stp	x24, x23, [sp, #32]
  409b7c:	stp	x22, x21, [sp, #48]
  409b80:	stp	x20, x19, [sp, #64]
  409b84:	mov	x29, sp
  409b88:	ldr	x21, [x1]
  409b8c:	mov	x19, x1
  409b90:	mov	x20, x0
  409b94:	cbnz	x21, 409ba8 <printf@plt+0x8708>
  409b98:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409b9c:	add	x1, x1, #0x93b
  409ba0:	mov	w0, #0x1df                 	// #479
  409ba4:	bl	41082c <printf@plt+0xf38c>
  409ba8:	mov	x0, x21
  409bac:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409bb0:	ldr	w24, [x20, #8]
  409bb4:	ldr	x25, [x20]
  409bb8:	udiv	x8, x0, x24
  409bbc:	msub	x23, x8, x24, x0
  409bc0:	lsl	x8, x23, #4
  409bc4:	ldr	x22, [x25, x8]
  409bc8:	cbz	x22, 409c1c <printf@plt+0x877c>
  409bcc:	mov	x0, x22
  409bd0:	mov	x1, x21
  409bd4:	bl	4013c0 <strcmp@plt>
  409bd8:	cbz	w0, 409c08 <printf@plt+0x8768>
  409bdc:	cmp	w23, #0x0
  409be0:	csel	w8, w24, w23, eq  // eq = none
  409be4:	sub	w23, w8, #0x1
  409be8:	lsl	x8, x23, #4
  409bec:	ldr	x22, [x25, x8]
  409bf0:	cbz	x22, 409c1c <printf@plt+0x877c>
  409bf4:	mov	x0, x22
  409bf8:	mov	x1, x21
  409bfc:	bl	4013c0 <strcmp@plt>
  409c00:	cbnz	w0, 409bdc <printf@plt+0x873c>
  409c04:	mov	w23, w23
  409c08:	str	x22, [x19]
  409c0c:	ldr	x8, [x20]
  409c10:	add	x8, x8, x23, lsl #4
  409c14:	ldr	x0, [x8, #8]
  409c18:	b	409c20 <printf@plt+0x8780>
  409c1c:	mov	x0, xzr
  409c20:	ldp	x20, x19, [sp, #64]
  409c24:	ldp	x22, x21, [sp, #48]
  409c28:	ldp	x24, x23, [sp, #32]
  409c2c:	ldr	x25, [sp, #16]
  409c30:	ldp	x29, x30, [sp], #80
  409c34:	ret
  409c38:	str	x1, [x0]
  409c3c:	str	wzr, [x0, #8]
  409c40:	ret
  409c44:	ldr	x10, [x0]
  409c48:	ldr	w8, [x0, #8]
  409c4c:	ldr	w9, [x10, #8]
  409c50:	cmp	w8, w9
  409c54:	b.cs	409c7c <printf@plt+0x87dc>  // b.hs, b.nlast
  409c58:	ldr	x10, [x10]
  409c5c:	add	x11, x10, x8, lsl #4
  409c60:	ldr	x12, [x11]
  409c64:	cbnz	x12, 409c84 <printf@plt+0x87e4>
  409c68:	add	x8, x8, #0x1
  409c6c:	cmp	w9, w8
  409c70:	add	x11, x11, #0x10
  409c74:	str	w8, [x0, #8]
  409c78:	b.ne	409c60 <printf@plt+0x87c0>  // b.any
  409c7c:	mov	w0, wzr
  409c80:	ret
  409c84:	str	x12, [x1]
  409c88:	add	x9, x10, w8, uxtw #4
  409c8c:	ldr	x9, [x9, #8]
  409c90:	add	w8, w8, #0x1
  409c94:	str	x9, [x2]
  409c98:	str	w8, [x0, #8]
  409c9c:	mov	w0, #0x1                   	// #1
  409ca0:	ret
  409ca4:	stp	x29, x30, [sp, #-64]!
  409ca8:	str	x23, [sp, #16]
  409cac:	stp	x22, x21, [sp, #32]
  409cb0:	stp	x20, x19, [sp, #48]
  409cb4:	mov	x29, sp
  409cb8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  409cbc:	add	x0, x0, #0x12b
  409cc0:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409cc4:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x22a8>
  409cc8:	add	x20, x20, #0x660
  409ccc:	ldr	w23, [x20, #8]
  409cd0:	ldr	x21, [x20]
  409cd4:	udiv	x8, x0, x23
  409cd8:	msub	x22, x8, x23, x0
  409cdc:	lsl	x8, x22, #4
  409ce0:	ldr	x0, [x21, x8]
  409ce4:	cbz	x0, 409d34 <printf@plt+0x8894>
  409ce8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409cec:	add	x1, x1, #0x12b
  409cf0:	bl	4013c0 <strcmp@plt>
  409cf4:	cbz	w0, 409d28 <printf@plt+0x8888>
  409cf8:	adrp	x19, 417000 <_ZdlPvm@@Base+0x4c6c>
  409cfc:	add	x19, x19, #0x12b
  409d00:	cmp	w22, #0x0
  409d04:	csel	w8, w23, w22, eq  // eq = none
  409d08:	sub	w22, w8, #0x1
  409d0c:	lsl	x8, x22, #4
  409d10:	ldr	x0, [x21, x8]
  409d14:	cbz	x0, 409d34 <printf@plt+0x8894>
  409d18:	mov	x1, x19
  409d1c:	bl	4013c0 <strcmp@plt>
  409d20:	cbnz	w0, 409d00 <printf@plt+0x8860>
  409d24:	mov	w22, w22
  409d28:	add	x8, x21, x22, lsl #4
  409d2c:	ldr	x19, [x8, #8]
  409d30:	cbnz	x19, 409d5c <printf@plt+0x88bc>
  409d34:	mov	w0, #0x8                   	// #8
  409d38:	bl	4011e0 <_Znam@plt>
  409d3c:	mov	x19, x0
  409d40:	str	xzr, [x0]
  409d44:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  409d48:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409d4c:	add	x0, x0, #0x660
  409d50:	add	x1, x1, #0x12b
  409d54:	mov	x2, x19
  409d58:	bl	4098bc <printf@plt+0x841c>
  409d5c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  409d60:	mov	w8, #0x2                   	// #2
  409d64:	add	x0, x0, #0x105
  409d68:	str	w8, [x19]
  409d6c:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409d70:	ldr	w23, [x20, #8]
  409d74:	ldr	x21, [x20]
  409d78:	udiv	x8, x0, x23
  409d7c:	msub	x22, x8, x23, x0
  409d80:	lsl	x8, x22, #4
  409d84:	ldr	x0, [x21, x8]
  409d88:	cbz	x0, 409dd8 <printf@plt+0x8938>
  409d8c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409d90:	add	x1, x1, #0x105
  409d94:	bl	4013c0 <strcmp@plt>
  409d98:	cbz	w0, 409dcc <printf@plt+0x892c>
  409d9c:	adrp	x19, 417000 <_ZdlPvm@@Base+0x4c6c>
  409da0:	add	x19, x19, #0x105
  409da4:	cmp	w22, #0x0
  409da8:	csel	w8, w23, w22, eq  // eq = none
  409dac:	sub	w22, w8, #0x1
  409db0:	lsl	x8, x22, #4
  409db4:	ldr	x0, [x21, x8]
  409db8:	cbz	x0, 409dd8 <printf@plt+0x8938>
  409dbc:	mov	x1, x19
  409dc0:	bl	4013c0 <strcmp@plt>
  409dc4:	cbnz	w0, 409da4 <printf@plt+0x8904>
  409dc8:	mov	w22, w22
  409dcc:	add	x8, x21, x22, lsl #4
  409dd0:	ldr	x19, [x8, #8]
  409dd4:	cbnz	x19, 409e00 <printf@plt+0x8960>
  409dd8:	mov	w0, #0x8                   	// #8
  409ddc:	bl	4011e0 <_Znam@plt>
  409de0:	mov	x19, x0
  409de4:	str	xzr, [x0]
  409de8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  409dec:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409df0:	add	x0, x0, #0x660
  409df4:	add	x1, x1, #0x105
  409df8:	mov	x2, x19
  409dfc:	bl	4098bc <printf@plt+0x841c>
  409e00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  409e04:	mov	w8, #0x2                   	// #2
  409e08:	add	x0, x0, #0x82
  409e0c:	str	w8, [x19]
  409e10:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409e14:	ldr	w23, [x20, #8]
  409e18:	ldr	x21, [x20]
  409e1c:	udiv	x8, x0, x23
  409e20:	msub	x22, x8, x23, x0
  409e24:	lsl	x8, x22, #4
  409e28:	ldr	x0, [x21, x8]
  409e2c:	cbz	x0, 409e7c <printf@plt+0x89dc>
  409e30:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409e34:	add	x1, x1, #0x82
  409e38:	bl	4013c0 <strcmp@plt>
  409e3c:	cbz	w0, 409e70 <printf@plt+0x89d0>
  409e40:	adrp	x19, 417000 <_ZdlPvm@@Base+0x4c6c>
  409e44:	add	x19, x19, #0x82
  409e48:	cmp	w22, #0x0
  409e4c:	csel	w8, w23, w22, eq  // eq = none
  409e50:	sub	w22, w8, #0x1
  409e54:	lsl	x8, x22, #4
  409e58:	ldr	x0, [x21, x8]
  409e5c:	cbz	x0, 409e7c <printf@plt+0x89dc>
  409e60:	mov	x1, x19
  409e64:	bl	4013c0 <strcmp@plt>
  409e68:	cbnz	w0, 409e48 <printf@plt+0x89a8>
  409e6c:	mov	w22, w22
  409e70:	add	x8, x21, x22, lsl #4
  409e74:	ldr	x19, [x8, #8]
  409e78:	cbnz	x19, 409ea4 <printf@plt+0x8a04>
  409e7c:	mov	w0, #0x8                   	// #8
  409e80:	bl	4011e0 <_Znam@plt>
  409e84:	mov	x19, x0
  409e88:	str	xzr, [x0]
  409e8c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  409e90:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409e94:	add	x0, x0, #0x660
  409e98:	add	x1, x1, #0x82
  409e9c:	mov	x2, x19
  409ea0:	bl	4098bc <printf@plt+0x841c>
  409ea4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  409ea8:	mov	w8, #0x3                   	// #3
  409eac:	add	x0, x0, #0x7f7
  409eb0:	str	w8, [x19]
  409eb4:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409eb8:	ldr	w23, [x20, #8]
  409ebc:	ldr	x21, [x20]
  409ec0:	udiv	x8, x0, x23
  409ec4:	msub	x22, x8, x23, x0
  409ec8:	lsl	x8, x22, #4
  409ecc:	ldr	x0, [x21, x8]
  409ed0:	cbz	x0, 409f20 <printf@plt+0x8a80>
  409ed4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409ed8:	add	x1, x1, #0x7f7
  409edc:	bl	4013c0 <strcmp@plt>
  409ee0:	cbz	w0, 409f14 <printf@plt+0x8a74>
  409ee4:	adrp	x19, 417000 <_ZdlPvm@@Base+0x4c6c>
  409ee8:	add	x19, x19, #0x7f7
  409eec:	cmp	w22, #0x0
  409ef0:	csel	w8, w23, w22, eq  // eq = none
  409ef4:	sub	w22, w8, #0x1
  409ef8:	lsl	x8, x22, #4
  409efc:	ldr	x0, [x21, x8]
  409f00:	cbz	x0, 409f20 <printf@plt+0x8a80>
  409f04:	mov	x1, x19
  409f08:	bl	4013c0 <strcmp@plt>
  409f0c:	cbnz	w0, 409eec <printf@plt+0x8a4c>
  409f10:	mov	w22, w22
  409f14:	add	x8, x21, x22, lsl #4
  409f18:	ldr	x19, [x8, #8]
  409f1c:	cbnz	x19, 409f48 <printf@plt+0x8aa8>
  409f20:	mov	w0, #0x8                   	// #8
  409f24:	bl	4011e0 <_Znam@plt>
  409f28:	mov	x19, x0
  409f2c:	str	xzr, [x0]
  409f30:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  409f34:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409f38:	add	x0, x0, #0x660
  409f3c:	add	x1, x1, #0x7f7
  409f40:	mov	x2, x19
  409f44:	bl	4098bc <printf@plt+0x841c>
  409f48:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  409f4c:	mov	w8, #0x3                   	// #3
  409f50:	add	x0, x0, #0x7fa
  409f54:	str	w8, [x19]
  409f58:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  409f5c:	ldr	w22, [x20, #8]
  409f60:	ldr	x20, [x20]
  409f64:	udiv	x8, x0, x22
  409f68:	msub	x21, x8, x22, x0
  409f6c:	lsl	x8, x21, #4
  409f70:	ldr	x0, [x20, x8]
  409f74:	cbz	x0, 409fc4 <printf@plt+0x8b24>
  409f78:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409f7c:	add	x1, x1, #0x7fa
  409f80:	bl	4013c0 <strcmp@plt>
  409f84:	cbz	w0, 409fb8 <printf@plt+0x8b18>
  409f88:	adrp	x19, 417000 <_ZdlPvm@@Base+0x4c6c>
  409f8c:	add	x19, x19, #0x7fa
  409f90:	cmp	w21, #0x0
  409f94:	csel	w8, w22, w21, eq  // eq = none
  409f98:	sub	w21, w8, #0x1
  409f9c:	lsl	x8, x21, #4
  409fa0:	ldr	x0, [x20, x8]
  409fa4:	cbz	x0, 409fc4 <printf@plt+0x8b24>
  409fa8:	mov	x1, x19
  409fac:	bl	4013c0 <strcmp@plt>
  409fb0:	cbnz	w0, 409f90 <printf@plt+0x8af0>
  409fb4:	mov	w21, w21
  409fb8:	add	x8, x20, x21, lsl #4
  409fbc:	ldr	x19, [x8, #8]
  409fc0:	cbnz	x19, 409fec <printf@plt+0x8b4c>
  409fc4:	mov	w0, #0x8                   	// #8
  409fc8:	bl	4011e0 <_Znam@plt>
  409fcc:	mov	x19, x0
  409fd0:	str	xzr, [x0]
  409fd4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  409fd8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  409fdc:	add	x0, x0, #0x660
  409fe0:	add	x1, x1, #0x7fa
  409fe4:	mov	x2, x19
  409fe8:	bl	4098bc <printf@plt+0x841c>
  409fec:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  409ff0:	mov	w10, #0x3                   	// #3
  409ff4:	add	x9, x9, #0xe68
  409ff8:	mov	w11, #0x5                   	// #5
  409ffc:	str	w10, [x19]
  40a000:	str	w11, [x9, #988]
  40a004:	str	w11, [x9, #316]
  40a008:	str	w11, [x9, #732]
  40a00c:	mov	w11, #0x4                   	// #4
  40a010:	str	w11, [x9, #972]
  40a014:	str	w11, [x9, #308]
  40a018:	str	w11, [x9, #716]
  40a01c:	mov	w11, #0x6                   	// #6
  40a020:	str	w11, [x9, #340]
  40a024:	str	w11, [x9, #460]
  40a028:	str	w11, [x9, #452]
  40a02c:	str	w11, [x9, #356]
  40a030:	mov	w11, #0x2                   	// #2
  40a034:	str	w10, [x9, #484]
  40a038:	str	w10, [x9, #468]
  40a03c:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40a040:	mov	x8, xzr
  40a044:	add	x10, x10, #0x68c
  40a048:	str	w11, [x9, #324]
  40a04c:	mov	w11, #0x1                   	// #1
  40a050:	b	40a064 <printf@plt+0x8bc4>
  40a054:	add	x8, x8, #0x2
  40a058:	cmp	x8, #0x100
  40a05c:	add	x9, x9, #0x10
  40a060:	b.eq	40a084 <printf@plt+0x8be4>  // b.none
  40a064:	add	x12, x10, x8
  40a068:	ldrb	w13, [x12]
  40a06c:	ldrb	w12, [x12, #1]
  40a070:	cbz	w13, 40a078 <printf@plt+0x8bd8>
  40a074:	stur	w11, [x9, #-8]
  40a078:	cbz	w12, 40a054 <printf@plt+0x8bb4>
  40a07c:	str	w11, [x9]
  40a080:	b	40a054 <printf@plt+0x8bb4>
  40a084:	ldp	x20, x19, [sp, #48]
  40a088:	ldp	x22, x21, [sp, #32]
  40a08c:	ldr	x23, [sp, #16]
  40a090:	ldp	x29, x30, [sp], #64
  40a094:	ret
  40a098:	sub	sp, sp, #0x40
  40a09c:	stp	x29, x30, [sp, #16]
  40a0a0:	stp	x22, x21, [sp, #32]
  40a0a4:	stp	x20, x19, [sp, #48]
  40a0a8:	add	x29, sp, #0x10
  40a0ac:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a0b0:	ldr	x8, [x8, #1904]
  40a0b4:	mov	x19, x1
  40a0b8:	cbz	x8, 40a0fc <printf@plt+0x8c5c>
  40a0bc:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a0c0:	mov	x20, x0
  40a0c4:	mov	x21, xzr
  40a0c8:	add	x22, x22, #0x770
  40a0cc:	mov	x0, x8
  40a0d0:	mov	x1, x19
  40a0d4:	bl	4013c0 <strcmp@plt>
  40a0d8:	cbz	w0, 40a0f0 <printf@plt+0x8c50>
  40a0dc:	add	x8, x22, x21, lsl #3
  40a0e0:	ldr	x8, [x8, #8]
  40a0e4:	add	x21, x21, #0x1
  40a0e8:	cbnz	x8, 40a0cc <printf@plt+0x8c2c>
  40a0ec:	b	40a0fc <printf@plt+0x8c5c>
  40a0f0:	tbnz	w21, #31, 40a0fc <printf@plt+0x8c5c>
  40a0f4:	str	w21, [x20, #8]
  40a0f8:	b	40a124 <printf@plt+0x8c84>
  40a0fc:	mov	x0, sp
  40a100:	mov	x1, x19
  40a104:	bl	410c78 <printf@plt+0xf7d8>
  40a108:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40a10c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a110:	add	x2, x2, #0x198
  40a114:	add	x0, x0, #0x954
  40a118:	mov	x1, sp
  40a11c:	mov	x3, x2
  40a120:	bl	410ec8 <printf@plt+0xfa28>
  40a124:	mov	x0, x19
  40a128:	bl	401280 <free@plt>
  40a12c:	ldp	x20, x19, [sp, #48]
  40a130:	ldp	x22, x21, [sp, #32]
  40a134:	ldp	x29, x30, [sp, #16]
  40a138:	add	sp, sp, #0x40
  40a13c:	ret
  40a140:	stp	x29, x30, [sp, #-32]!
  40a144:	stp	x20, x19, [sp, #16]
  40a148:	mov	x29, sp
  40a14c:	mov	w19, w1
  40a150:	mov	x20, x0
  40a154:	bl	406bcc <printf@plt+0x572c>
  40a158:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40a15c:	add	x8, x8, #0xc50
  40a160:	and	x9, x19, #0xff
  40a164:	str	x8, [x20]
  40a168:	lsl	x8, x9, #3
  40a16c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a170:	strb	w19, [x20, #16]
  40a174:	sturh	wzr, [x20, #17]
  40a178:	add	x9, x9, #0xe5c
  40a17c:	ldr	w8, [x9, x8]
  40a180:	str	w8, [x20, #8]
  40a184:	ldp	x20, x19, [sp, #16]
  40a188:	ldp	x29, x30, [sp], #32
  40a18c:	ret
  40a190:	tbnz	w1, #0, 40a19c <printf@plt+0x8cfc>
  40a194:	tbnz	w1, #1, 40a1a8 <printf@plt+0x8d08>
  40a198:	ret
  40a19c:	mov	w8, #0x1                   	// #1
  40a1a0:	strb	w8, [x0, #18]
  40a1a4:	tbz	w1, #1, 40a198 <printf@plt+0x8cf8>
  40a1a8:	mov	w8, #0x1                   	// #1
  40a1ac:	strb	w8, [x0, #17]
  40a1b0:	ret
  40a1b4:	stp	x29, x30, [sp, #-48]!
  40a1b8:	stp	x20, x19, [sp, #32]
  40a1bc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a1c0:	ldr	w8, [x8, #3472]
  40a1c4:	mov	x19, x0
  40a1c8:	str	x21, [sp, #16]
  40a1cc:	mov	x29, sp
  40a1d0:	cmp	w8, #0x1
  40a1d4:	b.eq	40a258 <printf@plt+0x8db8>  // b.none
  40a1d8:	cbnz	w8, 40a2fc <printf@plt+0x8e5c>
  40a1dc:	ldrb	w8, [x19, #16]
  40a1e0:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a1e4:	add	x9, x9, #0xe5c
  40a1e8:	add	x8, x9, x8, lsl #3
  40a1ec:	ldr	w20, [x8, #4]
  40a1f0:	cmp	w20, #0x1
  40a1f4:	b.eq	40a20c <printf@plt+0x8d6c>  // b.none
  40a1f8:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a1fc:	ldr	x1, [x8, #3616]
  40a200:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40a204:	add	x0, x0, #0xbd3
  40a208:	bl	4014a0 <printf@plt>
  40a20c:	ldrb	w8, [x19, #18]
  40a210:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a214:	cbnz	w8, 40a230 <printf@plt+0x8d90>
  40a218:	ldr	x3, [x21, #3408]
  40a21c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a220:	add	x0, x0, #0x96b
  40a224:	mov	w1, #0x2                   	// #2
  40a228:	mov	w2, #0x1                   	// #1
  40a22c:	bl	401430 <fwrite@plt>
  40a230:	ldrb	w0, [x19, #16]
  40a234:	cmp	w0, #0x5c
  40a238:	b.ne	40a29c <printf@plt+0x8dfc>  // b.any
  40a23c:	ldr	x3, [x21, #3408]
  40a240:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a244:	add	x0, x0, #0x96e
  40a248:	mov	w1, #0x2                   	// #2
  40a24c:	mov	w2, #0x1                   	// #1
  40a250:	bl	401430 <fwrite@plt>
  40a254:	b	40a2a4 <printf@plt+0x8e04>
  40a258:	ldrb	w21, [x19, #16]
  40a25c:	bl	401350 <__ctype_b_loc@plt>
  40a260:	ldr	x8, [x0]
  40a264:	mov	x20, x0
  40a268:	ldrh	w8, [x8, x21, lsl #1]
  40a26c:	tbnz	w8, #11, 40a30c <printf@plt+0x8e6c>
  40a270:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a274:	lsl	x8, x21, #3
  40a278:	add	x9, x9, #0xe5c
  40a27c:	ldr	w8, [x9, x8]
  40a280:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a284:	adrp	x10, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a288:	add	x9, x9, #0x97d
  40a28c:	add	x10, x10, #0x982
  40a290:	cmp	w8, #0x0
  40a294:	csel	x0, x10, x9, eq  // eq = none
  40a298:	b	40a314 <printf@plt+0x8e74>
  40a29c:	ldr	x1, [x21, #3408]
  40a2a0:	bl	401240 <putc@plt>
  40a2a4:	ldrb	w8, [x19, #17]
  40a2a8:	ldr	x3, [x21, #3408]
  40a2ac:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a2b0:	adrp	x10, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a2b4:	add	x9, x9, #0x971
  40a2b8:	add	x10, x10, #0x9aa
  40a2bc:	cmp	w8, #0x0
  40a2c0:	csel	x0, x10, x9, eq  // eq = none
  40a2c4:	mov	w1, #0x2                   	// #2
  40a2c8:	mov	w2, #0x1                   	// #1
  40a2cc:	bl	401430 <fwrite@plt>
  40a2d0:	cmp	w20, #0x1
  40a2d4:	b.eq	40a2fc <printf@plt+0x8e5c>  // b.none
  40a2d8:	ldr	x3, [x21, #3408]
  40a2dc:	ldp	x20, x19, [sp, #32]
  40a2e0:	ldr	x21, [sp, #16]
  40a2e4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a2e8:	add	x0, x0, #0x974
  40a2ec:	mov	w1, #0x3                   	// #3
  40a2f0:	mov	w2, #0x1                   	// #1
  40a2f4:	ldp	x29, x30, [sp], #48
  40a2f8:	b	401430 <fwrite@plt>
  40a2fc:	ldp	x20, x19, [sp, #32]
  40a300:	ldr	x21, [sp, #16]
  40a304:	ldp	x29, x30, [sp], #48
  40a308:	ret
  40a30c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a310:	add	x0, x0, #0x978
  40a314:	bl	4014a0 <printf@plt>
  40a318:	ldrb	w0, [x19, #16]
  40a31c:	cmp	w0, #0x26
  40a320:	b.eq	40a344 <printf@plt+0x8ea4>  // b.none
  40a324:	cmp	w0, #0x3e
  40a328:	b.eq	40a354 <printf@plt+0x8eb4>  // b.none
  40a32c:	cmp	w0, #0x3c
  40a330:	b.ne	40a364 <printf@plt+0x8ec4>  // b.any
  40a334:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a338:	add	x0, x0, #0x987
  40a33c:	bl	4014a0 <printf@plt>
  40a340:	b	40a370 <printf@plt+0x8ed0>
  40a344:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a348:	add	x0, x0, #0x991
  40a34c:	bl	4014a0 <printf@plt>
  40a350:	b	40a370 <printf@plt+0x8ed0>
  40a354:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a358:	add	x0, x0, #0x98c
  40a35c:	bl	4014a0 <printf@plt>
  40a360:	b	40a370 <printf@plt+0x8ed0>
  40a364:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a368:	ldr	x1, [x8, #3408]
  40a36c:	bl	401240 <putc@plt>
  40a370:	ldrb	w8, [x19, #16]
  40a374:	ldr	x9, [x20]
  40a378:	ldrh	w9, [x9, x8, lsl #1]
  40a37c:	tbnz	w9, #11, 40a3a0 <printf@plt+0x8f00>
  40a380:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a384:	lsl	x8, x8, #3
  40a388:	add	x9, x9, #0xe5c
  40a38c:	ldr	w8, [x9, x8]
  40a390:	cbz	w8, 40a3ac <printf@plt+0x8f0c>
  40a394:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40a398:	add	x0, x0, #0xa9f
  40a39c:	b	40a3b4 <printf@plt+0x8f14>
  40a3a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a3a4:	add	x0, x0, #0x997
  40a3a8:	b	40a3b4 <printf@plt+0x8f14>
  40a3ac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a3b0:	add	x0, x0, #0x99d
  40a3b4:	ldp	x20, x19, [sp, #32]
  40a3b8:	ldr	x21, [sp, #16]
  40a3bc:	ldp	x29, x30, [sp], #48
  40a3c0:	b	4014a0 <printf@plt>
  40a3c4:	ldrb	w8, [x0, #16]
  40a3c8:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a3cc:	add	x9, x9, #0xe5c
  40a3d0:	add	x8, x9, x8, lsl #3
  40a3d4:	ldr	w8, [x8, #4]
  40a3d8:	cmp	w8, #0x1
  40a3dc:	cset	w0, eq  // eq = none
  40a3e0:	ret
  40a3e4:	ldrb	w8, [x0, #16]
  40a3e8:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a3ec:	add	x9, x9, #0xe5c
  40a3f0:	add	x8, x9, x8, lsl #3
  40a3f4:	ldr	w8, [x8, #4]
  40a3f8:	cmp	w8, #0x1
  40a3fc:	cset	w0, eq  // eq = none
  40a400:	ret
  40a404:	mov	w0, #0x1                   	// #1
  40a408:	ret
  40a40c:	stp	x29, x30, [sp, #-32]!
  40a410:	stp	x20, x19, [sp, #16]
  40a414:	ldrb	w19, [x0, #16]
  40a418:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a41c:	mov	x29, sp
  40a420:	cmp	w19, #0x5c
  40a424:	b.ne	40a434 <printf@plt+0x8f94>  // b.any
  40a428:	ldr	x1, [x20, #3416]
  40a42c:	mov	w0, #0x5c                  	// #92
  40a430:	bl	401240 <putc@plt>
  40a434:	ldr	x1, [x20, #3416]
  40a438:	mov	w0, w19
  40a43c:	ldp	x20, x19, [sp, #16]
  40a440:	ldp	x29, x30, [sp], #32
  40a444:	b	401240 <putc@plt>
  40a448:	stp	x29, x30, [sp, #-64]!
  40a44c:	str	x23, [sp, #16]
  40a450:	stp	x22, x21, [sp, #32]
  40a454:	stp	x20, x19, [sp, #48]
  40a458:	mov	x29, sp
  40a45c:	mov	x20, x1
  40a460:	mov	x19, x0
  40a464:	bl	406bcc <printf@plt+0x572c>
  40a468:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40a46c:	add	x8, x8, #0xcd8
  40a470:	str	x8, [x19]
  40a474:	mov	x0, x20
  40a478:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  40a47c:	mov	x20, x0
  40a480:	str	x0, [x19, #16]
  40a484:	cbnz	x0, 40a498 <printf@plt+0x8ff8>
  40a488:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a48c:	add	x1, x1, #0x93b
  40a490:	mov	w0, #0x1df                 	// #479
  40a494:	bl	41082c <printf@plt+0xf38c>
  40a498:	mov	x0, x20
  40a49c:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  40a4a0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40a4a4:	add	x8, x8, #0x660
  40a4a8:	ldr	w23, [x8, #8]
  40a4ac:	ldr	x21, [x8]
  40a4b0:	udiv	x8, x0, x23
  40a4b4:	msub	x22, x8, x23, x0
  40a4b8:	lsl	x8, x22, #4
  40a4bc:	ldr	x0, [x21, x8]
  40a4c0:	cbz	x0, 40a50c <printf@plt+0x906c>
  40a4c4:	mov	x1, x20
  40a4c8:	bl	4013c0 <strcmp@plt>
  40a4cc:	cbz	w0, 40a4f8 <printf@plt+0x9058>
  40a4d0:	cmp	w22, #0x0
  40a4d4:	csel	w8, w23, w22, eq  // eq = none
  40a4d8:	sub	w22, w8, #0x1
  40a4dc:	lsl	x8, x22, #4
  40a4e0:	ldr	x0, [x21, x8]
  40a4e4:	cbz	x0, 40a50c <printf@plt+0x906c>
  40a4e8:	mov	x1, x20
  40a4ec:	bl	4013c0 <strcmp@plt>
  40a4f0:	cbnz	w0, 40a4d0 <printf@plt+0x9030>
  40a4f4:	mov	w22, w22
  40a4f8:	add	x8, x21, x22, lsl #4
  40a4fc:	ldr	x8, [x8, #8]
  40a500:	cbz	x8, 40a510 <printf@plt+0x9070>
  40a504:	ldr	w8, [x8]
  40a508:	b	40a510 <printf@plt+0x9070>
  40a50c:	mov	w8, wzr
  40a510:	str	w8, [x19, #8]
  40a514:	ldp	x20, x19, [sp, #48]
  40a518:	ldp	x22, x21, [sp, #32]
  40a51c:	ldr	x23, [sp, #16]
  40a520:	ldp	x29, x30, [sp], #64
  40a524:	ret
  40a528:	mov	x20, x0
  40a52c:	mov	x0, x19
  40a530:	bl	407740 <printf@plt+0x62a0>
  40a534:	mov	x0, x20
  40a538:	bl	401440 <_Unwind_Resume@plt>
  40a53c:	stp	x29, x30, [sp, #-32]!
  40a540:	str	x19, [sp, #16]
  40a544:	mov	x19, x0
  40a548:	ldr	x0, [x0, #16]
  40a54c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40a550:	add	x8, x8, #0xcd8
  40a554:	mov	x29, sp
  40a558:	str	x8, [x19]
  40a55c:	bl	401280 <free@plt>
  40a560:	mov	x0, x19
  40a564:	ldr	x19, [sp, #16]
  40a568:	ldp	x29, x30, [sp], #32
  40a56c:	b	407740 <printf@plt+0x62a0>
  40a570:	stp	x29, x30, [sp, #-32]!
  40a574:	str	x19, [sp, #16]
  40a578:	mov	x19, x0
  40a57c:	ldr	x0, [x0, #16]
  40a580:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40a584:	add	x8, x8, #0xcd8
  40a588:	mov	x29, sp
  40a58c:	str	x8, [x19]
  40a590:	bl	401280 <free@plt>
  40a594:	mov	x0, x19
  40a598:	bl	407740 <printf@plt+0x62a0>
  40a59c:	mov	x0, x19
  40a5a0:	ldr	x19, [sp, #16]
  40a5a4:	ldp	x29, x30, [sp], #32
  40a5a8:	b	412388 <_ZdlPv@@Base>
  40a5ac:	stp	x29, x30, [sp, #-64]!
  40a5b0:	str	x23, [sp, #16]
  40a5b4:	stp	x22, x21, [sp, #32]
  40a5b8:	stp	x20, x19, [sp, #48]
  40a5bc:	mov	x29, sp
  40a5c0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a5c4:	ldr	w8, [x8, #3472]
  40a5c8:	mov	x19, x0
  40a5cc:	cmp	w8, #0x1
  40a5d0:	b.eq	40a678 <printf@plt+0x91d8>  // b.none
  40a5d4:	cbnz	w8, 40a6ac <printf@plt+0x920c>
  40a5d8:	ldr	x20, [x19, #16]
  40a5dc:	cbnz	x20, 40a5f0 <printf@plt+0x9150>
  40a5e0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a5e4:	add	x1, x1, #0x93b
  40a5e8:	mov	w0, #0x1df                 	// #479
  40a5ec:	bl	41082c <printf@plt+0xf38c>
  40a5f0:	mov	x0, x20
  40a5f4:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  40a5f8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40a5fc:	add	x8, x8, #0x660
  40a600:	ldr	w23, [x8, #8]
  40a604:	ldr	x21, [x8]
  40a608:	udiv	x8, x0, x23
  40a60c:	msub	x22, x8, x23, x0
  40a610:	lsl	x8, x22, #4
  40a614:	ldr	x0, [x21, x8]
  40a618:	cbz	x0, 40a6c0 <printf@plt+0x9220>
  40a61c:	mov	x1, x20
  40a620:	bl	4013c0 <strcmp@plt>
  40a624:	cbz	w0, 40a650 <printf@plt+0x91b0>
  40a628:	cmp	w22, #0x0
  40a62c:	csel	w8, w23, w22, eq  // eq = none
  40a630:	sub	w22, w8, #0x1
  40a634:	lsl	x8, x22, #4
  40a638:	ldr	x0, [x21, x8]
  40a63c:	cbz	x0, 40a6c0 <printf@plt+0x9220>
  40a640:	mov	x1, x20
  40a644:	bl	4013c0 <strcmp@plt>
  40a648:	cbnz	w0, 40a628 <printf@plt+0x9188>
  40a64c:	mov	w22, w22
  40a650:	add	x8, x21, x22, lsl #4
  40a654:	ldr	x8, [x8, #8]
  40a658:	cbz	x8, 40a6c0 <printf@plt+0x9220>
  40a65c:	ldr	w8, [x8, #4]
  40a660:	cmp	w8, #0x1
  40a664:	b.ne	40a6c0 <printf@plt+0x9220>  // b.any
  40a668:	ldr	x1, [x19, #16]
  40a66c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a670:	add	x0, x0, #0x9a3
  40a674:	b	40a720 <printf@plt+0x9280>
  40a678:	ldr	x19, [x19, #16]
  40a67c:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  40a680:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a684:	add	x20, x20, #0x480
  40a688:	add	x21, x21, #0x770
  40a68c:	ldr	x0, [x20]
  40a690:	mov	x1, x19
  40a694:	bl	4013c0 <strcmp@plt>
  40a698:	cbz	w0, 40a700 <printf@plt+0x9260>
  40a69c:	add	x20, x20, #0x10
  40a6a0:	cmp	x20, x21
  40a6a4:	b.cc	40a68c <printf@plt+0x91ec>  // b.lo, b.ul, b.last
  40a6a8:	b	40a714 <printf@plt+0x9274>
  40a6ac:	ldp	x20, x19, [sp, #48]
  40a6b0:	ldp	x22, x21, [sp, #32]
  40a6b4:	ldr	x23, [sp, #16]
  40a6b8:	ldp	x29, x30, [sp], #64
  40a6bc:	ret
  40a6c0:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a6c4:	ldr	x1, [x8, #3616]
  40a6c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40a6cc:	add	x0, x0, #0xbd3
  40a6d0:	bl	4014a0 <printf@plt>
  40a6d4:	ldr	x1, [x19, #16]
  40a6d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a6dc:	add	x0, x0, #0x9a3
  40a6e0:	bl	4014a0 <printf@plt>
  40a6e4:	ldp	x20, x19, [sp, #48]
  40a6e8:	ldp	x22, x21, [sp, #32]
  40a6ec:	ldr	x23, [sp, #16]
  40a6f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a6f4:	add	x0, x0, #0x974
  40a6f8:	ldp	x29, x30, [sp], #64
  40a6fc:	b	4014a0 <printf@plt>
  40a700:	ldr	x1, [x20, #8]
  40a704:	cbz	x1, 40a714 <printf@plt+0x9274>
  40a708:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40a70c:	add	x0, x0, #0xb9
  40a710:	b	40a720 <printf@plt+0x9280>
  40a714:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a718:	add	x0, x0, #0x9ad
  40a71c:	mov	x1, x19
  40a720:	ldp	x20, x19, [sp, #48]
  40a724:	ldp	x22, x21, [sp, #32]
  40a728:	ldr	x23, [sp, #16]
  40a72c:	ldp	x29, x30, [sp], #64
  40a730:	b	4014a0 <printf@plt>
  40a734:	mov	w0, #0x1                   	// #1
  40a738:	ret
  40a73c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a740:	ldr	x8, [x8, #3416]
  40a744:	ldr	x2, [x0, #16]
  40a748:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a74c:	add	x1, x1, #0x9e0
  40a750:	mov	x0, x8
  40a754:	b	401230 <fprintf@plt>
  40a758:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40a75c:	add	x8, x8, #0xe5c
  40a760:	tbnz	w1, #31, 40a770 <printf@plt+0x92d0>
  40a764:	ldrb	w9, [x0, #16]
  40a768:	lsl	x9, x9, #3
  40a76c:	str	w1, [x8, x9]
  40a770:	tbnz	w2, #31, 40a780 <printf@plt+0x92e0>
  40a774:	ldrb	w9, [x0, #16]
  40a778:	add	x8, x8, x9, lsl #3
  40a77c:	str	w2, [x8, #4]
  40a780:	ret
  40a784:	stp	x29, x30, [sp, #-64]!
  40a788:	stp	x24, x23, [sp, #16]
  40a78c:	stp	x22, x21, [sp, #32]
  40a790:	stp	x20, x19, [sp, #48]
  40a794:	mov	x29, sp
  40a798:	ldr	x21, [x0, #16]
  40a79c:	mov	w19, w2
  40a7a0:	mov	w20, w1
  40a7a4:	cbnz	x21, 40a7b8 <printf@plt+0x9318>
  40a7a8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a7ac:	add	x1, x1, #0x93b
  40a7b0:	mov	w0, #0x1df                 	// #479
  40a7b4:	bl	41082c <printf@plt+0xf38c>
  40a7b8:	mov	x0, x21
  40a7bc:	bl	4123a0 <_ZdlPvm@@Base+0xc>
  40a7c0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40a7c4:	add	x8, x8, #0x660
  40a7c8:	ldr	w24, [x8, #8]
  40a7cc:	ldr	x22, [x8]
  40a7d0:	udiv	x8, x0, x24
  40a7d4:	msub	x23, x8, x24, x0
  40a7d8:	lsl	x8, x23, #4
  40a7dc:	ldr	x0, [x22, x8]
  40a7e0:	cbz	x0, 40a824 <printf@plt+0x9384>
  40a7e4:	mov	x1, x21
  40a7e8:	bl	4013c0 <strcmp@plt>
  40a7ec:	cbz	w0, 40a818 <printf@plt+0x9378>
  40a7f0:	cmp	w23, #0x0
  40a7f4:	csel	w8, w24, w23, eq  // eq = none
  40a7f8:	sub	w23, w8, #0x1
  40a7fc:	lsl	x8, x23, #4
  40a800:	ldr	x0, [x22, x8]
  40a804:	cbz	x0, 40a824 <printf@plt+0x9384>
  40a808:	mov	x1, x21
  40a80c:	bl	4013c0 <strcmp@plt>
  40a810:	cbnz	w0, 40a7f0 <printf@plt+0x9350>
  40a814:	mov	w23, w23
  40a818:	add	x8, x22, x23, lsl #4
  40a81c:	ldr	x22, [x8, #8]
  40a820:	cbnz	x22, 40a848 <printf@plt+0x93a8>
  40a824:	mov	w0, #0x8                   	// #8
  40a828:	bl	4011e0 <_Znam@plt>
  40a82c:	mov	x22, x0
  40a830:	str	xzr, [x0]
  40a834:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40a838:	add	x0, x0, #0x660
  40a83c:	mov	x1, x21
  40a840:	mov	x2, x22
  40a844:	bl	4098bc <printf@plt+0x841c>
  40a848:	tbnz	w20, #31, 40a850 <printf@plt+0x93b0>
  40a84c:	str	w20, [x22]
  40a850:	tbnz	w19, #31, 40a858 <printf@plt+0x93b8>
  40a854:	str	w19, [x22, #4]
  40a858:	ldp	x20, x19, [sp, #48]
  40a85c:	ldp	x22, x21, [sp, #32]
  40a860:	ldp	x24, x23, [sp, #16]
  40a864:	ldp	x29, x30, [sp], #64
  40a868:	ret
  40a86c:	sub	sp, sp, #0x50
  40a870:	stp	x29, x30, [sp, #16]
  40a874:	str	x23, [sp, #32]
  40a878:	stp	x22, x21, [sp, #48]
  40a87c:	stp	x20, x19, [sp, #64]
  40a880:	add	x29, sp, #0x10
  40a884:	mov	x19, x1
  40a888:	mov	x20, x0
  40a88c:	cbnz	x1, 40a8a0 <printf@plt+0x9400>
  40a890:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a894:	add	x1, x1, #0x93b
  40a898:	mov	w0, #0x2bb                 	// #699
  40a89c:	bl	41082c <printf@plt+0xf38c>
  40a8a0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a8a4:	ldr	x0, [x8, #1904]
  40a8a8:	cbz	x0, 40a8d4 <printf@plt+0x9434>
  40a8ac:	adrp	x22, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a8b0:	mov	x21, xzr
  40a8b4:	add	x22, x22, #0x770
  40a8b8:	mov	x1, x20
  40a8bc:	bl	4013c0 <strcmp@plt>
  40a8c0:	cbz	w0, 40a8d8 <printf@plt+0x9438>
  40a8c4:	add	x8, x22, x21, lsl #3
  40a8c8:	ldr	x0, [x8, #8]
  40a8cc:	add	x21, x21, #0x1
  40a8d0:	cbnz	x0, 40a8b8 <printf@plt+0x9418>
  40a8d4:	mov	w21, #0xffffffff            	// #-1
  40a8d8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a8dc:	ldr	x0, [x8, #1984]
  40a8e0:	cbz	x0, 40a90c <printf@plt+0x946c>
  40a8e4:	adrp	x23, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a8e8:	mov	x22, xzr
  40a8ec:	add	x23, x23, #0x7c0
  40a8f0:	mov	x1, x20
  40a8f4:	bl	4013c0 <strcmp@plt>
  40a8f8:	cbz	w0, 40a910 <printf@plt+0x9470>
  40a8fc:	add	x8, x23, x22, lsl #3
  40a900:	ldr	x0, [x8, #8]
  40a904:	add	x22, x22, #0x1
  40a908:	cbnz	x0, 40a8f0 <printf@plt+0x9450>
  40a90c:	mov	w22, #0xffffffff            	// #-1
  40a910:	tst	w22, w21
  40a914:	b.lt	40a960 <printf@plt+0x94c0>  // b.tstop
  40a918:	mov	x0, x19
  40a91c:	bl	40a9ac <printf@plt+0x950c>
  40a920:	ldr	x8, [x0]
  40a924:	mov	w1, w21
  40a928:	mov	w2, w22
  40a92c:	mov	x19, x0
  40a930:	ldr	x8, [x8, #96]
  40a934:	blr	x8
  40a938:	cbz	x19, 40a994 <printf@plt+0x94f4>
  40a93c:	ldr	x8, [x19]
  40a940:	mov	x0, x19
  40a944:	ldp	x20, x19, [sp, #64]
  40a948:	ldp	x22, x21, [sp, #48]
  40a94c:	ldr	x1, [x8, #16]
  40a950:	ldr	x23, [sp, #32]
  40a954:	ldp	x29, x30, [sp, #16]
  40a958:	add	sp, sp, #0x50
  40a95c:	br	x1
  40a960:	mov	x0, sp
  40a964:	mov	x1, x20
  40a968:	bl	410c78 <printf@plt+0xf7d8>
  40a96c:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40a970:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a974:	add	x2, x2, #0x198
  40a978:	add	x0, x0, #0x9e6
  40a97c:	mov	x1, sp
  40a980:	mov	x3, x2
  40a984:	bl	410ec8 <printf@plt+0xfa28>
  40a988:	cbz	x19, 40a994 <printf@plt+0x94f4>
  40a98c:	mov	x0, x19
  40a990:	bl	401390 <_ZdaPv@plt>
  40a994:	ldp	x20, x19, [sp, #64]
  40a998:	ldp	x22, x21, [sp, #48]
  40a99c:	ldr	x23, [sp, #32]
  40a9a0:	ldp	x29, x30, [sp, #16]
  40a9a4:	add	sp, sp, #0x50
  40a9a8:	ret
  40a9ac:	sub	sp, sp, #0x70
  40a9b0:	stp	x29, x30, [sp, #16]
  40a9b4:	stp	x28, x27, [sp, #32]
  40a9b8:	stp	x26, x25, [sp, #48]
  40a9bc:	stp	x24, x23, [sp, #64]
  40a9c0:	stp	x22, x21, [sp, #80]
  40a9c4:	stp	x20, x19, [sp, #96]
  40a9c8:	add	x29, sp, #0x10
  40a9cc:	ldrb	w27, [x0]
  40a9d0:	mov	x24, x0
  40a9d4:	cbz	w27, 40ae98 <printf@plt+0x99f8>
  40a9d8:	adrp	x28, 416000 <_ZdlPvm@@Base+0x3c6c>
  40a9dc:	adrp	x22, 417000 <_ZdlPvm@@Base+0x4c6c>
  40a9e0:	adrp	x26, 416000 <_ZdlPvm@@Base+0x3c6c>
  40a9e4:	mov	x21, xzr
  40a9e8:	mov	x25, xzr
  40a9ec:	add	x28, x28, #0xd60
  40a9f0:	add	x22, x22, #0xb4
  40a9f4:	add	x26, x26, #0xbb0
  40a9f8:	mov	x23, x24
  40a9fc:	b	40aa2c <printf@plt+0x958c>
  40aa00:	mov	w0, #0x38                  	// #56
  40aa04:	bl	4122e4 <_Znwm@@Base>
  40aa08:	mov	x21, x0
  40aa0c:	mov	x1, x25
  40aa10:	bl	4080d4 <printf@plt+0x6c34>
  40aa14:	mov	x0, x21
  40aa18:	mov	x1, x19
  40aa1c:	bl	40802c <printf@plt+0x6b8c>
  40aa20:	ldrb	w27, [x20]
  40aa24:	mov	x23, x20
  40aa28:	cbz	w27, 40ae84 <printf@plt+0x99e4>
  40aa2c:	and	w8, w27, #0xff
  40aa30:	sub	w8, w8, #0x27
  40aa34:	cmp	w8, #0x35
  40aa38:	add	x20, x23, #0x1
  40aa3c:	b.hi	40aaf4 <printf@plt+0x9654>  // b.pmore
  40aa40:	adr	x9, 40aa50 <printf@plt+0x95b0>
  40aa44:	ldrb	w10, [x26, x8]
  40aa48:	add	x9, x9, x10, lsl #2
  40aa4c:	br	x9
  40aa50:	mov	w0, #0x18                  	// #24
  40aa54:	bl	4122e4 <_Znwm@@Base>
  40aa58:	mov	x19, x0
  40aa5c:	mov	x1, x22
  40aa60:	bl	40a448 <printf@plt+0x8fa8>
  40aa64:	b	40ad88 <printf@plt+0x98e8>
  40aa68:	mov	w0, #0x18                  	// #24
  40aa6c:	bl	4122e4 <_Znwm@@Base>
  40aa70:	mov	x19, x0
  40aa74:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40aa78:	add	x1, x1, #0x12b
  40aa7c:	bl	40a448 <printf@plt+0x8fa8>
  40aa80:	b	40ad88 <printf@plt+0x98e8>
  40aa84:	ldrb	w8, [x20]
  40aa88:	cmp	w8, #0x3d
  40aa8c:	b.ne	40aaf4 <printf@plt+0x9654>  // b.any
  40aa90:	mov	w0, #0x18                  	// #24
  40aa94:	bl	4122e4 <_Znwm@@Base>
  40aa98:	mov	x19, x0
  40aa9c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40aaa0:	add	x1, x1, #0x7fa
  40aaa4:	bl	40a448 <printf@plt+0x8fa8>
  40aaa8:	b	40aaec <printf@plt+0x964c>
  40aaac:	mov	w0, #0x18                  	// #24
  40aab0:	bl	4122e4 <_Znwm@@Base>
  40aab4:	mov	x19, x0
  40aab8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40aabc:	add	x1, x1, #0x105
  40aac0:	bl	40a448 <printf@plt+0x8fa8>
  40aac4:	b	40ad88 <printf@plt+0x98e8>
  40aac8:	ldrb	w8, [x20]
  40aacc:	cmp	w8, #0x3d
  40aad0:	b.ne	40aaf4 <printf@plt+0x9654>  // b.any
  40aad4:	mov	w0, #0x18                  	// #24
  40aad8:	bl	4122e4 <_Znwm@@Base>
  40aadc:	mov	x19, x0
  40aae0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40aae4:	add	x1, x1, #0x7f7
  40aae8:	bl	40a448 <printf@plt+0x8fa8>
  40aaec:	add	x20, x23, #0x2
  40aaf0:	b	40ad88 <printf@plt+0x98e8>
  40aaf4:	mov	w0, #0x18                  	// #24
  40aaf8:	bl	4122e4 <_Znwm@@Base>
  40aafc:	mov	x19, x0
  40ab00:	bl	406bcc <printf@plt+0x572c>
  40ab04:	and	x8, x27, #0xff
  40ab08:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40ab0c:	lsl	x8, x8, #3
  40ab10:	add	x9, x9, #0xe5c
  40ab14:	ldr	w8, [x9, x8]
  40ab18:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ab1c:	add	x9, x9, #0xc50
  40ab20:	str	x9, [x19]
  40ab24:	strb	w27, [x19, #16]
  40ab28:	sturh	wzr, [x19, #17]
  40ab2c:	str	w8, [x19, #8]
  40ab30:	b	40ad88 <printf@plt+0x98e8>
  40ab34:	mov	w0, #0x18                  	// #24
  40ab38:	bl	4122e4 <_Znwm@@Base>
  40ab3c:	mov	x19, x0
  40ab40:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ab44:	add	x1, x1, #0x82
  40ab48:	bl	40a448 <printf@plt+0x8fa8>
  40ab4c:	b	40ad88 <printf@plt+0x98e8>
  40ab50:	ldrb	w8, [x20]
  40ab54:	cbz	w8, 40ad48 <printf@plt+0x98a8>
  40ab58:	sub	w9, w8, #0x27
  40ab5c:	cmp	w9, #0x55
  40ab60:	add	x27, x23, #0x2
  40ab64:	b.hi	40ae18 <printf@plt+0x9978>  // b.pmore
  40ab68:	adrp	x12, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ab6c:	add	x12, x12, #0xbe6
  40ab70:	adr	x10, 40ab80 <printf@plt+0x96e0>
  40ab74:	ldrb	w11, [x12, x9]
  40ab78:	add	x10, x10, x11, lsl #2
  40ab7c:	br	x10
  40ab80:	ldrb	w8, [x27]
  40ab84:	cmp	w8, #0x5b
  40ab88:	b.eq	40ac48 <printf@plt+0x97a8>  // b.none
  40ab8c:	cmp	w8, #0x28
  40ab90:	b.ne	40ac68 <printf@plt+0x97c8>  // b.any
  40ab94:	mov	x9, x23
  40ab98:	ldrb	w8, [x9, #3]!
  40ab9c:	add	x10, x23, #0x4
  40aba0:	cmp	w8, #0x0
  40aba4:	mov	w8, #0x3                   	// #3
  40aba8:	cinc	x8, x8, ne  // ne = any
  40abac:	ldrb	w8, [x23, x8]
  40abb0:	csel	x27, x9, x10, eq  // eq = none
  40abb4:	b	40ac68 <printf@plt+0x97c8>
  40abb8:	mov	w9, #0x5c                  	// #92
  40abbc:	mov	w0, #0x18                  	// #24
  40abc0:	strb	w9, [sp, #4]
  40abc4:	strb	w8, [sp, #5]
  40abc8:	strb	wzr, [sp, #6]
  40abcc:	bl	4122e4 <_Znwm@@Base>
  40abd0:	mov	x19, x0
  40abd4:	add	x0, sp, #0x4
  40abd8:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  40abdc:	mov	x1, x0
  40abe0:	mov	x0, x19
  40abe4:	bl	407408 <printf@plt+0x5f68>
  40abe8:	b	40ad84 <printf@plt+0x98e4>
  40abec:	mov	w0, #0x18                  	// #24
  40abf0:	strb	w8, [sp, #8]
  40abf4:	strb	wzr, [sp, #9]
  40abf8:	bl	4122e4 <_Znwm@@Base>
  40abfc:	mov	x19, x0
  40ac00:	add	x1, sp, #0x8
  40ac04:	bl	40a448 <printf@plt+0x8fa8>
  40ac08:	b	40ad84 <printf@plt+0x98e4>
  40ac0c:	mov	w0, #0x18                  	// #24
  40ac10:	bl	4122e4 <_Znwm@@Base>
  40ac14:	mov	x19, x0
  40ac18:	bl	406bcc <printf@plt+0x572c>
  40ac1c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40ac20:	ldr	w8, [x8, #316]
  40ac24:	adrp	x9, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ac28:	add	x9, x9, #0xc50
  40ac2c:	str	x9, [x19]
  40ac30:	mov	w9, #0x5c                  	// #92
  40ac34:	strh	w9, [x19, #16]
  40ac38:	strb	wzr, [x19, #18]
  40ac3c:	str	w8, [x19, #8]
  40ac40:	mov	x20, x27
  40ac44:	b	40ad88 <printf@plt+0x98e8>
  40ac48:	add	x27, x23, #0x3
  40ac4c:	ldrb	w8, [x27]
  40ac50:	cbz	w8, 40ac68 <printf@plt+0x97c8>
  40ac54:	cmp	w8, #0x5d
  40ac58:	b.eq	40ac68 <printf@plt+0x97c8>  // b.none
  40ac5c:	add	x27, x27, #0x1
  40ac60:	ldrb	w8, [x27]
  40ac64:	cbnz	w8, 40ac54 <printf@plt+0x97b4>
  40ac68:	cbz	w8, 40ad00 <printf@plt+0x9860>
  40ac6c:	add	x20, x27, #0x1
  40ac70:	sub	x19, x20, x23
  40ac74:	add	x0, x19, #0x1
  40ac78:	bl	4011e0 <_Znam@plt>
  40ac7c:	mov	x1, x23
  40ac80:	mov	x2, x19
  40ac84:	mov	x27, x0
  40ac88:	bl	401200 <memcpy@plt>
  40ac8c:	mov	w0, #0x18                  	// #24
  40ac90:	strb	wzr, [x27, x19]
  40ac94:	bl	4122e4 <_Znwm@@Base>
  40ac98:	mov	x19, x0
  40ac9c:	mov	x1, x27
  40aca0:	bl	407408 <printf@plt+0x5f68>
  40aca4:	b	40ad88 <printf@plt+0x98e8>
  40aca8:	mov	w0, #0x18                  	// #24
  40acac:	bl	4122e4 <_Znwm@@Base>
  40acb0:	mov	x19, x0
  40acb4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x3c6c>
  40acb8:	add	x1, x1, #0xfd9
  40acbc:	bl	40a448 <printf@plt+0x8fa8>
  40acc0:	b	40ad84 <printf@plt+0x98e4>
  40acc4:	ldrb	w8, [x27]
  40acc8:	cbz	w8, 40ad00 <printf@plt+0x9860>
  40accc:	sturb	w8, [x29, #-4]
  40acd0:	mov	x20, x23
  40acd4:	ldrb	w8, [x20, #3]!
  40acd8:	cbz	w8, 40ad48 <printf@plt+0x98a8>
  40acdc:	mov	w0, #0x18                  	// #24
  40ace0:	sturb	w8, [x29, #-3]
  40ace4:	sturb	wzr, [x29, #-2]
  40ace8:	bl	4122e4 <_Znwm@@Base>
  40acec:	mov	x19, x0
  40acf0:	sub	x1, x29, #0x4
  40acf4:	bl	40a448 <printf@plt+0x8fa8>
  40acf8:	add	x20, x23, #0x4
  40acfc:	b	40ad88 <printf@plt+0x98e8>
  40ad00:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40ad04:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ad08:	add	x1, x1, #0x198
  40ad0c:	add	x0, x0, #0xa75
  40ad10:	mov	x2, x1
  40ad14:	mov	x3, x1
  40ad18:	bl	403468 <printf@plt+0x1fc8>
  40ad1c:	mov	x19, xzr
  40ad20:	mov	x20, x27
  40ad24:	b	40ad88 <printf@plt+0x98e8>
  40ad28:	mov	x20, x27
  40ad2c:	ldrb	w8, [x20]
  40ad30:	cbz	w8, 40ad48 <printf@plt+0x98a8>
  40ad34:	cmp	w8, #0x5d
  40ad38:	b.eq	40ae64 <printf@plt+0x99c4>  // b.none
  40ad3c:	add	x20, x20, #0x1
  40ad40:	ldrb	w8, [x20]
  40ad44:	cbnz	w8, 40ad34 <printf@plt+0x9894>
  40ad48:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40ad4c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ad50:	add	x1, x1, #0x198
  40ad54:	add	x0, x0, #0xa75
  40ad58:	mov	x2, x1
  40ad5c:	mov	x3, x1
  40ad60:	bl	403468 <printf@plt+0x1fc8>
  40ad64:	mov	x19, xzr
  40ad68:	b	40ad88 <printf@plt+0x98e8>
  40ad6c:	mov	w0, #0x18                  	// #24
  40ad70:	bl	4122e4 <_Znwm@@Base>
  40ad74:	mov	x19, x0
  40ad78:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  40ad7c:	add	x1, x1, #0x167
  40ad80:	bl	40a448 <printf@plt+0x8fa8>
  40ad84:	mov	x20, x27
  40ad88:	ldrb	w9, [x20]
  40ad8c:	cmp	x19, #0x0
  40ad90:	cset	w8, eq  // eq = none
  40ad94:	cmp	w9, #0x27
  40ad98:	b.ne	40ae00 <printf@plt+0x9960>  // b.any
  40ad9c:	tbz	w8, #0, 40adb4 <printf@plt+0x9914>
  40ada0:	mov	w0, #0x18                  	// #24
  40ada4:	bl	4122e4 <_Znwm@@Base>
  40ada8:	mov	x19, x0
  40adac:	mov	x1, xzr
  40adb0:	bl	407408 <printf@plt+0x5f68>
  40adb4:	mov	w0, #0x20                  	// #32
  40adb8:	bl	4122e4 <_Znwm@@Base>
  40adbc:	mov	x27, x0
  40adc0:	mov	x1, x19
  40adc4:	bl	4071fc <printf@plt+0x5d5c>
  40adc8:	str	x28, [x27]
  40adcc:	mov	w0, #0x18                  	// #24
  40add0:	bl	4122e4 <_Znwm@@Base>
  40add4:	mov	x19, x0
  40add8:	mov	x1, x22
  40addc:	bl	40a448 <printf@plt+0x8fa8>
  40ade0:	str	x19, [x27, #24]
  40ade4:	ldrb	w9, [x20, #1]!
  40ade8:	mov	w8, wzr
  40adec:	mov	x19, x27
  40adf0:	cmp	w9, #0x27
  40adf4:	b.eq	40ad9c <printf@plt+0x98fc>  // b.none
  40adf8:	mov	x19, x27
  40adfc:	b	40ae04 <printf@plt+0x9964>
  40ae00:	cbz	x19, 40aa20 <printf@plt+0x9580>
  40ae04:	cbnz	x21, 40aa14 <printf@plt+0x9574>
  40ae08:	cbnz	x25, 40aa00 <printf@plt+0x9560>
  40ae0c:	mov	x21, xzr
  40ae10:	mov	x25, x19
  40ae14:	b	40aa20 <printf@plt+0x9580>
  40ae18:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40ae1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ae20:	add	x1, x1, #0x198
  40ae24:	add	x0, x0, #0xa80
  40ae28:	mov	x2, x1
  40ae2c:	mov	x3, x1
  40ae30:	bl	403468 <printf@plt+0x1fc8>
  40ae34:	mov	w0, #0x18                  	// #24
  40ae38:	bl	4122e4 <_Znwm@@Base>
  40ae3c:	mov	x19, x0
  40ae40:	mov	x0, x23
  40ae44:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  40ae48:	mov	x1, x0
  40ae4c:	mov	x0, x19
  40ae50:	bl	407408 <printf@plt+0x5f68>
  40ae54:	mov	x0, x27
  40ae58:	bl	401220 <strlen@plt>
  40ae5c:	add	x20, x27, x0
  40ae60:	b	40ad88 <printf@plt+0x98e8>
  40ae64:	mov	w0, #0x18                  	// #24
  40ae68:	strb	wzr, [x20]
  40ae6c:	bl	4122e4 <_Znwm@@Base>
  40ae70:	mov	x19, x0
  40ae74:	mov	x1, x27
  40ae78:	bl	40a448 <printf@plt+0x8fa8>
  40ae7c:	add	x20, x20, #0x1
  40ae80:	b	40ad88 <printf@plt+0x98e8>
  40ae84:	mov	x0, x24
  40ae88:	bl	401280 <free@plt>
  40ae8c:	cbz	x21, 40aeb8 <printf@plt+0x9a18>
  40ae90:	mov	x25, x21
  40ae94:	b	40aebc <printf@plt+0x9a1c>
  40ae98:	mov	x0, x24
  40ae9c:	bl	401280 <free@plt>
  40aea0:	mov	w0, #0x18                  	// #24
  40aea4:	bl	4122e4 <_Znwm@@Base>
  40aea8:	mov	x25, x0
  40aeac:	mov	x1, xzr
  40aeb0:	bl	407408 <printf@plt+0x5f68>
  40aeb4:	b	40aebc <printf@plt+0x9a1c>
  40aeb8:	cbz	x25, 40aea0 <printf@plt+0x9a00>
  40aebc:	mov	x0, x25
  40aec0:	ldp	x20, x19, [sp, #96]
  40aec4:	ldp	x22, x21, [sp, #80]
  40aec8:	ldp	x24, x23, [sp, #64]
  40aecc:	ldp	x26, x25, [sp, #48]
  40aed0:	ldp	x28, x27, [sp, #32]
  40aed4:	ldp	x29, x30, [sp, #16]
  40aed8:	add	sp, sp, #0x70
  40aedc:	ret
  40aee0:	b	40af38 <printf@plt+0x9a98>
  40aee4:	b	40af38 <printf@plt+0x9a98>
  40aee8:	b	40af38 <printf@plt+0x9a98>
  40aeec:	b	40af38 <printf@plt+0x9a98>
  40aef0:	b	40af38 <printf@plt+0x9a98>
  40aef4:	b	40af38 <printf@plt+0x9a98>
  40aef8:	b	40af38 <printf@plt+0x9a98>
  40aefc:	b	40af38 <printf@plt+0x9a98>
  40af00:	mov	x20, x0
  40af04:	mov	x0, x25
  40af08:	b	40af6c <printf@plt+0x9acc>
  40af0c:	b	40af38 <printf@plt+0x9a98>
  40af10:	b	40af38 <printf@plt+0x9a98>
  40af14:	b	40af38 <printf@plt+0x9a98>
  40af18:	b	40af38 <printf@plt+0x9a98>
  40af1c:	b	40af38 <printf@plt+0x9a98>
  40af20:	b	40af38 <printf@plt+0x9a98>
  40af24:	b	40af38 <printf@plt+0x9a98>
  40af28:	mov	x20, x0
  40af2c:	mov	x0, x21
  40af30:	b	40af6c <printf@plt+0x9acc>
  40af34:	b	40af38 <printf@plt+0x9a98>
  40af38:	mov	x20, x0
  40af3c:	mov	x0, x19
  40af40:	b	40af6c <printf@plt+0x9acc>
  40af44:	mov	x20, x0
  40af48:	mov	x0, x19
  40af4c:	bl	412388 <_ZdlPv@@Base>
  40af50:	b	40af58 <printf@plt+0x9ab8>
  40af54:	mov	x20, x0
  40af58:	mov	x0, x27
  40af5c:	bl	40722c <printf@plt+0x5d8c>
  40af60:	b	40af68 <printf@plt+0x9ac8>
  40af64:	mov	x20, x0
  40af68:	mov	x0, x27
  40af6c:	bl	412388 <_ZdlPv@@Base>
  40af70:	mov	x0, x20
  40af74:	bl	401440 <_Unwind_Resume@plt>
  40af78:	stp	x29, x30, [sp, #-32]!
  40af7c:	stp	x20, x19, [sp, #16]
  40af80:	mov	x29, sp
  40af84:	mov	x20, x0
  40af88:	mov	w0, #0x20                  	// #32
  40af8c:	bl	4122e4 <_Znwm@@Base>
  40af90:	mov	x19, x0
  40af94:	mov	x1, x20
  40af98:	bl	4071fc <printf@plt+0x5d5c>
  40af9c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40afa0:	add	x8, x8, #0xd60
  40afa4:	str	x8, [x19]
  40afa8:	mov	w0, #0x18                  	// #24
  40afac:	bl	4122e4 <_Znwm@@Base>
  40afb0:	mov	x20, x0
  40afb4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40afb8:	add	x1, x1, #0xb4
  40afbc:	bl	40a448 <printf@plt+0x8fa8>
  40afc0:	str	x20, [x19, #24]
  40afc4:	mov	x0, x19
  40afc8:	ldp	x20, x19, [sp, #16]
  40afcc:	ldp	x29, x30, [sp], #32
  40afd0:	ret
  40afd4:	mov	x8, x20
  40afd8:	mov	x20, x0
  40afdc:	mov	x0, x8
  40afe0:	bl	412388 <_ZdlPv@@Base>
  40afe4:	b	40afec <printf@plt+0x9b4c>
  40afe8:	mov	x20, x0
  40afec:	mov	x0, x19
  40aff0:	bl	40722c <printf@plt+0x5d8c>
  40aff4:	b	40affc <printf@plt+0x9b5c>
  40aff8:	mov	x20, x0
  40affc:	mov	x0, x19
  40b000:	bl	412388 <_ZdlPv@@Base>
  40b004:	mov	x0, x20
  40b008:	bl	401440 <_Unwind_Resume@plt>
  40b00c:	stp	x29, x30, [sp, #-48]!
  40b010:	str	x21, [sp, #16]
  40b014:	stp	x20, x19, [sp, #32]
  40b018:	mov	x29, sp
  40b01c:	mov	x19, x0
  40b020:	bl	4071fc <printf@plt+0x5d5c>
  40b024:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b028:	add	x8, x8, #0xd60
  40b02c:	str	x8, [x19]
  40b030:	mov	w0, #0x18                  	// #24
  40b034:	bl	4122e4 <_Znwm@@Base>
  40b038:	mov	x20, x0
  40b03c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b040:	add	x1, x1, #0xb4
  40b044:	bl	40a448 <printf@plt+0x8fa8>
  40b048:	str	x20, [x19, #24]
  40b04c:	ldp	x20, x19, [sp, #32]
  40b050:	ldr	x21, [sp, #16]
  40b054:	ldp	x29, x30, [sp], #48
  40b058:	ret
  40b05c:	mov	x21, x0
  40b060:	mov	x0, x20
  40b064:	bl	412388 <_ZdlPv@@Base>
  40b068:	b	40b070 <printf@plt+0x9bd0>
  40b06c:	mov	x21, x0
  40b070:	mov	x0, x19
  40b074:	bl	40722c <printf@plt+0x5d8c>
  40b078:	mov	x0, x21
  40b07c:	bl	401440 <_Unwind_Resume@plt>
  40b080:	stp	x29, x30, [sp, #-32]!
  40b084:	str	x19, [sp, #16]
  40b088:	mov	x19, x0
  40b08c:	ldr	x0, [x0, #24]
  40b090:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b094:	add	x8, x8, #0xd60
  40b098:	mov	x29, sp
  40b09c:	str	x8, [x19]
  40b0a0:	cbz	x0, 40b0b0 <printf@plt+0x9c10>
  40b0a4:	ldr	x8, [x0]
  40b0a8:	ldr	x8, [x8, #16]
  40b0ac:	blr	x8
  40b0b0:	mov	x0, x19
  40b0b4:	ldr	x19, [sp, #16]
  40b0b8:	ldp	x29, x30, [sp], #32
  40b0bc:	b	40722c <printf@plt+0x5d8c>
  40b0c0:	stp	x29, x30, [sp, #-32]!
  40b0c4:	str	x19, [sp, #16]
  40b0c8:	mov	x19, x0
  40b0cc:	ldr	x0, [x0, #24]
  40b0d0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b0d4:	add	x8, x8, #0xd60
  40b0d8:	mov	x29, sp
  40b0dc:	str	x8, [x19]
  40b0e0:	cbz	x0, 40b0f0 <printf@plt+0x9c50>
  40b0e4:	ldr	x8, [x0]
  40b0e8:	ldr	x8, [x8, #16]
  40b0ec:	blr	x8
  40b0f0:	mov	x0, x19
  40b0f4:	bl	40722c <printf@plt+0x5d8c>
  40b0f8:	mov	x0, x19
  40b0fc:	ldr	x19, [sp, #16]
  40b100:	ldp	x29, x30, [sp], #32
  40b104:	b	412388 <_ZdlPv@@Base>
  40b108:	stp	x29, x30, [sp, #-48]!
  40b10c:	str	x21, [sp, #16]
  40b110:	stp	x20, x19, [sp, #32]
  40b114:	mov	x29, sp
  40b118:	mov	x19, x0
  40b11c:	ldr	x0, [x0, #16]
  40b120:	mov	w20, w1
  40b124:	ldr	x8, [x0]
  40b128:	ldr	x8, [x8, #24]
  40b12c:	blr	x8
  40b130:	ldr	x8, [x19, #24]
  40b134:	mov	w21, w0
  40b138:	mov	w1, w20
  40b13c:	ldr	x9, [x8]
  40b140:	mov	x0, x8
  40b144:	ldr	x9, [x9, #24]
  40b148:	blr	x9
  40b14c:	ldp	x8, x9, [x19, #16]
  40b150:	ldr	w1, [x19, #12]
  40b154:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b158:	add	x0, x0, #0x9fe
  40b15c:	ldr	w2, [x8, #12]
  40b160:	ldr	w3, [x9, #12]
  40b164:	bl	4014a0 <printf@plt>
  40b168:	ldp	x8, x9, [x19, #16]
  40b16c:	ldr	w1, [x19, #12]
  40b170:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b174:	add	x0, x0, #0xa1b
  40b178:	ldr	w2, [x8, #12]
  40b17c:	ldr	w3, [x9, #12]
  40b180:	bl	4014a0 <printf@plt>
  40b184:	ldp	x8, x9, [x19, #16]
  40b188:	ldr	w1, [x19, #12]
  40b18c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b190:	add	x0, x0, #0xa38
  40b194:	ldr	w2, [x8, #12]
  40b198:	ldr	w3, [x9, #12]
  40b19c:	bl	4014a0 <printf@plt>
  40b1a0:	mov	w0, w21
  40b1a4:	ldp	x20, x19, [sp, #32]
  40b1a8:	ldr	x21, [sp, #16]
  40b1ac:	ldp	x29, x30, [sp], #48
  40b1b0:	ret
  40b1b4:	stp	x29, x30, [sp, #-32]!
  40b1b8:	str	x19, [sp, #16]
  40b1bc:	mov	x29, sp
  40b1c0:	mov	x19, x0
  40b1c4:	ldr	x0, [x0, #16]
  40b1c8:	ldr	x8, [x0]
  40b1cc:	ldr	x8, [x8, #32]
  40b1d0:	blr	x8
  40b1d4:	ldp	x9, x8, [x19, #16]
  40b1d8:	ldr	w1, [x19, #12]
  40b1dc:	ldr	x19, [sp, #16]
  40b1e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b1e4:	ldr	w2, [x8, #12]
  40b1e8:	ldr	w3, [x9, #12]
  40b1ec:	add	x0, x0, #0xa55
  40b1f0:	ldp	x29, x30, [sp], #32
  40b1f4:	b	4014a0 <printf@plt>
  40b1f8:	stp	x29, x30, [sp, #-32]!
  40b1fc:	str	x19, [sp, #16]
  40b200:	mov	x29, sp
  40b204:	mov	x19, x0
  40b208:	ldr	x0, [x0, #16]
  40b20c:	ldr	x8, [x0]
  40b210:	ldr	x8, [x8, #48]
  40b214:	blr	x8
  40b218:	ldr	x0, [x19, #24]
  40b21c:	ldr	x19, [sp, #16]
  40b220:	ldr	x8, [x0]
  40b224:	ldr	x1, [x8, #48]
  40b228:	ldp	x29, x30, [sp], #32
  40b22c:	br	x1
  40b230:	stp	x29, x30, [sp, #-48]!
  40b234:	str	x21, [sp, #16]
  40b238:	stp	x20, x19, [sp, #32]
  40b23c:	mov	x29, sp
  40b240:	mov	x20, x0
  40b244:	ldr	x0, [x0, #16]
  40b248:	mov	w19, w2
  40b24c:	mov	w21, w1
  40b250:	ldr	x8, [x0]
  40b254:	ldr	x8, [x8, #96]
  40b258:	blr	x8
  40b25c:	ldr	x0, [x20, #24]
  40b260:	mov	w1, w21
  40b264:	mov	w2, w19
  40b268:	ldp	x20, x19, [sp, #32]
  40b26c:	ldr	x8, [x0]
  40b270:	ldr	x21, [sp, #16]
  40b274:	ldr	x3, [x8, #96]
  40b278:	ldp	x29, x30, [sp], #48
  40b27c:	br	x3
  40b280:	stp	x29, x30, [sp, #-16]!
  40b284:	mov	x29, sp
  40b288:	ldr	x0, [x0, #16]
  40b28c:	ldr	x8, [x0]
  40b290:	ldr	x8, [x8]
  40b294:	blr	x8
  40b298:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b29c:	ldr	x1, [x8, #3416]
  40b2a0:	mov	w0, #0x27                  	// #39
  40b2a4:	ldp	x29, x30, [sp], #16
  40b2a8:	b	401240 <putc@plt>
  40b2ac:	stp	x29, x30, [sp, #-32]!
  40b2b0:	str	x19, [sp, #16]
  40b2b4:	mov	x29, sp
  40b2b8:	mov	x19, x0
  40b2bc:	bl	407740 <printf@plt+0x62a0>
  40b2c0:	mov	x0, x19
  40b2c4:	ldr	x19, [sp, #16]
  40b2c8:	ldp	x29, x30, [sp], #32
  40b2cc:	b	412388 <_ZdlPv@@Base>
  40b2d0:	stp	x29, x30, [sp, #-48]!
  40b2d4:	stp	x22, x21, [sp, #16]
  40b2d8:	stp	x20, x19, [sp, #32]
  40b2dc:	mov	x29, sp
  40b2e0:	ldr	x8, [x0]
  40b2e4:	mov	x19, x2
  40b2e8:	mov	x21, x0
  40b2ec:	mov	x20, x1
  40b2f0:	ldr	x8, [x8, #56]
  40b2f4:	blr	x8
  40b2f8:	cbz	x0, 40b330 <printf@plt+0x9e90>
  40b2fc:	ldr	x8, [x0, #32]
  40b300:	ldrsw	x9, [x0, #40]
  40b304:	mov	x22, x0
  40b308:	mov	x1, x20
  40b30c:	mov	x2, x19
  40b310:	add	x8, x8, x9, lsl #3
  40b314:	ldur	x0, [x8, #-8]
  40b318:	bl	40b2d0 <printf@plt+0x9e30>
  40b31c:	ldr	x8, [x22, #32]
  40b320:	ldrsw	x9, [x22, #40]
  40b324:	add	x8, x8, x9, lsl #3
  40b328:	stur	x0, [x8, #-8]
  40b32c:	b	40b354 <printf@plt+0x9eb4>
  40b330:	mov	w0, #0x28                  	// #40
  40b334:	bl	4122e4 <_Znwm@@Base>
  40b338:	mov	x22, x0
  40b33c:	mov	x1, x21
  40b340:	bl	4071fc <printf@plt+0x5d5c>
  40b344:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b348:	add	x8, x8, #0xaa0
  40b34c:	str	x8, [x22]
  40b350:	stp	x20, x19, [x22, #24]
  40b354:	mov	x0, x22
  40b358:	ldp	x20, x19, [sp, #32]
  40b35c:	ldp	x22, x21, [sp, #16]
  40b360:	ldp	x29, x30, [sp], #48
  40b364:	ret
  40b368:	mov	x19, x0
  40b36c:	mov	x0, x22
  40b370:	bl	412388 <_ZdlPv@@Base>
  40b374:	mov	x0, x19
  40b378:	bl	401440 <_Unwind_Resume@plt>
  40b37c:	stp	x29, x30, [sp, #-48]!
  40b380:	str	x21, [sp, #16]
  40b384:	stp	x20, x19, [sp, #32]
  40b388:	mov	x29, sp
  40b38c:	mov	x19, x3
  40b390:	mov	x20, x2
  40b394:	mov	x21, x0
  40b398:	bl	4071fc <printf@plt+0x5d5c>
  40b39c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b3a0:	add	x8, x8, #0xaa0
  40b3a4:	str	x8, [x21]
  40b3a8:	stp	x20, x19, [x21, #24]
  40b3ac:	ldp	x20, x19, [sp, #32]
  40b3b0:	ldr	x21, [sp, #16]
  40b3b4:	ldp	x29, x30, [sp], #48
  40b3b8:	ret
  40b3bc:	stp	x29, x30, [sp, #-32]!
  40b3c0:	str	x19, [sp, #16]
  40b3c4:	mov	x19, x0
  40b3c8:	ldr	x0, [x0, #24]
  40b3cc:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b3d0:	add	x8, x8, #0xaa0
  40b3d4:	mov	x29, sp
  40b3d8:	str	x8, [x19]
  40b3dc:	cbz	x0, 40b3ec <printf@plt+0x9f4c>
  40b3e0:	ldr	x8, [x0]
  40b3e4:	ldr	x8, [x8, #16]
  40b3e8:	blr	x8
  40b3ec:	ldr	x0, [x19, #32]
  40b3f0:	cbz	x0, 40b400 <printf@plt+0x9f60>
  40b3f4:	ldr	x8, [x0]
  40b3f8:	ldr	x8, [x8, #16]
  40b3fc:	blr	x8
  40b400:	mov	x0, x19
  40b404:	ldr	x19, [sp, #16]
  40b408:	ldp	x29, x30, [sp], #32
  40b40c:	b	40722c <printf@plt+0x5d8c>
  40b410:	stp	x29, x30, [sp, #-32]!
  40b414:	str	x19, [sp, #16]
  40b418:	mov	x19, x0
  40b41c:	ldr	x0, [x0, #24]
  40b420:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b424:	add	x8, x8, #0xaa0
  40b428:	mov	x29, sp
  40b42c:	str	x8, [x19]
  40b430:	cbz	x0, 40b440 <printf@plt+0x9fa0>
  40b434:	ldr	x8, [x0]
  40b438:	ldr	x8, [x8, #16]
  40b43c:	blr	x8
  40b440:	ldr	x0, [x19, #32]
  40b444:	cbz	x0, 40b454 <printf@plt+0x9fb4>
  40b448:	ldr	x8, [x0]
  40b44c:	ldr	x8, [x8, #16]
  40b450:	blr	x8
  40b454:	mov	x0, x19
  40b458:	bl	40722c <printf@plt+0x5d8c>
  40b45c:	mov	x0, x19
  40b460:	ldr	x19, [sp, #16]
  40b464:	ldp	x29, x30, [sp], #32
  40b468:	b	412388 <_ZdlPv@@Base>
  40b46c:	ldr	x0, [x0, #16]
  40b470:	ldr	x8, [x0]
  40b474:	ldr	x1, [x8, #80]
  40b478:	br	x1
  40b47c:	stp	x29, x30, [sp, #-48]!
  40b480:	stp	x22, x21, [sp, #16]
  40b484:	stp	x20, x19, [sp, #32]
  40b488:	mov	x29, sp
  40b48c:	mov	x20, x0
  40b490:	ldr	x0, [x0, #16]
  40b494:	mov	w21, w1
  40b498:	ldr	x8, [x0]
  40b49c:	ldr	x8, [x8, #24]
  40b4a0:	blr	x8
  40b4a4:	ldr	x8, [x20, #16]
  40b4a8:	mov	w19, w0
  40b4ac:	ldr	x9, [x8]
  40b4b0:	mov	x0, x8
  40b4b4:	ldr	x9, [x9, #32]
  40b4b8:	blr	x9
  40b4bc:	ldr	w1, [x20, #12]
  40b4c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b4c4:	add	x0, x0, #0x5b8
  40b4c8:	bl	4014a0 <printf@plt>
  40b4cc:	cmp	w21, #0x1
  40b4d0:	b.gt	40b4e0 <printf@plt+0xa040>
  40b4d4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b4d8:	ldr	w8, [x8, #3452]
  40b4dc:	cbnz	w8, 40b4e4 <printf@plt+0xa044>
  40b4e0:	bl	406b90 <printf@plt+0x56f0>
  40b4e4:	ldr	w1, [x20, #12]
  40b4e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b4ec:	add	x0, x0, #0x5ca
  40b4f0:	bl	4014a0 <printf@plt>
  40b4f4:	ldr	x22, [x20, #24]
  40b4f8:	cbz	x22, 40b51c <printf@plt+0xa07c>
  40b4fc:	mov	w0, w21
  40b500:	bl	406820 <printf@plt+0x5380>
  40b504:	bl	406830 <printf@plt+0x5390>
  40b508:	ldr	x8, [x22]
  40b50c:	mov	w1, w0
  40b510:	mov	x0, x22
  40b514:	ldr	x8, [x8, #24]
  40b518:	blr	x8
  40b51c:	ldr	x22, [x20, #32]
  40b520:	cbz	x22, 40b540 <printf@plt+0xa0a0>
  40b524:	mov	w0, w21
  40b528:	bl	406820 <printf@plt+0x5380>
  40b52c:	ldr	x8, [x22]
  40b530:	mov	w1, w0
  40b534:	mov	x0, x22
  40b538:	ldr	x8, [x8, #24]
  40b53c:	blr	x8
  40b540:	ldr	x0, [x20, #16]
  40b544:	ldr	x8, [x0]
  40b548:	ldr	x8, [x8, #72]
  40b54c:	blr	x8
  40b550:	ldr	w1, [x20, #12]
  40b554:	cbz	w0, 40b578 <printf@plt+0xa0d8>
  40b558:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b55c:	add	x0, x0, #0xb40
  40b560:	bl	4014a0 <printf@plt>
  40b564:	ldr	w1, [x20, #12]
  40b568:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b56c:	add	x0, x0, #0xb4c
  40b570:	bl	4014a0 <printf@plt>
  40b574:	b	40b5b4 <printf@plt+0xa114>
  40b578:	ldr	x8, [x20, #16]
  40b57c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40b580:	ldr	w3, [x9, #480]
  40b584:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b588:	ldr	w2, [x8, #12]
  40b58c:	add	x0, x0, #0xb58
  40b590:	bl	4014a0 <printf@plt>
  40b594:	ldr	x8, [x20, #16]
  40b598:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40b59c:	ldr	w1, [x20, #12]
  40b5a0:	ldr	w3, [x9, #484]
  40b5a4:	ldr	w2, [x8, #12]
  40b5a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b5ac:	add	x0, x0, #0xb72
  40b5b0:	bl	4014a0 <printf@plt>
  40b5b4:	ldr	w1, [x20, #12]
  40b5b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b5bc:	add	x0, x0, #0x5f7
  40b5c0:	bl	4014a0 <printf@plt>
  40b5c4:	ldr	x8, [x20, #32]
  40b5c8:	cbz	x8, 40b6cc <printf@plt+0xa22c>
  40b5cc:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40b5d0:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40b5d4:	add	x9, x9, #0x1cc
  40b5d8:	add	x10, x10, #0x1d0
  40b5dc:	tst	w21, #0x1
  40b5e0:	adrp	x11, 42f000 <_Znam@GLIBCXX_3.4>
  40b5e4:	add	x11, x11, #0x1c8
  40b5e8:	ldr	w4, [x8, #12]
  40b5ec:	csel	x8, x10, x9, eq  // eq = none
  40b5f0:	cmp	w21, #0x3
  40b5f4:	ldr	w1, [x20, #12]
  40b5f8:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40b5fc:	csel	x8, x11, x8, eq  // eq = none
  40b600:	ldr	w3, [x8]
  40b604:	ldr	w5, [x22, #488]
  40b608:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b60c:	add	x0, x0, #0xbd2
  40b610:	mov	w2, w1
  40b614:	bl	4014a0 <printf@plt>
  40b618:	ldr	x8, [x20, #24]
  40b61c:	cbz	x8, 40b710 <printf@plt+0xa270>
  40b620:	ldr	w1, [x20, #12]
  40b624:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40b628:	ldr	w3, [x8, #476]
  40b62c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b630:	add	x0, x0, #0xbfe
  40b634:	mov	w2, w1
  40b638:	bl	4014a0 <printf@plt>
  40b63c:	ldp	x9, x8, [x20, #24]
  40b640:	ldr	w2, [x20, #12]
  40b644:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40b648:	ldr	w5, [x10, #468]
  40b64c:	ldr	w1, [x8, #12]
  40b650:	ldr	w3, [x9, #12]
  40b654:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b658:	add	x0, x0, #0xc16
  40b65c:	mov	w4, w2
  40b660:	bl	4014a0 <printf@plt>
  40b664:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b668:	add	x0, x0, #0xc4d
  40b66c:	bl	4014a0 <printf@plt>
  40b670:	ldr	w1, [x20, #12]
  40b674:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b678:	add	x0, x0, #0xc5e
  40b67c:	bl	4014a0 <printf@plt>
  40b680:	ldr	x8, [x20, #32]
  40b684:	ldr	w1, [x22, #488]
  40b688:	ldr	w2, [x20, #12]
  40b68c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b690:	ldr	w3, [x8, #12]
  40b694:	add	x0, x0, #0xc73
  40b698:	bl	4014a0 <printf@plt>
  40b69c:	ldr	w1, [x20, #12]
  40b6a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b6a4:	add	x0, x0, #0xc9d
  40b6a8:	bl	4014a0 <printf@plt>
  40b6ac:	ldr	w1, [x20, #12]
  40b6b0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b6b4:	add	x0, x0, #0xcb2
  40b6b8:	bl	4014a0 <printf@plt>
  40b6bc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b6c0:	add	x0, x0, #0xe09
  40b6c4:	bl	401210 <puts@plt>
  40b6c8:	b	40b710 <printf@plt+0xa270>
  40b6cc:	ldr	x8, [x20, #24]
  40b6d0:	cbnz	x8, 40b6e8 <printf@plt+0xa248>
  40b6d4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b6d8:	add	x1, x1, #0xb89
  40b6dc:	mov	w0, #0x60                  	// #96
  40b6e0:	bl	41082c <printf@plt+0xf38c>
  40b6e4:	ldr	x8, [x20, #24]
  40b6e8:	ldr	w1, [x20, #12]
  40b6ec:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40b6f0:	ldr	w4, [x8, #12]
  40b6f4:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40b6f8:	ldr	w3, [x9, #472]
  40b6fc:	ldr	w5, [x8, #488]
  40b700:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b704:	add	x0, x0, #0xba4
  40b708:	mov	w2, w1
  40b70c:	bl	4014a0 <printf@plt>
  40b710:	ldr	x8, [x20, #16]
  40b714:	ldr	w1, [x20, #12]
  40b718:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b71c:	add	x0, x0, #0x647
  40b720:	ldr	w2, [x8, #12]
  40b724:	bl	4014a0 <printf@plt>
  40b728:	ldp	x9, x8, [x20, #24]
  40b72c:	cbz	x9, 40b75c <printf@plt+0xa2bc>
  40b730:	ldr	x10, [x20, #16]
  40b734:	ldr	w1, [x9, #12]
  40b738:	ldr	w2, [x10, #12]
  40b73c:	cbz	x8, 40b77c <printf@plt+0xa2dc>
  40b740:	ldr	w3, [x8, #12]
  40b744:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40b748:	ldr	w4, [x8, #420]
  40b74c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b750:	add	x0, x0, #0xcc7
  40b754:	bl	4014a0 <printf@plt>
  40b758:	b	40b79c <printf@plt+0xa2fc>
  40b75c:	cbz	x8, 40b794 <printf@plt+0xa2f4>
  40b760:	ldr	w1, [x8, #12]
  40b764:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40b768:	ldr	w2, [x8, #420]
  40b76c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b770:	add	x0, x0, #0xd0d
  40b774:	bl	4014a0 <printf@plt>
  40b778:	b	40b79c <printf@plt+0xa2fc>
  40b77c:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40b780:	ldr	w3, [x8, #420]
  40b784:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b788:	add	x0, x0, #0xcf0
  40b78c:	bl	4014a0 <printf@plt>
  40b790:	b	40b79c <printf@plt+0xa2fc>
  40b794:	mov	w0, #0xa                   	// #10
  40b798:	bl	4012f0 <putchar@plt>
  40b79c:	ldr	x8, [x20, #16]
  40b7a0:	ldr	w1, [x20, #12]
  40b7a4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b7a8:	add	x0, x0, #0xd21
  40b7ac:	ldr	w2, [x8, #12]
  40b7b0:	bl	4014a0 <printf@plt>
  40b7b4:	ldr	x8, [x20, #32]
  40b7b8:	cbz	x8, 40b7d0 <printf@plt+0xa330>
  40b7bc:	ldr	w1, [x20, #12]
  40b7c0:	ldr	w2, [x8, #12]
  40b7c4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b7c8:	add	x0, x0, #0xd33
  40b7cc:	bl	4014a0 <printf@plt>
  40b7d0:	ldr	x8, [x20, #24]
  40b7d4:	cbz	x8, 40b7ec <printf@plt+0xa34c>
  40b7d8:	ldr	w1, [x20, #12]
  40b7dc:	ldr	w2, [x8, #12]
  40b7e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b7e4:	add	x0, x0, #0xd49
  40b7e8:	bl	4014a0 <printf@plt>
  40b7ec:	mov	w0, #0xa                   	// #10
  40b7f0:	bl	4012f0 <putchar@plt>
  40b7f4:	ldr	x8, [x20, #16]
  40b7f8:	ldr	w1, [x20, #12]
  40b7fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b800:	add	x0, x0, #0xd60
  40b804:	ldr	w2, [x8, #12]
  40b808:	bl	4014a0 <printf@plt>
  40b80c:	ldr	x8, [x20, #24]
  40b810:	cbz	x8, 40b828 <printf@plt+0xa388>
  40b814:	ldr	w1, [x20, #12]
  40b818:	ldr	w2, [x8, #12]
  40b81c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b820:	add	x0, x0, #0xd72
  40b824:	bl	4014a0 <printf@plt>
  40b828:	ldr	x8, [x20, #32]
  40b82c:	cbz	x8, 40b844 <printf@plt+0xa3a4>
  40b830:	ldr	w1, [x20, #12]
  40b834:	ldr	w2, [x8, #12]
  40b838:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b83c:	add	x0, x0, #0xd88
  40b840:	bl	4014a0 <printf@plt>
  40b844:	mov	w0, #0xa                   	// #10
  40b848:	bl	4012f0 <putchar@plt>
  40b84c:	mov	w0, w19
  40b850:	ldp	x20, x19, [sp, #32]
  40b854:	ldp	x22, x21, [sp, #16]
  40b858:	ldp	x29, x30, [sp], #48
  40b85c:	ret
  40b860:	stp	x29, x30, [sp, #-32]!
  40b864:	str	x19, [sp, #16]
  40b868:	mov	x29, sp
  40b86c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b870:	ldr	w8, [x8, #3472]
  40b874:	mov	x19, x0
  40b878:	cmp	w8, #0x1
  40b87c:	b.eq	40b988 <printf@plt+0xa4e8>  // b.none
  40b880:	cbnz	w8, 40ba18 <printf@plt+0xa578>
  40b884:	ldr	x0, [x19, #16]
  40b888:	ldr	x8, [x0]
  40b88c:	ldr	x8, [x8, #48]
  40b890:	blr	x8
  40b894:	ldr	x8, [x19, #32]
  40b898:	cbz	x8, 40b8f4 <printf@plt+0xa454>
  40b89c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b8a0:	add	x0, x0, #0x725
  40b8a4:	bl	4014a0 <printf@plt>
  40b8a8:	ldr	w1, [x19, #12]
  40b8ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b8b0:	add	x0, x0, #0x72c
  40b8b4:	bl	4014a0 <printf@plt>
  40b8b8:	ldr	w1, [x19, #12]
  40b8bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b8c0:	add	x0, x0, #0x717
  40b8c4:	bl	4014a0 <printf@plt>
  40b8c8:	ldr	x0, [x19, #32]
  40b8cc:	ldr	x8, [x0]
  40b8d0:	ldr	x8, [x8, #48]
  40b8d4:	blr	x8
  40b8d8:	ldr	w1, [x19, #12]
  40b8dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b8e0:	add	x0, x0, #0x79b
  40b8e4:	bl	4014a0 <printf@plt>
  40b8e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40b8ec:	add	x0, x0, #0x5ca
  40b8f0:	bl	4014a0 <printf@plt>
  40b8f4:	ldr	x8, [x19, #24]
  40b8f8:	cbz	x8, 40b968 <printf@plt+0xa4c8>
  40b8fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b900:	add	x0, x0, #0x725
  40b904:	bl	4014a0 <printf@plt>
  40b908:	ldr	w1, [x19, #12]
  40b90c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b910:	add	x0, x0, #0x764
  40b914:	bl	4014a0 <printf@plt>
  40b918:	ldr	w1, [x19, #12]
  40b91c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b920:	add	x0, x0, #0x717
  40b924:	bl	4014a0 <printf@plt>
  40b928:	ldr	x8, [x19, #16]
  40b92c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b930:	add	x0, x0, #0xd9f
  40b934:	ldr	w1, [x8, #12]
  40b938:	bl	4014a0 <printf@plt>
  40b93c:	ldr	x0, [x19, #24]
  40b940:	ldr	x8, [x0]
  40b944:	ldr	x8, [x8, #48]
  40b948:	blr	x8
  40b94c:	ldr	w1, [x19, #12]
  40b950:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40b954:	add	x0, x0, #0x79b
  40b958:	bl	4014a0 <printf@plt>
  40b95c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40b960:	add	x0, x0, #0x5ca
  40b964:	bl	4014a0 <printf@plt>
  40b968:	ldr	x8, [x19, #16]
  40b96c:	ldr	w1, [x19, #12]
  40b970:	ldr	x19, [sp, #16]
  40b974:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b978:	ldr	w2, [x8, #12]
  40b97c:	add	x0, x0, #0xdae
  40b980:	ldp	x29, x30, [sp], #32
  40b984:	b	4014a0 <printf@plt>
  40b988:	ldp	x8, x9, [x19, #24]
  40b98c:	cbz	x9, 40b9dc <printf@plt+0xa53c>
  40b990:	cbz	x8, 40ba24 <printf@plt+0xa584>
  40b994:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b998:	add	x0, x0, #0xdc6
  40b99c:	bl	4014a0 <printf@plt>
  40b9a0:	ldr	x0, [x19, #16]
  40b9a4:	ldr	x8, [x0]
  40b9a8:	ldr	x8, [x8, #48]
  40b9ac:	blr	x8
  40b9b0:	ldr	x0, [x19, #24]
  40b9b4:	ldr	x8, [x0]
  40b9b8:	ldr	x8, [x8, #48]
  40b9bc:	blr	x8
  40b9c0:	ldr	x0, [x19, #32]
  40b9c4:	ldr	x8, [x0]
  40b9c8:	ldr	x8, [x8, #48]
  40b9cc:	blr	x8
  40b9d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b9d4:	add	x0, x0, #0xdd0
  40b9d8:	b	40ba58 <printf@plt+0xa5b8>
  40b9dc:	cbz	x8, 40ba18 <printf@plt+0xa578>
  40b9e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40b9e4:	add	x0, x0, #0xdea
  40b9e8:	bl	4014a0 <printf@plt>
  40b9ec:	ldr	x0, [x19, #16]
  40b9f0:	ldr	x8, [x0]
  40b9f4:	ldr	x8, [x8, #48]
  40b9f8:	blr	x8
  40b9fc:	ldr	x0, [x19, #24]
  40ba00:	ldr	x8, [x0]
  40ba04:	ldr	x8, [x8, #48]
  40ba08:	blr	x8
  40ba0c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ba10:	add	x0, x0, #0xdf1
  40ba14:	b	40ba58 <printf@plt+0xa5b8>
  40ba18:	ldr	x19, [sp, #16]
  40ba1c:	ldp	x29, x30, [sp], #32
  40ba20:	ret
  40ba24:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ba28:	add	x0, x0, #0xddb
  40ba2c:	bl	4014a0 <printf@plt>
  40ba30:	ldr	x0, [x19, #16]
  40ba34:	ldr	x8, [x0]
  40ba38:	ldr	x8, [x8, #48]
  40ba3c:	blr	x8
  40ba40:	ldr	x0, [x19, #32]
  40ba44:	ldr	x8, [x0]
  40ba48:	ldr	x8, [x8, #48]
  40ba4c:	blr	x8
  40ba50:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ba54:	add	x0, x0, #0xde2
  40ba58:	ldr	x19, [sp, #16]
  40ba5c:	ldp	x29, x30, [sp], #32
  40ba60:	b	4014a0 <printf@plt>
  40ba64:	ldr	x0, [x0, #16]
  40ba68:	and	w1, w1, #0xfffffffd
  40ba6c:	ldr	x8, [x0]
  40ba70:	ldr	x2, [x8, #104]
  40ba74:	br	x2
  40ba78:	stp	x29, x30, [sp, #-32]!
  40ba7c:	stp	x20, x19, [sp, #16]
  40ba80:	mov	x29, sp
  40ba84:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba88:	ldr	x3, [x20, #3416]
  40ba8c:	mov	x19, x0
  40ba90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ba94:	add	x0, x0, #0xe2
  40ba98:	mov	w1, #0x2                   	// #2
  40ba9c:	mov	w2, #0x1                   	// #1
  40baa0:	bl	401430 <fwrite@plt>
  40baa4:	ldr	x0, [x19, #16]
  40baa8:	ldr	x8, [x0]
  40baac:	ldr	x8, [x8]
  40bab0:	blr	x8
  40bab4:	ldr	x3, [x20, #3416]
  40bab8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40babc:	add	x0, x0, #0x92c
  40bac0:	mov	w1, #0x2                   	// #2
  40bac4:	mov	w2, #0x1                   	// #1
  40bac8:	bl	401430 <fwrite@plt>
  40bacc:	ldr	x8, [x19, #24]
  40bad0:	cbnz	x8, 40bae8 <printf@plt+0xa648>
  40bad4:	ldr	x8, [x19, #32]
  40bad8:	cbnz	x8, 40bb30 <printf@plt+0xa690>
  40badc:	ldp	x20, x19, [sp, #16]
  40bae0:	ldp	x29, x30, [sp], #32
  40bae4:	ret
  40bae8:	ldr	x3, [x20, #3416]
  40baec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40baf0:	add	x0, x0, #0xdf9
  40baf4:	mov	w1, #0x7                   	// #7
  40baf8:	mov	w2, #0x1                   	// #1
  40bafc:	bl	401430 <fwrite@plt>
  40bb00:	ldr	x0, [x19, #24]
  40bb04:	ldr	x8, [x0]
  40bb08:	ldr	x8, [x8]
  40bb0c:	blr	x8
  40bb10:	ldr	x3, [x20, #3416]
  40bb14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40bb18:	add	x0, x0, #0x92c
  40bb1c:	mov	w1, #0x2                   	// #2
  40bb20:	mov	w2, #0x1                   	// #1
  40bb24:	bl	401430 <fwrite@plt>
  40bb28:	ldr	x8, [x19, #32]
  40bb2c:	cbz	x8, 40badc <printf@plt+0xa63c>
  40bb30:	ldr	x3, [x20, #3416]
  40bb34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bb38:	add	x0, x0, #0xe01
  40bb3c:	mov	w1, #0x7                   	// #7
  40bb40:	mov	w2, #0x1                   	// #1
  40bb44:	bl	401430 <fwrite@plt>
  40bb48:	ldr	x0, [x19, #32]
  40bb4c:	ldr	x8, [x0]
  40bb50:	ldr	x8, [x8]
  40bb54:	blr	x8
  40bb58:	ldr	x3, [x20, #3416]
  40bb5c:	ldp	x20, x19, [sp, #16]
  40bb60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40bb64:	add	x0, x0, #0x92c
  40bb68:	mov	w1, #0x2                   	// #2
  40bb6c:	mov	w2, #0x1                   	// #1
  40bb70:	ldp	x29, x30, [sp], #32
  40bb74:	b	401430 <fwrite@plt>
  40bb78:	stp	x29, x30, [sp, #-32]!
  40bb7c:	stp	x20, x19, [sp, #16]
  40bb80:	mov	x29, sp
  40bb84:	mov	x20, x0
  40bb88:	ldr	x0, [x0, #32]
  40bb8c:	mov	w19, w1
  40bb90:	cbz	x0, 40bba4 <printf@plt+0xa704>
  40bb94:	ldr	x8, [x0]
  40bb98:	add	w1, w19, #0x1
  40bb9c:	ldr	x8, [x8, #112]
  40bba0:	blr	x8
  40bba4:	ldr	x0, [x20, #24]
  40bba8:	cbz	x0, 40bbbc <printf@plt+0xa71c>
  40bbac:	ldr	x8, [x0]
  40bbb0:	add	w1, w19, #0x1
  40bbb4:	ldr	x8, [x8, #112]
  40bbb8:	blr	x8
  40bbbc:	ldr	x0, [x20, #16]
  40bbc0:	mov	w1, w19
  40bbc4:	ldp	x20, x19, [sp, #16]
  40bbc8:	ldr	x8, [x0]
  40bbcc:	ldr	x2, [x8, #112]
  40bbd0:	ldp	x29, x30, [sp], #32
  40bbd4:	br	x2
  40bbd8:	stp	x29, x30, [sp, #-32]!
  40bbdc:	stp	x20, x19, [sp, #16]
  40bbe0:	mov	x29, sp
  40bbe4:	ldr	x8, [x0]
  40bbe8:	mov	x19, x0
  40bbec:	ldr	x8, [x8, #56]
  40bbf0:	blr	x8
  40bbf4:	cbz	x0, 40bc14 <printf@plt+0xa774>
  40bbf8:	ldr	x8, [x0, #32]
  40bbfc:	mov	x20, x0
  40bc00:	ldr	x0, [x8]
  40bc04:	bl	40bbd8 <printf@plt+0xa738>
  40bc08:	ldr	x8, [x20, #32]
  40bc0c:	str	x0, [x8]
  40bc10:	b	40bc34 <printf@plt+0xa794>
  40bc14:	mov	w0, #0x18                  	// #24
  40bc18:	bl	4122e4 <_Znwm@@Base>
  40bc1c:	mov	x20, x0
  40bc20:	mov	x1, x19
  40bc24:	bl	4071fc <printf@plt+0x5d5c>
  40bc28:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bc2c:	add	x8, x8, #0xe20
  40bc30:	str	x8, [x20]
  40bc34:	mov	x0, x20
  40bc38:	ldp	x20, x19, [sp, #16]
  40bc3c:	ldp	x29, x30, [sp], #32
  40bc40:	ret
  40bc44:	mov	x19, x0
  40bc48:	mov	x0, x20
  40bc4c:	bl	412388 <_ZdlPv@@Base>
  40bc50:	mov	x0, x19
  40bc54:	bl	401440 <_Unwind_Resume@plt>
  40bc58:	stp	x29, x30, [sp, #-32]!
  40bc5c:	str	x19, [sp, #16]
  40bc60:	mov	x29, sp
  40bc64:	mov	x19, x0
  40bc68:	bl	4071fc <printf@plt+0x5d5c>
  40bc6c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bc70:	add	x8, x8, #0xe20
  40bc74:	str	x8, [x19]
  40bc78:	ldr	x19, [sp, #16]
  40bc7c:	ldp	x29, x30, [sp], #32
  40bc80:	ret
  40bc84:	ldr	x0, [x0, #16]
  40bc88:	ldr	x8, [x0]
  40bc8c:	ldr	x1, [x8, #48]
  40bc90:	br	x1
  40bc94:	stp	x29, x30, [sp, #-32]!
  40bc98:	str	x19, [sp, #16]
  40bc9c:	mov	x29, sp
  40bca0:	mov	x19, x0
  40bca4:	ldr	x0, [x0, #16]
  40bca8:	ldr	x8, [x0]
  40bcac:	ldr	x8, [x8, #24]
  40bcb0:	blr	x8
  40bcb4:	cbz	w0, 40bcd4 <printf@plt+0xa834>
  40bcb8:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40bcbc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40bcc0:	add	x1, x1, #0x198
  40bcc4:	add	x0, x0, #0x5dc
  40bcc8:	mov	x2, x1
  40bccc:	mov	x3, x1
  40bcd0:	bl	410ec8 <printf@plt+0xfa28>
  40bcd4:	ldr	x8, [x19, #16]
  40bcd8:	ldr	w1, [x19, #12]
  40bcdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40bce0:	add	x0, x0, #0xd5f
  40bce4:	ldr	w2, [x8, #12]
  40bce8:	bl	4014a0 <printf@plt>
  40bcec:	ldr	x8, [x19, #16]
  40bcf0:	ldr	w1, [x19, #12]
  40bcf4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40bcf8:	add	x0, x0, #0xd73
  40bcfc:	ldr	w2, [x8, #12]
  40bd00:	bl	4014a0 <printf@plt>
  40bd04:	ldr	x8, [x19, #16]
  40bd08:	ldr	w1, [x19, #12]
  40bd0c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40bd10:	add	x0, x0, #0xd86
  40bd14:	ldr	w2, [x8, #12]
  40bd18:	bl	4014a0 <printf@plt>
  40bd1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bd20:	add	x0, x0, #0xf82
  40bd24:	bl	401210 <puts@plt>
  40bd28:	ldr	x19, [sp, #16]
  40bd2c:	mov	w0, #0x1                   	// #1
  40bd30:	ldp	x29, x30, [sp], #32
  40bd34:	ret
  40bd38:	stp	x29, x30, [sp, #-32]!
  40bd3c:	stp	x20, x19, [sp, #16]
  40bd40:	mov	x29, sp
  40bd44:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd48:	ldr	x3, [x20, #3416]
  40bd4c:	mov	x19, x0
  40bd50:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bd54:	add	x0, x0, #0xf70
  40bd58:	mov	w1, #0x7                   	// #7
  40bd5c:	mov	w2, #0x1                   	// #1
  40bd60:	bl	401430 <fwrite@plt>
  40bd64:	ldr	x0, [x19, #16]
  40bd68:	ldr	x8, [x0]
  40bd6c:	ldr	x8, [x8]
  40bd70:	blr	x8
  40bd74:	ldr	x3, [x20, #3416]
  40bd78:	ldp	x20, x19, [sp, #16]
  40bd7c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40bd80:	add	x0, x0, #0x92c
  40bd84:	mov	w1, #0x2                   	// #2
  40bd88:	mov	w2, #0x1                   	// #1
  40bd8c:	ldp	x29, x30, [sp], #32
  40bd90:	b	401430 <fwrite@plt>
  40bd94:	stp	x29, x30, [sp, #-32]!
  40bd98:	stp	x20, x19, [sp, #16]
  40bd9c:	mov	x29, sp
  40bda0:	ldr	x8, [x0]
  40bda4:	mov	x19, x0
  40bda8:	ldr	x8, [x8, #56]
  40bdac:	blr	x8
  40bdb0:	cbz	x0, 40bdd0 <printf@plt+0xa930>
  40bdb4:	ldr	x8, [x0, #32]
  40bdb8:	mov	x20, x0
  40bdbc:	ldr	x0, [x8]
  40bdc0:	bl	40bd94 <printf@plt+0xa8f4>
  40bdc4:	ldr	x8, [x20, #32]
  40bdc8:	str	x0, [x8]
  40bdcc:	b	40bdf0 <printf@plt+0xa950>
  40bdd0:	mov	w0, #0x18                  	// #24
  40bdd4:	bl	4122e4 <_Znwm@@Base>
  40bdd8:	mov	x20, x0
  40bddc:	mov	x1, x19
  40bde0:	bl	4071fc <printf@plt+0x5d5c>
  40bde4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bde8:	add	x8, x8, #0xea8
  40bdec:	str	x8, [x20]
  40bdf0:	mov	x0, x20
  40bdf4:	ldp	x20, x19, [sp, #16]
  40bdf8:	ldp	x29, x30, [sp], #32
  40bdfc:	ret
  40be00:	mov	x19, x0
  40be04:	mov	x0, x20
  40be08:	bl	412388 <_ZdlPv@@Base>
  40be0c:	mov	x0, x19
  40be10:	bl	401440 <_Unwind_Resume@plt>
  40be14:	stp	x29, x30, [sp, #-32]!
  40be18:	str	x19, [sp, #16]
  40be1c:	mov	x29, sp
  40be20:	mov	x19, x0
  40be24:	bl	4071fc <printf@plt+0x5d5c>
  40be28:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40be2c:	add	x8, x8, #0xea8
  40be30:	str	x8, [x19]
  40be34:	ldr	x19, [sp, #16]
  40be38:	ldp	x29, x30, [sp], #32
  40be3c:	ret
  40be40:	ldr	x0, [x0, #16]
  40be44:	ldr	x8, [x0]
  40be48:	ldr	x1, [x8, #48]
  40be4c:	br	x1
  40be50:	stp	x29, x30, [sp, #-32]!
  40be54:	str	x19, [sp, #16]
  40be58:	mov	x29, sp
  40be5c:	mov	x19, x0
  40be60:	ldr	x0, [x0, #16]
  40be64:	ldr	x8, [x0]
  40be68:	ldr	x8, [x8, #24]
  40be6c:	blr	x8
  40be70:	cbz	w0, 40be90 <printf@plt+0xa9f0>
  40be74:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40be78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40be7c:	add	x1, x1, #0x198
  40be80:	add	x0, x0, #0x5dc
  40be84:	mov	x2, x1
  40be88:	mov	x3, x1
  40be8c:	bl	410ec8 <printf@plt+0xfa28>
  40be90:	ldr	x8, [x19, #16]
  40be94:	ldr	w1, [x19, #12]
  40be98:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40be9c:	add	x0, x0, #0xd5f
  40bea0:	ldr	w2, [x8, #12]
  40bea4:	bl	4014a0 <printf@plt>
  40bea8:	ldr	x8, [x19, #16]
  40beac:	ldr	w1, [x19, #12]
  40beb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40beb4:	add	x0, x0, #0xd73
  40beb8:	ldr	w2, [x8, #12]
  40bebc:	bl	4014a0 <printf@plt>
  40bec0:	ldr	x8, [x19, #16]
  40bec4:	ldr	w1, [x19, #12]
  40bec8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40becc:	add	x0, x0, #0xd86
  40bed0:	ldr	w2, [x8, #12]
  40bed4:	bl	4014a0 <printf@plt>
  40bed8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bedc:	add	x0, x0, #0xf82
  40bee0:	bl	401210 <puts@plt>
  40bee4:	ldr	x19, [sp, #16]
  40bee8:	mov	w0, #0x2                   	// #2
  40beec:	ldp	x29, x30, [sp], #32
  40bef0:	ret
  40bef4:	stp	x29, x30, [sp, #-32]!
  40bef8:	stp	x20, x19, [sp, #16]
  40befc:	mov	x29, sp
  40bf00:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf04:	ldr	x3, [x20, #3416]
  40bf08:	mov	x19, x0
  40bf0c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bf10:	add	x0, x0, #0xf78
  40bf14:	mov	w1, #0x9                   	// #9
  40bf18:	mov	w2, #0x1                   	// #1
  40bf1c:	bl	401430 <fwrite@plt>
  40bf20:	ldr	x0, [x19, #16]
  40bf24:	ldr	x8, [x0]
  40bf28:	ldr	x8, [x8]
  40bf2c:	blr	x8
  40bf30:	ldr	x3, [x20, #3416]
  40bf34:	ldp	x20, x19, [sp, #16]
  40bf38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40bf3c:	add	x0, x0, #0x92c
  40bf40:	mov	w1, #0x2                   	// #2
  40bf44:	mov	w2, #0x1                   	// #1
  40bf48:	ldp	x29, x30, [sp], #32
  40bf4c:	b	401430 <fwrite@plt>
  40bf50:	stp	x29, x30, [sp, #-32]!
  40bf54:	str	x19, [sp, #16]
  40bf58:	mov	x29, sp
  40bf5c:	mov	x19, x0
  40bf60:	bl	40722c <printf@plt+0x5d8c>
  40bf64:	mov	x0, x19
  40bf68:	ldr	x19, [sp, #16]
  40bf6c:	ldp	x29, x30, [sp], #32
  40bf70:	b	412388 <_ZdlPv@@Base>
  40bf74:	stp	x29, x30, [sp, #-32]!
  40bf78:	str	x19, [sp, #16]
  40bf7c:	mov	x29, sp
  40bf80:	mov	x19, x0
  40bf84:	bl	40722c <printf@plt+0x5d8c>
  40bf88:	mov	x0, x19
  40bf8c:	ldr	x19, [sp, #16]
  40bf90:	ldp	x29, x30, [sp], #32
  40bf94:	b	412388 <_ZdlPv@@Base>
  40bf98:	stp	x29, x30, [sp, #-48]!
  40bf9c:	str	x21, [sp, #16]
  40bfa0:	stp	x20, x19, [sp, #32]
  40bfa4:	mov	x29, sp
  40bfa8:	mov	x21, x0
  40bfac:	mov	w0, #0x20                  	// #32
  40bfb0:	mov	x19, x1
  40bfb4:	bl	4122e4 <_Znwm@@Base>
  40bfb8:	mov	x20, x0
  40bfbc:	mov	x1, x21
  40bfc0:	bl	4071fc <printf@plt+0x5d5c>
  40bfc4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40bfc8:	add	x8, x8, #0xfc8
  40bfcc:	str	x8, [x20]
  40bfd0:	str	x19, [x20, #24]
  40bfd4:	mov	x0, x20
  40bfd8:	ldp	x20, x19, [sp, #32]
  40bfdc:	ldr	x21, [sp, #16]
  40bfe0:	ldp	x29, x30, [sp], #48
  40bfe4:	ret
  40bfe8:	mov	x19, x0
  40bfec:	mov	x0, x20
  40bff0:	bl	412388 <_ZdlPv@@Base>
  40bff4:	mov	x0, x19
  40bff8:	bl	401440 <_Unwind_Resume@plt>
  40bffc:	stp	x29, x30, [sp, #-32]!
  40c000:	stp	x20, x19, [sp, #16]
  40c004:	mov	x29, sp
  40c008:	mov	x19, x2
  40c00c:	mov	x20, x0
  40c010:	bl	4071fc <printf@plt+0x5d5c>
  40c014:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40c018:	add	x8, x8, #0xfc8
  40c01c:	str	x8, [x20]
  40c020:	str	x19, [x20, #24]
  40c024:	ldp	x20, x19, [sp, #16]
  40c028:	ldp	x29, x30, [sp], #32
  40c02c:	ret
  40c030:	stp	x29, x30, [sp, #-32]!
  40c034:	str	x19, [sp, #16]
  40c038:	mov	x19, x0
  40c03c:	ldr	x0, [x0, #24]
  40c040:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40c044:	add	x8, x8, #0xfc8
  40c048:	mov	x29, sp
  40c04c:	str	x8, [x19]
  40c050:	cbz	x0, 40c060 <printf@plt+0xabc0>
  40c054:	ldr	x8, [x0]
  40c058:	ldr	x8, [x8, #16]
  40c05c:	blr	x8
  40c060:	mov	x0, x19
  40c064:	ldr	x19, [sp, #16]
  40c068:	ldp	x29, x30, [sp], #32
  40c06c:	b	40722c <printf@plt+0x5d8c>
  40c070:	stp	x29, x30, [sp, #-32]!
  40c074:	str	x19, [sp, #16]
  40c078:	mov	x19, x0
  40c07c:	ldr	x0, [x0, #24]
  40c080:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40c084:	add	x8, x8, #0xfc8
  40c088:	mov	x29, sp
  40c08c:	str	x8, [x19]
  40c090:	cbz	x0, 40c0a0 <printf@plt+0xac00>
  40c094:	ldr	x8, [x0]
  40c098:	ldr	x8, [x8, #16]
  40c09c:	blr	x8
  40c0a0:	mov	x0, x19
  40c0a4:	bl	40722c <printf@plt+0x5d8c>
  40c0a8:	mov	x0, x19
  40c0ac:	ldr	x19, [sp, #16]
  40c0b0:	ldp	x29, x30, [sp], #32
  40c0b4:	b	412388 <_ZdlPv@@Base>
  40c0b8:	stp	x29, x30, [sp, #-48]!
  40c0bc:	str	x21, [sp, #16]
  40c0c0:	stp	x20, x19, [sp, #32]
  40c0c4:	mov	x29, sp
  40c0c8:	mov	x19, x0
  40c0cc:	ldr	x0, [x0, #16]
  40c0d0:	mov	w21, w1
  40c0d4:	ldr	x8, [x0]
  40c0d8:	ldr	x8, [x8, #24]
  40c0dc:	blr	x8
  40c0e0:	ldr	x8, [x19, #16]
  40c0e4:	mov	w20, w0
  40c0e8:	ldr	x9, [x8]
  40c0ec:	mov	x0, x8
  40c0f0:	ldr	x9, [x9, #40]
  40c0f4:	blr	x9
  40c0f8:	ldr	x0, [x19, #24]
  40c0fc:	mov	w1, w21
  40c100:	ldr	x8, [x0]
  40c104:	ldr	x8, [x8, #24]
  40c108:	blr	x8
  40c10c:	ldp	x8, x9, [x19, #16]
  40c110:	ldr	w1, [x19, #12]
  40c114:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c118:	add	x0, x0, #0x808
  40c11c:	ldr	w2, [x8, #12]
  40c120:	ldr	w3, [x9, #12]
  40c124:	mov	w4, w2
  40c128:	bl	4014a0 <printf@plt>
  40c12c:	ldp	x8, x9, [x19, #16]
  40c130:	ldr	w1, [x19, #12]
  40c134:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c138:	add	x0, x0, #0x836
  40c13c:	ldr	w2, [x8, #12]
  40c140:	ldr	w3, [x9, #12]
  40c144:	mov	w5, w1
  40c148:	mov	w4, w2
  40c14c:	bl	4014a0 <printf@plt>
  40c150:	ldr	x8, [x19, #16]
  40c154:	ldr	w1, [x19, #12]
  40c158:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40c15c:	add	x0, x0, #0xd86
  40c160:	ldr	w2, [x8, #12]
  40c164:	bl	4014a0 <printf@plt>
  40c168:	ldr	x8, [x19, #16]
  40c16c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40c170:	ldr	w1, [x19, #12]
  40c174:	ldr	w3, [x9, #488]
  40c178:	ldr	w2, [x8, #12]
  40c17c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40c180:	add	x0, x0, #0xb58
  40c184:	bl	4014a0 <printf@plt>
  40c188:	ldr	x8, [x19, #24]
  40c18c:	ldr	w1, [x19, #12]
  40c190:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c194:	add	x0, x0, #0x86d
  40c198:	ldr	w2, [x8, #12]
  40c19c:	mov	w3, w1
  40c1a0:	bl	4014a0 <printf@plt>
  40c1a4:	cbz	w20, 40c1c0 <printf@plt+0xad20>
  40c1a8:	ldr	x8, [x19, #16]
  40c1ac:	ldr	w1, [x19, #12]
  40c1b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c1b4:	add	x0, x0, #0x889
  40c1b8:	ldr	w2, [x8, #12]
  40c1bc:	bl	4014a0 <printf@plt>
  40c1c0:	mov	w0, w20
  40c1c4:	ldp	x20, x19, [sp, #32]
  40c1c8:	ldr	x21, [sp, #16]
  40c1cc:	ldp	x29, x30, [sp], #48
  40c1d0:	ret
  40c1d4:	stp	x29, x30, [sp, #-48]!
  40c1d8:	str	x21, [sp, #16]
  40c1dc:	stp	x20, x19, [sp, #32]
  40c1e0:	mov	x29, sp
  40c1e4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c1e8:	ldr	w8, [x8, #3472]
  40c1ec:	mov	x19, x0
  40c1f0:	cmp	w8, #0x1
  40c1f4:	b.eq	40c2ac <printf@plt+0xae0c>  // b.none
  40c1f8:	cbnz	w8, 40c2f0 <printf@plt+0xae50>
  40c1fc:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  40c200:	add	x20, x20, #0x725
  40c204:	mov	x0, x20
  40c208:	bl	4014a0 <printf@plt>
  40c20c:	ldp	x8, x9, [x19, #16]
  40c210:	ldr	w1, [x19, #12]
  40c214:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c218:	add	x0, x0, #0x8ad
  40c21c:	ldr	w2, [x8, #12]
  40c220:	ldr	w3, [x9, #12]
  40c224:	bl	4014a0 <printf@plt>
  40c228:	ldr	w1, [x19, #12]
  40c22c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40c230:	add	x0, x0, #0x72c
  40c234:	bl	4014a0 <printf@plt>
  40c238:	ldr	x0, [x19, #24]
  40c23c:	ldr	x8, [x0]
  40c240:	ldr	x8, [x8, #48]
  40c244:	blr	x8
  40c248:	adrp	x21, 419000 <_ZdlPvm@@Base+0x6c6c>
  40c24c:	add	x21, x21, #0x5ca
  40c250:	mov	x0, x21
  40c254:	bl	4014a0 <printf@plt>
  40c258:	mov	x0, x20
  40c25c:	bl	4014a0 <printf@plt>
  40c260:	ldr	x8, [x19, #16]
  40c264:	ldr	w1, [x19, #12]
  40c268:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40c26c:	add	x0, x0, #0x7a9
  40c270:	ldr	w2, [x8, #12]
  40c274:	bl	4014a0 <printf@plt>
  40c278:	ldr	x0, [x19, #16]
  40c27c:	ldr	x8, [x0]
  40c280:	ldr	x8, [x8, #48]
  40c284:	blr	x8
  40c288:	mov	x0, x21
  40c28c:	bl	4014a0 <printf@plt>
  40c290:	ldr	w1, [x19, #12]
  40c294:	ldp	x20, x19, [sp, #32]
  40c298:	ldr	x21, [sp, #16]
  40c29c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40c2a0:	add	x0, x0, #0x7c7
  40c2a4:	ldp	x29, x30, [sp], #48
  40c2a8:	b	4014a0 <printf@plt>
  40c2ac:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c2b0:	add	x0, x0, #0x8d5
  40c2b4:	bl	4014a0 <printf@plt>
  40c2b8:	ldr	x0, [x19, #16]
  40c2bc:	ldr	x8, [x0]
  40c2c0:	ldr	x8, [x8, #48]
  40c2c4:	blr	x8
  40c2c8:	ldr	x0, [x19, #24]
  40c2cc:	ldr	x8, [x0]
  40c2d0:	ldr	x8, [x8, #48]
  40c2d4:	blr	x8
  40c2d8:	ldp	x20, x19, [sp, #32]
  40c2dc:	ldr	x21, [sp, #16]
  40c2e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c2e4:	add	x0, x0, #0x9ca
  40c2e8:	ldp	x29, x30, [sp], #48
  40c2ec:	b	4014a0 <printf@plt>
  40c2f0:	ldp	x20, x19, [sp, #32]
  40c2f4:	ldr	x21, [sp, #16]
  40c2f8:	ldp	x29, x30, [sp], #48
  40c2fc:	ret
  40c300:	stp	x29, x30, [sp, #-32]!
  40c304:	stp	x20, x19, [sp, #16]
  40c308:	mov	x29, sp
  40c30c:	mov	x19, x0
  40c310:	ldr	x0, [x0, #24]
  40c314:	add	w20, w1, #0x1
  40c318:	mov	w1, w20
  40c31c:	ldr	x8, [x0]
  40c320:	ldr	x8, [x8, #112]
  40c324:	blr	x8
  40c328:	ldr	x0, [x19, #16]
  40c32c:	mov	w1, w20
  40c330:	ldp	x20, x19, [sp, #16]
  40c334:	ldr	x8, [x0]
  40c338:	ldr	x2, [x8, #112]
  40c33c:	ldp	x29, x30, [sp], #32
  40c340:	br	x2
  40c344:	stp	x29, x30, [sp, #-32]!
  40c348:	stp	x20, x19, [sp, #16]
  40c34c:	mov	x29, sp
  40c350:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c354:	ldr	x3, [x20, #3416]
  40c358:	mov	x19, x0
  40c35c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40c360:	add	x0, x0, #0xe2
  40c364:	mov	w1, #0x2                   	// #2
  40c368:	mov	w2, #0x1                   	// #1
  40c36c:	bl	401430 <fwrite@plt>
  40c370:	ldr	x0, [x19, #16]
  40c374:	ldr	x8, [x0]
  40c378:	ldr	x8, [x8]
  40c37c:	blr	x8
  40c380:	ldr	x3, [x20, #3416]
  40c384:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c388:	add	x0, x0, #0x8eb
  40c38c:	mov	w1, #0xc                   	// #12
  40c390:	mov	w2, #0x1                   	// #1
  40c394:	bl	401430 <fwrite@plt>
  40c398:	ldr	x0, [x19, #24]
  40c39c:	ldr	x8, [x0]
  40c3a0:	ldr	x8, [x8]
  40c3a4:	blr	x8
  40c3a8:	ldr	x3, [x20, #3416]
  40c3ac:	ldp	x20, x19, [sp, #16]
  40c3b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40c3b4:	add	x0, x0, #0x92c
  40c3b8:	mov	w1, #0x2                   	// #2
  40c3bc:	mov	w2, #0x1                   	// #1
  40c3c0:	ldp	x29, x30, [sp], #32
  40c3c4:	b	401430 <fwrite@plt>
  40c3c8:	stp	x29, x30, [sp, #-32]!
  40c3cc:	str	x19, [sp, #16]
  40c3d0:	mov	x29, sp
  40c3d4:	mov	x19, x0
  40c3d8:	bl	406bcc <printf@plt+0x572c>
  40c3dc:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c3e0:	add	x8, x8, #0x50
  40c3e4:	str	x8, [x19]
  40c3e8:	ldr	x19, [sp, #16]
  40c3ec:	ldp	x29, x30, [sp], #32
  40c3f0:	ret
  40c3f4:	stp	x29, x30, [sp, #-32]!
  40c3f8:	stp	x20, x19, [sp, #16]
  40c3fc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c400:	ldr	w8, [x8, #3472]
  40c404:	mov	x29, sp
  40c408:	cmp	w8, #0x1
  40c40c:	b.eq	40c488 <printf@plt+0xafe8>  // b.none
  40c410:	cbnz	w8, 40c49c <printf@plt+0xaffc>
  40c414:	adrp	x19, 42f000 <_Znam@GLIBCXX_3.4>
  40c418:	ldr	w8, [x19, #468]
  40c41c:	adrp	x20, 42f000 <_Znam@GLIBCXX_3.4>
  40c420:	ldr	w2, [x20, #488]
  40c424:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c428:	lsl	w9, w8, #3
  40c42c:	sub	w1, w9, w8
  40c430:	add	x0, x0, #0x8f8
  40c434:	bl	4014a0 <printf@plt>
  40c438:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c43c:	ldr	w8, [x8, #3448]
  40c440:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40c444:	ldr	w1, [x10, #404]
  40c448:	adrp	x9, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c44c:	adrp	x10, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c450:	add	x9, x9, #0x908
  40c454:	add	x10, x10, #0x913
  40c458:	cmp	w8, #0x0
  40c45c:	csel	x0, x10, x9, eq  // eq = none
  40c460:	bl	4014a0 <printf@plt>
  40c464:	ldr	w8, [x19, #468]
  40c468:	ldr	w2, [x20, #488]
  40c46c:	ldp	x20, x19, [sp, #16]
  40c470:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c474:	lsl	w9, w8, #3
  40c478:	sub	w1, w9, w8
  40c47c:	add	x0, x0, #0x921
  40c480:	ldp	x29, x30, [sp], #32
  40c484:	b	4014a0 <printf@plt>
  40c488:	ldp	x20, x19, [sp, #16]
  40c48c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c490:	add	x0, x0, #0x930
  40c494:	ldp	x29, x30, [sp], #32
  40c498:	b	4014a0 <printf@plt>
  40c49c:	ldp	x20, x19, [sp, #16]
  40c4a0:	ldp	x29, x30, [sp], #32
  40c4a4:	ret
  40c4a8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c4ac:	ldr	x3, [x8, #3416]
  40c4b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c4b4:	add	x0, x0, #0x940
  40c4b8:	mov	w1, #0xf                   	// #15
  40c4bc:	mov	w2, #0x1                   	// #1
  40c4c0:	b	401430 <fwrite@plt>
  40c4c4:	stp	x29, x30, [sp, #-48]!
  40c4c8:	str	x21, [sp, #16]
  40c4cc:	stp	x20, x19, [sp, #32]
  40c4d0:	mov	x29, sp
  40c4d4:	ldr	x8, [x0]
  40c4d8:	mov	x20, x0
  40c4dc:	ldr	x8, [x8, #72]
  40c4e0:	blr	x8
  40c4e4:	cbz	w0, 40c530 <printf@plt+0xb090>
  40c4e8:	mov	w0, #0x20                  	// #32
  40c4ec:	bl	4122e4 <_Znwm@@Base>
  40c4f0:	mov	x19, x0
  40c4f4:	mov	w0, #0x10                  	// #16
  40c4f8:	bl	4122e4 <_Znwm@@Base>
  40c4fc:	mov	x21, x0
  40c500:	bl	406bcc <printf@plt+0x572c>
  40c504:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c508:	add	x8, x8, #0x50
  40c50c:	str	x8, [x21]
  40c510:	mov	x0, x19
  40c514:	mov	x1, x20
  40c518:	bl	4071fc <printf@plt+0x5d5c>
  40c51c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x4c6c>
  40c520:	add	x8, x8, #0xfc8
  40c524:	str	x8, [x19]
  40c528:	str	x21, [x19, #24]
  40c52c:	b	40c550 <printf@plt+0xb0b0>
  40c530:	mov	w0, #0x18                  	// #24
  40c534:	bl	4122e4 <_Znwm@@Base>
  40c538:	mov	x19, x0
  40c53c:	mov	x1, x20
  40c540:	bl	4071fc <printf@plt+0x5d5c>
  40c544:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c548:	add	x8, x8, #0xd8
  40c54c:	str	x8, [x19]
  40c550:	mov	x0, x19
  40c554:	ldp	x20, x19, [sp, #32]
  40c558:	ldr	x21, [sp, #16]
  40c55c:	ldp	x29, x30, [sp], #48
  40c560:	ret
  40c564:	b	40c578 <printf@plt+0xb0d8>
  40c568:	mov	x20, x0
  40c56c:	mov	x0, x21
  40c570:	bl	412388 <_ZdlPv@@Base>
  40c574:	b	40c57c <printf@plt+0xb0dc>
  40c578:	mov	x20, x0
  40c57c:	mov	x0, x19
  40c580:	bl	412388 <_ZdlPv@@Base>
  40c584:	mov	x0, x20
  40c588:	bl	401440 <_Unwind_Resume@plt>
  40c58c:	stp	x29, x30, [sp, #-32]!
  40c590:	str	x19, [sp, #16]
  40c594:	mov	x29, sp
  40c598:	mov	x19, x0
  40c59c:	bl	4071fc <printf@plt+0x5d5c>
  40c5a0:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c5a4:	add	x8, x8, #0xd8
  40c5a8:	str	x8, [x19]
  40c5ac:	ldr	x19, [sp, #16]
  40c5b0:	ldp	x29, x30, [sp], #32
  40c5b4:	ret
  40c5b8:	stp	x29, x30, [sp, #-32]!
  40c5bc:	stp	x20, x19, [sp, #16]
  40c5c0:	mov	x29, sp
  40c5c4:	ldr	x20, [x0, #16]
  40c5c8:	mov	x19, x0
  40c5cc:	mov	w0, w1
  40c5d0:	bl	406830 <printf@plt+0x5390>
  40c5d4:	ldr	x8, [x20]
  40c5d8:	mov	w1, w0
  40c5dc:	mov	x0, x20
  40c5e0:	ldr	x8, [x8, #24]
  40c5e4:	blr	x8
  40c5e8:	ldr	x8, [x19, #16]
  40c5ec:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40c5f0:	ldr	w9, [x9, #468]
  40c5f4:	ldr	w1, [x19, #12]
  40c5f8:	ldr	w2, [x8, #12]
  40c5fc:	mov	w20, w0
  40c600:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c604:	add	w3, w9, w9, lsl #2
  40c608:	add	x0, x0, #0x950
  40c60c:	bl	4014a0 <printf@plt>
  40c610:	ldr	x8, [x19, #16]
  40c614:	ldr	w1, [x19, #12]
  40c618:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40c61c:	add	x0, x0, #0xd5f
  40c620:	ldr	w2, [x8, #12]
  40c624:	bl	4014a0 <printf@plt>
  40c628:	ldr	x8, [x19, #16]
  40c62c:	ldr	w1, [x19, #12]
  40c630:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40c634:	add	x0, x0, #0xd86
  40c638:	ldr	w2, [x8, #12]
  40c63c:	bl	4014a0 <printf@plt>
  40c640:	mov	w0, w20
  40c644:	ldp	x20, x19, [sp, #16]
  40c648:	ldp	x29, x30, [sp], #32
  40c64c:	ret
  40c650:	stp	x29, x30, [sp, #-32]!
  40c654:	str	x19, [sp, #16]
  40c658:	mov	x29, sp
  40c65c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c660:	ldr	w8, [x8, #3472]
  40c664:	mov	x19, x0
  40c668:	cmp	w8, #0x1
  40c66c:	b.eq	40c6f4 <printf@plt+0xb254>  // b.none
  40c670:	cbnz	w8, 40c724 <printf@plt+0xb284>
  40c674:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40c678:	add	x0, x0, #0x725
  40c67c:	bl	4014a0 <printf@plt>
  40c680:	ldr	x8, [x19, #16]
  40c684:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40c688:	ldr	w9, [x9, #468]
  40c68c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c690:	ldr	w1, [x8, #12]
  40c694:	add	x0, x0, #0x967
  40c698:	lsl	w8, w9, #3
  40c69c:	sub	w2, w8, w9
  40c6a0:	bl	4014a0 <printf@plt>
  40c6a4:	ldr	x8, [x19, #16]
  40c6a8:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c6ac:	ldr	w9, [x9, #3448]
  40c6b0:	adrp	x10, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c6b4:	ldr	w1, [x8, #12]
  40c6b8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c6bc:	add	x8, x8, #0x97f
  40c6c0:	add	x10, x10, #0x990
  40c6c4:	cmp	w9, #0x0
  40c6c8:	csel	x0, x10, x8, eq  // eq = none
  40c6cc:	bl	4014a0 <printf@plt>
  40c6d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40c6d4:	add	x0, x0, #0x5ca
  40c6d8:	bl	4014a0 <printf@plt>
  40c6dc:	ldr	x0, [x19, #16]
  40c6e0:	ldr	x19, [sp, #16]
  40c6e4:	ldr	x8, [x0]
  40c6e8:	ldr	x1, [x8, #48]
  40c6ec:	ldp	x29, x30, [sp], #32
  40c6f0:	br	x1
  40c6f4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c6f8:	add	x0, x0, #0x9a4
  40c6fc:	bl	4014a0 <printf@plt>
  40c700:	ldr	x0, [x19, #16]
  40c704:	ldr	x8, [x0]
  40c708:	ldr	x8, [x8, #48]
  40c70c:	blr	x8
  40c710:	ldr	x19, [sp, #16]
  40c714:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c718:	add	x0, x0, #0x9bb
  40c71c:	ldp	x29, x30, [sp], #32
  40c720:	b	4014a0 <printf@plt>
  40c724:	ldr	x19, [sp, #16]
  40c728:	ldp	x29, x30, [sp], #32
  40c72c:	ret
  40c730:	stp	x29, x30, [sp, #-32]!
  40c734:	stp	x20, x19, [sp, #16]
  40c738:	mov	x29, sp
  40c73c:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c740:	ldr	x3, [x20, #3416]
  40c744:	mov	x19, x0
  40c748:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40c74c:	add	x0, x0, #0xe2
  40c750:	mov	w1, #0x2                   	// #2
  40c754:	mov	w2, #0x1                   	// #1
  40c758:	bl	401430 <fwrite@plt>
  40c75c:	ldr	x0, [x19, #16]
  40c760:	ldr	x8, [x0]
  40c764:	ldr	x8, [x8]
  40c768:	blr	x8
  40c76c:	ldr	x3, [x20, #3416]
  40c770:	ldp	x20, x19, [sp, #16]
  40c774:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c778:	add	x0, x0, #0x9d3
  40c77c:	mov	w1, #0x6                   	// #6
  40c780:	mov	w2, #0x1                   	// #1
  40c784:	ldp	x29, x30, [sp], #32
  40c788:	b	401430 <fwrite@plt>
  40c78c:	stp	x29, x30, [sp, #-48]!
  40c790:	str	x21, [sp, #16]
  40c794:	stp	x20, x19, [sp, #32]
  40c798:	mov	x29, sp
  40c79c:	mov	x21, x0
  40c7a0:	mov	w0, #0x20                  	// #32
  40c7a4:	mov	x19, x1
  40c7a8:	bl	4122e4 <_Znwm@@Base>
  40c7ac:	mov	x20, x0
  40c7b0:	mov	x1, x21
  40c7b4:	bl	4071fc <printf@plt+0x5d5c>
  40c7b8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c7bc:	add	x8, x8, #0x160
  40c7c0:	str	x8, [x20]
  40c7c4:	str	x19, [x20, #24]
  40c7c8:	mov	x0, x20
  40c7cc:	ldp	x20, x19, [sp, #32]
  40c7d0:	ldr	x21, [sp, #16]
  40c7d4:	ldp	x29, x30, [sp], #48
  40c7d8:	ret
  40c7dc:	mov	x19, x0
  40c7e0:	mov	x0, x20
  40c7e4:	bl	412388 <_ZdlPv@@Base>
  40c7e8:	mov	x0, x19
  40c7ec:	bl	401440 <_Unwind_Resume@plt>
  40c7f0:	stp	x29, x30, [sp, #-32]!
  40c7f4:	stp	x20, x19, [sp, #16]
  40c7f8:	mov	x29, sp
  40c7fc:	mov	x19, x2
  40c800:	mov	x20, x0
  40c804:	bl	4071fc <printf@plt+0x5d5c>
  40c808:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c80c:	add	x8, x8, #0x160
  40c810:	str	x8, [x20]
  40c814:	str	x19, [x20, #24]
  40c818:	ldp	x20, x19, [sp, #16]
  40c81c:	ldp	x29, x30, [sp], #32
  40c820:	ret
  40c824:	stp	x29, x30, [sp, #-32]!
  40c828:	str	x19, [sp, #16]
  40c82c:	mov	x19, x0
  40c830:	ldr	x0, [x0, #24]
  40c834:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c838:	add	x8, x8, #0x160
  40c83c:	mov	x29, sp
  40c840:	str	x8, [x19]
  40c844:	cbz	x0, 40c854 <printf@plt+0xb3b4>
  40c848:	ldr	x8, [x0]
  40c84c:	ldr	x8, [x8, #16]
  40c850:	blr	x8
  40c854:	mov	x0, x19
  40c858:	ldr	x19, [sp, #16]
  40c85c:	ldp	x29, x30, [sp], #32
  40c860:	b	40722c <printf@plt+0x5d8c>
  40c864:	stp	x29, x30, [sp, #-32]!
  40c868:	str	x19, [sp, #16]
  40c86c:	mov	x19, x0
  40c870:	ldr	x0, [x0, #24]
  40c874:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c878:	add	x8, x8, #0x160
  40c87c:	mov	x29, sp
  40c880:	str	x8, [x19]
  40c884:	cbz	x0, 40c894 <printf@plt+0xb3f4>
  40c888:	ldr	x8, [x0]
  40c88c:	ldr	x8, [x8, #16]
  40c890:	blr	x8
  40c894:	mov	x0, x19
  40c898:	bl	40722c <printf@plt+0x5d8c>
  40c89c:	mov	x0, x19
  40c8a0:	ldr	x19, [sp, #16]
  40c8a4:	ldp	x29, x30, [sp], #32
  40c8a8:	b	412388 <_ZdlPv@@Base>
  40c8ac:	stp	x29, x30, [sp, #-48]!
  40c8b0:	str	x21, [sp, #16]
  40c8b4:	stp	x20, x19, [sp, #32]
  40c8b8:	mov	x29, sp
  40c8bc:	mov	x19, x0
  40c8c0:	ldr	x0, [x0, #16]
  40c8c4:	mov	w21, w1
  40c8c8:	ldr	x8, [x0]
  40c8cc:	ldr	x8, [x8, #24]
  40c8d0:	blr	x8
  40c8d4:	ldr	x8, [x19, #24]
  40c8d8:	mov	w20, w0
  40c8dc:	mov	w1, w21
  40c8e0:	ldr	x9, [x8]
  40c8e4:	mov	x0, x8
  40c8e8:	ldr	x9, [x9, #24]
  40c8ec:	blr	x9
  40c8f0:	ldp	x8, x9, [x19, #16]
  40c8f4:	ldr	w1, [x19, #12]
  40c8f8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c8fc:	add	x0, x0, #0x9da
  40c900:	ldr	w2, [x8, #12]
  40c904:	ldr	w3, [x9, #12]
  40c908:	bl	4014a0 <printf@plt>
  40c90c:	ldp	x8, x9, [x19, #16]
  40c910:	ldr	w1, [x19, #12]
  40c914:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c918:	add	x0, x0, #0x9ff
  40c91c:	ldr	w2, [x8, #12]
  40c920:	ldr	w3, [x9, #12]
  40c924:	mov	w4, w1
  40c928:	bl	4014a0 <printf@plt>
  40c92c:	ldr	x8, [x19, #16]
  40c930:	ldr	w1, [x19, #12]
  40c934:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40c938:	add	x0, x0, #0xd73
  40c93c:	ldr	w2, [x8, #12]
  40c940:	bl	4014a0 <printf@plt>
  40c944:	ldp	x8, x9, [x19, #16]
  40c948:	ldr	w1, [x19, #12]
  40c94c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c950:	add	x0, x0, #0xa2d
  40c954:	ldr	w2, [x8, #12]
  40c958:	ldr	w3, [x9, #12]
  40c95c:	bl	4014a0 <printf@plt>
  40c960:	cbz	w20, 40c97c <printf@plt+0xb4dc>
  40c964:	ldr	x8, [x19, #16]
  40c968:	ldr	w1, [x19, #12]
  40c96c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c970:	add	x0, x0, #0x889
  40c974:	ldr	w2, [x8, #12]
  40c978:	bl	4014a0 <printf@plt>
  40c97c:	mov	w0, w20
  40c980:	ldp	x20, x19, [sp, #32]
  40c984:	ldr	x21, [sp, #16]
  40c988:	ldp	x29, x30, [sp], #48
  40c98c:	ret
  40c990:	stp	x29, x30, [sp, #-48]!
  40c994:	stp	x22, x21, [sp, #16]
  40c998:	stp	x20, x19, [sp, #32]
  40c99c:	mov	x29, sp
  40c9a0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c9a4:	ldr	w8, [x8, #3472]
  40c9a8:	mov	x19, x0
  40c9ac:	cmp	w8, #0x1
  40c9b0:	b.eq	40ca68 <printf@plt+0xb5c8>  // b.none
  40c9b4:	cbnz	w8, 40caac <printf@plt+0xb60c>
  40c9b8:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  40c9bc:	add	x20, x20, #0x725
  40c9c0:	mov	x0, x20
  40c9c4:	bl	4014a0 <printf@plt>
  40c9c8:	ldr	x8, [x19, #24]
  40c9cc:	ldr	w1, [x19, #12]
  40c9d0:	adrp	x21, 416000 <_ZdlPvm@@Base+0x3c6c>
  40c9d4:	add	x21, x21, #0x7a9
  40c9d8:	ldr	w2, [x8, #12]
  40c9dc:	mov	x0, x21
  40c9e0:	bl	4014a0 <printf@plt>
  40c9e4:	ldr	x8, [x19, #16]
  40c9e8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40c9ec:	add	x0, x0, #0xa49
  40c9f0:	ldr	w1, [x8, #12]
  40c9f4:	bl	4014a0 <printf@plt>
  40c9f8:	ldr	x0, [x19, #24]
  40c9fc:	ldr	x8, [x0]
  40ca00:	ldr	x8, [x8, #48]
  40ca04:	blr	x8
  40ca08:	adrp	x22, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ca0c:	add	x22, x22, #0x5ca
  40ca10:	mov	x0, x22
  40ca14:	bl	4014a0 <printf@plt>
  40ca18:	mov	x0, x20
  40ca1c:	bl	4014a0 <printf@plt>
  40ca20:	ldr	x8, [x19, #16]
  40ca24:	ldr	w1, [x19, #12]
  40ca28:	mov	x0, x21
  40ca2c:	ldr	w2, [x8, #12]
  40ca30:	bl	4014a0 <printf@plt>
  40ca34:	ldr	x0, [x19, #16]
  40ca38:	ldr	x8, [x0]
  40ca3c:	ldr	x8, [x8, #48]
  40ca40:	blr	x8
  40ca44:	mov	x0, x22
  40ca48:	bl	4014a0 <printf@plt>
  40ca4c:	ldr	w1, [x19, #12]
  40ca50:	ldp	x20, x19, [sp, #32]
  40ca54:	ldp	x22, x21, [sp, #16]
  40ca58:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ca5c:	add	x0, x0, #0x7c7
  40ca60:	ldp	x29, x30, [sp], #48
  40ca64:	b	4014a0 <printf@plt>
  40ca68:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ca6c:	add	x0, x0, #0xa57
  40ca70:	bl	4014a0 <printf@plt>
  40ca74:	ldr	x0, [x19, #16]
  40ca78:	ldr	x8, [x0]
  40ca7c:	ldr	x8, [x8, #48]
  40ca80:	blr	x8
  40ca84:	ldr	x0, [x19, #24]
  40ca88:	ldr	x8, [x0]
  40ca8c:	ldr	x8, [x8, #48]
  40ca90:	blr	x8
  40ca94:	ldp	x20, x19, [sp, #32]
  40ca98:	ldp	x22, x21, [sp, #16]
  40ca9c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40caa0:	add	x0, x0, #0xaf3
  40caa4:	ldp	x29, x30, [sp], #48
  40caa8:	b	4014a0 <printf@plt>
  40caac:	ldp	x20, x19, [sp, #32]
  40cab0:	ldp	x22, x21, [sp, #16]
  40cab4:	ldp	x29, x30, [sp], #48
  40cab8:	ret
  40cabc:	stp	x29, x30, [sp, #-32]!
  40cac0:	stp	x20, x19, [sp, #16]
  40cac4:	mov	x29, sp
  40cac8:	mov	x19, x0
  40cacc:	ldr	x0, [x0, #24]
  40cad0:	add	w20, w1, #0x1
  40cad4:	mov	w1, w20
  40cad8:	ldr	x8, [x0]
  40cadc:	ldr	x8, [x8, #112]
  40cae0:	blr	x8
  40cae4:	ldr	x0, [x19, #16]
  40cae8:	mov	w1, w20
  40caec:	ldp	x20, x19, [sp, #16]
  40caf0:	ldr	x8, [x0]
  40caf4:	ldr	x2, [x8, #112]
  40caf8:	ldp	x29, x30, [sp], #32
  40cafc:	br	x2
  40cb00:	b	406ff8 <printf@plt+0x5b58>
  40cb04:	stp	x29, x30, [sp, #-32]!
  40cb08:	stp	x20, x19, [sp, #16]
  40cb0c:	mov	x29, sp
  40cb10:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cb14:	ldr	x3, [x20, #3416]
  40cb18:	mov	x19, x0
  40cb1c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40cb20:	add	x0, x0, #0xe2
  40cb24:	mov	w1, #0x2                   	// #2
  40cb28:	mov	w2, #0x1                   	// #1
  40cb2c:	bl	401430 <fwrite@plt>
  40cb30:	ldr	x0, [x19, #16]
  40cb34:	ldr	x8, [x0]
  40cb38:	ldr	x8, [x8]
  40cb3c:	blr	x8
  40cb40:	ldr	x3, [x20, #3416]
  40cb44:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cb48:	add	x0, x0, #0xa6e
  40cb4c:	mov	w1, #0xd                   	// #13
  40cb50:	mov	w2, #0x1                   	// #1
  40cb54:	bl	401430 <fwrite@plt>
  40cb58:	ldr	x0, [x19, #24]
  40cb5c:	ldr	x8, [x0]
  40cb60:	ldr	x8, [x8]
  40cb64:	blr	x8
  40cb68:	ldr	x3, [x20, #3416]
  40cb6c:	ldp	x20, x19, [sp, #16]
  40cb70:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40cb74:	add	x0, x0, #0x92c
  40cb78:	mov	w1, #0x2                   	// #2
  40cb7c:	mov	w2, #0x1                   	// #1
  40cb80:	ldp	x29, x30, [sp], #32
  40cb84:	b	401430 <fwrite@plt>
  40cb88:	stp	x29, x30, [sp, #-32]!
  40cb8c:	str	x19, [sp, #16]
  40cb90:	mov	x29, sp
  40cb94:	mov	x19, x0
  40cb98:	bl	406bcc <printf@plt+0x572c>
  40cb9c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cba0:	add	x8, x8, #0x1e8
  40cba4:	str	x8, [x19]
  40cba8:	ldr	x19, [sp, #16]
  40cbac:	ldp	x29, x30, [sp], #32
  40cbb0:	ret
  40cbb4:	stp	x29, x30, [sp, #-32]!
  40cbb8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cbbc:	ldr	w8, [x8, #3472]
  40cbc0:	str	x19, [sp, #16]
  40cbc4:	mov	x29, sp
  40cbc8:	cmp	w8, #0x1
  40cbcc:	b.eq	40cc3c <printf@plt+0xb79c>  // b.none
  40cbd0:	cbnz	w8, 40cc50 <printf@plt+0xb7b0>
  40cbd4:	adrp	x19, 42f000 <_Znam@GLIBCXX_3.4>
  40cbd8:	ldr	w8, [x19, #468]
  40cbdc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cbe0:	add	x0, x0, #0xa7c
  40cbe4:	lsl	w9, w8, #3
  40cbe8:	sub	w1, w9, w8
  40cbec:	bl	4014a0 <printf@plt>
  40cbf0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cbf4:	ldr	w8, [x8, #3448]
  40cbf8:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40cbfc:	ldr	w1, [x10, #404]
  40cc00:	adrp	x9, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cc04:	adrp	x10, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cc08:	add	x9, x9, #0x908
  40cc0c:	add	x10, x10, #0x913
  40cc10:	cmp	w8, #0x0
  40cc14:	csel	x0, x10, x9, eq  // eq = none
  40cc18:	bl	4014a0 <printf@plt>
  40cc1c:	ldr	w8, [x19, #468]
  40cc20:	ldr	x19, [sp, #16]
  40cc24:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cc28:	add	x0, x0, #0xa87
  40cc2c:	lsl	w9, w8, #3
  40cc30:	sub	w1, w9, w8
  40cc34:	ldp	x29, x30, [sp], #32
  40cc38:	b	4014a0 <printf@plt>
  40cc3c:	ldr	x19, [sp, #16]
  40cc40:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cc44:	add	x0, x0, #0xa93
  40cc48:	ldp	x29, x30, [sp], #32
  40cc4c:	b	4014a0 <printf@plt>
  40cc50:	ldr	x19, [sp, #16]
  40cc54:	ldp	x29, x30, [sp], #32
  40cc58:	ret
  40cc5c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cc60:	ldr	x3, [x8, #3416]
  40cc64:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cc68:	add	x0, x0, #0xaa5
  40cc6c:	mov	w1, #0x10                  	// #16
  40cc70:	mov	w2, #0x1                   	// #1
  40cc74:	b	401430 <fwrite@plt>
  40cc78:	stp	x29, x30, [sp, #-48]!
  40cc7c:	str	x21, [sp, #16]
  40cc80:	stp	x20, x19, [sp, #32]
  40cc84:	mov	x29, sp
  40cc88:	ldr	x8, [x0]
  40cc8c:	mov	x20, x0
  40cc90:	ldr	x8, [x8, #72]
  40cc94:	blr	x8
  40cc98:	cbz	w0, 40cce4 <printf@plt+0xb844>
  40cc9c:	mov	w0, #0x20                  	// #32
  40cca0:	bl	4122e4 <_Znwm@@Base>
  40cca4:	mov	x19, x0
  40cca8:	mov	w0, #0x10                  	// #16
  40ccac:	bl	4122e4 <_Znwm@@Base>
  40ccb0:	mov	x21, x0
  40ccb4:	bl	406bcc <printf@plt+0x572c>
  40ccb8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ccbc:	add	x8, x8, #0x1e8
  40ccc0:	str	x8, [x21]
  40ccc4:	mov	x0, x19
  40ccc8:	mov	x1, x20
  40cccc:	bl	4071fc <printf@plt+0x5d5c>
  40ccd0:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ccd4:	add	x8, x8, #0x160
  40ccd8:	str	x8, [x19]
  40ccdc:	str	x21, [x19, #24]
  40cce0:	b	40cd04 <printf@plt+0xb864>
  40cce4:	mov	w0, #0x18                  	// #24
  40cce8:	bl	4122e4 <_Znwm@@Base>
  40ccec:	mov	x19, x0
  40ccf0:	mov	x1, x20
  40ccf4:	bl	4071fc <printf@plt+0x5d5c>
  40ccf8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ccfc:	add	x8, x8, #0x270
  40cd00:	str	x8, [x19]
  40cd04:	mov	x0, x19
  40cd08:	ldp	x20, x19, [sp, #32]
  40cd0c:	ldr	x21, [sp, #16]
  40cd10:	ldp	x29, x30, [sp], #48
  40cd14:	ret
  40cd18:	b	40cd2c <printf@plt+0xb88c>
  40cd1c:	mov	x20, x0
  40cd20:	mov	x0, x21
  40cd24:	bl	412388 <_ZdlPv@@Base>
  40cd28:	b	40cd30 <printf@plt+0xb890>
  40cd2c:	mov	x20, x0
  40cd30:	mov	x0, x19
  40cd34:	bl	412388 <_ZdlPv@@Base>
  40cd38:	mov	x0, x20
  40cd3c:	bl	401440 <_Unwind_Resume@plt>
  40cd40:	stp	x29, x30, [sp, #-32]!
  40cd44:	str	x19, [sp, #16]
  40cd48:	mov	x29, sp
  40cd4c:	mov	x19, x0
  40cd50:	bl	4071fc <printf@plt+0x5d5c>
  40cd54:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cd58:	add	x8, x8, #0x270
  40cd5c:	str	x8, [x19]
  40cd60:	ldr	x19, [sp, #16]
  40cd64:	ldp	x29, x30, [sp], #32
  40cd68:	ret
  40cd6c:	stp	x29, x30, [sp, #-32]!
  40cd70:	stp	x20, x19, [sp, #16]
  40cd74:	mov	x29, sp
  40cd78:	mov	x19, x0
  40cd7c:	ldr	x0, [x0, #16]
  40cd80:	ldr	x8, [x0]
  40cd84:	ldr	x8, [x8, #24]
  40cd88:	blr	x8
  40cd8c:	ldr	x8, [x19, #16]
  40cd90:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40cd94:	ldr	w9, [x9, #468]
  40cd98:	ldr	w1, [x19, #12]
  40cd9c:	ldr	w2, [x8, #12]
  40cda0:	mov	w20, w0
  40cda4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cda8:	add	w3, w9, w9, lsl #2
  40cdac:	add	x0, x0, #0xab6
  40cdb0:	bl	4014a0 <printf@plt>
  40cdb4:	ldr	x8, [x19, #16]
  40cdb8:	ldr	w1, [x19, #12]
  40cdbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40cdc0:	add	x0, x0, #0xd5f
  40cdc4:	ldr	w2, [x8, #12]
  40cdc8:	bl	4014a0 <printf@plt>
  40cdcc:	ldr	x8, [x19, #16]
  40cdd0:	ldr	w1, [x19, #12]
  40cdd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40cdd8:	add	x0, x0, #0xd73
  40cddc:	ldr	w2, [x8, #12]
  40cde0:	bl	4014a0 <printf@plt>
  40cde4:	mov	w0, w20
  40cde8:	ldp	x20, x19, [sp, #16]
  40cdec:	ldp	x29, x30, [sp], #32
  40cdf0:	ret
  40cdf4:	stp	x29, x30, [sp, #-32]!
  40cdf8:	str	x19, [sp, #16]
  40cdfc:	mov	x29, sp
  40ce00:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ce04:	ldr	w8, [x8, #3472]
  40ce08:	mov	x19, x0
  40ce0c:	cmp	w8, #0x1
  40ce10:	b.eq	40ce98 <printf@plt+0xb9f8>  // b.none
  40ce14:	cbnz	w8, 40cec8 <printf@plt+0xba28>
  40ce18:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ce1c:	add	x0, x0, #0x725
  40ce20:	bl	4014a0 <printf@plt>
  40ce24:	ldr	x8, [x19, #16]
  40ce28:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40ce2c:	ldr	w9, [x9, #468]
  40ce30:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ce34:	ldr	w1, [x8, #12]
  40ce38:	add	x0, x0, #0xacd
  40ce3c:	lsl	w8, w9, #3
  40ce40:	sub	w2, w8, w9
  40ce44:	bl	4014a0 <printf@plt>
  40ce48:	ldr	x8, [x19, #16]
  40ce4c:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ce50:	ldr	w9, [x9, #3448]
  40ce54:	adrp	x10, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ce58:	ldr	w1, [x8, #12]
  40ce5c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ce60:	add	x8, x8, #0x97f
  40ce64:	add	x10, x10, #0x990
  40ce68:	cmp	w9, #0x0
  40ce6c:	csel	x0, x10, x8, eq  // eq = none
  40ce70:	bl	4014a0 <printf@plt>
  40ce74:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ce78:	add	x0, x0, #0x5ca
  40ce7c:	bl	4014a0 <printf@plt>
  40ce80:	ldr	x0, [x19, #16]
  40ce84:	ldr	x19, [sp, #16]
  40ce88:	ldr	x8, [x0]
  40ce8c:	ldr	x1, [x8, #48]
  40ce90:	ldp	x29, x30, [sp], #32
  40ce94:	br	x1
  40ce98:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ce9c:	add	x0, x0, #0xa57
  40cea0:	bl	4014a0 <printf@plt>
  40cea4:	ldr	x0, [x19, #16]
  40cea8:	ldr	x8, [x0]
  40ceac:	ldr	x8, [x8, #48]
  40ceb0:	blr	x8
  40ceb4:	ldr	x19, [sp, #16]
  40ceb8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cebc:	add	x0, x0, #0xae4
  40cec0:	ldp	x29, x30, [sp], #32
  40cec4:	b	4014a0 <printf@plt>
  40cec8:	ldr	x19, [sp, #16]
  40cecc:	ldp	x29, x30, [sp], #32
  40ced0:	ret
  40ced4:	b	406ff8 <printf@plt+0x5b58>
  40ced8:	stp	x29, x30, [sp, #-32]!
  40cedc:	stp	x20, x19, [sp, #16]
  40cee0:	mov	x29, sp
  40cee4:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cee8:	ldr	x3, [x20, #3416]
  40ceec:	mov	x19, x0
  40cef0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40cef4:	add	x0, x0, #0xe2
  40cef8:	mov	w1, #0x2                   	// #2
  40cefc:	mov	w2, #0x1                   	// #1
  40cf00:	bl	401430 <fwrite@plt>
  40cf04:	ldr	x0, [x19, #16]
  40cf08:	ldr	x8, [x0]
  40cf0c:	ldr	x8, [x8]
  40cf10:	blr	x8
  40cf14:	ldr	x3, [x20, #3416]
  40cf18:	ldp	x20, x19, [sp, #16]
  40cf1c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cf20:	add	x0, x0, #0xafd
  40cf24:	mov	w1, #0x8                   	// #8
  40cf28:	mov	w2, #0x1                   	// #1
  40cf2c:	ldp	x29, x30, [sp], #32
  40cf30:	b	401430 <fwrite@plt>
  40cf34:	stp	x29, x30, [sp, #-32]!
  40cf38:	stp	x20, x19, [sp, #16]
  40cf3c:	mov	x29, sp
  40cf40:	mov	x19, x1
  40cf44:	mov	x1, x2
  40cf48:	mov	x20, x0
  40cf4c:	bl	4071fc <printf@plt+0x5d5c>
  40cf50:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cf54:	add	x8, x8, #0x2f8
  40cf58:	str	x8, [x20]
  40cf5c:	str	x19, [x20, #24]
  40cf60:	ldp	x20, x19, [sp, #16]
  40cf64:	ldp	x29, x30, [sp], #32
  40cf68:	ret
  40cf6c:	stp	x29, x30, [sp, #-32]!
  40cf70:	stp	x20, x19, [sp, #16]
  40cf74:	mov	x29, sp
  40cf78:	ldr	w8, [x0, #12]
  40cf7c:	mov	x19, x0
  40cf80:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40cf84:	mov	w20, w1
  40cf88:	add	x0, x0, #0x5b8
  40cf8c:	mov	w1, w8
  40cf90:	bl	4014a0 <printf@plt>
  40cf94:	ldr	x1, [x19, #24]
  40cf98:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40cf9c:	add	x0, x0, #0xb06
  40cfa0:	bl	4014a0 <printf@plt>
  40cfa4:	ldr	w1, [x19, #12]
  40cfa8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40cfac:	add	x0, x0, #0x5ca
  40cfb0:	bl	4014a0 <printf@plt>
  40cfb4:	ldr	x0, [x19, #16]
  40cfb8:	mov	w1, w20
  40cfbc:	ldr	x8, [x0]
  40cfc0:	ldr	x8, [x8, #24]
  40cfc4:	blr	x8
  40cfc8:	ldr	w1, [x19, #12]
  40cfcc:	mov	w20, w0
  40cfd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40cfd4:	add	x0, x0, #0x5f7
  40cfd8:	bl	4014a0 <printf@plt>
  40cfdc:	ldr	x8, [x19, #16]
  40cfe0:	ldr	w1, [x19, #12]
  40cfe4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40cfe8:	add	x0, x0, #0xd5f
  40cfec:	ldr	w2, [x8, #12]
  40cff0:	bl	4014a0 <printf@plt>
  40cff4:	ldr	x8, [x19, #16]
  40cff8:	ldr	w1, [x19, #12]
  40cffc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d000:	add	x0, x0, #0xd73
  40d004:	ldr	w2, [x8, #12]
  40d008:	bl	4014a0 <printf@plt>
  40d00c:	ldr	x8, [x19, #16]
  40d010:	ldr	w1, [x19, #12]
  40d014:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d018:	add	x0, x0, #0xd86
  40d01c:	ldr	w2, [x8, #12]
  40d020:	bl	4014a0 <printf@plt>
  40d024:	mov	w0, w20
  40d028:	ldp	x20, x19, [sp, #16]
  40d02c:	ldp	x29, x30, [sp], #32
  40d030:	ret
  40d034:	stp	x29, x30, [sp, #-32]!
  40d038:	str	x19, [sp, #16]
  40d03c:	mov	x29, sp
  40d040:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d044:	ldr	w8, [x8, #3472]
  40d048:	mov	x19, x0
  40d04c:	cmp	w8, #0x1
  40d050:	b.eq	40d090 <printf@plt+0xbbf0>  // b.none
  40d054:	cbnz	w8, 40d0c4 <printf@plt+0xbc24>
  40d058:	ldr	w1, [x19, #12]
  40d05c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40d060:	add	x0, x0, #0x717
  40d064:	bl	4014a0 <printf@plt>
  40d068:	ldr	x0, [x19, #16]
  40d06c:	ldr	x8, [x0]
  40d070:	ldr	x8, [x8, #48]
  40d074:	blr	x8
  40d078:	ldr	w1, [x19, #12]
  40d07c:	ldr	x19, [sp, #16]
  40d080:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40d084:	add	x0, x0, #0x79b
  40d088:	ldp	x29, x30, [sp], #32
  40d08c:	b	4014a0 <printf@plt>
  40d090:	ldr	x1, [x19, #24]
  40d094:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d098:	add	x0, x0, #0xb0e
  40d09c:	bl	4014a0 <printf@plt>
  40d0a0:	ldr	x0, [x19, #16]
  40d0a4:	ldr	x8, [x0]
  40d0a8:	ldr	x8, [x8, #48]
  40d0ac:	blr	x8
  40d0b0:	ldr	x19, [sp, #16]
  40d0b4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d0b8:	add	x0, x0, #0xb25
  40d0bc:	ldp	x29, x30, [sp], #32
  40d0c0:	b	4014a0 <printf@plt>
  40d0c4:	ldr	x19, [sp, #16]
  40d0c8:	ldp	x29, x30, [sp], #32
  40d0cc:	ret
  40d0d0:	stp	x29, x30, [sp, #-32]!
  40d0d4:	str	x19, [sp, #16]
  40d0d8:	mov	x19, x0
  40d0dc:	ldr	x0, [x0, #24]
  40d0e0:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d0e4:	add	x8, x8, #0x2f8
  40d0e8:	mov	x29, sp
  40d0ec:	str	x8, [x19]
  40d0f0:	bl	401280 <free@plt>
  40d0f4:	mov	x0, x19
  40d0f8:	ldr	x19, [sp, #16]
  40d0fc:	ldp	x29, x30, [sp], #32
  40d100:	b	40722c <printf@plt+0x5d8c>
  40d104:	stp	x29, x30, [sp, #-32]!
  40d108:	str	x19, [sp, #16]
  40d10c:	mov	x19, x0
  40d110:	ldr	x0, [x0, #24]
  40d114:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d118:	add	x8, x8, #0x2f8
  40d11c:	mov	x29, sp
  40d120:	str	x8, [x19]
  40d124:	bl	401280 <free@plt>
  40d128:	mov	x0, x19
  40d12c:	bl	40722c <printf@plt+0x5d8c>
  40d130:	mov	x0, x19
  40d134:	ldr	x19, [sp, #16]
  40d138:	ldp	x29, x30, [sp], #32
  40d13c:	b	412388 <_ZdlPv@@Base>
  40d140:	stp	x29, x30, [sp, #-32]!
  40d144:	stp	x20, x19, [sp, #16]
  40d148:	mov	x29, sp
  40d14c:	mov	x19, x0
  40d150:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d154:	ldr	x0, [x20, #3416]
  40d158:	ldr	x2, [x19, #24]
  40d15c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d160:	add	x1, x1, #0xb2f
  40d164:	bl	401230 <fprintf@plt>
  40d168:	ldr	x0, [x19, #16]
  40d16c:	ldr	x8, [x0]
  40d170:	ldr	x8, [x8]
  40d174:	blr	x8
  40d178:	ldr	x3, [x20, #3416]
  40d17c:	ldp	x20, x19, [sp, #16]
  40d180:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d184:	add	x0, x0, #0x92c
  40d188:	mov	w1, #0x2                   	// #2
  40d18c:	mov	w2, #0x1                   	// #1
  40d190:	ldp	x29, x30, [sp], #32
  40d194:	b	401430 <fwrite@plt>
  40d198:	stp	x29, x30, [sp, #-32]!
  40d19c:	stp	x20, x19, [sp, #16]
  40d1a0:	mov	x29, sp
  40d1a4:	mov	x19, x1
  40d1a8:	mov	x1, x2
  40d1ac:	mov	x20, x0
  40d1b0:	bl	4071fc <printf@plt+0x5d5c>
  40d1b4:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d1b8:	add	x8, x8, #0x380
  40d1bc:	str	x8, [x20]
  40d1c0:	str	x19, [x20, #24]
  40d1c4:	ldp	x20, x19, [sp, #16]
  40d1c8:	ldp	x29, x30, [sp], #32
  40d1cc:	ret
  40d1d0:	stp	x29, x30, [sp, #-32]!
  40d1d4:	str	x19, [sp, #16]
  40d1d8:	mov	x19, x0
  40d1dc:	ldr	x0, [x0, #24]
  40d1e0:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d1e4:	add	x8, x8, #0x380
  40d1e8:	mov	x29, sp
  40d1ec:	str	x8, [x19]
  40d1f0:	bl	401280 <free@plt>
  40d1f4:	mov	x0, x19
  40d1f8:	ldr	x19, [sp, #16]
  40d1fc:	ldp	x29, x30, [sp], #32
  40d200:	b	40722c <printf@plt+0x5d8c>
  40d204:	stp	x29, x30, [sp, #-32]!
  40d208:	str	x19, [sp, #16]
  40d20c:	mov	x19, x0
  40d210:	ldr	x0, [x0, #24]
  40d214:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d218:	add	x8, x8, #0x380
  40d21c:	mov	x29, sp
  40d220:	str	x8, [x19]
  40d224:	bl	401280 <free@plt>
  40d228:	mov	x0, x19
  40d22c:	bl	40722c <printf@plt+0x5d8c>
  40d230:	mov	x0, x19
  40d234:	ldr	x19, [sp, #16]
  40d238:	ldp	x29, x30, [sp], #32
  40d23c:	b	412388 <_ZdlPv@@Base>
  40d240:	stp	x29, x30, [sp, #-48]!
  40d244:	stp	x22, x21, [sp, #16]
  40d248:	stp	x20, x19, [sp, #32]
  40d24c:	mov	x29, sp
  40d250:	ldr	x8, [x0, #24]
  40d254:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40d258:	ldr	x22, [x21, #3616]
  40d25c:	mov	x19, x0
  40d260:	str	x8, [x21, #3616]
  40d264:	ldr	w8, [x0, #12]
  40d268:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d26c:	mov	w20, w1
  40d270:	add	x0, x0, #0xb3a
  40d274:	mov	w1, w8
  40d278:	bl	4014a0 <printf@plt>
  40d27c:	ldr	x1, [x19, #24]
  40d280:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d284:	add	x0, x0, #0xb7b
  40d288:	bl	4014a0 <printf@plt>
  40d28c:	ldr	x0, [x19, #16]
  40d290:	mov	w1, w20
  40d294:	ldr	x8, [x0]
  40d298:	ldr	x8, [x8, #24]
  40d29c:	blr	x8
  40d2a0:	str	x22, [x21, #3616]
  40d2a4:	ldr	w1, [x19, #12]
  40d2a8:	mov	w20, w0
  40d2ac:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d2b0:	add	x0, x0, #0xb4b
  40d2b4:	bl	4014a0 <printf@plt>
  40d2b8:	ldr	x8, [x19, #16]
  40d2bc:	ldr	w1, [x19, #12]
  40d2c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d2c4:	add	x0, x0, #0xd5f
  40d2c8:	ldr	w2, [x8, #12]
  40d2cc:	bl	4014a0 <printf@plt>
  40d2d0:	ldr	x8, [x19, #16]
  40d2d4:	ldr	w1, [x19, #12]
  40d2d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d2dc:	add	x0, x0, #0xd73
  40d2e0:	ldr	w2, [x8, #12]
  40d2e4:	bl	4014a0 <printf@plt>
  40d2e8:	ldr	x8, [x19, #16]
  40d2ec:	ldr	w1, [x19, #12]
  40d2f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d2f4:	add	x0, x0, #0xd86
  40d2f8:	ldr	w2, [x8, #12]
  40d2fc:	bl	4014a0 <printf@plt>
  40d300:	mov	w0, w20
  40d304:	ldp	x20, x19, [sp, #32]
  40d308:	ldp	x22, x21, [sp, #16]
  40d30c:	ldp	x29, x30, [sp], #48
  40d310:	ret
  40d314:	stp	x29, x30, [sp, #-48]!
  40d318:	str	x21, [sp, #16]
  40d31c:	stp	x20, x19, [sp, #32]
  40d320:	mov	x29, sp
  40d324:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d328:	ldr	w8, [x8, #3472]
  40d32c:	mov	x19, x0
  40d330:	cmp	w8, #0x1
  40d334:	b.eq	40d388 <printf@plt+0xbee8>  // b.none
  40d338:	cbnz	w8, 40d3c8 <printf@plt+0xbf28>
  40d33c:	ldr	x1, [x19, #24]
  40d340:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d344:	add	x0, x0, #0xbd3
  40d348:	bl	4014a0 <printf@plt>
  40d34c:	ldp	x0, x8, [x19, #16]
  40d350:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40d354:	ldr	x21, [x20, #3616]
  40d358:	str	x8, [x20, #3616]
  40d35c:	ldr	x8, [x0]
  40d360:	ldr	x8, [x8, #48]
  40d364:	blr	x8
  40d368:	str	x21, [x20, #3616]
  40d36c:	ldr	w1, [x19, #12]
  40d370:	ldp	x20, x19, [sp, #32]
  40d374:	ldr	x21, [sp, #16]
  40d378:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d37c:	add	x0, x0, #0xb59
  40d380:	ldp	x29, x30, [sp], #48
  40d384:	b	4014a0 <printf@plt>
  40d388:	ldr	x8, [x19, #24]
  40d38c:	ldrb	w8, [x8]
  40d390:	sub	w8, w8, #0x42
  40d394:	cmp	w8, #0x27
  40d398:	b.hi	40d3d8 <printf@plt+0xbf38>  // b.pmore
  40d39c:	adrp	x9, 417000 <_ZdlPvm@@Base+0x4c6c>
  40d3a0:	add	x9, x9, #0xf90
  40d3a4:	adr	x10, 40d3bc <printf@plt+0xbf1c>
  40d3a8:	ldrb	w11, [x9, x8]
  40d3ac:	add	x10, x10, x11, lsl #2
  40d3b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  40d3b4:	add	x1, x1, #0xf94
  40d3b8:	br	x10
  40d3bc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x1c6c>
  40d3c0:	add	x1, x1, #0xf8f
  40d3c4:	b	40d3e0 <printf@plt+0xbf40>
  40d3c8:	ldp	x20, x19, [sp, #32]
  40d3cc:	ldr	x21, [sp, #16]
  40d3d0:	ldp	x29, x30, [sp], #48
  40d3d4:	ret
  40d3d8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d3dc:	add	x1, x1, #0xb66
  40d3e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d3e4:	add	x0, x0, #0xb6d
  40d3e8:	bl	4014a0 <printf@plt>
  40d3ec:	ldr	x0, [x19, #16]
  40d3f0:	ldr	x8, [x0]
  40d3f4:	ldr	x8, [x8, #48]
  40d3f8:	blr	x8
  40d3fc:	ldp	x20, x19, [sp, #32]
  40d400:	ldr	x21, [sp, #16]
  40d404:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d408:	add	x0, x0, #0xb25
  40d40c:	ldp	x29, x30, [sp], #48
  40d410:	b	4014a0 <printf@plt>
  40d414:	stp	x29, x30, [sp, #-32]!
  40d418:	stp	x20, x19, [sp, #16]
  40d41c:	mov	x29, sp
  40d420:	mov	x19, x0
  40d424:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d428:	ldr	x0, [x20, #3416]
  40d42c:	ldr	x2, [x19, #24]
  40d430:	adrp	x1, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d434:	add	x1, x1, #0xb87
  40d438:	bl	401230 <fprintf@plt>
  40d43c:	ldr	x0, [x19, #16]
  40d440:	ldr	x8, [x0]
  40d444:	ldr	x8, [x8]
  40d448:	blr	x8
  40d44c:	ldr	x3, [x20, #3416]
  40d450:	ldp	x20, x19, [sp, #16]
  40d454:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d458:	add	x0, x0, #0x92c
  40d45c:	mov	w1, #0x2                   	// #2
  40d460:	mov	w2, #0x1                   	// #1
  40d464:	ldp	x29, x30, [sp], #32
  40d468:	b	401430 <fwrite@plt>
  40d46c:	stp	x29, x30, [sp, #-32]!
  40d470:	str	x19, [sp, #16]
  40d474:	mov	x29, sp
  40d478:	mov	x19, x0
  40d47c:	bl	4071fc <printf@plt+0x5d5c>
  40d480:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d484:	add	x8, x8, #0x408
  40d488:	str	x8, [x19]
  40d48c:	ldr	x19, [sp, #16]
  40d490:	ldp	x29, x30, [sp], #32
  40d494:	ret
  40d498:	stp	x29, x30, [sp, #-32]!
  40d49c:	stp	x20, x19, [sp, #16]
  40d4a0:	mov	x29, sp
  40d4a4:	mov	x19, x0
  40d4a8:	ldr	x0, [x0, #16]
  40d4ac:	ldr	x8, [x0]
  40d4b0:	ldr	x8, [x8, #24]
  40d4b4:	blr	x8
  40d4b8:	ldr	x8, [x19, #16]
  40d4bc:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40d4c0:	ldr	w1, [x19, #12]
  40d4c4:	ldr	w3, [x9, #392]
  40d4c8:	ldr	w2, [x8, #12]
  40d4cc:	mov	w20, w0
  40d4d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d4d4:	add	x0, x0, #0xb92
  40d4d8:	bl	4014a0 <printf@plt>
  40d4dc:	ldr	x8, [x19, #16]
  40d4e0:	ldr	w1, [x19, #12]
  40d4e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d4e8:	add	x0, x0, #0xd73
  40d4ec:	ldr	w2, [x8, #12]
  40d4f0:	bl	4014a0 <printf@plt>
  40d4f4:	ldr	x8, [x19, #16]
  40d4f8:	ldr	w1, [x19, #12]
  40d4fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d500:	add	x0, x0, #0xd86
  40d504:	ldr	w2, [x8, #12]
  40d508:	bl	4014a0 <printf@plt>
  40d50c:	mov	w0, w20
  40d510:	ldp	x20, x19, [sp, #16]
  40d514:	ldp	x29, x30, [sp], #32
  40d518:	ret
  40d51c:	stp	x29, x30, [sp, #-32]!
  40d520:	str	x19, [sp, #16]
  40d524:	mov	x29, sp
  40d528:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d52c:	ldr	w8, [x8, #3472]
  40d530:	mov	x19, x0
  40d534:	cmp	w8, #0x1
  40d538:	b.eq	40d590 <printf@plt+0xc0f0>  // b.none
  40d53c:	cbnz	w8, 40d5c0 <printf@plt+0xc120>
  40d540:	ldr	x0, [x19, #16]
  40d544:	ldr	x8, [x0]
  40d548:	ldr	x8, [x8, #48]
  40d54c:	blr	x8
  40d550:	ldr	x8, [x19, #16]
  40d554:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d558:	add	x0, x0, #0xbaa
  40d55c:	ldr	w1, [x8, #12]
  40d560:	bl	4014a0 <printf@plt>
  40d564:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40d568:	ldr	w1, [x8, #392]
  40d56c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d570:	add	x0, x0, #0xe57
  40d574:	bl	4014a0 <printf@plt>
  40d578:	ldr	x0, [x19, #16]
  40d57c:	ldr	x19, [sp, #16]
  40d580:	ldr	x8, [x0]
  40d584:	ldr	x1, [x8, #48]
  40d588:	ldp	x29, x30, [sp], #32
  40d58c:	br	x1
  40d590:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d594:	add	x0, x0, #0xbb9
  40d598:	bl	4014a0 <printf@plt>
  40d59c:	ldr	x0, [x19, #16]
  40d5a0:	ldr	x8, [x0]
  40d5a4:	ldr	x8, [x8, #48]
  40d5a8:	blr	x8
  40d5ac:	ldr	x19, [sp, #16]
  40d5b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d5b4:	add	x0, x0, #0xb25
  40d5b8:	ldp	x29, x30, [sp], #32
  40d5bc:	b	4014a0 <printf@plt>
  40d5c0:	ldr	x19, [sp, #16]
  40d5c4:	ldp	x29, x30, [sp], #32
  40d5c8:	ret
  40d5cc:	stp	x29, x30, [sp, #-32]!
  40d5d0:	stp	x20, x19, [sp, #16]
  40d5d4:	mov	x29, sp
  40d5d8:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d5dc:	ldr	x3, [x20, #3416]
  40d5e0:	mov	x19, x0
  40d5e4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d5e8:	add	x0, x0, #0xbde
  40d5ec:	mov	w1, #0x6                   	// #6
  40d5f0:	mov	w2, #0x1                   	// #1
  40d5f4:	bl	401430 <fwrite@plt>
  40d5f8:	ldr	x0, [x19, #16]
  40d5fc:	ldr	x8, [x0]
  40d600:	ldr	x8, [x8]
  40d604:	blr	x8
  40d608:	ldr	x3, [x20, #3416]
  40d60c:	ldp	x20, x19, [sp, #16]
  40d610:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d614:	add	x0, x0, #0x92c
  40d618:	mov	w1, #0x2                   	// #2
  40d61c:	mov	w2, #0x1                   	// #1
  40d620:	ldp	x29, x30, [sp], #32
  40d624:	b	401430 <fwrite@plt>
  40d628:	stp	x29, x30, [sp, #-32]!
  40d62c:	stp	x20, x19, [sp, #16]
  40d630:	mov	x29, sp
  40d634:	mov	w19, w1
  40d638:	mov	x1, x2
  40d63c:	mov	x20, x0
  40d640:	bl	4071fc <printf@plt+0x5d5c>
  40d644:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d648:	add	x8, x8, #0x490
  40d64c:	str	x8, [x20]
  40d650:	str	w19, [x20, #24]
  40d654:	ldp	x20, x19, [sp, #16]
  40d658:	ldp	x29, x30, [sp], #32
  40d65c:	ret
  40d660:	stp	x29, x30, [sp, #-32]!
  40d664:	stp	x20, x19, [sp, #16]
  40d668:	mov	x29, sp
  40d66c:	mov	x19, x0
  40d670:	ldr	x0, [x0, #16]
  40d674:	ldr	x8, [x0]
  40d678:	ldr	x8, [x8, #24]
  40d67c:	blr	x8
  40d680:	ldr	x8, [x19, #16]
  40d684:	ldr	w1, [x19, #12]
  40d688:	mov	w20, w0
  40d68c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d690:	ldr	w2, [x8, #12]
  40d694:	add	x0, x0, #0xd5f
  40d698:	bl	4014a0 <printf@plt>
  40d69c:	ldr	w2, [x19, #24]
  40d6a0:	ldr	w1, [x19, #12]
  40d6a4:	cmp	w2, #0x1
  40d6a8:	b.lt	40d6cc <printf@plt+0xc22c>  // b.tstop
  40d6ac:	ldr	x8, [x19, #16]
  40d6b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d6b4:	add	x0, x0, #0xbe5
  40d6b8:	ldr	w3, [x8, #12]
  40d6bc:	bl	4014a0 <printf@plt>
  40d6c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d6c4:	add	x0, x0, #0xd86
  40d6c8:	b	40d6ec <printf@plt+0xc24c>
  40d6cc:	ldr	x8, [x19, #16]
  40d6d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d6d4:	neg	w2, w2
  40d6d8:	add	x0, x0, #0xbfc
  40d6dc:	ldr	w3, [x8, #12]
  40d6e0:	bl	4014a0 <printf@plt>
  40d6e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d6e8:	add	x0, x0, #0xd73
  40d6ec:	ldr	x8, [x19, #16]
  40d6f0:	ldr	w1, [x19, #12]
  40d6f4:	ldr	w2, [x8, #12]
  40d6f8:	bl	4014a0 <printf@plt>
  40d6fc:	mov	w0, w20
  40d700:	ldp	x20, x19, [sp, #16]
  40d704:	ldp	x29, x30, [sp], #32
  40d708:	ret
  40d70c:	stp	x29, x30, [sp, #-32]!
  40d710:	stp	x20, x19, [sp, #16]
  40d714:	mov	x29, sp
  40d718:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d71c:	ldr	w8, [x8, #3472]
  40d720:	mov	x19, x0
  40d724:	cmp	w8, #0x1
  40d728:	b.eq	40d76c <printf@plt+0xc2cc>  // b.none
  40d72c:	cbnz	w8, 40d790 <printf@plt+0xc2f0>
  40d730:	ldr	w8, [x19, #24]
  40d734:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  40d738:	add	x20, x20, #0xb7a
  40d73c:	mov	x0, x20
  40d740:	neg	w1, w8
  40d744:	bl	4014a0 <printf@plt>
  40d748:	ldr	x0, [x19, #16]
  40d74c:	ldr	x8, [x0]
  40d750:	ldr	x8, [x8, #48]
  40d754:	blr	x8
  40d758:	ldr	w1, [x19, #24]
  40d75c:	mov	x0, x20
  40d760:	ldp	x20, x19, [sp, #16]
  40d764:	ldp	x29, x30, [sp], #32
  40d768:	b	4014a0 <printf@plt>
  40d76c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d770:	add	x0, x0, #0xc16
  40d774:	bl	4014a0 <printf@plt>
  40d778:	ldr	x0, [x19, #16]
  40d77c:	ldp	x20, x19, [sp, #16]
  40d780:	ldr	x8, [x0]
  40d784:	ldr	x1, [x8, #48]
  40d788:	ldp	x29, x30, [sp], #32
  40d78c:	br	x1
  40d790:	ldp	x20, x19, [sp, #16]
  40d794:	ldp	x29, x30, [sp], #32
  40d798:	ret
  40d79c:	stp	x29, x30, [sp, #-32]!
  40d7a0:	stp	x20, x19, [sp, #16]
  40d7a4:	mov	x29, sp
  40d7a8:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d7ac:	mov	x19, x0
  40d7b0:	ldr	w2, [x0, #24]
  40d7b4:	ldr	x0, [x20, #3416]
  40d7b8:	tbnz	w2, #31, 40d7c8 <printf@plt+0xc328>
  40d7bc:	adrp	x1, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d7c0:	add	x1, x1, #0xc59
  40d7c4:	b	40d7d4 <printf@plt+0xc334>
  40d7c8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d7cc:	neg	w2, w2
  40d7d0:	add	x1, x1, #0xc62
  40d7d4:	bl	401230 <fprintf@plt>
  40d7d8:	ldr	x0, [x19, #16]
  40d7dc:	ldr	x8, [x0]
  40d7e0:	ldr	x8, [x8]
  40d7e4:	blr	x8
  40d7e8:	ldr	x3, [x20, #3416]
  40d7ec:	ldp	x20, x19, [sp, #16]
  40d7f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d7f4:	add	x0, x0, #0x92c
  40d7f8:	mov	w1, #0x2                   	// #2
  40d7fc:	mov	w2, #0x1                   	// #1
  40d800:	ldp	x29, x30, [sp], #32
  40d804:	b	401430 <fwrite@plt>
  40d808:	stp	x29, x30, [sp, #-32]!
  40d80c:	stp	x20, x19, [sp, #16]
  40d810:	mov	x29, sp
  40d814:	mov	w19, w1
  40d818:	mov	x1, x2
  40d81c:	mov	x20, x0
  40d820:	bl	4071fc <printf@plt+0x5d5c>
  40d824:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d828:	add	x8, x8, #0x518
  40d82c:	str	x8, [x20]
  40d830:	str	w19, [x20, #24]
  40d834:	ldp	x20, x19, [sp, #16]
  40d838:	ldp	x29, x30, [sp], #32
  40d83c:	ret
  40d840:	stp	x29, x30, [sp, #-32]!
  40d844:	stp	x20, x19, [sp, #16]
  40d848:	mov	x29, sp
  40d84c:	mov	x19, x0
  40d850:	ldr	x0, [x0, #16]
  40d854:	ldr	x8, [x0]
  40d858:	ldr	x8, [x8, #24]
  40d85c:	blr	x8
  40d860:	ldr	x8, [x19, #16]
  40d864:	ldr	w1, [x19, #12]
  40d868:	ldr	w3, [x19, #24]
  40d86c:	mov	w20, w0
  40d870:	ldr	w2, [x8, #12]
  40d874:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d878:	add	x0, x0, #0xb92
  40d87c:	bl	4014a0 <printf@plt>
  40d880:	ldr	x8, [x19, #16]
  40d884:	ldr	w1, [x19, #12]
  40d888:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d88c:	add	x0, x0, #0xd73
  40d890:	ldr	w2, [x8, #12]
  40d894:	bl	4014a0 <printf@plt>
  40d898:	ldr	x8, [x19, #16]
  40d89c:	ldr	w1, [x19, #12]
  40d8a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d8a4:	add	x0, x0, #0xd86
  40d8a8:	ldr	w2, [x8, #12]
  40d8ac:	bl	4014a0 <printf@plt>
  40d8b0:	cbz	w20, 40d8c4 <printf@plt+0xc424>
  40d8b4:	ldr	w1, [x19, #24]
  40d8b8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d8bc:	add	x0, x0, #0xc6d
  40d8c0:	bl	4014a0 <printf@plt>
  40d8c4:	mov	w0, w20
  40d8c8:	ldp	x20, x19, [sp, #16]
  40d8cc:	ldp	x29, x30, [sp], #32
  40d8d0:	ret
  40d8d4:	stp	x29, x30, [sp, #-32]!
  40d8d8:	str	x19, [sp, #16]
  40d8dc:	mov	x29, sp
  40d8e0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d8e4:	ldr	w8, [x8, #3472]
  40d8e8:	mov	x19, x0
  40d8ec:	cmp	w8, #0x1
  40d8f0:	b.eq	40d90c <printf@plt+0xc46c>  // b.none
  40d8f4:	cbnz	w8, 40d930 <printf@plt+0xc490>
  40d8f8:	ldr	w1, [x19, #24]
  40d8fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d900:	add	x0, x0, #0xe57
  40d904:	bl	4014a0 <printf@plt>
  40d908:	b	40d918 <printf@plt+0xc478>
  40d90c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d910:	add	x0, x0, #0xc7d
  40d914:	bl	4014a0 <printf@plt>
  40d918:	ldr	x0, [x19, #16]
  40d91c:	ldr	x19, [sp, #16]
  40d920:	ldr	x8, [x0]
  40d924:	ldr	x1, [x8, #48]
  40d928:	ldp	x29, x30, [sp], #32
  40d92c:	br	x1
  40d930:	ldr	x19, [sp, #16]
  40d934:	ldp	x29, x30, [sp], #32
  40d938:	ret
  40d93c:	stp	x29, x30, [sp, #-32]!
  40d940:	stp	x20, x19, [sp, #16]
  40d944:	mov	x29, sp
  40d948:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d94c:	mov	x19, x0
  40d950:	ldr	w2, [x0, #24]
  40d954:	ldr	x0, [x20, #3416]
  40d958:	tbnz	w2, #31, 40d968 <printf@plt+0xc4c8>
  40d95c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d960:	add	x1, x1, #0xcc1
  40d964:	b	40d974 <printf@plt+0xc4d4>
  40d968:	adrp	x1, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d96c:	neg	w2, w2
  40d970:	add	x1, x1, #0xccb
  40d974:	bl	401230 <fprintf@plt>
  40d978:	ldr	x0, [x19, #16]
  40d97c:	ldr	x8, [x0]
  40d980:	ldr	x8, [x8]
  40d984:	blr	x8
  40d988:	ldr	x3, [x20, #3416]
  40d98c:	ldp	x20, x19, [sp, #16]
  40d990:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40d994:	add	x0, x0, #0x92c
  40d998:	mov	w1, #0x2                   	// #2
  40d99c:	mov	w2, #0x1                   	// #1
  40d9a0:	ldp	x29, x30, [sp], #32
  40d9a4:	b	401430 <fwrite@plt>
  40d9a8:	stp	x29, x30, [sp, #-32]!
  40d9ac:	str	x19, [sp, #16]
  40d9b0:	mov	x29, sp
  40d9b4:	mov	x19, x0
  40d9b8:	bl	4071fc <printf@plt+0x5d5c>
  40d9bc:	adrp	x8, 418000 <_ZdlPvm@@Base+0x5c6c>
  40d9c0:	add	x8, x8, #0x5a0
  40d9c4:	str	x8, [x19]
  40d9c8:	ldr	x19, [sp, #16]
  40d9cc:	ldp	x29, x30, [sp], #32
  40d9d0:	ret
  40d9d4:	stp	x29, x30, [sp, #-32]!
  40d9d8:	stp	x20, x19, [sp, #16]
  40d9dc:	mov	x29, sp
  40d9e0:	mov	x19, x0
  40d9e4:	ldr	x0, [x0, #16]
  40d9e8:	ldr	x8, [x0]
  40d9ec:	ldr	x8, [x8, #24]
  40d9f0:	blr	x8
  40d9f4:	ldr	x8, [x19, #16]
  40d9f8:	ldr	w1, [x19, #12]
  40d9fc:	mov	w20, w0
  40da00:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40da04:	ldr	w2, [x8, #12]
  40da08:	add	x0, x0, #0xd5f
  40da0c:	bl	4014a0 <printf@plt>
  40da10:	ldr	x8, [x19, #16]
  40da14:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40da18:	ldr	w1, [x19, #12]
  40da1c:	ldr	w4, [x9, #452]
  40da20:	ldr	w2, [x8, #12]
  40da24:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40da28:	add	x0, x0, #0xcd6
  40da2c:	mov	w3, w2
  40da30:	bl	4014a0 <printf@plt>
  40da34:	ldr	x8, [x19, #16]
  40da38:	ldr	w1, [x19, #12]
  40da3c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40da40:	add	x0, x0, #0xcf8
  40da44:	ldr	w2, [x8, #12]
  40da48:	mov	w3, w1
  40da4c:	bl	4014a0 <printf@plt>
  40da50:	ldr	x8, [x19, #16]
  40da54:	ldr	w1, [x19, #12]
  40da58:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40da5c:	add	x0, x0, #0xd17
  40da60:	ldr	w2, [x8, #12]
  40da64:	mov	w3, w1
  40da68:	bl	4014a0 <printf@plt>
  40da6c:	mov	w0, w20
  40da70:	ldp	x20, x19, [sp, #16]
  40da74:	ldp	x29, x30, [sp], #32
  40da78:	ret
  40da7c:	stp	x29, x30, [sp, #-32]!
  40da80:	stp	x20, x19, [sp, #16]
  40da84:	mov	x29, sp
  40da88:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40da8c:	ldr	w8, [x20, #3472]
  40da90:	mov	x19, x0
  40da94:	cbnz	w8, 40daa8 <printf@plt+0xc608>
  40da98:	ldr	w1, [x19, #12]
  40da9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40daa0:	add	x0, x0, #0x72c
  40daa4:	bl	4014a0 <printf@plt>
  40daa8:	ldr	x0, [x19, #16]
  40daac:	ldr	x8, [x0]
  40dab0:	ldr	x8, [x8, #48]
  40dab4:	blr	x8
  40dab8:	ldr	w8, [x20, #3472]
  40dabc:	cbz	w8, 40dacc <printf@plt+0xc62c>
  40dac0:	ldp	x20, x19, [sp, #16]
  40dac4:	ldp	x29, x30, [sp], #32
  40dac8:	ret
  40dacc:	ldr	w1, [x19, #12]
  40dad0:	ldp	x20, x19, [sp, #16]
  40dad4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40dad8:	add	x0, x0, #0xd36
  40dadc:	ldp	x29, x30, [sp], #32
  40dae0:	b	4014a0 <printf@plt>
  40dae4:	stp	x29, x30, [sp, #-32]!
  40dae8:	stp	x20, x19, [sp, #16]
  40daec:	mov	x29, sp
  40daf0:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40daf4:	ldr	x3, [x20, #3416]
  40daf8:	mov	x19, x0
  40dafc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40db00:	add	x0, x0, #0xd44
  40db04:	mov	w1, #0xa                   	// #10
  40db08:	mov	w2, #0x1                   	// #1
  40db0c:	bl	401430 <fwrite@plt>
  40db10:	ldr	x0, [x19, #16]
  40db14:	ldr	x8, [x0]
  40db18:	ldr	x8, [x8]
  40db1c:	blr	x8
  40db20:	ldr	x3, [x20, #3416]
  40db24:	ldp	x20, x19, [sp, #16]
  40db28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40db2c:	add	x0, x0, #0x92c
  40db30:	mov	w1, #0x2                   	// #2
  40db34:	mov	w2, #0x1                   	// #1
  40db38:	ldp	x29, x30, [sp], #32
  40db3c:	b	401430 <fwrite@plt>
  40db40:	stp	x29, x30, [sp, #-32]!
  40db44:	str	x19, [sp, #16]
  40db48:	mov	x29, sp
  40db4c:	mov	x19, x0
  40db50:	bl	407740 <printf@plt+0x62a0>
  40db54:	mov	x0, x19
  40db58:	ldr	x19, [sp, #16]
  40db5c:	ldp	x29, x30, [sp], #32
  40db60:	b	412388 <_ZdlPv@@Base>
  40db64:	stp	x29, x30, [sp, #-32]!
  40db68:	str	x19, [sp, #16]
  40db6c:	mov	x29, sp
  40db70:	mov	x19, x0
  40db74:	bl	40722c <printf@plt+0x5d8c>
  40db78:	mov	x0, x19
  40db7c:	ldr	x19, [sp, #16]
  40db80:	ldp	x29, x30, [sp], #32
  40db84:	b	412388 <_ZdlPv@@Base>
  40db88:	stp	x29, x30, [sp, #-32]!
  40db8c:	str	x19, [sp, #16]
  40db90:	mov	x29, sp
  40db94:	mov	x19, x0
  40db98:	bl	407740 <printf@plt+0x62a0>
  40db9c:	mov	x0, x19
  40dba0:	ldr	x19, [sp, #16]
  40dba4:	ldp	x29, x30, [sp], #32
  40dba8:	b	412388 <_ZdlPv@@Base>
  40dbac:	stp	x29, x30, [sp, #-32]!
  40dbb0:	str	x19, [sp, #16]
  40dbb4:	mov	x29, sp
  40dbb8:	mov	x19, x0
  40dbbc:	bl	40722c <printf@plt+0x5d8c>
  40dbc0:	mov	x0, x19
  40dbc4:	ldr	x19, [sp, #16]
  40dbc8:	ldp	x29, x30, [sp], #32
  40dbcc:	b	412388 <_ZdlPv@@Base>
  40dbd0:	stp	x29, x30, [sp, #-32]!
  40dbd4:	str	x19, [sp, #16]
  40dbd8:	mov	x29, sp
  40dbdc:	mov	x19, x0
  40dbe0:	bl	40722c <printf@plt+0x5d8c>
  40dbe4:	mov	x0, x19
  40dbe8:	ldr	x19, [sp, #16]
  40dbec:	ldp	x29, x30, [sp], #32
  40dbf0:	b	412388 <_ZdlPv@@Base>
  40dbf4:	stp	x29, x30, [sp, #-32]!
  40dbf8:	str	x19, [sp, #16]
  40dbfc:	mov	x29, sp
  40dc00:	mov	x19, x0
  40dc04:	bl	40722c <printf@plt+0x5d8c>
  40dc08:	mov	x0, x19
  40dc0c:	ldr	x19, [sp, #16]
  40dc10:	ldp	x29, x30, [sp], #32
  40dc14:	b	412388 <_ZdlPv@@Base>
  40dc18:	stp	x29, x30, [sp, #-32]!
  40dc1c:	str	x19, [sp, #16]
  40dc20:	mov	x29, sp
  40dc24:	mov	x19, x0
  40dc28:	bl	40722c <printf@plt+0x5d8c>
  40dc2c:	mov	x0, x19
  40dc30:	ldr	x19, [sp, #16]
  40dc34:	ldp	x29, x30, [sp], #32
  40dc38:	b	412388 <_ZdlPv@@Base>
  40dc3c:	stp	x29, x30, [sp, #-32]!
  40dc40:	str	x19, [sp, #16]
  40dc44:	mov	x29, sp
  40dc48:	mov	x19, x0
  40dc4c:	bl	40722c <printf@plt+0x5d8c>
  40dc50:	mov	x0, x19
  40dc54:	ldr	x19, [sp, #16]
  40dc58:	ldp	x29, x30, [sp], #32
  40dc5c:	b	412388 <_ZdlPv@@Base>
  40dc60:	stp	x29, x30, [sp, #-48]!
  40dc64:	stp	x22, x21, [sp, #16]
  40dc68:	stp	x20, x19, [sp, #32]
  40dc6c:	mov	x29, sp
  40dc70:	mov	x20, x2
  40dc74:	mov	x19, x1
  40dc78:	mov	x21, x0
  40dc7c:	cbz	x0, 40dc94 <printf@plt+0xc7f4>
  40dc80:	ldrb	w8, [x21]
  40dc84:	cbnz	w8, 40dc94 <printf@plt+0xc7f4>
  40dc88:	mov	x0, x21
  40dc8c:	bl	401390 <_ZdaPv@plt>
  40dc90:	mov	x21, xzr
  40dc94:	cbz	x20, 40dcac <printf@plt+0xc80c>
  40dc98:	ldrb	w8, [x20]
  40dc9c:	cbnz	w8, 40dcac <printf@plt+0xc80c>
  40dca0:	mov	x0, x20
  40dca4:	bl	401390 <_ZdaPv@plt>
  40dca8:	mov	x20, xzr
  40dcac:	mov	w0, #0x28                  	// #40
  40dcb0:	bl	4122e4 <_Znwm@@Base>
  40dcb4:	mov	x22, x0
  40dcb8:	bl	406bcc <printf@plt+0x572c>
  40dcbc:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dcc0:	add	x8, x8, #0x648
  40dcc4:	stp	x21, x20, [x22, #16]
  40dcc8:	str	x8, [x22]
  40dccc:	str	x19, [x22, #32]
  40dcd0:	mov	x0, x22
  40dcd4:	ldp	x20, x19, [sp, #32]
  40dcd8:	ldp	x22, x21, [sp, #16]
  40dcdc:	ldp	x29, x30, [sp], #48
  40dce0:	ret
  40dce4:	mov	x19, x0
  40dce8:	mov	x0, x22
  40dcec:	bl	412388 <_ZdlPv@@Base>
  40dcf0:	mov	x0, x19
  40dcf4:	bl	401440 <_Unwind_Resume@plt>
  40dcf8:	stp	x29, x30, [sp, #-48]!
  40dcfc:	stp	x22, x21, [sp, #16]
  40dd00:	stp	x20, x19, [sp, #32]
  40dd04:	mov	x29, sp
  40dd08:	mov	x19, x3
  40dd0c:	mov	x20, x2
  40dd10:	mov	x21, x1
  40dd14:	mov	x22, x0
  40dd18:	bl	406bcc <printf@plt+0x572c>
  40dd1c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dd20:	add	x8, x8, #0x648
  40dd24:	stp	x21, x19, [x22, #16]
  40dd28:	str	x8, [x22]
  40dd2c:	str	x20, [x22, #32]
  40dd30:	ldp	x20, x19, [sp, #32]
  40dd34:	ldp	x22, x21, [sp, #16]
  40dd38:	ldp	x29, x30, [sp], #48
  40dd3c:	ret
  40dd40:	stp	x29, x30, [sp, #-32]!
  40dd44:	str	x19, [sp, #16]
  40dd48:	mov	x19, x0
  40dd4c:	ldr	x0, [x0, #16]
  40dd50:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dd54:	add	x8, x8, #0x648
  40dd58:	mov	x29, sp
  40dd5c:	str	x8, [x19]
  40dd60:	cbz	x0, 40dd68 <printf@plt+0xc8c8>
  40dd64:	bl	401390 <_ZdaPv@plt>
  40dd68:	ldr	x0, [x19, #24]
  40dd6c:	cbz	x0, 40dd74 <printf@plt+0xc8d4>
  40dd70:	bl	401390 <_ZdaPv@plt>
  40dd74:	ldr	x0, [x19, #32]
  40dd78:	cbz	x0, 40dd88 <printf@plt+0xc8e8>
  40dd7c:	ldr	x8, [x0]
  40dd80:	ldr	x8, [x8, #16]
  40dd84:	blr	x8
  40dd88:	mov	x0, x19
  40dd8c:	ldr	x19, [sp, #16]
  40dd90:	ldp	x29, x30, [sp], #32
  40dd94:	b	407740 <printf@plt+0x62a0>
  40dd98:	stp	x29, x30, [sp, #-32]!
  40dd9c:	str	x19, [sp, #16]
  40dda0:	mov	x19, x0
  40dda4:	ldr	x0, [x0, #16]
  40dda8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ddac:	add	x8, x8, #0x648
  40ddb0:	mov	x29, sp
  40ddb4:	str	x8, [x19]
  40ddb8:	cbz	x0, 40ddc0 <printf@plt+0xc920>
  40ddbc:	bl	401390 <_ZdaPv@plt>
  40ddc0:	ldr	x0, [x19, #24]
  40ddc4:	cbz	x0, 40ddcc <printf@plt+0xc92c>
  40ddc8:	bl	401390 <_ZdaPv@plt>
  40ddcc:	ldr	x0, [x19, #32]
  40ddd0:	cbz	x0, 40dde0 <printf@plt+0xc940>
  40ddd4:	ldr	x8, [x0]
  40ddd8:	ldr	x8, [x8, #16]
  40dddc:	blr	x8
  40dde0:	mov	x0, x19
  40dde4:	bl	407740 <printf@plt+0x62a0>
  40dde8:	mov	x0, x19
  40ddec:	ldr	x19, [sp, #16]
  40ddf0:	ldp	x29, x30, [sp], #32
  40ddf4:	b	412388 <_ZdlPv@@Base>
  40ddf8:	stp	x29, x30, [sp, #-32]!
  40ddfc:	stp	x20, x19, [sp, #16]
  40de00:	mov	x29, sp
  40de04:	mov	x19, x0
  40de08:	ldr	x0, [x0, #32]
  40de0c:	ldr	x8, [x0]
  40de10:	ldr	x8, [x8, #24]
  40de14:	blr	x8
  40de18:	ldr	x8, [x19, #32]
  40de1c:	ldr	w1, [x19, #12]
  40de20:	mov	w20, w0
  40de24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40de28:	ldr	w2, [x8, #12]
  40de2c:	add	x0, x0, #0xd5f
  40de30:	bl	4014a0 <printf@plt>
  40de34:	ldr	x8, [x19, #32]
  40de38:	ldr	w1, [x19, #12]
  40de3c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40de40:	add	x0, x0, #0xd73
  40de44:	ldr	w2, [x8, #12]
  40de48:	bl	4014a0 <printf@plt>
  40de4c:	ldr	x8, [x19, #32]
  40de50:	ldr	w1, [x19, #12]
  40de54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40de58:	add	x0, x0, #0xd86
  40de5c:	ldr	w2, [x8, #12]
  40de60:	bl	4014a0 <printf@plt>
  40de64:	ldr	x8, [x19, #32]
  40de68:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40de6c:	ldr	w2, [x9, #452]
  40de70:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40de74:	ldr	w1, [x8, #12]
  40de78:	add	x0, x0, #0x23
  40de7c:	mov	w4, w2
  40de80:	mov	w3, w1
  40de84:	bl	4014a0 <printf@plt>
  40de88:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40de8c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40de90:	ldr	w1, [x8, #408]
  40de94:	ldr	w2, [x9, #412]
  40de98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40de9c:	add	x0, x0, #0x4c
  40dea0:	bl	4014a0 <printf@plt>
  40dea4:	ldr	x0, [x19, #16]
  40dea8:	cbz	x0, 40ded8 <printf@plt+0xca38>
  40deac:	ldr	w1, [x19, #12]
  40deb0:	mov	w2, #0x1                   	// #1
  40deb4:	bl	40df0c <printf@plt+0xca6c>
  40deb8:	ldr	w1, [x19, #12]
  40debc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dec0:	add	x0, x0, #0x7f
  40dec4:	bl	4014a0 <printf@plt>
  40dec8:	cbz	w20, 40ded8 <printf@plt+0xca38>
  40decc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ded0:	add	x0, x0, #0x4df
  40ded4:	bl	401210 <puts@plt>
  40ded8:	ldr	x0, [x19, #24]
  40dedc:	cbz	x0, 40defc <printf@plt+0xca5c>
  40dee0:	ldr	w1, [x19, #12]
  40dee4:	mov	w2, #0x2                   	// #2
  40dee8:	bl	40df0c <printf@plt+0xca6c>
  40deec:	ldr	w1, [x19, #12]
  40def0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40def4:	add	x0, x0, #0x90
  40def8:	bl	4014a0 <printf@plt>
  40defc:	mov	w0, w20
  40df00:	ldp	x20, x19, [sp, #16]
  40df04:	ldp	x29, x30, [sp], #32
  40df08:	ret
  40df0c:	sub	sp, sp, #0x160
  40df10:	stp	x29, x30, [sp, #256]
  40df14:	str	x28, [sp, #272]
  40df18:	stp	x26, x25, [sp, #288]
  40df1c:	stp	x24, x23, [sp, #304]
  40df20:	stp	x22, x21, [sp, #320]
  40df24:	stp	x20, x19, [sp, #336]
  40df28:	add	x29, sp, #0x100
  40df2c:	mov	x20, x0
  40df30:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40df34:	add	x0, x0, #0x4f6
  40df38:	mov	w21, w2
  40df3c:	mov	w19, w1
  40df40:	bl	401210 <puts@plt>
  40df44:	mov	x0, x20
  40df48:	bl	401220 <strlen@plt>
  40df4c:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40df50:	mov	x23, xzr
  40df54:	sxtw	x22, w0
  40df58:	add	x25, x25, #0x7d8
  40df5c:	b	40df6c <printf@plt+0xcacc>
  40df60:	add	x23, x23, #0x40
  40df64:	cmp	w23, #0x440
  40df68:	b.eq	40e128 <printf@plt+0xcc88>  // b.none
  40df6c:	ldr	x1, [x25, x23]
  40df70:	mov	x0, x20
  40df74:	mov	x2, x22
  40df78:	bl	401330 <strncmp@plt>
  40df7c:	cbnz	w0, 40df60 <printf@plt+0xcac0>
  40df80:	add	x26, x25, x23
  40df84:	ldr	w8, [x26, #8]
  40df88:	tst	w8, w21
  40df8c:	b.eq	40df60 <printf@plt+0xcac0>  // b.none
  40df90:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x12a8>
  40df94:	ldr	x2, [x26, #16]
  40df98:	adrp	x24, 42f000 <_Znam@GLIBCXX_3.4>
  40df9c:	ldr	x1, [x8, #3616]
  40dfa0:	ldr	w3, [x24, #452]
  40dfa4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dfa8:	add	x0, x0, #0x10c
  40dfac:	mov	x4, x1
  40dfb0:	mov	x5, x2
  40dfb4:	bl	4014a0 <printf@plt>
  40dfb8:	ldr	x1, [x26, #24]
  40dfbc:	adrp	x2, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dfc0:	add	x2, x2, #0x1a0
  40dfc4:	mov	x0, sp
  40dfc8:	bl	4012e0 <sprintf@plt>
  40dfcc:	ldr	w3, [x24, #452]
  40dfd0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dfd4:	add	x0, x0, #0x1a8
  40dfd8:	mov	x1, sp
  40dfdc:	mov	x2, sp
  40dfe0:	mov	x4, sp
  40dfe4:	bl	4014a0 <printf@plt>
  40dfe8:	ldr	x1, [x26, #32]
  40dfec:	cbz	x1, 40e238 <printf@plt+0xcd98>
  40dff0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40dff4:	add	x0, x0, #0x287
  40dff8:	bl	4014a0 <printf@plt>
  40dffc:	add	x8, x25, x23
  40e000:	ldr	x21, [x26, #32]
  40e004:	ldp	x23, x22, [x8, #40]
  40e008:	ldr	x20, [x8, #56]
  40e00c:	cbnz	x21, 40e020 <printf@plt+0xcb80>
  40e010:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e014:	add	x1, x1, #0x304
  40e018:	mov	w0, #0xcc                  	// #204
  40e01c:	bl	41082c <printf@plt+0xf38c>
  40e020:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e024:	add	x0, x0, #0x31e
  40e028:	mov	x1, x21
  40e02c:	bl	4014a0 <printf@plt>
  40e030:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e034:	add	x0, x0, #0x531
  40e038:	bl	401210 <puts@plt>
  40e03c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e040:	add	x0, x0, #0x542
  40e044:	bl	401210 <puts@plt>
  40e048:	cbz	x23, 40e074 <printf@plt+0xcbd4>
  40e04c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e050:	add	x0, x0, #0x339
  40e054:	mov	x1, x23
  40e058:	bl	4014a0 <printf@plt>
  40e05c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e060:	add	x0, x0, #0x615
  40e064:	bl	401210 <puts@plt>
  40e068:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e06c:	add	x0, x0, #0x626
  40e070:	bl	401210 <puts@plt>
  40e074:	cbz	x22, 40e0a0 <printf@plt+0xcc00>
  40e078:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e07c:	add	x0, x0, #0x339
  40e080:	mov	x1, x22
  40e084:	bl	4014a0 <printf@plt>
  40e088:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e08c:	add	x0, x0, #0x5f2
  40e090:	bl	401210 <puts@plt>
  40e094:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e098:	add	x0, x0, #0x603
  40e09c:	bl	401210 <puts@plt>
  40e0a0:	cbz	x20, 40e0cc <printf@plt+0xcc2c>
  40e0a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e0a8:	add	x0, x0, #0x339
  40e0ac:	mov	x1, x20
  40e0b0:	bl	4014a0 <printf@plt>
  40e0b4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e0b8:	add	x0, x0, #0x5cf
  40e0bc:	bl	401210 <puts@plt>
  40e0c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e0c4:	add	x0, x0, #0x5e0
  40e0c8:	bl	401210 <puts@plt>
  40e0cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e0d0:	add	x0, x0, #0x361
  40e0d4:	bl	4014a0 <printf@plt>
  40e0d8:	cbz	x23, 40e0e8 <printf@plt+0xcc48>
  40e0dc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e0e0:	add	x0, x0, #0x36c
  40e0e4:	bl	4014a0 <printf@plt>
  40e0e8:	cbz	x20, 40e0f8 <printf@plt+0xcc58>
  40e0ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e0f0:	add	x0, x0, #0x37d
  40e0f4:	bl	4014a0 <printf@plt>
  40e0f8:	cbz	x22, 40e160 <printf@plt+0xccc0>
  40e0fc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e100:	add	x0, x0, #0x38e
  40e104:	bl	4014a0 <printf@plt>
  40e108:	mov	w0, #0xa                   	// #10
  40e10c:	bl	4012f0 <putchar@plt>
  40e110:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e114:	add	x0, x0, #0x39f
  40e118:	bl	4014a0 <printf@plt>
  40e11c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e120:	add	x0, x0, #0x811
  40e124:	b	40e170 <printf@plt+0xccd0>
  40e128:	mov	x0, sp
  40e12c:	mov	x1, x20
  40e130:	bl	410c78 <printf@plt+0xf7d8>
  40e134:	adrp	x2, 434000 <stderr@@GLIBC_2.17+0x32a8>
  40e138:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e13c:	add	x2, x2, #0x198
  40e140:	add	x0, x0, #0xf1
  40e144:	mov	x1, sp
  40e148:	mov	x3, x2
  40e14c:	bl	410ec8 <printf@plt+0xfa28>
  40e150:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e154:	add	x0, x0, #0x523
  40e158:	bl	401210 <puts@plt>
  40e15c:	b	40e290 <printf@plt+0xcdf0>
  40e160:	mov	w0, #0xa                   	// #10
  40e164:	bl	4012f0 <putchar@plt>
  40e168:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e16c:	add	x0, x0, #0x39f
  40e170:	bl	4014a0 <printf@plt>
  40e174:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e178:	add	x0, x0, #0x554
  40e17c:	bl	401210 <puts@plt>
  40e180:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e184:	add	x0, x0, #0x3bd
  40e188:	bl	4014a0 <printf@plt>
  40e18c:	cbz	x22, 40e19c <printf@plt+0xccfc>
  40e190:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e194:	add	x0, x0, #0x3e2
  40e198:	bl	4014a0 <printf@plt>
  40e19c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e1a0:	add	x0, x0, #0xbc9
  40e1a4:	bl	401210 <puts@plt>
  40e1a8:	ldr	w1, [x24, #452]
  40e1ac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e1b0:	add	x0, x0, #0x3e5
  40e1b4:	bl	4014a0 <printf@plt>
  40e1b8:	cbz	x23, 40e1cc <printf@plt+0xcd2c>
  40e1bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e1c0:	add	x0, x0, #0x40f
  40e1c4:	mov	x1, x23
  40e1c8:	bl	4014a0 <printf@plt>
  40e1cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e1d0:	add	x0, x0, #0x57c
  40e1d4:	bl	401210 <puts@plt>
  40e1d8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e1dc:	add	x0, x0, #0x440
  40e1e0:	mov	x1, x21
  40e1e4:	bl	4014a0 <printf@plt>
  40e1e8:	cbz	x22, 40e20c <printf@plt+0xcd6c>
  40e1ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e1f0:	add	x0, x0, #0x47d
  40e1f4:	mov	x1, x22
  40e1f8:	bl	4014a0 <printf@plt>
  40e1fc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e200:	add	x0, x0, #0x440
  40e204:	mov	x1, x21
  40e208:	bl	4014a0 <printf@plt>
  40e20c:	cbz	x20, 40e220 <printf@plt+0xcd80>
  40e210:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e214:	add	x0, x0, #0x4ae
  40e218:	mov	x1, x20
  40e21c:	bl	4014a0 <printf@plt>
  40e220:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e224:	add	x0, x0, #0x5bf
  40e228:	bl	401210 <puts@plt>
  40e22c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e230:	add	x0, x0, #0x51d
  40e234:	bl	401210 <puts@plt>
  40e238:	adrp	x0, 417000 <_ZdlPvm@@Base+0x4c6c>
  40e23c:	add	x0, x0, #0xe09
  40e240:	bl	401210 <puts@plt>
  40e244:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e248:	add	x0, x0, #0x501
  40e24c:	bl	401210 <puts@plt>
  40e250:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e254:	add	x0, x0, #0x2a3
  40e258:	mov	w1, w19
  40e25c:	bl	4014a0 <printf@plt>
  40e260:	ldr	w3, [x24, #452]
  40e264:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e268:	add	x0, x0, #0x2ba
  40e26c:	mov	w1, w19
  40e270:	mov	w2, w19
  40e274:	bl	4014a0 <printf@plt>
  40e278:	ldr	w3, [x24, #452]
  40e27c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e280:	add	x0, x0, #0x2df
  40e284:	mov	w1, w19
  40e288:	mov	w2, w19
  40e28c:	bl	4014a0 <printf@plt>
  40e290:	ldp	x20, x19, [sp, #336]
  40e294:	ldp	x22, x21, [sp, #320]
  40e298:	ldp	x24, x23, [sp, #304]
  40e29c:	ldp	x26, x25, [sp, #288]
  40e2a0:	ldr	x28, [sp, #272]
  40e2a4:	ldp	x29, x30, [sp, #256]
  40e2a8:	add	sp, sp, #0x160
  40e2ac:	ret
  40e2b0:	stp	x29, x30, [sp, #-32]!
  40e2b4:	str	x19, [sp, #16]
  40e2b8:	mov	x29, sp
  40e2bc:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e2c0:	ldr	w8, [x8, #3472]
  40e2c4:	mov	x19, x0
  40e2c8:	cmp	w8, #0x1
  40e2cc:	b.eq	40e328 <printf@plt+0xce88>  // b.none
  40e2d0:	cbnz	w8, 40e31c <printf@plt+0xce7c>
  40e2d4:	ldr	x8, [x19, #16]
  40e2d8:	cbz	x8, 40e2ec <printf@plt+0xce4c>
  40e2dc:	ldr	w1, [x19, #12]
  40e2e0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e2e4:	add	x0, x0, #0xa1
  40e2e8:	bl	4014a0 <printf@plt>
  40e2ec:	ldr	x0, [x19, #32]
  40e2f0:	ldr	x8, [x0]
  40e2f4:	ldr	x8, [x8, #48]
  40e2f8:	blr	x8
  40e2fc:	ldr	x8, [x19, #24]
  40e300:	cbz	x8, 40e31c <printf@plt+0xce7c>
  40e304:	ldr	w1, [x19, #12]
  40e308:	ldr	x19, [sp, #16]
  40e30c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e310:	add	x0, x0, #0xaa
  40e314:	ldp	x29, x30, [sp], #32
  40e318:	b	4014a0 <printf@plt>
  40e31c:	ldr	x19, [sp, #16]
  40e320:	ldp	x29, x30, [sp], #32
  40e324:	ret
  40e328:	ldr	x1, [x19, #16]
  40e32c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e330:	add	x0, x0, #0xb3
  40e334:	bl	4014a0 <printf@plt>
  40e338:	ldr	x0, [x19, #32]
  40e33c:	ldr	x8, [x0]
  40e340:	ldr	x8, [x8, #48]
  40e344:	blr	x8
  40e348:	ldr	x1, [x19, #24]
  40e34c:	ldr	x19, [sp, #16]
  40e350:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e354:	add	x0, x0, #0xc5
  40e358:	ldp	x29, x30, [sp], #32
  40e35c:	b	4014a0 <printf@plt>
  40e360:	ldr	x0, [x0, #32]
  40e364:	ldr	x8, [x0]
  40e368:	ldr	x2, [x8, #112]
  40e36c:	br	x2
  40e370:	stp	x29, x30, [sp, #-32]!
  40e374:	stp	x20, x19, [sp, #16]
  40e378:	mov	x29, sp
  40e37c:	ldr	x8, [x0, #16]
  40e380:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e384:	mov	x19, x0
  40e388:	ldr	x0, [x20, #3416]
  40e38c:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  40e390:	add	x9, x9, #0xcdd
  40e394:	cmp	x8, #0x0
  40e398:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e39c:	csel	x2, x9, x8, eq  // eq = none
  40e3a0:	add	x1, x1, #0xd8
  40e3a4:	bl	401230 <fprintf@plt>
  40e3a8:	ldr	x0, [x19, #32]
  40e3ac:	ldr	x8, [x0]
  40e3b0:	ldr	x8, [x8]
  40e3b4:	blr	x8
  40e3b8:	ldr	x3, [x20, #3416]
  40e3bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40e3c0:	add	x0, x0, #0x92c
  40e3c4:	mov	w1, #0x2                   	// #2
  40e3c8:	mov	w2, #0x1                   	// #1
  40e3cc:	bl	401430 <fwrite@plt>
  40e3d0:	ldr	x2, [x19, #24]
  40e3d4:	cbnz	x2, 40e3e4 <printf@plt+0xcf44>
  40e3d8:	ldp	x20, x19, [sp, #16]
  40e3dc:	ldp	x29, x30, [sp], #32
  40e3e0:	ret
  40e3e4:	ldr	x0, [x20, #3416]
  40e3e8:	ldp	x20, x19, [sp, #16]
  40e3ec:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e3f0:	add	x1, x1, #0xe5
  40e3f4:	ldp	x29, x30, [sp], #32
  40e3f8:	b	401230 <fprintf@plt>
  40e3fc:	stp	x29, x30, [sp, #-32]!
  40e400:	stp	x20, x19, [sp, #16]
  40e404:	mov	x29, sp
  40e408:	mov	x20, x0
  40e40c:	mov	w0, #0x18                  	// #24
  40e410:	bl	4122e4 <_Znwm@@Base>
  40e414:	mov	x19, x0
  40e418:	mov	x1, x20
  40e41c:	bl	4071fc <printf@plt+0x5d5c>
  40e420:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e424:	add	x8, x8, #0x6f8
  40e428:	str	x8, [x19]
  40e42c:	mov	x0, x19
  40e430:	ldp	x20, x19, [sp, #16]
  40e434:	ldp	x29, x30, [sp], #32
  40e438:	ret
  40e43c:	mov	x20, x0
  40e440:	mov	x0, x19
  40e444:	bl	412388 <_ZdlPv@@Base>
  40e448:	mov	x0, x20
  40e44c:	bl	401440 <_Unwind_Resume@plt>
  40e450:	stp	x29, x30, [sp, #-32]!
  40e454:	str	x19, [sp, #16]
  40e458:	mov	x29, sp
  40e45c:	mov	x19, x0
  40e460:	bl	4071fc <printf@plt+0x5d5c>
  40e464:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e468:	add	x8, x8, #0x6f8
  40e46c:	str	x8, [x19]
  40e470:	ldr	x19, [sp, #16]
  40e474:	ldp	x29, x30, [sp], #32
  40e478:	ret
  40e47c:	stp	x29, x30, [sp, #-48]!
  40e480:	stp	x22, x21, [sp, #16]
  40e484:	stp	x20, x19, [sp, #32]
  40e488:	mov	x29, sp
  40e48c:	ldr	x20, [x0, #16]
  40e490:	mov	x19, x0
  40e494:	mov	w0, w1
  40e498:	mov	w21, w1
  40e49c:	bl	406830 <printf@plt+0x5390>
  40e4a0:	ldr	x8, [x20]
  40e4a4:	mov	w1, w0
  40e4a8:	mov	x0, x20
  40e4ac:	ldr	x8, [x8, #24]
  40e4b0:	blr	x8
  40e4b4:	ldr	x8, [x19, #16]
  40e4b8:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40e4bc:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40e4c0:	ldr	w3, [x22, #468]
  40e4c4:	ldr	w9, [x9, #488]
  40e4c8:	ldr	w1, [x8, #12]
  40e4cc:	mov	w20, w0
  40e4d0:	cmp	w21, #0x1
  40e4d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e4d8:	csel	w4, w9, w3, gt
  40e4dc:	add	x0, x0, #0x798
  40e4e0:	mov	w2, w1
  40e4e4:	bl	4014a0 <printf@plt>
  40e4e8:	ldr	w1, [x19, #12]
  40e4ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e4f0:	add	x0, x0, #0x5b8
  40e4f4:	bl	4014a0 <printf@plt>
  40e4f8:	ldr	w1, [x19, #12]
  40e4fc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e500:	add	x0, x0, #0x7c1
  40e504:	bl	4014a0 <printf@plt>
  40e508:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e50c:	add	x0, x0, #0xb56
  40e510:	bl	401210 <puts@plt>
  40e514:	ldr	w1, [x19, #12]
  40e518:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e51c:	add	x0, x0, #0x7d5
  40e520:	bl	4014a0 <printf@plt>
  40e524:	ldr	w1, [x22, #468]
  40e528:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e52c:	add	x0, x0, #0x7f3
  40e530:	bl	4014a0 <printf@plt>
  40e534:	ldr	w1, [x19, #12]
  40e538:	ldr	w3, [x22, #468]
  40e53c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e540:	add	x0, x0, #0x818
  40e544:	mov	w2, w1
  40e548:	bl	4014a0 <printf@plt>
  40e54c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e550:	add	x0, x0, #0x926
  40e554:	bl	4014a0 <printf@plt>
  40e558:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e55c:	add	x0, x0, #0xb69
  40e560:	bl	401210 <puts@plt>
  40e564:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e568:	add	x0, x0, #0xb72
  40e56c:	bl	401210 <puts@plt>
  40e570:	ldr	w1, [x19, #12]
  40e574:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e578:	add	x0, x0, #0x5f7
  40e57c:	bl	4014a0 <printf@plt>
  40e580:	ldr	w1, [x19, #12]
  40e584:	ldr	w3, [x22, #468]
  40e588:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e58c:	add	x0, x0, #0x936
  40e590:	mov	w2, w1
  40e594:	bl	4014a0 <printf@plt>
  40e598:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e59c:	add	x0, x0, #0x51d
  40e5a0:	bl	401210 <puts@plt>
  40e5a4:	ldr	w1, [x19, #12]
  40e5a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e5ac:	add	x0, x0, #0x5ca
  40e5b0:	bl	4014a0 <printf@plt>
  40e5b4:	ldr	w1, [x22, #468]
  40e5b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e5bc:	add	x0, x0, #0x9cc
  40e5c0:	bl	4014a0 <printf@plt>
  40e5c4:	ldr	x8, [x19, #16]
  40e5c8:	ldr	w1, [x19, #12]
  40e5cc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e5d0:	add	x0, x0, #0x9f5
  40e5d4:	ldr	w2, [x8, #12]
  40e5d8:	bl	4014a0 <printf@plt>
  40e5dc:	ldr	x8, [x19, #16]
  40e5e0:	ldr	w1, [x19, #12]
  40e5e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e5e8:	add	x0, x0, #0xa2d
  40e5ec:	ldr	w2, [x8, #12]
  40e5f0:	mov	w3, w1
  40e5f4:	bl	4014a0 <printf@plt>
  40e5f8:	ldr	x8, [x19, #16]
  40e5fc:	ldr	w1, [x19, #12]
  40e600:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e604:	add	x0, x0, #0xa54
  40e608:	ldr	w2, [x8, #12]
  40e60c:	mov	w3, w1
  40e610:	bl	4014a0 <printf@plt>
  40e614:	ldr	x8, [x19, #16]
  40e618:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e61c:	add	x0, x0, #0xa7c
  40e620:	ldr	w1, [x8, #12]
  40e624:	bl	4014a0 <printf@plt>
  40e628:	ldr	w1, [x19, #12]
  40e62c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e630:	add	x0, x0, #0xaa4
  40e634:	bl	4014a0 <printf@plt>
  40e638:	ldr	w1, [x19, #12]
  40e63c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e640:	add	x0, x0, #0xac9
  40e644:	mov	w2, w1
  40e648:	bl	4014a0 <printf@plt>
  40e64c:	cbz	w20, 40e660 <printf@plt+0xd1c0>
  40e650:	ldr	w1, [x19, #12]
  40e654:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e658:	add	x0, x0, #0xae7
  40e65c:	bl	4014a0 <printf@plt>
  40e660:	ldr	x8, [x19, #16]
  40e664:	ldr	w1, [x19, #12]
  40e668:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e66c:	add	x0, x0, #0xa2d
  40e670:	ldr	w2, [x8, #12]
  40e674:	mov	w3, w1
  40e678:	bl	4014a0 <printf@plt>
  40e67c:	ldr	w1, [x19, #12]
  40e680:	ldr	w2, [x22, #468]
  40e684:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e688:	add	x0, x0, #0xafd
  40e68c:	bl	4014a0 <printf@plt>
  40e690:	ldr	w1, [x19, #12]
  40e694:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e698:	add	x0, x0, #0x5f7
  40e69c:	bl	4014a0 <printf@plt>
  40e6a0:	mov	w0, w20
  40e6a4:	ldp	x20, x19, [sp, #32]
  40e6a8:	ldp	x22, x21, [sp, #16]
  40e6ac:	ldp	x29, x30, [sp], #48
  40e6b0:	ret
  40e6b4:	stp	x29, x30, [sp, #-48]!
  40e6b8:	str	x21, [sp, #16]
  40e6bc:	stp	x20, x19, [sp, #32]
  40e6c0:	mov	x29, sp
  40e6c4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6c8:	ldr	w8, [x8, #3472]
  40e6cc:	mov	x19, x0
  40e6d0:	cmp	w8, #0x1
  40e6d4:	b.eq	40e794 <printf@plt+0xd2f4>  // b.none
  40e6d8:	cbnz	w8, 40e7c8 <printf@plt+0xd328>
  40e6dc:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e6e0:	add	x20, x20, #0x725
  40e6e4:	mov	x0, x20
  40e6e8:	bl	4014a0 <printf@plt>
  40e6ec:	ldr	w1, [x19, #12]
  40e6f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e6f4:	add	x0, x0, #0x717
  40e6f8:	bl	4014a0 <printf@plt>
  40e6fc:	ldr	w1, [x19, #12]
  40e700:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e704:	add	x0, x0, #0x72c
  40e708:	bl	4014a0 <printf@plt>
  40e70c:	ldr	w1, [x19, #12]
  40e710:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e714:	add	x0, x0, #0xb0c
  40e718:	bl	4014a0 <printf@plt>
  40e71c:	ldr	w1, [x19, #12]
  40e720:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e724:	add	x0, x0, #0x79b
  40e728:	bl	4014a0 <printf@plt>
  40e72c:	adrp	x21, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e730:	add	x21, x21, #0x5ca
  40e734:	mov	x0, x21
  40e738:	bl	4014a0 <printf@plt>
  40e73c:	mov	x0, x20
  40e740:	bl	4014a0 <printf@plt>
  40e744:	ldr	x8, [x19, #16]
  40e748:	ldr	w1, [x19, #12]
  40e74c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e750:	add	x0, x0, #0xb17
  40e754:	ldr	w2, [x8, #12]
  40e758:	mov	w3, w1
  40e75c:	bl	4014a0 <printf@plt>
  40e760:	ldr	x0, [x19, #16]
  40e764:	ldr	x8, [x0]
  40e768:	ldr	x8, [x8, #48]
  40e76c:	blr	x8
  40e770:	mov	x0, x21
  40e774:	bl	4014a0 <printf@plt>
  40e778:	ldr	w1, [x19, #12]
  40e77c:	ldp	x20, x19, [sp, #32]
  40e780:	ldr	x21, [sp, #16]
  40e784:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e788:	add	x0, x0, #0x7c7
  40e78c:	ldp	x29, x30, [sp], #48
  40e790:	b	4014a0 <printf@plt>
  40e794:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e798:	add	x0, x0, #0xb3d
  40e79c:	bl	4014a0 <printf@plt>
  40e7a0:	ldr	x0, [x19, #16]
  40e7a4:	ldr	x8, [x0]
  40e7a8:	ldr	x8, [x8, #48]
  40e7ac:	blr	x8
  40e7b0:	ldp	x20, x19, [sp, #32]
  40e7b4:	ldr	x21, [sp, #16]
  40e7b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e7bc:	add	x0, x0, #0xb45
  40e7c0:	ldp	x29, x30, [sp], #48
  40e7c4:	b	4014a0 <printf@plt>
  40e7c8:	ldp	x20, x19, [sp, #32]
  40e7cc:	ldr	x21, [sp, #16]
  40e7d0:	ldp	x29, x30, [sp], #48
  40e7d4:	ret
  40e7d8:	stp	x29, x30, [sp, #-32]!
  40e7dc:	stp	x20, x19, [sp, #16]
  40e7e0:	mov	x29, sp
  40e7e4:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e7e8:	ldr	x3, [x20, #3416]
  40e7ec:	mov	x19, x0
  40e7f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e7f4:	add	x0, x0, #0xb4e
  40e7f8:	mov	w1, #0x7                   	// #7
  40e7fc:	mov	w2, #0x1                   	// #1
  40e800:	bl	401430 <fwrite@plt>
  40e804:	ldr	x0, [x19, #16]
  40e808:	ldr	x8, [x0]
  40e80c:	ldr	x8, [x8]
  40e810:	blr	x8
  40e814:	ldr	x3, [x20, #3416]
  40e818:	ldp	x20, x19, [sp, #16]
  40e81c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40e820:	add	x0, x0, #0x92c
  40e824:	mov	w1, #0x2                   	// #2
  40e828:	mov	w2, #0x1                   	// #1
  40e82c:	ldp	x29, x30, [sp], #32
  40e830:	b	401430 <fwrite@plt>
  40e834:	ldr	x0, [x0, #16]
  40e838:	add	w1, w1, #0x1
  40e83c:	ldr	x8, [x0]
  40e840:	ldr	x2, [x8, #112]
  40e844:	br	x2
  40e848:	stp	x29, x30, [sp, #-32]!
  40e84c:	str	x19, [sp, #16]
  40e850:	mov	x29, sp
  40e854:	mov	x19, x0
  40e858:	bl	40722c <printf@plt+0x5d8c>
  40e85c:	mov	x0, x19
  40e860:	ldr	x19, [sp, #16]
  40e864:	ldp	x29, x30, [sp], #32
  40e868:	b	412388 <_ZdlPv@@Base>
  40e86c:	stp	x29, x30, [sp, #-48]!
  40e870:	stp	x22, x21, [sp, #16]
  40e874:	stp	x20, x19, [sp, #32]
  40e878:	mov	x29, sp
  40e87c:	ldr	w8, [x0, #32]
  40e880:	mov	x19, x0
  40e884:	cmp	w8, #0x1
  40e888:	b.lt	40e8bc <printf@plt+0xd41c>  // b.tstop
  40e88c:	mov	w20, w1
  40e890:	mov	x21, xzr
  40e894:	ldr	x8, [x19, #24]
  40e898:	mov	w1, w20
  40e89c:	ldr	x0, [x8, x21, lsl #3]
  40e8a0:	ldr	x8, [x0]
  40e8a4:	ldr	x8, [x8, #24]
  40e8a8:	blr	x8
  40e8ac:	ldrsw	x8, [x19, #32]
  40e8b0:	add	x21, x21, #0x1
  40e8b4:	cmp	x21, x8
  40e8b8:	b.lt	40e894 <printf@plt+0xd3f4>  // b.tstop
  40e8bc:	ldr	w1, [x19, #12]
  40e8c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e8c4:	add	x0, x0, #0xb98
  40e8c8:	bl	4014a0 <printf@plt>
  40e8cc:	ldr	w8, [x19, #32]
  40e8d0:	cmp	w8, #0x1
  40e8d4:	b.lt	40e908 <printf@plt+0xd468>  // b.tstop
  40e8d8:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e8dc:	mov	x21, xzr
  40e8e0:	add	x20, x20, #0xa42
  40e8e4:	ldr	x8, [x19, #24]
  40e8e8:	mov	x0, x20
  40e8ec:	ldr	x8, [x8, x21, lsl #3]
  40e8f0:	ldr	w1, [x8, #12]
  40e8f4:	bl	4014a0 <printf@plt>
  40e8f8:	ldrsw	x8, [x19, #32]
  40e8fc:	add	x21, x21, #0x1
  40e900:	cmp	x21, x8
  40e904:	b.lt	40e8e4 <printf@plt+0xd444>  // b.tstop
  40e908:	mov	w0, #0xa                   	// #10
  40e90c:	bl	4012f0 <putchar@plt>
  40e910:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40e914:	ldr	w8, [x8, #512]
  40e918:	ldr	w9, [x19, #40]
  40e91c:	ldr	w1, [x19, #12]
  40e920:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e924:	add	x0, x0, #0xba3
  40e928:	add	w2, w9, w8
  40e92c:	bl	4014a0 <printf@plt>
  40e930:	ldr	w8, [x19, #32]
  40e934:	cmp	w8, #0x1
  40e938:	b.le	40e984 <printf@plt+0xd4e4>
  40e93c:	adrp	x20, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e940:	mov	x21, xzr
  40e944:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40e948:	add	x20, x20, #0xbb1
  40e94c:	ldr	x8, [x19, #24]
  40e950:	ldr	w10, [x22, #468]
  40e954:	mov	x0, x20
  40e958:	add	x8, x8, x21, lsl #3
  40e95c:	ldp	x9, x8, [x8]
  40e960:	add	w3, w10, w10, lsl #2
  40e964:	ldr	w1, [x9, #12]
  40e968:	ldr	w2, [x8, #12]
  40e96c:	bl	4014a0 <printf@plt>
  40e970:	ldrsw	x8, [x19, #32]
  40e974:	add	x9, x21, #0x2
  40e978:	add	x21, x21, #0x1
  40e97c:	cmp	x9, x8
  40e980:	b.lt	40e94c <printf@plt+0xd4ac>  // b.tstop
  40e984:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e988:	add	x0, x0, #0xdb2
  40e98c:	bl	401210 <puts@plt>
  40e990:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40e994:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40e998:	ldr	w8, [x19, #32]
  40e99c:	ldr	w9, [x9, #452]
  40e9a0:	ldr	w10, [x10, #516]
  40e9a4:	ldr	w1, [x19, #12]
  40e9a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e9ac:	sub	w3, w8, #0x1
  40e9b0:	sub	w4, w9, w10
  40e9b4:	add	x0, x0, #0xbcb
  40e9b8:	mov	w2, w1
  40e9bc:	bl	4014a0 <printf@plt>
  40e9c0:	ldr	x8, [x19, #24]
  40e9c4:	ldr	w1, [x19, #12]
  40e9c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40e9cc:	add	x0, x0, #0xae5
  40e9d0:	ldr	x8, [x8]
  40e9d4:	mov	w2, w1
  40e9d8:	ldr	w3, [x8, #12]
  40e9dc:	bl	4014a0 <printf@plt>
  40e9e0:	ldrsw	x8, [x19, #32]
  40e9e4:	ldr	x9, [x19, #24]
  40e9e8:	ldr	w1, [x19, #12]
  40e9ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40e9f0:	sub	x3, x8, #0x1
  40e9f4:	ldr	x8, [x9, x3, lsl #3]
  40e9f8:	add	x0, x0, #0xbe8
  40e9fc:	mov	w2, w1
  40ea00:	mov	w5, w1
  40ea04:	ldr	w4, [x8, #12]
  40ea08:	bl	4014a0 <printf@plt>
  40ea0c:	ldp	x20, x19, [sp, #32]
  40ea10:	ldp	x22, x21, [sp, #16]
  40ea14:	mov	w0, wzr
  40ea18:	ldp	x29, x30, [sp], #48
  40ea1c:	ret
  40ea20:	stp	x29, x30, [sp, #-80]!
  40ea24:	stp	x26, x25, [sp, #16]
  40ea28:	stp	x24, x23, [sp, #32]
  40ea2c:	stp	x22, x21, [sp, #48]
  40ea30:	stp	x20, x19, [sp, #64]
  40ea34:	mov	x29, sp
  40ea38:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ea3c:	ldr	w8, [x8, #3472]
  40ea40:	mov	x19, x0
  40ea44:	cmp	w8, #0x1
  40ea48:	b.eq	40ebe4 <printf@plt+0xd744>  // b.none
  40ea4c:	cbnz	w8, 40ec00 <printf@plt+0xd760>
  40ea50:	ldr	w1, [x19, #12]
  40ea54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ea58:	add	x0, x0, #0x72c
  40ea5c:	bl	4014a0 <printf@plt>
  40ea60:	ldr	w8, [x19, #32]
  40ea64:	cmp	w8, #0x1
  40ea68:	b.lt	40eb98 <printf@plt+0xd6f8>  // b.tstop
  40ea6c:	adrp	x20, 418000 <_ZdlPvm@@Base+0x5c6c>
  40ea70:	adrp	x21, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ea74:	adrp	x22, 417000 <_ZdlPvm@@Base+0x4c6c>
  40ea78:	adrp	x23, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ea7c:	adrp	x24, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ea80:	mov	x25, xzr
  40ea84:	add	x20, x20, #0xbaa
  40ea88:	add	x21, x21, #0xc2a
  40ea8c:	add	x22, x22, #0xdae
  40ea90:	add	x23, x23, #0xb3f
  40ea94:	add	x24, x24, #0xc11
  40ea98:	b	40eaa8 <printf@plt+0xd608>
  40ea9c:	add	x25, x25, #0x1
  40eaa0:	cmp	x25, w8, sxtw
  40eaa4:	b.ge	40eb98 <printf@plt+0xd6f8>  // b.tcont
  40eaa8:	ldr	w8, [x19, #36]
  40eaac:	cbz	w8, 40eaf8 <printf@plt+0xd658>
  40eab0:	cmp	w8, #0x1
  40eab4:	b.eq	40ead0 <printf@plt+0xd630>  // b.none
  40eab8:	cmp	w8, #0x2
  40eabc:	b.ne	40eaec <printf@plt+0xd64c>  // b.any
  40eac0:	ldr	x8, [x19, #24]
  40eac4:	ldr	w1, [x19, #12]
  40eac8:	mov	x0, x23
  40eacc:	b	40eadc <printf@plt+0xd63c>
  40ead0:	ldr	x8, [x19, #24]
  40ead4:	ldr	w1, [x19, #12]
  40ead8:	mov	x0, x22
  40eadc:	ldr	x8, [x8, x25, lsl #3]
  40eae0:	ldr	w2, [x8, #12]
  40eae4:	bl	4014a0 <printf@plt>
  40eae8:	b	40eaf8 <printf@plt+0xd658>
  40eaec:	mov	w0, #0x4a                  	// #74
  40eaf0:	mov	x1, x24
  40eaf4:	bl	41082c <printf@plt+0xf38c>
  40eaf8:	ldr	x8, [x19, #24]
  40eafc:	lsl	x26, x25, #3
  40eb00:	ldr	x0, [x8, x26]
  40eb04:	ldr	x8, [x0]
  40eb08:	ldr	x8, [x8, #48]
  40eb0c:	blr	x8
  40eb10:	ldr	x8, [x19, #24]
  40eb14:	mov	x0, x20
  40eb18:	ldr	x8, [x8, x26]
  40eb1c:	ldr	w1, [x8, #12]
  40eb20:	bl	4014a0 <printf@plt>
  40eb24:	ldr	w8, [x19, #36]
  40eb28:	cbz	w8, 40eb74 <printf@plt+0xd6d4>
  40eb2c:	cmp	w8, #0x1
  40eb30:	b.eq	40eb4c <printf@plt+0xd6ac>  // b.none
  40eb34:	cmp	w8, #0x2
  40eb38:	b.ne	40eb68 <printf@plt+0xd6c8>  // b.any
  40eb3c:	ldr	x8, [x19, #24]
  40eb40:	ldr	w2, [x19, #12]
  40eb44:	mov	x0, x23
  40eb48:	b	40eb58 <printf@plt+0xd6b8>
  40eb4c:	ldr	x8, [x19, #24]
  40eb50:	ldr	w2, [x19, #12]
  40eb54:	mov	x0, x22
  40eb58:	ldr	x8, [x8, x25, lsl #3]
  40eb5c:	ldr	w1, [x8, #12]
  40eb60:	bl	4014a0 <printf@plt>
  40eb64:	b	40eb74 <printf@plt+0xd6d4>
  40eb68:	mov	w0, #0x5a                  	// #90
  40eb6c:	mov	x1, x24
  40eb70:	bl	41082c <printf@plt+0xf38c>
  40eb74:	ldr	w8, [x19, #32]
  40eb78:	sub	w9, w8, #0x1
  40eb7c:	cmp	x25, x9
  40eb80:	b.eq	40ea9c <printf@plt+0xd5fc>  // b.none
  40eb84:	ldr	w1, [x19, #12]
  40eb88:	mov	x0, x21
  40eb8c:	bl	4014a0 <printf@plt>
  40eb90:	ldr	w8, [x19, #32]
  40eb94:	b	40ea9c <printf@plt+0xd5fc>
  40eb98:	ldr	w1, [x19, #12]
  40eb9c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40eba0:	add	x0, x0, #0xd36
  40eba4:	bl	4014a0 <printf@plt>
  40eba8:	ldr	w8, [x19, #32]
  40ebac:	ldr	w2, [x19, #12]
  40ebb0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ebb4:	add	x0, x0, #0xc39
  40ebb8:	sub	w1, w8, #0x1
  40ebbc:	bl	4014a0 <printf@plt>
  40ebc0:	ldr	w1, [x19, #12]
  40ebc4:	ldp	x20, x19, [sp, #64]
  40ebc8:	ldp	x22, x21, [sp, #48]
  40ebcc:	ldp	x24, x23, [sp, #32]
  40ebd0:	ldp	x26, x25, [sp, #16]
  40ebd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ebd8:	add	x0, x0, #0x7c7
  40ebdc:	ldp	x29, x30, [sp], #80
  40ebe0:	b	4014a0 <printf@plt>
  40ebe4:	ldrsw	x8, [x19, #36]
  40ebe8:	cmp	w8, #0x3
  40ebec:	b.cs	40ec18 <printf@plt+0xd778>  // b.hs, b.nlast
  40ebf0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ebf4:	add	x9, x9, #0xf30
  40ebf8:	ldr	x1, [x9, x8, lsl #3]
  40ebfc:	b	40ec28 <printf@plt+0xd788>
  40ec00:	ldp	x20, x19, [sp, #64]
  40ec04:	ldp	x22, x21, [sp, #48]
  40ec08:	ldp	x24, x23, [sp, #32]
  40ec0c:	ldp	x26, x25, [sp, #16]
  40ec10:	ldp	x29, x30, [sp], #80
  40ec14:	ret
  40ec18:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ec1c:	add	x1, x1, #0xc11
  40ec20:	mov	w0, #0x70                  	// #112
  40ec24:	bl	41082c <printf@plt+0xf38c>
  40ec28:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ec2c:	add	x0, x0, #0xc4f
  40ec30:	bl	4014a0 <printf@plt>
  40ec34:	ldr	w8, [x19, #32]
  40ec38:	cmp	w8, #0x1
  40ec3c:	b.lt	40ec88 <printf@plt+0xd7e8>  // b.tstop
  40ec40:	adrp	x20, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ec44:	adrp	x21, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ec48:	mov	x22, xzr
  40ec4c:	add	x20, x20, #0xc69
  40ec50:	add	x21, x21, #0xc74
  40ec54:	mov	x0, x20
  40ec58:	bl	4014a0 <printf@plt>
  40ec5c:	ldr	x8, [x19, #24]
  40ec60:	ldr	x0, [x8, x22, lsl #3]
  40ec64:	ldr	x8, [x0]
  40ec68:	ldr	x8, [x8, #48]
  40ec6c:	blr	x8
  40ec70:	mov	x0, x21
  40ec74:	bl	4014a0 <printf@plt>
  40ec78:	ldrsw	x8, [x19, #32]
  40ec7c:	add	x22, x22, #0x1
  40ec80:	cmp	x22, x8
  40ec84:	b.lt	40ec54 <printf@plt+0xd7b4>  // b.tstop
  40ec88:	ldp	x20, x19, [sp, #64]
  40ec8c:	ldp	x22, x21, [sp, #48]
  40ec90:	ldp	x24, x23, [sp, #32]
  40ec94:	ldp	x26, x25, [sp, #16]
  40ec98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ec9c:	add	x0, x0, #0xc81
  40eca0:	ldp	x29, x30, [sp], #80
  40eca4:	b	4014a0 <printf@plt>
  40eca8:	stp	x29, x30, [sp, #-32]!
  40ecac:	stp	x20, x19, [sp, #16]
  40ecb0:	mov	x29, sp
  40ecb4:	mov	x20, x1
  40ecb8:	mov	x19, x0
  40ecbc:	bl	406bcc <printf@plt+0x572c>
  40ecc0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ecc4:	add	x8, x8, #0xde0
  40ecc8:	mov	x0, x19
  40eccc:	str	x8, [x0], #16
  40ecd0:	mov	x1, x20
  40ecd4:	bl	407040 <printf@plt+0x5ba0>
  40ecd8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ecdc:	ldr	d0, [x8, #2952]
  40ece0:	stur	d0, [x19, #36]
  40ece4:	ldp	x20, x19, [sp, #16]
  40ece8:	ldp	x29, x30, [sp], #32
  40ecec:	ret
  40ecf0:	mov	x20, x0
  40ecf4:	mov	x0, x19
  40ecf8:	bl	407740 <printf@plt+0x62a0>
  40ecfc:	mov	x0, x20
  40ed00:	bl	401440 <_Unwind_Resume@plt>
  40ed04:	add	x0, x0, #0x10
  40ed08:	b	40719c <printf@plt+0x5cfc>
  40ed0c:	stp	x29, x30, [sp, #-48]!
  40ed10:	str	x21, [sp, #16]
  40ed14:	stp	x20, x19, [sp, #32]
  40ed18:	mov	x29, sp
  40ed1c:	ldrsw	x8, [x0, #36]
  40ed20:	mov	x20, x0
  40ed24:	add	x19, x0, #0x10
  40ed28:	cmp	w8, #0x3
  40ed2c:	b.cs	40ed40 <printf@plt+0xd8a0>  // b.hs, b.nlast
  40ed30:	adrp	x9, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ed34:	add	x9, x9, #0xf48
  40ed38:	ldr	w2, [x9, x8, lsl #2]
  40ed3c:	b	40ed54 <printf@plt+0xd8b4>
  40ed40:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ed44:	add	x1, x1, #0xc11
  40ed48:	mov	w0, #0x155                 	// #341
  40ed4c:	bl	41082c <printf@plt+0xf38c>
  40ed50:	mov	w2, wzr
  40ed54:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ed58:	ldr	x0, [x21, #3416]
  40ed5c:	ldr	w4, [x20, #40]
  40ed60:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ed64:	adrp	x3, 414000 <_ZdlPvm@@Base+0x1c6c>
  40ed68:	add	x1, x1, #0xd9f
  40ed6c:	add	x3, x3, #0xf71
  40ed70:	bl	401230 <fprintf@plt>
  40ed74:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ed78:	add	x1, x1, #0xdaa
  40ed7c:	mov	x0, x19
  40ed80:	bl	407658 <printf@plt+0x61b8>
  40ed84:	ldr	x3, [x21, #3416]
  40ed88:	ldp	x20, x19, [sp, #32]
  40ed8c:	ldr	x21, [sp, #16]
  40ed90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40ed94:	add	x0, x0, #0x92c
  40ed98:	mov	w1, #0x2                   	// #2
  40ed9c:	mov	w2, #0x1                   	// #1
  40eda0:	ldp	x29, x30, [sp], #48
  40eda4:	b	401430 <fwrite@plt>
  40eda8:	stp	x29, x30, [sp, #-48]!
  40edac:	str	x21, [sp, #16]
  40edb0:	stp	x20, x19, [sp, #32]
  40edb4:	mov	x29, sp
  40edb8:	ldrsw	x8, [x0, #20]
  40edbc:	mov	x19, x0
  40edc0:	mov	x20, x1
  40edc4:	cmp	w8, #0x3
  40edc8:	b.cs	40eddc <printf@plt+0xd93c>  // b.hs, b.nlast
  40edcc:	adrp	x9, 419000 <_ZdlPvm@@Base+0x6c6c>
  40edd0:	add	x9, x9, #0xf48
  40edd4:	ldr	w2, [x9, x8, lsl #2]
  40edd8:	b	40edf0 <printf@plt+0xd950>
  40eddc:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ede0:	add	x1, x1, #0xc11
  40ede4:	mov	w0, #0x155                 	// #341
  40ede8:	bl	41082c <printf@plt+0xf38c>
  40edec:	mov	w2, wzr
  40edf0:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40edf4:	ldr	x0, [x21, #3416]
  40edf8:	ldr	w4, [x19, #24]
  40edfc:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ee00:	add	x1, x1, #0xd9f
  40ee04:	mov	x3, x20
  40ee08:	bl	401230 <fprintf@plt>
  40ee0c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40ee10:	add	x1, x1, #0xdaa
  40ee14:	mov	x0, x19
  40ee18:	bl	407658 <printf@plt+0x61b8>
  40ee1c:	ldr	x3, [x21, #3416]
  40ee20:	ldp	x20, x19, [sp, #32]
  40ee24:	ldr	x21, [sp, #16]
  40ee28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40ee2c:	add	x0, x0, #0x92c
  40ee30:	mov	w1, #0x2                   	// #2
  40ee34:	mov	w2, #0x1                   	// #1
  40ee38:	ldp	x29, x30, [sp], #48
  40ee3c:	b	401430 <fwrite@plt>
  40ee40:	stp	x29, x30, [sp, #-80]!
  40ee44:	str	x25, [sp, #16]
  40ee48:	stp	x24, x23, [sp, #32]
  40ee4c:	stp	x22, x21, [sp, #48]
  40ee50:	stp	x20, x19, [sp, #64]
  40ee54:	mov	x29, sp
  40ee58:	ldr	w8, [x0, #16]
  40ee5c:	mov	x19, x0
  40ee60:	cmp	w8, #0x0
  40ee64:	b.le	40ef80 <printf@plt+0xdae0>
  40ee68:	ldr	x9, [x19, #24]
  40ee6c:	mov	w20, w1
  40ee70:	mov	x21, xzr
  40ee74:	mov	w24, wzr
  40ee78:	mov	w23, wzr
  40ee7c:	b	40eea0 <printf@plt+0xda00>
  40ee80:	ldr	w10, [x10, #24]
  40ee84:	cmp	w11, w23
  40ee88:	add	x21, x21, #0x1
  40ee8c:	csel	w23, w11, w23, gt
  40ee90:	cmp	w10, w24
  40ee94:	csel	w24, w10, w24, gt
  40ee98:	cmp	x21, w8, sxtw
  40ee9c:	b.ge	40eeec <printf@plt+0xda4c>  // b.tcont
  40eea0:	ldr	x10, [x9, x21, lsl #3]
  40eea4:	ldr	w11, [x10, #16]
  40eea8:	cmp	w11, #0x1
  40eeac:	b.lt	40ee80 <printf@plt+0xd9e0>  // b.tstop
  40eeb0:	mov	x22, xzr
  40eeb4:	ldr	x8, [x10, #8]
  40eeb8:	mov	w1, w20
  40eebc:	ldr	x0, [x8, x22, lsl #3]
  40eec0:	ldr	x8, [x0]
  40eec4:	ldr	x8, [x8, #24]
  40eec8:	blr	x8
  40eecc:	ldr	x9, [x19, #24]
  40eed0:	add	x22, x22, #0x1
  40eed4:	ldr	x10, [x9, x21, lsl #3]
  40eed8:	ldrsw	x11, [x10, #16]
  40eedc:	cmp	x22, x11
  40eee0:	b.lt	40eeb4 <printf@plt+0xda14>  // b.tstop
  40eee4:	ldr	w8, [x19, #16]
  40eee8:	b	40ee80 <printf@plt+0xd9e0>
  40eeec:	ldr	w1, [x19, #12]
  40eef0:	cmp	w8, #0x1
  40eef4:	b.lt	40ef8c <printf@plt+0xdaec>  // b.tstop
  40eef8:	adrp	x21, 419000 <_ZdlPvm@@Base+0x6c6c>
  40eefc:	adrp	x22, 416000 <_ZdlPvm@@Base+0x3c6c>
  40ef00:	mov	x20, xzr
  40ef04:	add	x21, x21, #0xc8b
  40ef08:	add	x22, x22, #0xa42
  40ef0c:	b	40ef2c <printf@plt+0xda8c>
  40ef10:	mov	w0, #0xa                   	// #10
  40ef14:	bl	4012f0 <putchar@plt>
  40ef18:	ldp	w1, w8, [x19, #12]
  40ef1c:	add	x20, x20, #0x1
  40ef20:	sxtw	x8, w8
  40ef24:	cmp	x20, x8
  40ef28:	b.ge	40ef8c <printf@plt+0xdaec>  // b.tcont
  40ef2c:	mov	x0, x21
  40ef30:	mov	w2, w20
  40ef34:	bl	4014a0 <printf@plt>
  40ef38:	ldr	x8, [x19, #24]
  40ef3c:	ldr	x8, [x8, x20, lsl #3]
  40ef40:	ldr	w9, [x8, #16]
  40ef44:	cmp	w9, #0x1
  40ef48:	b.lt	40ef10 <printf@plt+0xda70>  // b.tstop
  40ef4c:	mov	x25, xzr
  40ef50:	ldr	x8, [x8, #8]
  40ef54:	mov	x0, x22
  40ef58:	ldr	x8, [x8, x25, lsl #3]
  40ef5c:	ldr	w1, [x8, #12]
  40ef60:	bl	4014a0 <printf@plt>
  40ef64:	ldr	x8, [x19, #24]
  40ef68:	add	x25, x25, #0x1
  40ef6c:	ldr	x8, [x8, x20, lsl #3]
  40ef70:	ldrsw	x9, [x8, #16]
  40ef74:	cmp	x25, x9
  40ef78:	b.lt	40ef50 <printf@plt+0xdab0>  // b.tstop
  40ef7c:	b	40ef10 <printf@plt+0xda70>
  40ef80:	ldr	w1, [x19, #12]
  40ef84:	mov	w24, wzr
  40ef88:	mov	w23, wzr
  40ef8c:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40ef90:	ldr	w9, [x9, #520]
  40ef94:	adrp	x10, 42f000 <_Znam@GLIBCXX_3.4>
  40ef98:	ldr	w10, [x10, #524]
  40ef9c:	sub	w8, w8, #0x1
  40efa0:	mul	w8, w9, w8
  40efa4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40efa8:	add	w2, w8, w10, lsl #1
  40efac:	add	x0, x0, #0x8c8
  40efb0:	bl	4014a0 <printf@plt>
  40efb4:	ldr	w8, [x19, #16]
  40efb8:	cmp	w8, #0x1
  40efbc:	b.lt	40efec <printf@plt+0xdb4c>  // b.tstop
  40efc0:	adrp	x21, 419000 <_ZdlPvm@@Base+0x6c6c>
  40efc4:	mov	w20, wzr
  40efc8:	add	x21, x21, #0xc9a
  40efcc:	ldr	w1, [x19, #12]
  40efd0:	mov	x0, x21
  40efd4:	mov	w2, w20
  40efd8:	bl	4014a0 <printf@plt>
  40efdc:	ldr	w8, [x19, #16]
  40efe0:	add	w20, w20, #0x1
  40efe4:	cmp	w20, w8
  40efe8:	b.lt	40efcc <printf@plt+0xdb2c>  // b.tstop
  40efec:	mov	w0, #0xa                   	// #10
  40eff0:	bl	4012f0 <putchar@plt>
  40eff4:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40eff8:	ldr	w8, [x8, #512]
  40effc:	ldr	w1, [x19, #12]
  40f000:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f004:	add	x0, x0, #0xba3
  40f008:	add	w2, w8, w24
  40f00c:	bl	4014a0 <printf@plt>
  40f010:	ldr	w9, [x19, #16]
  40f014:	cmp	w9, #0x1
  40f018:	b.lt	40f09c <printf@plt+0xdbfc>  // b.tstop
  40f01c:	ldr	x8, [x19, #24]
  40f020:	adrp	x20, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f024:	mov	x21, xzr
  40f028:	adrp	x22, 42f000 <_Znam@GLIBCXX_3.4>
  40f02c:	add	x20, x20, #0xbb1
  40f030:	b	40f040 <printf@plt+0xdba0>
  40f034:	add	x21, x21, #0x1
  40f038:	cmp	x21, w9, sxtw
  40f03c:	b.ge	40f09c <printf@plt+0xdbfc>  // b.tcont
  40f040:	ldr	x10, [x8, x21, lsl #3]
  40f044:	ldr	w11, [x10, #16]
  40f048:	cmp	w11, #0x2
  40f04c:	b.lt	40f034 <printf@plt+0xdb94>  // b.tstop
  40f050:	mov	x24, xzr
  40f054:	ldr	x8, [x10, #8]
  40f058:	ldr	w10, [x22, #468]
  40f05c:	mov	x0, x20
  40f060:	add	x8, x8, x24, lsl #3
  40f064:	ldp	x9, x8, [x8]
  40f068:	add	w3, w10, w10, lsl #2
  40f06c:	ldr	w1, [x9, #12]
  40f070:	ldr	w2, [x8, #12]
  40f074:	bl	4014a0 <printf@plt>
  40f078:	ldr	x8, [x19, #24]
  40f07c:	add	x11, x24, #0x2
  40f080:	add	x24, x24, #0x1
  40f084:	ldr	x10, [x8, x21, lsl #3]
  40f088:	ldrsw	x9, [x10, #16]
  40f08c:	cmp	x11, x9
  40f090:	b.lt	40f054 <printf@plt+0xdbb4>  // b.tstop
  40f094:	ldr	w9, [x19, #16]
  40f098:	b	40f034 <printf@plt+0xdb94>
  40f09c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f0a0:	add	x0, x0, #0xdb2
  40f0a4:	bl	401210 <puts@plt>
  40f0a8:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40f0ac:	adrp	x9, 42f000 <_Znam@GLIBCXX_3.4>
  40f0b0:	ldr	w8, [x8, #452]
  40f0b4:	ldr	w9, [x9, #516]
  40f0b8:	ldr	w1, [x19, #12]
  40f0bc:	sub	w20, w23, #0x1
  40f0c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f0c4:	sub	w4, w8, w9
  40f0c8:	add	x0, x0, #0xbcb
  40f0cc:	mov	w2, w1
  40f0d0:	mov	w3, w20
  40f0d4:	bl	4014a0 <printf@plt>
  40f0d8:	ldr	w1, [x19, #12]
  40f0dc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f0e0:	add	x0, x0, #0xca8
  40f0e4:	mov	w2, w1
  40f0e8:	bl	4014a0 <printf@plt>
  40f0ec:	ldr	w8, [x19, #16]
  40f0f0:	cmp	w8, #0x1
  40f0f4:	b.lt	40f130 <printf@plt+0xdc90>  // b.tstop
  40f0f8:	adrp	x21, 416000 <_ZdlPvm@@Base+0x3c6c>
  40f0fc:	mov	x22, xzr
  40f100:	add	x21, x21, #0x8ea
  40f104:	ldr	x8, [x19, #24]
  40f108:	mov	x0, x21
  40f10c:	ldr	x8, [x8, x22, lsl #3]
  40f110:	ldr	x8, [x8, #8]
  40f114:	ldr	x8, [x8]
  40f118:	ldr	w1, [x8, #12]
  40f11c:	bl	4014a0 <printf@plt>
  40f120:	ldrsw	x8, [x19, #16]
  40f124:	add	x22, x22, #0x1
  40f128:	cmp	x22, x8
  40f12c:	b.lt	40f104 <printf@plt+0xdc64>  // b.tstop
  40f130:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f134:	add	x0, x0, #0xdc9
  40f138:	bl	401210 <puts@plt>
  40f13c:	ldr	w1, [x19, #12]
  40f140:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f144:	add	x0, x0, #0xcbe
  40f148:	mov	w3, w20
  40f14c:	mov	w2, w1
  40f150:	mov	w4, w1
  40f154:	bl	4014a0 <printf@plt>
  40f158:	ldr	w8, [x19, #16]
  40f15c:	cmp	w8, #0x1
  40f160:	b.lt	40f1b4 <printf@plt+0xdd14>  // b.tstop
  40f164:	sxtw	x22, w20
  40f168:	adrp	x20, 416000 <_ZdlPvm@@Base+0x3c6c>
  40f16c:	mov	x21, xzr
  40f170:	add	x20, x20, #0x900
  40f174:	b	40f184 <printf@plt+0xdce4>
  40f178:	add	x21, x21, #0x1
  40f17c:	cmp	x21, w8, sxtw
  40f180:	b.ge	40f1b4 <printf@plt+0xdd14>  // b.tcont
  40f184:	ldr	x9, [x19, #24]
  40f188:	ldr	x9, [x9, x21, lsl #3]
  40f18c:	ldr	w10, [x9, #16]
  40f190:	cmp	w10, w23
  40f194:	b.ne	40f178 <printf@plt+0xdcd8>  // b.any
  40f198:	ldr	x8, [x9, #8]
  40f19c:	mov	x0, x20
  40f1a0:	ldr	x8, [x8, x22, lsl #3]
  40f1a4:	ldr	w1, [x8, #12]
  40f1a8:	bl	4014a0 <printf@plt>
  40f1ac:	ldr	w8, [x19, #16]
  40f1b0:	b	40f178 <printf@plt+0xdcd8>
  40f1b4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f1b8:	add	x0, x0, #0xdc9
  40f1bc:	bl	401210 <puts@plt>
  40f1c0:	ldp	x20, x19, [sp, #64]
  40f1c4:	ldp	x22, x21, [sp, #48]
  40f1c8:	ldp	x24, x23, [sp, #32]
  40f1cc:	ldr	x25, [sp, #16]
  40f1d0:	mov	w0, wzr
  40f1d4:	ldp	x29, x30, [sp], #80
  40f1d8:	ret
  40f1dc:	stp	x29, x30, [sp, #-96]!
  40f1e0:	stp	x28, x27, [sp, #16]
  40f1e4:	stp	x26, x25, [sp, #32]
  40f1e8:	stp	x24, x23, [sp, #48]
  40f1ec:	stp	x22, x21, [sp, #64]
  40f1f0:	stp	x20, x19, [sp, #80]
  40f1f4:	mov	x29, sp
  40f1f8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f1fc:	ldr	w8, [x8, #3472]
  40f200:	mov	x19, x0
  40f204:	cmp	w8, #0x1
  40f208:	b.eq	40f440 <printf@plt+0xdfa0>  // b.none
  40f20c:	cbnz	w8, 40f52c <printf@plt+0xe08c>
  40f210:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40f214:	ldr	w1, [x8, #524]
  40f218:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40f21c:	add	x0, x0, #0xe57
  40f220:	bl	4014a0 <printf@plt>
  40f224:	ldr	w8, [x19, #16]
  40f228:	cmp	w8, #0x1
  40f22c:	b.lt	40f548 <printf@plt+0xe0a8>  // b.tstop
  40f230:	adrp	x22, 418000 <_ZdlPvm@@Base+0x5c6c>
  40f234:	adrp	x23, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f238:	adrp	x26, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f23c:	adrp	x27, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f240:	adrp	x28, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f244:	mov	x20, xzr
  40f248:	add	x22, x22, #0xbaa
  40f24c:	add	x23, x23, #0xc2a
  40f250:	add	x26, x26, #0xc11
  40f254:	add	x27, x27, #0xcff
  40f258:	add	x28, x28, #0xce0
  40f25c:	b	40f26c <printf@plt+0xddcc>
  40f260:	add	x20, x20, #0x1
  40f264:	cmp	x20, w8, sxtw
  40f268:	b.ge	40f548 <printf@plt+0xe0a8>  // b.tcont
  40f26c:	ldr	w1, [x19, #12]
  40f270:	adrp	x0, 416000 <_ZdlPvm@@Base+0x3c6c>
  40f274:	add	x0, x0, #0x72c
  40f278:	bl	4014a0 <printf@plt>
  40f27c:	ldr	x8, [x19, #24]
  40f280:	ldr	x8, [x8, x20, lsl #3]
  40f284:	ldr	w9, [x8, #16]
  40f288:	cmp	w9, #0x1
  40f28c:	b.lt	40f3d0 <printf@plt+0xdf30>  // b.tstop
  40f290:	mov	x21, xzr
  40f294:	b	40f2a8 <printf@plt+0xde08>
  40f298:	ldrsw	x9, [x8, #16]
  40f29c:	add	x21, x21, #0x1
  40f2a0:	cmp	x21, x9
  40f2a4:	b.ge	40f3d0 <printf@plt+0xdf30>  // b.tcont
  40f2a8:	ldr	w9, [x8, #20]
  40f2ac:	cbz	w9, 40f2fc <printf@plt+0xde5c>
  40f2b0:	cmp	w9, #0x1
  40f2b4:	b.eq	40f2d0 <printf@plt+0xde30>  // b.none
  40f2b8:	cmp	w9, #0x2
  40f2bc:	b.ne	40f2f0 <printf@plt+0xde50>  // b.any
  40f2c0:	ldr	x8, [x8, #8]
  40f2c4:	ldr	w1, [x19, #12]
  40f2c8:	mov	x0, x28
  40f2cc:	b	40f2dc <printf@plt+0xde3c>
  40f2d0:	ldr	x8, [x8, #8]
  40f2d4:	ldr	w1, [x19, #12]
  40f2d8:	mov	x0, x27
  40f2dc:	ldr	x8, [x8, x21, lsl #3]
  40f2e0:	ldr	w3, [x8, #12]
  40f2e4:	mov	w2, w20
  40f2e8:	bl	4014a0 <printf@plt>
  40f2ec:	b	40f2fc <printf@plt+0xde5c>
  40f2f0:	mov	w0, #0xd0                  	// #208
  40f2f4:	mov	x1, x26
  40f2f8:	bl	41082c <printf@plt+0xf38c>
  40f2fc:	ldr	x8, [x19, #24]
  40f300:	lsl	x24, x20, #3
  40f304:	lsl	x25, x21, #3
  40f308:	ldr	x8, [x8, x24]
  40f30c:	ldr	x8, [x8, #8]
  40f310:	ldr	x0, [x8, x25]
  40f314:	ldr	x8, [x0]
  40f318:	ldr	x8, [x8, #48]
  40f31c:	blr	x8
  40f320:	ldr	x8, [x19, #24]
  40f324:	mov	x0, x22
  40f328:	ldr	x8, [x8, x24]
  40f32c:	ldr	x8, [x8, #8]
  40f330:	ldr	x8, [x8, x25]
  40f334:	ldr	w1, [x8, #12]
  40f338:	bl	4014a0 <printf@plt>
  40f33c:	ldr	x8, [x19, #24]
  40f340:	ldr	x8, [x8, x24]
  40f344:	ldr	w9, [x8, #20]
  40f348:	cbz	w9, 40f3a0 <printf@plt+0xdf00>
  40f34c:	cmp	w9, #0x1
  40f350:	b.eq	40f370 <printf@plt+0xded0>  // b.none
  40f354:	cmp	w9, #0x2
  40f358:	b.ne	40f394 <printf@plt+0xdef4>  // b.any
  40f35c:	ldr	x8, [x8, #8]
  40f360:	ldr	w2, [x19, #12]
  40f364:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f368:	add	x0, x0, #0xd1b
  40f36c:	b	40f380 <printf@plt+0xdee0>
  40f370:	ldr	x8, [x8, #8]
  40f374:	ldr	w2, [x19, #12]
  40f378:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f37c:	add	x0, x0, #0xd3a
  40f380:	ldr	x8, [x8, x21, lsl #3]
  40f384:	ldr	w1, [x8, #12]
  40f388:	mov	w3, w20
  40f38c:	bl	4014a0 <printf@plt>
  40f390:	b	40f3a0 <printf@plt+0xdf00>
  40f394:	mov	w0, #0xe0                  	// #224
  40f398:	mov	x1, x26
  40f39c:	bl	41082c <printf@plt+0xf38c>
  40f3a0:	ldr	x8, [x19, #24]
  40f3a4:	ldr	x8, [x8, x20, lsl #3]
  40f3a8:	ldr	w9, [x8, #16]
  40f3ac:	sub	w9, w9, #0x1
  40f3b0:	cmp	x21, x9
  40f3b4:	b.eq	40f298 <printf@plt+0xddf8>  // b.none
  40f3b8:	ldr	w1, [x19, #12]
  40f3bc:	mov	x0, x23
  40f3c0:	bl	4014a0 <printf@plt>
  40f3c4:	ldr	x8, [x19, #24]
  40f3c8:	ldr	x8, [x8, x20, lsl #3]
  40f3cc:	b	40f298 <printf@plt+0xddf8>
  40f3d0:	ldr	w1, [x19, #12]
  40f3d4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x5c6c>
  40f3d8:	add	x0, x0, #0xd36
  40f3dc:	bl	4014a0 <printf@plt>
  40f3e0:	ldr	x8, [x19, #24]
  40f3e4:	ldr	w2, [x19, #12]
  40f3e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f3ec:	add	x0, x0, #0xc39
  40f3f0:	ldr	x8, [x8, x20, lsl #3]
  40f3f4:	ldr	w8, [x8, #16]
  40f3f8:	sub	w1, w8, #0x1
  40f3fc:	bl	4014a0 <printf@plt>
  40f400:	ldr	w1, [x19, #12]
  40f404:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f408:	add	x0, x0, #0xd56
  40f40c:	mov	w2, w20
  40f410:	bl	4014a0 <printf@plt>
  40f414:	ldr	w8, [x19, #16]
  40f418:	sub	w9, w8, #0x1
  40f41c:	cmp	x20, x9
  40f420:	b.eq	40f260 <printf@plt+0xddc0>  // b.none
  40f424:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40f428:	ldr	w1, [x8, #520]
  40f42c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40f430:	add	x0, x0, #0xe57
  40f434:	bl	4014a0 <printf@plt>
  40f438:	ldr	w8, [x19, #16]
  40f43c:	b	40f260 <printf@plt+0xddc0>
  40f440:	ldr	x8, [x19, #24]
  40f444:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f448:	add	x0, x0, #0xd68
  40f44c:	ldr	x8, [x8]
  40f450:	ldr	w26, [x8, #16]
  40f454:	bl	4014a0 <printf@plt>
  40f458:	cmp	w26, #0x1
  40f45c:	b.lt	40f574 <printf@plt+0xe0d4>  // b.tstop
  40f460:	adrp	x28, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f464:	adrp	x21, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f468:	adrp	x22, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f46c:	adrp	x23, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f470:	adrp	x24, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f474:	mov	x27, xzr
  40f478:	add	x28, x28, #0xf30
  40f47c:	add	x21, x21, #0xd77
  40f480:	add	x22, x22, #0xd8e
  40f484:	add	x23, x23, #0xc11
  40f488:	add	x24, x24, #0xc7a
  40f48c:	b	40f4a4 <printf@plt+0xe004>
  40f490:	mov	x0, x24
  40f494:	bl	4014a0 <printf@plt>
  40f498:	add	x27, x27, #0x1
  40f49c:	cmp	x27, x26
  40f4a0:	b.eq	40f574 <printf@plt+0xe0d4>  // b.none
  40f4a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f4a8:	add	x0, x0, #0xd71
  40f4ac:	bl	4014a0 <printf@plt>
  40f4b0:	ldr	w8, [x19, #16]
  40f4b4:	cmp	w8, #0x1
  40f4b8:	b.lt	40f490 <printf@plt+0xdff0>  // b.tstop
  40f4bc:	mov	x20, xzr
  40f4c0:	b	40f508 <printf@plt+0xe068>
  40f4c4:	ldr	x25, [x28, x8, lsl #3]
  40f4c8:	mov	x0, x21
  40f4cc:	mov	x1, x25
  40f4d0:	bl	4014a0 <printf@plt>
  40f4d4:	ldr	x8, [x19, #24]
  40f4d8:	ldr	x8, [x8, x20, lsl #3]
  40f4dc:	ldr	x8, [x8, #8]
  40f4e0:	ldr	x0, [x8, x27, lsl #3]
  40f4e4:	ldr	x8, [x0]
  40f4e8:	ldr	x8, [x8, #48]
  40f4ec:	blr	x8
  40f4f0:	mov	x0, x22
  40f4f4:	bl	4014a0 <printf@plt>
  40f4f8:	ldrsw	x8, [x19, #16]
  40f4fc:	add	x20, x20, #0x1
  40f500:	cmp	x20, x8
  40f504:	b.ge	40f490 <printf@plt+0xdff0>  // b.tcont
  40f508:	ldr	x8, [x19, #24]
  40f50c:	ldr	x8, [x8, x20, lsl #3]
  40f510:	ldrsw	x8, [x8, #20]
  40f514:	cmp	w8, #0x3
  40f518:	b.cc	40f4c4 <printf@plt+0xe024>  // b.lo, b.ul, b.last
  40f51c:	mov	w0, #0xff                  	// #255
  40f520:	mov	x1, x23
  40f524:	bl	41082c <printf@plt+0xf38c>
  40f528:	b	40f4c8 <printf@plt+0xe028>
  40f52c:	ldp	x20, x19, [sp, #80]
  40f530:	ldp	x22, x21, [sp, #64]
  40f534:	ldp	x24, x23, [sp, #48]
  40f538:	ldp	x26, x25, [sp, #32]
  40f53c:	ldp	x28, x27, [sp, #16]
  40f540:	ldp	x29, x30, [sp], #96
  40f544:	ret
  40f548:	adrp	x8, 42f000 <_Znam@GLIBCXX_3.4>
  40f54c:	ldr	w1, [x8, #524]
  40f550:	ldp	x20, x19, [sp, #80]
  40f554:	ldp	x22, x21, [sp, #64]
  40f558:	ldp	x24, x23, [sp, #48]
  40f55c:	ldp	x26, x25, [sp, #32]
  40f560:	ldp	x28, x27, [sp, #16]
  40f564:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40f568:	add	x0, x0, #0xe57
  40f56c:	ldp	x29, x30, [sp], #96
  40f570:	b	4014a0 <printf@plt>
  40f574:	ldp	x20, x19, [sp, #80]
  40f578:	ldp	x22, x21, [sp, #64]
  40f57c:	ldp	x24, x23, [sp, #48]
  40f580:	ldp	x26, x25, [sp, #32]
  40f584:	ldp	x28, x27, [sp, #16]
  40f588:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f58c:	add	x0, x0, #0xc81
  40f590:	ldp	x29, x30, [sp], #96
  40f594:	b	4014a0 <printf@plt>
  40f598:	stp	x29, x30, [sp, #-32]!
  40f59c:	stp	x20, x19, [sp, #16]
  40f5a0:	mov	x29, sp
  40f5a4:	mov	x20, x1
  40f5a8:	mov	x19, x0
  40f5ac:	bl	406bcc <printf@plt+0x572c>
  40f5b0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f5b4:	add	x8, x8, #0xe68
  40f5b8:	str	x8, [x19]
  40f5bc:	mov	w0, #0x50                  	// #80
  40f5c0:	bl	4011e0 <_Znam@plt>
  40f5c4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f5c8:	ldr	d1, [x8, #2960]
  40f5cc:	movi	v0.2d, #0x0
  40f5d0:	str	x0, [x19, #24]
  40f5d4:	str	xzr, [x0, #72]
  40f5d8:	stur	q0, [x0, #56]
  40f5dc:	stur	q0, [x0, #40]
  40f5e0:	stur	q0, [x0, #24]
  40f5e4:	stur	q0, [x0, #8]
  40f5e8:	str	d1, [x19, #16]
  40f5ec:	str	x20, [x0]
  40f5f0:	ldp	x20, x19, [sp, #16]
  40f5f4:	ldp	x29, x30, [sp], #32
  40f5f8:	ret
  40f5fc:	mov	x20, x0
  40f600:	mov	x0, x19
  40f604:	bl	407740 <printf@plt+0x62a0>
  40f608:	mov	x0, x20
  40f60c:	bl	401440 <_Unwind_Resume@plt>
  40f610:	stp	x29, x30, [sp, #-48]!
  40f614:	stp	x20, x19, [sp, #32]
  40f618:	ldr	w8, [x0, #16]
  40f61c:	mov	x19, x0
  40f620:	ldr	x0, [x0, #24]
  40f624:	adrp	x9, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f628:	add	x9, x9, #0xe68
  40f62c:	cmp	w8, #0x1
  40f630:	str	x21, [sp, #16]
  40f634:	mov	x29, sp
  40f638:	str	x9, [x19]
  40f63c:	b.lt	40f678 <printf@plt+0xe1d8>  // b.tstop
  40f640:	mov	x21, xzr
  40f644:	b	40f654 <printf@plt+0xe1b4>
  40f648:	add	x21, x21, #0x1
  40f64c:	cmp	x21, w8, sxtw
  40f650:	b.ge	40f678 <printf@plt+0xe1d8>  // b.tcont
  40f654:	ldr	x20, [x0, x21, lsl #3]
  40f658:	cbz	x20, 40f648 <printf@plt+0xe1a8>
  40f65c:	mov	x0, x20
  40f660:	bl	407128 <printf@plt+0x5c88>
  40f664:	mov	x0, x20
  40f668:	bl	412388 <_ZdlPv@@Base>
  40f66c:	ldr	w8, [x19, #16]
  40f670:	ldr	x0, [x19, #24]
  40f674:	b	40f648 <printf@plt+0xe1a8>
  40f678:	cbz	x0, 40f680 <printf@plt+0xe1e0>
  40f67c:	bl	401390 <_ZdaPv@plt>
  40f680:	mov	x0, x19
  40f684:	ldp	x20, x19, [sp, #32]
  40f688:	ldr	x21, [sp, #16]
  40f68c:	ldp	x29, x30, [sp], #48
  40f690:	b	407740 <printf@plt+0x62a0>
  40f694:	stp	x29, x30, [sp, #-48]!
  40f698:	stp	x20, x19, [sp, #32]
  40f69c:	ldr	w8, [x0, #16]
  40f6a0:	mov	x19, x0
  40f6a4:	ldr	x0, [x0, #24]
  40f6a8:	adrp	x9, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f6ac:	add	x9, x9, #0xe68
  40f6b0:	cmp	w8, #0x1
  40f6b4:	str	x21, [sp, #16]
  40f6b8:	mov	x29, sp
  40f6bc:	str	x9, [x19]
  40f6c0:	b.lt	40f6fc <printf@plt+0xe25c>  // b.tstop
  40f6c4:	mov	x21, xzr
  40f6c8:	b	40f6d8 <printf@plt+0xe238>
  40f6cc:	add	x21, x21, #0x1
  40f6d0:	cmp	x21, w8, sxtw
  40f6d4:	b.ge	40f6fc <printf@plt+0xe25c>  // b.tcont
  40f6d8:	ldr	x20, [x0, x21, lsl #3]
  40f6dc:	cbz	x20, 40f6cc <printf@plt+0xe22c>
  40f6e0:	mov	x0, x20
  40f6e4:	bl	407128 <printf@plt+0x5c88>
  40f6e8:	mov	x0, x20
  40f6ec:	bl	412388 <_ZdlPv@@Base>
  40f6f0:	ldr	w8, [x19, #16]
  40f6f4:	ldr	x0, [x19, #24]
  40f6f8:	b	40f6cc <printf@plt+0xe22c>
  40f6fc:	cbz	x0, 40f704 <printf@plt+0xe264>
  40f700:	bl	401390 <_ZdaPv@plt>
  40f704:	mov	x0, x19
  40f708:	bl	407740 <printf@plt+0x62a0>
  40f70c:	mov	x0, x19
  40f710:	ldp	x20, x19, [sp, #32]
  40f714:	ldr	x21, [sp, #16]
  40f718:	ldp	x29, x30, [sp], #48
  40f71c:	b	412388 <_ZdlPv@@Base>
  40f720:	stp	x29, x30, [sp, #-64]!
  40f724:	str	x23, [sp, #16]
  40f728:	stp	x22, x21, [sp, #32]
  40f72c:	stp	x20, x19, [sp, #48]
  40f730:	mov	x29, sp
  40f734:	ldp	w22, w8, [x0, #16]
  40f738:	mov	x19, x0
  40f73c:	sxtw	x8, w8
  40f740:	mov	x20, x1
  40f744:	cmp	w22, w8
  40f748:	b.lt	40f78c <printf@plt+0xe2ec>  // b.tstop
  40f74c:	ldr	x21, [x19, #24]
  40f750:	lsl	x9, x8, #1
  40f754:	lsl	x8, x8, #4
  40f758:	cmp	xzr, x9, lsr #61
  40f75c:	csinv	x0, x8, xzr, eq  // eq = none
  40f760:	sxtw	x23, w22
  40f764:	str	w9, [x19, #20]
  40f768:	bl	4011e0 <_Znam@plt>
  40f76c:	lsl	x2, x23, #3
  40f770:	mov	x1, x21
  40f774:	str	x0, [x19, #24]
  40f778:	bl	401200 <memcpy@plt>
  40f77c:	cbz	x21, 40f78c <printf@plt+0xe2ec>
  40f780:	mov	x0, x21
  40f784:	bl	401390 <_ZdaPv@plt>
  40f788:	ldr	w22, [x19, #16]
  40f78c:	ldr	x8, [x19, #24]
  40f790:	add	w9, w22, #0x1
  40f794:	str	w9, [x19, #16]
  40f798:	ldr	x23, [sp, #16]
  40f79c:	str	x20, [x8, w22, sxtw #3]
  40f7a0:	ldp	x20, x19, [sp, #48]
  40f7a4:	ldp	x22, x21, [sp, #32]
  40f7a8:	ldp	x29, x30, [sp], #64
  40f7ac:	ret
  40f7b0:	stp	x29, x30, [sp, #-48]!
  40f7b4:	str	x21, [sp, #16]
  40f7b8:	stp	x20, x19, [sp, #32]
  40f7bc:	mov	x29, sp
  40f7c0:	ldr	w8, [x0, #16]
  40f7c4:	cmp	w8, #0x1
  40f7c8:	b.lt	40f7f8 <printf@plt+0xe358>  // b.tstop
  40f7cc:	mov	x19, x0
  40f7d0:	mov	w20, w1
  40f7d4:	mov	x21, xzr
  40f7d8:	ldr	x8, [x19, #24]
  40f7dc:	mov	w1, w20
  40f7e0:	ldr	x0, [x8, x21, lsl #3]
  40f7e4:	bl	40719c <printf@plt+0x5cfc>
  40f7e8:	ldrsw	x8, [x19, #16]
  40f7ec:	add	x21, x21, #0x1
  40f7f0:	cmp	x21, x8
  40f7f4:	b.lt	40f7d8 <printf@plt+0xe338>  // b.tstop
  40f7f8:	ldp	x20, x19, [sp, #32]
  40f7fc:	ldr	x21, [sp, #16]
  40f800:	ldp	x29, x30, [sp], #48
  40f804:	ret
  40f808:	stp	x29, x30, [sp, #-96]!
  40f80c:	stp	x28, x27, [sp, #16]
  40f810:	stp	x26, x25, [sp, #32]
  40f814:	stp	x24, x23, [sp, #48]
  40f818:	stp	x22, x21, [sp, #64]
  40f81c:	stp	x20, x19, [sp, #80]
  40f820:	mov	x29, sp
  40f824:	adrp	x26, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f828:	ldr	x3, [x26, #3416]
  40f82c:	mov	x19, x0
  40f830:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f834:	add	x0, x0, #0xd95
  40f838:	mov	w1, #0x9                   	// #9
  40f83c:	mov	w2, #0x1                   	// #1
  40f840:	bl	401430 <fwrite@plt>
  40f844:	ldr	x8, [x19, #24]
  40f848:	adrp	x27, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f84c:	add	x27, x27, #0xf48
  40f850:	ldr	x20, [x8]
  40f854:	ldrsw	x8, [x20, #20]
  40f858:	cmp	w8, #0x3
  40f85c:	b.cs	40f868 <printf@plt+0xe3c8>  // b.hs, b.nlast
  40f860:	ldr	w2, [x27, x8, lsl #2]
  40f864:	b	40f87c <printf@plt+0xe3dc>
  40f868:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f86c:	add	x1, x1, #0xc11
  40f870:	mov	w0, #0x155                 	// #341
  40f874:	bl	41082c <printf@plt+0xf38c>
  40f878:	mov	w2, wzr
  40f87c:	ldr	x0, [x26, #3416]
  40f880:	ldr	w4, [x20, #24]
  40f884:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f888:	adrp	x3, 414000 <_ZdlPvm@@Base+0x1c6c>
  40f88c:	add	x1, x1, #0xd9f
  40f890:	add	x3, x3, #0xfc8
  40f894:	bl	401230 <fprintf@plt>
  40f898:	adrp	x1, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f89c:	add	x1, x1, #0xdaa
  40f8a0:	mov	x0, x20
  40f8a4:	bl	407658 <printf@plt+0x61b8>
  40f8a8:	ldr	x3, [x26, #3416]
  40f8ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40f8b0:	add	x0, x0, #0x92c
  40f8b4:	mov	w1, #0x2                   	// #2
  40f8b8:	mov	w2, #0x1                   	// #1
  40f8bc:	bl	401430 <fwrite@plt>
  40f8c0:	ldr	w8, [x19, #16]
  40f8c4:	ldr	x3, [x26, #3416]
  40f8c8:	cmp	w8, #0x2
  40f8cc:	b.lt	40f97c <printf@plt+0xe4dc>  // b.tstop
  40f8d0:	adrp	x20, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f8d4:	adrp	x21, 414000 <_ZdlPvm@@Base+0x1c6c>
  40f8d8:	adrp	x22, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f8dc:	adrp	x23, 415000 <_ZdlPvm@@Base+0x2c6c>
  40f8e0:	adrp	x24, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f8e4:	mov	w28, #0x1                   	// #1
  40f8e8:	add	x20, x20, #0xd9f
  40f8ec:	add	x21, x21, #0xfc8
  40f8f0:	add	x22, x22, #0xdaa
  40f8f4:	add	x23, x23, #0x92c
  40f8f8:	add	x24, x24, #0xc11
  40f8fc:	mov	w0, #0x20                  	// #32
  40f900:	mov	x1, x3
  40f904:	bl	401340 <fputc@plt>
  40f908:	ldr	x8, [x19, #24]
  40f90c:	ldr	x25, [x8, x28, lsl #3]
  40f910:	ldrsw	x8, [x25, #20]
  40f914:	cmp	w8, #0x3
  40f918:	b.cs	40f924 <printf@plt+0xe484>  // b.hs, b.nlast
  40f91c:	ldr	w2, [x27, x8, lsl #2]
  40f920:	b	40f934 <printf@plt+0xe494>
  40f924:	mov	w0, #0x155                 	// #341
  40f928:	mov	x1, x24
  40f92c:	bl	41082c <printf@plt+0xf38c>
  40f930:	mov	w2, wzr
  40f934:	ldr	x0, [x26, #3416]
  40f938:	ldr	w4, [x25, #24]
  40f93c:	mov	x1, x20
  40f940:	mov	x3, x21
  40f944:	bl	401230 <fprintf@plt>
  40f948:	mov	x0, x25
  40f94c:	mov	x1, x22
  40f950:	bl	407658 <printf@plt+0x61b8>
  40f954:	ldr	x3, [x26, #3416]
  40f958:	mov	w1, #0x2                   	// #2
  40f95c:	mov	w2, #0x1                   	// #1
  40f960:	mov	x0, x23
  40f964:	bl	401430 <fwrite@plt>
  40f968:	ldrsw	x8, [x19, #16]
  40f96c:	ldr	x3, [x26, #3416]
  40f970:	add	x28, x28, #0x1
  40f974:	cmp	x28, x8
  40f978:	b.lt	40f8fc <printf@plt+0xe45c>  // b.tstop
  40f97c:	ldp	x20, x19, [sp, #80]
  40f980:	ldp	x22, x21, [sp, #64]
  40f984:	ldp	x24, x23, [sp, #48]
  40f988:	ldp	x26, x25, [sp, #32]
  40f98c:	ldp	x28, x27, [sp, #16]
  40f990:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40f994:	add	x0, x0, #0x92c
  40f998:	mov	w1, #0x2                   	// #2
  40f99c:	mov	w2, #0x1                   	// #1
  40f9a0:	ldp	x29, x30, [sp], #96
  40f9a4:	b	401430 <fwrite@plt>
  40f9a8:	stp	x29, x30, [sp, #-32]!
  40f9ac:	str	x19, [sp, #16]
  40f9b0:	mov	x29, sp
  40f9b4:	mov	x19, x0
  40f9b8:	bl	407040 <printf@plt+0x5ba0>
  40f9bc:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f9c0:	ldr	d0, [x8, #2952]
  40f9c4:	stur	d0, [x19, #20]
  40f9c8:	ldr	x19, [sp, #16]
  40f9cc:	ldp	x29, x30, [sp], #32
  40f9d0:	ret
  40f9d4:	str	w1, [x0, #20]
  40f9d8:	ret
  40f9dc:	str	w1, [x0, #24]
  40f9e0:	ret
  40f9e4:	stp	x29, x30, [sp, #-32]!
  40f9e8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40f9ec:	add	x8, x8, #0xde0
  40f9f0:	str	x19, [sp, #16]
  40f9f4:	mov	x19, x0
  40f9f8:	str	x8, [x0], #16
  40f9fc:	mov	x29, sp
  40fa00:	bl	407128 <printf@plt+0x5c88>
  40fa04:	mov	x0, x19
  40fa08:	ldr	x19, [sp, #16]
  40fa0c:	ldp	x29, x30, [sp], #32
  40fa10:	b	407740 <printf@plt+0x62a0>
  40fa14:	stp	x29, x30, [sp, #-32]!
  40fa18:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40fa1c:	add	x8, x8, #0xde0
  40fa20:	str	x19, [sp, #16]
  40fa24:	mov	x19, x0
  40fa28:	str	x8, [x0], #16
  40fa2c:	mov	x29, sp
  40fa30:	bl	407128 <printf@plt+0x5c88>
  40fa34:	mov	x0, x19
  40fa38:	bl	407740 <printf@plt+0x62a0>
  40fa3c:	mov	x0, x19
  40fa40:	ldr	x19, [sp, #16]
  40fa44:	ldp	x29, x30, [sp], #32
  40fa48:	b	412388 <_ZdlPv@@Base>
  40fa4c:	stp	x29, x30, [sp, #-48]!
  40fa50:	str	x21, [sp, #16]
  40fa54:	stp	x20, x19, [sp, #32]
  40fa58:	mov	x29, sp
  40fa5c:	mov	x19, x0
  40fa60:	mov	w0, #0x20                  	// #32
  40fa64:	mov	x21, x1
  40fa68:	bl	4122e4 <_Znwm@@Base>
  40fa6c:	mov	x20, x0
  40fa70:	mov	x1, x21
  40fa74:	bl	4071fc <printf@plt+0x5d5c>
  40fa78:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40fa7c:	add	x8, x8, #0xf68
  40fa80:	str	x8, [x20]
  40fa84:	str	x19, [x20, #24]
  40fa88:	mov	x0, x20
  40fa8c:	ldp	x20, x19, [sp, #32]
  40fa90:	ldr	x21, [sp, #16]
  40fa94:	ldp	x29, x30, [sp], #48
  40fa98:	ret
  40fa9c:	mov	x19, x0
  40faa0:	mov	x0, x20
  40faa4:	bl	412388 <_ZdlPv@@Base>
  40faa8:	mov	x0, x19
  40faac:	bl	401440 <_Unwind_Resume@plt>
  40fab0:	stp	x29, x30, [sp, #-32]!
  40fab4:	stp	x20, x19, [sp, #16]
  40fab8:	mov	x29, sp
  40fabc:	mov	x19, x1
  40fac0:	mov	x1, x2
  40fac4:	mov	x20, x0
  40fac8:	bl	4071fc <printf@plt+0x5d5c>
  40facc:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40fad0:	add	x8, x8, #0xf68
  40fad4:	str	x8, [x20]
  40fad8:	str	x19, [x20, #24]
  40fadc:	ldp	x20, x19, [sp, #16]
  40fae0:	ldp	x29, x30, [sp], #32
  40fae4:	ret
  40fae8:	stp	x29, x30, [sp, #-32]!
  40faec:	str	x19, [sp, #16]
  40faf0:	mov	x19, x0
  40faf4:	ldr	x0, [x0, #24]
  40faf8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40fafc:	add	x8, x8, #0xf68
  40fb00:	mov	x29, sp
  40fb04:	str	x8, [x19]
  40fb08:	cbz	x0, 40fb10 <printf@plt+0xe670>
  40fb0c:	bl	401390 <_ZdaPv@plt>
  40fb10:	mov	x0, x19
  40fb14:	ldr	x19, [sp, #16]
  40fb18:	ldp	x29, x30, [sp], #32
  40fb1c:	b	40722c <printf@plt+0x5d8c>
  40fb20:	stp	x29, x30, [sp, #-32]!
  40fb24:	str	x19, [sp, #16]
  40fb28:	mov	x19, x0
  40fb2c:	ldr	x0, [x0, #24]
  40fb30:	adrp	x8, 419000 <_ZdlPvm@@Base+0x6c6c>
  40fb34:	add	x8, x8, #0xf68
  40fb38:	mov	x29, sp
  40fb3c:	str	x8, [x19]
  40fb40:	cbz	x0, 40fb48 <printf@plt+0xe6a8>
  40fb44:	bl	401390 <_ZdaPv@plt>
  40fb48:	mov	x0, x19
  40fb4c:	bl	40722c <printf@plt+0x5d8c>
  40fb50:	mov	x0, x19
  40fb54:	ldr	x19, [sp, #16]
  40fb58:	ldp	x29, x30, [sp], #32
  40fb5c:	b	412388 <_ZdlPv@@Base>
  40fb60:	stp	x29, x30, [sp, #-32]!
  40fb64:	stp	x20, x19, [sp, #16]
  40fb68:	mov	x29, sp
  40fb6c:	mov	x19, x0
  40fb70:	ldr	x0, [x0, #16]
  40fb74:	ldr	x8, [x0]
  40fb78:	ldr	x8, [x8, #24]
  40fb7c:	blr	x8
  40fb80:	ldr	x8, [x19, #16]
  40fb84:	mov	w20, w0
  40fb88:	ldr	x9, [x8]
  40fb8c:	mov	x0, x8
  40fb90:	ldr	x9, [x9, #32]
  40fb94:	blr	x9
  40fb98:	ldr	x0, [x19, #16]
  40fb9c:	ldr	x8, [x0]
  40fba0:	ldr	x8, [x8, #40]
  40fba4:	blr	x8
  40fba8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fbac:	add	x0, x0, #0x8
  40fbb0:	bl	4014a0 <printf@plt>
  40fbb4:	ldr	x0, [x19, #16]
  40fbb8:	ldr	x8, [x0]
  40fbbc:	ldr	x8, [x8, #48]
  40fbc0:	blr	x8
  40fbc4:	mov	w0, #0xa                   	// #10
  40fbc8:	bl	4012f0 <putchar@plt>
  40fbcc:	ldr	x8, [x19, #16]
  40fbd0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fbd4:	add	x0, x0, #0x11
  40fbd8:	ldr	w1, [x8, #12]
  40fbdc:	bl	4014a0 <printf@plt>
  40fbe0:	ldr	x8, [x19, #16]
  40fbe4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fbe8:	add	x0, x0, #0x23
  40fbec:	ldr	w1, [x8, #12]
  40fbf0:	bl	4014a0 <printf@plt>
  40fbf4:	ldr	x8, [x19, #16]
  40fbf8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fbfc:	add	x0, x0, #0x34
  40fc00:	ldr	w1, [x8, #12]
  40fc04:	bl	4014a0 <printf@plt>
  40fc08:	ldr	x8, [x19, #16]
  40fc0c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc10:	add	x0, x0, #0x45
  40fc14:	ldr	w1, [x8, #12]
  40fc18:	bl	4014a0 <printf@plt>
  40fc1c:	ldr	x8, [x19, #16]
  40fc20:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc24:	add	x0, x0, #0x5a
  40fc28:	ldr	w1, [x8, #12]
  40fc2c:	bl	4014a0 <printf@plt>
  40fc30:	ldr	x1, [x19, #24]
  40fc34:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc38:	add	x0, x0, #0x6f
  40fc3c:	bl	4014a0 <printf@plt>
  40fc40:	ldr	w1, [x19, #12]
  40fc44:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc48:	add	x0, x0, #0x74
  40fc4c:	bl	4014a0 <printf@plt>
  40fc50:	ldr	w1, [x19, #12]
  40fc54:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc58:	add	x0, x0, #0x83
  40fc5c:	bl	4014a0 <printf@plt>
  40fc60:	ldr	w1, [x19, #12]
  40fc64:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc68:	add	x0, x0, #0x95
  40fc6c:	bl	4014a0 <printf@plt>
  40fc70:	ldr	w1, [x19, #12]
  40fc74:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc78:	add	x0, x0, #0xa9
  40fc7c:	bl	4014a0 <printf@plt>
  40fc80:	ldr	w1, [x19, #12]
  40fc84:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc88:	add	x0, x0, #0xbd
  40fc8c:	bl	4014a0 <printf@plt>
  40fc90:	ldr	w1, [x19, #12]
  40fc94:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fc98:	add	x0, x0, #0xd5
  40fc9c:	bl	4014a0 <printf@plt>
  40fca0:	mov	w0, w20
  40fca4:	ldp	x20, x19, [sp, #16]
  40fca8:	ldp	x29, x30, [sp], #32
  40fcac:	ret
  40fcb0:	ret
  40fcb4:	ret
  40fcb8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fcbc:	ldr	w8, [x8, #3472]
  40fcc0:	cmp	w8, #0x1
  40fcc4:	b.eq	40fcdc <printf@plt+0xe83c>  // b.none
  40fcc8:	cbnz	w8, 40fce8 <printf@plt+0xe848>
  40fccc:	ldr	w1, [x0, #12]
  40fcd0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fcd4:	add	x0, x0, #0xea
  40fcd8:	b	4014a0 <printf@plt>
  40fcdc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fce0:	add	x0, x0, #0xf5
  40fce4:	b	4014a0 <printf@plt>
  40fce8:	ret
  40fcec:	stp	x29, x30, [sp, #-32]!
  40fcf0:	stp	x20, x19, [sp, #16]
  40fcf4:	mov	x29, sp
  40fcf8:	mov	x19, x0
  40fcfc:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fd00:	ldr	x0, [x20, #3416]
  40fd04:	ldr	x2, [x19, #24]
  40fd08:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fd0c:	add	x1, x1, #0x131
  40fd10:	bl	401230 <fprintf@plt>
  40fd14:	ldr	x0, [x19, #16]
  40fd18:	ldr	x8, [x0]
  40fd1c:	ldr	x8, [x8]
  40fd20:	blr	x8
  40fd24:	ldr	x3, [x20, #3416]
  40fd28:	ldp	x20, x19, [sp, #16]
  40fd2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  40fd30:	add	x0, x0, #0x92c
  40fd34:	mov	w1, #0x2                   	// #2
  40fd38:	mov	w2, #0x1                   	// #1
  40fd3c:	ldp	x29, x30, [sp], #32
  40fd40:	b	401430 <fwrite@plt>
  40fd44:	stp	x29, x30, [sp, #-96]!
  40fd48:	stp	x28, x27, [sp, #16]
  40fd4c:	stp	x26, x25, [sp, #32]
  40fd50:	stp	x24, x23, [sp, #48]
  40fd54:	stp	x22, x21, [sp, #64]
  40fd58:	stp	x20, x19, [sp, #80]
  40fd5c:	mov	x29, sp
  40fd60:	sub	sp, sp, #0x7e0
  40fd64:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40fd68:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40fd6c:	mov	w9, #0xfffffffe            	// #-2
  40fd70:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fd74:	str	wzr, [sp]
  40fd78:	mov	w24, wzr
  40fd7c:	add	x26, sp, #0x8
  40fd80:	mov	w28, #0xc8                  	// #200
  40fd84:	add	x23, x23, #0x1d2
  40fd88:	add	x20, sp, #0x8
  40fd8c:	add	x27, sp, #0x648
  40fd90:	str	wzr, [x8, #1672]
  40fd94:	str	w9, [x25, #1656]
  40fd98:	add	x19, sp, #0x648
  40fd9c:	b	40fdb0 <printf@plt+0xe910>
  40fda0:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fda4:	add	x9, x9, #0x9d6
  40fda8:	ldrsh	w24, [x9, x8, lsl #1]
  40fdac:	add	x27, x27, #0x2
  40fdb0:	add	x8, x19, x28, lsl #1
  40fdb4:	sub	x8, x8, #0x2
  40fdb8:	cmp	x8, x27
  40fdbc:	strh	w24, [x27]
  40fdc0:	b.hi	40fe68 <printf@plt+0xe9c8>  // b.pmore
  40fdc4:	lsr	x8, x28, #4
  40fdc8:	cmp	x8, #0x270
  40fdcc:	b.hi	41070c <printf@plt+0xf26c>  // b.pmore
  40fdd0:	ubfx	x9, x28, #3, #60
  40fdd4:	lsl	x8, x28, #1
  40fdd8:	cmp	x9, #0x271
  40fddc:	mov	w9, #0x2710                	// #10000
  40fde0:	csel	x28, x8, x9, cc  // cc = lo, ul, last
  40fde4:	mov	w8, #0xa                   	// #10
  40fde8:	orr	x9, xzr, #0x7
  40fdec:	madd	x0, x28, x8, x9
  40fdf0:	bl	4013e0 <malloc@plt>
  40fdf4:	cbz	x0, 41070c <printf@plt+0xf26c>
  40fdf8:	sub	x8, x27, x19
  40fdfc:	asr	x26, x8, #1
  40fe00:	add	x27, x26, #0x1
  40fe04:	lsl	x2, x27, #1
  40fe08:	mov	x1, x19
  40fe0c:	mov	x21, x0
  40fe10:	bl	401200 <memcpy@plt>
  40fe14:	lsl	x8, x28, #1
  40fe18:	add	x8, x8, #0x7
  40fe1c:	and	x8, x8, #0xfffffffffffffff8
  40fe20:	add	x22, x21, x8
  40fe24:	lsl	x2, x27, #3
  40fe28:	mov	x0, x22
  40fe2c:	mov	x1, x20
  40fe30:	bl	401200 <memcpy@plt>
  40fe34:	add	x8, sp, #0x648
  40fe38:	cmp	x19, x8
  40fe3c:	b.eq	40fe48 <printf@plt+0xe9a8>  // b.none
  40fe40:	mov	x0, x19
  40fe44:	bl	401280 <free@plt>
  40fe48:	add	x8, x21, x28, lsl #1
  40fe4c:	add	x27, x21, x26, lsl #1
  40fe50:	sub	x8, x8, #0x2
  40fe54:	cmp	x8, x27
  40fe58:	b.ls	410758 <printf@plt+0xf2b8>  // b.plast
  40fe5c:	add	x26, x22, x26, lsl #3
  40fe60:	mov	x20, x22
  40fe64:	mov	x19, x21
  40fe68:	cmp	w24, #0x48
  40fe6c:	b.eq	410720 <printf@plt+0xf280>  // b.none
  40fe70:	ldrsh	w21, [x23, w24, sxtw #1]
  40fe74:	cmn	w21, #0x4c
  40fe78:	b.eq	40ff1c <printf@plt+0xea7c>  // b.none
  40fe7c:	ldr	w0, [x25, #1656]
  40fe80:	cmn	w0, #0x2
  40fe84:	b.ne	40fe90 <printf@plt+0xe9f0>  // b.any
  40fe88:	bl	4065cc <printf@plt+0x512c>
  40fe8c:	str	w0, [x25, #1656]
  40fe90:	cmp	w0, #0x0
  40fe94:	b.le	40feb0 <printf@plt+0xea10>
  40fe98:	cmp	w0, #0x13b
  40fe9c:	b.hi	40febc <printf@plt+0xea1c>  // b.pmore
  40fea0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fea4:	add	x8, x8, #0x2ee
  40fea8:	ldrb	w8, [x8, w0, uxtw]
  40feac:	b	40fec0 <printf@plt+0xea20>
  40feb0:	mov	w8, wzr
  40feb4:	str	wzr, [x25, #1656]
  40feb8:	b	40fec0 <printf@plt+0xea20>
  40febc:	mov	w8, #0x2                   	// #2
  40fec0:	add	w9, w8, w21
  40fec4:	cmp	w9, #0x17b
  40fec8:	b.hi	40ff1c <printf@plt+0xea7c>  // b.pmore
  40fecc:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fed0:	add	x10, x10, #0x42a
  40fed4:	ldrsh	w10, [x10, w9, uxtw #1]
  40fed8:	cmp	w8, w10
  40fedc:	b.ne	40ff1c <printf@plt+0xea7c>  // b.any
  40fee0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40fee4:	add	x8, x8, #0x722
  40fee8:	ldrb	w24, [x8, x9]
  40feec:	cbz	w24, 40ff88 <printf@plt+0xeae8>
  40fef0:	ldr	w10, [sp]
  40fef4:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x22a8>
  40fef8:	ldr	x9, [x9, #1664]
  40fefc:	sub	w8, w10, #0x1
  40ff00:	cmp	w10, #0x0
  40ff04:	csel	w8, wzr, w8, eq  // eq = none
  40ff08:	str	w8, [sp]
  40ff0c:	mov	w8, #0xfffffffe            	// #-2
  40ff10:	str	x9, [x26, #8]!
  40ff14:	str	w8, [x25, #1656]
  40ff18:	b	40fdac <printf@plt+0xe90c>
  40ff1c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40ff20:	sxtw	x8, w24
  40ff24:	add	x9, x9, #0x89e
  40ff28:	ldrb	w24, [x9, x8]
  40ff2c:	cbz	x24, 410728 <printf@plt+0xf288>
  40ff30:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40ff34:	add	x8, x8, #0x92c
  40ff38:	ldrb	w22, [x8, x24]
  40ff3c:	mov	w8, #0x1                   	// #1
  40ff40:	sub	x8, x8, x22
  40ff44:	ldr	x21, [x26, x8, lsl #3]
  40ff48:	sub	w8, w24, #0x3
  40ff4c:	cmp	w8, #0x48
  40ff50:	b.hi	40ff94 <printf@plt+0xeaf4>  // b.pmore
  40ff54:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40ff58:	add	x11, x11, #0x140
  40ff5c:	adr	x9, 40ff6c <printf@plt+0xeacc>
  40ff60:	ldrh	w10, [x11, x8, lsl #1]
  40ff64:	add	x9, x9, x10, lsl #2
  40ff68:	br	x9
  40ff6c:	ldr	x0, [x26]
  40ff70:	bl	406bf4 <printf@plt+0x5754>
  40ff74:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff78:	mov	w9, #0x1                   	// #1
  40ff7c:	str	w9, [x8, #3440]
  40ff80:	mov	w24, #0x3                   	// #3
  40ff84:	b	40ff94 <printf@plt+0xeaf4>
  40ff88:	ldr	x21, [x26, #8]
  40ff8c:	mov	x22, xzr
  40ff90:	mov	x24, xzr
  40ff94:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40ff98:	add	x8, x8, #0x978
  40ff9c:	ldrb	w8, [x8, x24]
  40ffa0:	sub	x26, x26, x22, lsl #3
  40ffa4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40ffa8:	sub	x27, x27, x22, lsl #1
  40ffac:	str	x21, [x26, #8]!
  40ffb0:	sub	x8, x8, #0x42
  40ffb4:	add	x9, x9, #0x9c4
  40ffb8:	ldrsb	w9, [x9, x8]
  40ffbc:	ldrsh	w10, [x27]
  40ffc0:	add	w9, w10, w9
  40ffc4:	cmp	w9, #0x17b
  40ffc8:	b.hi	40fda0 <printf@plt+0xe900>  // b.pmore
  40ffcc:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40ffd0:	add	x11, x11, #0x42a
  40ffd4:	ldrh	w11, [x11, w9, uxtw #1]
  40ffd8:	and	w10, w10, #0xffff
  40ffdc:	cmp	w11, w10
  40ffe0:	b.ne	40fda0 <printf@plt+0xe900>  // b.any
  40ffe4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x7c6c>
  40ffe8:	add	x8, x8, #0x722
  40ffec:	ldrb	w24, [x8, x9]
  40fff0:	b	40fdac <printf@plt+0xe90c>
  40fff4:	ldur	x0, [x26, #-16]
  40fff8:	ldr	x2, [x26]
  40fffc:	mov	x1, xzr
  410000:	bl	40b2d0 <printf@plt+0x9e30>
  410004:	mov	x21, x0
  410008:	mov	w24, #0x13                  	// #19
  41000c:	b	40ff94 <printf@plt+0xeaf4>
  410010:	ldur	x21, [x26, #-8]
  410014:	mov	w24, #0x1e                  	// #30
  410018:	b	40ff94 <printf@plt+0xeaf4>
  41001c:	ldp	x0, x1, [x26, #-8]
  410020:	mov	x2, xzr
  410024:	bl	40dc60 <printf@plt+0xc7c0>
  410028:	mov	x21, x0
  41002c:	mov	w24, #0x25                  	// #37
  410030:	b	40ff94 <printf@plt+0xeaf4>
  410034:	ldur	x0, [x26, #-8]
  410038:	bl	40c4c4 <printf@plt+0xb024>
  41003c:	mov	x21, x0
  410040:	mov	w24, #0x26                  	// #38
  410044:	b	40ff94 <printf@plt+0xeaf4>
  410048:	ldur	x0, [x26, #-8]
  41004c:	bl	40cc78 <printf@plt+0xb7d8>
  410050:	mov	x21, x0
  410054:	mov	w24, #0x27                  	// #39
  410058:	b	40ff94 <printf@plt+0xeaf4>
  41005c:	ldur	x0, [x26, #-8]
  410060:	bl	40af78 <printf@plt+0x9ad8>
  410064:	mov	x21, x0
  410068:	mov	w24, #0x28                  	// #40
  41006c:	b	40ff94 <printf@plt+0xeaf4>
  410070:	mov	w0, #0x18                  	// #24
  410074:	bl	4122e4 <_Znwm@@Base>
  410078:	ldr	x1, [x26]
  41007c:	mov	x21, x0
  410080:	bl	40d46c <printf@plt+0xbfcc>
  410084:	mov	w24, #0x2e                  	// #46
  410088:	b	40ff94 <printf@plt+0xeaf4>
  41008c:	mov	w0, #0x20                  	// #32
  410090:	bl	4122e4 <_Znwm@@Base>
  410094:	ldp	x1, x2, [x26, #-8]
  410098:	mov	x21, x0
  41009c:	bl	40d198 <printf@plt+0xbcf8>
  4100a0:	mov	w24, #0x2f                  	// #47
  4100a4:	b	40ff94 <printf@plt+0xeaf4>
  4100a8:	mov	w0, #0x20                  	// #32
  4100ac:	bl	4122e4 <_Znwm@@Base>
  4100b0:	ldur	w8, [x26, #-8]
  4100b4:	ldr	x2, [x26]
  4100b8:	mov	x21, x0
  4100bc:	neg	w1, w8
  4100c0:	bl	40d808 <printf@plt+0xc368>
  4100c4:	mov	w24, #0x32                  	// #50
  4100c8:	b	40ff94 <printf@plt+0xeaf4>
  4100cc:	ldp	x1, x0, [x26, #-8]
  4100d0:	bl	40a098 <printf@plt+0x8bf8>
  4100d4:	ldr	x21, [x26]
  4100d8:	mov	w24, #0x35                  	// #53
  4100dc:	b	40ff94 <printf@plt+0xeaf4>
  4100e0:	ldr	x0, [x26]
  4100e4:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  4100e8:	add	x1, x1, #0xb9c
  4100ec:	add	x2, sp, #0x4
  4100f0:	bl	401360 <__isoc99_sscanf@plt>
  4100f4:	ldr	w9, [sp, #4]
  4100f8:	mov	w8, w0
  4100fc:	ldr	x0, [x26]
  410100:	and	x10, x21, #0xffffffff00000000
  410104:	orr	x9, x10, x9
  410108:	cmp	w8, #0x1
  41010c:	csel	x21, x9, x21, eq  // eq = none
  410110:	cbz	x0, 410118 <printf@plt+0xec78>
  410114:	bl	401390 <_ZdaPv@plt>
  410118:	mov	w24, #0x38                  	// #56
  41011c:	b	40ff94 <printf@plt+0xeaf4>
  410120:	ldur	x21, [x26, #-8]
  410124:	mov	w24, #0x3b                  	// #59
  410128:	b	40ff94 <printf@plt+0xeaf4>
  41012c:	ldr	x0, [x26]
  410130:	mov	w1, #0x1                   	// #1
  410134:	bl	40f9d4 <printf@plt+0xe534>
  410138:	ldr	x21, [x26]
  41013c:	mov	w24, #0x45                  	// #69
  410140:	b	40ff94 <printf@plt+0xeaf4>
  410144:	ldr	x0, [x26]
  410148:	mov	w1, #0x2                   	// #2
  41014c:	bl	40f9d4 <printf@plt+0xe534>
  410150:	ldr	x21, [x26]
  410154:	mov	w24, #0x46                  	// #70
  410158:	b	40ff94 <printf@plt+0xeaf4>
  41015c:	ldr	x21, [x26]
  410160:	mov	w24, #0x48                  	// #72
  410164:	b	40ff94 <printf@plt+0xeaf4>
  410168:	ldr	x21, [x26]
  41016c:	mov	w24, #0x49                  	// #73
  410170:	b	40ff94 <printf@plt+0xeaf4>
  410174:	adrp	x0, 419000 <_ZdlPvm@@Base+0x6c6c>
  410178:	add	x0, x0, #0x934
  41017c:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  410180:	mov	x21, x0
  410184:	mov	w24, #0x4a                  	// #74
  410188:	b	40ff94 <printf@plt+0xeaf4>
  41018c:	ldr	x21, [x26]
  410190:	mov	w24, #0x4                   	// #4
  410194:	b	40ff94 <printf@plt+0xeaf4>
  410198:	ldur	x0, [x26, #-8]
  41019c:	ldr	x8, [x0]
  4101a0:	ldr	x8, [x8, #56]
  4101a4:	blr	x8
  4101a8:	mov	x21, x0
  4101ac:	cbnz	x0, 4101c4 <printf@plt+0xed24>
  4101b0:	mov	w0, #0x38                  	// #56
  4101b4:	bl	4122e4 <_Znwm@@Base>
  4101b8:	ldur	x1, [x26, #-8]
  4101bc:	mov	x21, x0
  4101c0:	bl	4080d4 <printf@plt+0x6c34>
  4101c4:	ldr	x1, [x26]
  4101c8:	mov	x0, x21
  4101cc:	bl	40802c <printf@plt+0x6b8c>
  4101d0:	mov	w24, #0x5                   	// #5
  4101d4:	b	40ff94 <printf@plt+0xeaf4>
  4101d8:	ldr	x21, [x26]
  4101dc:	mov	w24, #0x6                   	// #6
  4101e0:	b	40ff94 <printf@plt+0xeaf4>
  4101e4:	ldr	x0, [x26]
  4101e8:	bl	40bbd8 <printf@plt+0xa738>
  4101ec:	mov	x21, x0
  4101f0:	mov	w24, #0x7                   	// #7
  4101f4:	b	40ff94 <printf@plt+0xeaf4>
  4101f8:	ldr	x0, [x26]
  4101fc:	bl	40bd94 <printf@plt+0xa8f4>
  410200:	mov	x21, x0
  410204:	mov	w24, #0x8                   	// #8
  410208:	b	40ff94 <printf@plt+0xeaf4>
  41020c:	ldr	x21, [x26]
  410210:	mov	w24, #0x9                   	// #9
  410214:	b	40ff94 <printf@plt+0xeaf4>
  410218:	ldur	x0, [x26, #-16]
  41021c:	ldr	x2, [x26]
  410220:	mov	x1, xzr
  410224:	bl	407754 <printf@plt+0x62b4>
  410228:	mov	x21, x0
  41022c:	mov	w24, #0xa                   	// #10
  410230:	b	40ff94 <printf@plt+0xeaf4>
  410234:	ldur	x0, [x26, #-16]
  410238:	ldr	x1, [x26]
  41023c:	mov	x2, xzr
  410240:	bl	407754 <printf@plt+0x62b4>
  410244:	mov	x21, x0
  410248:	mov	w24, #0xb                   	// #11
  41024c:	b	40ff94 <printf@plt+0xeaf4>
  410250:	ldur	x0, [x26, #-32]
  410254:	ldur	x1, [x26, #-16]
  410258:	ldr	x2, [x26]
  41025c:	bl	407754 <printf@plt+0x62b4>
  410260:	mov	x21, x0
  410264:	mov	w24, #0xc                   	// #12
  410268:	b	40ff94 <printf@plt+0xeaf4>
  41026c:	ldur	x0, [x26, #-16]
  410270:	ldr	x1, [x26]
  410274:	ldur	x21, [x26, #-32]
  410278:	mov	x2, xzr
  41027c:	bl	407754 <printf@plt+0x62b4>
  410280:	mov	x1, x0
  410284:	mov	x0, x21
  410288:	mov	x2, xzr
  41028c:	bl	407754 <printf@plt+0x62b4>
  410290:	mov	x21, x0
  410294:	mov	w24, #0xd                   	// #13
  410298:	b	40ff94 <printf@plt+0xeaf4>
  41029c:	ldr	x21, [x26]
  4102a0:	mov	w24, #0xe                   	// #14
  4102a4:	b	40ff94 <printf@plt+0xeaf4>
  4102a8:	ldr	x0, [x26]
  4102ac:	bl	40e3fc <printf@plt+0xcf5c>
  4102b0:	mov	x21, x0
  4102b4:	mov	w24, #0xf                   	// #15
  4102b8:	b	40ff94 <printf@plt+0xeaf4>
  4102bc:	ldur	x0, [x26, #-16]
  4102c0:	ldr	x1, [x26]
  4102c4:	bl	409028 <printf@plt+0x7b88>
  4102c8:	mov	x21, x0
  4102cc:	mov	w24, #0x10                  	// #16
  4102d0:	b	40ff94 <printf@plt+0xeaf4>
  4102d4:	ldur	x0, [x26, #-16]
  4102d8:	ldr	x1, [x26]
  4102dc:	bl	409094 <printf@plt+0x7bf4>
  4102e0:	mov	x21, x0
  4102e4:	mov	w24, #0x11                  	// #17
  4102e8:	b	40ff94 <printf@plt+0xeaf4>
  4102ec:	ldr	x21, [x26]
  4102f0:	mov	w24, #0x12                  	// #18
  4102f4:	b	40ff94 <printf@plt+0xeaf4>
  4102f8:	ldr	x21, [x26]
  4102fc:	mov	w24, #0x14                  	// #20
  410300:	b	40ff94 <printf@plt+0xeaf4>
  410304:	ldur	x0, [x26, #-16]
  410308:	ldr	x1, [x26]
  41030c:	mov	x2, xzr
  410310:	bl	40b2d0 <printf@plt+0x9e30>
  410314:	mov	x21, x0
  410318:	mov	w24, #0x15                  	// #21
  41031c:	b	40ff94 <printf@plt+0xeaf4>
  410320:	ldur	x0, [x26, #-32]
  410324:	ldur	x1, [x26, #-16]
  410328:	ldr	x2, [x26]
  41032c:	bl	40b2d0 <printf@plt+0x9e30>
  410330:	mov	x21, x0
  410334:	mov	w24, #0x16                  	// #22
  410338:	b	40ff94 <printf@plt+0xeaf4>
  41033c:	ldr	x0, [x26]
  410340:	bl	40a9ac <printf@plt+0x950c>
  410344:	mov	x21, x0
  410348:	mov	w24, #0x17                  	// #23
  41034c:	b	40ff94 <printf@plt+0xeaf4>
  410350:	mov	w0, #0x18                  	// #24
  410354:	mov	w24, #0x18                  	// #24
  410358:	bl	4122e4 <_Znwm@@Base>
  41035c:	ldr	x1, [x26]
  410360:	mov	x21, x0
  410364:	bl	407408 <printf@plt+0x5f68>
  410368:	b	40ff94 <printf@plt+0xeaf4>
  41036c:	ldr	x0, [x26]
  410370:	bl	40a9ac <printf@plt+0x950c>
  410374:	mov	x21, x0
  410378:	mov	w24, #0x19                  	// #25
  41037c:	b	40ff94 <printf@plt+0xeaf4>
  410380:	mov	w0, #0x18                  	// #24
  410384:	bl	4122e4 <_Znwm@@Base>
  410388:	ldr	x1, [x26]
  41038c:	mov	x21, x0
  410390:	bl	407408 <printf@plt+0x5f68>
  410394:	mov	w24, #0x1a                  	// #26
  410398:	b	40ff94 <printf@plt+0xeaf4>
  41039c:	mov	w0, #0x10                  	// #16
  4103a0:	bl	4122e4 <_Znwm@@Base>
  4103a4:	mov	x21, x0
  4103a8:	bl	4075f8 <printf@plt+0x6158>
  4103ac:	mov	w24, #0x1b                  	// #27
  4103b0:	b	40ff94 <printf@plt+0xeaf4>
  4103b4:	mov	w0, #0x10                  	// #16
  4103b8:	bl	4122e4 <_Znwm@@Base>
  4103bc:	mov	x21, x0
  4103c0:	bl	407598 <printf@plt+0x60f8>
  4103c4:	mov	w24, #0x1c                  	// #28
  4103c8:	b	40ff94 <printf@plt+0xeaf4>
  4103cc:	mov	w0, #0x18                  	// #24
  4103d0:	bl	4122e4 <_Znwm@@Base>
  4103d4:	mov	x21, x0
  4103d8:	bl	407510 <printf@plt+0x6070>
  4103dc:	mov	w24, #0x1d                  	// #29
  4103e0:	b	40ff94 <printf@plt+0xeaf4>
  4103e4:	ldr	x8, [x26]
  4103e8:	mov	w1, #0x2                   	// #2
  4103ec:	add	x0, x8, #0x10
  4103f0:	bl	40f9d4 <printf@plt+0xe534>
  4103f4:	ldr	x21, [x26]
  4103f8:	mov	w24, #0x1f                  	// #31
  4103fc:	b	40ff94 <printf@plt+0xeaf4>
  410400:	ldr	x8, [x26]
  410404:	mov	w1, wzr
  410408:	add	x0, x8, #0x10
  41040c:	bl	40f9d4 <printf@plt+0xe534>
  410410:	ldr	x21, [x26]
  410414:	mov	w24, #0x20                  	// #32
  410418:	b	40ff94 <printf@plt+0xeaf4>
  41041c:	ldr	x8, [x26]
  410420:	mov	w1, #0x1                   	// #1
  410424:	add	x0, x8, #0x10
  410428:	bl	40f9d4 <printf@plt+0xe534>
  41042c:	ldr	x21, [x26]
  410430:	mov	w24, #0x21                  	// #33
  410434:	b	40ff94 <printf@plt+0xeaf4>
  410438:	ldr	x8, [x26]
  41043c:	mov	w1, #0x2                   	// #2
  410440:	add	x0, x8, #0x10
  410444:	bl	40f9d4 <printf@plt+0xe534>
  410448:	ldr	x21, [x26]
  41044c:	mov	w24, #0x22                  	// #34
  410450:	b	40ff94 <printf@plt+0xeaf4>
  410454:	ldur	x21, [x26, #-8]
  410458:	mov	w24, #0x23                  	// #35
  41045c:	b	40ff94 <printf@plt+0xeaf4>
  410460:	ldp	x0, x1, [x26, #-24]
  410464:	ldr	x2, [x26]
  410468:	bl	40dc60 <printf@plt+0xc7c0>
  41046c:	mov	x21, x0
  410470:	mov	w24, #0x24                  	// #36
  410474:	b	40ff94 <printf@plt+0xeaf4>
  410478:	ldur	x0, [x26, #-16]
  41047c:	ldr	x1, [x26]
  410480:	bl	40bf98 <printf@plt+0xaaf8>
  410484:	mov	x21, x0
  410488:	mov	w24, #0x29                  	// #41
  41048c:	b	40ff94 <printf@plt+0xeaf4>
  410490:	ldur	x0, [x26, #-16]
  410494:	ldr	x1, [x26]
  410498:	bl	40c78c <printf@plt+0xb2ec>
  41049c:	mov	x21, x0
  4104a0:	mov	w24, #0x2a                  	// #42
  4104a4:	b	40ff94 <printf@plt+0xeaf4>
  4104a8:	mov	w0, #0x20                  	// #32
  4104ac:	bl	4122e4 <_Znwm@@Base>
  4104b0:	mov	x21, x0
  4104b4:	bl	406960 <printf@plt+0x54c0>
  4104b8:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4104bc:	mov	x1, x0
  4104c0:	ldr	x2, [x26]
  4104c4:	mov	x0, x21
  4104c8:	bl	40d198 <printf@plt+0xbcf8>
  4104cc:	mov	w24, #0x2b                  	// #43
  4104d0:	b	40ff94 <printf@plt+0xeaf4>
  4104d4:	mov	w0, #0x20                  	// #32
  4104d8:	bl	4122e4 <_Znwm@@Base>
  4104dc:	mov	x21, x0
  4104e0:	bl	40697c <printf@plt+0x54dc>
  4104e4:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4104e8:	mov	x1, x0
  4104ec:	ldr	x2, [x26]
  4104f0:	mov	x0, x21
  4104f4:	bl	40d198 <printf@plt+0xbcf8>
  4104f8:	mov	w24, #0x2c                  	// #44
  4104fc:	b	40ff94 <printf@plt+0xeaf4>
  410500:	mov	w0, #0x20                  	// #32
  410504:	bl	4122e4 <_Znwm@@Base>
  410508:	mov	x21, x0
  41050c:	bl	406944 <printf@plt+0x54a4>
  410510:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  410514:	mov	x1, x0
  410518:	ldr	x2, [x26]
  41051c:	mov	x0, x21
  410520:	bl	40d198 <printf@plt+0xbcf8>
  410524:	mov	w24, #0x2d                  	// #45
  410528:	b	40ff94 <printf@plt+0xeaf4>
  41052c:	mov	w0, #0x20                  	// #32
  410530:	bl	4122e4 <_Znwm@@Base>
  410534:	ldp	x1, x2, [x26, #-8]
  410538:	mov	x21, x0
  41053c:	bl	40cf34 <printf@plt+0xba94>
  410540:	mov	w24, #0x30                  	// #48
  410544:	b	40ff94 <printf@plt+0xeaf4>
  410548:	mov	w0, #0x20                  	// #32
  41054c:	bl	4122e4 <_Znwm@@Base>
  410550:	ldur	w1, [x26, #-8]
  410554:	ldr	x2, [x26]
  410558:	mov	x21, x0
  41055c:	bl	40d808 <printf@plt+0xc368>
  410560:	mov	w24, #0x31                  	// #49
  410564:	b	40ff94 <printf@plt+0xeaf4>
  410568:	mov	w0, #0x20                  	// #32
  41056c:	bl	4122e4 <_Znwm@@Base>
  410570:	ldur	w1, [x26, #-8]
  410574:	ldr	x2, [x26]
  410578:	mov	x21, x0
  41057c:	bl	40d628 <printf@plt+0xc188>
  410580:	mov	w24, #0x33                  	// #51
  410584:	b	40ff94 <printf@plt+0xeaf4>
  410588:	mov	w0, #0x20                  	// #32
  41058c:	bl	4122e4 <_Znwm@@Base>
  410590:	ldur	w8, [x26, #-8]
  410594:	ldr	x2, [x26]
  410598:	mov	x21, x0
  41059c:	neg	w1, w8
  4105a0:	bl	40d628 <printf@plt+0xc188>
  4105a4:	mov	w24, #0x34                  	// #52
  4105a8:	b	40ff94 <printf@plt+0xeaf4>
  4105ac:	mov	w0, #0x18                  	// #24
  4105b0:	bl	4122e4 <_Znwm@@Base>
  4105b4:	ldr	x1, [x26]
  4105b8:	mov	x21, x0
  4105bc:	bl	40d9a8 <printf@plt+0xc508>
  4105c0:	mov	w24, #0x36                  	// #54
  4105c4:	b	40ff94 <printf@plt+0xeaf4>
  4105c8:	ldp	x0, x1, [x26, #-8]
  4105cc:	bl	40fa4c <printf@plt+0xe5ac>
  4105d0:	mov	x21, x0
  4105d4:	mov	w24, #0x37                  	// #55
  4105d8:	b	40ff94 <printf@plt+0xeaf4>
  4105dc:	mov	w0, #0x30                  	// #48
  4105e0:	bl	4122e4 <_Znwm@@Base>
  4105e4:	ldr	x1, [x26]
  4105e8:	mov	x21, x0
  4105ec:	bl	40eca8 <printf@plt+0xd808>
  4105f0:	mov	w24, #0x39                  	// #57
  4105f4:	b	40ff94 <printf@plt+0xeaf4>
  4105f8:	ldur	x8, [x26, #-16]
  4105fc:	ldr	x1, [x26]
  410600:	add	x0, x8, #0x10
  410604:	bl	407098 <printf@plt+0x5bf8>
  410608:	ldur	x21, [x26, #-16]
  41060c:	mov	w24, #0x3a                  	// #58
  410610:	b	40ff94 <printf@plt+0xeaf4>
  410614:	ldur	x8, [x26, #-8]
  410618:	ldur	w1, [x26, #-24]
  41061c:	add	x0, x8, #0x10
  410620:	bl	40f9dc <printf@plt+0xe53c>
  410624:	ldur	x21, [x26, #-8]
  410628:	mov	w24, #0x3c                  	// #60
  41062c:	b	40ff94 <printf@plt+0xeaf4>
  410630:	mov	w0, #0x20                  	// #32
  410634:	bl	4122e4 <_Znwm@@Base>
  410638:	ldr	x1, [x26]
  41063c:	mov	x21, x0
  410640:	bl	40f598 <printf@plt+0xe0f8>
  410644:	mov	w24, #0x3d                  	// #61
  410648:	b	40ff94 <printf@plt+0xeaf4>
  41064c:	ldp	x0, x1, [x26, #-8]
  410650:	bl	40f720 <printf@plt+0xe280>
  410654:	ldur	x21, [x26, #-8]
  410658:	mov	w24, #0x3e                  	// #62
  41065c:	b	40ff94 <printf@plt+0xeaf4>
  410660:	mov	w0, #0x20                  	// #32
  410664:	bl	4122e4 <_Znwm@@Base>
  410668:	ldr	x1, [x26]
  41066c:	mov	x21, x0
  410670:	bl	40f9a8 <printf@plt+0xe508>
  410674:	mov	w24, #0x3f                  	// #63
  410678:	b	40ff94 <printf@plt+0xeaf4>
  41067c:	ldur	x0, [x26, #-16]
  410680:	ldr	x1, [x26]
  410684:	bl	407098 <printf@plt+0x5bf8>
  410688:	ldur	x21, [x26, #-16]
  41068c:	mov	w24, #0x40                  	// #64
  410690:	b	40ff94 <printf@plt+0xeaf4>
  410694:	ldur	x21, [x26, #-8]
  410698:	mov	w24, #0x41                  	// #65
  41069c:	b	40ff94 <printf@plt+0xeaf4>
  4106a0:	ldur	x0, [x26, #-8]
  4106a4:	ldur	w1, [x26, #-24]
  4106a8:	bl	40f9dc <printf@plt+0xe53c>
  4106ac:	ldur	x21, [x26, #-8]
  4106b0:	mov	w24, #0x42                  	// #66
  4106b4:	b	40ff94 <printf@plt+0xeaf4>
  4106b8:	ldr	x0, [x26]
  4106bc:	mov	w1, #0x2                   	// #2
  4106c0:	bl	40f9d4 <printf@plt+0xe534>
  4106c4:	ldr	x21, [x26]
  4106c8:	mov	w24, #0x43                  	// #67
  4106cc:	b	40ff94 <printf@plt+0xeaf4>
  4106d0:	ldr	x0, [x26]
  4106d4:	mov	w1, wzr
  4106d8:	bl	40f9d4 <printf@plt+0xe534>
  4106dc:	ldr	x21, [x26]
  4106e0:	mov	w24, #0x44                  	// #68
  4106e4:	b	40ff94 <printf@plt+0xeaf4>
  4106e8:	ldr	x21, [x26]
  4106ec:	mov	w24, #0x47                  	// #71
  4106f0:	b	40ff94 <printf@plt+0xeaf4>
  4106f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x2c6c>
  4106f8:	add	x0, x0, #0x92d
  4106fc:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  410700:	mov	x21, x0
  410704:	mov	w24, #0x4b                  	// #75
  410708:	b	40ff94 <printf@plt+0xeaf4>
  41070c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410710:	add	x0, x0, #0xa07
  410714:	bl	4066fc <printf@plt+0x525c>
  410718:	mov	w20, #0x2                   	// #2
  41071c:	b	410794 <printf@plt+0xf2f4>
  410720:	mov	w20, wzr
  410724:	b	410794 <printf@plt+0xf2f4>
  410728:	ldr	w8, [sp]
  41072c:	cmp	w8, #0x3
  410730:	b.eq	410764 <printf@plt+0xf2c4>  // b.none
  410734:	cbnz	w8, 410788 <printf@plt+0xf2e8>
  410738:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x22a8>
  41073c:	ldr	w8, [x9, #1672]
  410740:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410744:	add	x0, x0, #0x9fa
  410748:	add	w8, w8, #0x1
  41074c:	str	w8, [x9, #1672]
  410750:	bl	4066fc <printf@plt+0x525c>
  410754:	b	410788 <printf@plt+0xf2e8>
  410758:	mov	w20, #0x1                   	// #1
  41075c:	mov	x19, x21
  410760:	b	4107a0 <printf@plt+0xf300>
  410764:	ldr	w8, [x25, #1656]
  410768:	cmp	w8, #0x0
  41076c:	b.le	41077c <printf@plt+0xf2dc>
  410770:	mov	w8, #0xfffffffe            	// #-2
  410774:	str	w8, [x25, #1656]
  410778:	b	410788 <printf@plt+0xf2e8>
  41077c:	cbnz	w8, 410788 <printf@plt+0xf2e8>
  410780:	b	410790 <printf@plt+0xf2f0>
  410784:	sub	x27, x27, #0x2
  410788:	cmp	x19, x27
  41078c:	b.ne	410784 <printf@plt+0xf2e4>  // b.any
  410790:	mov	w20, #0x1                   	// #1
  410794:	add	x8, sp, #0x648
  410798:	cmp	x19, x8
  41079c:	b.eq	4107a8 <printf@plt+0xf308>  // b.none
  4107a0:	mov	x0, x19
  4107a4:	bl	401280 <free@plt>
  4107a8:	mov	w0, w20
  4107ac:	add	sp, sp, #0x7e0
  4107b0:	ldp	x20, x19, [sp, #80]
  4107b4:	ldp	x22, x21, [sp, #64]
  4107b8:	ldp	x24, x23, [sp, #48]
  4107bc:	ldp	x26, x25, [sp, #32]
  4107c0:	ldp	x28, x27, [sp, #16]
  4107c4:	ldp	x29, x30, [sp], #96
  4107c8:	ret
  4107cc:	b	410818 <printf@plt+0xf378>
  4107d0:	b	410818 <printf@plt+0xf378>
  4107d4:	b	410818 <printf@plt+0xf378>
  4107d8:	b	410818 <printf@plt+0xf378>
  4107dc:	b	410818 <printf@plt+0xf378>
  4107e0:	b	410818 <printf@plt+0xf378>
  4107e4:	b	410818 <printf@plt+0xf378>
  4107e8:	b	410818 <printf@plt+0xf378>
  4107ec:	b	410818 <printf@plt+0xf378>
  4107f0:	b	410818 <printf@plt+0xf378>
  4107f4:	b	410818 <printf@plt+0xf378>
  4107f8:	b	410818 <printf@plt+0xf378>
  4107fc:	b	410818 <printf@plt+0xf378>
  410800:	b	410818 <printf@plt+0xf378>
  410804:	b	410818 <printf@plt+0xf378>
  410808:	b	410818 <printf@plt+0xf378>
  41080c:	b	410818 <printf@plt+0xf378>
  410810:	b	410818 <printf@plt+0xf378>
  410814:	b	410818 <printf@plt+0xf378>
  410818:	mov	x19, x0
  41081c:	mov	x0, x21
  410820:	bl	412388 <_ZdlPv@@Base>
  410824:	mov	x0, x19
  410828:	bl	401440 <_Unwind_Resume@plt>
  41082c:	stp	x29, x30, [sp, #-48]!
  410830:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410834:	ldr	x2, [x8, #592]
  410838:	str	x21, [sp, #16]
  41083c:	stp	x20, x19, [sp, #32]
  410840:	mov	x19, x1
  410844:	mov	w20, w0
  410848:	adrp	x21, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41084c:	mov	x29, sp
  410850:	cbz	x2, 410864 <printf@plt+0xf3c4>
  410854:	ldr	x0, [x21, #3416]
  410858:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  41085c:	add	x1, x1, #0xa18
  410860:	bl	401230 <fprintf@plt>
  410864:	ldr	x0, [x21, #3416]
  410868:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  41086c:	add	x1, x1, #0xa1d
  410870:	mov	w2, w20
  410874:	mov	x3, x19
  410878:	bl	401230 <fprintf@plt>
  41087c:	ldr	x0, [x21, #3416]
  410880:	bl	401380 <fflush@plt>
  410884:	bl	4013f0 <abort@plt>
  410888:	movi	v0.2d, #0x0
  41088c:	stp	q0, q0, [x0, #224]
  410890:	stp	q0, q0, [x0, #192]
  410894:	stp	q0, q0, [x0, #160]
  410898:	stp	q0, q0, [x0, #128]
  41089c:	stp	q0, q0, [x0, #96]
  4108a0:	stp	q0, q0, [x0, #64]
  4108a4:	stp	q0, q0, [x0, #32]
  4108a8:	stp	q0, q0, [x0]
  4108ac:	ret
  4108b0:	movi	v0.2d, #0x0
  4108b4:	stp	q0, q0, [x0, #224]
  4108b8:	stp	q0, q0, [x0, #192]
  4108bc:	stp	q0, q0, [x0, #160]
  4108c0:	stp	q0, q0, [x0, #128]
  4108c4:	stp	q0, q0, [x0, #96]
  4108c8:	stp	q0, q0, [x0, #64]
  4108cc:	stp	q0, q0, [x0, #32]
  4108d0:	stp	q0, q0, [x0]
  4108d4:	ret
  4108d8:	movi	v0.2d, #0x0
  4108dc:	stp	q0, q0, [x0, #224]
  4108e0:	stp	q0, q0, [x0, #192]
  4108e4:	stp	q0, q0, [x0, #160]
  4108e8:	stp	q0, q0, [x0, #128]
  4108ec:	stp	q0, q0, [x0, #96]
  4108f0:	stp	q0, q0, [x0, #64]
  4108f4:	stp	q0, q0, [x0, #32]
  4108f8:	stp	q0, q0, [x0]
  4108fc:	ldrb	w8, [x1]
  410900:	cbz	w8, 41091c <printf@plt+0xf47c>
  410904:	add	x9, x1, #0x1
  410908:	mov	w10, #0x1                   	// #1
  41090c:	and	x8, x8, #0xff
  410910:	strb	w10, [x0, x8]
  410914:	ldrb	w8, [x9], #1
  410918:	cbnz	w8, 41090c <printf@plt+0xf46c>
  41091c:	ret
  410920:	movi	v0.2d, #0x0
  410924:	stp	q0, q0, [x0, #224]
  410928:	stp	q0, q0, [x0, #192]
  41092c:	stp	q0, q0, [x0, #160]
  410930:	stp	q0, q0, [x0, #128]
  410934:	stp	q0, q0, [x0, #96]
  410938:	stp	q0, q0, [x0, #64]
  41093c:	stp	q0, q0, [x0, #32]
  410940:	stp	q0, q0, [x0]
  410944:	ldrb	w8, [x1]
  410948:	cbz	w8, 410964 <printf@plt+0xf4c4>
  41094c:	add	x9, x1, #0x1
  410950:	mov	w10, #0x1                   	// #1
  410954:	and	x8, x8, #0xff
  410958:	strb	w10, [x0, x8]
  41095c:	ldrb	w8, [x9], #1
  410960:	cbnz	w8, 410954 <printf@plt+0xf4b4>
  410964:	ret
  410968:	ret
  41096c:	add	x8, x1, #0x100
  410970:	cmp	x0, x8
  410974:	b.cs	4109ac <printf@plt+0xf50c>  // b.hs, b.nlast
  410978:	add	x8, x0, #0x100
  41097c:	cmp	x1, x8
  410980:	b.cs	4109ac <printf@plt+0xf50c>  // b.hs, b.nlast
  410984:	mov	x8, xzr
  410988:	mov	w9, #0x1                   	// #1
  41098c:	b	41099c <printf@plt+0xf4fc>
  410990:	add	x8, x8, #0x1
  410994:	cmp	x8, #0x100
  410998:	b.eq	410a90 <printf@plt+0xf5f0>  // b.none
  41099c:	ldrb	w10, [x1, x8]
  4109a0:	cbz	w10, 410990 <printf@plt+0xf4f0>
  4109a4:	strb	w9, [x0, x8]
  4109a8:	b	410990 <printf@plt+0xf4f0>
  4109ac:	mov	x8, xzr
  4109b0:	add	x9, x0, #0x7
  4109b4:	mov	w10, #0x1                   	// #1
  4109b8:	b	4109c8 <printf@plt+0xf528>
  4109bc:	add	x8, x8, #0x8
  4109c0:	cmp	x8, #0x100
  4109c4:	b.eq	410a90 <printf@plt+0xf5f0>  // b.none
  4109c8:	ldr	d0, [x1, x8]
  4109cc:	cmeq	v0.8b, v0.8b, #0
  4109d0:	mvn	v0.8b, v0.8b
  4109d4:	umov	w11, v0.b[0]
  4109d8:	tbnz	w11, #0, 410a18 <printf@plt+0xf578>
  4109dc:	umov	w11, v0.b[1]
  4109e0:	tbnz	w11, #0, 410a28 <printf@plt+0xf588>
  4109e4:	umov	w11, v0.b[2]
  4109e8:	tbnz	w11, #0, 410a38 <printf@plt+0xf598>
  4109ec:	umov	w11, v0.b[3]
  4109f0:	tbnz	w11, #0, 410a48 <printf@plt+0xf5a8>
  4109f4:	umov	w11, v0.b[4]
  4109f8:	tbnz	w11, #0, 410a58 <printf@plt+0xf5b8>
  4109fc:	umov	w11, v0.b[5]
  410a00:	tbnz	w11, #0, 410a68 <printf@plt+0xf5c8>
  410a04:	umov	w11, v0.b[6]
  410a08:	tbnz	w11, #0, 410a78 <printf@plt+0xf5d8>
  410a0c:	umov	w11, v0.b[7]
  410a10:	tbz	w11, #0, 4109bc <printf@plt+0xf51c>
  410a14:	b	410a88 <printf@plt+0xf5e8>
  410a18:	add	x11, x9, x8
  410a1c:	sturb	w10, [x11, #-7]
  410a20:	umov	w11, v0.b[1]
  410a24:	tbz	w11, #0, 4109e4 <printf@plt+0xf544>
  410a28:	add	x11, x9, x8
  410a2c:	sturb	w10, [x11, #-6]
  410a30:	umov	w11, v0.b[2]
  410a34:	tbz	w11, #0, 4109ec <printf@plt+0xf54c>
  410a38:	add	x11, x9, x8
  410a3c:	sturb	w10, [x11, #-5]
  410a40:	umov	w11, v0.b[3]
  410a44:	tbz	w11, #0, 4109f4 <printf@plt+0xf554>
  410a48:	add	x11, x9, x8
  410a4c:	sturb	w10, [x11, #-4]
  410a50:	umov	w11, v0.b[4]
  410a54:	tbz	w11, #0, 4109fc <printf@plt+0xf55c>
  410a58:	add	x11, x9, x8
  410a5c:	sturb	w10, [x11, #-3]
  410a60:	umov	w11, v0.b[5]
  410a64:	tbz	w11, #0, 410a04 <printf@plt+0xf564>
  410a68:	add	x11, x9, x8
  410a6c:	sturb	w10, [x11, #-2]
  410a70:	umov	w11, v0.b[6]
  410a74:	tbz	w11, #0, 410a0c <printf@plt+0xf56c>
  410a78:	add	x11, x9, x8
  410a7c:	sturb	w10, [x11, #-1]
  410a80:	umov	w11, v0.b[7]
  410a84:	tbz	w11, #0, 4109bc <printf@plt+0xf51c>
  410a88:	strb	w10, [x9, x8]
  410a8c:	b	4109bc <printf@plt+0xf51c>
  410a90:	ret
  410a94:	stp	x29, x30, [sp, #-96]!
  410a98:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410a9c:	ldr	w9, [x8, #396]
  410aa0:	stp	x28, x27, [sp, #16]
  410aa4:	stp	x26, x25, [sp, #32]
  410aa8:	stp	x24, x23, [sp, #48]
  410aac:	stp	x22, x21, [sp, #64]
  410ab0:	stp	x20, x19, [sp, #80]
  410ab4:	mov	x29, sp
  410ab8:	cbz	w9, 410ad8 <printf@plt+0xf638>
  410abc:	ldp	x20, x19, [sp, #80]
  410ac0:	ldp	x22, x21, [sp, #64]
  410ac4:	ldp	x24, x23, [sp, #48]
  410ac8:	ldp	x26, x25, [sp, #32]
  410acc:	ldp	x28, x27, [sp, #16]
  410ad0:	ldp	x29, x30, [sp], #96
  410ad4:	ret
  410ad8:	mov	w9, #0x1                   	// #1
  410adc:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410ae0:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410ae4:	adrp	x24, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410ae8:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410aec:	adrp	x26, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410af0:	adrp	x27, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410af4:	adrp	x28, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410af8:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410afc:	adrp	x18, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410b00:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410b04:	str	w9, [x8, #396]
  410b08:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410b0c:	mov	x19, xzr
  410b10:	add	x22, x22, #0x68c
  410b14:	add	x23, x23, #0x78c
  410b18:	add	x24, x24, #0x88c
  410b1c:	add	x25, x25, #0x98c
  410b20:	add	x26, x26, #0xa8c
  410b24:	add	x27, x27, #0xb8c
  410b28:	add	x28, x28, #0xc8c
  410b2c:	add	x20, x20, #0xd8c
  410b30:	add	x18, x18, #0xe8c
  410b34:	add	x21, x21, #0xf8c
  410b38:	add	x9, x9, #0x8c
  410b3c:	b	410b7c <printf@plt+0xf6dc>
  410b40:	mov	w8, wzr
  410b44:	strb	wzr, [x22, x19]
  410b48:	strb	wzr, [x23, x19]
  410b4c:	strb	wzr, [x24, x19]
  410b50:	strb	wzr, [x25, x19]
  410b54:	strb	wzr, [x26, x19]
  410b58:	strb	wzr, [x27, x19]
  410b5c:	strb	wzr, [x28, x19]
  410b60:	strb	wzr, [x20, x19]
  410b64:	strb	wzr, [x18, x19]
  410b68:	strb	wzr, [x21, x19]
  410b6c:	strb	w8, [x9, x19]
  410b70:	add	x19, x19, #0x1
  410b74:	cmp	x19, #0x100
  410b78:	b.eq	410abc <printf@plt+0xf61c>  // b.none
  410b7c:	tst	x19, #0x7fffff80
  410b80:	b.ne	410b40 <printf@plt+0xf6a0>  // b.any
  410b84:	bl	401350 <__ctype_b_loc@plt>
  410b88:	ldr	x8, [x0]
  410b8c:	lsl	x9, x19, #1
  410b90:	adrp	x18, 433000 <stderr@@GLIBC_2.17+0x22a8>
  410b94:	add	x18, x18, #0xe8c
  410b98:	ldrh	w8, [x8, x9]
  410b9c:	ubfx	w8, w8, #10, #1
  410ba0:	strb	w8, [x22, x19]
  410ba4:	ldr	x8, [x0]
  410ba8:	add	x8, x8, x9
  410bac:	ldrb	w8, [x8, #1]
  410bb0:	and	w8, w8, #0x1
  410bb4:	strb	w8, [x23, x19]
  410bb8:	ldr	x8, [x0]
  410bbc:	ldrh	w8, [x8, x9]
  410bc0:	ubfx	w8, w8, #9, #1
  410bc4:	strb	w8, [x24, x19]
  410bc8:	ldr	x8, [x0]
  410bcc:	ldrh	w8, [x8, x9]
  410bd0:	ubfx	w8, w8, #11, #1
  410bd4:	strb	w8, [x25, x19]
  410bd8:	ldr	x8, [x0]
  410bdc:	ldrh	w8, [x8, x9]
  410be0:	ubfx	w8, w8, #12, #1
  410be4:	strb	w8, [x26, x19]
  410be8:	ldr	x8, [x0]
  410bec:	ldrh	w8, [x8, x9]
  410bf0:	ubfx	w8, w8, #13, #1
  410bf4:	strb	w8, [x27, x19]
  410bf8:	ldr	x8, [x0]
  410bfc:	ldrb	w8, [x8, x9]
  410c00:	ubfx	w8, w8, #2, #1
  410c04:	strb	w8, [x28, x19]
  410c08:	ldr	x8, [x0]
  410c0c:	ldrb	w8, [x8, x9]
  410c10:	ubfx	w8, w8, #3, #1
  410c14:	strb	w8, [x20, x19]
  410c18:	ldr	x8, [x0]
  410c1c:	ldrh	w8, [x8, x9]
  410c20:	ubfx	w8, w8, #14, #1
  410c24:	strb	w8, [x18, x19]
  410c28:	ldr	x8, [x0]
  410c2c:	ldrh	w8, [x8, x9]
  410c30:	lsr	w8, w8, #15
  410c34:	strb	w8, [x21, x19]
  410c38:	ldr	x8, [x0]
  410c3c:	ldrb	w8, [x8, x9]
  410c40:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410c44:	add	x9, x9, #0x8c
  410c48:	ubfx	w8, w8, #1, #1
  410c4c:	b	410b6c <printf@plt+0xf6cc>
  410c50:	stp	x29, x30, [sp, #-16]!
  410c54:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410c58:	add	x0, x0, #0xa46
  410c5c:	mov	x29, sp
  410c60:	bl	401400 <getenv@plt>
  410c64:	cbz	x0, 410c70 <printf@plt+0xf7d0>
  410c68:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410c6c:	str	x0, [x8, #3096]
  410c70:	ldp	x29, x30, [sp], #16
  410c74:	ret
  410c78:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410c7c:	mov	w8, #0x1                   	// #1
  410c80:	add	x9, x9, #0xa6b
  410c84:	cmp	x1, #0x0
  410c88:	str	w8, [x0]
  410c8c:	csel	x8, x9, x1, eq  // eq = none
  410c90:	str	x8, [x0, #8]
  410c94:	ret
  410c98:	str	wzr, [x0]
  410c9c:	ret
  410ca0:	mov	w8, #0x3                   	// #3
  410ca4:	str	w8, [x0]
  410ca8:	str	w1, [x0, #8]
  410cac:	ret
  410cb0:	mov	w8, #0x4                   	// #4
  410cb4:	str	w8, [x0]
  410cb8:	str	w1, [x0, #8]
  410cbc:	ret
  410cc0:	mov	w8, #0x2                   	// #2
  410cc4:	str	w8, [x0]
  410cc8:	strb	w1, [x0, #8]
  410ccc:	ret
  410cd0:	mov	w8, #0x2                   	// #2
  410cd4:	str	w8, [x0]
  410cd8:	strb	w1, [x0, #8]
  410cdc:	ret
  410ce0:	mov	w8, #0x5                   	// #5
  410ce4:	str	w8, [x0]
  410ce8:	str	d0, [x0, #8]
  410cec:	ret
  410cf0:	ldr	w8, [x0]
  410cf4:	cmp	w8, #0x0
  410cf8:	cset	w0, eq  // eq = none
  410cfc:	ret
  410d00:	stp	x29, x30, [sp, #-16]!
  410d04:	mov	x29, sp
  410d08:	ldr	w8, [x0]
  410d0c:	sub	w8, w8, #0x1
  410d10:	cmp	w8, #0x4
  410d14:	b.hi	410d44 <printf@plt+0xf8a4>  // b.pmore
  410d18:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410d1c:	add	x9, x9, #0xa57
  410d20:	adr	x10, 410d30 <printf@plt+0xf890>
  410d24:	ldrb	w11, [x9, x8]
  410d28:	add	x10, x10, x11, lsl #2
  410d2c:	br	x10
  410d30:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410d34:	ldrb	w0, [x0, #8]
  410d38:	ldr	x1, [x8, #3416]
  410d3c:	ldp	x29, x30, [sp], #16
  410d40:	b	401240 <putc@plt>
  410d44:	ldp	x29, x30, [sp], #16
  410d48:	ret
  410d4c:	ldr	x0, [x0, #8]
  410d50:	b	410d68 <printf@plt+0xf8c8>
  410d54:	ldr	w0, [x0, #8]
  410d58:	bl	41207c <printf@plt+0x10bdc>
  410d5c:	b	410d68 <printf@plt+0xf8c8>
  410d60:	ldr	w0, [x0, #8]
  410d64:	bl	412118 <printf@plt+0x10c78>
  410d68:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410d6c:	ldr	x1, [x8, #3416]
  410d70:	ldp	x29, x30, [sp], #16
  410d74:	b	4011f0 <fputs@plt>
  410d78:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410d7c:	ldr	x8, [x8, #3416]
  410d80:	ldr	d0, [x0, #8]
  410d84:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410d88:	add	x1, x1, #0xa72
  410d8c:	mov	x0, x8
  410d90:	ldp	x29, x30, [sp], #16
  410d94:	b	401230 <fprintf@plt>
  410d98:	stp	x29, x30, [sp, #-80]!
  410d9c:	stp	x26, x25, [sp, #16]
  410da0:	stp	x24, x23, [sp, #32]
  410da4:	stp	x22, x21, [sp, #48]
  410da8:	stp	x20, x19, [sp, #64]
  410dac:	mov	x29, sp
  410db0:	mov	x19, x3
  410db4:	mov	x20, x2
  410db8:	mov	x21, x1
  410dbc:	mov	x23, x0
  410dc0:	cbnz	x0, 410dd4 <printf@plt+0xf934>
  410dc4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410dc8:	add	x1, x1, #0xa75
  410dcc:	mov	w0, #0x62                  	// #98
  410dd0:	bl	41082c <printf@plt+0xf38c>
  410dd4:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410dd8:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410ddc:	add	x22, x22, #0xa75
  410de0:	add	x24, x24, #0xa5c
  410de4:	adrp	x25, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410de8:	b	410df8 <printf@plt+0xf958>
  410dec:	mov	w0, #0x78                  	// #120
  410df0:	mov	x1, x22
  410df4:	bl	41082c <printf@plt+0xf38c>
  410df8:	mov	x26, x23
  410dfc:	ldrb	w0, [x26], #1
  410e00:	cmp	w0, #0x25
  410e04:	b.eq	410e1c <printf@plt+0xf97c>  // b.none
  410e08:	cbz	w0, 410eb0 <printf@plt+0xfa10>
  410e0c:	ldr	x1, [x25, #3416]
  410e10:	bl	401240 <putc@plt>
  410e14:	mov	x23, x26
  410e18:	b	410df8 <printf@plt+0xf958>
  410e1c:	ldrb	w8, [x23, #1]
  410e20:	add	x23, x23, #0x2
  410e24:	sub	w8, w8, #0x25
  410e28:	cmp	w8, #0xe
  410e2c:	b.hi	410dec <printf@plt+0xf94c>  // b.pmore
  410e30:	adr	x9, 410dec <printf@plt+0xf94c>
  410e34:	ldrb	w10, [x24, x8]
  410e38:	add	x9, x9, x10, lsl #2
  410e3c:	br	x9
  410e40:	ldr	w8, [x21]
  410e44:	cbnz	w8, 410e54 <printf@plt+0xf9b4>
  410e48:	mov	w0, #0x6c                  	// #108
  410e4c:	mov	x1, x22
  410e50:	bl	41082c <printf@plt+0xf38c>
  410e54:	mov	x0, x21
  410e58:	bl	410d00 <printf@plt+0xf860>
  410e5c:	b	410df8 <printf@plt+0xf958>
  410e60:	ldr	w8, [x20]
  410e64:	cbnz	w8, 410e74 <printf@plt+0xf9d4>
  410e68:	mov	w0, #0x70                  	// #112
  410e6c:	mov	x1, x22
  410e70:	bl	41082c <printf@plt+0xf38c>
  410e74:	mov	x0, x20
  410e78:	bl	410d00 <printf@plt+0xf860>
  410e7c:	b	410df8 <printf@plt+0xf958>
  410e80:	ldr	w8, [x19]
  410e84:	cbnz	w8, 410e94 <printf@plt+0xf9f4>
  410e88:	mov	w0, #0x74                  	// #116
  410e8c:	mov	x1, x22
  410e90:	bl	41082c <printf@plt+0xf38c>
  410e94:	mov	x0, x19
  410e98:	bl	410d00 <printf@plt+0xf860>
  410e9c:	b	410df8 <printf@plt+0xf958>
  410ea0:	ldr	x1, [x25, #3416]
  410ea4:	mov	w0, #0x25                  	// #37
  410ea8:	bl	401340 <fputc@plt>
  410eac:	b	410df8 <printf@plt+0xf958>
  410eb0:	ldp	x20, x19, [sp, #64]
  410eb4:	ldp	x22, x21, [sp, #48]
  410eb8:	ldp	x24, x23, [sp, #32]
  410ebc:	ldp	x26, x25, [sp, #16]
  410ec0:	ldp	x29, x30, [sp], #80
  410ec4:	ret
  410ec8:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410ecc:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410ed0:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410ed4:	ldr	x8, [x8, #424]
  410ed8:	mov	x6, x2
  410edc:	mov	x5, x1
  410ee0:	ldr	x1, [x9, #432]
  410ee4:	ldr	w2, [x10, #540]
  410ee8:	mov	x7, x3
  410eec:	mov	w3, #0x1                   	// #1
  410ef0:	mov	x4, x0
  410ef4:	mov	x0, x8
  410ef8:	b	410f84 <printf@plt+0xfae4>
  410efc:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410f00:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410f04:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410f08:	ldr	x8, [x8, #424]
  410f0c:	mov	x6, x2
  410f10:	mov	x5, x1
  410f14:	ldr	x1, [x9, #432]
  410f18:	ldr	w2, [x10, #540]
  410f1c:	mov	x7, x3
  410f20:	mov	x4, x0
  410f24:	mov	x0, x8
  410f28:	mov	w3, wzr
  410f2c:	b	410f84 <printf@plt+0xfae4>
  410f30:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410f34:	adrp	x9, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410f38:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410f3c:	ldr	x8, [x8, #424]
  410f40:	mov	x6, x2
  410f44:	mov	x5, x1
  410f48:	ldr	x1, [x9, #432]
  410f4c:	ldr	w2, [x10, #540]
  410f50:	mov	x7, x3
  410f54:	mov	w3, #0x2                   	// #2
  410f58:	mov	x4, x0
  410f5c:	mov	x0, x8
  410f60:	b	410f84 <printf@plt+0xfae4>
  410f64:	mov	x7, x5
  410f68:	mov	x6, x4
  410f6c:	mov	x5, x3
  410f70:	mov	x4, x2
  410f74:	mov	w2, w1
  410f78:	mov	w3, #0x1                   	// #1
  410f7c:	mov	x1, xzr
  410f80:	b	410f84 <printf@plt+0xfae4>
  410f84:	stp	x29, x30, [sp, #-96]!
  410f88:	str	x27, [sp, #16]
  410f8c:	stp	x26, x25, [sp, #32]
  410f90:	stp	x24, x23, [sp, #48]
  410f94:	stp	x22, x21, [sp, #64]
  410f98:	stp	x20, x19, [sp, #80]
  410f9c:	mov	x29, sp
  410fa0:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  410fa4:	mov	w24, w2
  410fa8:	ldr	x2, [x8, #592]
  410fac:	mov	x20, x7
  410fb0:	mov	x21, x6
  410fb4:	mov	x22, x5
  410fb8:	mov	x23, x4
  410fbc:	mov	w19, w3
  410fc0:	mov	x25, x1
  410fc4:	mov	x26, x0
  410fc8:	adrp	x27, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410fcc:	cbnz	x2, 410fdc <printf@plt+0xfb3c>
  410fd0:	mov	w8, wzr
  410fd4:	cbnz	x26, 410ff4 <printf@plt+0xfb54>
  410fd8:	b	411038 <printf@plt+0xfb98>
  410fdc:	ldr	x0, [x27, #3416]
  410fe0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  410fe4:	add	x1, x1, #0xa92
  410fe8:	bl	401230 <fprintf@plt>
  410fec:	mov	w8, #0x1                   	// #1
  410ff0:	cbz	x26, 411038 <printf@plt+0xfb98>
  410ff4:	tbnz	w24, #31, 411038 <printf@plt+0xfb98>
  410ff8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  410ffc:	add	x1, x1, #0x5b8
  411000:	mov	x0, x26
  411004:	bl	4013c0 <strcmp@plt>
  411008:	mov	w8, w0
  41100c:	ldr	x0, [x27, #3416]
  411010:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411014:	add	x9, x9, #0xa96
  411018:	cmp	w8, #0x0
  41101c:	csel	x2, x9, x26, eq  // eq = none
  411020:	cbnz	x25, 41105c <printf@plt+0xfbbc>
  411024:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411028:	add	x1, x1, #0xab3
  41102c:	mov	w3, w24
  411030:	bl	401230 <fprintf@plt>
  411034:	b	411070 <printf@plt+0xfbd0>
  411038:	cbnz	w8, 411070 <printf@plt+0xfbd0>
  41103c:	cbz	w19, 411080 <printf@plt+0xfbe0>
  411040:	cmp	w19, #0x2
  411044:	b.ne	4110a4 <printf@plt+0xfc04>  // b.any
  411048:	ldr	x3, [x27, #3416]
  41104c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411050:	add	x0, x0, #0xaba
  411054:	mov	w1, #0xc                   	// #12
  411058:	b	411090 <printf@plt+0xfbf0>
  41105c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411060:	add	x1, x1, #0xaa7
  411064:	mov	x3, x25
  411068:	mov	w4, w24
  41106c:	bl	401230 <fprintf@plt>
  411070:	ldr	x1, [x27, #3416]
  411074:	mov	w0, #0x20                  	// #32
  411078:	bl	401340 <fputc@plt>
  41107c:	cbnz	w19, 411040 <printf@plt+0xfba0>
  411080:	ldr	x3, [x27, #3416]
  411084:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411088:	add	x0, x0, #0xac7
  41108c:	mov	w1, #0x8                   	// #8
  411090:	mov	w2, #0x1                   	// #1
  411094:	bl	401430 <fwrite@plt>
  411098:	ldr	x1, [x27, #3416]
  41109c:	mov	w0, #0x20                  	// #32
  4110a0:	bl	401340 <fputc@plt>
  4110a4:	mov	x0, x23
  4110a8:	mov	x1, x22
  4110ac:	mov	x2, x21
  4110b0:	mov	x3, x20
  4110b4:	bl	410d98 <printf@plt+0xf8f8>
  4110b8:	ldr	x1, [x27, #3416]
  4110bc:	mov	w0, #0xa                   	// #10
  4110c0:	bl	401340 <fputc@plt>
  4110c4:	ldr	x0, [x27, #3416]
  4110c8:	bl	401380 <fflush@plt>
  4110cc:	cmp	w19, #0x2
  4110d0:	b.ne	4110f0 <printf@plt+0xfc50>  // b.any
  4110d4:	ldp	x20, x19, [sp, #80]
  4110d8:	ldp	x22, x21, [sp, #64]
  4110dc:	ldp	x24, x23, [sp, #48]
  4110e0:	ldp	x26, x25, [sp, #32]
  4110e4:	ldr	x27, [sp, #16]
  4110e8:	ldp	x29, x30, [sp], #96
  4110ec:	b	41114c <printf@plt+0xfcac>
  4110f0:	ldp	x20, x19, [sp, #80]
  4110f4:	ldp	x22, x21, [sp, #64]
  4110f8:	ldp	x24, x23, [sp, #48]
  4110fc:	ldp	x26, x25, [sp, #32]
  411100:	ldr	x27, [sp, #16]
  411104:	ldp	x29, x30, [sp], #96
  411108:	ret
  41110c:	mov	x7, x5
  411110:	mov	x6, x4
  411114:	mov	x5, x3
  411118:	mov	x4, x2
  41111c:	mov	w2, w1
  411120:	mov	x1, xzr
  411124:	mov	w3, wzr
  411128:	b	410f84 <printf@plt+0xfae4>
  41112c:	mov	x7, x5
  411130:	mov	x6, x4
  411134:	mov	x5, x3
  411138:	mov	x4, x2
  41113c:	mov	w2, w1
  411140:	mov	w3, #0x2                   	// #2
  411144:	mov	x1, xzr
  411148:	b	410f84 <printf@plt+0xfae4>
  41114c:	stp	x29, x30, [sp, #-16]!
  411150:	mov	w0, #0x3                   	// #3
  411154:	mov	x29, sp
  411158:	bl	401420 <exit@plt>
  41115c:	sub	sp, sp, #0xd0
  411160:	stp	x29, x30, [sp, #112]
  411164:	stp	x28, x27, [sp, #128]
  411168:	stp	x26, x25, [sp, #144]
  41116c:	stp	x24, x23, [sp, #160]
  411170:	stp	x22, x21, [sp, #176]
  411174:	stp	x20, x19, [sp, #192]
  411178:	ldrb	w8, [x2]
  41117c:	ldr	w9, [x7, #4]
  411180:	add	x29, sp, #0x70
  411184:	cmp	w8, #0x3a
  411188:	csel	w26, wzr, w9, eq  // eq = none
  41118c:	cmp	w0, #0x1
  411190:	b.lt	411850 <printf@plt+0x103b0>  // b.tstop
  411194:	ldr	w23, [x7]
  411198:	mov	x19, x7
  41119c:	mov	w28, w5
  4111a0:	mov	x27, x3
  4111a4:	mov	x24, x2
  4111a8:	mov	w21, w0
  4111ac:	mov	x20, x1
  4111b0:	mov	x22, x4
  4111b4:	str	xzr, [x7, #16]
  4111b8:	stur	x4, [x29, #-24]
  4111bc:	stp	w26, w5, [x29, #-12]
  4111c0:	cbz	w23, 411260 <printf@plt+0xfdc0>
  4111c4:	ldr	w8, [x19, #24]
  4111c8:	cbz	w8, 411268 <printf@plt+0xfdc8>
  4111cc:	mov	x22, x19
  4111d0:	ldr	x25, [x22, #32]!
  4111d4:	cbz	x25, 41136c <printf@plt+0xfecc>
  4111d8:	ldrb	w8, [x25]
  4111dc:	cbz	w8, 41136c <printf@plt+0xfecc>
  4111e0:	cbz	x27, 411954 <printf@plt+0x104b4>
  4111e4:	ldr	x8, [x20, w23, sxtw #3]
  4111e8:	ldrb	w9, [x8, #1]
  4111ec:	str	x8, [sp, #56]
  4111f0:	cmp	w9, #0x2d
  4111f4:	b.eq	411208 <printf@plt+0xfd68>  // b.none
  4111f8:	cbz	w28, 411954 <printf@plt+0x104b4>
  4111fc:	ldr	x8, [sp, #56]
  411200:	ldrb	w8, [x8, #2]
  411204:	cbz	w8, 41193c <printf@plt+0x1049c>
  411208:	sxtw	x10, w23
  41120c:	mov	x26, x25
  411210:	ldrb	w8, [x26]
  411214:	cbz	w8, 41122c <printf@plt+0xfd8c>
  411218:	cmp	w8, #0x3d
  41121c:	b.eq	41122c <printf@plt+0xfd8c>  // b.none
  411220:	add	x26, x26, #0x1
  411224:	ldrb	w8, [x26]
  411228:	cbnz	w8, 411218 <printf@plt+0xfd78>
  41122c:	ldr	x28, [x27]
  411230:	cbz	x28, 4118ec <printf@plt+0x1044c>
  411234:	stp	x24, x22, [sp, #32]
  411238:	mov	w22, wzr
  41123c:	mov	x24, x27
  411240:	sub	x27, x26, x25
  411244:	mov	w8, #0xffffffff            	// #-1
  411248:	str	x10, [sp, #16]
  41124c:	str	w9, [sp, #28]
  411250:	stur	xzr, [x29, #-32]
  411254:	stp	w8, wzr, [x29, #-44]
  411258:	str	x24, [sp, #8]
  41125c:	b	411290 <printf@plt+0xfdf0>
  411260:	mov	w23, #0x1                   	// #1
  411264:	str	w23, [x19]
  411268:	stp	w23, w23, [x19, #48]
  41126c:	str	xzr, [x19, #32]
  411270:	cbz	w6, 411304 <printf@plt+0xfe64>
  411274:	mov	w8, #0x1                   	// #1
  411278:	b	411318 <printf@plt+0xfe78>
  41127c:	mov	w8, #0x1                   	// #1
  411280:	stur	w8, [x29, #-40]
  411284:	ldr	x28, [x24, #32]!
  411288:	add	w22, w22, #0x1
  41128c:	cbz	x28, 411878 <printf@plt+0x103d8>
  411290:	mov	x0, x28
  411294:	mov	x1, x25
  411298:	mov	x2, x27
  41129c:	bl	401330 <strncmp@plt>
  4112a0:	cbnz	w0, 411284 <printf@plt+0xfde4>
  4112a4:	mov	x0, x28
  4112a8:	bl	401220 <strlen@plt>
  4112ac:	cmp	w27, w0
  4112b0:	b.eq	4118a0 <printf@plt+0x10400>  // b.none
  4112b4:	ldur	x10, [x29, #-32]
  4112b8:	cbz	x10, 4112f8 <printf@plt+0xfe58>
  4112bc:	ldur	w8, [x29, #-8]
  4112c0:	cbnz	w8, 41127c <printf@plt+0xfddc>
  4112c4:	ldr	w8, [x10, #8]
  4112c8:	ldr	w9, [x24, #8]
  4112cc:	cmp	w8, w9
  4112d0:	b.ne	41127c <printf@plt+0xfddc>  // b.any
  4112d4:	ldr	x8, [x10, #16]
  4112d8:	ldr	x9, [x24, #16]
  4112dc:	cmp	x8, x9
  4112e0:	b.ne	41127c <printf@plt+0xfddc>  // b.any
  4112e4:	ldr	w8, [x10, #24]
  4112e8:	ldr	w9, [x24, #24]
  4112ec:	cmp	w8, w9
  4112f0:	b.ne	41127c <printf@plt+0xfddc>  // b.any
  4112f4:	b	411284 <printf@plt+0xfde4>
  4112f8:	stur	x24, [x29, #-32]
  4112fc:	stur	w22, [x29, #-44]
  411300:	b	411284 <printf@plt+0xfde4>
  411304:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411308:	add	x0, x0, #0xc5b
  41130c:	bl	401400 <getenv@plt>
  411310:	cmp	x0, #0x0
  411314:	cset	w8, ne  // ne = any
  411318:	str	w8, [x19, #44]
  41131c:	ldrb	w9, [x24]
  411320:	cmp	w9, #0x2b
  411324:	b.eq	411340 <printf@plt+0xfea0>  // b.none
  411328:	cmp	w9, #0x2d
  41132c:	b.ne	41134c <printf@plt+0xfeac>  // b.any
  411330:	mov	w8, #0x2                   	// #2
  411334:	str	w8, [x19, #40]
  411338:	add	x24, x24, #0x1
  41133c:	b	411360 <printf@plt+0xfec0>
  411340:	str	wzr, [x19, #40]
  411344:	add	x24, x24, #0x1
  411348:	b	411360 <printf@plt+0xfec0>
  41134c:	cbz	w8, 411358 <printf@plt+0xfeb8>
  411350:	str	wzr, [x19, #40]
  411354:	b	411360 <printf@plt+0xfec0>
  411358:	mov	w8, #0x1                   	// #1
  41135c:	str	w8, [x19, #40]
  411360:	mov	w8, #0x1                   	// #1
  411364:	add	x22, x19, #0x20
  411368:	str	w8, [x19, #24]
  41136c:	mov	x25, x27
  411370:	ldr	w27, [x19, #52]
  411374:	cmp	w27, w23
  411378:	b.le	411384 <printf@plt+0xfee4>
  41137c:	mov	w27, w23
  411380:	str	w23, [x19, #52]
  411384:	ldr	w26, [x19, #48]
  411388:	cmp	w26, w23
  41138c:	b.le	411398 <printf@plt+0xfef8>
  411390:	mov	w26, w23
  411394:	str	w23, [x19, #48]
  411398:	ldr	w28, [x19, #40]
  41139c:	cmp	w28, #0x1
  4113a0:	b.ne	4115cc <printf@plt+0x1012c>  // b.any
  4113a4:	cmp	w26, w27
  4113a8:	b.eq	411560 <printf@plt+0x100c0>  // b.none
  4113ac:	cmp	w27, w23
  4113b0:	b.eq	411560 <printf@plt+0x100c0>  // b.none
  4113b4:	cmp	w23, w27
  4113b8:	b.le	411574 <printf@plt+0x100d4>
  4113bc:	cmp	w26, w27
  4113c0:	b.ge	411574 <printf@plt+0x100d4>  // b.tcont
  4113c4:	add	x9, x20, w27, sxtw #3
  4113c8:	sxtw	x8, w27
  4113cc:	add	x10, x20, #0x10
  4113d0:	add	x11, x9, #0x10
  4113d4:	mov	w12, w26
  4113d8:	mov	w13, w23
  4113dc:	sub	w14, w13, w27
  4113e0:	sub	w15, w27, w12
  4113e4:	cmp	w14, w15
  4113e8:	b.le	411468 <printf@plt+0xffc8>
  4113ec:	cmp	w15, #0x1
  4113f0:	sub	w13, w13, w15
  4113f4:	b.lt	4114d4 <printf@plt+0x10034>  // b.tstop
  4113f8:	sxtw	x14, w12
  4113fc:	sxtw	x16, w13
  411400:	cmp	w15, #0x4
  411404:	mov	w15, w15
  411408:	b.cc	411434 <printf@plt+0xff94>  // b.lo, b.ul, b.last
  41140c:	add	x18, x16, x15
  411410:	add	x17, x20, x14, lsl #3
  411414:	add	x18, x20, x18, lsl #3
  411418:	cmp	x17, x18
  41141c:	b.cs	4114e8 <printf@plt+0x10048>  // b.hs, b.nlast
  411420:	add	x17, x14, x15
  411424:	add	x17, x20, x17, lsl #3
  411428:	add	x18, x20, x16, lsl #3
  41142c:	cmp	x18, x17
  411430:	b.cs	4114e8 <printf@plt+0x10048>  // b.hs, b.nlast
  411434:	mov	x17, xzr
  411438:	add	x16, x17, x16
  41143c:	add	x18, x17, x14
  411440:	add	x14, x20, x16, lsl #3
  411444:	add	x16, x20, x18, lsl #3
  411448:	sub	x15, x15, x17
  41144c:	ldr	x17, [x14]
  411450:	ldr	x18, [x16]
  411454:	subs	x15, x15, #0x1
  411458:	str	x17, [x16], #8
  41145c:	str	x18, [x14], #8
  411460:	b.ne	41144c <printf@plt+0xffac>  // b.any
  411464:	b	4114d4 <printf@plt+0x10034>
  411468:	cmp	w14, #0x1
  41146c:	b.lt	4114d0 <printf@plt+0x10030>  // b.tstop
  411470:	sxtw	x15, w12
  411474:	cmp	w14, #0x3
  411478:	mov	w16, w14
  41147c:	b.ls	4114a0 <printf@plt+0x10000>  // b.plast
  411480:	add	x17, x20, x15, lsl #3
  411484:	add	x18, x9, x16, lsl #3
  411488:	cmp	x17, x18
  41148c:	b.cs	411524 <printf@plt+0x10084>  // b.hs, b.nlast
  411490:	add	x17, x15, x16
  411494:	add	x17, x20, x17, lsl #3
  411498:	cmp	x9, x17
  41149c:	b.cs	411524 <printf@plt+0x10084>  // b.hs, b.nlast
  4114a0:	mov	x17, xzr
  4114a4:	add	x18, x8, x17
  4114a8:	add	x0, x17, x15
  4114ac:	add	x15, x20, x18, lsl #3
  4114b0:	add	x18, x20, x0, lsl #3
  4114b4:	sub	x16, x16, x17
  4114b8:	ldr	x17, [x15]
  4114bc:	ldr	x0, [x18]
  4114c0:	subs	x16, x16, #0x1
  4114c4:	str	x17, [x18], #8
  4114c8:	str	x0, [x15], #8
  4114cc:	b.ne	4114b8 <printf@plt+0x10018>  // b.any
  4114d0:	add	w12, w14, w12
  4114d4:	cmp	w13, w27
  4114d8:	b.le	411574 <printf@plt+0x100d4>
  4114dc:	cmp	w27, w12
  4114e0:	b.gt	4113dc <printf@plt+0xff3c>
  4114e4:	b	411574 <printf@plt+0x100d4>
  4114e8:	and	x17, x15, #0xfffffffc
  4114ec:	add	x18, x10, x14, lsl #3
  4114f0:	add	x0, x10, x16, lsl #3
  4114f4:	mov	x1, x17
  4114f8:	ldp	q0, q3, [x18, #-16]
  4114fc:	ldp	q1, q2, [x0, #-16]
  411500:	subs	x1, x1, #0x4
  411504:	stp	q1, q2, [x18, #-16]
  411508:	stp	q0, q3, [x0, #-16]
  41150c:	add	x18, x18, #0x20
  411510:	add	x0, x0, #0x20
  411514:	b.ne	4114f8 <printf@plt+0x10058>  // b.any
  411518:	cmp	x17, x15
  41151c:	b.eq	4114d4 <printf@plt+0x10034>  // b.none
  411520:	b	411438 <printf@plt+0xff98>
  411524:	and	x17, x16, #0xfffffffc
  411528:	add	x18, x10, x15, lsl #3
  41152c:	mov	x0, x17
  411530:	mov	x1, x11
  411534:	ldp	q0, q3, [x18, #-16]
  411538:	ldp	q1, q2, [x1, #-16]
  41153c:	subs	x0, x0, #0x4
  411540:	stp	q1, q2, [x18, #-16]
  411544:	stp	q0, q3, [x1, #-16]
  411548:	add	x18, x18, #0x20
  41154c:	add	x1, x1, #0x20
  411550:	b.ne	411534 <printf@plt+0x10094>  // b.any
  411554:	cmp	x17, x16
  411558:	b.ne	4114a4 <printf@plt+0x10004>  // b.any
  41155c:	b	4114d0 <printf@plt+0x10030>
  411560:	cmp	w27, w23
  411564:	b.eq	411580 <printf@plt+0x100e0>  // b.none
  411568:	mov	w26, w23
  41156c:	str	w23, [x19, #48]
  411570:	b	411580 <printf@plt+0x100e0>
  411574:	add	w8, w26, w23
  411578:	sub	w26, w8, w27
  41157c:	stp	w26, w23, [x19, #48]
  411580:	cmp	w23, w21
  411584:	b.ge	4115c4 <printf@plt+0x10124>  // b.tcont
  411588:	add	x8, x20, w23, sxtw #3
  41158c:	b	4115a4 <printf@plt+0x10104>
  411590:	add	w23, w23, #0x1
  411594:	cmp	w21, w23
  411598:	add	x8, x8, #0x8
  41159c:	str	w23, [x19]
  4115a0:	b.eq	4115c0 <printf@plt+0x10120>  // b.none
  4115a4:	ldr	x9, [x8]
  4115a8:	ldrb	w10, [x9]
  4115ac:	cmp	w10, #0x2d
  4115b0:	b.ne	411590 <printf@plt+0x100f0>  // b.any
  4115b4:	ldrb	w9, [x9, #1]
  4115b8:	cbz	w9, 411590 <printf@plt+0x100f0>
  4115bc:	b	4115c4 <printf@plt+0x10124>
  4115c0:	mov	w23, w21
  4115c4:	mov	w27, w23
  4115c8:	str	w23, [x19, #52]
  4115cc:	cmp	w23, w21
  4115d0:	b.eq	411844 <printf@plt+0x103a4>  // b.none
  4115d4:	ldr	x0, [x20, w23, sxtw #3]
  4115d8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  4115dc:	add	x1, x1, #0xad0
  4115e0:	bl	4013c0 <strcmp@plt>
  4115e4:	cbz	w0, 41163c <printf@plt+0x1019c>
  4115e8:	cmp	w23, w21
  4115ec:	b.eq	411844 <printf@plt+0x103a4>  // b.none
  4115f0:	sxtw	x8, w23
  4115f4:	ldr	x8, [x20, x8, lsl #3]
  4115f8:	ldrb	w9, [x8]
  4115fc:	cmp	w9, #0x2d
  411600:	b.ne	411800 <printf@plt+0x10360>  // b.any
  411604:	mov	x9, x8
  411608:	ldrb	w10, [x9, #1]!
  41160c:	cbz	w10, 411800 <printf@plt+0x10360>
  411610:	cmp	x25, #0x0
  411614:	cset	w8, ne  // ne = any
  411618:	cmp	w10, #0x2d
  41161c:	cset	w10, eq  // eq = none
  411620:	and	w8, w8, w10
  411624:	mov	x27, x25
  411628:	add	x25, x9, x8
  41162c:	str	x25, [x22]
  411630:	ldp	w26, w28, [x29, #-12]
  411634:	cbnz	x27, 4111e4 <printf@plt+0xfd44>
  411638:	b	411954 <printf@plt+0x104b4>
  41163c:	add	w8, w23, #0x1
  411640:	cmp	w26, w27
  411644:	str	w8, [x19]
  411648:	b.eq	411818 <printf@plt+0x10378>  // b.none
  41164c:	cmp	w27, w8
  411650:	b.eq	411818 <printf@plt+0x10378>  // b.none
  411654:	cmp	w23, w27
  411658:	b.lt	41182c <printf@plt+0x1038c>  // b.tstop
  41165c:	cmp	w26, w27
  411660:	b.ge	41182c <printf@plt+0x1038c>  // b.tcont
  411664:	add	x10, x20, w27, sxtw #3
  411668:	sxtw	x9, w27
  41166c:	add	x11, x20, #0x10
  411670:	add	x12, x10, #0x10
  411674:	mov	w13, w26
  411678:	mov	w14, w8
  41167c:	sub	w15, w14, w27
  411680:	sub	w16, w27, w13
  411684:	cmp	w15, w16
  411688:	b.le	411708 <printf@plt+0x10268>
  41168c:	cmp	w16, #0x1
  411690:	sub	w14, w14, w16
  411694:	b.lt	411774 <printf@plt+0x102d4>  // b.tstop
  411698:	sxtw	x15, w13
  41169c:	sxtw	x17, w14
  4116a0:	cmp	w16, #0x4
  4116a4:	mov	w16, w16
  4116a8:	b.cc	4116d4 <printf@plt+0x10234>  // b.lo, b.ul, b.last
  4116ac:	add	x0, x17, x16
  4116b0:	add	x18, x20, x15, lsl #3
  4116b4:	add	x0, x20, x0, lsl #3
  4116b8:	cmp	x18, x0
  4116bc:	b.cs	411788 <printf@plt+0x102e8>  // b.hs, b.nlast
  4116c0:	add	x18, x15, x16
  4116c4:	add	x18, x20, x18, lsl #3
  4116c8:	add	x0, x20, x17, lsl #3
  4116cc:	cmp	x0, x18
  4116d0:	b.cs	411788 <printf@plt+0x102e8>  // b.hs, b.nlast
  4116d4:	mov	x18, xzr
  4116d8:	add	x17, x18, x17
  4116dc:	add	x0, x18, x15
  4116e0:	add	x15, x20, x17, lsl #3
  4116e4:	add	x17, x20, x0, lsl #3
  4116e8:	sub	x16, x16, x18
  4116ec:	ldr	x18, [x15]
  4116f0:	ldr	x0, [x17]
  4116f4:	subs	x16, x16, #0x1
  4116f8:	str	x18, [x17], #8
  4116fc:	str	x0, [x15], #8
  411700:	b.ne	4116ec <printf@plt+0x1024c>  // b.any
  411704:	b	411774 <printf@plt+0x102d4>
  411708:	cmp	w15, #0x1
  41170c:	b.lt	411770 <printf@plt+0x102d0>  // b.tstop
  411710:	sxtw	x16, w13
  411714:	cmp	w15, #0x3
  411718:	mov	w17, w15
  41171c:	b.ls	411740 <printf@plt+0x102a0>  // b.plast
  411720:	add	x18, x20, x16, lsl #3
  411724:	add	x0, x10, x17, lsl #3
  411728:	cmp	x18, x0
  41172c:	b.cs	4117c4 <printf@plt+0x10324>  // b.hs, b.nlast
  411730:	add	x18, x16, x17
  411734:	add	x18, x20, x18, lsl #3
  411738:	cmp	x10, x18
  41173c:	b.cs	4117c4 <printf@plt+0x10324>  // b.hs, b.nlast
  411740:	mov	x18, xzr
  411744:	add	x0, x9, x18
  411748:	add	x1, x18, x16
  41174c:	add	x16, x20, x0, lsl #3
  411750:	add	x0, x20, x1, lsl #3
  411754:	sub	x17, x17, x18
  411758:	ldr	x18, [x16]
  41175c:	ldr	x1, [x0]
  411760:	subs	x17, x17, #0x1
  411764:	str	x18, [x0], #8
  411768:	str	x1, [x16], #8
  41176c:	b.ne	411758 <printf@plt+0x102b8>  // b.any
  411770:	add	w13, w15, w13
  411774:	cmp	w14, w27
  411778:	b.le	41182c <printf@plt+0x1038c>
  41177c:	cmp	w27, w13
  411780:	b.gt	41167c <printf@plt+0x101dc>
  411784:	b	41182c <printf@plt+0x1038c>
  411788:	and	x18, x16, #0xfffffffc
  41178c:	add	x0, x11, x15, lsl #3
  411790:	add	x1, x11, x17, lsl #3
  411794:	mov	x2, x18
  411798:	ldp	q0, q3, [x0, #-16]
  41179c:	ldp	q1, q2, [x1, #-16]
  4117a0:	subs	x2, x2, #0x4
  4117a4:	stp	q1, q2, [x0, #-16]
  4117a8:	stp	q0, q3, [x1, #-16]
  4117ac:	add	x0, x0, #0x20
  4117b0:	add	x1, x1, #0x20
  4117b4:	b.ne	411798 <printf@plt+0x102f8>  // b.any
  4117b8:	cmp	x18, x16
  4117bc:	b.eq	411774 <printf@plt+0x102d4>  // b.none
  4117c0:	b	4116d8 <printf@plt+0x10238>
  4117c4:	and	x18, x17, #0xfffffffc
  4117c8:	add	x0, x11, x16, lsl #3
  4117cc:	mov	x1, x18
  4117d0:	mov	x2, x12
  4117d4:	ldp	q0, q3, [x0, #-16]
  4117d8:	ldp	q1, q2, [x2, #-16]
  4117dc:	subs	x1, x1, #0x4
  4117e0:	stp	q1, q2, [x0, #-16]
  4117e4:	stp	q0, q3, [x2, #-16]
  4117e8:	add	x0, x0, #0x20
  4117ec:	add	x2, x2, #0x20
  4117f0:	b.ne	4117d4 <printf@plt+0x10334>  // b.any
  4117f4:	cmp	x18, x17
  4117f8:	b.ne	411744 <printf@plt+0x102a4>  // b.any
  4117fc:	b	411770 <printf@plt+0x102d0>
  411800:	cbz	w28, 411850 <printf@plt+0x103b0>
  411804:	add	w9, w23, #0x1
  411808:	str	x8, [x19, #16]
  41180c:	str	w9, [x19]
  411810:	mov	w27, #0x1                   	// #1
  411814:	b	411854 <printf@plt+0x103b4>
  411818:	cmp	w26, w27
  41181c:	b.ne	411838 <printf@plt+0x10398>  // b.any
  411820:	mov	w26, w8
  411824:	str	w8, [x19, #48]
  411828:	b	411838 <printf@plt+0x10398>
  41182c:	add	w9, w26, w8
  411830:	sub	w26, w9, w27
  411834:	stp	w26, w8, [x19, #48]
  411838:	str	w21, [x19, #52]
  41183c:	str	w21, [x19]
  411840:	mov	w27, w21
  411844:	cmp	w26, w27
  411848:	b.eq	411850 <printf@plt+0x103b0>  // b.none
  41184c:	str	w26, [x19]
  411850:	mov	w27, #0xffffffff            	// #-1
  411854:	mov	w0, w27
  411858:	ldp	x20, x19, [sp, #192]
  41185c:	ldp	x22, x21, [sp, #176]
  411860:	ldp	x24, x23, [sp, #160]
  411864:	ldp	x26, x25, [sp, #144]
  411868:	ldp	x28, x27, [sp, #128]
  41186c:	ldp	x29, x30, [sp, #112]
  411870:	add	sp, sp, #0xd0
  411874:	ret
  411878:	ldur	w8, [x29, #-40]
  41187c:	cbz	w8, 4118b4 <printf@plt+0x10414>
  411880:	ldur	w8, [x29, #-12]
  411884:	cbnz	w8, 411d1c <printf@plt+0x1087c>
  411888:	mov	x0, x25
  41188c:	bl	401220 <strlen@plt>
  411890:	add	x8, x25, x0
  411894:	add	w9, w23, #0x1
  411898:	str	wzr, [x19, #8]
  41189c:	b	411b84 <printf@plt+0x106e4>
  4118a0:	mov	x28, x24
  4118a4:	stur	w22, [x29, #-44]
  4118a8:	ldp	x24, x22, [sp, #32]
  4118ac:	ldr	x8, [sp, #16]
  4118b0:	b	4118c8 <printf@plt+0x10428>
  4118b4:	ldp	x24, x22, [sp, #32]
  4118b8:	ldp	x27, x8, [sp, #8]
  4118bc:	ldur	x28, [x29, #-32]
  4118c0:	ldr	w9, [sp, #28]
  4118c4:	cbz	x28, 4118ec <printf@plt+0x1044c>
  4118c8:	add	x8, x8, #0x1
  4118cc:	str	w8, [x19]
  4118d0:	ldrb	w10, [x26]
  4118d4:	ldr	w9, [x28, #8]
  4118d8:	cbz	w10, 411a0c <printf@plt+0x1056c>
  4118dc:	cbz	w9, 411a74 <printf@plt+0x105d4>
  4118e0:	add	x8, x26, #0x1
  4118e4:	str	x8, [x19, #16]
  4118e8:	b	411a2c <printf@plt+0x1058c>
  4118ec:	ldp	w26, w8, [x29, #-12]
  4118f0:	cbz	w8, 411914 <printf@plt+0x10474>
  4118f4:	cmp	w9, #0x2d
  4118f8:	b.eq	411914 <printf@plt+0x10474>  // b.none
  4118fc:	ldrb	w1, [x25]
  411900:	mov	x0, x24
  411904:	mov	w28, w9
  411908:	bl	4012a0 <strchr@plt>
  41190c:	mov	w9, w28
  411910:	cbnz	x0, 411954 <printf@plt+0x104b4>
  411914:	cbnz	w26, 411cd0 <printf@plt+0x10830>
  411918:	ldr	w8, [x19]
  41191c:	adrp	x9, 414000 <_ZdlPvm@@Base+0x1c6c>
  411920:	add	x9, x9, #0xcdd
  411924:	str	wzr, [x19, #8]
  411928:	add	w8, w8, #0x1
  41192c:	str	x9, [x19, #32]
  411930:	str	w8, [x19]
  411934:	mov	w27, #0x3f                  	// #63
  411938:	b	411854 <printf@plt+0x103b4>
  41193c:	mov	x0, x24
  411940:	mov	w1, w9
  411944:	str	w9, [sp, #28]
  411948:	bl	4012a0 <strchr@plt>
  41194c:	ldr	w9, [sp, #28]
  411950:	cbz	x0, 411208 <printf@plt+0xfd68>
  411954:	add	x28, x25, #0x1
  411958:	str	x28, [x22]
  41195c:	str	w21, [sp, #52]
  411960:	mov	x21, x27
  411964:	ldrb	w27, [x25]
  411968:	mov	x0, x24
  41196c:	mov	w1, w27
  411970:	bl	4012a0 <strchr@plt>
  411974:	ldrb	w8, [x25, #1]
  411978:	cbnz	w8, 411984 <printf@plt+0x104e4>
  41197c:	add	w23, w23, #0x1
  411980:	str	w23, [x19]
  411984:	cmp	w27, #0x3a
  411988:	b.eq	4119c0 <printf@plt+0x10520>  // b.none
  41198c:	cbz	x0, 4119c0 <printf@plt+0x10520>
  411990:	ldrb	w9, [x0]
  411994:	ldrb	w8, [x0, #1]
  411998:	cmp	w9, #0x57
  41199c:	b.ne	4119d0 <printf@plt+0x10530>  // b.any
  4119a0:	cmp	w8, #0x3b
  4119a4:	b.ne	4119d0 <printf@plt+0x10530>  // b.any
  4119a8:	ldrb	w8, [x28]
  4119ac:	cbz	w8, 4119f4 <printf@plt+0x10554>
  4119b0:	add	w9, w23, #0x1
  4119b4:	str	x28, [x19, #16]
  4119b8:	str	w9, [x19]
  4119bc:	b	411ab0 <printf@plt+0x10610>
  4119c0:	cbnz	w26, 411bf0 <printf@plt+0x10750>
  4119c4:	str	w27, [x19, #8]
  4119c8:	mov	w27, #0x3f                  	// #63
  4119cc:	b	411854 <printf@plt+0x103b4>
  4119d0:	cmp	w8, #0x3a
  4119d4:	b.ne	411854 <printf@plt+0x103b4>  // b.any
  4119d8:	ldrb	w9, [x0, #2]
  4119dc:	ldrb	w8, [x28]
  4119e0:	cmp	w9, #0x3a
  4119e4:	b.ne	411a5c <printf@plt+0x105bc>  // b.any
  4119e8:	cbnz	w8, 411a60 <printf@plt+0x105c0>
  4119ec:	str	xzr, [x19, #16]
  4119f0:	b	411a6c <printf@plt+0x105cc>
  4119f4:	ldr	w8, [sp, #52]
  4119f8:	cmp	w23, w8
  4119fc:	b.ne	411aa0 <printf@plt+0x10600>  // b.any
  411a00:	cbnz	w26, 411df8 <printf@plt+0x10958>
  411a04:	str	w27, [x19, #8]
  411a08:	b	411d88 <printf@plt+0x108e8>
  411a0c:	cmp	w9, #0x1
  411a10:	b.ne	411a2c <printf@plt+0x1058c>  // b.any
  411a14:	cmp	w8, w21
  411a18:	b.ge	411cac <printf@plt+0x1080c>  // b.tcont
  411a1c:	add	w9, w23, #0x2
  411a20:	str	w9, [x19]
  411a24:	ldr	x8, [x20, x8, lsl #3]
  411a28:	b	4118e4 <printf@plt+0x10444>
  411a2c:	mov	x0, x25
  411a30:	bl	401220 <strlen@plt>
  411a34:	add	x8, x25, x0
  411a38:	str	x8, [x22]
  411a3c:	ldur	x8, [x29, #-24]
  411a40:	cbz	x8, 411a4c <printf@plt+0x105ac>
  411a44:	ldur	w9, [x29, #-44]
  411a48:	str	w9, [x8]
  411a4c:	ldr	x8, [x28, #16]
  411a50:	ldr	w27, [x28, #24]
  411a54:	cbnz	x8, 411ca0 <printf@plt+0x10800>
  411a58:	b	411854 <printf@plt+0x103b4>
  411a5c:	cbz	w8, 411c24 <printf@plt+0x10784>
  411a60:	add	w8, w23, #0x1
  411a64:	str	x28, [x19, #16]
  411a68:	str	w8, [x19]
  411a6c:	str	xzr, [x22]
  411a70:	b	411854 <printf@plt+0x103b4>
  411a74:	ldur	w8, [x29, #-12]
  411a78:	cbnz	w8, 411dc8 <printf@plt+0x10928>
  411a7c:	ldr	x20, [x19, #32]
  411a80:	mov	x0, x20
  411a84:	bl	401220 <strlen@plt>
  411a88:	add	x8, x20, x0
  411a8c:	str	x8, [x19, #32]
  411a90:	ldr	w8, [x28, #24]
  411a94:	mov	w27, #0x3f                  	// #63
  411a98:	str	w8, [x19, #8]
  411a9c:	b	411854 <printf@plt+0x103b4>
  411aa0:	add	w9, w23, #0x1
  411aa4:	str	w9, [x19]
  411aa8:	ldr	x28, [x20, w23, sxtw #3]
  411aac:	str	x28, [x19, #16]
  411ab0:	mov	x8, x21
  411ab4:	str	x22, [sp, #40]
  411ab8:	str	x28, [x22]
  411abc:	stur	x28, [x29, #-8]
  411ac0:	ldrb	w22, [x28]
  411ac4:	cbz	w22, 411adc <printf@plt+0x1063c>
  411ac8:	cmp	w22, #0x3d
  411acc:	b.eq	411adc <printf@plt+0x1063c>  // b.none
  411ad0:	add	x28, x28, #0x1
  411ad4:	ldrb	w22, [x28]
  411ad8:	cbnz	w22, 411ac8 <printf@plt+0x10628>
  411adc:	ldr	x27, [x8]
  411ae0:	cbz	x27, 411be0 <printf@plt+0x10740>
  411ae4:	ldur	x8, [x29, #-8]
  411ae8:	str	x24, [sp, #32]
  411aec:	mov	w24, wzr
  411af0:	mov	w25, wzr
  411af4:	sub	x26, x28, x8
  411af8:	mov	x23, xzr
  411afc:	and	x8, x26, #0xffffffff
  411b00:	stur	w9, [x29, #-44]
  411b04:	stur	wzr, [x29, #-32]
  411b08:	stur	x8, [x29, #-40]
  411b0c:	b	411b1c <printf@plt+0x1067c>
  411b10:	ldr	x27, [x21, #32]!
  411b14:	add	w24, w24, #0x1
  411b18:	cbz	x27, 411b60 <printf@plt+0x106c0>
  411b1c:	ldur	x1, [x29, #-8]
  411b20:	mov	x0, x27
  411b24:	mov	x2, x26
  411b28:	bl	401330 <strncmp@plt>
  411b2c:	cbnz	w0, 411b10 <printf@plt+0x10670>
  411b30:	mov	x0, x27
  411b34:	bl	401220 <strlen@plt>
  411b38:	ldur	x8, [x29, #-40]
  411b3c:	cmp	x8, x0
  411b40:	b.eq	411b94 <printf@plt+0x106f4>  // b.none
  411b44:	ldur	w8, [x29, #-32]
  411b48:	cmp	x23, #0x0
  411b4c:	csel	x23, x21, x23, eq  // eq = none
  411b50:	csinc	w25, w25, wzr, eq  // eq = none
  411b54:	csel	w8, w24, w8, eq  // eq = none
  411b58:	stur	w8, [x29, #-32]
  411b5c:	b	411b10 <printf@plt+0x10670>
  411b60:	cbz	w25, 411bac <printf@plt+0x1070c>
  411b64:	ldur	w8, [x29, #-12]
  411b68:	cbnz	w8, 411d9c <printf@plt+0x108fc>
  411b6c:	ldur	x20, [x29, #-8]
  411b70:	ldur	w21, [x29, #-44]
  411b74:	mov	x0, x20
  411b78:	bl	401220 <strlen@plt>
  411b7c:	add	x8, x20, x0
  411b80:	add	w9, w21, #0x1
  411b84:	str	x8, [x19, #32]
  411b88:	str	w9, [x19]
  411b8c:	mov	w27, #0x3f                  	// #63
  411b90:	b	411854 <printf@plt+0x103b4>
  411b94:	mov	w25, w24
  411b98:	ldr	x24, [sp, #32]
  411b9c:	ldur	w9, [x29, #-12]
  411ba0:	ldur	w10, [x29, #-44]
  411ba4:	mov	x23, x21
  411ba8:	b	411bc0 <printf@plt+0x10720>
  411bac:	ldr	x24, [sp, #32]
  411bb0:	ldur	w9, [x29, #-12]
  411bb4:	ldur	w10, [x29, #-44]
  411bb8:	ldur	w25, [x29, #-32]
  411bbc:	cbz	x23, 411be0 <printf@plt+0x10740>
  411bc0:	ldr	w8, [x23, #8]
  411bc4:	cbz	w22, 411c4c <printf@plt+0x107ac>
  411bc8:	cbz	w8, 411cf8 <printf@plt+0x10858>
  411bcc:	ldr	x22, [sp, #40]
  411bd0:	ldur	x21, [x29, #-8]
  411bd4:	add	x8, x28, #0x1
  411bd8:	str	x8, [x19, #16]
  411bdc:	b	411c78 <printf@plt+0x107d8>
  411be0:	ldr	x8, [sp, #40]
  411be4:	mov	w27, #0x57                  	// #87
  411be8:	str	xzr, [x8]
  411bec:	b	411854 <printf@plt+0x103b4>
  411bf0:	ldr	w8, [x19, #44]
  411bf4:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411bf8:	ldr	x0, [x9, #3416]
  411bfc:	ldr	x2, [x20]
  411c00:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411c04:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411c08:	add	x9, x9, #0xbb1
  411c0c:	add	x10, x10, #0xbcb
  411c10:	cmp	w8, #0x0
  411c14:	csel	x1, x10, x9, eq  // eq = none
  411c18:	mov	w3, w27
  411c1c:	bl	401230 <fprintf@plt>
  411c20:	b	4119c4 <printf@plt+0x10524>
  411c24:	ldr	w8, [sp, #52]
  411c28:	cmp	w23, w8
  411c2c:	b.ne	411d44 <printf@plt+0x108a4>  // b.any
  411c30:	cbnz	w26, 411e7c <printf@plt+0x109dc>
  411c34:	str	w27, [x19, #8]
  411c38:	ldrb	w8, [x24]
  411c3c:	mov	w9, #0x3f                  	// #63
  411c40:	cmp	w8, #0x3a
  411c44:	csel	w27, w8, w9, eq  // eq = none
  411c48:	b	411a6c <printf@plt+0x105cc>
  411c4c:	ldr	x22, [sp, #40]
  411c50:	ldur	x21, [x29, #-8]
  411c54:	cmp	w8, #0x1
  411c58:	b.ne	411c78 <printf@plt+0x107d8>  // b.any
  411c5c:	ldr	w8, [sp, #52]
  411c60:	cmp	w10, w8
  411c64:	b.ge	411d74 <printf@plt+0x108d4>  // b.tcont
  411c68:	add	w8, w10, #0x1
  411c6c:	str	w8, [x19]
  411c70:	ldr	x8, [x20, w10, sxtw #3]
  411c74:	b	411bd8 <printf@plt+0x10738>
  411c78:	mov	x0, x21
  411c7c:	bl	401220 <strlen@plt>
  411c80:	add	x8, x21, x0
  411c84:	str	x8, [x22]
  411c88:	ldur	x8, [x29, #-24]
  411c8c:	cbz	x8, 411c94 <printf@plt+0x107f4>
  411c90:	str	w25, [x8]
  411c94:	ldr	x8, [x23, #16]
  411c98:	ldr	w27, [x23, #24]
  411c9c:	cbz	x8, 411854 <printf@plt+0x103b4>
  411ca0:	str	w27, [x8]
  411ca4:	mov	w27, wzr
  411ca8:	b	411854 <printf@plt+0x103b4>
  411cac:	ldur	w8, [x29, #-12]
  411cb0:	cbnz	w8, 411e30 <printf@plt+0x10990>
  411cb4:	mov	x0, x25
  411cb8:	bl	401220 <strlen@plt>
  411cbc:	add	x8, x25, x0
  411cc0:	str	x8, [x19, #32]
  411cc4:	ldr	w8, [x28, #24]
  411cc8:	str	w8, [x19, #8]
  411ccc:	b	411d88 <printf@plt+0x108e8>
  411cd0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411cd4:	ldr	x0, [x8, #3416]
  411cd8:	ldr	x2, [x20]
  411cdc:	cmp	w9, #0x2d
  411ce0:	b.ne	411d58 <printf@plt+0x108b8>  // b.any
  411ce4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411ce8:	add	x1, x1, #0xb71
  411cec:	mov	x3, x25
  411cf0:	bl	401230 <fprintf@plt>
  411cf4:	b	411918 <printf@plt+0x10478>
  411cf8:	ldr	x19, [sp, #40]
  411cfc:	cbnz	w9, 411e54 <printf@plt+0x109b4>
  411d00:	ldur	x20, [x29, #-8]
  411d04:	mov	x0, x20
  411d08:	bl	401220 <strlen@plt>
  411d0c:	add	x8, x20, x0
  411d10:	str	x8, [x19]
  411d14:	mov	w27, #0x3f                  	// #63
  411d18:	b	411854 <printf@plt+0x103b4>
  411d1c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411d20:	ldr	x0, [x8, #3416]
  411d24:	ldr	x2, [x20]
  411d28:	ldr	x3, [sp, #56]
  411d2c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411d30:	add	x1, x1, #0xad3
  411d34:	bl	401230 <fprintf@plt>
  411d38:	ldr	x25, [x19, #32]
  411d3c:	ldr	w23, [x19]
  411d40:	b	411888 <printf@plt+0x103e8>
  411d44:	add	w8, w23, #0x1
  411d48:	str	w8, [x19]
  411d4c:	ldr	x8, [x20, w23, sxtw #3]
  411d50:	str	x8, [x19, #16]
  411d54:	b	411a6c <printf@plt+0x105cc>
  411d58:	ldr	x8, [sp, #56]
  411d5c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411d60:	add	x1, x1, #0xb91
  411d64:	mov	x4, x25
  411d68:	ldrb	w3, [x8]
  411d6c:	bl	401230 <fprintf@plt>
  411d70:	b	411918 <printf@plt+0x10478>
  411d74:	cbnz	w9, 411e9c <printf@plt+0x109fc>
  411d78:	mov	x0, x21
  411d7c:	bl	401220 <strlen@plt>
  411d80:	add	x8, x21, x0
  411d84:	str	x8, [x22]
  411d88:	ldrb	w8, [x24]
  411d8c:	mov	w9, #0x3f                  	// #63
  411d90:	cmp	w8, #0x3a
  411d94:	csel	w27, w8, w9, eq  // eq = none
  411d98:	b	411854 <printf@plt+0x103b4>
  411d9c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411da0:	ldr	x0, [x8, #3416]
  411da4:	ldur	w8, [x29, #-44]
  411da8:	ldr	x2, [x20]
  411dac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411db0:	add	x1, x1, #0xc0c
  411db4:	ldr	x3, [x20, w8, sxtw #3]
  411db8:	bl	401230 <fprintf@plt>
  411dbc:	ldr	x20, [x19, #32]
  411dc0:	ldr	w21, [x19]
  411dc4:	b	411b74 <printf@plt+0x106d4>
  411dc8:	ldr	x10, [sp, #56]
  411dcc:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411dd0:	ldr	x0, [x9, #3416]
  411dd4:	ldr	x2, [x20]
  411dd8:	ldrb	w8, [x10, #1]
  411ddc:	cmp	w8, #0x2d
  411de0:	b.ne	411e18 <printf@plt+0x10978>  // b.any
  411de4:	ldr	x3, [x28]
  411de8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411dec:	add	x1, x1, #0xaf1
  411df0:	bl	401230 <fprintf@plt>
  411df4:	b	411a7c <printf@plt+0x105dc>
  411df8:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411dfc:	ldr	x0, [x8, #3416]
  411e00:	ldr	x2, [x20]
  411e04:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411e08:	add	x1, x1, #0xbe5
  411e0c:	mov	w3, w27
  411e10:	bl	401230 <fprintf@plt>
  411e14:	b	411a04 <printf@plt+0x10564>
  411e18:	ldrb	w3, [x10]
  411e1c:	ldr	x4, [x28]
  411e20:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411e24:	add	x1, x1, #0xb1e
  411e28:	bl	401230 <fprintf@plt>
  411e2c:	b	411a7c <printf@plt+0x105dc>
  411e30:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411e34:	ldr	x0, [x8, #3416]
  411e38:	ldr	x2, [x20]
  411e3c:	ldr	x3, [sp, #56]
  411e40:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411e44:	add	x1, x1, #0xb4b
  411e48:	bl	401230 <fprintf@plt>
  411e4c:	ldr	x25, [x22]
  411e50:	b	411cb4 <printf@plt+0x10814>
  411e54:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411e58:	ldr	x2, [x20]
  411e5c:	ldr	x0, [x8, #3416]
  411e60:	ldr	x3, [x23]
  411e64:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411e68:	add	x1, x1, #0xc2d
  411e6c:	bl	401230 <fprintf@plt>
  411e70:	ldr	x8, [x19]
  411e74:	stur	x8, [x29, #-8]
  411e78:	b	411d00 <printf@plt+0x10860>
  411e7c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411e80:	ldr	x0, [x8, #3416]
  411e84:	ldr	x2, [x20]
  411e88:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411e8c:	add	x1, x1, #0xbe5
  411e90:	mov	w3, w27
  411e94:	bl	401230 <fprintf@plt>
  411e98:	b	411c34 <printf@plt+0x10794>
  411e9c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411ea0:	add	x9, x20, w10, sxtw #3
  411ea4:	ldr	x2, [x20]
  411ea8:	ldr	x0, [x8, #3416]
  411eac:	ldur	x3, [x9, #-8]
  411eb0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411eb4:	add	x1, x1, #0xb4b
  411eb8:	bl	401230 <fprintf@plt>
  411ebc:	ldr	x21, [x22]
  411ec0:	b	411d78 <printf@plt+0x108d8>
  411ec4:	stp	x29, x30, [sp, #-32]!
  411ec8:	stp	x20, x19, [sp, #16]
  411ecc:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411ed0:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411ed4:	ldr	w9, [x20, #3104]
  411ed8:	ldr	w8, [x8, #3108]
  411edc:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411ee0:	add	x19, x19, #0x1b8
  411ee4:	mov	x7, x19
  411ee8:	mov	x29, sp
  411eec:	stp	w9, w8, [x19]
  411ef0:	bl	41115c <printf@plt+0xfcbc>
  411ef4:	ldr	w8, [x19]
  411ef8:	ldr	x9, [x19, #16]
  411efc:	ldr	w11, [x19, #8]
  411f00:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411f04:	str	w8, [x20, #3104]
  411f08:	ldp	x20, x19, [sp, #16]
  411f0c:	adrp	x12, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411f10:	str	x9, [x10, #616]
  411f14:	str	w11, [x12, #3112]
  411f18:	ldp	x29, x30, [sp], #32
  411f1c:	ret
  411f20:	stp	x29, x30, [sp, #-32]!
  411f24:	stp	x20, x19, [sp, #16]
  411f28:	adrp	x20, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411f2c:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411f30:	ldr	w9, [x20, #3104]
  411f34:	ldr	w8, [x8, #3108]
  411f38:	adrp	x19, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411f3c:	add	x19, x19, #0x1b8
  411f40:	mov	w6, #0x1                   	// #1
  411f44:	mov	x3, xzr
  411f48:	mov	x4, xzr
  411f4c:	mov	w5, wzr
  411f50:	mov	x7, x19
  411f54:	mov	x29, sp
  411f58:	stp	w9, w8, [x19]
  411f5c:	bl	41115c <printf@plt+0xfcbc>
  411f60:	ldr	w8, [x19]
  411f64:	ldr	x9, [x19, #16]
  411f68:	ldr	w11, [x19, #8]
  411f6c:	adrp	x10, 434000 <stderr@@GLIBC_2.17+0x32a8>
  411f70:	str	w8, [x20, #3104]
  411f74:	ldp	x20, x19, [sp, #16]
  411f78:	adrp	x12, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411f7c:	str	x9, [x10, #616]
  411f80:	str	w11, [x12, #3112]
  411f84:	ldp	x29, x30, [sp], #32
  411f88:	ret
  411f8c:	mov	w5, wzr
  411f90:	mov	w6, wzr
  411f94:	b	411ec4 <printf@plt+0x10a24>
  411f98:	mov	x7, x5
  411f9c:	mov	w5, wzr
  411fa0:	mov	w6, wzr
  411fa4:	b	41115c <printf@plt+0xfcbc>
  411fa8:	mov	w5, #0x1                   	// #1
  411fac:	mov	w6, wzr
  411fb0:	b	411ec4 <printf@plt+0x10a24>
  411fb4:	mov	x7, x5
  411fb8:	mov	w5, #0x1                   	// #1
  411fbc:	mov	w6, wzr
  411fc0:	b	41115c <printf@plt+0xfcbc>
  411fc4:	sub	sp, sp, #0x30
  411fc8:	stp	x29, x30, [sp, #16]
  411fcc:	str	x19, [sp, #32]
  411fd0:	add	x29, sp, #0x10
  411fd4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  411fd8:	add	x1, x1, #0xc6b
  411fdc:	mov	x0, sp
  411fe0:	bl	412bbc <_ZdlPvm@@Base+0x828>
  411fe4:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411fe8:	ldr	x1, [x8, #3408]
  411fec:	mov	x0, sp
  411ff0:	bl	413708 <_ZdlPvm@@Base+0x1374>
  411ff4:	mov	x0, sp
  411ff8:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  411ffc:	ldr	x19, [sp, #32]
  412000:	ldp	x29, x30, [sp, #16]
  412004:	add	sp, sp, #0x30
  412008:	ret
  41200c:	mov	x19, x0
  412010:	mov	x0, sp
  412014:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  412018:	mov	x0, x19
  41201c:	bl	401440 <_Unwind_Resume@plt>
  412020:	sub	sp, sp, #0x30
  412024:	stp	x29, x30, [sp, #16]
  412028:	str	x19, [sp, #32]
  41202c:	add	x29, sp, #0x10
  412030:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412034:	add	x1, x1, #0xc87
  412038:	mov	x0, sp
  41203c:	bl	412bbc <_ZdlPvm@@Base+0x828>
  412040:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412044:	ldr	x1, [x8, #3408]
  412048:	mov	x0, sp
  41204c:	bl	413708 <_ZdlPvm@@Base+0x1374>
  412050:	mov	x0, sp
  412054:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  412058:	ldr	x19, [sp, #32]
  41205c:	ldp	x29, x30, [sp, #16]
  412060:	add	sp, sp, #0x30
  412064:	ret
  412068:	mov	x19, x0
  41206c:	mov	x0, sp
  412070:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  412074:	mov	x0, x19
  412078:	bl	401440 <_Unwind_Resume@plt>
  41207c:	mov	w8, w0
  412080:	tbnz	w0, #31, 4120c8 <printf@plt+0x10c28>
  412084:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412088:	mov	w9, #0x6667                	// #26215
  41208c:	add	x0, x0, #0x204
  412090:	movk	w9, #0x6666, lsl #16
  412094:	mov	w10, #0xa                   	// #10
  412098:	smull	x11, w8, w9
  41209c:	lsr	x13, x11, #63
  4120a0:	asr	x11, x11, #34
  4120a4:	add	w11, w11, w13
  4120a8:	add	w12, w8, #0x9
  4120ac:	msub	w8, w11, w10, w8
  4120b0:	add	w8, w8, #0x30
  4120b4:	cmp	w12, #0x12
  4120b8:	strb	w8, [x0, #-1]!
  4120bc:	mov	w8, w11
  4120c0:	b.hi	412098 <printf@plt+0x10bf8>  // b.pmore
  4120c4:	ret
  4120c8:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4120cc:	mov	w9, #0x6667                	// #26215
  4120d0:	add	x0, x0, #0x203
  4120d4:	movk	w9, #0x6666, lsl #16
  4120d8:	mov	w10, #0xa                   	// #10
  4120dc:	smull	x11, w8, w9
  4120e0:	lsr	x13, x11, #63
  4120e4:	asr	x11, x11, #34
  4120e8:	neg	w12, w8
  4120ec:	add	w11, w11, w13
  4120f0:	madd	w12, w11, w10, w12
  4120f4:	add	w8, w8, #0x9
  4120f8:	add	w12, w12, #0x30
  4120fc:	cmp	w8, #0x12
  412100:	strb	w12, [x0], #-1
  412104:	mov	w8, w11
  412108:	b.hi	4120dc <printf@plt+0x10c3c>  // b.pmore
  41210c:	mov	w8, #0x2d                  	// #45
  412110:	strb	w8, [x0]
  412114:	ret
  412118:	mov	w8, w0
  41211c:	adrp	x0, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412120:	mov	w9, #0xcccd                	// #52429
  412124:	add	x0, x0, #0x219
  412128:	movk	w9, #0xcccc, lsl #16
  41212c:	mov	w10, #0xa                   	// #10
  412130:	umull	x11, w8, w9
  412134:	lsr	x11, x11, #35
  412138:	msub	w12, w11, w10, w8
  41213c:	orr	w12, w12, #0x30
  412140:	cmp	w8, #0x9
  412144:	strb	w12, [x0, #-1]!
  412148:	mov	w8, w11
  41214c:	b.hi	412130 <printf@plt+0x10c90>  // b.pmore
  412150:	ret
  412154:	sub	sp, sp, #0x30
  412158:	stp	x29, x30, [sp, #16]
  41215c:	stp	x20, x19, [sp, #32]
  412160:	add	x29, sp, #0x10
  412164:	sub	x1, x0, #0x1
  412168:	ldrb	w8, [x1, #1]!
  41216c:	cmp	x8, #0x20
  412170:	b.eq	412168 <printf@plt+0x10cc8>  // b.none
  412174:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x22a8>
  412178:	add	x9, x9, #0x98c
  41217c:	ldrb	w10, [x9, x8]
  412180:	cbz	w10, 4121fc <printf@plt+0x10d5c>
  412184:	mov	w19, wzr
  412188:	mov	w10, #0xa                   	// #10
  41218c:	ldrb	w11, [x1, #1]!
  412190:	mul	w13, w19, w10
  412194:	add	w8, w13, w8, uxtb
  412198:	sub	w19, w8, #0x30
  41219c:	ldrb	w12, [x9, x11]
  4121a0:	mov	w8, w11
  4121a4:	cbnz	w12, 41218c <printf@plt+0x10cec>
  4121a8:	cmp	w8, #0x20
  4121ac:	mov	w20, wzr
  4121b0:	b.hi	4122b8 <printf@plt+0x10e18>  // b.pmore
  4121b4:	mov	w9, #0x1                   	// #1
  4121b8:	mov	x10, #0x401                 	// #1025
  4121bc:	lsl	x9, x9, x8
  4121c0:	movk	x10, #0x1, lsl #32
  4121c4:	tst	x9, x10
  4121c8:	b.eq	4122b8 <printf@plt+0x10e18>  // b.none
  4121cc:	and	w9, w8, #0xff
  4121d0:	cmp	w9, #0x20
  4121d4:	b.ne	4121e0 <printf@plt+0x10d40>  // b.any
  4121d8:	ldrb	w8, [x1, #1]!
  4121dc:	b	4121cc <printf@plt+0x10d2c>
  4121e0:	cbz	w9, 4121ec <printf@plt+0x10d4c>
  4121e4:	cmp	w9, #0xa
  4121e8:	b.ne	412204 <printf@plt+0x10d64>  // b.any
  4121ec:	mov	w0, w19
  4121f0:	bl	413850 <_ZdlPvm@@Base+0x14bc>
  4121f4:	mov	w20, #0x1                   	// #1
  4121f8:	b	4122b8 <printf@plt+0x10e18>
  4121fc:	mov	w20, wzr
  412200:	b	4122b8 <printf@plt+0x10e18>
  412204:	mov	x10, #0x401                 	// #1025
  412208:	mov	w9, #0x1                   	// #1
  41220c:	movk	x10, #0x1, lsl #32
  412210:	mov	x20, x1
  412214:	and	w11, w8, #0xff
  412218:	cmp	w11, #0x20
  41221c:	b.hi	412230 <printf@plt+0x10d90>  // b.pmore
  412220:	and	x8, x8, #0xff
  412224:	lsl	x8, x9, x8
  412228:	tst	x8, x10
  41222c:	b.ne	412240 <printf@plt+0x10da0>  // b.any
  412230:	cmp	w11, #0x5c
  412234:	b.eq	412240 <printf@plt+0x10da0>  // b.none
  412238:	ldrb	w8, [x20, #1]!
  41223c:	b	412214 <printf@plt+0x10d74>
  412240:	sub	w2, w20, w1
  412244:	mov	x0, sp
  412248:	bl	412b40 <_ZdlPvm@@Base+0x7ac>
  41224c:	ldrb	w8, [x20]
  412250:	cmp	w8, #0x20
  412254:	b.ne	412260 <printf@plt+0x10dc0>  // b.any
  412258:	add	x20, x20, #0x1
  41225c:	b	41224c <printf@plt+0x10dac>
  412260:	cbz	w8, 41226c <printf@plt+0x10dcc>
  412264:	cmp	w8, #0xa
  412268:	b.ne	4122ac <printf@plt+0x10e0c>  // b.any
  41226c:	ldp	w8, w9, [sp, #8]
  412270:	cmp	w8, w9
  412274:	b.lt	412284 <printf@plt+0x10de4>  // b.tstop
  412278:	mov	x0, sp
  41227c:	bl	412ea0 <_ZdlPvm@@Base+0xb0c>
  412280:	ldr	w8, [sp, #8]
  412284:	ldr	x9, [sp]
  412288:	add	w10, w8, #0x1
  41228c:	str	w10, [sp, #8]
  412290:	strb	wzr, [x9, w8, sxtw]
  412294:	ldr	x0, [sp]
  412298:	bl	41380c <_ZdlPvm@@Base+0x1478>
  41229c:	mov	w0, w19
  4122a0:	bl	413850 <_ZdlPvm@@Base+0x14bc>
  4122a4:	mov	w20, #0x1                   	// #1
  4122a8:	b	4122b0 <printf@plt+0x10e10>
  4122ac:	mov	w20, wzr
  4122b0:	mov	x0, sp
  4122b4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4122b8:	mov	w0, w20
  4122bc:	ldp	x20, x19, [sp, #32]
  4122c0:	ldp	x29, x30, [sp, #16]
  4122c4:	add	sp, sp, #0x30
  4122c8:	ret
  4122cc:	mov	x19, x0
  4122d0:	mov	x0, sp
  4122d4:	bl	412cd8 <_ZdlPvm@@Base+0x944>
  4122d8:	mov	x0, x19
  4122dc:	bl	401440 <_Unwind_Resume@plt>
  4122e0:	ret

00000000004122e4 <_Znwm@@Base>:
  4122e4:	stp	x29, x30, [sp, #-32]!
  4122e8:	str	x19, [sp, #16]
  4122ec:	mov	x29, sp
  4122f0:	and	x8, x0, #0xffffffff
  4122f4:	cmp	x0, #0x0
  4122f8:	csinc	x0, x8, xzr, ne  // ne = any
  4122fc:	bl	4013e0 <malloc@plt>
  412300:	cbz	x0, 412310 <_Znwm@@Base+0x2c>
  412304:	ldr	x19, [sp, #16]
  412308:	ldp	x29, x30, [sp], #32
  41230c:	ret
  412310:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  412314:	ldr	x19, [x8, #592]
  412318:	cbz	x19, 412348 <_Znwm@@Base+0x64>
  41231c:	mov	x0, x19
  412320:	bl	401220 <strlen@plt>
  412324:	mov	x2, x0
  412328:	mov	w0, #0x2                   	// #2
  41232c:	mov	x1, x19
  412330:	bl	4013d0 <write@plt>
  412334:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412338:	add	x1, x1, #0xa1a
  41233c:	mov	w0, #0x2                   	// #2
  412340:	mov	w2, #0x2                   	// #2
  412344:	bl	4013d0 <write@plt>
  412348:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  41234c:	add	x0, x0, #0xd02
  412350:	bl	41235c <_Znwm@@Base+0x78>
  412354:	mov	w0, #0xffffffff            	// #-1
  412358:	bl	4012b0 <_exit@plt>
  41235c:	stp	x29, x30, [sp, #-32]!
  412360:	str	x19, [sp, #16]
  412364:	mov	x29, sp
  412368:	mov	x19, x0
  41236c:	bl	401220 <strlen@plt>
  412370:	mov	x1, x19
  412374:	ldr	x19, [sp, #16]
  412378:	mov	x2, x0
  41237c:	mov	w0, #0x2                   	// #2
  412380:	ldp	x29, x30, [sp], #32
  412384:	b	4013d0 <write@plt>

0000000000412388 <_ZdlPv@@Base>:
  412388:	cbz	x0, 412390 <_ZdlPv@@Base+0x8>
  41238c:	b	401280 <free@plt>
  412390:	ret

0000000000412394 <_ZdlPvm@@Base>:
  412394:	cbz	x0, 41239c <_ZdlPvm@@Base+0x8>
  412398:	b	401280 <free@plt>
  41239c:	ret
  4123a0:	stp	x29, x30, [sp, #-32]!
  4123a4:	str	x19, [sp, #16]
  4123a8:	mov	x29, sp
  4123ac:	mov	x19, x0
  4123b0:	cbz	x0, 4123ec <_ZdlPvm@@Base+0x58>
  4123b4:	ldrb	w9, [x19]
  4123b8:	cbz	w9, 412404 <_ZdlPvm@@Base+0x70>
  4123bc:	mov	x0, xzr
  4123c0:	add	x8, x19, #0x1
  4123c4:	lsl	x10, x0, #4
  4123c8:	add	x10, x10, w9, uxtb
  4123cc:	ldrb	w9, [x8], #1
  4123d0:	and	x11, x10, #0xf0000000
  4123d4:	and	x12, x10, #0xffffffff0fffffff
  4123d8:	eor	x11, x12, x11, lsr #24
  4123dc:	tst	x10, #0xf0000000
  4123e0:	csel	x0, x10, x11, eq  // eq = none
  4123e4:	cbnz	w9, 4123c4 <_ZdlPvm@@Base+0x30>
  4123e8:	b	412408 <_ZdlPvm@@Base+0x74>
  4123ec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  4123f0:	add	x1, x1, #0xd11
  4123f4:	mov	w0, #0x1b                  	// #27
  4123f8:	bl	41082c <printf@plt+0xf38c>
  4123fc:	ldrb	w9, [x19]
  412400:	cbnz	w9, 4123bc <_ZdlPvm@@Base+0x28>
  412404:	mov	x0, xzr
  412408:	ldr	x19, [sp, #16]
  41240c:	ldp	x29, x30, [sp], #32
  412410:	ret
  412414:	stp	x29, x30, [sp, #-48]!
  412418:	stp	x22, x21, [sp, #16]
  41241c:	stp	x20, x19, [sp, #32]
  412420:	mov	x29, sp
  412424:	cmp	w0, #0x65
  412428:	b.cs	412440 <_ZdlPvm@@Base+0xac>  // b.hs, b.nlast
  41242c:	mov	w0, #0x65                  	// #101
  412430:	ldp	x20, x19, [sp, #32]
  412434:	ldp	x22, x21, [sp, #16]
  412438:	ldp	x29, x30, [sp], #48
  41243c:	ret
  412440:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412444:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412448:	adrp	x21, 434000 <stderr@@GLIBC_2.17+0x32a8>
  41244c:	mov	w19, w0
  412450:	mov	w0, #0x65                  	// #101
  412454:	add	x22, x22, #0xd48
  412458:	add	x20, x20, #0xd2e
  41245c:	add	x21, x21, #0x198
  412460:	b	412470 <_ZdlPvm@@Base+0xdc>
  412464:	ldr	w0, [x22], #4
  412468:	cmp	w0, w19
  41246c:	b.hi	412430 <_ZdlPvm@@Base+0x9c>  // b.pmore
  412470:	cbnz	w0, 412464 <_ZdlPvm@@Base+0xd0>
  412474:	mov	x0, x20
  412478:	mov	x1, x21
  41247c:	mov	x2, x21
  412480:	mov	x3, x21
  412484:	bl	410f30 <printf@plt+0xfa90>
  412488:	b	412464 <_ZdlPvm@@Base+0xd0>
  41248c:	stp	x29, x30, [sp, #-80]!
  412490:	stp	x26, x25, [sp, #16]
  412494:	stp	x24, x23, [sp, #32]
  412498:	stp	x22, x21, [sp, #48]
  41249c:	stp	x20, x19, [sp, #64]
  4124a0:	mov	x29, sp
  4124a4:	mov	w22, w4
  4124a8:	mov	x20, x2
  4124ac:	mov	x23, x1
  4124b0:	mov	x19, x0
  4124b4:	cbz	w3, 4124d0 <_ZdlPvm@@Base+0x13c>
  4124b8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x7c6c>
  4124bc:	add	x0, x0, #0xd9c
  4124c0:	bl	401400 <getenv@plt>
  4124c4:	mov	x21, x0
  4124c8:	cbnz	x23, 4124d8 <_ZdlPvm@@Base+0x144>
  4124cc:	b	412500 <_ZdlPvm@@Base+0x16c>
  4124d0:	mov	x21, xzr
  4124d4:	cbz	x23, 412500 <_ZdlPvm@@Base+0x16c>
  4124d8:	mov	x0, x23
  4124dc:	bl	401400 <getenv@plt>
  4124e0:	mov	x23, x0
  4124e4:	cbz	x0, 412500 <_ZdlPvm@@Base+0x16c>
  4124e8:	ldrb	w8, [x23]
  4124ec:	cbz	w8, 412510 <_ZdlPvm@@Base+0x17c>
  4124f0:	mov	x0, x23
  4124f4:	bl	401220 <strlen@plt>
  4124f8:	add	x25, x0, #0x1
  4124fc:	b	412514 <_ZdlPvm@@Base+0x180>
  412500:	mov	w24, wzr
  412504:	mov	x25, xzr
  412508:	cbnz	x21, 41251c <_ZdlPvm@@Base+0x188>
  41250c:	b	412538 <_ZdlPvm@@Base+0x1a4>
  412510:	mov	x25, xzr
  412514:	mov	w24, #0x1                   	// #1
  412518:	cbz	x21, 412538 <_ZdlPvm@@Base+0x1a4>
  41251c:	ldrb	w8, [x21]
  412520:	cbz	w8, 412538 <_ZdlPvm@@Base+0x1a4>
  412524:	mov	x0, x21
  412528:	bl	401220 <strlen@plt>
  41252c:	add	x26, x0, #0x1
  412530:	cbnz	x20, 412540 <_ZdlPvm@@Base+0x1ac>
  412534:	b	412554 <_ZdlPvm@@Base+0x1c0>
  412538:	mov	x26, xzr
  41253c:	cbz	x20, 412554 <_ZdlPvm@@Base+0x1c0>
  412540:	ldrb	w8, [x20]
  412544:	cbz	w8, 412554 <_ZdlPvm@@Base+0x1c0>
  412548:	mov	x0, x20
  41254c:	bl	401220 <strlen@plt>
  412550:	b	412558 <_ZdlPvm@@Base+0x1c4>
  412554:	mov	x0, xzr
  412558:	cmp	w22, #0x0
  41255c:	mov	w8, #0x3                   	// #3
  412560:	csinc	x8, x8, xzr, ne  // ne = any
  412564:	add	x8, x8, x25
  412568:	add	x8, x8, x26
  41256c:	add	x0, x8, x0
  412570:	bl	4011e0 <_Znam@plt>
  412574:	str	x0, [x19]
  412578:	strb	wzr, [x0]
  41257c:	cbz	w24, 4125a4 <_ZdlPvm@@Base+0x210>
  412580:	ldrb	w8, [x23]
  412584:	cbz	w8, 4125a4 <_ZdlPvm@@Base+0x210>
  412588:	mov	x1, x23
  41258c:	bl	401490 <strcat@plt>
  412590:	ldr	x23, [x19]
  412594:	mov	x0, x23
  412598:	bl	401220 <strlen@plt>
  41259c:	mov	w8, #0x3a                  	// #58
  4125a0:	strh	w8, [x23, x0]
  4125a4:	cbz	w22, 4125d0 <_ZdlPvm@@Base+0x23c>
  4125a8:	ldr	x22, [x19]
  4125ac:	mov	x0, x22
  4125b0:	bl	401220 <strlen@plt>
  4125b4:	mov	w8, #0x2e                  	// #46
  4125b8:	strh	w8, [x22, x0]
  4125bc:	ldr	x22, [x19]
  4125c0:	mov	x0, x22
  4125c4:	bl	401220 <strlen@plt>
  4125c8:	mov	w8, #0x3a                  	// #58
  4125cc:	strh	w8, [x22, x0]
  4125d0:	cbz	x21, 4125fc <_ZdlPvm@@Base+0x268>
  4125d4:	ldrb	w8, [x21]
  4125d8:	cbz	w8, 4125fc <_ZdlPvm@@Base+0x268>
  4125dc:	ldr	x0, [x19]
  4125e0:	mov	x1, x21
  4125e4:	bl	401490 <strcat@plt>
  4125e8:	ldr	x21, [x19]
  4125ec:	mov	x0, x21
  4125f0:	bl	401220 <strlen@plt>
  4125f4:	mov	w8, #0x3a                  	// #58
  4125f8:	strh	w8, [x21, x0]
  4125fc:	cbz	x20, 412614 <_ZdlPvm@@Base+0x280>
  412600:	ldrb	w8, [x20]
  412604:	cbz	w8, 412614 <_ZdlPvm@@Base+0x280>
  412608:	ldr	x0, [x19]
  41260c:	mov	x1, x20
  412610:	bl	401490 <strcat@plt>
  412614:	ldr	x0, [x19]
  412618:	bl	401220 <strlen@plt>
  41261c:	str	w0, [x19, #8]
  412620:	ldp	x20, x19, [sp, #64]
  412624:	ldp	x22, x21, [sp, #48]
  412628:	ldp	x24, x23, [sp, #32]
  41262c:	ldp	x26, x25, [sp, #16]
  412630:	ldp	x29, x30, [sp], #80
  412634:	ret
  412638:	ldr	x0, [x0]
  41263c:	cbz	x0, 412644 <_ZdlPvm@@Base+0x2b0>
  412640:	b	401390 <_ZdaPv@plt>
  412644:	ret
  412648:	stp	x29, x30, [sp, #-80]!
  41264c:	str	x25, [sp, #16]
  412650:	stp	x24, x23, [sp, #32]
  412654:	stp	x22, x21, [sp, #48]
  412658:	stp	x20, x19, [sp, #64]
  41265c:	mov	x29, sp
  412660:	ldr	x19, [x0]
  412664:	mov	x24, x0
  412668:	mov	x20, x1
  41266c:	mov	x0, x19
  412670:	bl	401220 <strlen@plt>
  412674:	mov	x21, x0
  412678:	mov	x0, x20
  41267c:	bl	401220 <strlen@plt>
  412680:	mov	x23, x0
  412684:	add	w8, w21, w23
  412688:	add	w0, w8, #0x2
  41268c:	bl	4011e0 <_Znam@plt>
  412690:	ldr	w22, [x24, #8]
  412694:	str	x0, [x24]
  412698:	mov	x1, x19
  41269c:	mov	x25, x0
  4126a0:	sub	w24, w21, w22
  4126a4:	mov	x2, x24
  4126a8:	bl	401200 <memcpy@plt>
  4126ac:	add	x24, x25, x24
  4126b0:	cbz	w22, 412710 <_ZdlPvm@@Base+0x37c>
  4126b4:	and	x23, x23, #0xffffffff
  4126b8:	mov	x0, x24
  4126bc:	mov	x1, x20
  4126c0:	mov	x2, x23
  4126c4:	bl	401200 <memcpy@plt>
  4126c8:	add	x20, x24, x23
  4126cc:	mov	w8, #0x3a                  	// #58
  4126d0:	add	x9, x19, w21, uxtw
  4126d4:	strb	w8, [x20], #1
  4126d8:	sub	x1, x9, x22
  4126dc:	mov	x0, x20
  4126e0:	mov	x2, x22
  4126e4:	bl	401200 <memcpy@plt>
  4126e8:	add	x8, x20, x22
  4126ec:	strb	wzr, [x8]
  4126f0:	cbz	x19, 412738 <_ZdlPvm@@Base+0x3a4>
  4126f4:	mov	x0, x19
  4126f8:	ldp	x20, x19, [sp, #64]
  4126fc:	ldp	x22, x21, [sp, #48]
  412700:	ldp	x24, x23, [sp, #32]
  412704:	ldr	x25, [sp, #16]
  412708:	ldp	x29, x30, [sp], #80
  41270c:	b	401390 <_ZdaPv@plt>
  412710:	mov	w8, #0x3a                  	// #58
  412714:	strb	w8, [x24], #1
  412718:	and	x21, x23, #0xffffffff
  41271c:	mov	x0, x24
  412720:	mov	x1, x20
  412724:	mov	x2, x21
  412728:	bl	401200 <memcpy@plt>
  41272c:	add	x8, x24, x21
  412730:	strb	wzr, [x8]
  412734:	cbnz	x19, 4126f4 <_ZdlPvm@@Base+0x360>
  412738:	ldp	x20, x19, [sp, #64]
  41273c:	ldp	x22, x21, [sp, #48]
  412740:	ldp	x24, x23, [sp, #32]
  412744:	ldr	x25, [sp, #16]
  412748:	ldp	x29, x30, [sp], #80
  41274c:	ret
  412750:	sub	sp, sp, #0x70
  412754:	stp	x29, x30, [sp, #16]
  412758:	stp	x28, x27, [sp, #32]
  41275c:	stp	x26, x25, [sp, #48]
  412760:	stp	x24, x23, [sp, #64]
  412764:	stp	x22, x21, [sp, #80]
  412768:	stp	x20, x19, [sp, #96]
  41276c:	add	x29, sp, #0x10
  412770:	mov	x19, x2
  412774:	mov	x20, x1
  412778:	mov	x21, x0
  41277c:	cbnz	x1, 412790 <_ZdlPvm@@Base+0x3fc>
  412780:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412784:	add	x1, x1, #0xda1
  412788:	mov	w0, #0x61                  	// #97
  41278c:	bl	41082c <printf@plt+0xf38c>
  412790:	ldrb	w8, [x20]
  412794:	cmp	w8, #0x2f
  412798:	b.eq	41289c <_ZdlPvm@@Base+0x508>  // b.none
  41279c:	ldr	x23, [x21]
  4127a0:	ldrb	w8, [x23]
  4127a4:	cbz	w8, 41289c <_ZdlPvm@@Base+0x508>
  4127a8:	mov	x0, x20
  4127ac:	str	x19, [sp, #8]
  4127b0:	bl	401220 <strlen@plt>
  4127b4:	and	x8, x0, #0xffffffff
  4127b8:	mov	x27, #0x1                   	// #1
  4127bc:	adrp	x21, 415000 <_ZdlPvm@@Base+0x2c6c>
  4127c0:	movk	x27, #0x8000, lsl #32
  4127c4:	mov	w28, #0x2f                  	// #47
  4127c8:	add	x19, x8, #0x1
  4127cc:	add	x21, x21, #0x24a
  4127d0:	mov	w1, #0x3a                  	// #58
  4127d4:	mov	x0, x23
  4127d8:	bl	4012a0 <strchr@plt>
  4127dc:	mov	x22, x0
  4127e0:	cbz	x0, 412810 <_ZdlPvm@@Base+0x47c>
  4127e4:	subs	x24, x22, x23
  4127e8:	b.ls	412824 <_ZdlPvm@@Base+0x490>  // b.plast
  4127ec:	ldurb	w8, [x22, #-1]
  4127f0:	mov	w9, #0x1                   	// #1
  4127f4:	cmp	x8, #0x3f
  4127f8:	lsl	x8, x9, x8
  4127fc:	cset	w9, hi  // hi = pmore
  412800:	tst	x8, x27
  412804:	cset	w8, eq  // eq = none
  412808:	orr	w26, w9, w8
  41280c:	b	412828 <_ZdlPvm@@Base+0x494>
  412810:	mov	x0, x23
  412814:	bl	401220 <strlen@plt>
  412818:	add	x22, x23, x0
  41281c:	subs	x24, x22, x23
  412820:	b.hi	4127ec <_ZdlPvm@@Base+0x458>  // b.pmore
  412824:	mov	w26, wzr
  412828:	add	x8, x19, x24
  41282c:	add	x0, x8, x26
  412830:	bl	4011e0 <_Znam@plt>
  412834:	mov	x1, x23
  412838:	mov	x2, x24
  41283c:	mov	x25, x0
  412840:	bl	401200 <memcpy@plt>
  412844:	cbz	w26, 41284c <_ZdlPvm@@Base+0x4b8>
  412848:	strb	w28, [x25, x24]
  41284c:	add	x8, x25, x24
  412850:	add	x0, x8, x26
  412854:	mov	x1, x20
  412858:	bl	4012d0 <strcpy@plt>
  41285c:	mov	x0, x25
  412860:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  412864:	mov	x24, x0
  412868:	mov	x0, x25
  41286c:	bl	401390 <_ZdaPv@plt>
  412870:	mov	x0, x24
  412874:	mov	x1, x21
  412878:	bl	4013b0 <fopen@plt>
  41287c:	cbnz	x0, 4128c8 <_ZdlPvm@@Base+0x534>
  412880:	mov	x0, x24
  412884:	bl	401280 <free@plt>
  412888:	ldrb	w8, [x22], #1
  41288c:	mov	x23, x22
  412890:	cbnz	w8, 4127d0 <_ZdlPvm@@Base+0x43c>
  412894:	mov	x23, xzr
  412898:	b	4128e4 <_ZdlPvm@@Base+0x550>
  41289c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  4128a0:	add	x1, x1, #0x24a
  4128a4:	mov	x0, x20
  4128a8:	bl	4013b0 <fopen@plt>
  4128ac:	mov	x23, x0
  4128b0:	cbz	x0, 4128e4 <_ZdlPvm@@Base+0x550>
  4128b4:	cbz	x19, 4128e4 <_ZdlPvm@@Base+0x550>
  4128b8:	mov	x0, x20
  4128bc:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  4128c0:	str	x0, [x19]
  4128c4:	b	4128e4 <_ZdlPvm@@Base+0x550>
  4128c8:	ldr	x8, [sp, #8]
  4128cc:	mov	x23, x0
  4128d0:	cbz	x8, 4128dc <_ZdlPvm@@Base+0x548>
  4128d4:	str	x24, [x8]
  4128d8:	b	4128e4 <_ZdlPvm@@Base+0x550>
  4128dc:	mov	x0, x24
  4128e0:	bl	401280 <free@plt>
  4128e4:	mov	x0, x23
  4128e8:	ldp	x20, x19, [sp, #96]
  4128ec:	ldp	x22, x21, [sp, #80]
  4128f0:	ldp	x24, x23, [sp, #64]
  4128f4:	ldp	x26, x25, [sp, #48]
  4128f8:	ldp	x28, x27, [sp, #32]
  4128fc:	ldp	x29, x30, [sp, #16]
  412900:	add	sp, sp, #0x70
  412904:	ret
  412908:	stp	x29, x30, [sp, #-96]!
  41290c:	stp	x28, x27, [sp, #16]
  412910:	stp	x26, x25, [sp, #32]
  412914:	stp	x24, x23, [sp, #48]
  412918:	stp	x22, x21, [sp, #64]
  41291c:	stp	x20, x19, [sp, #80]
  412920:	mov	x29, sp
  412924:	adrp	x8, 415000 <_ZdlPvm@@Base+0x2c6c>
  412928:	add	x8, x8, #0x24a
  41292c:	cmp	x3, #0x0
  412930:	csel	x21, x8, x3, eq  // eq = none
  412934:	mov	x20, x1
  412938:	mov	x22, x0
  41293c:	mov	w1, #0x72                  	// #114
  412940:	mov	x0, x21
  412944:	mov	x19, x2
  412948:	bl	4012a0 <strchr@plt>
  41294c:	mov	x23, x0
  412950:	cbz	x20, 412a88 <_ZdlPvm@@Base+0x6f4>
  412954:	adrp	x1, 415000 <_ZdlPvm@@Base+0x2c6c>
  412958:	add	x1, x1, #0x5b8
  41295c:	mov	x0, x20
  412960:	bl	4013c0 <strcmp@plt>
  412964:	cbz	w0, 412a88 <_ZdlPvm@@Base+0x6f4>
  412968:	cbz	x23, 412ae8 <_ZdlPvm@@Base+0x754>
  41296c:	ldrb	w8, [x20]
  412970:	cmp	w8, #0x2f
  412974:	b.eq	412ae8 <_ZdlPvm@@Base+0x754>  // b.none
  412978:	ldr	x23, [x22]
  41297c:	ldrb	w8, [x23]
  412980:	cbz	w8, 412ae8 <_ZdlPvm@@Base+0x754>
  412984:	mov	x0, x20
  412988:	bl	401220 <strlen@plt>
  41298c:	and	x8, x0, #0xffffffff
  412990:	add	x28, x8, #0x1
  412994:	mov	w26, #0x2f                  	// #47
  412998:	mov	w1, #0x3a                  	// #58
  41299c:	mov	x0, x23
  4129a0:	bl	4012a0 <strchr@plt>
  4129a4:	mov	x22, x0
  4129a8:	cbz	x0, 4129e0 <_ZdlPvm@@Base+0x64c>
  4129ac:	subs	x24, x22, x23
  4129b0:	b.ls	4129f4 <_ZdlPvm@@Base+0x660>  // b.plast
  4129b4:	ldurb	w8, [x22, #-1]
  4129b8:	mov	w9, #0x1                   	// #1
  4129bc:	mov	x10, #0x1                   	// #1
  4129c0:	movk	x10, #0x8000, lsl #32
  4129c4:	cmp	x8, #0x3f
  4129c8:	lsl	x8, x9, x8
  4129cc:	cset	w9, hi  // hi = pmore
  4129d0:	tst	x8, x10
  4129d4:	cset	w8, eq  // eq = none
  4129d8:	orr	w27, w9, w8
  4129dc:	b	4129f8 <_ZdlPvm@@Base+0x664>
  4129e0:	mov	x0, x23
  4129e4:	bl	401220 <strlen@plt>
  4129e8:	add	x22, x23, x0
  4129ec:	subs	x24, x22, x23
  4129f0:	b.hi	4129b4 <_ZdlPvm@@Base+0x620>  // b.pmore
  4129f4:	mov	w27, wzr
  4129f8:	add	x8, x28, x24
  4129fc:	add	x0, x8, x27
  412a00:	bl	4011e0 <_Znam@plt>
  412a04:	mov	x1, x23
  412a08:	mov	x2, x24
  412a0c:	mov	x25, x0
  412a10:	bl	401200 <memcpy@plt>
  412a14:	cbz	w27, 412a1c <_ZdlPvm@@Base+0x688>
  412a18:	strb	w26, [x25, x24]
  412a1c:	add	x8, x25, x24
  412a20:	add	x0, x8, x27
  412a24:	mov	x1, x20
  412a28:	bl	4012d0 <strcpy@plt>
  412a2c:	mov	x0, x25
  412a30:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  412a34:	mov	x24, x0
  412a38:	mov	x0, x25
  412a3c:	bl	401390 <_ZdaPv@plt>
  412a40:	mov	x0, x24
  412a44:	mov	x1, x21
  412a48:	bl	4013b0 <fopen@plt>
  412a4c:	cbnz	x0, 412b10 <_ZdlPvm@@Base+0x77c>
  412a50:	bl	4013a0 <__errno_location@plt>
  412a54:	ldr	w27, [x0]
  412a58:	mov	x25, x0
  412a5c:	mov	x0, x24
  412a60:	bl	401280 <free@plt>
  412a64:	cmp	w27, #0x2
  412a68:	b.ne	412b20 <_ZdlPvm@@Base+0x78c>  // b.any
  412a6c:	ldrb	w8, [x22], #1
  412a70:	mov	x23, x22
  412a74:	cbnz	w8, 412998 <_ZdlPvm@@Base+0x604>
  412a78:	mov	x23, xzr
  412a7c:	mov	w8, #0x2                   	// #2
  412a80:	str	w8, [x25]
  412a84:	b	412ac8 <_ZdlPvm@@Base+0x734>
  412a88:	cbz	x19, 412aac <_ZdlPvm@@Base+0x718>
  412a8c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412a90:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412a94:	add	x8, x8, #0xdc8
  412a98:	add	x9, x9, #0xdc2
  412a9c:	cmp	x23, #0x0
  412aa0:	csel	x0, x9, x8, ne  // ne = any
  412aa4:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  412aa8:	str	x0, [x19]
  412aac:	adrp	x8, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412ab0:	adrp	x9, 430000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412ab4:	add	x8, x8, #0xd48
  412ab8:	add	x9, x9, #0xd50
  412abc:	cmp	x23, #0x0
  412ac0:	csel	x8, x8, x9, ne  // ne = any
  412ac4:	ldr	x23, [x8]
  412ac8:	mov	x0, x23
  412acc:	ldp	x20, x19, [sp, #80]
  412ad0:	ldp	x22, x21, [sp, #64]
  412ad4:	ldp	x24, x23, [sp, #48]
  412ad8:	ldp	x26, x25, [sp, #32]
  412adc:	ldp	x28, x27, [sp, #16]
  412ae0:	ldp	x29, x30, [sp], #96
  412ae4:	ret
  412ae8:	mov	x0, x20
  412aec:	mov	x1, x21
  412af0:	bl	4013b0 <fopen@plt>
  412af4:	mov	x23, x0
  412af8:	cbz	x0, 412ac8 <_ZdlPvm@@Base+0x734>
  412afc:	cbz	x19, 412ac8 <_ZdlPvm@@Base+0x734>
  412b00:	mov	x0, x20
  412b04:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  412b08:	str	x0, [x19]
  412b0c:	b	412ac8 <_ZdlPvm@@Base+0x734>
  412b10:	mov	x23, x0
  412b14:	cbz	x19, 412b2c <_ZdlPvm@@Base+0x798>
  412b18:	str	x24, [x19]
  412b1c:	b	412ac8 <_ZdlPvm@@Base+0x734>
  412b20:	mov	x23, xzr
  412b24:	str	w27, [x25]
  412b28:	b	412ac8 <_ZdlPvm@@Base+0x734>
  412b2c:	mov	x0, x24
  412b30:	bl	401280 <free@plt>
  412b34:	b	412ac8 <_ZdlPvm@@Base+0x734>
  412b38:	stp	xzr, xzr, [x0]
  412b3c:	ret
  412b40:	stp	x29, x30, [sp, #-48]!
  412b44:	str	x21, [sp, #16]
  412b48:	stp	x20, x19, [sp, #32]
  412b4c:	mov	x29, sp
  412b50:	mov	w21, w2
  412b54:	mov	x20, x1
  412b58:	mov	x19, x0
  412b5c:	str	w2, [x0, #8]
  412b60:	tbnz	w2, #31, 412b80 <_ZdlPvm@@Base+0x7ec>
  412b64:	cbnz	w21, 412b90 <_ZdlPvm@@Base+0x7fc>
  412b68:	str	wzr, [x19, #12]
  412b6c:	str	xzr, [x19]
  412b70:	ldp	x20, x19, [sp, #32]
  412b74:	ldr	x21, [sp, #16]
  412b78:	ldp	x29, x30, [sp], #48
  412b7c:	ret
  412b80:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412b84:	add	x1, x1, #0xdd8
  412b88:	mov	w0, #0x57                  	// #87
  412b8c:	bl	41082c <printf@plt+0xf38c>
  412b90:	lsl	w8, w21, #1
  412b94:	sxtw	x0, w8
  412b98:	str	w8, [x19, #12]
  412b9c:	bl	4011e0 <_Znam@plt>
  412ba0:	str	x0, [x19]
  412ba4:	sxtw	x2, w21
  412ba8:	mov	x1, x20
  412bac:	ldp	x20, x19, [sp, #32]
  412bb0:	ldr	x21, [sp, #16]
  412bb4:	ldp	x29, x30, [sp], #48
  412bb8:	b	401200 <memcpy@plt>
  412bbc:	stp	x29, x30, [sp, #-48]!
  412bc0:	str	x21, [sp, #16]
  412bc4:	stp	x20, x19, [sp, #32]
  412bc8:	mov	x29, sp
  412bcc:	mov	x19, x0
  412bd0:	cbz	x1, 412c18 <_ZdlPvm@@Base+0x884>
  412bd4:	mov	x0, x1
  412bd8:	mov	x20, x1
  412bdc:	bl	401220 <strlen@plt>
  412be0:	mov	x21, x0
  412be4:	str	w21, [x19, #8]
  412be8:	cbz	w21, 412c20 <_ZdlPvm@@Base+0x88c>
  412bec:	lsl	w8, w21, #1
  412bf0:	sxtw	x0, w8
  412bf4:	str	w8, [x19, #12]
  412bf8:	bl	4011e0 <_Znam@plt>
  412bfc:	str	x0, [x19]
  412c00:	sxtw	x2, w21
  412c04:	mov	x1, x20
  412c08:	ldp	x20, x19, [sp, #32]
  412c0c:	ldr	x21, [sp, #16]
  412c10:	ldp	x29, x30, [sp], #48
  412c14:	b	401200 <memcpy@plt>
  412c18:	str	xzr, [x19, #8]
  412c1c:	b	412c24 <_ZdlPvm@@Base+0x890>
  412c20:	str	wzr, [x19, #12]
  412c24:	str	xzr, [x19]
  412c28:	ldp	x20, x19, [sp, #32]
  412c2c:	ldr	x21, [sp, #16]
  412c30:	ldp	x29, x30, [sp], #48
  412c34:	ret
  412c38:	stp	x29, x30, [sp, #-32]!
  412c3c:	stp	x20, x19, [sp, #16]
  412c40:	mov	x29, sp
  412c44:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x7c6c>
  412c48:	ldr	d0, [x8, #3536]
  412c4c:	mov	x20, x0
  412c50:	mov	w19, w1
  412c54:	str	d0, [x0, #8]
  412c58:	mov	w0, #0x2                   	// #2
  412c5c:	bl	4011e0 <_Znam@plt>
  412c60:	str	x0, [x20]
  412c64:	strb	w19, [x0]
  412c68:	ldp	x20, x19, [sp, #16]
  412c6c:	ldp	x29, x30, [sp], #32
  412c70:	ret
  412c74:	stp	x29, x30, [sp, #-48]!
  412c78:	str	x21, [sp, #16]
  412c7c:	stp	x20, x19, [sp, #32]
  412c80:	mov	x29, sp
  412c84:	ldrsw	x19, [x1, #8]
  412c88:	mov	x20, x0
  412c8c:	str	w19, [x0, #8]
  412c90:	cbz	w19, 412cc0 <_ZdlPvm@@Base+0x92c>
  412c94:	lsl	x0, x19, #1
  412c98:	mov	x21, x1
  412c9c:	str	w0, [x20, #12]
  412ca0:	bl	4011e0 <_Znam@plt>
  412ca4:	str	x0, [x20]
  412ca8:	ldr	x1, [x21]
  412cac:	mov	x2, x19
  412cb0:	ldp	x20, x19, [sp, #32]
  412cb4:	ldr	x21, [sp, #16]
  412cb8:	ldp	x29, x30, [sp], #48
  412cbc:	b	401200 <memcpy@plt>
  412cc0:	str	wzr, [x20, #12]
  412cc4:	str	xzr, [x20]
  412cc8:	ldp	x20, x19, [sp, #32]
  412ccc:	ldr	x21, [sp, #16]
  412cd0:	ldp	x29, x30, [sp], #48
  412cd4:	ret
  412cd8:	ldr	x0, [x0]
  412cdc:	cbz	x0, 412ce4 <_ZdlPvm@@Base+0x950>
  412ce0:	b	401390 <_ZdaPv@plt>
  412ce4:	ret
  412ce8:	stp	x29, x30, [sp, #-48]!
  412cec:	str	x21, [sp, #16]
  412cf0:	stp	x20, x19, [sp, #32]
  412cf4:	mov	x29, sp
  412cf8:	ldr	w8, [x0, #12]
  412cfc:	ldrsw	x21, [x1, #8]
  412d00:	mov	x19, x0
  412d04:	ldr	x0, [x0]
  412d08:	mov	x20, x1
  412d0c:	cmp	w8, w21
  412d10:	b.ge	412d38 <_ZdlPvm@@Base+0x9a4>  // b.tcont
  412d14:	cbz	x0, 412d1c <_ZdlPvm@@Base+0x988>
  412d18:	bl	401390 <_ZdaPv@plt>
  412d1c:	cbz	w21, 412d30 <_ZdlPvm@@Base+0x99c>
  412d20:	lsl	x0, x21, #1
  412d24:	str	w0, [x19, #12]
  412d28:	bl	4011e0 <_Znam@plt>
  412d2c:	b	412d38 <_ZdlPvm@@Base+0x9a4>
  412d30:	mov	x0, xzr
  412d34:	str	wzr, [x19, #12]
  412d38:	str	x0, [x19]
  412d3c:	ldrsw	x2, [x20, #8]
  412d40:	str	w2, [x19, #8]
  412d44:	cbz	w2, 412d50 <_ZdlPvm@@Base+0x9bc>
  412d48:	ldr	x1, [x20]
  412d4c:	bl	401200 <memcpy@plt>
  412d50:	mov	x0, x19
  412d54:	ldp	x20, x19, [sp, #32]
  412d58:	ldr	x21, [sp, #16]
  412d5c:	ldp	x29, x30, [sp], #48
  412d60:	ret
  412d64:	stp	x29, x30, [sp, #-48]!
  412d68:	str	x21, [sp, #16]
  412d6c:	stp	x20, x19, [sp, #32]
  412d70:	mov	x29, sp
  412d74:	mov	x19, x0
  412d78:	cbz	x1, 412de0 <_ZdlPvm@@Base+0xa4c>
  412d7c:	mov	x0, x1
  412d80:	mov	x20, x1
  412d84:	bl	401220 <strlen@plt>
  412d88:	ldr	w9, [x19, #12]
  412d8c:	ldr	x8, [x19]
  412d90:	mov	x21, x0
  412d94:	cmp	w9, w21
  412d98:	b.ge	412dc0 <_ZdlPvm@@Base+0xa2c>  // b.tcont
  412d9c:	cbz	x8, 412da8 <_ZdlPvm@@Base+0xa14>
  412da0:	mov	x0, x8
  412da4:	bl	401390 <_ZdaPv@plt>
  412da8:	cbz	w21, 412dec <_ZdlPvm@@Base+0xa58>
  412dac:	lsl	w8, w21, #1
  412db0:	sxtw	x0, w8
  412db4:	str	w8, [x19, #12]
  412db8:	bl	4011e0 <_Znam@plt>
  412dbc:	mov	x8, x0
  412dc0:	str	x8, [x19]
  412dc4:	str	w21, [x19, #8]
  412dc8:	cbz	w21, 412df0 <_ZdlPvm@@Base+0xa5c>
  412dcc:	sxtw	x2, w21
  412dd0:	mov	x0, x8
  412dd4:	mov	x1, x20
  412dd8:	bl	401200 <memcpy@plt>
  412ddc:	b	412df0 <_ZdlPvm@@Base+0xa5c>
  412de0:	ldr	x0, [x19]
  412de4:	cbz	x0, 412dec <_ZdlPvm@@Base+0xa58>
  412de8:	bl	401390 <_ZdaPv@plt>
  412dec:	stp	xzr, xzr, [x19]
  412df0:	mov	x0, x19
  412df4:	ldp	x20, x19, [sp, #32]
  412df8:	ldr	x21, [sp, #16]
  412dfc:	ldp	x29, x30, [sp], #48
  412e00:	ret
  412e04:	stp	x29, x30, [sp, #-32]!
  412e08:	stp	x20, x19, [sp, #16]
  412e0c:	mov	x29, sp
  412e10:	ldr	w8, [x0, #12]
  412e14:	mov	x19, x0
  412e18:	ldr	x0, [x0]
  412e1c:	mov	w20, w1
  412e20:	cmp	w8, #0x0
  412e24:	b.gt	412e40 <_ZdlPvm@@Base+0xaac>
  412e28:	cbz	x0, 412e30 <_ZdlPvm@@Base+0xa9c>
  412e2c:	bl	401390 <_ZdaPv@plt>
  412e30:	mov	w8, #0x2                   	// #2
  412e34:	mov	w0, #0x2                   	// #2
  412e38:	str	w8, [x19, #12]
  412e3c:	bl	4011e0 <_Znam@plt>
  412e40:	mov	w8, #0x1                   	// #1
  412e44:	str	x0, [x19]
  412e48:	str	w8, [x19, #8]
  412e4c:	strb	w20, [x0]
  412e50:	mov	x0, x19
  412e54:	ldp	x20, x19, [sp, #16]
  412e58:	ldp	x29, x30, [sp], #32
  412e5c:	ret
  412e60:	stp	x29, x30, [sp, #-32]!
  412e64:	stp	x20, x19, [sp, #16]
  412e68:	mov	x20, x0
  412e6c:	ldr	x0, [x0]
  412e70:	mov	x19, x1
  412e74:	mov	x29, sp
  412e78:	cbz	x0, 412e80 <_ZdlPvm@@Base+0xaec>
  412e7c:	bl	401390 <_ZdaPv@plt>
  412e80:	ldr	x8, [x19]
  412e84:	str	x8, [x20]
  412e88:	ldr	x8, [x19, #8]
  412e8c:	str	x8, [x20, #8]
  412e90:	stp	xzr, xzr, [x19]
  412e94:	ldp	x20, x19, [sp, #16]
  412e98:	ldp	x29, x30, [sp], #32
  412e9c:	ret
  412ea0:	stp	x29, x30, [sp, #-48]!
  412ea4:	stp	x22, x21, [sp, #16]
  412ea8:	stp	x20, x19, [sp, #32]
  412eac:	mov	x29, sp
  412eb0:	ldp	w22, w8, [x0, #8]
  412eb4:	ldr	x20, [x0]
  412eb8:	mov	x19, x0
  412ebc:	sxtw	x22, w22
  412ec0:	cmp	w8, w22
  412ec4:	b.le	412ed0 <_ZdlPvm@@Base+0xb3c>
  412ec8:	mov	x21, x20
  412ecc:	b	412f24 <_ZdlPvm@@Base+0xb90>
  412ed0:	add	w8, w22, #0x1
  412ed4:	cbz	w8, 412f10 <_ZdlPvm@@Base+0xb7c>
  412ed8:	lsl	w8, w8, #1
  412edc:	sxtw	x0, w8
  412ee0:	str	w8, [x19, #12]
  412ee4:	bl	4011e0 <_Znam@plt>
  412ee8:	mov	x21, x0
  412eec:	cbz	w22, 412f00 <_ZdlPvm@@Base+0xb6c>
  412ef0:	mov	x0, x21
  412ef4:	mov	x1, x20
  412ef8:	mov	x2, x22
  412efc:	bl	401200 <memcpy@plt>
  412f00:	cbz	x20, 412f24 <_ZdlPvm@@Base+0xb90>
  412f04:	mov	x0, x20
  412f08:	bl	401390 <_ZdaPv@plt>
  412f0c:	b	412f24 <_ZdlPvm@@Base+0xb90>
  412f10:	cbz	x20, 412f1c <_ZdlPvm@@Base+0xb88>
  412f14:	mov	x0, x20
  412f18:	bl	401390 <_ZdaPv@plt>
  412f1c:	mov	x21, xzr
  412f20:	str	wzr, [x19, #12]
  412f24:	str	x21, [x19]
  412f28:	ldp	x20, x19, [sp, #32]
  412f2c:	ldp	x22, x21, [sp, #16]
  412f30:	ldp	x29, x30, [sp], #48
  412f34:	ret
  412f38:	stp	x29, x30, [sp, #-80]!
  412f3c:	str	x25, [sp, #16]
  412f40:	stp	x24, x23, [sp, #32]
  412f44:	stp	x22, x21, [sp, #48]
  412f48:	stp	x20, x19, [sp, #64]
  412f4c:	mov	x29, sp
  412f50:	mov	x19, x0
  412f54:	cbz	x1, 412ff4 <_ZdlPvm@@Base+0xc60>
  412f58:	mov	x0, x1
  412f5c:	mov	x20, x1
  412f60:	bl	401220 <strlen@plt>
  412f64:	ldp	w25, w8, [x19, #8]
  412f68:	ldr	x22, [x19]
  412f6c:	mov	x21, x0
  412f70:	add	w24, w25, w21
  412f74:	cmp	w24, w8
  412f78:	b.le	412fe0 <_ZdlPvm@@Base+0xc4c>
  412f7c:	cbz	w24, 412fc0 <_ZdlPvm@@Base+0xc2c>
  412f80:	lsl	w8, w24, #1
  412f84:	sxtw	x0, w8
  412f88:	str	w8, [x19, #12]
  412f8c:	bl	4011e0 <_Znam@plt>
  412f90:	mov	x23, x0
  412f94:	cbz	w25, 412fb0 <_ZdlPvm@@Base+0xc1c>
  412f98:	cmp	w21, #0x1
  412f9c:	b.lt	412fb0 <_ZdlPvm@@Base+0xc1c>  // b.tstop
  412fa0:	sxtw	x2, w25
  412fa4:	mov	x0, x23
  412fa8:	mov	x1, x22
  412fac:	bl	401200 <memcpy@plt>
  412fb0:	cbz	x22, 412fd4 <_ZdlPvm@@Base+0xc40>
  412fb4:	mov	x0, x22
  412fb8:	bl	401390 <_ZdaPv@plt>
  412fbc:	b	412fd4 <_ZdlPvm@@Base+0xc40>
  412fc0:	cbz	x22, 412fcc <_ZdlPvm@@Base+0xc38>
  412fc4:	mov	x0, x22
  412fc8:	bl	401390 <_ZdaPv@plt>
  412fcc:	mov	x23, xzr
  412fd0:	str	wzr, [x19, #12]
  412fd4:	ldr	w25, [x19, #8]
  412fd8:	mov	x22, x23
  412fdc:	str	x23, [x19]
  412fe0:	add	x0, x22, w25, sxtw
  412fe4:	sxtw	x2, w21
  412fe8:	mov	x1, x20
  412fec:	bl	401200 <memcpy@plt>
  412ff0:	str	w24, [x19, #8]
  412ff4:	mov	x0, x19
  412ff8:	ldp	x20, x19, [sp, #64]
  412ffc:	ldp	x22, x21, [sp, #48]
  413000:	ldp	x24, x23, [sp, #32]
  413004:	ldr	x25, [sp, #16]
  413008:	ldp	x29, x30, [sp], #80
  41300c:	ret
  413010:	stp	x29, x30, [sp, #-80]!
  413014:	str	x25, [sp, #16]
  413018:	stp	x24, x23, [sp, #32]
  41301c:	stp	x22, x21, [sp, #48]
  413020:	stp	x20, x19, [sp, #64]
  413024:	mov	x29, sp
  413028:	ldr	w25, [x1, #8]
  41302c:	mov	x19, x0
  413030:	cbz	w25, 4130c8 <_ZdlPvm@@Base+0xd34>
  413034:	ldp	w24, w8, [x19, #8]
  413038:	ldr	x21, [x19]
  41303c:	mov	x20, x1
  413040:	add	w23, w24, w25
  413044:	cmp	w23, w8
  413048:	b.le	4130b4 <_ZdlPvm@@Base+0xd20>
  41304c:	cbz	w23, 413090 <_ZdlPvm@@Base+0xcfc>
  413050:	lsl	w8, w23, #1
  413054:	sxtw	x0, w8
  413058:	str	w8, [x19, #12]
  41305c:	bl	4011e0 <_Znam@plt>
  413060:	cmp	w25, #0x1
  413064:	mov	x22, x0
  413068:	b.lt	413080 <_ZdlPvm@@Base+0xcec>  // b.tstop
  41306c:	cbz	w24, 413080 <_ZdlPvm@@Base+0xcec>
  413070:	sxtw	x2, w24
  413074:	mov	x0, x22
  413078:	mov	x1, x21
  41307c:	bl	401200 <memcpy@plt>
  413080:	cbz	x21, 4130a4 <_ZdlPvm@@Base+0xd10>
  413084:	mov	x0, x21
  413088:	bl	401390 <_ZdaPv@plt>
  41308c:	b	4130a4 <_ZdlPvm@@Base+0xd10>
  413090:	cbz	x21, 41309c <_ZdlPvm@@Base+0xd08>
  413094:	mov	x0, x21
  413098:	bl	401390 <_ZdaPv@plt>
  41309c:	mov	x22, xzr
  4130a0:	str	wzr, [x19, #12]
  4130a4:	str	x22, [x19]
  4130a8:	ldr	w24, [x19, #8]
  4130ac:	ldr	w25, [x20, #8]
  4130b0:	mov	x21, x22
  4130b4:	ldr	x1, [x20]
  4130b8:	add	x0, x21, w24, sxtw
  4130bc:	sxtw	x2, w25
  4130c0:	bl	401200 <memcpy@plt>
  4130c4:	str	w23, [x19, #8]
  4130c8:	mov	x0, x19
  4130cc:	ldp	x20, x19, [sp, #64]
  4130d0:	ldp	x22, x21, [sp, #48]
  4130d4:	ldp	x24, x23, [sp, #32]
  4130d8:	ldr	x25, [sp, #16]
  4130dc:	ldp	x29, x30, [sp], #80
  4130e0:	ret
  4130e4:	cmp	w2, #0x1
  4130e8:	b.lt	4131a8 <_ZdlPvm@@Base+0xe14>  // b.tstop
  4130ec:	stp	x29, x30, [sp, #-80]!
  4130f0:	str	x25, [sp, #16]
  4130f4:	stp	x24, x23, [sp, #32]
  4130f8:	stp	x22, x21, [sp, #48]
  4130fc:	stp	x20, x19, [sp, #64]
  413100:	mov	x29, sp
  413104:	ldp	w25, w8, [x0, #8]
  413108:	ldr	x22, [x0]
  41310c:	mov	w21, w2
  413110:	mov	x20, x1
  413114:	add	w24, w25, w2
  413118:	mov	x19, x0
  41311c:	cmp	w24, w8
  413120:	b.le	413180 <_ZdlPvm@@Base+0xdec>
  413124:	cbz	w24, 413160 <_ZdlPvm@@Base+0xdcc>
  413128:	lsl	w8, w24, #1
  41312c:	sxtw	x0, w8
  413130:	str	w8, [x19, #12]
  413134:	bl	4011e0 <_Znam@plt>
  413138:	mov	x23, x0
  41313c:	cbz	w25, 413150 <_ZdlPvm@@Base+0xdbc>
  413140:	sxtw	x2, w25
  413144:	mov	x0, x23
  413148:	mov	x1, x22
  41314c:	bl	401200 <memcpy@plt>
  413150:	cbz	x22, 413174 <_ZdlPvm@@Base+0xde0>
  413154:	mov	x0, x22
  413158:	bl	401390 <_ZdaPv@plt>
  41315c:	b	413174 <_ZdlPvm@@Base+0xde0>
  413160:	cbz	x22, 41316c <_ZdlPvm@@Base+0xdd8>
  413164:	mov	x0, x22
  413168:	bl	401390 <_ZdaPv@plt>
  41316c:	mov	x23, xzr
  413170:	str	wzr, [x19, #12]
  413174:	ldr	w25, [x19, #8]
  413178:	mov	x22, x23
  41317c:	str	x23, [x19]
  413180:	add	x0, x22, w25, sxtw
  413184:	mov	w2, w21
  413188:	mov	x1, x20
  41318c:	bl	401200 <memcpy@plt>
  413190:	str	w24, [x19, #8]
  413194:	ldp	x20, x19, [sp, #64]
  413198:	ldp	x22, x21, [sp, #48]
  41319c:	ldp	x24, x23, [sp, #32]
  4131a0:	ldr	x25, [sp, #16]
  4131a4:	ldp	x29, x30, [sp], #80
  4131a8:	ret
  4131ac:	stp	x29, x30, [sp, #-64]!
  4131b0:	stp	x24, x23, [sp, #16]
  4131b4:	stp	x22, x21, [sp, #32]
  4131b8:	stp	x20, x19, [sp, #48]
  4131bc:	mov	x29, sp
  4131c0:	mov	w20, w4
  4131c4:	mov	x19, x3
  4131c8:	mov	w22, w2
  4131cc:	mov	x21, x1
  4131d0:	orr	w8, w4, w2
  4131d4:	mov	x23, x0
  4131d8:	tbz	w8, #31, 4131ec <_ZdlPvm@@Base+0xe58>
  4131dc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  4131e0:	add	x1, x1, #0xdd8
  4131e4:	mov	w0, #0xd7                  	// #215
  4131e8:	bl	41082c <printf@plt+0xf38c>
  4131ec:	adds	w8, w20, w22
  4131f0:	str	w8, [x23, #8]
  4131f4:	b.eq	413238 <_ZdlPvm@@Base+0xea4>  // b.none
  4131f8:	lsl	w8, w8, #1
  4131fc:	sxtw	x0, w8
  413200:	str	w8, [x23, #12]
  413204:	bl	4011e0 <_Znam@plt>
  413208:	mov	x24, x0
  41320c:	str	x0, [x23]
  413210:	cbz	w22, 413254 <_ZdlPvm@@Base+0xec0>
  413214:	sxtw	x22, w22
  413218:	mov	x0, x24
  41321c:	mov	x1, x21
  413220:	mov	x2, x22
  413224:	bl	401200 <memcpy@plt>
  413228:	cbz	w20, 413240 <_ZdlPvm@@Base+0xeac>
  41322c:	add	x0, x24, x22
  413230:	sxtw	x2, w20
  413234:	b	41325c <_ZdlPvm@@Base+0xec8>
  413238:	str	wzr, [x23, #12]
  41323c:	str	xzr, [x23]
  413240:	ldp	x20, x19, [sp, #48]
  413244:	ldp	x22, x21, [sp, #32]
  413248:	ldp	x24, x23, [sp, #16]
  41324c:	ldp	x29, x30, [sp], #64
  413250:	ret
  413254:	sxtw	x2, w20
  413258:	mov	x0, x24
  41325c:	mov	x1, x19
  413260:	ldp	x20, x19, [sp, #48]
  413264:	ldp	x22, x21, [sp, #32]
  413268:	ldp	x24, x23, [sp, #16]
  41326c:	ldp	x29, x30, [sp], #64
  413270:	b	401200 <memcpy@plt>
  413274:	stp	x29, x30, [sp, #-16]!
  413278:	ldrsw	x2, [x0, #8]
  41327c:	ldrsw	x8, [x1, #8]
  413280:	mov	x29, sp
  413284:	cmp	w2, w8
  413288:	b.le	4132ac <_ZdlPvm@@Base+0xf18>
  41328c:	cbz	w8, 4132cc <_ZdlPvm@@Base+0xf38>
  413290:	ldr	x0, [x0]
  413294:	ldr	x1, [x1]
  413298:	mov	x2, x8
  41329c:	bl	401260 <memcmp@plt>
  4132a0:	lsr	w0, w0, #31
  4132a4:	ldp	x29, x30, [sp], #16
  4132a8:	ret
  4132ac:	cbz	w2, 4132d8 <_ZdlPvm@@Base+0xf44>
  4132b0:	ldr	x0, [x0]
  4132b4:	ldr	x1, [x1]
  4132b8:	bl	401260 <memcmp@plt>
  4132bc:	cmp	w0, #0x1
  4132c0:	cset	w0, lt  // lt = tstop
  4132c4:	ldp	x29, x30, [sp], #16
  4132c8:	ret
  4132cc:	mov	w0, wzr
  4132d0:	ldp	x29, x30, [sp], #16
  4132d4:	ret
  4132d8:	mov	w0, #0x1                   	// #1
  4132dc:	ldp	x29, x30, [sp], #16
  4132e0:	ret
  4132e4:	stp	x29, x30, [sp, #-16]!
  4132e8:	ldrsw	x2, [x0, #8]
  4132ec:	ldrsw	x8, [x1, #8]
  4132f0:	mov	x29, sp
  4132f4:	cmp	w2, w8
  4132f8:	b.ge	41331c <_ZdlPvm@@Base+0xf88>  // b.tcont
  4132fc:	cbz	w2, 41333c <_ZdlPvm@@Base+0xfa8>
  413300:	ldr	x0, [x0]
  413304:	ldr	x1, [x1]
  413308:	bl	401260 <memcmp@plt>
  41330c:	cmp	w0, #0x1
  413310:	cset	w0, lt  // lt = tstop
  413314:	ldp	x29, x30, [sp], #16
  413318:	ret
  41331c:	cbz	w8, 413348 <_ZdlPvm@@Base+0xfb4>
  413320:	ldr	x0, [x0]
  413324:	ldr	x1, [x1]
  413328:	mov	x2, x8
  41332c:	bl	401260 <memcmp@plt>
  413330:	lsr	w0, w0, #31
  413334:	ldp	x29, x30, [sp], #16
  413338:	ret
  41333c:	mov	w0, #0x1                   	// #1
  413340:	ldp	x29, x30, [sp], #16
  413344:	ret
  413348:	mov	w0, wzr
  41334c:	ldp	x29, x30, [sp], #16
  413350:	ret
  413354:	stp	x29, x30, [sp, #-16]!
  413358:	ldrsw	x2, [x0, #8]
  41335c:	ldrsw	x8, [x1, #8]
  413360:	mov	x29, sp
  413364:	cmp	w2, w8
  413368:	b.ge	41338c <_ZdlPvm@@Base+0xff8>  // b.tcont
  41336c:	cbz	w2, 4133b0 <_ZdlPvm@@Base+0x101c>
  413370:	ldr	x0, [x0]
  413374:	ldr	x1, [x1]
  413378:	bl	401260 <memcmp@plt>
  41337c:	cmp	w0, #0x0
  413380:	cset	w0, gt
  413384:	ldp	x29, x30, [sp], #16
  413388:	ret
  41338c:	cbz	w8, 4133bc <_ZdlPvm@@Base+0x1028>
  413390:	ldr	x0, [x0]
  413394:	ldr	x1, [x1]
  413398:	mov	x2, x8
  41339c:	bl	401260 <memcmp@plt>
  4133a0:	mvn	w8, w0
  4133a4:	lsr	w0, w8, #31
  4133a8:	ldp	x29, x30, [sp], #16
  4133ac:	ret
  4133b0:	mov	w0, wzr
  4133b4:	ldp	x29, x30, [sp], #16
  4133b8:	ret
  4133bc:	mov	w0, #0x1                   	// #1
  4133c0:	ldp	x29, x30, [sp], #16
  4133c4:	ret
  4133c8:	stp	x29, x30, [sp, #-16]!
  4133cc:	ldrsw	x2, [x0, #8]
  4133d0:	ldrsw	x8, [x1, #8]
  4133d4:	mov	x29, sp
  4133d8:	cmp	w2, w8
  4133dc:	b.le	413404 <_ZdlPvm@@Base+0x1070>
  4133e0:	cbz	w8, 413424 <_ZdlPvm@@Base+0x1090>
  4133e4:	ldr	x0, [x0]
  4133e8:	ldr	x1, [x1]
  4133ec:	mov	x2, x8
  4133f0:	bl	401260 <memcmp@plt>
  4133f4:	mvn	w8, w0
  4133f8:	lsr	w0, w8, #31
  4133fc:	ldp	x29, x30, [sp], #16
  413400:	ret
  413404:	cbz	w2, 413430 <_ZdlPvm@@Base+0x109c>
  413408:	ldr	x0, [x0]
  41340c:	ldr	x1, [x1]
  413410:	bl	401260 <memcmp@plt>
  413414:	cmp	w0, #0x0
  413418:	cset	w0, gt
  41341c:	ldp	x29, x30, [sp], #16
  413420:	ret
  413424:	mov	w0, #0x1                   	// #1
  413428:	ldp	x29, x30, [sp], #16
  41342c:	ret
  413430:	mov	w0, wzr
  413434:	ldp	x29, x30, [sp], #16
  413438:	ret
  41343c:	stp	x29, x30, [sp, #-64]!
  413440:	str	x23, [sp, #16]
  413444:	stp	x22, x21, [sp, #32]
  413448:	stp	x20, x19, [sp, #48]
  41344c:	mov	x29, sp
  413450:	mov	w19, w1
  413454:	mov	x20, x0
  413458:	tbz	w1, #31, 41346c <_ZdlPvm@@Base+0x10d8>
  41345c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x7c6c>
  413460:	add	x1, x1, #0xdd8
  413464:	mov	w0, #0x107                 	// #263
  413468:	bl	41082c <printf@plt+0xf38c>
  41346c:	ldr	w8, [x20, #12]
  413470:	cmp	w8, w19
  413474:	b.ge	4134dc <_ZdlPvm@@Base+0x1148>  // b.tcont
  413478:	ldr	x21, [x20]
  41347c:	cbz	w19, 4134c4 <_ZdlPvm@@Base+0x1130>
  413480:	ldrsw	x23, [x20, #8]
  413484:	lsl	w8, w19, #1
  413488:	sxtw	x0, w8
  41348c:	str	w8, [x20, #12]
  413490:	bl	4011e0 <_Znam@plt>
  413494:	mov	x22, x0
  413498:	cbz	w23, 4134b4 <_ZdlPvm@@Base+0x1120>
  41349c:	cmp	w23, w19
  4134a0:	b.ge	4134b4 <_ZdlPvm@@Base+0x1120>  // b.tcont
  4134a4:	mov	x0, x22
  4134a8:	mov	x1, x21
  4134ac:	mov	x2, x23
  4134b0:	bl	401200 <memcpy@plt>
  4134b4:	cbz	x21, 4134d8 <_ZdlPvm@@Base+0x1144>
  4134b8:	mov	x0, x21
  4134bc:	bl	401390 <_ZdaPv@plt>
  4134c0:	b	4134d8 <_ZdlPvm@@Base+0x1144>
  4134c4:	cbz	x21, 4134d0 <_ZdlPvm@@Base+0x113c>
  4134c8:	mov	x0, x21
  4134cc:	bl	401390 <_ZdaPv@plt>
  4134d0:	mov	x22, xzr
  4134d4:	str	wzr, [x20, #12]
  4134d8:	str	x22, [x20]
  4134dc:	str	w19, [x20, #8]
  4134e0:	ldp	x20, x19, [sp, #48]
  4134e4:	ldp	x22, x21, [sp, #32]
  4134e8:	ldr	x23, [sp, #16]
  4134ec:	ldp	x29, x30, [sp], #64
  4134f0:	ret
  4134f4:	str	wzr, [x0, #8]
  4134f8:	ret
  4134fc:	stp	x29, x30, [sp, #-32]!
  413500:	str	x19, [sp, #16]
  413504:	ldr	x19, [x0]
  413508:	mov	x29, sp
  41350c:	cbz	x19, 41352c <_ZdlPvm@@Base+0x1198>
  413510:	ldrsw	x2, [x0, #8]
  413514:	and	w1, w1, #0xff
  413518:	mov	x0, x19
  41351c:	bl	401310 <memchr@plt>
  413520:	cbz	x0, 41352c <_ZdlPvm@@Base+0x1198>
  413524:	sub	w0, w0, w19
  413528:	b	413530 <_ZdlPvm@@Base+0x119c>
  41352c:	mov	w0, #0xffffffff            	// #-1
  413530:	ldr	x19, [sp, #16]
  413534:	ldp	x29, x30, [sp], #32
  413538:	ret
  41353c:	stp	x29, x30, [sp, #-32]!
  413540:	stp	x20, x19, [sp, #16]
  413544:	ldr	w19, [x0, #8]
  413548:	ldr	x20, [x0]
  41354c:	mov	x29, sp
  413550:	cmp	w19, #0x1
  413554:	b.lt	41356c <_ZdlPvm@@Base+0x11d8>  // b.tstop
  413558:	cmp	w19, #0x1
  41355c:	b.ne	413574 <_ZdlPvm@@Base+0x11e0>  // b.any
  413560:	mov	x8, xzr
  413564:	mov	w9, wzr
  413568:	b	4135b4 <_ZdlPvm@@Base+0x1220>
  41356c:	mov	w9, wzr
  413570:	b	4135d0 <_ZdlPvm@@Base+0x123c>
  413574:	and	x8, x19, #0xfffffffe
  413578:	mov	w9, wzr
  41357c:	mov	w10, wzr
  413580:	add	x11, x20, #0x1
  413584:	mov	x12, x8
  413588:	ldurb	w13, [x11, #-1]
  41358c:	ldrb	w14, [x11], #2
  413590:	cmp	w13, #0x0
  413594:	cinc	w9, w9, eq  // eq = none
  413598:	cmp	w14, #0x0
  41359c:	cinc	w10, w10, eq  // eq = none
  4135a0:	subs	x12, x12, #0x2
  4135a4:	b.ne	413588 <_ZdlPvm@@Base+0x11f4>  // b.any
  4135a8:	cmp	x8, x19
  4135ac:	add	w9, w10, w9
  4135b0:	b.eq	4135d0 <_ZdlPvm@@Base+0x123c>  // b.none
  4135b4:	add	x10, x20, x8
  4135b8:	sub	x8, x19, x8
  4135bc:	ldrb	w11, [x10], #1
  4135c0:	cmp	w11, #0x0
  4135c4:	cinc	w9, w9, eq  // eq = none
  4135c8:	subs	x8, x8, #0x1
  4135cc:	b.ne	4135bc <_ZdlPvm@@Base+0x1228>  // b.any
  4135d0:	sub	w8, w19, w9
  4135d4:	add	w8, w8, #0x1
  4135d8:	sxtw	x0, w8
  4135dc:	bl	4013e0 <malloc@plt>
  4135e0:	cmp	w19, #0x1
  4135e4:	mov	x8, x0
  4135e8:	b.lt	413610 <_ZdlPvm@@Base+0x127c>  // b.tstop
  4135ec:	mov	x8, x0
  4135f0:	b	413600 <_ZdlPvm@@Base+0x126c>
  4135f4:	subs	x19, x19, #0x1
  4135f8:	add	x20, x20, #0x1
  4135fc:	b.eq	413610 <_ZdlPvm@@Base+0x127c>  // b.none
  413600:	ldrb	w9, [x20]
  413604:	cbz	w9, 4135f4 <_ZdlPvm@@Base+0x1260>
  413608:	strb	w9, [x8], #1
  41360c:	b	4135f4 <_ZdlPvm@@Base+0x1260>
  413610:	ldp	x20, x19, [sp, #16]
  413614:	strb	wzr, [x8]
  413618:	ldp	x29, x30, [sp], #32
  41361c:	ret
  413620:	stp	x29, x30, [sp, #-64]!
  413624:	str	x23, [sp, #16]
  413628:	stp	x22, x21, [sp, #32]
  41362c:	stp	x20, x19, [sp, #48]
  413630:	mov	x29, sp
  413634:	ldrsw	x9, [x0, #8]
  413638:	ldr	x20, [x0]
  41363c:	mov	x19, x0
  413640:	mov	x10, x9
  413644:	subs	x8, x10, #0x1
  413648:	b.lt	413690 <_ZdlPvm@@Base+0x12fc>  // b.tstop
  41364c:	add	x10, x20, x10
  413650:	ldurb	w10, [x10, #-1]
  413654:	cmp	w10, #0x20
  413658:	mov	x10, x8
  41365c:	b.eq	413644 <_ZdlPvm@@Base+0x12b0>  // b.none
  413660:	add	w10, w8, #0x1
  413664:	cmp	w10, #0x2
  413668:	b.lt	413694 <_ZdlPvm@@Base+0x1300>  // b.tstop
  41366c:	ldrb	w10, [x20]
  413670:	cmp	w10, #0x20
  413674:	b.ne	413694 <_ZdlPvm@@Base+0x1300>  // b.any
  413678:	mov	x21, x20
  41367c:	ldrb	w10, [x21, #1]!
  413680:	sub	w8, w8, #0x1
  413684:	cmp	w10, #0x20
  413688:	b.eq	41367c <_ZdlPvm@@Base+0x12e8>  // b.none
  41368c:	b	413698 <_ZdlPvm@@Base+0x1304>
  413690:	sub	w8, w10, #0x1
  413694:	mov	x21, x20
  413698:	sub	w9, w9, #0x1
  41369c:	cmp	w9, w8
  4136a0:	b.eq	4136f4 <_ZdlPvm@@Base+0x1360>  // b.none
  4136a4:	tbnz	w8, #31, 4136dc <_ZdlPvm@@Base+0x1348>
  4136a8:	ldrsw	x0, [x19, #12]
  4136ac:	add	w23, w8, #0x1
  4136b0:	str	w23, [x19, #8]
  4136b4:	bl	4011e0 <_Znam@plt>
  4136b8:	sxtw	x2, w23
  4136bc:	mov	x1, x21
  4136c0:	mov	x22, x0
  4136c4:	bl	401200 <memcpy@plt>
  4136c8:	cbz	x20, 4136d4 <_ZdlPvm@@Base+0x1340>
  4136cc:	mov	x0, x20
  4136d0:	bl	401390 <_ZdaPv@plt>
  4136d4:	str	x22, [x19]
  4136d8:	b	4136f4 <_ZdlPvm@@Base+0x1360>
  4136dc:	str	wzr, [x19, #8]
  4136e0:	cbz	x20, 4136f4 <_ZdlPvm@@Base+0x1360>
  4136e4:	mov	x0, x20
  4136e8:	bl	401390 <_ZdaPv@plt>
  4136ec:	str	xzr, [x19]
  4136f0:	str	wzr, [x19, #12]
  4136f4:	ldp	x20, x19, [sp, #48]
  4136f8:	ldp	x22, x21, [sp, #32]
  4136fc:	ldr	x23, [sp, #16]
  413700:	ldp	x29, x30, [sp], #64
  413704:	ret
  413708:	stp	x29, x30, [sp, #-48]!
  41370c:	stp	x20, x19, [sp, #32]
  413710:	ldr	w20, [x0, #8]
  413714:	str	x21, [sp, #16]
  413718:	mov	x29, sp
  41371c:	cmp	w20, #0x1
  413720:	b.lt	413740 <_ZdlPvm@@Base+0x13ac>  // b.tstop
  413724:	ldr	x21, [x0]
  413728:	mov	x19, x1
  41372c:	ldrb	w0, [x21], #1
  413730:	mov	x1, x19
  413734:	bl	401240 <putc@plt>
  413738:	subs	x20, x20, #0x1
  41373c:	b.ne	41372c <_ZdlPvm@@Base+0x1398>  // b.any
  413740:	ldp	x20, x19, [sp, #32]
  413744:	ldr	x21, [sp, #16]
  413748:	ldp	x29, x30, [sp], #48
  41374c:	ret
  413750:	stp	x29, x30, [sp, #-48]!
  413754:	str	x21, [sp, #16]
  413758:	stp	x20, x19, [sp, #32]
  41375c:	mov	x29, sp
  413760:	adrp	x20, 434000 <stderr@@GLIBC_2.17+0x32a8>
  413764:	add	x20, x20, #0x258
  413768:	adrp	x1, 413000 <_ZdlPvm@@Base+0xc6c>
  41376c:	mov	w2, w0
  413770:	add	x1, x1, #0xb9c
  413774:	mov	x0, x20
  413778:	mov	x19, x8
  41377c:	bl	4012e0 <sprintf@plt>
  413780:	mov	x0, x20
  413784:	bl	401220 <strlen@plt>
  413788:	mov	x21, x0
  41378c:	str	w21, [x19, #8]
  413790:	cbz	w21, 4137bc <_ZdlPvm@@Base+0x1428>
  413794:	lsl	w8, w21, #1
  413798:	sxtw	x0, w8
  41379c:	str	w8, [x19, #12]
  4137a0:	bl	4011e0 <_Znam@plt>
  4137a4:	adrp	x1, 434000 <stderr@@GLIBC_2.17+0x32a8>
  4137a8:	sxtw	x2, w21
  4137ac:	add	x1, x1, #0x258
  4137b0:	mov	x20, x0
  4137b4:	bl	401200 <memcpy@plt>
  4137b8:	b	4137c4 <_ZdlPvm@@Base+0x1430>
  4137bc:	mov	x20, xzr
  4137c0:	str	wzr, [x19, #12]
  4137c4:	str	x20, [x19]
  4137c8:	ldp	x20, x19, [sp, #32]
  4137cc:	ldr	x21, [sp, #16]
  4137d0:	ldp	x29, x30, [sp], #48
  4137d4:	ret
  4137d8:	cbz	x0, 413808 <_ZdlPvm@@Base+0x1474>
  4137dc:	stp	x29, x30, [sp, #-32]!
  4137e0:	str	x19, [sp, #16]
  4137e4:	mov	x29, sp
  4137e8:	mov	x19, x0
  4137ec:	bl	401220 <strlen@plt>
  4137f0:	add	x0, x0, #0x1
  4137f4:	bl	4013e0 <malloc@plt>
  4137f8:	mov	x1, x19
  4137fc:	bl	4012d0 <strcpy@plt>
  413800:	ldr	x19, [sp, #16]
  413804:	ldp	x29, x30, [sp], #32
  413808:	ret
  41380c:	stp	x29, x30, [sp, #-32]!
  413810:	stp	x20, x19, [sp, #16]
  413814:	mov	x29, sp
  413818:	adrp	x20, 434000 <stderr@@GLIBC_2.17+0x32a8>
  41381c:	ldr	x8, [x20, #424]
  413820:	mov	x19, x0
  413824:	cbz	x8, 413838 <_ZdlPvm@@Base+0x14a4>
  413828:	mov	x0, x8
  41382c:	mov	x1, x19
  413830:	bl	4013c0 <strcmp@plt>
  413834:	cbz	w0, 413844 <_ZdlPvm@@Base+0x14b0>
  413838:	mov	x0, x19
  41383c:	bl	4137d8 <_ZdlPvm@@Base+0x1444>
  413840:	str	x0, [x20, #424]
  413844:	ldp	x20, x19, [sp, #16]
  413848:	ldp	x29, x30, [sp], #32
  41384c:	ret
  413850:	adrp	x8, 434000 <stderr@@GLIBC_2.17+0x32a8>
  413854:	str	w0, [x8, #540]
  413858:	ret
  41385c:	nop
  413860:	stp	x29, x30, [sp, #-64]!
  413864:	mov	x29, sp
  413868:	stp	x19, x20, [sp, #16]
  41386c:	adrp	x20, 42e000 <_ZdlPvm@@Base+0x1bc6c>
  413870:	add	x20, x20, #0xd10
  413874:	stp	x21, x22, [sp, #32]
  413878:	adrp	x21, 42e000 <_ZdlPvm@@Base+0x1bc6c>
  41387c:	add	x21, x21, #0xc78
  413880:	sub	x20, x20, x21
  413884:	mov	w22, w0
  413888:	stp	x23, x24, [sp, #48]
  41388c:	mov	x23, x1
  413890:	mov	x24, x2
  413894:	bl	4011a8 <_Znam@plt-0x38>
  413898:	cmp	xzr, x20, asr #3
  41389c:	b.eq	4138c8 <_ZdlPvm@@Base+0x1534>  // b.none
  4138a0:	asr	x20, x20, #3
  4138a4:	mov	x19, #0x0                   	// #0
  4138a8:	ldr	x3, [x21, x19, lsl #3]
  4138ac:	mov	x2, x24
  4138b0:	add	x19, x19, #0x1
  4138b4:	mov	x1, x23
  4138b8:	mov	w0, w22
  4138bc:	blr	x3
  4138c0:	cmp	x20, x19
  4138c4:	b.ne	4138a8 <_ZdlPvm@@Base+0x1514>  // b.any
  4138c8:	ldp	x19, x20, [sp, #16]
  4138cc:	ldp	x21, x22, [sp, #32]
  4138d0:	ldp	x23, x24, [sp, #48]
  4138d4:	ldp	x29, x30, [sp], #64
  4138d8:	ret
  4138dc:	nop
  4138e0:	ret

Disassembly of section .fini:

00000000004138e4 <.fini>:
  4138e4:	stp	x29, x30, [sp, #-16]!
  4138e8:	mov	x29, sp
  4138ec:	ldp	x29, x30, [sp], #16
  4138f0:	ret
