--
--	Conversion of PSoC 5LP CY8CKIT-101.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Jan 09 15:40:00 2025
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL \ADC:Net_248\ : bit;
TERMINAL \ADC:Net_235\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \ADC:vp_ctl_0\ : bit;
SIGNAL \ADC:vp_ctl_2\ : bit;
SIGNAL \ADC:vn_ctl_1\ : bit;
SIGNAL \ADC:vn_ctl_3\ : bit;
SIGNAL \ADC:vp_ctl_1\ : bit;
SIGNAL \ADC:vp_ctl_3\ : bit;
SIGNAL \ADC:vn_ctl_0\ : bit;
SIGNAL \ADC:vn_ctl_2\ : bit;
SIGNAL \ADC:Net_385\ : bit;
SIGNAL \ADC:Net_381\ : bit;
SIGNAL \ADC:Net_188\ : bit;
SIGNAL \ADC:Net_221\ : bit;
TERMINAL Net_264 : bit;
TERMINAL \ADC:Net_126\ : bit;
TERMINAL \ADC:Net_215\ : bit;
TERMINAL \ADC:Net_257\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL zero : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL Net_48 : bit;
SIGNAL \ADC:Net_207_11\ : bit;
SIGNAL \ADC:Net_207_10\ : bit;
SIGNAL \ADC:Net_207_9\ : bit;
SIGNAL \ADC:Net_207_8\ : bit;
SIGNAL \ADC:Net_207_7\ : bit;
SIGNAL \ADC:Net_207_6\ : bit;
SIGNAL \ADC:Net_207_5\ : bit;
SIGNAL \ADC:Net_207_4\ : bit;
SIGNAL \ADC:Net_207_3\ : bit;
SIGNAL \ADC:Net_207_2\ : bit;
SIGNAL \ADC:Net_207_1\ : bit;
SIGNAL \ADC:Net_207_0\ : bit;
TERMINAL \ADC:Net_210\ : bit;
SIGNAL \ADC:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \ADC:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC:Net_149\ : bit;
TERMINAL \ADC:Net_209\ : bit;
TERMINAL \ADC:Net_255\ : bit;
TERMINAL \ADC:Net_368\ : bit;
SIGNAL \ADC:Net_383\ : bit;
TERMINAL \WaveDAC8:Net_211\ : bit;
SIGNAL \WaveDAC8:Net_279\ : bit;
TERMINAL \WaveDAC8:Net_189\ : bit;
TERMINAL \WaveDAC8:Net_254\ : bit;
TERMINAL \WaveDAC8:Net_190\ : bit;
TERMINAL Net_49 : bit;
SIGNAL \WaveDAC8:Net_183\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \WaveDAC8:Net_107\ : bit;
SIGNAL Net_53 : bit;
SIGNAL \WaveDAC8:demux:tmp__demux_0_reg\ : bit;
SIGNAL \WaveDAC8:Net_134\ : bit;
SIGNAL \WaveDAC8:Net_336\ : bit;
SIGNAL \WaveDAC8:demux:tmp__demux_1_reg\ : bit;
SIGNAL \WaveDAC8:IDAC8:Net_125\ : bit;
SIGNAL \WaveDAC8:IDAC8:Net_158\ : bit;
SIGNAL \WaveDAC8:IDAC8:Net_123\ : bit;
TERMINAL \WaveDAC8:IDAC8:Net_124\ : bit;
SIGNAL \WaveDAC8:IDAC8:Net_157\ : bit;
SIGNAL \WaveDAC8:IDAC8:Net_194\ : bit;
SIGNAL \WaveDAC8:IDAC8:Net_195\ : bit;
TERMINAL \WaveDAC8:Net_256\ : bit;
SIGNAL \WaveDAC8:Net_280\ : bit;
SIGNAL \WaveDAC8:Net_80\ : bit;
SIGNAL \WaveDAC8:cydff_1\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \Control_Reg:clk\ : bit;
SIGNAL \Control_Reg:rst\ : bit;
SIGNAL \Control_Reg:control_out_0\ : bit;
SIGNAL Net_56 : bit;
SIGNAL \Control_Reg:control_out_1\ : bit;
SIGNAL Net_57 : bit;
SIGNAL \Control_Reg:control_out_2\ : bit;
SIGNAL Net_58 : bit;
SIGNAL \Control_Reg:control_out_3\ : bit;
SIGNAL Net_60 : bit;
SIGNAL \Control_Reg:control_out_4\ : bit;
SIGNAL Net_61 : bit;
SIGNAL \Control_Reg:control_out_5\ : bit;
SIGNAL Net_62 : bit;
SIGNAL \Control_Reg:control_out_6\ : bit;
SIGNAL Net_63 : bit;
SIGNAL \Control_Reg:control_out_7\ : bit;
SIGNAL \Control_Reg:control_7\ : bit;
SIGNAL \Control_Reg:control_6\ : bit;
SIGNAL \Control_Reg:control_5\ : bit;
SIGNAL \Control_Reg:control_4\ : bit;
SIGNAL \Control_Reg:control_3\ : bit;
SIGNAL \Control_Reg:control_2\ : bit;
SIGNAL \Control_Reg:control_1\ : bit;
SIGNAL \Control_Reg:control_0\ : bit;
SIGNAL tmpOE__Vo2_net_0 : bit;
SIGNAL tmpFB_0__Vo2_net_0 : bit;
SIGNAL tmpIO_0__Vo2_net_0 : bit;
TERMINAL tmpSIOVREF__Vo2_net_0 : bit;
TERMINAL Net_92 : bit;
SIGNAL tmpINTERRUPT_0__Vo2_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_18 : bit;
SIGNAL \Timer_Button:Net_260\ : bit;
SIGNAL Net_259 : bit;
SIGNAL \Timer_Button:Net_55\ : bit;
SIGNAL Net_23 : bit;
SIGNAL \Timer_Button:Net_53\ : bit;
SIGNAL \Timer_Button:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Button:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Button:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Button:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Button:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_Button:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Button:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_Button:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Button:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Button:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Button:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Button:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Button:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Button:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Button:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Button:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_257 : bit;
SIGNAL \Timer_Button:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Button:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Button:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Button:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Button:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Button:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Button:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Button:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Button:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timer_Button:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timer_Button:Net_102\ : bit;
SIGNAL \Timer_Button:Net_266\ : bit;
SIGNAL \VDAC8:Net_83\ : bit;
SIGNAL \VDAC8:Net_81\ : bit;
SIGNAL \VDAC8:Net_82\ : bit;
TERMINAL Net_88 : bit;
TERMINAL \VDAC8:Net_77\ : bit;
TERMINAL \PGA:Net_17\ : bit;
SIGNAL \PGA:Net_37\ : bit;
SIGNAL \PGA:Net_40\ : bit;
SIGNAL \PGA:Net_38\ : bit;
SIGNAL \PGA:Net_39\ : bit;
SIGNAL \PGA:Net_41\ : bit;
TERMINAL \PGA:Net_75\ : bit;
TERMINAL Net_96 : bit;
TERMINAL Net_95 : bit;
TERMINAL Net_98 : bit;
TERMINAL Net_99 : bit;
TERMINAL Net_138 : bit;
TERMINAL Net_139 : bit;
TERMINAL Net_140 : bit;
TERMINAL Net_141 : bit;
TERMINAL Net_142 : bit;
TERMINAL Net_143 : bit;
TERMINAL Net_144 : bit;
TERMINAL Net_145 : bit;
TERMINAL Net_146 : bit;
TERMINAL Net_147 : bit;
TERMINAL Net_148 : bit;
TERMINAL Net_149 : bit;
TERMINAL Net_150 : bit;
TERMINAL Net_151 : bit;
TERMINAL Net_152 : bit;
TERMINAL Net_153 : bit;
TERMINAL Net_154 : bit;
TERMINAL Net_155 : bit;
SIGNAL Net_207 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL Net_203 : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_186 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_206 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \UART_1:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_182 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_200 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL \UART_1:BUART:rx_break_detect\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL MODIN5_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL MODIN5_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL tmpOE__Rx_Debug_net_0 : bit;
SIGNAL tmpIO_0__Rx_Debug_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Debug_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Debug_net_0 : bit;
SIGNAL tmpOE__Tx_Debug_net_0 : bit;
SIGNAL tmpFB_0__Tx_Debug_net_0 : bit;
SIGNAL tmpIO_0__Tx_Debug_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Debug_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Debug_net_0 : bit;
SIGNAL Net_17 : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD_Char:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL Net_220 : bit;
SIGNAL \UART_2:Net_9\ : bit;
SIGNAL Net_215 : bit;
SIGNAL \UART_2:Net_61\ : bit;
SIGNAL \UART_2:BUART:clock_op\ : bit;
SIGNAL \UART_2:BUART:reset_reg\ : bit;
SIGNAL \UART_2:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_2:BUART:reset_sr\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_216 : bit;
SIGNAL \UART_2:BUART:txn\ : bit;
SIGNAL \UART_2:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_2:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_2:BUART:tx_state_1\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:tx_shift_out\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:counter_load_not\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_2:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_2:BUART:sc_out_7\ : bit;
SIGNAL \UART_2:BUART:sc_out_6\ : bit;
SIGNAL \UART_2:BUART:sc_out_5\ : bit;
SIGNAL \UART_2:BUART:sc_out_4\ : bit;
SIGNAL \UART_2:BUART:sc_out_3\ : bit;
SIGNAL \UART_2:BUART:sc_out_2\ : bit;
SIGNAL \UART_2:BUART:sc_out_1\ : bit;
SIGNAL \UART_2:BUART:sc_out_0\ : bit;
SIGNAL \UART_2:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_2:BUART:tx_status_6\ : bit;
SIGNAL \UART_2:BUART:tx_status_5\ : bit;
SIGNAL \UART_2:BUART:tx_status_4\ : bit;
SIGNAL \UART_2:BUART:tx_status_0\ : bit;
SIGNAL \UART_2:BUART:tx_status_1\ : bit;
SIGNAL \UART_2:BUART:tx_status_2\ : bit;
SIGNAL \UART_2:BUART:tx_status_3\ : bit;
SIGNAL Net_219 : bit;
SIGNAL \UART_2:BUART:tx_bitclk\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_2:BUART:tx_mark\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:hd_shift_out\ : bit;
SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_2:BUART:rx_count_2\ : bit;
SIGNAL \UART_2:BUART:rx_count_1\ : bit;
SIGNAL \UART_2:BUART:rx_count_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_2:BUART:rx_count_6\ : bit;
SIGNAL \UART_2:BUART:rx_count_5\ : bit;
SIGNAL \UART_2:BUART:rx_count_4\ : bit;
SIGNAL \UART_2:BUART:rx_count_3\ : bit;
SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_2:BUART:pollingrange\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\ : bit;
SIGNAL Net_212 : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:rx_status_0\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_1\ : bit;
SIGNAL \UART_2:BUART:rx_status_2\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_3\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_2:BUART:rx_status_4\ : bit;
SIGNAL \UART_2:BUART:rx_status_5\ : bit;
SIGNAL \UART_2:BUART:rx_status_6\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_211 : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\ : bit;
SIGNAL \UART_2:BUART:rx_last\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_11\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN9_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN9_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN9_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN9_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:eq\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:eq\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Screen_net_0 : bit;
SIGNAL tmpIO_0__Rx_Screen_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Screen_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Screen_net_0 : bit;
SIGNAL tmpOE__Tx_Screen_net_0 : bit;
SIGNAL tmpFB_0__Tx_Screen_net_0 : bit;
SIGNAL tmpIO_0__Tx_Screen_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Screen_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Screen_net_0 : bit;
SIGNAL \Timer_CH1:Net_260\ : bit;
SIGNAL Net_226 : bit;
SIGNAL \Timer_CH1:Net_55\ : bit;
SIGNAL Net_232 : bit;
SIGNAL \Timer_CH1:Net_53\ : bit;
SIGNAL Net_224 : bit;
SIGNAL \Timer_CH1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_CH1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_7\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_6\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_5\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_4\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_3\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_2\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:control_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_CH1:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_CH1:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_CH1:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_CH1:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_CH1:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_CH1:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_CH1:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_CH1:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_CH1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_CH1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_CH1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_223 : bit;
SIGNAL \Timer_CH1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_CH1:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_CH1:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_6\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_5\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_4\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_2\ : bit;
SIGNAL \Timer_CH1:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_CH1:TimerUDB:status_3\ : bit;
SIGNAL \Timer_CH1:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_227 : bit;
SIGNAL \Timer_CH1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_CH1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_CH1:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:nc0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:nc3\ : bit;
SIGNAL \Timer_CH1:TimerUDB:nc4\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH1:Net_102\ : bit;
SIGNAL \Timer_CH1:Net_266\ : bit;
SIGNAL \Timer_CH2:Net_260\ : bit;
SIGNAL Net_240 : bit;
SIGNAL \Timer_CH2:Net_55\ : bit;
SIGNAL Net_242 : bit;
SIGNAL \Timer_CH2:Net_53\ : bit;
SIGNAL Net_238 : bit;
SIGNAL \Timer_CH2:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_CH2:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_7\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_6\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_5\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_4\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_3\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_2\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:control_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_CH2:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_CH2:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_CH2:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_CH2:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_CH2:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_CH2:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_CH2:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_CH2:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_CH2:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_CH2:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_CH2:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_237 : bit;
SIGNAL \Timer_CH2:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_CH2:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_CH2:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_6\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_5\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_4\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_2\ : bit;
SIGNAL \Timer_CH2:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_CH2:TimerUDB:status_3\ : bit;
SIGNAL \Timer_CH2:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_241 : bit;
SIGNAL \Timer_CH2:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_CH2:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_CH2:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:nc0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:nc3\ : bit;
SIGNAL \Timer_CH2:TimerUDB:nc4\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH2:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH2:Net_102\ : bit;
SIGNAL \Timer_CH2:Net_266\ : bit;
SIGNAL \Timer_CH3:Net_260\ : bit;
SIGNAL Net_249 : bit;
SIGNAL \Timer_CH3:Net_55\ : bit;
SIGNAL Net_252 : bit;
SIGNAL \Timer_CH3:Net_53\ : bit;
SIGNAL Net_248 : bit;
SIGNAL \Timer_CH3:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_CH3:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_7\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_6\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_5\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_4\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_3\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_2\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:control_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_CH3:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_CH3:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_CH3:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_CH3:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_CH3:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_CH3:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_CH3:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_CH3:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_CH3:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_CH3:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_CH3:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_246 : bit;
SIGNAL \Timer_CH3:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_CH3:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_CH3:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_6\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_5\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_4\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_2\ : bit;
SIGNAL \Timer_CH3:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_CH3:TimerUDB:status_3\ : bit;
SIGNAL \Timer_CH3:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_250 : bit;
SIGNAL \Timer_CH3:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_CH3:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_CH3:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:nc0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:nc3\ : bit;
SIGNAL \Timer_CH3:TimerUDB:nc4\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_CH3:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_CH3:Net_102\ : bit;
SIGNAL \Timer_CH3:Net_266\ : bit;
SIGNAL \WaveDAC8:cydff_1\\D\ : bit;
SIGNAL \Timer_Button:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Button:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Button:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Button:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_206D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_detect\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_2:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_2:BUART:txn\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_219D : bit;
SIGNAL \UART_2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_2:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_2:BUART:rx_last\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Timer_CH1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_CH1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_CH1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_CH1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_CH2:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_CH2:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_CH2:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_CH2:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_CH3:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_CH3:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_CH3:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_CH3:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\WaveDAC8:Net_183\ <= ((not \WaveDAC8:Net_134\ and \WaveDAC8:Net_279\));

\WaveDAC8:Net_107\ <= ((\WaveDAC8:Net_279\ and \WaveDAC8:Net_134\));

\Timer_Button:TimerUDB:status_tc\ <= ((\Timer_Button:TimerUDB:control_7\ and \Timer_Button:TimerUDB:per_zero\));

Net_186 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_206D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN1_1 and Net_182 and MODIN1_0)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_182 and MODIN1_1));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN1_0 and Net_182)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_182 and MODIN1_0));

\UART_1:BUART:rx_postpoll\ <= ((Net_182 and MODIN1_0)
	OR MODIN1_1);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_break_status\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_break_detect\ and not MODIN4_6 and not MODIN4_5 and not MODIN4_4 and not MODIN4_3 and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_182 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_break_detect\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_break_detect\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_break_detect\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_break_detect\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_break_detect\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_0\ and MODIN4_5)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_break_detect\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_182));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\UART_1:BUART:rx_parity_bit\\D\ <= ((not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_parity_bit\)
	OR \UART_1:BUART:rx_parity_bit\);

\UART_1:BUART:rx_break_detect\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and not MODIN4_4 and not MODIN4_3 and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_postpoll\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_break_detect\)
	OR (\UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_break_detect\)
	OR (\UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_break_detect\)
	OR (not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_break_detect\)
	OR (\UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_break_detect\)
	OR (\UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_break_detect\)
	OR (\UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_break_detect\));

Net_216 <= (not \UART_2:BUART:txn\);

\UART_2:BUART:counter_load_not\ <= ((not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\)
	OR \UART_2:BUART:tx_state_0\
	OR \UART_2:BUART:tx_state_1\);

\UART_2:BUART:tx_status_0\ <= ((not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_status_2\ <= (not \UART_2:BUART:tx_fifo_notfull\);

Net_219D <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_1\));

\UART_2:BUART:tx_bitclk\\D\ <= ((not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk_enable_pre\));

\UART_2:BUART:tx_mark\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_mark\));

\UART_2:BUART:tx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_fifo_empty\ and not \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:txn\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_parity_bit\\D\ <= ((not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_parity_bit\)
	OR (not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_parity_bit\)
	OR \UART_2:BUART:tx_parity_bit\);

\UART_2:BUART:rx_counter_load\ <= ((not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

\UART_2:BUART:rx_state_stop1_reg\\D\ <= (not \UART_2:BUART:rx_state_2\
	OR not \UART_2:BUART:rx_state_3\
	OR \UART_2:BUART:rx_state_0\
	OR \UART_2:BUART:rx_state_1\);

\UART_2:BUART:pollcount_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_1\ and Net_212 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_212 and \UART_2:BUART:pollcount_1\));

\UART_2:BUART:pollcount_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and Net_212)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_212 and \UART_2:BUART:pollcount_0\));

\UART_2:BUART:rx_postpoll\ <= ((Net_212 and \UART_2:BUART:pollcount_0\)
	OR \UART_2:BUART:pollcount_1\);

\UART_2:BUART:rx_status_4\ <= ((\UART_2:BUART:rx_load_fifo\ and \UART_2:BUART:rx_fifofull\));

\UART_2:BUART:rx_status_5\ <= ((\UART_2:BUART:rx_fifonotempty\ and \UART_2:BUART:rx_state_stop1_reg\));

\UART_2:BUART:rx_stop_bit_error\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not Net_212 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_load_fifo\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\));

\UART_2:BUART:rx_state_3\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\));

\UART_2:BUART:rx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not Net_212 and \UART_2:BUART:rx_last\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\));

\UART_2:BUART:rx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not Net_212 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_6\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_last\\D\ <= ((not \UART_2:BUART:reset_reg\ and Net_212));

\UART_2:BUART:rx_address_detected\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_address_detected\));

\Timer_CH1:TimerUDB:status_tc\ <= ((\Timer_CH1:TimerUDB:control_7\ and \Timer_CH1:TimerUDB:per_zero\));

\Timer_CH2:TimerUDB:status_tc\ <= ((\Timer_CH2:TimerUDB:control_7\ and \Timer_CH2:TimerUDB:per_zero\));

\Timer_CH3:TimerUDB:status_tc\ <= ((\Timer_CH3:TimerUDB:control_7\ and \Timer_CH3:TimerUDB:per_zero\));

\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_248\,
		signal2=>\ADC:Net_235\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_45);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"16e13868-5542-44b5-bfd6-7cda7e7aa623/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"555555555.555556",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_385\,
		dig_domain_out=>\ADC:Net_381\);
\ADC:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_264,
		vminus=>\ADC:Net_126\,
		ext_pin=>\ADC:Net_215\,
		vrefhi_out=>\ADC:Net_257\,
		vref=>\ADC:Net_248\,
		clock=>\ADC:Net_385\,
		pump_clock=>\ADC:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC:Net_252\,
		next_out=>Net_48,
		data_out=>(\ADC:Net_207_11\, \ADC:Net_207_10\, \ADC:Net_207_9\, \ADC:Net_207_8\,
			\ADC:Net_207_7\, \ADC:Net_207_6\, \ADC:Net_207_5\, \ADC:Net_207_4\,
			\ADC:Net_207_3\, \ADC:Net_207_2\, \ADC:Net_207_1\, \ADC:Net_207_0\),
		eof_udb=>Net_45);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_215\,
		signal2=>\ADC:Net_210\);
\ADC:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"16e13868-5542-44b5-bfd6-7cda7e7aa623/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC:tmpFB_0__Bypass_net_0\),
		analog=>\ADC:Net_210\,
		io=>(\ADC:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC:tmpINTERRUPT_0__Bypass_net_0\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_126\,
		signal2=>\ADC:Net_149\);
\ADC:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_209\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_257\,
		signal2=>\ADC:Net_149\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_255\);
\ADC:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_235\);
\ADC:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_368\);
\WaveDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8:Net_211\);
\WaveDAC8:DacClk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"357fdf06-60f7-44e2-81c7-3899d293873e/77086516-855e-4b7b-abbe-47b22f8543de",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\WaveDAC8:Net_279\,
		dig_domain_out=>open);
\WaveDAC8:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8:Net_189\,
		signal2=>\WaveDAC8:Net_254\);
\WaveDAC8:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8:Net_190\,
		signal2=>Net_49);
\WaveDAC8:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8:Net_254\);
\WaveDAC8:Wave1_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8:Net_183\,
		trq=>zero,
		nrq=>Net_52);
\WaveDAC8:Wave2_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8:Net_107\,
		trq=>zero,
		nrq=>Net_53);
\WaveDAC8:IDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>\WaveDAC8:Net_279\,
		strobe_udb=>\WaveDAC8:Net_279\,
		vout=>\WaveDAC8:IDAC8:Net_124\,
		iout=>\WaveDAC8:Net_190\);
\WaveDAC8:IDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8:IDAC8:Net_124\);
\WaveDAC8:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_49,
		signal2=>\WaveDAC8:Net_256\);
\Control_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg:control_7\, \Control_Reg:control_6\, \Control_Reg:control_5\, \Control_Reg:control_4\,
			\Control_Reg:control_3\, \Control_Reg:control_2\, \Control_Reg:control_1\, Net_50));
Vo2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Vo2_net_0),
		analog=>Net_49,
		io=>(tmpIO_0__Vo2_net_0),
		siovref=>(tmpSIOVREF__Vo2_net_0),
		annotation=>Net_92,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vo2_net_0);
Clk_Tmr_Button:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_Button:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_Button:TimerUDB:ClockOutFromEnBlock\);
\Timer_Button:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_Button:TimerUDB:Clk_Ctl_i\);
\Timer_Button:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Button:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Button:TimerUDB:control_7\, \Timer_Button:TimerUDB:control_6\, \Timer_Button:TimerUDB:control_5\, \Timer_Button:TimerUDB:control_4\,
			\Timer_Button:TimerUDB:control_3\, \Timer_Button:TimerUDB:control_2\, \Timer_Button:TimerUDB:control_1\, \Timer_Button:TimerUDB:control_0\));
\Timer_Button:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_Button:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Button:TimerUDB:status_3\,
			\Timer_Button:TimerUDB:status_2\, zero, \Timer_Button:TimerUDB:status_tc\),
		interrupt=>\Timer_Button:Net_55\);
\Timer_Button:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Button:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Button:TimerUDB:control_7\, \Timer_Button:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Button:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Button:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Button:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_Tmr_Button:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_23);
\VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_88,
		iout=>\VDAC8:Net_77\);
\VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8:Net_77\);
\PGA:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\PGA:Net_17\,
		vin=>Net_88,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\PGA:Net_41\,
		vout=>Net_264);
\PGA:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\PGA:Net_17\,
		signal2=>\PGA:Net_75\);
\PGA:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\PGA:Net_75\);
R55:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_92, Net_96));
R56:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Potentiometer_v1_0",
		port_names=>"T1, T2, W",
		width=>3)
	PORT MAP(connect=>(Net_95, Net_98, Net_96));
GND_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_98);
J30:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_99, Net_138, Net_139, Net_140,
			Net_141, Net_142, Net_143, Net_144,
			Net_145, Net_146, Net_147, Net_95,
			Net_148, Net_149, Net_150, Net_151,
			Net_152, Net_153, Net_154, Net_155));
PWR_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_99);
DAC_WC1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_52);
DAC_WC2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_53);
\UART_1:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_207);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_203);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>Net_207);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1100010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, \UART_1:BUART:rx_status_1\, zero),
		interrupt=>Net_203);
Rx_Debug:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_182,
		analog=>(open),
		io=>(tmpIO_0__Rx_Debug_net_0),
		siovref=>(tmpSIOVREF__Rx_Debug_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_Debug_net_0);
Tx_Debug:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_186,
		fb=>(tmpFB_0__Tx_Debug_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Debug_net_0),
		siovref=>(tmpSIOVREF__Tx_Debug_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Debug_net_0);
\MatrixKbLED:isr_MKbLED\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17);
Clock_500Hz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b511b0c2-2d5a-4c32-ad39-4457f7381538",
		source_clock_id=>"",
		divisor=>0,
		period=>"2000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_17,
		dig_domain_out=>open);
\LCD_Char:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c72c871-3c25-48d1-bf6e-7ea31c00a30e/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD_Char:tmpFB_6__LCDPort_net_6\, \LCD_Char:tmpFB_6__LCDPort_net_5\, \LCD_Char:tmpFB_6__LCDPort_net_4\, \LCD_Char:tmpFB_6__LCDPort_net_3\,
			\LCD_Char:tmpFB_6__LCDPort_net_2\, \LCD_Char:tmpFB_6__LCDPort_net_1\, \LCD_Char:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD_Char:tmpIO_6__LCDPort_net_6\, \LCD_Char:tmpIO_6__LCDPort_net_5\, \LCD_Char:tmpIO_6__LCDPort_net_4\, \LCD_Char:tmpIO_6__LCDPort_net_3\,
			\LCD_Char:tmpIO_6__LCDPort_net_2\, \LCD_Char:tmpIO_6__LCDPort_net_1\, \LCD_Char:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD_Char:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD_Char:tmpINTERRUPT_0__LCDPort_net_0\);
\UART_2:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_220);
\UART_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"91e2eab3-d463-4b43-aa9d-fb0030e5163e/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_2:Net_9\,
		dig_domain_out=>open);
\UART_2:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_215);
\UART_2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_2:Net_9\,
		enable=>one,
		clock_out=>\UART_2:BUART:clock_op\);
\UART_2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:tx_state_1\, \UART_2:BUART:tx_state_0\, \UART_2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_2:BUART:sc_out_7\, \UART_2:BUART:sc_out_6\, \UART_2:BUART:sc_out_5\, \UART_2:BUART:sc_out_4\,
			\UART_2:BUART:sc_out_3\, \UART_2:BUART:sc_out_2\, \UART_2:BUART:sc_out_1\, \UART_2:BUART:sc_out_0\));
\UART_2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_2:BUART:tx_fifo_notfull\,
			\UART_2:BUART:tx_status_2\, \UART_2:BUART:tx_fifo_empty\, \UART_2:BUART:tx_status_0\),
		interrupt=>Net_220);
\UART_2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:rx_state_1\, \UART_2:BUART:rx_state_0\, \UART_2:BUART:rx_bitclk_enable\),
		route_si=>\UART_2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_2:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_2:BUART:clock_op\,
		reset=>\UART_2:BUART:reset_reg\,
		load=>\UART_2:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_2:BUART:rx_count_6\, \UART_2:BUART:rx_count_5\, \UART_2:BUART:rx_count_4\, \UART_2:BUART:rx_count_3\,
			\UART_2:BUART:rx_count_2\, \UART_2:BUART:rx_count_1\, \UART_2:BUART:rx_count_0\),
		tc=>\UART_2:BUART:rx_count7_tc\);
\UART_2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(zero, \UART_2:BUART:rx_status_5\, \UART_2:BUART:rx_status_4\, \UART_2:BUART:rx_status_3\,
			\UART_2:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_215);
Rx_Screen:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d364a83f-af36-43d9-9122-577aa111071f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_212,
		analog=>(open),
		io=>(tmpIO_0__Rx_Screen_net_0),
		siovref=>(tmpSIOVREF__Rx_Screen_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_Screen_net_0);
Tx_Screen:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c35d212-0194-43c0-ab29-e70d71b2cc76",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_216,
		fb=>(tmpFB_0__Tx_Screen_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Screen_net_0),
		siovref=>(tmpSIOVREF__Tx_Screen_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Screen_net_0);
\Timer_CH1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_224,
		enable=>one,
		clock_out=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\);
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_224,
		enable=>one,
		clock_out=>\Timer_CH1:TimerUDB:Clk_Ctl_i\);
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_CH1:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_CH1:TimerUDB:control_7\, \Timer_CH1:TimerUDB:control_6\, \Timer_CH1:TimerUDB:control_5\, \Timer_CH1:TimerUDB:control_4\,
			\Timer_CH1:TimerUDB:control_3\, \Timer_CH1:TimerUDB:control_2\, \Timer_CH1:TimerUDB:control_1\, \Timer_CH1:TimerUDB:control_0\));
\Timer_CH1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_CH1:TimerUDB:status_3\,
			\Timer_CH1:TimerUDB:status_2\, zero, \Timer_CH1:TimerUDB:status_tc\),
		interrupt=>\Timer_CH1:Net_55\);
\Timer_CH1:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_CH1:TimerUDB:control_7\, \Timer_CH1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_CH1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_CH1:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_CH1:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_CH1:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_CH1:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_CH1:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_CH1:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_CH1:TimerUDB:sT16:timerdp:cap_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_CH1:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_CH1:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_CH1:TimerUDB:control_7\, \Timer_CH1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_CH1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_CH1:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_CH1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_CH1:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_CH1:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_CH1:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_CH1:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_CH1:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_CH1:TimerUDB:sT16:timerdp:cap_1\, \Timer_CH1:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_CH1:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clk_Tmr_CH1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"afacbc24-5742-41f3-8059-5b8b92f042a9",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_224,
		dig_domain_out=>open);
isr_Tmr_CH1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_232);
\Timer_CH2:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_238,
		enable=>one,
		clock_out=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\);
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_238,
		enable=>one,
		clock_out=>\Timer_CH2:TimerUDB:Clk_Ctl_i\);
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_CH2:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_CH2:TimerUDB:control_7\, \Timer_CH2:TimerUDB:control_6\, \Timer_CH2:TimerUDB:control_5\, \Timer_CH2:TimerUDB:control_4\,
			\Timer_CH2:TimerUDB:control_3\, \Timer_CH2:TimerUDB:control_2\, \Timer_CH2:TimerUDB:control_1\, \Timer_CH2:TimerUDB:control_0\));
\Timer_CH2:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_CH2:TimerUDB:status_3\,
			\Timer_CH2:TimerUDB:status_2\, zero, \Timer_CH2:TimerUDB:status_tc\),
		interrupt=>\Timer_CH2:Net_55\);
\Timer_CH2:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_CH2:TimerUDB:control_7\, \Timer_CH2:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_CH2:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_CH2:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_CH2:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_CH2:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_CH2:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_CH2:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_CH2:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_CH2:TimerUDB:sT16:timerdp:cap_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_CH2:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_CH2:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_CH2:TimerUDB:control_7\, \Timer_CH2:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_CH2:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_CH2:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_CH2:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_CH2:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_CH2:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_CH2:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_CH2:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_CH2:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_CH2:TimerUDB:sT16:timerdp:cap_1\, \Timer_CH2:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_CH2:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clk_Tmr_CH2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9704e539-7911-4b69-b420-bcbddfb14be1",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_238,
		dig_domain_out=>open);
isr_Tmr_CH2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_242);
\Timer_CH3:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_248,
		enable=>one,
		clock_out=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\);
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_248,
		enable=>one,
		clock_out=>\Timer_CH3:TimerUDB:Clk_Ctl_i\);
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_CH3:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_CH3:TimerUDB:control_7\, \Timer_CH3:TimerUDB:control_6\, \Timer_CH3:TimerUDB:control_5\, \Timer_CH3:TimerUDB:control_4\,
			\Timer_CH3:TimerUDB:control_3\, \Timer_CH3:TimerUDB:control_2\, \Timer_CH3:TimerUDB:control_1\, \Timer_CH3:TimerUDB:control_0\));
\Timer_CH3:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_CH3:TimerUDB:status_3\,
			\Timer_CH3:TimerUDB:status_2\, zero, \Timer_CH3:TimerUDB:status_tc\),
		interrupt=>\Timer_CH3:Net_55\);
\Timer_CH3:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_CH3:TimerUDB:control_7\, \Timer_CH3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_CH3:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_CH3:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_CH3:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_CH3:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_CH3:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_CH3:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_CH3:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_CH3:TimerUDB:sT16:timerdp:cap_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_CH3:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_CH3:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_CH3:TimerUDB:control_7\, \Timer_CH3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_CH3:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_CH3:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_CH3:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_CH3:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_CH3:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_CH3:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_CH3:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_CH3:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_CH3:TimerUDB:sT16:timerdp:cap_1\, \Timer_CH3:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_CH3:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clk_Tmr_CH3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0fcdaf40-f832-4617-91d0-9914c4dcae4d",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_248,
		dig_domain_out=>open);
isr_Tmr_CH3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_252);
\WaveDAC8:cydff_1\:cy_dff
	PORT MAP(d=>Net_50,
		clk=>\WaveDAC8:Net_279\,
		q=>\WaveDAC8:Net_134\);
\Timer_Button:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_Button:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Button:TimerUDB:capture_last\);
\Timer_Button:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Button:TimerUDB:status_tc\,
		clk=>\Timer_Button:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_23);
\Timer_Button:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Button:TimerUDB:control_7\,
		clk=>\Timer_Button:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Button:TimerUDB:hwEnable_reg\);
\Timer_Button:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_Button:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Button:TimerUDB:capture_out_reg_i\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_206:cy_dff
	PORT MAP(d=>Net_206D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_206);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN1_1);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN1_0);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_break_status\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_1\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_detect\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_break_detect\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_detect\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\UART_2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:reset_reg\);
\UART_2:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_2:BUART:txn\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:txn\);
\UART_2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_1\);
\UART_2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_0\);
\UART_2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_2\);
Net_219:cy_dff
	PORT MAP(d=>Net_219D,
		clk=>\UART_2:BUART:clock_op\,
		q=>Net_219);
\UART_2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_bitclk\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_bitclk\);
\UART_2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_ctrl_mark_last\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_ctrl_mark_last\);
\UART_2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_mark\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_mark\);
\UART_2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_parity_bit\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_parity_bit\);
\UART_2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_1\);
\UART_2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_0\);
\UART_2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_load_fifo\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_load_fifo\);
\UART_2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_3\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_3\);
\UART_2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_2\);
\UART_2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_bitclk_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_bitclk_enable\);
\UART_2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_stop1_reg\);
\UART_2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_1\);
\UART_2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_0\);
\UART_2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_status\);
\UART_2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_2\);
\UART_2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_3\);
\UART_2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_addr_match_status\);
\UART_2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_markspace_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_pre\);
\UART_2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_error_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_error_pre\);
\UART_2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_break_status\);
\UART_2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_address_detected\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_address_detected\);
\UART_2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_last\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_last\);
\UART_2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_bit\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_bit\);
\Timer_CH1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH1:TimerUDB:capture_last\);
\Timer_CH1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_CH1:TimerUDB:status_tc\,
		clk=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_232);
\Timer_CH1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_CH1:TimerUDB:control_7\,
		clk=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH1:TimerUDB:hwEnable_reg\);
\Timer_CH1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_CH1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH1:TimerUDB:capture_out_reg_i\);
\Timer_CH2:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH2:TimerUDB:capture_last\);
\Timer_CH2:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_CH2:TimerUDB:status_tc\,
		clk=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_242);
\Timer_CH2:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_CH2:TimerUDB:control_7\,
		clk=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH2:TimerUDB:hwEnable_reg\);
\Timer_CH2:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_CH2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH2:TimerUDB:capture_out_reg_i\);
\Timer_CH3:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH3:TimerUDB:capture_last\);
\Timer_CH3:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_CH3:TimerUDB:status_tc\,
		clk=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_252);
\Timer_CH3:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_CH3:TimerUDB:control_7\,
		clk=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH3:TimerUDB:hwEnable_reg\);
\Timer_CH3:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_CH3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_CH3:TimerUDB:capture_out_reg_i\);

END R_T_L;
