// Seed: 1123709072
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output wand  id_5
);
  always id_5 = 1;
  assign id_2 = -1 - -1;
  wire id_7;
  assign id_2 = -1;
  module_0 modCall_1 ();
  logic [7:0][-1] id_8;
  wor id_9 = id_8 && -1'b0, id_10 = 1, id_11, id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_1 = id_1[-1];
  wire id_8;
  integer id_9 (
      .id_0(-1),
      .id_1(id_3 - -1)
  );
  module_0 modCall_1 ();
endmodule
