Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/ayhc9/Desktop/ESCOM/6TO SEMESTRE/ArquitecturaComp/arqCompVHDL-master/ALU_16/PRACTICA03_TB_isim_beh.exe -prj C:/Users/ayhc9/Desktop/ESCOM/6TO SEMESTRE/ArquitecturaComp/arqCompVHDL-master/ALU_16/PRACTICA03_TB_beh.prj work.PRACTICA03_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ayhc9/Desktop/ESCOM/6TO SEMESTRE/ArquitecturaComp/arqCompVHDL-master/ALU_16/remote_sources/_/ALU_1BIT/ALU_1BIT.vhd" into library work
Parsing VHDL file "C:/Users/ayhc9/Desktop/ESCOM/6TO SEMESTRE/ArquitecturaComp/arqCompVHDL-master/ALU_16/PRACTICA03.vhd" into library work
Parsing VHDL file "C:/Users/ayhc9/Desktop/ESCOM/6TO SEMESTRE/ArquitecturaComp/arqCompVHDL-master/ALU_16/PRACTICA03_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ALU_1BIT [alu_1bit_default]
Compiling architecture behavioral of entity PRACTICA03 [practica03_default]
Compiling architecture behavior of entity practica03_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/ayhc9/Desktop/ESCOM/6TO SEMESTRE/ArquitecturaComp/arqCompVHDL-master/ALU_16/PRACTICA03_TB_isim_beh.exe
Fuse Memory Usage: 29660 KB
Fuse CPU Usage: 1108 ms
