valid & input & 1 & Native CPU interface valid signal \\ \hline
\rowcolor{iob-blue}
address & input & ADDR\_W & Native CPU interface address signal \\ \hline
wdata & input & WDATA\_W & Native CPU interface data write signal \\ \hline
\rowcolor{iob-blue}
wstrb & input & DATA\_W/8 & Native CPU interface write strobe signal \\ \hline
rdata & output & DATA\_W & Native CPU interface read data signal \\ \hline
\rowcolor{iob-blue}
ready & output & 1 & Native CPU interface ready signal \\ \hline
