// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_stencil,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.233250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=216,HLS_SYN_DSP=0,HLS_SYN_FF=11547,HLS_SYN_LUT=52443}" *)

module app_stencil (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_stencil_V_dout,
        reset_app_stencil_V_empty_n,
        reset_app_stencil_V_read,
        app_input_params_V_dout,
        app_input_params_V_empty_n,
        app_input_params_V_read,
        app_input_data_V_data_V_dout,
        app_input_data_V_data_V_empty_n,
        app_input_data_V_data_V_read,
        app_input_data_V_len_dout,
        app_input_data_V_len_empty_n,
        app_input_data_V_len_read,
        app_input_data_V_eop_dout,
        app_input_data_V_eop_empty_n,
        app_input_data_V_eop_read,
        app_output_data_V_data_V_din,
        app_output_data_V_data_V_full_n,
        app_output_data_V_data_V_write,
        app_output_data_V_len_din,
        app_output_data_V_len_full_n,
        app_output_data_V_len_write,
        app_output_data_V_eop_din,
        app_output_data_V_eop_full_n,
        app_output_data_V_eop_write
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_pp0_stage0 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_stencil_V_dout;
input   reset_app_stencil_V_empty_n;
output   reset_app_stencil_V_read;
input  [31:0] app_input_params_V_dout;
input   app_input_params_V_empty_n;
output   app_input_params_V_read;
input  [511:0] app_input_data_V_data_V_dout;
input   app_input_data_V_data_V_empty_n;
output   app_input_data_V_data_V_read;
input  [15:0] app_input_data_V_len_dout;
input   app_input_data_V_len_empty_n;
output   app_input_data_V_len_read;
input   app_input_data_V_eop_dout;
input   app_input_data_V_eop_empty_n;
output   app_input_data_V_eop_read;
output  [511:0] app_output_data_V_data_V_din;
input   app_output_data_V_data_V_full_n;
output   app_output_data_V_data_V_write;
output  [15:0] app_output_data_V_len_din;
input   app_output_data_V_len_full_n;
output   app_output_data_V_len_write;
output   app_output_data_V_eop_din;
input   app_output_data_V_eop_full_n;
output   app_output_data_V_eop_write;

reg ap_idle;
reg reset_app_stencil_V_read;
reg app_input_params_V_read;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_output_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_7037;
reg   [0:0] ap_reg_pp0_iter3_reset_reg_7037;
reg   [0:0] empty_n_5_reg_27922;
reg   [0:0] ap_reg_pp0_iter3_empty_n_5_reg_27922;
reg   [0:0] finish_reading_stencil_points_reg_6977;
reg   [0:0] ap_reg_pp0_iter3_finish_reading_stencil_points_reg_6977;
reg   [0:0] empty_n_3_reg_28009;
reg   [0:0] ap_reg_pp0_iter3_empty_n_3_reg_28009;
reg    app_output_data_V_len_blk_n;
reg    app_output_data_V_eop_blk_n;
reg   [0:0] ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state11_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state14_pp0_stage0_iter3;
wire    app_output_data_V_len1_status;
reg    ap_predicate_op5139_write_state15;
reg    ap_block_state15_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter2_finish_reading_stencil_points_reg_6977;
reg   [7:0] app_input_read_times_reg_6989;
reg   [63:0] num_line_reg_7001;
reg   [7:0] stencil_height_idx_reg_7013;
reg   [7:0] stencil_width_idx_reg_7025;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_7037;
reg   [0:0] ap_reg_pp0_iter2_reset_reg_7037;
reg   [7:0] old_cols_buffer_2_1_alpha_reg_7049;
reg   [7:0] old_cols_buffer_2_0_alpha_reg_7062;
reg   [7:0] old_cols_buffer_2_1_blue_reg_7075;
reg   [7:0] old_cols_buffer_2_0_blue_reg_7088;
reg   [7:0] old_cols_buffer_2_1_green_reg_7101;
reg   [7:0] old_cols_buffer_2_0_green_reg_7114;
reg   [7:0] old_cols_buffer_2_1_red_reg_7127;
reg   [7:0] old_cols_buffer_2_0_red_reg_7140;
reg   [7:0] stencil_alpha_2_2_3_reg_7153;
reg   [7:0] stencil_2_2_alpha_8_reg_7163;
reg   [7:0] stencil_2_2_alpha_41_reg_7173;
reg   [7:0] stencil_2_2_alpha_13_reg_7183;
reg   [7:0] stencil_2_2_alpha_15_reg_7193;
reg   [7:0] stencil_2_2_alpha_22_reg_7203;
reg   [7:0] stencil_alpha_0_2_3_reg_7213;
reg   [7:0] stencil_2_2_alpha_28_reg_7223;
reg   [7:0] stencil_2_2_alpha_39_reg_7233;
reg   [7:0] stencil_blue_2_2_3_reg_7243;
reg   [7:0] stencil_2_2_blue_8_reg_7253;
reg   [7:0] stencil_2_2_blue_41_reg_7263;
reg   [7:0] stencil_2_2_blue_13_reg_7273;
reg   [7:0] stencil_2_2_blue_15_reg_7283;
reg   [7:0] stencil_2_2_blue_22_reg_7293;
reg   [7:0] stencil_blue_0_2_3_reg_7303;
reg   [7:0] stencil_2_2_blue_28_reg_7313;
reg   [7:0] stencil_2_2_blue_39_reg_7323;
reg   [7:0] stencil_green_2_2_3_reg_7333;
reg   [7:0] stencil_2_2_green_8_reg_7343;
reg   [7:0] stencil_2_2_green_41_reg_7353;
reg   [7:0] stencil_2_2_green_13_reg_7363;
reg   [7:0] stencil_2_2_green_15_reg_7373;
reg   [7:0] stencil_2_2_green_22_reg_7383;
reg   [7:0] stencil_green_0_2_3_reg_7393;
reg   [7:0] stencil_2_2_green_28_reg_7403;
reg   [7:0] stencil_2_2_green_39_reg_7413;
reg   [7:0] stencil_red_2_2_3_reg_7423;
reg   [7:0] stencil_2_2_red_8_reg_7433;
reg   [7:0] stencil_2_2_red_41_reg_7443;
reg   [7:0] stencil_2_2_red_13_reg_7453;
reg   [7:0] stencil_2_2_red_15_reg_7463;
reg   [7:0] stencil_2_2_red_22_reg_7473;
reg   [7:0] stencil_red_0_2_3_reg_7483;
reg   [7:0] stencil_2_2_red_28_reg_7493;
reg   [7:0] stencil_2_2_red_39_reg_7503;
reg   [7:0] old_cols_buffer_2_1_alpha_be_reg_8418;
reg   [7:0] old_cols_buffer_2_0_alpha_be_reg_8431;
reg   [7:0] old_cols_buffer_2_1_blue_be_reg_8444;
reg   [7:0] old_cols_buffer_2_0_blue_be_reg_8457;
reg   [7:0] old_cols_buffer_2_1_green_be_reg_8470;
reg   [7:0] old_cols_buffer_2_0_green_be_reg_8483;
reg   [7:0] old_cols_buffer_2_1_red_be_reg_8496;
reg   [7:0] old_cols_buffer_2_0_red_be_reg_8509;
reg   [7:0] stencil_alpha_2_2_3_be_reg_8522;
reg   [7:0] stencil_2_2_alpha_8_be_reg_8535;
reg   [7:0] stencil_2_2_alpha_51_be_reg_8548;
reg   [7:0] stencil_2_2_alpha_13_be_reg_8561;
reg   [7:0] stencil_2_2_alpha_15_be_reg_8574;
reg   [7:0] stencil_2_2_alpha_22_be_reg_8587;
reg   [7:0] stencil_alpha_0_2_3_be_reg_8600;
reg   [7:0] stencil_2_2_alpha_28_be_reg_8613;
reg   [7:0] stencil_2_2_alpha_39_be_reg_8626;
reg   [7:0] stencil_blue_2_2_3_be_reg_8639;
reg   [7:0] stencil_2_2_blue_8_be_reg_8652;
reg   [7:0] stencil_2_2_blue_51_be_reg_8665;
reg   [7:0] stencil_2_2_blue_13_be_reg_8678;
reg   [7:0] stencil_2_2_blue_15_be_reg_8691;
reg   [7:0] stencil_2_2_blue_22_be_reg_8704;
reg   [7:0] stencil_blue_0_2_3_be_reg_8717;
reg   [7:0] stencil_2_2_blue_28_be_reg_8730;
reg   [7:0] stencil_2_2_blue_39_be_reg_8743;
reg   [7:0] stencil_green_2_2_3_be_reg_8756;
reg   [7:0] stencil_2_2_green_8_be_reg_8769;
reg   [7:0] stencil_2_2_green_51_be_reg_8782;
reg   [7:0] stencil_2_2_green_13_be_reg_8795;
reg   [7:0] stencil_2_2_green_15_be_reg_8808;
reg   [7:0] stencil_2_2_green_22_be_reg_8821;
reg   [7:0] stencil_green_0_2_3_be_reg_8834;
reg   [7:0] stencil_2_2_green_28_be_reg_8847;
reg   [7:0] stencil_2_2_green_39_be_reg_8860;
reg   [7:0] stencil_red_2_2_3_be_reg_8873;
reg   [7:0] stencil_2_2_red_8_be_reg_8886;
reg   [7:0] stencil_2_2_red_51_be_reg_8899;
reg   [7:0] stencil_2_2_red_13_be_reg_8912;
reg   [7:0] stencil_2_2_red_15_be_reg_8925;
reg   [7:0] stencil_2_2_red_22_be_reg_8938;
reg   [7:0] stencil_red_0_2_3_be_reg_8951;
reg   [7:0] stencil_2_2_red_28_be_reg_8964;
reg   [7:0] stencil_2_2_red_39_be_reg_8977;
wire   [1:0] tmp_1_fu_9067_p2;
reg   [1:0] tmp_1_reg_27486;
wire    ap_CS_fsm_state2;
wire   [0:0] sel_tmp4_fu_9085_p2;
reg   [0:0] sel_tmp4_reg_27491;
wire   [0:0] sel_tmp_fu_9091_p2;
reg   [0:0] sel_tmp_reg_27497;
wire   [0:0] sel_tmp11_fu_9097_p2;
reg   [0:0] sel_tmp11_reg_27503;
wire   [1:0] tmp_4_fu_9103_p2;
wire    ap_CS_fsm_state3;
wire   [7:0] stencil_red_2_2_2_fu_9242_p3;
reg   [7:0] stencil_red_2_2_2_reg_27515;
wire   [7:0] stencil_red_2_1_2_fu_9274_p3;
reg   [7:0] stencil_red_2_1_2_reg_27522;
wire   [7:0] stencil_red_2_0_2_fu_9282_p3;
reg   [7:0] stencil_red_2_0_2_reg_27529;
wire   [7:0] stencil_red_1_2_2_fu_9330_p3;
reg   [7:0] stencil_red_1_2_2_reg_27536;
wire   [7:0] stencil_red_1_1_2_fu_9370_p3;
reg   [7:0] stencil_red_1_1_2_reg_27543;
wire   [7:0] stencil_red_1_0_2_fu_9386_p3;
reg   [7:0] stencil_red_1_0_2_reg_27550;
wire   [7:0] stencil_red_0_2_2_fu_9450_p3;
reg   [7:0] stencil_red_0_2_2_reg_27557;
wire   [7:0] stencil_red_0_1_2_fu_9506_p3;
reg   [7:0] stencil_red_0_1_2_reg_27564;
wire   [7:0] stencil_red_0_0_2_fu_9530_p3;
reg   [7:0] stencil_red_0_0_2_reg_27571;
wire   [7:0] stencil_green_2_2_2_fu_9594_p3;
reg   [7:0] stencil_green_2_2_2_reg_27578;
wire   [7:0] stencil_green_2_1_2_fu_9626_p3;
reg   [7:0] stencil_green_2_1_2_reg_27585;
wire   [7:0] stencil_green_2_0_2_fu_9634_p3;
reg   [7:0] stencil_green_2_0_2_reg_27592;
wire   [7:0] stencil_green_1_2_2_fu_9682_p3;
reg   [7:0] stencil_green_1_2_2_reg_27599;
wire   [7:0] stencil_green_1_1_2_fu_9722_p3;
reg   [7:0] stencil_green_1_1_2_reg_27606;
wire   [7:0] stencil_green_1_0_2_fu_9738_p3;
reg   [7:0] stencil_green_1_0_2_reg_27613;
wire   [7:0] stencil_green_0_2_2_fu_9802_p3;
reg   [7:0] stencil_green_0_2_2_reg_27620;
wire   [7:0] stencil_green_0_1_2_fu_9858_p3;
reg   [7:0] stencil_green_0_1_2_reg_27627;
wire   [7:0] stencil_green_0_0_2_fu_9882_p3;
reg   [7:0] stencil_green_0_0_2_reg_27634;
wire   [7:0] stencil_blue_2_2_2_fu_9946_p3;
reg   [7:0] stencil_blue_2_2_2_reg_27641;
wire   [7:0] stencil_blue_2_1_2_fu_9978_p3;
reg   [7:0] stencil_blue_2_1_2_reg_27648;
wire   [7:0] stencil_blue_2_0_2_fu_9986_p3;
reg   [7:0] stencil_blue_2_0_2_reg_27655;
wire   [7:0] stencil_blue_1_2_2_fu_10034_p3;
reg   [7:0] stencil_blue_1_2_2_reg_27662;
wire   [7:0] stencil_blue_1_1_2_fu_10074_p3;
reg   [7:0] stencil_blue_1_1_2_reg_27669;
wire   [7:0] stencil_blue_1_0_2_fu_10090_p3;
reg   [7:0] stencil_blue_1_0_2_reg_27676;
wire   [7:0] stencil_blue_0_2_2_fu_10154_p3;
reg   [7:0] stencil_blue_0_2_2_reg_27683;
wire   [7:0] stencil_blue_0_1_2_fu_10210_p3;
reg   [7:0] stencil_blue_0_1_2_reg_27690;
wire   [7:0] stencil_blue_0_0_2_fu_10234_p3;
reg   [7:0] stencil_blue_0_0_2_reg_27697;
wire   [7:0] stencil_alpha_2_2_2_fu_10298_p3;
reg   [7:0] stencil_alpha_2_2_2_reg_27704;
wire   [7:0] stencil_alpha_2_1_2_fu_10330_p3;
reg   [7:0] stencil_alpha_2_1_2_reg_27711;
wire   [7:0] stencil_alpha_2_0_2_fu_10338_p3;
reg   [7:0] stencil_alpha_2_0_2_reg_27718;
wire   [7:0] stencil_alpha_1_2_2_fu_10386_p3;
reg   [7:0] stencil_alpha_1_2_2_reg_27725;
wire   [7:0] stencil_alpha_1_1_2_fu_10426_p3;
reg   [7:0] stencil_alpha_1_1_2_reg_27732;
wire   [7:0] stencil_alpha_1_0_2_fu_10442_p3;
reg   [7:0] stencil_alpha_1_0_2_reg_27739;
wire   [7:0] stencil_alpha_0_2_2_fu_10506_p3;
reg   [7:0] stencil_alpha_0_2_2_reg_27746;
wire   [7:0] stencil_alpha_0_1_2_fu_10562_p3;
reg   [7:0] stencil_alpha_0_1_2_reg_27753;
wire   [7:0] stencil_alpha_0_0_2_fu_10586_p3;
reg   [7:0] stencil_alpha_0_0_2_reg_27760;
wire   [1:0] tmp_9_fu_10606_p2;
reg   [1:0] tmp_9_reg_27773;
wire    ap_CS_fsm_state4;
wire   [3:0] tmp_2_fu_10612_p2;
reg   [3:0] tmp_2_reg_27778;
wire    ap_CS_fsm_state5;
wire   [3:0] tmp_10_fu_10618_p2;
wire    ap_CS_fsm_state6;
wire   [1:0] tmp_16_fu_10838_p2;
reg   [1:0] tmp_16_reg_27797;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_18_fu_10844_p2;
reg   [0:0] tmp_18_reg_27802;
wire    ap_CS_fsm_state8;
wire   [3:0] tmp_20_fu_10850_p2;
wire    ap_CS_fsm_state9;
wire   [3:0] tmp_26_fu_10920_p2;
wire    ap_CS_fsm_state10;
wire   [7:0] prev_points_input_data_red_14_1_fu_10926_p18;
wire   [7:0] prev_points_input_data_red_15_1_fu_10964_p18;
wire   [7:0] prev_points_input_data_green_14_1_fu_11002_p18;
wire   [7:0] prev_points_input_data_green_15_1_fu_11040_p18;
wire   [7:0] prev_points_input_data_blue_14_1_fu_11078_p18;
wire   [7:0] prev_points_input_data_blue_15_1_fu_11116_p18;
wire   [7:0] prev_points_input_data_alpha_14_1_fu_11154_p18;
wire   [7:0] prev_points_input_data_alpha_15_1_fu_11192_p18;
wire   [0:0] tmp_27_fu_11230_p2;
wire   [0:0] empty_n_5_fu_11281_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_7041_p4;
reg   [0:0] ap_reg_pp0_iter1_empty_n_5_reg_27922;
reg   [0:0] ap_reg_pp0_iter2_empty_n_5_reg_27922;
wire   [0:0] empty_n_4_fu_11285_p1;
reg   [0:0] empty_n_4_reg_27927;
reg   [0:0] ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4;
reg   [31:0] tmp_482_reg_27931;
wire   [0:0] sel_tmp156_fu_11301_p2;
reg   [0:0] sel_tmp156_reg_27939;
wire   [0:0] tmp33_fu_11319_p2;
reg   [0:0] tmp33_reg_27945;
wire   [0:0] sel_tmp160_fu_11325_p2;
reg   [0:0] sel_tmp160_reg_27951;
wire   [0:0] sel_tmp162_fu_11331_p2;
reg   [0:0] sel_tmp162_reg_27958;
wire   [0:0] sel_tmp167_fu_11349_p2;
reg   [0:0] sel_tmp167_reg_27965;
wire   [0:0] tmp_54_fu_11361_p2;
reg   [0:0] tmp_54_reg_27971;
wire   [0:0] sel_tmp169_fu_11367_p2;
reg   [0:0] sel_tmp169_reg_28003;
wire   [0:0] empty_n_3_fu_11373_p1;
reg   [0:0] ap_reg_pp0_iter1_empty_n_3_reg_28009;
reg   [0:0] ap_reg_pp0_iter2_empty_n_3_reg_28009;
reg   [511:0] tmp_data_V_1_reg_28013;
reg   [15:0] tmp_len_reg_28081;
reg   [15:0] ap_reg_pp0_iter1_tmp_len_reg_28081;
reg   [15:0] ap_reg_pp0_iter2_tmp_len_reg_28081;
reg   [15:0] ap_reg_pp0_iter3_tmp_len_reg_28081;
reg   [0:0] tmp_eop_reg_28086;
reg   [0:0] ap_reg_pp0_iter1_tmp_eop_reg_28086;
reg   [0:0] ap_reg_pp0_iter2_tmp_eop_reg_28086;
reg   [0:0] ap_reg_pp0_iter3_tmp_eop_reg_28086;
wire   [7:0] app_input_read_times_1_fu_11421_p3;
reg   [7:0] app_input_read_times_1_reg_28091;
wire   [63:0] num_line_2_fu_11429_p3;
reg   [63:0] num_line_2_reg_28096;
wire   [0:0] tmp_47_fu_12954_p2;
reg   [7:0] picture_chunk_2_0_red_reg_28105;
reg   [7:0] picture_chunk_2_0_green_reg_28113;
reg   [7:0] picture_chunk_2_0_blue_reg_28121;
wire   [7:0] picture_chunk_2_0_alpha_fu_13001_p1;
reg   [7:0] picture_chunk_2_0_alpha_reg_28129;
reg   [7:0] picture_chunk_2_1_red_reg_28137;
reg   [7:0] picture_chunk_2_1_green_reg_28145;
reg   [7:0] picture_chunk_2_1_blue_reg_28153;
reg   [7:0] picture_chunk_2_1_alpha_reg_28161;
reg   [7:0] picture_chunk_2_2_red_reg_28169;
reg   [7:0] picture_chunk_2_2_green_reg_28177;
reg   [7:0] picture_chunk_2_2_blue_reg_28185;
reg   [7:0] picture_chunk_2_2_alpha_reg_28193;
reg   [7:0] picture_chunk_2_3_red_reg_28201;
reg   [7:0] picture_chunk_2_3_green_reg_28209;
reg   [7:0] picture_chunk_2_3_blue_reg_28217;
reg   [7:0] picture_chunk_2_3_alpha_reg_28225;
reg   [7:0] picture_chunk_2_4_red_reg_28233;
reg   [7:0] picture_chunk_2_4_green_reg_28241;
reg   [7:0] picture_chunk_2_4_blue_reg_28249;
reg   [7:0] picture_chunk_2_4_alpha_reg_28257;
reg   [7:0] picture_chunk_2_5_red_reg_28265;
reg   [7:0] picture_chunk_2_5_green_reg_28273;
reg   [7:0] picture_chunk_2_5_blue_reg_28281;
reg   [7:0] picture_chunk_2_5_alpha_reg_28289;
reg   [7:0] picture_chunk_2_6_red_reg_28297;
reg   [7:0] picture_chunk_2_6_green_reg_28305;
reg   [7:0] picture_chunk_2_6_blue_reg_28313;
reg   [7:0] picture_chunk_2_6_alpha_reg_28321;
reg   [7:0] picture_chunk_2_7_red_reg_28329;
reg   [7:0] picture_chunk_2_7_green_reg_28337;
reg   [7:0] picture_chunk_2_7_blue_reg_28345;
reg   [7:0] picture_chunk_2_7_alpha_reg_28353;
reg   [7:0] picture_chunk_2_8_red_reg_28361;
reg   [7:0] picture_chunk_2_8_green_reg_28369;
reg   [7:0] picture_chunk_2_8_blue_reg_28377;
reg   [7:0] picture_chunk_2_8_alpha_reg_28385;
reg   [7:0] picture_chunk_2_9_red_reg_28393;
reg   [7:0] picture_chunk_2_9_green_reg_28401;
reg   [7:0] picture_chunk_2_9_blue_reg_28409;
reg   [7:0] picture_chunk_2_9_alpha_reg_28417;
reg   [7:0] picture_chunk_2_10_red_reg_28425;
reg   [7:0] picture_chunk_2_10_green_reg_28433;
reg   [7:0] picture_chunk_2_10_blue_reg_28441;
reg   [7:0] picture_chunk_2_10_alpha_reg_28449;
reg   [7:0] picture_chunk_2_11_red_reg_28457;
reg   [7:0] picture_chunk_2_11_green_reg_28465;
reg   [7:0] picture_chunk_2_11_blue_reg_28473;
reg   [7:0] picture_chunk_2_11_alpha_reg_28481;
reg   [7:0] picture_chunk_2_12_red_reg_28489;
reg   [7:0] picture_chunk_2_12_green_reg_28497;
reg   [7:0] picture_chunk_2_12_blue_reg_28505;
reg   [7:0] picture_chunk_2_12_alpha_reg_28513;
reg   [7:0] picture_chunk_2_13_red_reg_28521;
reg   [7:0] picture_chunk_2_13_green_reg_28529;
reg   [7:0] picture_chunk_2_13_blue_reg_28537;
reg   [7:0] picture_chunk_2_13_alpha_reg_28545;
reg   [7:0] points_input_data_14_red_reg_28553;
reg   [7:0] points_input_data_14_green_reg_28561;
reg   [7:0] points_input_data_14_blue_reg_28569;
reg   [7:0] points_input_data_14_alpha_reg_28577;
reg   [7:0] points_input_data_15_red_reg_28585;
reg   [7:0] points_input_data_15_green_reg_28593;
reg   [7:0] points_input_data_15_blue_reg_28601;
reg   [7:0] points_input_data_15_alpha_reg_28609;
wire   [1:0] tmp_38_fu_13792_p3;
reg   [1:0] tmp_38_reg_28617;
reg   [3:0] rows_buffer_0_0_red_addr_1_reg_28693;
reg   [3:0] rows_buffer_1_0_red_addr_1_reg_28699;
reg   [3:0] rows_buffer_2_0_red_addr_1_reg_28705;
reg   [3:0] rows_buffer_0_0_green_addr_1_reg_28711;
reg   [3:0] rows_buffer_1_0_green_addr_1_reg_28717;
reg   [3:0] rows_buffer_2_0_green_addr_1_reg_28723;
reg   [3:0] rows_buffer_0_0_blue_addr_1_reg_28729;
reg   [3:0] rows_buffer_1_0_blue_addr_1_reg_28735;
reg   [3:0] rows_buffer_2_0_blue_addr_1_reg_28741;
reg   [3:0] rows_buffer_0_0_alpha_addr_1_reg_28747;
reg   [3:0] rows_buffer_1_0_alpha_addr_1_reg_28753;
reg   [3:0] rows_buffer_2_0_alpha_addr_1_reg_28759;
reg   [3:0] rows_buffer_0_1_red_addr_1_reg_28765;
reg   [3:0] rows_buffer_1_1_red_addr_1_reg_28771;
reg   [3:0] rows_buffer_2_1_red_addr_1_reg_28777;
reg   [3:0] rows_buffer_0_1_green_addr_1_reg_28783;
reg   [3:0] rows_buffer_1_1_green_addr_1_reg_28789;
reg   [3:0] rows_buffer_2_1_green_addr_1_reg_28795;
reg   [3:0] rows_buffer_0_1_blue_addr_1_reg_28801;
reg   [3:0] rows_buffer_1_1_blue_addr_1_reg_28807;
reg   [3:0] rows_buffer_2_1_blue_addr_1_reg_28813;
reg   [3:0] rows_buffer_0_1_alpha_addr_1_reg_28819;
reg   [3:0] rows_buffer_1_1_alpha_addr_1_reg_28825;
reg   [3:0] rows_buffer_2_1_alpha_addr_1_reg_28831;
reg   [3:0] rows_buffer_0_2_red_addr_1_reg_28837;
reg   [3:0] rows_buffer_1_2_red_addr_1_reg_28843;
reg   [3:0] rows_buffer_2_2_red_addr_1_reg_28849;
reg   [3:0] rows_buffer_0_2_green_addr_1_reg_28855;
reg   [3:0] rows_buffer_1_2_green_addr_1_reg_28861;
reg   [3:0] rows_buffer_2_2_green_addr_1_reg_28867;
reg   [3:0] rows_buffer_0_2_blue_addr_1_reg_28873;
reg   [3:0] rows_buffer_1_2_blue_addr_1_reg_28879;
reg   [3:0] rows_buffer_2_2_blue_addr_1_reg_28885;
reg   [3:0] rows_buffer_0_2_alpha_addr_1_reg_28891;
reg   [3:0] rows_buffer_1_2_alpha_addr_1_reg_28897;
reg   [3:0] rows_buffer_2_2_alpha_addr_1_reg_28903;
reg   [3:0] rows_buffer_0_3_red_addr_1_reg_28909;
reg   [3:0] rows_buffer_1_3_red_addr_1_reg_28915;
reg   [3:0] rows_buffer_2_3_red_addr_1_reg_28921;
reg   [3:0] rows_buffer_0_3_green_addr_1_reg_28927;
reg   [3:0] rows_buffer_1_3_green_addr_1_reg_28933;
reg   [3:0] rows_buffer_2_3_green_addr_1_reg_28939;
reg   [3:0] rows_buffer_0_3_blue_addr_1_reg_28945;
reg   [3:0] rows_buffer_1_3_blue_addr_1_reg_28951;
reg   [3:0] rows_buffer_2_3_blue_addr_1_reg_28957;
reg   [3:0] rows_buffer_0_3_alpha_addr_1_reg_28963;
reg   [3:0] rows_buffer_1_3_alpha_addr_1_reg_28969;
reg   [3:0] rows_buffer_2_3_alpha_addr_1_reg_28975;
reg   [3:0] rows_buffer_0_4_red_addr_1_reg_28981;
reg   [3:0] rows_buffer_1_4_red_addr_1_reg_28987;
reg   [3:0] rows_buffer_2_4_red_addr_1_reg_28993;
reg   [3:0] rows_buffer_0_4_green_addr_1_reg_28999;
reg   [3:0] rows_buffer_1_4_green_addr_1_reg_29005;
reg   [3:0] rows_buffer_2_4_green_addr_1_reg_29011;
reg   [3:0] rows_buffer_0_4_blue_addr_1_reg_29017;
reg   [3:0] rows_buffer_1_4_blue_addr_1_reg_29023;
reg   [3:0] rows_buffer_2_4_blue_addr_1_reg_29029;
reg   [3:0] rows_buffer_0_4_alpha_addr_1_reg_29035;
reg   [3:0] rows_buffer_1_4_alpha_addr_1_reg_29041;
reg   [3:0] rows_buffer_2_4_alpha_addr_1_reg_29047;
reg   [3:0] rows_buffer_0_5_red_addr_1_reg_29053;
reg   [3:0] rows_buffer_1_5_red_addr_1_reg_29059;
reg   [3:0] rows_buffer_2_5_red_addr_1_reg_29065;
reg   [3:0] rows_buffer_0_5_green_addr_1_reg_29071;
reg   [3:0] rows_buffer_1_5_green_addr_1_reg_29077;
reg   [3:0] rows_buffer_2_5_green_addr_1_reg_29083;
reg   [3:0] rows_buffer_0_5_blue_addr_1_reg_29089;
reg   [3:0] rows_buffer_1_5_blue_addr_1_reg_29095;
reg   [3:0] rows_buffer_2_5_blue_addr_1_reg_29101;
reg   [3:0] rows_buffer_0_5_alpha_addr_1_reg_29107;
reg   [3:0] rows_buffer_1_5_alpha_addr_1_reg_29113;
reg   [3:0] rows_buffer_2_5_alpha_addr_1_reg_29119;
reg   [3:0] rows_buffer_0_6_red_addr_1_reg_29125;
reg   [3:0] rows_buffer_1_6_red_addr_1_reg_29131;
reg   [3:0] rows_buffer_2_6_red_addr_1_reg_29137;
reg   [3:0] rows_buffer_0_6_green_addr_1_reg_29143;
reg   [3:0] rows_buffer_1_6_green_addr_1_reg_29149;
reg   [3:0] rows_buffer_2_6_green_addr_1_reg_29155;
reg   [3:0] rows_buffer_0_6_blue_addr_1_reg_29161;
reg   [3:0] rows_buffer_1_6_blue_addr_1_reg_29167;
reg   [3:0] rows_buffer_2_6_blue_addr_1_reg_29173;
reg   [3:0] rows_buffer_0_6_alpha_addr_1_reg_29179;
reg   [3:0] rows_buffer_1_6_alpha_addr_1_reg_29185;
reg   [3:0] rows_buffer_2_6_alpha_addr_1_reg_29191;
reg   [3:0] rows_buffer_0_7_red_addr_1_reg_29197;
reg   [3:0] rows_buffer_1_7_red_addr_1_reg_29203;
reg   [3:0] rows_buffer_2_7_red_addr_1_reg_29209;
reg   [3:0] rows_buffer_0_7_green_addr_1_reg_29215;
reg   [3:0] rows_buffer_1_7_green_addr_1_reg_29221;
reg   [3:0] rows_buffer_2_7_green_addr_1_reg_29227;
reg   [3:0] rows_buffer_0_7_blue_addr_1_reg_29233;
reg   [3:0] rows_buffer_1_7_blue_addr_1_reg_29239;
reg   [3:0] rows_buffer_2_7_blue_addr_1_reg_29245;
reg   [3:0] rows_buffer_0_7_alpha_addr_1_reg_29251;
reg   [3:0] rows_buffer_1_7_alpha_addr_1_reg_29257;
reg   [3:0] rows_buffer_2_7_alpha_addr_1_reg_29263;
reg   [3:0] rows_buffer_0_8_red_addr_1_reg_29269;
reg   [3:0] rows_buffer_1_8_red_addr_1_reg_29275;
reg   [3:0] rows_buffer_2_8_red_addr_1_reg_29281;
reg   [3:0] rows_buffer_0_8_green_addr_1_reg_29287;
reg   [3:0] rows_buffer_1_8_green_addr_1_reg_29293;
reg   [3:0] rows_buffer_2_8_green_addr_1_reg_29299;
reg   [3:0] rows_buffer_0_8_blue_addr_1_reg_29305;
reg   [3:0] rows_buffer_1_8_blue_addr_1_reg_29311;
reg   [3:0] rows_buffer_2_8_blue_addr_1_reg_29317;
reg   [3:0] rows_buffer_0_8_alpha_addr_1_reg_29323;
reg   [3:0] rows_buffer_1_8_alpha_addr_1_reg_29329;
reg   [3:0] rows_buffer_2_8_alpha_addr_1_reg_29335;
reg   [3:0] rows_buffer_0_9_red_addr_1_reg_29341;
reg   [3:0] rows_buffer_1_9_red_addr_1_reg_29347;
reg   [3:0] rows_buffer_2_9_red_addr_1_reg_29353;
reg   [3:0] rows_buffer_0_9_green_addr_1_reg_29359;
reg   [3:0] rows_buffer_1_9_green_addr_1_reg_29365;
reg   [3:0] rows_buffer_2_9_green_addr_1_reg_29371;
reg   [3:0] rows_buffer_0_9_blue_addr_1_reg_29377;
reg   [3:0] rows_buffer_1_9_blue_addr_1_reg_29383;
reg   [3:0] rows_buffer_2_9_blue_addr_1_reg_29389;
reg   [3:0] rows_buffer_0_9_alpha_addr_1_reg_29395;
reg   [3:0] rows_buffer_1_9_alpha_addr_1_reg_29401;
reg   [3:0] rows_buffer_2_9_alpha_addr_1_reg_29407;
reg   [3:0] rows_buffer_0_10_red_addr_1_reg_29413;
reg   [3:0] rows_buffer_1_10_red_addr_1_reg_29419;
reg   [3:0] rows_buffer_2_10_red_addr_1_reg_29425;
reg   [3:0] rows_buffer_0_10_green_addr_1_reg_29431;
reg   [3:0] rows_buffer_1_10_green_addr_1_reg_29437;
reg   [3:0] rows_buffer_2_10_green_addr_1_reg_29443;
reg   [3:0] rows_buffer_0_10_blue_addr_1_reg_29449;
reg   [3:0] rows_buffer_1_10_blue_addr_1_reg_29455;
reg   [3:0] rows_buffer_2_10_blue_addr_1_reg_29461;
reg   [3:0] rows_buffer_0_10_alpha_addr_1_reg_29467;
reg   [3:0] rows_buffer_1_10_alpha_addr_1_reg_29473;
reg   [3:0] rows_buffer_2_10_alpha_addr_1_reg_29479;
reg   [3:0] rows_buffer_0_11_red_addr_1_reg_29485;
reg   [3:0] rows_buffer_1_11_red_addr_1_reg_29491;
reg   [3:0] rows_buffer_2_11_red_addr_1_reg_29497;
reg   [3:0] rows_buffer_0_11_green_addr_1_reg_29503;
reg   [3:0] rows_buffer_1_11_green_addr_1_reg_29509;
reg   [3:0] rows_buffer_2_11_green_addr_1_reg_29515;
reg   [3:0] rows_buffer_0_11_blue_addr_1_reg_29521;
reg   [3:0] rows_buffer_1_11_blue_addr_1_reg_29527;
reg   [3:0] rows_buffer_2_11_blue_addr_1_reg_29533;
reg   [3:0] rows_buffer_0_11_alpha_addr_1_reg_29539;
reg   [3:0] rows_buffer_1_11_alpha_addr_1_reg_29545;
reg   [3:0] rows_buffer_2_11_alpha_addr_1_reg_29551;
reg   [3:0] rows_buffer_0_12_red_addr_1_reg_29557;
reg   [3:0] rows_buffer_1_12_red_addr_1_reg_29563;
reg   [3:0] rows_buffer_2_12_red_addr_1_reg_29569;
reg   [3:0] rows_buffer_0_12_green_addr_1_reg_29575;
reg   [3:0] rows_buffer_1_12_green_addr_1_reg_29581;
reg   [3:0] rows_buffer_2_12_green_addr_1_reg_29587;
reg   [3:0] rows_buffer_0_12_blue_addr_1_reg_29593;
reg   [3:0] rows_buffer_1_12_blue_addr_1_reg_29599;
reg   [3:0] rows_buffer_2_12_blue_addr_1_reg_29605;
reg   [3:0] rows_buffer_0_12_alpha_addr_1_reg_29611;
reg   [3:0] rows_buffer_1_12_alpha_addr_1_reg_29617;
reg   [3:0] rows_buffer_2_12_alpha_addr_1_reg_29623;
reg   [3:0] rows_buffer_0_13_red_addr_1_reg_29629;
reg   [3:0] rows_buffer_1_13_red_addr_1_reg_29635;
reg   [3:0] rows_buffer_2_13_red_addr_1_reg_29641;
reg   [3:0] rows_buffer_0_13_green_addr_1_reg_29647;
reg   [3:0] rows_buffer_1_13_green_addr_1_reg_29653;
reg   [3:0] rows_buffer_2_13_green_addr_1_reg_29659;
reg   [3:0] rows_buffer_0_13_blue_addr_1_reg_29665;
reg   [3:0] rows_buffer_1_13_blue_addr_1_reg_29671;
reg   [3:0] rows_buffer_2_13_blue_addr_1_reg_29677;
reg   [3:0] rows_buffer_0_13_alpha_addr_1_reg_29683;
reg   [3:0] rows_buffer_1_13_alpha_addr_1_reg_29689;
reg   [3:0] rows_buffer_2_13_alpha_addr_1_reg_29695;
reg   [3:0] rows_buffer_0_14_red_addr_1_reg_29701;
reg   [3:0] rows_buffer_1_14_red_addr_1_reg_29707;
reg   [3:0] rows_buffer_2_14_red_addr_1_reg_29713;
reg   [3:0] rows_buffer_0_14_green_addr_1_reg_29719;
reg   [3:0] rows_buffer_1_14_green_addr_1_reg_29725;
reg   [3:0] rows_buffer_2_14_green_addr_1_reg_29731;
reg   [3:0] rows_buffer_0_14_blue_addr_1_reg_29737;
reg   [3:0] rows_buffer_1_14_blue_addr_1_reg_29743;
reg   [3:0] rows_buffer_2_14_blue_addr_1_reg_29749;
reg   [3:0] rows_buffer_0_14_alpha_addr_1_reg_29755;
reg   [3:0] rows_buffer_1_14_alpha_addr_1_reg_29761;
reg   [3:0] rows_buffer_2_14_alpha_addr_1_reg_29767;
reg   [3:0] rows_buffer_0_15_red_addr_1_reg_29773;
reg   [3:0] rows_buffer_1_15_red_addr_1_reg_29779;
reg   [3:0] rows_buffer_2_15_red_addr_1_reg_29785;
reg   [3:0] rows_buffer_0_15_green_addr_1_reg_29791;
reg   [3:0] rows_buffer_1_15_green_addr_1_reg_29797;
reg   [3:0] rows_buffer_2_15_green_addr_1_reg_29803;
reg   [3:0] rows_buffer_0_15_blue_addr_1_reg_29809;
reg   [3:0] rows_buffer_1_15_blue_addr_1_reg_29815;
reg   [3:0] rows_buffer_2_15_blue_addr_1_reg_29821;
reg   [3:0] rows_buffer_0_15_alpha_addr_1_reg_29827;
reg   [3:0] rows_buffer_1_15_alpha_addr_1_reg_29833;
reg   [3:0] rows_buffer_2_15_alpha_addr_1_reg_29839;
wire   [1:0] tmp_41_fu_13818_p3;
reg   [1:0] tmp_41_reg_29845;
wire   [1:0] tmp_44_fu_13844_p3;
reg   [1:0] tmp_44_reg_29921;
reg   [3:0] cols_buffer_0_0_red_addr_1_reg_29925;
reg   [3:0] cols_buffer_1_0_red_addr_1_reg_29931;
reg   [3:0] cols_buffer_2_0_red_addr_1_reg_29937;
reg   [3:0] cols_buffer_0_0_green_addr_1_reg_29943;
reg   [3:0] cols_buffer_1_0_green_addr_1_reg_29949;
reg   [3:0] cols_buffer_2_0_green_addr_1_reg_29955;
reg   [3:0] cols_buffer_0_0_blue_addr_1_reg_29961;
reg   [3:0] cols_buffer_1_0_blue_addr_1_reg_29967;
reg   [3:0] cols_buffer_2_0_blue_addr_1_reg_29973;
reg   [3:0] cols_buffer_0_0_alpha_addr_1_reg_29979;
reg   [3:0] cols_buffer_1_0_alpha_addr_1_reg_29985;
reg   [3:0] cols_buffer_2_0_alpha_addr_1_reg_29991;
reg   [3:0] cols_buffer_0_1_red_addr_1_reg_29997;
reg   [3:0] cols_buffer_1_1_red_addr_1_reg_30003;
reg   [3:0] cols_buffer_2_1_red_addr_1_reg_30009;
reg   [3:0] cols_buffer_0_1_green_addr_1_reg_30015;
reg   [3:0] cols_buffer_1_1_green_addr_1_reg_30021;
reg   [3:0] cols_buffer_2_1_green_addr_1_reg_30027;
reg   [3:0] cols_buffer_0_1_blue_addr_1_reg_30033;
reg   [3:0] cols_buffer_1_1_blue_addr_1_reg_30039;
reg   [3:0] cols_buffer_2_1_blue_addr_1_reg_30045;
reg   [3:0] cols_buffer_0_1_alpha_addr_1_reg_30051;
reg   [3:0] cols_buffer_1_1_alpha_addr_1_reg_30057;
reg   [3:0] cols_buffer_2_1_alpha_addr_1_reg_30063;
reg  signed [7:0] pa_red_assign_reg_30069;
reg  signed [7:0] pa_green_assign_reg_30089;
reg  signed [7:0] pa_blue_assign_reg_30109;
reg  signed [7:0] pa_alpha_assign_reg_30129;
reg  signed [7:0] pa_red_assign_0_0_0_1_reg_30149;
reg  signed [7:0] pa_green_assign_0_0_0_1_reg_30169;
reg  signed [7:0] pa_blue_assign_0_0_0_1_reg_30189;
reg  signed [7:0] pa_alpha_assign_0_0_0_1_reg_30209;
reg  signed [7:0] pa_red_assign_0_0_0_2_reg_30229;
reg  signed [7:0] pa_green_assign_0_0_0_2_reg_30249;
reg  signed [7:0] pa_blue_assign_0_0_0_2_reg_30269;
reg  signed [7:0] pa_alpha_assign_0_0_0_2_reg_30289;
reg  signed [7:0] pa_red_assign_0_0_1_reg_30309;
reg  signed [7:0] pa_green_assign_0_0_1_reg_30329;
reg  signed [7:0] pa_blue_assign_0_0_1_reg_30349;
reg  signed [7:0] pa_alpha_assign_0_0_1_reg_30369;
reg  signed [7:0] pa_red_assign_0_0_1_1_reg_30389;
reg  signed [7:0] pa_green_assign_0_0_1_1_reg_30409;
reg  signed [7:0] pa_blue_assign_0_0_1_1_reg_30429;
reg  signed [7:0] pa_alpha_assign_0_0_1_1_reg_30449;
reg  signed [7:0] pa_red_assign_0_0_1_2_reg_30469;
reg  signed [7:0] pa_green_assign_0_0_1_2_reg_30489;
reg  signed [7:0] pa_blue_assign_0_0_1_2_reg_30509;
reg  signed [7:0] pa_alpha_assign_0_0_1_2_reg_30529;
wire   [7:0] tmp39_fu_18735_p2;
reg   [7:0] tmp39_reg_30549;
wire   [7:0] tmp46_fu_18747_p2;
reg   [7:0] tmp46_reg_30554;
wire   [7:0] tmp53_fu_18759_p2;
reg   [7:0] tmp53_reg_30559;
wire   [7:0] tmp60_fu_18771_p2;
reg   [7:0] tmp60_reg_30564;
wire   [7:0] tmp67_fu_19055_p2;
reg   [7:0] tmp67_reg_30569;
wire   [7:0] tmp74_fu_19067_p2;
reg   [7:0] tmp74_reg_30574;
wire   [7:0] tmp81_fu_19079_p2;
reg   [7:0] tmp81_reg_30579;
wire   [7:0] tmp88_fu_19091_p2;
reg   [7:0] tmp88_reg_30584;
wire   [7:0] tmp95_fu_19375_p2;
reg   [7:0] tmp95_reg_30589;
wire   [7:0] tmp102_fu_19387_p2;
reg   [7:0] tmp102_reg_30594;
wire   [7:0] tmp109_fu_19399_p2;
reg   [7:0] tmp109_reg_30599;
wire   [7:0] tmp116_fu_19411_p2;
reg   [7:0] tmp116_reg_30604;
wire   [7:0] tmp123_fu_19695_p2;
reg   [7:0] tmp123_reg_30609;
wire   [7:0] tmp130_fu_19707_p2;
reg   [7:0] tmp130_reg_30614;
wire   [7:0] tmp137_fu_19719_p2;
reg   [7:0] tmp137_reg_30619;
wire   [7:0] tmp144_fu_19731_p2;
reg   [7:0] tmp144_reg_30624;
wire   [7:0] tmp151_fu_20015_p2;
reg   [7:0] tmp151_reg_30629;
wire   [7:0] tmp158_fu_20027_p2;
reg   [7:0] tmp158_reg_30634;
wire   [7:0] tmp165_fu_20039_p2;
reg   [7:0] tmp165_reg_30639;
wire   [7:0] tmp172_fu_20051_p2;
reg   [7:0] tmp172_reg_30644;
wire   [7:0] tmp179_fu_20335_p2;
reg   [7:0] tmp179_reg_30649;
wire   [7:0] tmp186_fu_20347_p2;
reg   [7:0] tmp186_reg_30654;
wire   [7:0] tmp193_fu_20359_p2;
reg   [7:0] tmp193_reg_30659;
wire   [7:0] tmp200_fu_20371_p2;
reg   [7:0] tmp200_reg_30664;
wire   [7:0] tmp207_fu_20655_p2;
reg   [7:0] tmp207_reg_30669;
wire   [7:0] tmp214_fu_20667_p2;
reg   [7:0] tmp214_reg_30674;
wire   [7:0] tmp221_fu_20679_p2;
reg   [7:0] tmp221_reg_30679;
wire   [7:0] tmp228_fu_20691_p2;
reg   [7:0] tmp228_reg_30684;
wire   [7:0] tmp235_fu_20975_p2;
reg   [7:0] tmp235_reg_30689;
wire   [7:0] tmp242_fu_20987_p2;
reg   [7:0] tmp242_reg_30694;
wire   [7:0] tmp249_fu_20999_p2;
reg   [7:0] tmp249_reg_30699;
wire   [7:0] tmp256_fu_21011_p2;
reg   [7:0] tmp256_reg_30704;
wire   [7:0] tmp263_fu_21295_p2;
reg   [7:0] tmp263_reg_30709;
wire   [7:0] tmp270_fu_21307_p2;
reg   [7:0] tmp270_reg_30714;
wire   [7:0] tmp277_fu_21319_p2;
reg   [7:0] tmp277_reg_30719;
wire   [7:0] tmp284_fu_21331_p2;
reg   [7:0] tmp284_reg_30724;
wire   [7:0] tmp291_fu_21615_p2;
reg   [7:0] tmp291_reg_30729;
wire   [7:0] tmp298_fu_21627_p2;
reg   [7:0] tmp298_reg_30734;
wire   [7:0] tmp305_fu_21639_p2;
reg   [7:0] tmp305_reg_30739;
wire   [7:0] tmp312_fu_21651_p2;
reg   [7:0] tmp312_reg_30744;
wire   [7:0] tmp319_fu_21935_p2;
reg   [7:0] tmp319_reg_30749;
wire   [7:0] tmp326_fu_21947_p2;
reg   [7:0] tmp326_reg_30754;
wire   [7:0] tmp333_fu_21959_p2;
reg   [7:0] tmp333_reg_30759;
wire   [7:0] tmp340_fu_21971_p2;
reg   [7:0] tmp340_reg_30764;
wire   [7:0] tmp347_fu_22255_p2;
reg   [7:0] tmp347_reg_30769;
wire   [7:0] tmp354_fu_22267_p2;
reg   [7:0] tmp354_reg_30774;
wire   [7:0] tmp361_fu_22279_p2;
reg   [7:0] tmp361_reg_30779;
wire   [7:0] tmp368_fu_22291_p2;
reg   [7:0] tmp368_reg_30784;
wire   [7:0] tmp375_fu_22575_p2;
reg   [7:0] tmp375_reg_30789;
wire   [7:0] tmp382_fu_22587_p2;
reg   [7:0] tmp382_reg_30794;
wire   [7:0] tmp389_fu_22599_p2;
reg   [7:0] tmp389_reg_30799;
wire   [7:0] tmp396_fu_22611_p2;
reg   [7:0] tmp396_reg_30804;
wire   [7:0] tmp403_fu_22895_p2;
reg   [7:0] tmp403_reg_30809;
wire   [7:0] tmp410_fu_22907_p2;
reg   [7:0] tmp410_reg_30814;
wire   [7:0] tmp417_fu_22919_p2;
reg   [7:0] tmp417_reg_30819;
wire   [7:0] tmp424_fu_22931_p2;
reg   [7:0] tmp424_reg_30824;
wire   [7:0] tmp431_fu_23215_p2;
reg   [7:0] tmp431_reg_30829;
wire   [7:0] tmp438_fu_23227_p2;
reg   [7:0] tmp438_reg_30834;
wire   [7:0] tmp445_fu_23239_p2;
reg   [7:0] tmp445_reg_30839;
wire   [7:0] tmp452_fu_23251_p2;
reg   [7:0] tmp452_reg_30844;
wire   [7:0] tmp459_fu_23535_p2;
reg   [7:0] tmp459_reg_30849;
wire   [7:0] tmp466_fu_23547_p2;
reg   [7:0] tmp466_reg_30854;
wire   [7:0] tmp473_fu_23559_p2;
reg   [7:0] tmp473_reg_30859;
wire   [7:0] tmp480_fu_23571_p2;
reg   [7:0] tmp480_reg_30864;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [3:0] rows_buffer_0_0_red_address0;
reg    rows_buffer_0_0_red_ce0;
reg    rows_buffer_0_0_red_we0;
wire   [7:0] rows_buffer_0_0_red_q0;
reg    rows_buffer_0_0_red_ce1;
reg    rows_buffer_0_0_red_we1;
reg   [3:0] rows_buffer_0_1_red_address0;
reg    rows_buffer_0_1_red_ce0;
reg    rows_buffer_0_1_red_we0;
wire   [7:0] rows_buffer_0_1_red_q0;
reg    rows_buffer_0_1_red_ce1;
reg    rows_buffer_0_1_red_we1;
reg   [3:0] rows_buffer_0_2_red_address0;
reg    rows_buffer_0_2_red_ce0;
reg    rows_buffer_0_2_red_we0;
wire   [7:0] rows_buffer_0_2_red_q0;
reg    rows_buffer_0_2_red_ce1;
reg    rows_buffer_0_2_red_we1;
reg   [3:0] rows_buffer_0_3_red_address0;
reg    rows_buffer_0_3_red_ce0;
reg    rows_buffer_0_3_red_we0;
wire   [7:0] rows_buffer_0_3_red_q0;
reg    rows_buffer_0_3_red_ce1;
reg    rows_buffer_0_3_red_we1;
reg   [3:0] rows_buffer_0_4_red_address0;
reg    rows_buffer_0_4_red_ce0;
reg    rows_buffer_0_4_red_we0;
wire   [7:0] rows_buffer_0_4_red_q0;
reg    rows_buffer_0_4_red_ce1;
reg    rows_buffer_0_4_red_we1;
reg   [3:0] rows_buffer_0_5_red_address0;
reg    rows_buffer_0_5_red_ce0;
reg    rows_buffer_0_5_red_we0;
wire   [7:0] rows_buffer_0_5_red_q0;
reg    rows_buffer_0_5_red_ce1;
reg    rows_buffer_0_5_red_we1;
reg   [3:0] rows_buffer_0_6_red_address0;
reg    rows_buffer_0_6_red_ce0;
reg    rows_buffer_0_6_red_we0;
wire   [7:0] rows_buffer_0_6_red_q0;
reg    rows_buffer_0_6_red_ce1;
reg    rows_buffer_0_6_red_we1;
reg   [3:0] rows_buffer_0_7_red_address0;
reg    rows_buffer_0_7_red_ce0;
reg    rows_buffer_0_7_red_we0;
wire   [7:0] rows_buffer_0_7_red_q0;
reg    rows_buffer_0_7_red_ce1;
reg    rows_buffer_0_7_red_we1;
reg   [3:0] rows_buffer_0_8_red_address0;
reg    rows_buffer_0_8_red_ce0;
reg    rows_buffer_0_8_red_we0;
wire   [7:0] rows_buffer_0_8_red_q0;
reg    rows_buffer_0_8_red_ce1;
reg    rows_buffer_0_8_red_we1;
reg   [3:0] rows_buffer_0_9_red_address0;
reg    rows_buffer_0_9_red_ce0;
reg    rows_buffer_0_9_red_we0;
wire   [7:0] rows_buffer_0_9_red_q0;
reg    rows_buffer_0_9_red_ce1;
reg    rows_buffer_0_9_red_we1;
reg   [3:0] rows_buffer_0_10_red_address0;
reg    rows_buffer_0_10_red_ce0;
reg    rows_buffer_0_10_red_we0;
wire   [7:0] rows_buffer_0_10_red_q0;
reg    rows_buffer_0_10_red_ce1;
reg    rows_buffer_0_10_red_we1;
reg   [3:0] rows_buffer_0_11_red_address0;
reg    rows_buffer_0_11_red_ce0;
reg    rows_buffer_0_11_red_we0;
wire   [7:0] rows_buffer_0_11_red_q0;
reg    rows_buffer_0_11_red_ce1;
reg    rows_buffer_0_11_red_we1;
reg   [3:0] rows_buffer_0_12_red_address0;
reg    rows_buffer_0_12_red_ce0;
reg    rows_buffer_0_12_red_we0;
wire   [7:0] rows_buffer_0_12_red_q0;
reg    rows_buffer_0_12_red_ce1;
reg    rows_buffer_0_12_red_we1;
reg   [3:0] rows_buffer_0_13_red_address0;
reg    rows_buffer_0_13_red_ce0;
reg    rows_buffer_0_13_red_we0;
wire   [7:0] rows_buffer_0_13_red_q0;
reg    rows_buffer_0_13_red_ce1;
reg    rows_buffer_0_13_red_we1;
reg   [3:0] rows_buffer_0_14_red_address0;
reg    rows_buffer_0_14_red_ce0;
reg    rows_buffer_0_14_red_we0;
wire   [7:0] rows_buffer_0_14_red_q0;
reg    rows_buffer_0_14_red_ce1;
reg    rows_buffer_0_14_red_we1;
reg   [3:0] rows_buffer_0_15_red_address0;
reg    rows_buffer_0_15_red_ce0;
reg    rows_buffer_0_15_red_we0;
wire   [7:0] rows_buffer_0_15_red_q0;
reg    rows_buffer_0_15_red_ce1;
reg    rows_buffer_0_15_red_we1;
reg   [3:0] rows_buffer_1_0_red_address0;
reg    rows_buffer_1_0_red_ce0;
reg    rows_buffer_1_0_red_we0;
wire   [7:0] rows_buffer_1_0_red_q0;
reg    rows_buffer_1_0_red_ce1;
reg    rows_buffer_1_0_red_we1;
reg   [3:0] rows_buffer_1_1_red_address0;
reg    rows_buffer_1_1_red_ce0;
reg    rows_buffer_1_1_red_we0;
wire   [7:0] rows_buffer_1_1_red_q0;
reg    rows_buffer_1_1_red_ce1;
reg    rows_buffer_1_1_red_we1;
reg   [3:0] rows_buffer_1_2_red_address0;
reg    rows_buffer_1_2_red_ce0;
reg    rows_buffer_1_2_red_we0;
wire   [7:0] rows_buffer_1_2_red_q0;
reg    rows_buffer_1_2_red_ce1;
reg    rows_buffer_1_2_red_we1;
reg   [3:0] rows_buffer_1_3_red_address0;
reg    rows_buffer_1_3_red_ce0;
reg    rows_buffer_1_3_red_we0;
wire   [7:0] rows_buffer_1_3_red_q0;
reg    rows_buffer_1_3_red_ce1;
reg    rows_buffer_1_3_red_we1;
reg   [3:0] rows_buffer_1_4_red_address0;
reg    rows_buffer_1_4_red_ce0;
reg    rows_buffer_1_4_red_we0;
wire   [7:0] rows_buffer_1_4_red_q0;
reg    rows_buffer_1_4_red_ce1;
reg    rows_buffer_1_4_red_we1;
reg   [3:0] rows_buffer_1_5_red_address0;
reg    rows_buffer_1_5_red_ce0;
reg    rows_buffer_1_5_red_we0;
wire   [7:0] rows_buffer_1_5_red_q0;
reg    rows_buffer_1_5_red_ce1;
reg    rows_buffer_1_5_red_we1;
reg   [3:0] rows_buffer_1_6_red_address0;
reg    rows_buffer_1_6_red_ce0;
reg    rows_buffer_1_6_red_we0;
wire   [7:0] rows_buffer_1_6_red_q0;
reg    rows_buffer_1_6_red_ce1;
reg    rows_buffer_1_6_red_we1;
reg   [3:0] rows_buffer_1_7_red_address0;
reg    rows_buffer_1_7_red_ce0;
reg    rows_buffer_1_7_red_we0;
wire   [7:0] rows_buffer_1_7_red_q0;
reg    rows_buffer_1_7_red_ce1;
reg    rows_buffer_1_7_red_we1;
reg   [3:0] rows_buffer_1_8_red_address0;
reg    rows_buffer_1_8_red_ce0;
reg    rows_buffer_1_8_red_we0;
wire   [7:0] rows_buffer_1_8_red_q0;
reg    rows_buffer_1_8_red_ce1;
reg    rows_buffer_1_8_red_we1;
reg   [3:0] rows_buffer_1_9_red_address0;
reg    rows_buffer_1_9_red_ce0;
reg    rows_buffer_1_9_red_we0;
wire   [7:0] rows_buffer_1_9_red_q0;
reg    rows_buffer_1_9_red_ce1;
reg    rows_buffer_1_9_red_we1;
reg   [3:0] rows_buffer_1_10_red_address0;
reg    rows_buffer_1_10_red_ce0;
reg    rows_buffer_1_10_red_we0;
wire   [7:0] rows_buffer_1_10_red_q0;
reg    rows_buffer_1_10_red_ce1;
reg    rows_buffer_1_10_red_we1;
reg   [3:0] rows_buffer_1_11_red_address0;
reg    rows_buffer_1_11_red_ce0;
reg    rows_buffer_1_11_red_we0;
wire   [7:0] rows_buffer_1_11_red_q0;
reg    rows_buffer_1_11_red_ce1;
reg    rows_buffer_1_11_red_we1;
reg   [3:0] rows_buffer_1_12_red_address0;
reg    rows_buffer_1_12_red_ce0;
reg    rows_buffer_1_12_red_we0;
wire   [7:0] rows_buffer_1_12_red_q0;
reg    rows_buffer_1_12_red_ce1;
reg    rows_buffer_1_12_red_we1;
reg   [3:0] rows_buffer_1_13_red_address0;
reg    rows_buffer_1_13_red_ce0;
reg    rows_buffer_1_13_red_we0;
wire   [7:0] rows_buffer_1_13_red_q0;
reg    rows_buffer_1_13_red_ce1;
reg    rows_buffer_1_13_red_we1;
reg   [3:0] rows_buffer_1_14_red_address0;
reg    rows_buffer_1_14_red_ce0;
reg    rows_buffer_1_14_red_we0;
wire   [7:0] rows_buffer_1_14_red_q0;
reg    rows_buffer_1_14_red_ce1;
reg    rows_buffer_1_14_red_we1;
reg   [3:0] rows_buffer_1_15_red_address0;
reg    rows_buffer_1_15_red_ce0;
reg    rows_buffer_1_15_red_we0;
wire   [7:0] rows_buffer_1_15_red_q0;
reg    rows_buffer_1_15_red_ce1;
reg    rows_buffer_1_15_red_we1;
reg   [3:0] rows_buffer_2_0_red_address0;
reg    rows_buffer_2_0_red_ce0;
reg    rows_buffer_2_0_red_we0;
wire   [7:0] rows_buffer_2_0_red_q0;
reg    rows_buffer_2_0_red_ce1;
reg    rows_buffer_2_0_red_we1;
reg   [3:0] rows_buffer_2_1_red_address0;
reg    rows_buffer_2_1_red_ce0;
reg    rows_buffer_2_1_red_we0;
wire   [7:0] rows_buffer_2_1_red_q0;
reg    rows_buffer_2_1_red_ce1;
reg    rows_buffer_2_1_red_we1;
reg   [3:0] rows_buffer_2_2_red_address0;
reg    rows_buffer_2_2_red_ce0;
reg    rows_buffer_2_2_red_we0;
wire   [7:0] rows_buffer_2_2_red_q0;
reg    rows_buffer_2_2_red_ce1;
reg    rows_buffer_2_2_red_we1;
reg   [3:0] rows_buffer_2_3_red_address0;
reg    rows_buffer_2_3_red_ce0;
reg    rows_buffer_2_3_red_we0;
wire   [7:0] rows_buffer_2_3_red_q0;
reg    rows_buffer_2_3_red_ce1;
reg    rows_buffer_2_3_red_we1;
reg   [3:0] rows_buffer_2_4_red_address0;
reg    rows_buffer_2_4_red_ce0;
reg    rows_buffer_2_4_red_we0;
wire   [7:0] rows_buffer_2_4_red_q0;
reg    rows_buffer_2_4_red_ce1;
reg    rows_buffer_2_4_red_we1;
reg   [3:0] rows_buffer_2_5_red_address0;
reg    rows_buffer_2_5_red_ce0;
reg    rows_buffer_2_5_red_we0;
wire   [7:0] rows_buffer_2_5_red_q0;
reg    rows_buffer_2_5_red_ce1;
reg    rows_buffer_2_5_red_we1;
reg   [3:0] rows_buffer_2_6_red_address0;
reg    rows_buffer_2_6_red_ce0;
reg    rows_buffer_2_6_red_we0;
wire   [7:0] rows_buffer_2_6_red_q0;
reg    rows_buffer_2_6_red_ce1;
reg    rows_buffer_2_6_red_we1;
reg   [3:0] rows_buffer_2_7_red_address0;
reg    rows_buffer_2_7_red_ce0;
reg    rows_buffer_2_7_red_we0;
wire   [7:0] rows_buffer_2_7_red_q0;
reg    rows_buffer_2_7_red_ce1;
reg    rows_buffer_2_7_red_we1;
reg   [3:0] rows_buffer_2_8_red_address0;
reg    rows_buffer_2_8_red_ce0;
reg    rows_buffer_2_8_red_we0;
wire   [7:0] rows_buffer_2_8_red_q0;
reg    rows_buffer_2_8_red_ce1;
reg    rows_buffer_2_8_red_we1;
reg   [3:0] rows_buffer_2_9_red_address0;
reg    rows_buffer_2_9_red_ce0;
reg    rows_buffer_2_9_red_we0;
wire   [7:0] rows_buffer_2_9_red_q0;
reg    rows_buffer_2_9_red_ce1;
reg    rows_buffer_2_9_red_we1;
reg   [3:0] rows_buffer_2_10_red_address0;
reg    rows_buffer_2_10_red_ce0;
reg    rows_buffer_2_10_red_we0;
wire   [7:0] rows_buffer_2_10_red_q0;
reg    rows_buffer_2_10_red_ce1;
reg    rows_buffer_2_10_red_we1;
reg   [3:0] rows_buffer_2_11_red_address0;
reg    rows_buffer_2_11_red_ce0;
reg    rows_buffer_2_11_red_we0;
wire   [7:0] rows_buffer_2_11_red_q0;
reg    rows_buffer_2_11_red_ce1;
reg    rows_buffer_2_11_red_we1;
reg   [3:0] rows_buffer_2_12_red_address0;
reg    rows_buffer_2_12_red_ce0;
reg    rows_buffer_2_12_red_we0;
wire   [7:0] rows_buffer_2_12_red_q0;
reg    rows_buffer_2_12_red_ce1;
reg    rows_buffer_2_12_red_we1;
reg   [3:0] rows_buffer_2_13_red_address0;
reg    rows_buffer_2_13_red_ce0;
reg    rows_buffer_2_13_red_we0;
wire   [7:0] rows_buffer_2_13_red_q0;
reg    rows_buffer_2_13_red_ce1;
reg    rows_buffer_2_13_red_we1;
reg   [3:0] rows_buffer_2_14_red_address0;
reg    rows_buffer_2_14_red_ce0;
reg    rows_buffer_2_14_red_we0;
wire   [7:0] rows_buffer_2_14_red_q0;
reg    rows_buffer_2_14_red_ce1;
reg    rows_buffer_2_14_red_we1;
reg   [3:0] rows_buffer_2_15_red_address0;
reg    rows_buffer_2_15_red_ce0;
reg    rows_buffer_2_15_red_we0;
wire   [7:0] rows_buffer_2_15_red_q0;
reg    rows_buffer_2_15_red_ce1;
reg    rows_buffer_2_15_red_we1;
reg   [3:0] rows_buffer_0_0_green_address0;
reg    rows_buffer_0_0_green_ce0;
reg    rows_buffer_0_0_green_we0;
wire   [7:0] rows_buffer_0_0_green_q0;
reg    rows_buffer_0_0_green_ce1;
reg    rows_buffer_0_0_green_we1;
reg   [3:0] rows_buffer_0_1_green_address0;
reg    rows_buffer_0_1_green_ce0;
reg    rows_buffer_0_1_green_we0;
wire   [7:0] rows_buffer_0_1_green_q0;
reg    rows_buffer_0_1_green_ce1;
reg    rows_buffer_0_1_green_we1;
reg   [3:0] rows_buffer_0_2_green_address0;
reg    rows_buffer_0_2_green_ce0;
reg    rows_buffer_0_2_green_we0;
wire   [7:0] rows_buffer_0_2_green_q0;
reg    rows_buffer_0_2_green_ce1;
reg    rows_buffer_0_2_green_we1;
reg   [3:0] rows_buffer_0_3_green_address0;
reg    rows_buffer_0_3_green_ce0;
reg    rows_buffer_0_3_green_we0;
wire   [7:0] rows_buffer_0_3_green_q0;
reg    rows_buffer_0_3_green_ce1;
reg    rows_buffer_0_3_green_we1;
reg   [3:0] rows_buffer_0_4_green_address0;
reg    rows_buffer_0_4_green_ce0;
reg    rows_buffer_0_4_green_we0;
wire   [7:0] rows_buffer_0_4_green_q0;
reg    rows_buffer_0_4_green_ce1;
reg    rows_buffer_0_4_green_we1;
reg   [3:0] rows_buffer_0_5_green_address0;
reg    rows_buffer_0_5_green_ce0;
reg    rows_buffer_0_5_green_we0;
wire   [7:0] rows_buffer_0_5_green_q0;
reg    rows_buffer_0_5_green_ce1;
reg    rows_buffer_0_5_green_we1;
reg   [3:0] rows_buffer_0_6_green_address0;
reg    rows_buffer_0_6_green_ce0;
reg    rows_buffer_0_6_green_we0;
wire   [7:0] rows_buffer_0_6_green_q0;
reg    rows_buffer_0_6_green_ce1;
reg    rows_buffer_0_6_green_we1;
reg   [3:0] rows_buffer_0_7_green_address0;
reg    rows_buffer_0_7_green_ce0;
reg    rows_buffer_0_7_green_we0;
wire   [7:0] rows_buffer_0_7_green_q0;
reg    rows_buffer_0_7_green_ce1;
reg    rows_buffer_0_7_green_we1;
reg   [3:0] rows_buffer_0_8_green_address0;
reg    rows_buffer_0_8_green_ce0;
reg    rows_buffer_0_8_green_we0;
wire   [7:0] rows_buffer_0_8_green_q0;
reg    rows_buffer_0_8_green_ce1;
reg    rows_buffer_0_8_green_we1;
reg   [3:0] rows_buffer_0_9_green_address0;
reg    rows_buffer_0_9_green_ce0;
reg    rows_buffer_0_9_green_we0;
wire   [7:0] rows_buffer_0_9_green_q0;
reg    rows_buffer_0_9_green_ce1;
reg    rows_buffer_0_9_green_we1;
reg   [3:0] rows_buffer_0_10_green_address0;
reg    rows_buffer_0_10_green_ce0;
reg    rows_buffer_0_10_green_we0;
wire   [7:0] rows_buffer_0_10_green_q0;
reg    rows_buffer_0_10_green_ce1;
reg    rows_buffer_0_10_green_we1;
reg   [3:0] rows_buffer_0_11_green_address0;
reg    rows_buffer_0_11_green_ce0;
reg    rows_buffer_0_11_green_we0;
wire   [7:0] rows_buffer_0_11_green_q0;
reg    rows_buffer_0_11_green_ce1;
reg    rows_buffer_0_11_green_we1;
reg   [3:0] rows_buffer_0_12_green_address0;
reg    rows_buffer_0_12_green_ce0;
reg    rows_buffer_0_12_green_we0;
wire   [7:0] rows_buffer_0_12_green_q0;
reg    rows_buffer_0_12_green_ce1;
reg    rows_buffer_0_12_green_we1;
reg   [3:0] rows_buffer_0_13_green_address0;
reg    rows_buffer_0_13_green_ce0;
reg    rows_buffer_0_13_green_we0;
wire   [7:0] rows_buffer_0_13_green_q0;
reg    rows_buffer_0_13_green_ce1;
reg    rows_buffer_0_13_green_we1;
reg   [3:0] rows_buffer_0_14_green_address0;
reg    rows_buffer_0_14_green_ce0;
reg    rows_buffer_0_14_green_we0;
wire   [7:0] rows_buffer_0_14_green_q0;
reg    rows_buffer_0_14_green_ce1;
reg    rows_buffer_0_14_green_we1;
reg   [3:0] rows_buffer_0_15_green_address0;
reg    rows_buffer_0_15_green_ce0;
reg    rows_buffer_0_15_green_we0;
wire   [7:0] rows_buffer_0_15_green_q0;
reg    rows_buffer_0_15_green_ce1;
reg    rows_buffer_0_15_green_we1;
reg   [3:0] rows_buffer_1_0_green_address0;
reg    rows_buffer_1_0_green_ce0;
reg    rows_buffer_1_0_green_we0;
wire   [7:0] rows_buffer_1_0_green_q0;
reg    rows_buffer_1_0_green_ce1;
reg    rows_buffer_1_0_green_we1;
reg   [3:0] rows_buffer_1_1_green_address0;
reg    rows_buffer_1_1_green_ce0;
reg    rows_buffer_1_1_green_we0;
wire   [7:0] rows_buffer_1_1_green_q0;
reg    rows_buffer_1_1_green_ce1;
reg    rows_buffer_1_1_green_we1;
reg   [3:0] rows_buffer_1_2_green_address0;
reg    rows_buffer_1_2_green_ce0;
reg    rows_buffer_1_2_green_we0;
wire   [7:0] rows_buffer_1_2_green_q0;
reg    rows_buffer_1_2_green_ce1;
reg    rows_buffer_1_2_green_we1;
reg   [3:0] rows_buffer_1_3_green_address0;
reg    rows_buffer_1_3_green_ce0;
reg    rows_buffer_1_3_green_we0;
wire   [7:0] rows_buffer_1_3_green_q0;
reg    rows_buffer_1_3_green_ce1;
reg    rows_buffer_1_3_green_we1;
reg   [3:0] rows_buffer_1_4_green_address0;
reg    rows_buffer_1_4_green_ce0;
reg    rows_buffer_1_4_green_we0;
wire   [7:0] rows_buffer_1_4_green_q0;
reg    rows_buffer_1_4_green_ce1;
reg    rows_buffer_1_4_green_we1;
reg   [3:0] rows_buffer_1_5_green_address0;
reg    rows_buffer_1_5_green_ce0;
reg    rows_buffer_1_5_green_we0;
wire   [7:0] rows_buffer_1_5_green_q0;
reg    rows_buffer_1_5_green_ce1;
reg    rows_buffer_1_5_green_we1;
reg   [3:0] rows_buffer_1_6_green_address0;
reg    rows_buffer_1_6_green_ce0;
reg    rows_buffer_1_6_green_we0;
wire   [7:0] rows_buffer_1_6_green_q0;
reg    rows_buffer_1_6_green_ce1;
reg    rows_buffer_1_6_green_we1;
reg   [3:0] rows_buffer_1_7_green_address0;
reg    rows_buffer_1_7_green_ce0;
reg    rows_buffer_1_7_green_we0;
wire   [7:0] rows_buffer_1_7_green_q0;
reg    rows_buffer_1_7_green_ce1;
reg    rows_buffer_1_7_green_we1;
reg   [3:0] rows_buffer_1_8_green_address0;
reg    rows_buffer_1_8_green_ce0;
reg    rows_buffer_1_8_green_we0;
wire   [7:0] rows_buffer_1_8_green_q0;
reg    rows_buffer_1_8_green_ce1;
reg    rows_buffer_1_8_green_we1;
reg   [3:0] rows_buffer_1_9_green_address0;
reg    rows_buffer_1_9_green_ce0;
reg    rows_buffer_1_9_green_we0;
wire   [7:0] rows_buffer_1_9_green_q0;
reg    rows_buffer_1_9_green_ce1;
reg    rows_buffer_1_9_green_we1;
reg   [3:0] rows_buffer_1_10_green_address0;
reg    rows_buffer_1_10_green_ce0;
reg    rows_buffer_1_10_green_we0;
wire   [7:0] rows_buffer_1_10_green_q0;
reg    rows_buffer_1_10_green_ce1;
reg    rows_buffer_1_10_green_we1;
reg   [3:0] rows_buffer_1_11_green_address0;
reg    rows_buffer_1_11_green_ce0;
reg    rows_buffer_1_11_green_we0;
wire   [7:0] rows_buffer_1_11_green_q0;
reg    rows_buffer_1_11_green_ce1;
reg    rows_buffer_1_11_green_we1;
reg   [3:0] rows_buffer_1_12_green_address0;
reg    rows_buffer_1_12_green_ce0;
reg    rows_buffer_1_12_green_we0;
wire   [7:0] rows_buffer_1_12_green_q0;
reg    rows_buffer_1_12_green_ce1;
reg    rows_buffer_1_12_green_we1;
reg   [3:0] rows_buffer_1_13_green_address0;
reg    rows_buffer_1_13_green_ce0;
reg    rows_buffer_1_13_green_we0;
wire   [7:0] rows_buffer_1_13_green_q0;
reg    rows_buffer_1_13_green_ce1;
reg    rows_buffer_1_13_green_we1;
reg   [3:0] rows_buffer_1_14_green_address0;
reg    rows_buffer_1_14_green_ce0;
reg    rows_buffer_1_14_green_we0;
wire   [7:0] rows_buffer_1_14_green_q0;
reg    rows_buffer_1_14_green_ce1;
reg    rows_buffer_1_14_green_we1;
reg   [3:0] rows_buffer_1_15_green_address0;
reg    rows_buffer_1_15_green_ce0;
reg    rows_buffer_1_15_green_we0;
wire   [7:0] rows_buffer_1_15_green_q0;
reg    rows_buffer_1_15_green_ce1;
reg    rows_buffer_1_15_green_we1;
reg   [3:0] rows_buffer_2_0_green_address0;
reg    rows_buffer_2_0_green_ce0;
reg    rows_buffer_2_0_green_we0;
wire   [7:0] rows_buffer_2_0_green_q0;
reg    rows_buffer_2_0_green_ce1;
reg    rows_buffer_2_0_green_we1;
reg   [3:0] rows_buffer_2_1_green_address0;
reg    rows_buffer_2_1_green_ce0;
reg    rows_buffer_2_1_green_we0;
wire   [7:0] rows_buffer_2_1_green_q0;
reg    rows_buffer_2_1_green_ce1;
reg    rows_buffer_2_1_green_we1;
reg   [3:0] rows_buffer_2_2_green_address0;
reg    rows_buffer_2_2_green_ce0;
reg    rows_buffer_2_2_green_we0;
wire   [7:0] rows_buffer_2_2_green_q0;
reg    rows_buffer_2_2_green_ce1;
reg    rows_buffer_2_2_green_we1;
reg   [3:0] rows_buffer_2_3_green_address0;
reg    rows_buffer_2_3_green_ce0;
reg    rows_buffer_2_3_green_we0;
wire   [7:0] rows_buffer_2_3_green_q0;
reg    rows_buffer_2_3_green_ce1;
reg    rows_buffer_2_3_green_we1;
reg   [3:0] rows_buffer_2_4_green_address0;
reg    rows_buffer_2_4_green_ce0;
reg    rows_buffer_2_4_green_we0;
wire   [7:0] rows_buffer_2_4_green_q0;
reg    rows_buffer_2_4_green_ce1;
reg    rows_buffer_2_4_green_we1;
reg   [3:0] rows_buffer_2_5_green_address0;
reg    rows_buffer_2_5_green_ce0;
reg    rows_buffer_2_5_green_we0;
wire   [7:0] rows_buffer_2_5_green_q0;
reg    rows_buffer_2_5_green_ce1;
reg    rows_buffer_2_5_green_we1;
reg   [3:0] rows_buffer_2_6_green_address0;
reg    rows_buffer_2_6_green_ce0;
reg    rows_buffer_2_6_green_we0;
wire   [7:0] rows_buffer_2_6_green_q0;
reg    rows_buffer_2_6_green_ce1;
reg    rows_buffer_2_6_green_we1;
reg   [3:0] rows_buffer_2_7_green_address0;
reg    rows_buffer_2_7_green_ce0;
reg    rows_buffer_2_7_green_we0;
wire   [7:0] rows_buffer_2_7_green_q0;
reg    rows_buffer_2_7_green_ce1;
reg    rows_buffer_2_7_green_we1;
reg   [3:0] rows_buffer_2_8_green_address0;
reg    rows_buffer_2_8_green_ce0;
reg    rows_buffer_2_8_green_we0;
wire   [7:0] rows_buffer_2_8_green_q0;
reg    rows_buffer_2_8_green_ce1;
reg    rows_buffer_2_8_green_we1;
reg   [3:0] rows_buffer_2_9_green_address0;
reg    rows_buffer_2_9_green_ce0;
reg    rows_buffer_2_9_green_we0;
wire   [7:0] rows_buffer_2_9_green_q0;
reg    rows_buffer_2_9_green_ce1;
reg    rows_buffer_2_9_green_we1;
reg   [3:0] rows_buffer_2_10_green_address0;
reg    rows_buffer_2_10_green_ce0;
reg    rows_buffer_2_10_green_we0;
wire   [7:0] rows_buffer_2_10_green_q0;
reg    rows_buffer_2_10_green_ce1;
reg    rows_buffer_2_10_green_we1;
reg   [3:0] rows_buffer_2_11_green_address0;
reg    rows_buffer_2_11_green_ce0;
reg    rows_buffer_2_11_green_we0;
wire   [7:0] rows_buffer_2_11_green_q0;
reg    rows_buffer_2_11_green_ce1;
reg    rows_buffer_2_11_green_we1;
reg   [3:0] rows_buffer_2_12_green_address0;
reg    rows_buffer_2_12_green_ce0;
reg    rows_buffer_2_12_green_we0;
wire   [7:0] rows_buffer_2_12_green_q0;
reg    rows_buffer_2_12_green_ce1;
reg    rows_buffer_2_12_green_we1;
reg   [3:0] rows_buffer_2_13_green_address0;
reg    rows_buffer_2_13_green_ce0;
reg    rows_buffer_2_13_green_we0;
wire   [7:0] rows_buffer_2_13_green_q0;
reg    rows_buffer_2_13_green_ce1;
reg    rows_buffer_2_13_green_we1;
reg   [3:0] rows_buffer_2_14_green_address0;
reg    rows_buffer_2_14_green_ce0;
reg    rows_buffer_2_14_green_we0;
wire   [7:0] rows_buffer_2_14_green_q0;
reg    rows_buffer_2_14_green_ce1;
reg    rows_buffer_2_14_green_we1;
reg   [3:0] rows_buffer_2_15_green_address0;
reg    rows_buffer_2_15_green_ce0;
reg    rows_buffer_2_15_green_we0;
wire   [7:0] rows_buffer_2_15_green_q0;
reg    rows_buffer_2_15_green_ce1;
reg    rows_buffer_2_15_green_we1;
reg   [3:0] rows_buffer_0_0_blue_address0;
reg    rows_buffer_0_0_blue_ce0;
reg    rows_buffer_0_0_blue_we0;
wire   [7:0] rows_buffer_0_0_blue_q0;
reg    rows_buffer_0_0_blue_ce1;
reg    rows_buffer_0_0_blue_we1;
reg   [3:0] rows_buffer_0_1_blue_address0;
reg    rows_buffer_0_1_blue_ce0;
reg    rows_buffer_0_1_blue_we0;
wire   [7:0] rows_buffer_0_1_blue_q0;
reg    rows_buffer_0_1_blue_ce1;
reg    rows_buffer_0_1_blue_we1;
reg   [3:0] rows_buffer_0_2_blue_address0;
reg    rows_buffer_0_2_blue_ce0;
reg    rows_buffer_0_2_blue_we0;
wire   [7:0] rows_buffer_0_2_blue_q0;
reg    rows_buffer_0_2_blue_ce1;
reg    rows_buffer_0_2_blue_we1;
reg   [3:0] rows_buffer_0_3_blue_address0;
reg    rows_buffer_0_3_blue_ce0;
reg    rows_buffer_0_3_blue_we0;
wire   [7:0] rows_buffer_0_3_blue_q0;
reg    rows_buffer_0_3_blue_ce1;
reg    rows_buffer_0_3_blue_we1;
reg   [3:0] rows_buffer_0_4_blue_address0;
reg    rows_buffer_0_4_blue_ce0;
reg    rows_buffer_0_4_blue_we0;
wire   [7:0] rows_buffer_0_4_blue_q0;
reg    rows_buffer_0_4_blue_ce1;
reg    rows_buffer_0_4_blue_we1;
reg   [3:0] rows_buffer_0_5_blue_address0;
reg    rows_buffer_0_5_blue_ce0;
reg    rows_buffer_0_5_blue_we0;
wire   [7:0] rows_buffer_0_5_blue_q0;
reg    rows_buffer_0_5_blue_ce1;
reg    rows_buffer_0_5_blue_we1;
reg   [3:0] rows_buffer_0_6_blue_address0;
reg    rows_buffer_0_6_blue_ce0;
reg    rows_buffer_0_6_blue_we0;
wire   [7:0] rows_buffer_0_6_blue_q0;
reg    rows_buffer_0_6_blue_ce1;
reg    rows_buffer_0_6_blue_we1;
reg   [3:0] rows_buffer_0_7_blue_address0;
reg    rows_buffer_0_7_blue_ce0;
reg    rows_buffer_0_7_blue_we0;
wire   [7:0] rows_buffer_0_7_blue_q0;
reg    rows_buffer_0_7_blue_ce1;
reg    rows_buffer_0_7_blue_we1;
reg   [3:0] rows_buffer_0_8_blue_address0;
reg    rows_buffer_0_8_blue_ce0;
reg    rows_buffer_0_8_blue_we0;
wire   [7:0] rows_buffer_0_8_blue_q0;
reg    rows_buffer_0_8_blue_ce1;
reg    rows_buffer_0_8_blue_we1;
reg   [3:0] rows_buffer_0_9_blue_address0;
reg    rows_buffer_0_9_blue_ce0;
reg    rows_buffer_0_9_blue_we0;
wire   [7:0] rows_buffer_0_9_blue_q0;
reg    rows_buffer_0_9_blue_ce1;
reg    rows_buffer_0_9_blue_we1;
reg   [3:0] rows_buffer_0_10_blue_address0;
reg    rows_buffer_0_10_blue_ce0;
reg    rows_buffer_0_10_blue_we0;
wire   [7:0] rows_buffer_0_10_blue_q0;
reg    rows_buffer_0_10_blue_ce1;
reg    rows_buffer_0_10_blue_we1;
reg   [3:0] rows_buffer_0_11_blue_address0;
reg    rows_buffer_0_11_blue_ce0;
reg    rows_buffer_0_11_blue_we0;
wire   [7:0] rows_buffer_0_11_blue_q0;
reg    rows_buffer_0_11_blue_ce1;
reg    rows_buffer_0_11_blue_we1;
reg   [3:0] rows_buffer_0_12_blue_address0;
reg    rows_buffer_0_12_blue_ce0;
reg    rows_buffer_0_12_blue_we0;
wire   [7:0] rows_buffer_0_12_blue_q0;
reg    rows_buffer_0_12_blue_ce1;
reg    rows_buffer_0_12_blue_we1;
reg   [3:0] rows_buffer_0_13_blue_address0;
reg    rows_buffer_0_13_blue_ce0;
reg    rows_buffer_0_13_blue_we0;
wire   [7:0] rows_buffer_0_13_blue_q0;
reg    rows_buffer_0_13_blue_ce1;
reg    rows_buffer_0_13_blue_we1;
reg   [3:0] rows_buffer_0_14_blue_address0;
reg    rows_buffer_0_14_blue_ce0;
reg    rows_buffer_0_14_blue_we0;
wire   [7:0] rows_buffer_0_14_blue_q0;
reg    rows_buffer_0_14_blue_ce1;
reg    rows_buffer_0_14_blue_we1;
reg   [3:0] rows_buffer_0_15_blue_address0;
reg    rows_buffer_0_15_blue_ce0;
reg    rows_buffer_0_15_blue_we0;
wire   [7:0] rows_buffer_0_15_blue_q0;
reg    rows_buffer_0_15_blue_ce1;
reg    rows_buffer_0_15_blue_we1;
reg   [3:0] rows_buffer_1_0_blue_address0;
reg    rows_buffer_1_0_blue_ce0;
reg    rows_buffer_1_0_blue_we0;
wire   [7:0] rows_buffer_1_0_blue_q0;
reg    rows_buffer_1_0_blue_ce1;
reg    rows_buffer_1_0_blue_we1;
reg   [3:0] rows_buffer_1_1_blue_address0;
reg    rows_buffer_1_1_blue_ce0;
reg    rows_buffer_1_1_blue_we0;
wire   [7:0] rows_buffer_1_1_blue_q0;
reg    rows_buffer_1_1_blue_ce1;
reg    rows_buffer_1_1_blue_we1;
reg   [3:0] rows_buffer_1_2_blue_address0;
reg    rows_buffer_1_2_blue_ce0;
reg    rows_buffer_1_2_blue_we0;
wire   [7:0] rows_buffer_1_2_blue_q0;
reg    rows_buffer_1_2_blue_ce1;
reg    rows_buffer_1_2_blue_we1;
reg   [3:0] rows_buffer_1_3_blue_address0;
reg    rows_buffer_1_3_blue_ce0;
reg    rows_buffer_1_3_blue_we0;
wire   [7:0] rows_buffer_1_3_blue_q0;
reg    rows_buffer_1_3_blue_ce1;
reg    rows_buffer_1_3_blue_we1;
reg   [3:0] rows_buffer_1_4_blue_address0;
reg    rows_buffer_1_4_blue_ce0;
reg    rows_buffer_1_4_blue_we0;
wire   [7:0] rows_buffer_1_4_blue_q0;
reg    rows_buffer_1_4_blue_ce1;
reg    rows_buffer_1_4_blue_we1;
reg   [3:0] rows_buffer_1_5_blue_address0;
reg    rows_buffer_1_5_blue_ce0;
reg    rows_buffer_1_5_blue_we0;
wire   [7:0] rows_buffer_1_5_blue_q0;
reg    rows_buffer_1_5_blue_ce1;
reg    rows_buffer_1_5_blue_we1;
reg   [3:0] rows_buffer_1_6_blue_address0;
reg    rows_buffer_1_6_blue_ce0;
reg    rows_buffer_1_6_blue_we0;
wire   [7:0] rows_buffer_1_6_blue_q0;
reg    rows_buffer_1_6_blue_ce1;
reg    rows_buffer_1_6_blue_we1;
reg   [3:0] rows_buffer_1_7_blue_address0;
reg    rows_buffer_1_7_blue_ce0;
reg    rows_buffer_1_7_blue_we0;
wire   [7:0] rows_buffer_1_7_blue_q0;
reg    rows_buffer_1_7_blue_ce1;
reg    rows_buffer_1_7_blue_we1;
reg   [3:0] rows_buffer_1_8_blue_address0;
reg    rows_buffer_1_8_blue_ce0;
reg    rows_buffer_1_8_blue_we0;
wire   [7:0] rows_buffer_1_8_blue_q0;
reg    rows_buffer_1_8_blue_ce1;
reg    rows_buffer_1_8_blue_we1;
reg   [3:0] rows_buffer_1_9_blue_address0;
reg    rows_buffer_1_9_blue_ce0;
reg    rows_buffer_1_9_blue_we0;
wire   [7:0] rows_buffer_1_9_blue_q0;
reg    rows_buffer_1_9_blue_ce1;
reg    rows_buffer_1_9_blue_we1;
reg   [3:0] rows_buffer_1_10_blue_address0;
reg    rows_buffer_1_10_blue_ce0;
reg    rows_buffer_1_10_blue_we0;
wire   [7:0] rows_buffer_1_10_blue_q0;
reg    rows_buffer_1_10_blue_ce1;
reg    rows_buffer_1_10_blue_we1;
reg   [3:0] rows_buffer_1_11_blue_address0;
reg    rows_buffer_1_11_blue_ce0;
reg    rows_buffer_1_11_blue_we0;
wire   [7:0] rows_buffer_1_11_blue_q0;
reg    rows_buffer_1_11_blue_ce1;
reg    rows_buffer_1_11_blue_we1;
reg   [3:0] rows_buffer_1_12_blue_address0;
reg    rows_buffer_1_12_blue_ce0;
reg    rows_buffer_1_12_blue_we0;
wire   [7:0] rows_buffer_1_12_blue_q0;
reg    rows_buffer_1_12_blue_ce1;
reg    rows_buffer_1_12_blue_we1;
reg   [3:0] rows_buffer_1_13_blue_address0;
reg    rows_buffer_1_13_blue_ce0;
reg    rows_buffer_1_13_blue_we0;
wire   [7:0] rows_buffer_1_13_blue_q0;
reg    rows_buffer_1_13_blue_ce1;
reg    rows_buffer_1_13_blue_we1;
reg   [3:0] rows_buffer_1_14_blue_address0;
reg    rows_buffer_1_14_blue_ce0;
reg    rows_buffer_1_14_blue_we0;
wire   [7:0] rows_buffer_1_14_blue_q0;
reg    rows_buffer_1_14_blue_ce1;
reg    rows_buffer_1_14_blue_we1;
reg   [3:0] rows_buffer_1_15_blue_address0;
reg    rows_buffer_1_15_blue_ce0;
reg    rows_buffer_1_15_blue_we0;
wire   [7:0] rows_buffer_1_15_blue_q0;
reg    rows_buffer_1_15_blue_ce1;
reg    rows_buffer_1_15_blue_we1;
reg   [3:0] rows_buffer_2_0_blue_address0;
reg    rows_buffer_2_0_blue_ce0;
reg    rows_buffer_2_0_blue_we0;
wire   [7:0] rows_buffer_2_0_blue_q0;
reg    rows_buffer_2_0_blue_ce1;
reg    rows_buffer_2_0_blue_we1;
reg   [3:0] rows_buffer_2_1_blue_address0;
reg    rows_buffer_2_1_blue_ce0;
reg    rows_buffer_2_1_blue_we0;
wire   [7:0] rows_buffer_2_1_blue_q0;
reg    rows_buffer_2_1_blue_ce1;
reg    rows_buffer_2_1_blue_we1;
reg   [3:0] rows_buffer_2_2_blue_address0;
reg    rows_buffer_2_2_blue_ce0;
reg    rows_buffer_2_2_blue_we0;
wire   [7:0] rows_buffer_2_2_blue_q0;
reg    rows_buffer_2_2_blue_ce1;
reg    rows_buffer_2_2_blue_we1;
reg   [3:0] rows_buffer_2_3_blue_address0;
reg    rows_buffer_2_3_blue_ce0;
reg    rows_buffer_2_3_blue_we0;
wire   [7:0] rows_buffer_2_3_blue_q0;
reg    rows_buffer_2_3_blue_ce1;
reg    rows_buffer_2_3_blue_we1;
reg   [3:0] rows_buffer_2_4_blue_address0;
reg    rows_buffer_2_4_blue_ce0;
reg    rows_buffer_2_4_blue_we0;
wire   [7:0] rows_buffer_2_4_blue_q0;
reg    rows_buffer_2_4_blue_ce1;
reg    rows_buffer_2_4_blue_we1;
reg   [3:0] rows_buffer_2_5_blue_address0;
reg    rows_buffer_2_5_blue_ce0;
reg    rows_buffer_2_5_blue_we0;
wire   [7:0] rows_buffer_2_5_blue_q0;
reg    rows_buffer_2_5_blue_ce1;
reg    rows_buffer_2_5_blue_we1;
reg   [3:0] rows_buffer_2_6_blue_address0;
reg    rows_buffer_2_6_blue_ce0;
reg    rows_buffer_2_6_blue_we0;
wire   [7:0] rows_buffer_2_6_blue_q0;
reg    rows_buffer_2_6_blue_ce1;
reg    rows_buffer_2_6_blue_we1;
reg   [3:0] rows_buffer_2_7_blue_address0;
reg    rows_buffer_2_7_blue_ce0;
reg    rows_buffer_2_7_blue_we0;
wire   [7:0] rows_buffer_2_7_blue_q0;
reg    rows_buffer_2_7_blue_ce1;
reg    rows_buffer_2_7_blue_we1;
reg   [3:0] rows_buffer_2_8_blue_address0;
reg    rows_buffer_2_8_blue_ce0;
reg    rows_buffer_2_8_blue_we0;
wire   [7:0] rows_buffer_2_8_blue_q0;
reg    rows_buffer_2_8_blue_ce1;
reg    rows_buffer_2_8_blue_we1;
reg   [3:0] rows_buffer_2_9_blue_address0;
reg    rows_buffer_2_9_blue_ce0;
reg    rows_buffer_2_9_blue_we0;
wire   [7:0] rows_buffer_2_9_blue_q0;
reg    rows_buffer_2_9_blue_ce1;
reg    rows_buffer_2_9_blue_we1;
reg   [3:0] rows_buffer_2_10_blue_address0;
reg    rows_buffer_2_10_blue_ce0;
reg    rows_buffer_2_10_blue_we0;
wire   [7:0] rows_buffer_2_10_blue_q0;
reg    rows_buffer_2_10_blue_ce1;
reg    rows_buffer_2_10_blue_we1;
reg   [3:0] rows_buffer_2_11_blue_address0;
reg    rows_buffer_2_11_blue_ce0;
reg    rows_buffer_2_11_blue_we0;
wire   [7:0] rows_buffer_2_11_blue_q0;
reg    rows_buffer_2_11_blue_ce1;
reg    rows_buffer_2_11_blue_we1;
reg   [3:0] rows_buffer_2_12_blue_address0;
reg    rows_buffer_2_12_blue_ce0;
reg    rows_buffer_2_12_blue_we0;
wire   [7:0] rows_buffer_2_12_blue_q0;
reg    rows_buffer_2_12_blue_ce1;
reg    rows_buffer_2_12_blue_we1;
reg   [3:0] rows_buffer_2_13_blue_address0;
reg    rows_buffer_2_13_blue_ce0;
reg    rows_buffer_2_13_blue_we0;
wire   [7:0] rows_buffer_2_13_blue_q0;
reg    rows_buffer_2_13_blue_ce1;
reg    rows_buffer_2_13_blue_we1;
reg   [3:0] rows_buffer_2_14_blue_address0;
reg    rows_buffer_2_14_blue_ce0;
reg    rows_buffer_2_14_blue_we0;
wire   [7:0] rows_buffer_2_14_blue_q0;
reg    rows_buffer_2_14_blue_ce1;
reg    rows_buffer_2_14_blue_we1;
reg   [3:0] rows_buffer_2_15_blue_address0;
reg    rows_buffer_2_15_blue_ce0;
reg    rows_buffer_2_15_blue_we0;
wire   [7:0] rows_buffer_2_15_blue_q0;
reg    rows_buffer_2_15_blue_ce1;
reg    rows_buffer_2_15_blue_we1;
reg   [3:0] rows_buffer_0_0_alpha_address0;
reg    rows_buffer_0_0_alpha_ce0;
reg    rows_buffer_0_0_alpha_we0;
wire   [7:0] rows_buffer_0_0_alpha_q0;
reg    rows_buffer_0_0_alpha_ce1;
reg    rows_buffer_0_0_alpha_we1;
reg   [3:0] rows_buffer_0_1_alpha_address0;
reg    rows_buffer_0_1_alpha_ce0;
reg    rows_buffer_0_1_alpha_we0;
wire   [7:0] rows_buffer_0_1_alpha_q0;
reg    rows_buffer_0_1_alpha_ce1;
reg    rows_buffer_0_1_alpha_we1;
reg   [3:0] rows_buffer_0_2_alpha_address0;
reg    rows_buffer_0_2_alpha_ce0;
reg    rows_buffer_0_2_alpha_we0;
wire   [7:0] rows_buffer_0_2_alpha_q0;
reg    rows_buffer_0_2_alpha_ce1;
reg    rows_buffer_0_2_alpha_we1;
reg   [3:0] rows_buffer_0_3_alpha_address0;
reg    rows_buffer_0_3_alpha_ce0;
reg    rows_buffer_0_3_alpha_we0;
wire   [7:0] rows_buffer_0_3_alpha_q0;
reg    rows_buffer_0_3_alpha_ce1;
reg    rows_buffer_0_3_alpha_we1;
reg   [3:0] rows_buffer_0_4_alpha_address0;
reg    rows_buffer_0_4_alpha_ce0;
reg    rows_buffer_0_4_alpha_we0;
wire   [7:0] rows_buffer_0_4_alpha_q0;
reg    rows_buffer_0_4_alpha_ce1;
reg    rows_buffer_0_4_alpha_we1;
reg   [3:0] rows_buffer_0_5_alpha_address0;
reg    rows_buffer_0_5_alpha_ce0;
reg    rows_buffer_0_5_alpha_we0;
wire   [7:0] rows_buffer_0_5_alpha_q0;
reg    rows_buffer_0_5_alpha_ce1;
reg    rows_buffer_0_5_alpha_we1;
reg   [3:0] rows_buffer_0_6_alpha_address0;
reg    rows_buffer_0_6_alpha_ce0;
reg    rows_buffer_0_6_alpha_we0;
wire   [7:0] rows_buffer_0_6_alpha_q0;
reg    rows_buffer_0_6_alpha_ce1;
reg    rows_buffer_0_6_alpha_we1;
reg   [3:0] rows_buffer_0_7_alpha_address0;
reg    rows_buffer_0_7_alpha_ce0;
reg    rows_buffer_0_7_alpha_we0;
wire   [7:0] rows_buffer_0_7_alpha_q0;
reg    rows_buffer_0_7_alpha_ce1;
reg    rows_buffer_0_7_alpha_we1;
reg   [3:0] rows_buffer_0_8_alpha_address0;
reg    rows_buffer_0_8_alpha_ce0;
reg    rows_buffer_0_8_alpha_we0;
wire   [7:0] rows_buffer_0_8_alpha_q0;
reg    rows_buffer_0_8_alpha_ce1;
reg    rows_buffer_0_8_alpha_we1;
reg   [3:0] rows_buffer_0_9_alpha_address0;
reg    rows_buffer_0_9_alpha_ce0;
reg    rows_buffer_0_9_alpha_we0;
wire   [7:0] rows_buffer_0_9_alpha_q0;
reg    rows_buffer_0_9_alpha_ce1;
reg    rows_buffer_0_9_alpha_we1;
reg   [3:0] rows_buffer_0_10_alpha_address0;
reg    rows_buffer_0_10_alpha_ce0;
reg    rows_buffer_0_10_alpha_we0;
wire   [7:0] rows_buffer_0_10_alpha_q0;
reg    rows_buffer_0_10_alpha_ce1;
reg    rows_buffer_0_10_alpha_we1;
reg   [3:0] rows_buffer_0_11_alpha_address0;
reg    rows_buffer_0_11_alpha_ce0;
reg    rows_buffer_0_11_alpha_we0;
wire   [7:0] rows_buffer_0_11_alpha_q0;
reg    rows_buffer_0_11_alpha_ce1;
reg    rows_buffer_0_11_alpha_we1;
reg   [3:0] rows_buffer_0_12_alpha_address0;
reg    rows_buffer_0_12_alpha_ce0;
reg    rows_buffer_0_12_alpha_we0;
wire   [7:0] rows_buffer_0_12_alpha_q0;
reg    rows_buffer_0_12_alpha_ce1;
reg    rows_buffer_0_12_alpha_we1;
reg   [3:0] rows_buffer_0_13_alpha_address0;
reg    rows_buffer_0_13_alpha_ce0;
reg    rows_buffer_0_13_alpha_we0;
wire   [7:0] rows_buffer_0_13_alpha_q0;
reg    rows_buffer_0_13_alpha_ce1;
reg    rows_buffer_0_13_alpha_we1;
reg   [3:0] rows_buffer_0_14_alpha_address0;
reg    rows_buffer_0_14_alpha_ce0;
reg    rows_buffer_0_14_alpha_we0;
wire   [7:0] rows_buffer_0_14_alpha_q0;
reg    rows_buffer_0_14_alpha_ce1;
reg    rows_buffer_0_14_alpha_we1;
reg   [3:0] rows_buffer_0_15_alpha_address0;
reg    rows_buffer_0_15_alpha_ce0;
reg    rows_buffer_0_15_alpha_we0;
wire   [7:0] rows_buffer_0_15_alpha_q0;
reg    rows_buffer_0_15_alpha_ce1;
reg    rows_buffer_0_15_alpha_we1;
reg   [3:0] rows_buffer_1_0_alpha_address0;
reg    rows_buffer_1_0_alpha_ce0;
reg    rows_buffer_1_0_alpha_we0;
wire   [7:0] rows_buffer_1_0_alpha_q0;
reg    rows_buffer_1_0_alpha_ce1;
reg    rows_buffer_1_0_alpha_we1;
reg   [3:0] rows_buffer_1_1_alpha_address0;
reg    rows_buffer_1_1_alpha_ce0;
reg    rows_buffer_1_1_alpha_we0;
wire   [7:0] rows_buffer_1_1_alpha_q0;
reg    rows_buffer_1_1_alpha_ce1;
reg    rows_buffer_1_1_alpha_we1;
reg   [3:0] rows_buffer_1_2_alpha_address0;
reg    rows_buffer_1_2_alpha_ce0;
reg    rows_buffer_1_2_alpha_we0;
wire   [7:0] rows_buffer_1_2_alpha_q0;
reg    rows_buffer_1_2_alpha_ce1;
reg    rows_buffer_1_2_alpha_we1;
reg   [3:0] rows_buffer_1_3_alpha_address0;
reg    rows_buffer_1_3_alpha_ce0;
reg    rows_buffer_1_3_alpha_we0;
wire   [7:0] rows_buffer_1_3_alpha_q0;
reg    rows_buffer_1_3_alpha_ce1;
reg    rows_buffer_1_3_alpha_we1;
reg   [3:0] rows_buffer_1_4_alpha_address0;
reg    rows_buffer_1_4_alpha_ce0;
reg    rows_buffer_1_4_alpha_we0;
wire   [7:0] rows_buffer_1_4_alpha_q0;
reg    rows_buffer_1_4_alpha_ce1;
reg    rows_buffer_1_4_alpha_we1;
reg   [3:0] rows_buffer_1_5_alpha_address0;
reg    rows_buffer_1_5_alpha_ce0;
reg    rows_buffer_1_5_alpha_we0;
wire   [7:0] rows_buffer_1_5_alpha_q0;
reg    rows_buffer_1_5_alpha_ce1;
reg    rows_buffer_1_5_alpha_we1;
reg   [3:0] rows_buffer_1_6_alpha_address0;
reg    rows_buffer_1_6_alpha_ce0;
reg    rows_buffer_1_6_alpha_we0;
wire   [7:0] rows_buffer_1_6_alpha_q0;
reg    rows_buffer_1_6_alpha_ce1;
reg    rows_buffer_1_6_alpha_we1;
reg   [3:0] rows_buffer_1_7_alpha_address0;
reg    rows_buffer_1_7_alpha_ce0;
reg    rows_buffer_1_7_alpha_we0;
wire   [7:0] rows_buffer_1_7_alpha_q0;
reg    rows_buffer_1_7_alpha_ce1;
reg    rows_buffer_1_7_alpha_we1;
reg   [3:0] rows_buffer_1_8_alpha_address0;
reg    rows_buffer_1_8_alpha_ce0;
reg    rows_buffer_1_8_alpha_we0;
wire   [7:0] rows_buffer_1_8_alpha_q0;
reg    rows_buffer_1_8_alpha_ce1;
reg    rows_buffer_1_8_alpha_we1;
reg   [3:0] rows_buffer_1_9_alpha_address0;
reg    rows_buffer_1_9_alpha_ce0;
reg    rows_buffer_1_9_alpha_we0;
wire   [7:0] rows_buffer_1_9_alpha_q0;
reg    rows_buffer_1_9_alpha_ce1;
reg    rows_buffer_1_9_alpha_we1;
reg   [3:0] rows_buffer_1_10_alpha_address0;
reg    rows_buffer_1_10_alpha_ce0;
reg    rows_buffer_1_10_alpha_we0;
wire   [7:0] rows_buffer_1_10_alpha_q0;
reg    rows_buffer_1_10_alpha_ce1;
reg    rows_buffer_1_10_alpha_we1;
reg   [3:0] rows_buffer_1_11_alpha_address0;
reg    rows_buffer_1_11_alpha_ce0;
reg    rows_buffer_1_11_alpha_we0;
wire   [7:0] rows_buffer_1_11_alpha_q0;
reg    rows_buffer_1_11_alpha_ce1;
reg    rows_buffer_1_11_alpha_we1;
reg   [3:0] rows_buffer_1_12_alpha_address0;
reg    rows_buffer_1_12_alpha_ce0;
reg    rows_buffer_1_12_alpha_we0;
wire   [7:0] rows_buffer_1_12_alpha_q0;
reg    rows_buffer_1_12_alpha_ce1;
reg    rows_buffer_1_12_alpha_we1;
reg   [3:0] rows_buffer_1_13_alpha_address0;
reg    rows_buffer_1_13_alpha_ce0;
reg    rows_buffer_1_13_alpha_we0;
wire   [7:0] rows_buffer_1_13_alpha_q0;
reg    rows_buffer_1_13_alpha_ce1;
reg    rows_buffer_1_13_alpha_we1;
reg   [3:0] rows_buffer_1_14_alpha_address0;
reg    rows_buffer_1_14_alpha_ce0;
reg    rows_buffer_1_14_alpha_we0;
wire   [7:0] rows_buffer_1_14_alpha_q0;
reg    rows_buffer_1_14_alpha_ce1;
reg    rows_buffer_1_14_alpha_we1;
reg   [3:0] rows_buffer_1_15_alpha_address0;
reg    rows_buffer_1_15_alpha_ce0;
reg    rows_buffer_1_15_alpha_we0;
wire   [7:0] rows_buffer_1_15_alpha_q0;
reg    rows_buffer_1_15_alpha_ce1;
reg    rows_buffer_1_15_alpha_we1;
reg   [3:0] rows_buffer_2_0_alpha_address0;
reg    rows_buffer_2_0_alpha_ce0;
reg    rows_buffer_2_0_alpha_we0;
wire   [7:0] rows_buffer_2_0_alpha_q0;
reg    rows_buffer_2_0_alpha_ce1;
reg    rows_buffer_2_0_alpha_we1;
reg   [3:0] rows_buffer_2_1_alpha_address0;
reg    rows_buffer_2_1_alpha_ce0;
reg    rows_buffer_2_1_alpha_we0;
wire   [7:0] rows_buffer_2_1_alpha_q0;
reg    rows_buffer_2_1_alpha_ce1;
reg    rows_buffer_2_1_alpha_we1;
reg   [3:0] rows_buffer_2_2_alpha_address0;
reg    rows_buffer_2_2_alpha_ce0;
reg    rows_buffer_2_2_alpha_we0;
wire   [7:0] rows_buffer_2_2_alpha_q0;
reg    rows_buffer_2_2_alpha_ce1;
reg    rows_buffer_2_2_alpha_we1;
reg   [3:0] rows_buffer_2_3_alpha_address0;
reg    rows_buffer_2_3_alpha_ce0;
reg    rows_buffer_2_3_alpha_we0;
wire   [7:0] rows_buffer_2_3_alpha_q0;
reg    rows_buffer_2_3_alpha_ce1;
reg    rows_buffer_2_3_alpha_we1;
reg   [3:0] rows_buffer_2_4_alpha_address0;
reg    rows_buffer_2_4_alpha_ce0;
reg    rows_buffer_2_4_alpha_we0;
wire   [7:0] rows_buffer_2_4_alpha_q0;
reg    rows_buffer_2_4_alpha_ce1;
reg    rows_buffer_2_4_alpha_we1;
reg   [3:0] rows_buffer_2_5_alpha_address0;
reg    rows_buffer_2_5_alpha_ce0;
reg    rows_buffer_2_5_alpha_we0;
wire   [7:0] rows_buffer_2_5_alpha_q0;
reg    rows_buffer_2_5_alpha_ce1;
reg    rows_buffer_2_5_alpha_we1;
reg   [3:0] rows_buffer_2_6_alpha_address0;
reg    rows_buffer_2_6_alpha_ce0;
reg    rows_buffer_2_6_alpha_we0;
wire   [7:0] rows_buffer_2_6_alpha_q0;
reg    rows_buffer_2_6_alpha_ce1;
reg    rows_buffer_2_6_alpha_we1;
reg   [3:0] rows_buffer_2_7_alpha_address0;
reg    rows_buffer_2_7_alpha_ce0;
reg    rows_buffer_2_7_alpha_we0;
wire   [7:0] rows_buffer_2_7_alpha_q0;
reg    rows_buffer_2_7_alpha_ce1;
reg    rows_buffer_2_7_alpha_we1;
reg   [3:0] rows_buffer_2_8_alpha_address0;
reg    rows_buffer_2_8_alpha_ce0;
reg    rows_buffer_2_8_alpha_we0;
wire   [7:0] rows_buffer_2_8_alpha_q0;
reg    rows_buffer_2_8_alpha_ce1;
reg    rows_buffer_2_8_alpha_we1;
reg   [3:0] rows_buffer_2_9_alpha_address0;
reg    rows_buffer_2_9_alpha_ce0;
reg    rows_buffer_2_9_alpha_we0;
wire   [7:0] rows_buffer_2_9_alpha_q0;
reg    rows_buffer_2_9_alpha_ce1;
reg    rows_buffer_2_9_alpha_we1;
reg   [3:0] rows_buffer_2_10_alpha_address0;
reg    rows_buffer_2_10_alpha_ce0;
reg    rows_buffer_2_10_alpha_we0;
wire   [7:0] rows_buffer_2_10_alpha_q0;
reg    rows_buffer_2_10_alpha_ce1;
reg    rows_buffer_2_10_alpha_we1;
reg   [3:0] rows_buffer_2_11_alpha_address0;
reg    rows_buffer_2_11_alpha_ce0;
reg    rows_buffer_2_11_alpha_we0;
wire   [7:0] rows_buffer_2_11_alpha_q0;
reg    rows_buffer_2_11_alpha_ce1;
reg    rows_buffer_2_11_alpha_we1;
reg   [3:0] rows_buffer_2_12_alpha_address0;
reg    rows_buffer_2_12_alpha_ce0;
reg    rows_buffer_2_12_alpha_we0;
wire   [7:0] rows_buffer_2_12_alpha_q0;
reg    rows_buffer_2_12_alpha_ce1;
reg    rows_buffer_2_12_alpha_we1;
reg   [3:0] rows_buffer_2_13_alpha_address0;
reg    rows_buffer_2_13_alpha_ce0;
reg    rows_buffer_2_13_alpha_we0;
wire   [7:0] rows_buffer_2_13_alpha_q0;
reg    rows_buffer_2_13_alpha_ce1;
reg    rows_buffer_2_13_alpha_we1;
reg   [3:0] rows_buffer_2_14_alpha_address0;
reg    rows_buffer_2_14_alpha_ce0;
reg    rows_buffer_2_14_alpha_we0;
wire   [7:0] rows_buffer_2_14_alpha_q0;
reg    rows_buffer_2_14_alpha_ce1;
reg    rows_buffer_2_14_alpha_we1;
reg   [3:0] rows_buffer_2_15_alpha_address0;
reg    rows_buffer_2_15_alpha_ce0;
reg    rows_buffer_2_15_alpha_we0;
wire   [7:0] rows_buffer_2_15_alpha_q0;
reg    rows_buffer_2_15_alpha_ce1;
reg    rows_buffer_2_15_alpha_we1;
reg   [3:0] cols_buffer_0_0_red_address0;
reg    cols_buffer_0_0_red_ce0;
reg    cols_buffer_0_0_red_we0;
wire   [7:0] cols_buffer_0_0_red_q0;
reg    cols_buffer_0_0_red_ce1;
reg    cols_buffer_0_0_red_we1;
reg   [3:0] cols_buffer_0_1_red_address0;
reg    cols_buffer_0_1_red_ce0;
reg    cols_buffer_0_1_red_we0;
wire   [7:0] cols_buffer_0_1_red_q0;
reg    cols_buffer_0_1_red_ce1;
reg    cols_buffer_0_1_red_we1;
reg   [3:0] cols_buffer_1_0_red_address0;
reg    cols_buffer_1_0_red_ce0;
reg    cols_buffer_1_0_red_we0;
wire   [7:0] cols_buffer_1_0_red_q0;
reg    cols_buffer_1_0_red_ce1;
reg    cols_buffer_1_0_red_we1;
reg   [3:0] cols_buffer_1_1_red_address0;
reg    cols_buffer_1_1_red_ce0;
reg    cols_buffer_1_1_red_we0;
wire   [7:0] cols_buffer_1_1_red_q0;
reg    cols_buffer_1_1_red_ce1;
reg    cols_buffer_1_1_red_we1;
reg   [3:0] cols_buffer_2_0_red_address0;
reg    cols_buffer_2_0_red_ce0;
reg    cols_buffer_2_0_red_we0;
wire   [7:0] cols_buffer_2_0_red_q0;
reg    cols_buffer_2_0_red_ce1;
reg    cols_buffer_2_0_red_we1;
reg   [3:0] cols_buffer_2_1_red_address0;
reg    cols_buffer_2_1_red_ce0;
reg    cols_buffer_2_1_red_we0;
wire   [7:0] cols_buffer_2_1_red_q0;
reg    cols_buffer_2_1_red_ce1;
reg    cols_buffer_2_1_red_we1;
reg   [3:0] cols_buffer_0_0_green_address0;
reg    cols_buffer_0_0_green_ce0;
reg    cols_buffer_0_0_green_we0;
wire   [7:0] cols_buffer_0_0_green_q0;
reg    cols_buffer_0_0_green_ce1;
reg    cols_buffer_0_0_green_we1;
reg   [3:0] cols_buffer_0_1_green_address0;
reg    cols_buffer_0_1_green_ce0;
reg    cols_buffer_0_1_green_we0;
wire   [7:0] cols_buffer_0_1_green_q0;
reg    cols_buffer_0_1_green_ce1;
reg    cols_buffer_0_1_green_we1;
reg   [3:0] cols_buffer_1_0_green_address0;
reg    cols_buffer_1_0_green_ce0;
reg    cols_buffer_1_0_green_we0;
wire   [7:0] cols_buffer_1_0_green_q0;
reg    cols_buffer_1_0_green_ce1;
reg    cols_buffer_1_0_green_we1;
reg   [3:0] cols_buffer_1_1_green_address0;
reg    cols_buffer_1_1_green_ce0;
reg    cols_buffer_1_1_green_we0;
wire   [7:0] cols_buffer_1_1_green_q0;
reg    cols_buffer_1_1_green_ce1;
reg    cols_buffer_1_1_green_we1;
reg   [3:0] cols_buffer_2_0_green_address0;
reg    cols_buffer_2_0_green_ce0;
reg    cols_buffer_2_0_green_we0;
wire   [7:0] cols_buffer_2_0_green_q0;
reg    cols_buffer_2_0_green_ce1;
reg    cols_buffer_2_0_green_we1;
reg   [3:0] cols_buffer_2_1_green_address0;
reg    cols_buffer_2_1_green_ce0;
reg    cols_buffer_2_1_green_we0;
wire   [7:0] cols_buffer_2_1_green_q0;
reg    cols_buffer_2_1_green_ce1;
reg    cols_buffer_2_1_green_we1;
reg   [3:0] cols_buffer_0_0_blue_address0;
reg    cols_buffer_0_0_blue_ce0;
reg    cols_buffer_0_0_blue_we0;
wire   [7:0] cols_buffer_0_0_blue_q0;
reg    cols_buffer_0_0_blue_ce1;
reg    cols_buffer_0_0_blue_we1;
reg   [3:0] cols_buffer_0_1_blue_address0;
reg    cols_buffer_0_1_blue_ce0;
reg    cols_buffer_0_1_blue_we0;
wire   [7:0] cols_buffer_0_1_blue_q0;
reg    cols_buffer_0_1_blue_ce1;
reg    cols_buffer_0_1_blue_we1;
reg   [3:0] cols_buffer_1_0_blue_address0;
reg    cols_buffer_1_0_blue_ce0;
reg    cols_buffer_1_0_blue_we0;
wire   [7:0] cols_buffer_1_0_blue_q0;
reg    cols_buffer_1_0_blue_ce1;
reg    cols_buffer_1_0_blue_we1;
reg   [3:0] cols_buffer_1_1_blue_address0;
reg    cols_buffer_1_1_blue_ce0;
reg    cols_buffer_1_1_blue_we0;
wire   [7:0] cols_buffer_1_1_blue_q0;
reg    cols_buffer_1_1_blue_ce1;
reg    cols_buffer_1_1_blue_we1;
reg   [3:0] cols_buffer_2_0_blue_address0;
reg    cols_buffer_2_0_blue_ce0;
reg    cols_buffer_2_0_blue_we0;
wire   [7:0] cols_buffer_2_0_blue_q0;
reg    cols_buffer_2_0_blue_ce1;
reg    cols_buffer_2_0_blue_we1;
reg   [3:0] cols_buffer_2_1_blue_address0;
reg    cols_buffer_2_1_blue_ce0;
reg    cols_buffer_2_1_blue_we0;
wire   [7:0] cols_buffer_2_1_blue_q0;
reg    cols_buffer_2_1_blue_ce1;
reg    cols_buffer_2_1_blue_we1;
reg   [3:0] cols_buffer_0_0_alpha_address0;
reg    cols_buffer_0_0_alpha_ce0;
reg    cols_buffer_0_0_alpha_we0;
wire   [7:0] cols_buffer_0_0_alpha_q0;
reg    cols_buffer_0_0_alpha_ce1;
reg    cols_buffer_0_0_alpha_we1;
reg   [3:0] cols_buffer_0_1_alpha_address0;
reg    cols_buffer_0_1_alpha_ce0;
reg    cols_buffer_0_1_alpha_we0;
wire   [7:0] cols_buffer_0_1_alpha_q0;
reg    cols_buffer_0_1_alpha_ce1;
reg    cols_buffer_0_1_alpha_we1;
reg   [3:0] cols_buffer_1_0_alpha_address0;
reg    cols_buffer_1_0_alpha_ce0;
reg    cols_buffer_1_0_alpha_we0;
wire   [7:0] cols_buffer_1_0_alpha_q0;
reg    cols_buffer_1_0_alpha_ce1;
reg    cols_buffer_1_0_alpha_we1;
reg   [3:0] cols_buffer_1_1_alpha_address0;
reg    cols_buffer_1_1_alpha_ce0;
reg    cols_buffer_1_1_alpha_we0;
wire   [7:0] cols_buffer_1_1_alpha_q0;
reg    cols_buffer_1_1_alpha_ce1;
reg    cols_buffer_1_1_alpha_we1;
reg   [3:0] cols_buffer_2_0_alpha_address0;
reg    cols_buffer_2_0_alpha_ce0;
reg    cols_buffer_2_0_alpha_we0;
wire   [7:0] cols_buffer_2_0_alpha_q0;
reg    cols_buffer_2_0_alpha_ce1;
reg    cols_buffer_2_0_alpha_we1;
reg   [3:0] cols_buffer_2_1_alpha_address0;
reg    cols_buffer_2_1_alpha_ce0;
reg    cols_buffer_2_1_alpha_we0;
wire   [7:0] cols_buffer_2_1_alpha_q0;
reg    cols_buffer_2_1_alpha_ce1;
reg    cols_buffer_2_1_alpha_we1;
wire   [7:0] grp_reg_Point_s_fu_13852_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13852_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13852_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13852_ap_return_3;
reg    grp_reg_Point_s_fu_13852_ap_ce;
reg    ap_predicate_op2106_call_state12;
reg    ap_predicate_op2834_call_state13;
wire   [7:0] grp_reg_Point_s_fu_13864_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13864_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13864_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13864_ap_return_3;
reg    grp_reg_Point_s_fu_13864_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13876_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13876_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13876_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13876_ap_return_3;
reg    grp_reg_Point_s_fu_13876_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13888_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13888_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13888_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13888_ap_return_3;
reg    grp_reg_Point_s_fu_13888_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13900_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13900_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13900_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13900_ap_return_3;
reg    grp_reg_Point_s_fu_13900_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13912_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13912_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13912_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13912_ap_return_3;
reg    grp_reg_Point_s_fu_13912_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13924_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13924_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13924_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13924_ap_return_3;
reg    grp_reg_Point_s_fu_13924_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13936_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13936_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13936_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13936_ap_return_3;
reg    grp_reg_Point_s_fu_13936_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13948_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13948_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13948_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13948_ap_return_3;
reg    grp_reg_Point_s_fu_13948_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13960_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13960_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13960_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13960_ap_return_3;
reg    grp_reg_Point_s_fu_13960_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13972_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13972_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13972_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13972_ap_return_3;
reg    grp_reg_Point_s_fu_13972_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13984_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_13984_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_13984_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_13984_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_13984_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13984_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13984_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13984_ap_return_3;
reg    grp_reg_Point_s_fu_13984_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_13996_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_13996_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_13996_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_13996_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_13996_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_13996_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_13996_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_13996_ap_return_3;
reg    grp_reg_Point_s_fu_13996_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14008_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14008_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14008_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14008_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14008_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14008_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14008_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14008_ap_return_3;
reg    grp_reg_Point_s_fu_14008_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14020_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14020_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14020_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14020_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14020_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14020_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14020_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14020_ap_return_3;
reg    grp_reg_Point_s_fu_14020_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14032_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14032_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14032_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14032_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14032_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14032_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14032_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14032_ap_return_3;
reg    grp_reg_Point_s_fu_14032_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14044_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14044_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14044_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14044_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14044_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14044_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14044_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14044_ap_return_3;
reg    grp_reg_Point_s_fu_14044_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14056_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14056_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14056_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14056_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14056_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14056_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14056_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14056_ap_return_3;
reg    grp_reg_Point_s_fu_14056_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14068_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14068_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14068_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14068_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14068_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14068_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14068_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14068_ap_return_3;
reg    grp_reg_Point_s_fu_14068_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14080_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14080_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14080_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14080_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14080_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14080_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14080_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14080_ap_return_3;
reg    grp_reg_Point_s_fu_14080_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14092_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14092_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14092_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14092_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14092_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14092_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14092_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14092_ap_return_3;
reg    grp_reg_Point_s_fu_14092_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14104_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14104_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14104_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14104_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14104_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14104_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14104_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14104_ap_return_3;
reg    grp_reg_Point_s_fu_14104_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14116_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14116_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14116_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14116_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14116_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14116_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14116_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14116_ap_return_3;
reg    grp_reg_Point_s_fu_14116_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14128_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14128_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14128_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14128_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14128_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14128_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14128_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14128_ap_return_3;
reg    grp_reg_Point_s_fu_14128_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14140_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14140_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14140_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14140_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14140_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14140_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14140_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14140_ap_return_3;
reg    grp_reg_Point_s_fu_14140_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14152_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14152_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14152_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14152_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14152_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14152_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14152_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14152_ap_return_3;
reg    grp_reg_Point_s_fu_14152_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_14164_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_14164_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_14164_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_14164_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_14164_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_14164_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_14164_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_14164_ap_return_3;
reg    grp_reg_Point_s_fu_14164_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_15817_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_15817_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_15817_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_15817_ap_return_3;
reg    grp_reg_Point_s_fu_15817_ap_ce;
reg    ap_predicate_op3245_call_state14;
wire   [7:0] grp_reg_Point_s_fu_15845_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_15845_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_15845_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_15845_ap_return_3;
reg    grp_reg_Point_s_fu_15845_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_15873_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_15873_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_15873_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_15873_ap_return_3;
reg    grp_reg_Point_s_fu_15873_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_15901_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_15901_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_15901_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_15901_ap_return_3;
reg    grp_reg_Point_s_fu_15901_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_15929_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_15929_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_15929_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_15929_ap_return_3;
reg    grp_reg_Point_s_fu_15929_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_15957_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_15957_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_15957_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_15957_ap_return_3;
reg    grp_reg_Point_s_fu_15957_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16025_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16025_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16025_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16025_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16025_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16025_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16025_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16025_ap_return_3;
reg    grp_reg_Point_s_fu_16025_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16093_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16093_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16093_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16093_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16093_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16093_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16093_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16093_ap_return_3;
reg    grp_reg_Point_s_fu_16093_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16161_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16161_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16161_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16161_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16161_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16161_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16161_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16161_ap_return_3;
reg    grp_reg_Point_s_fu_16161_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16173_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16173_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16173_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16173_ap_return_3;
reg    grp_reg_Point_s_fu_16173_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16185_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16185_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16185_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16185_ap_return_3;
reg    grp_reg_Point_s_fu_16185_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16221_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16221_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16221_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16221_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16221_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16221_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16221_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16221_ap_return_3;
reg    grp_reg_Point_s_fu_16221_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16257_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16257_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16257_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16257_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16257_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16257_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16257_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16257_ap_return_3;
reg    grp_reg_Point_s_fu_16257_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16309_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16309_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16309_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16309_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16309_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16309_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16309_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16309_ap_return_3;
reg    grp_reg_Point_s_fu_16309_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16321_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16321_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16321_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16321_ap_return_3;
reg    grp_reg_Point_s_fu_16321_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16333_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16333_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16333_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16333_ap_return_3;
reg    grp_reg_Point_s_fu_16333_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16369_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16369_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16369_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16369_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16369_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16369_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16369_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16369_ap_return_3;
reg    grp_reg_Point_s_fu_16369_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16405_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16405_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16405_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16405_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16405_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16405_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16405_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16405_ap_return_3;
reg    grp_reg_Point_s_fu_16405_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16457_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16457_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16457_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16457_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16457_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16457_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16457_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16457_ap_return_3;
reg    grp_reg_Point_s_fu_16457_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16469_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16469_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16469_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16469_ap_return_3;
reg    grp_reg_Point_s_fu_16469_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16481_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16481_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16481_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16481_ap_return_3;
reg    grp_reg_Point_s_fu_16481_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16517_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16517_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16517_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16517_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16517_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16517_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16517_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16517_ap_return_3;
reg    grp_reg_Point_s_fu_16517_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16553_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16553_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16553_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16553_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16553_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16553_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16553_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16553_ap_return_3;
reg    grp_reg_Point_s_fu_16553_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16605_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16605_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16605_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16605_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16605_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16605_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16605_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16605_ap_return_3;
reg    grp_reg_Point_s_fu_16605_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16617_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16617_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16617_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16617_ap_return_3;
reg    grp_reg_Point_s_fu_16617_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16629_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16629_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16629_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16629_ap_return_3;
reg    grp_reg_Point_s_fu_16629_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16665_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16665_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16665_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16665_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16665_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16665_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16665_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16665_ap_return_3;
reg    grp_reg_Point_s_fu_16665_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16701_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16701_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16701_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16701_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16701_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16701_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16701_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16701_ap_return_3;
reg    grp_reg_Point_s_fu_16701_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16753_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16753_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16753_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16753_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16753_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16753_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16753_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16753_ap_return_3;
reg    grp_reg_Point_s_fu_16753_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16765_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16765_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16765_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16765_ap_return_3;
reg    grp_reg_Point_s_fu_16765_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16777_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16777_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16777_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16777_ap_return_3;
reg    grp_reg_Point_s_fu_16777_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16813_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16813_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16813_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16813_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16813_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16813_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16813_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16813_ap_return_3;
reg    grp_reg_Point_s_fu_16813_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16849_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16849_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16849_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16849_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16849_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16849_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16849_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16849_ap_return_3;
reg    grp_reg_Point_s_fu_16849_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16901_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16901_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16901_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16901_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16901_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16901_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16901_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16901_ap_return_3;
reg    grp_reg_Point_s_fu_16901_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16913_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16913_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16913_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16913_ap_return_3;
reg    grp_reg_Point_s_fu_16913_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16925_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16925_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16925_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16925_ap_return_3;
reg    grp_reg_Point_s_fu_16925_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16961_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16961_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16961_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16961_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16961_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16961_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16961_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16961_ap_return_3;
reg    grp_reg_Point_s_fu_16961_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_16997_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_16997_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_16997_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_16997_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_16997_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_16997_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_16997_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_16997_ap_return_3;
reg    grp_reg_Point_s_fu_16997_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17049_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17049_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17049_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17049_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17049_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17049_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17049_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17049_ap_return_3;
reg    grp_reg_Point_s_fu_17049_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17061_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17061_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17061_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17061_ap_return_3;
reg    grp_reg_Point_s_fu_17061_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17073_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17073_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17073_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17073_ap_return_3;
reg    grp_reg_Point_s_fu_17073_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17109_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17109_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17109_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17109_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17109_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17109_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17109_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17109_ap_return_3;
reg    grp_reg_Point_s_fu_17109_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17145_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17145_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17145_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17145_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17145_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17145_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17145_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17145_ap_return_3;
reg    grp_reg_Point_s_fu_17145_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17197_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17197_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17197_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17197_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17197_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17197_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17197_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17197_ap_return_3;
reg    grp_reg_Point_s_fu_17197_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17209_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17209_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17209_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17209_ap_return_3;
reg    grp_reg_Point_s_fu_17209_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17221_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17221_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17221_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17221_ap_return_3;
reg    grp_reg_Point_s_fu_17221_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17257_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17257_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17257_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17257_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17257_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17257_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17257_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17257_ap_return_3;
reg    grp_reg_Point_s_fu_17257_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17293_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17293_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17293_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17293_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17293_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17293_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17293_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17293_ap_return_3;
reg    grp_reg_Point_s_fu_17293_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17345_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17345_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17345_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17345_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17345_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17345_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17345_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17345_ap_return_3;
reg    grp_reg_Point_s_fu_17345_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17357_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17357_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17357_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17357_ap_return_3;
reg    grp_reg_Point_s_fu_17357_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17369_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17369_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17369_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17369_ap_return_3;
reg    grp_reg_Point_s_fu_17369_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17405_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17405_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17405_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17405_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17405_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17405_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17405_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17405_ap_return_3;
reg    grp_reg_Point_s_fu_17405_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17441_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17441_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17441_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17441_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17441_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17441_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17441_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17441_ap_return_3;
reg    grp_reg_Point_s_fu_17441_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17493_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17493_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17493_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17493_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17493_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17493_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17493_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17493_ap_return_3;
reg    grp_reg_Point_s_fu_17493_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17505_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17505_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17505_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17505_ap_return_3;
reg    grp_reg_Point_s_fu_17505_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17517_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17517_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17517_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17517_ap_return_3;
reg    grp_reg_Point_s_fu_17517_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17553_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17553_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17553_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17553_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17553_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17553_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17553_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17553_ap_return_3;
reg    grp_reg_Point_s_fu_17553_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17589_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17589_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17589_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17589_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17589_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17589_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17589_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17589_ap_return_3;
reg    grp_reg_Point_s_fu_17589_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17641_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17641_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17641_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17641_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17641_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17641_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17641_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17641_ap_return_3;
reg    grp_reg_Point_s_fu_17641_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17653_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17653_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17653_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17653_ap_return_3;
reg    grp_reg_Point_s_fu_17653_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17665_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17665_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17665_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17665_ap_return_3;
reg    grp_reg_Point_s_fu_17665_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17701_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17701_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17701_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17701_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17701_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17701_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17701_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17701_ap_return_3;
reg    grp_reg_Point_s_fu_17701_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17737_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17737_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17737_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17737_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17737_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17737_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17737_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17737_ap_return_3;
reg    grp_reg_Point_s_fu_17737_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17789_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17789_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17789_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17789_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17789_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17789_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17789_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17789_ap_return_3;
reg    grp_reg_Point_s_fu_17789_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17801_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17801_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17801_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17801_ap_return_3;
reg    grp_reg_Point_s_fu_17801_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17813_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17813_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17813_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17813_ap_return_3;
reg    grp_reg_Point_s_fu_17813_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17849_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17849_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17849_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17849_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17849_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17849_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17849_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17849_ap_return_3;
reg    grp_reg_Point_s_fu_17849_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17885_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17885_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17885_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17885_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17885_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17885_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17885_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17885_ap_return_3;
reg    grp_reg_Point_s_fu_17885_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17937_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17937_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17937_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17937_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17937_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17937_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17937_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17937_ap_return_3;
reg    grp_reg_Point_s_fu_17937_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17949_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17949_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17949_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17949_ap_return_3;
reg    grp_reg_Point_s_fu_17949_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17961_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17961_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17961_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17961_ap_return_3;
reg    grp_reg_Point_s_fu_17961_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_17997_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_17997_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_17997_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_17997_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_17997_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_17997_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_17997_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_17997_ap_return_3;
reg    grp_reg_Point_s_fu_17997_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18033_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18033_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18033_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18033_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18033_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18033_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18033_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18033_ap_return_3;
reg    grp_reg_Point_s_fu_18033_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18085_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18085_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18085_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18085_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18085_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18085_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18085_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18085_ap_return_3;
reg    grp_reg_Point_s_fu_18085_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18097_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18097_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18097_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18097_ap_return_3;
reg    grp_reg_Point_s_fu_18097_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18109_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18109_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18109_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18109_ap_return_3;
reg    grp_reg_Point_s_fu_18109_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18145_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18145_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18145_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18145_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18145_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18145_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18145_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18145_ap_return_3;
reg    grp_reg_Point_s_fu_18145_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18181_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18181_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18181_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18181_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18181_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18181_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18181_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18181_ap_return_3;
reg    grp_reg_Point_s_fu_18181_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18233_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18233_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18233_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18233_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18233_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18233_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18233_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18233_ap_return_3;
reg    grp_reg_Point_s_fu_18233_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18245_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18245_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18245_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18245_ap_return_3;
reg    grp_reg_Point_s_fu_18245_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18257_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18257_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18257_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18257_ap_return_3;
reg    grp_reg_Point_s_fu_18257_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18293_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18293_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18293_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18293_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18293_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18293_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18293_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18293_ap_return_3;
reg    grp_reg_Point_s_fu_18293_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18329_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18329_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18329_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18329_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18329_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18329_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18329_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18329_ap_return_3;
reg    grp_reg_Point_s_fu_18329_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18381_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18381_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18381_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18381_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18381_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18381_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18381_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18381_ap_return_3;
reg    grp_reg_Point_s_fu_18381_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18429_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18429_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18429_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18429_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18429_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18429_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18429_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18429_ap_return_3;
reg    grp_reg_Point_s_fu_18429_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18477_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18477_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18477_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18477_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18477_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18477_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18477_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18477_ap_return_3;
reg    grp_reg_Point_s_fu_18477_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18525_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18525_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18525_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18525_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18525_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18525_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18525_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18525_ap_return_3;
reg    grp_reg_Point_s_fu_18525_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18573_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18573_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18573_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18573_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18573_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18573_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18573_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18573_ap_return_3;
reg    grp_reg_Point_s_fu_18573_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18621_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18621_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18621_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18621_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18621_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18621_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18621_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18621_ap_return_3;
reg    grp_reg_Point_s_fu_18621_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18669_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18669_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18669_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18669_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18669_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18669_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18669_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18669_ap_return_3;
reg    grp_reg_Point_s_fu_18669_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18797_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18797_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18797_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18797_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18797_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18797_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18797_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18797_ap_return_3;
reg    grp_reg_Point_s_fu_18797_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18829_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18829_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18829_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18829_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18829_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18829_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18829_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18829_ap_return_3;
reg    grp_reg_Point_s_fu_18829_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18877_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18877_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18877_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18877_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18877_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18877_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18877_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18877_ap_return_3;
reg    grp_reg_Point_s_fu_18877_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18909_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18909_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18909_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18909_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18909_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18909_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18909_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18909_ap_return_3;
reg    grp_reg_Point_s_fu_18909_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18941_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18941_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18941_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18941_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18941_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18941_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18941_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18941_ap_return_3;
reg    grp_reg_Point_s_fu_18941_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_18989_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_18989_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_18989_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_18989_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_18989_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_18989_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_18989_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_18989_ap_return_3;
reg    grp_reg_Point_s_fu_18989_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19117_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19117_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19117_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19117_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19117_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19117_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19117_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19117_ap_return_3;
reg    grp_reg_Point_s_fu_19117_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19149_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19149_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19149_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19149_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19149_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19149_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19149_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19149_ap_return_3;
reg    grp_reg_Point_s_fu_19149_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19197_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19197_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19197_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19197_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19197_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19197_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19197_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19197_ap_return_3;
reg    grp_reg_Point_s_fu_19197_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19229_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19229_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19229_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19229_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19229_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19229_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19229_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19229_ap_return_3;
reg    grp_reg_Point_s_fu_19229_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19261_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19261_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19261_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19261_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19261_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19261_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19261_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19261_ap_return_3;
reg    grp_reg_Point_s_fu_19261_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19309_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19309_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19309_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19309_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19309_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19309_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19309_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19309_ap_return_3;
reg    grp_reg_Point_s_fu_19309_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19437_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19437_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19437_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19437_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19437_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19437_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19437_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19437_ap_return_3;
reg    grp_reg_Point_s_fu_19437_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19469_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19469_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19469_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19469_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19469_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19469_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19469_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19469_ap_return_3;
reg    grp_reg_Point_s_fu_19469_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19517_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19517_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19517_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19517_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19517_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19517_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19517_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19517_ap_return_3;
reg    grp_reg_Point_s_fu_19517_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19549_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19549_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19549_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19549_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19549_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19549_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19549_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19549_ap_return_3;
reg    grp_reg_Point_s_fu_19549_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19581_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19581_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19581_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19581_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19581_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19581_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19581_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19581_ap_return_3;
reg    grp_reg_Point_s_fu_19581_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19629_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19629_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19629_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19629_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19629_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19629_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19629_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19629_ap_return_3;
reg    grp_reg_Point_s_fu_19629_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19757_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19757_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19757_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19757_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19757_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19757_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19757_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19757_ap_return_3;
reg    grp_reg_Point_s_fu_19757_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19789_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19789_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19789_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19789_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19789_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19789_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19789_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19789_ap_return_3;
reg    grp_reg_Point_s_fu_19789_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19837_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19837_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19837_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19837_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19837_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19837_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19837_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19837_ap_return_3;
reg    grp_reg_Point_s_fu_19837_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19869_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19869_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19869_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19869_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19869_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19869_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19869_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19869_ap_return_3;
reg    grp_reg_Point_s_fu_19869_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19901_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19901_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19901_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19901_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19901_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19901_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19901_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19901_ap_return_3;
reg    grp_reg_Point_s_fu_19901_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_19949_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_19949_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_19949_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_19949_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_19949_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_19949_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_19949_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_19949_ap_return_3;
reg    grp_reg_Point_s_fu_19949_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20077_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20077_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20077_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20077_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20077_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20077_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20077_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20077_ap_return_3;
reg    grp_reg_Point_s_fu_20077_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20109_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20109_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20109_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20109_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20109_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20109_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20109_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20109_ap_return_3;
reg    grp_reg_Point_s_fu_20109_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20157_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20157_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20157_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20157_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20157_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20157_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20157_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20157_ap_return_3;
reg    grp_reg_Point_s_fu_20157_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20189_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20189_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20189_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20189_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20189_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20189_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20189_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20189_ap_return_3;
reg    grp_reg_Point_s_fu_20189_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20221_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20221_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20221_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20221_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20221_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20221_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20221_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20221_ap_return_3;
reg    grp_reg_Point_s_fu_20221_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20269_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20269_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20269_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20269_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20269_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20269_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20269_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20269_ap_return_3;
reg    grp_reg_Point_s_fu_20269_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20397_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20397_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20397_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20397_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20397_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20397_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20397_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20397_ap_return_3;
reg    grp_reg_Point_s_fu_20397_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20429_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20429_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20429_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20429_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20429_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20429_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20429_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20429_ap_return_3;
reg    grp_reg_Point_s_fu_20429_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20477_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20477_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20477_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20477_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20477_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20477_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20477_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20477_ap_return_3;
reg    grp_reg_Point_s_fu_20477_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20509_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20509_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20509_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20509_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20509_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20509_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20509_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20509_ap_return_3;
reg    grp_reg_Point_s_fu_20509_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20541_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20541_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20541_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20541_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20541_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20541_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20541_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20541_ap_return_3;
reg    grp_reg_Point_s_fu_20541_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20589_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20589_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20589_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20589_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20589_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20589_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20589_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20589_ap_return_3;
reg    grp_reg_Point_s_fu_20589_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20717_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20717_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20717_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20717_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20717_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20717_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20717_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20717_ap_return_3;
reg    grp_reg_Point_s_fu_20717_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20749_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20749_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20749_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20749_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20749_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20749_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20749_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20749_ap_return_3;
reg    grp_reg_Point_s_fu_20749_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20797_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20797_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20797_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20797_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20797_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20797_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20797_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20797_ap_return_3;
reg    grp_reg_Point_s_fu_20797_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20829_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20829_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20829_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20829_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20829_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20829_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20829_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20829_ap_return_3;
reg    grp_reg_Point_s_fu_20829_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20861_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20861_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20861_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20861_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20861_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20861_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20861_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20861_ap_return_3;
reg    grp_reg_Point_s_fu_20861_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_20909_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_20909_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_20909_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_20909_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_20909_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_20909_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_20909_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_20909_ap_return_3;
reg    grp_reg_Point_s_fu_20909_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21037_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21037_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21037_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21037_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21037_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21037_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21037_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21037_ap_return_3;
reg    grp_reg_Point_s_fu_21037_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21069_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21069_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21069_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21069_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21069_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21069_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21069_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21069_ap_return_3;
reg    grp_reg_Point_s_fu_21069_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21117_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21117_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21117_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21117_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21117_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21117_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21117_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21117_ap_return_3;
reg    grp_reg_Point_s_fu_21117_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21149_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21149_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21149_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21149_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21149_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21149_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21149_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21149_ap_return_3;
reg    grp_reg_Point_s_fu_21149_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21181_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21181_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21181_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21181_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21181_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21181_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21181_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21181_ap_return_3;
reg    grp_reg_Point_s_fu_21181_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21229_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21229_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21229_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21229_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21229_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21229_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21229_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21229_ap_return_3;
reg    grp_reg_Point_s_fu_21229_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21357_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21357_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21357_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21357_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21357_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21357_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21357_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21357_ap_return_3;
reg    grp_reg_Point_s_fu_21357_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21389_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21389_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21389_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21389_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21389_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21389_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21389_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21389_ap_return_3;
reg    grp_reg_Point_s_fu_21389_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21437_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21437_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21437_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21437_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21437_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21437_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21437_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21437_ap_return_3;
reg    grp_reg_Point_s_fu_21437_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21469_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21469_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21469_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21469_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21469_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21469_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21469_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21469_ap_return_3;
reg    grp_reg_Point_s_fu_21469_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21501_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21501_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21501_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21501_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21501_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21501_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21501_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21501_ap_return_3;
reg    grp_reg_Point_s_fu_21501_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21549_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21549_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21549_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21549_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21549_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21549_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21549_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21549_ap_return_3;
reg    grp_reg_Point_s_fu_21549_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21677_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21677_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21677_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21677_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21677_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21677_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21677_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21677_ap_return_3;
reg    grp_reg_Point_s_fu_21677_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21709_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21709_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21709_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21709_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21709_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21709_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21709_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21709_ap_return_3;
reg    grp_reg_Point_s_fu_21709_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21757_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21757_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21757_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21757_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21757_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21757_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21757_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21757_ap_return_3;
reg    grp_reg_Point_s_fu_21757_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21789_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21789_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21789_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21789_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21789_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21789_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21789_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21789_ap_return_3;
reg    grp_reg_Point_s_fu_21789_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21821_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21821_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21821_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21821_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21821_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21821_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21821_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21821_ap_return_3;
reg    grp_reg_Point_s_fu_21821_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21869_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21869_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21869_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21869_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21869_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21869_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21869_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21869_ap_return_3;
reg    grp_reg_Point_s_fu_21869_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_21997_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_21997_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_21997_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_21997_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_21997_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_21997_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_21997_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_21997_ap_return_3;
reg    grp_reg_Point_s_fu_21997_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22029_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22029_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22029_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22029_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22029_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22029_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22029_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22029_ap_return_3;
reg    grp_reg_Point_s_fu_22029_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22077_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22077_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22077_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22077_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22077_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22077_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22077_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22077_ap_return_3;
reg    grp_reg_Point_s_fu_22077_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22109_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22109_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22109_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22109_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22109_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22109_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22109_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22109_ap_return_3;
reg    grp_reg_Point_s_fu_22109_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22141_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22141_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22141_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22141_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22141_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22141_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22141_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22141_ap_return_3;
reg    grp_reg_Point_s_fu_22141_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22189_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22189_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22189_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22189_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22189_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22189_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22189_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22189_ap_return_3;
reg    grp_reg_Point_s_fu_22189_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22317_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22317_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22317_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22317_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22317_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22317_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22317_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22317_ap_return_3;
reg    grp_reg_Point_s_fu_22317_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22349_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22349_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22349_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22349_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22349_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22349_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22349_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22349_ap_return_3;
reg    grp_reg_Point_s_fu_22349_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22397_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22397_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22397_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22397_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22397_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22397_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22397_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22397_ap_return_3;
reg    grp_reg_Point_s_fu_22397_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22429_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22429_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22429_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22429_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22429_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22429_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22429_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22429_ap_return_3;
reg    grp_reg_Point_s_fu_22429_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22461_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22461_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22461_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22461_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22461_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22461_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22461_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22461_ap_return_3;
reg    grp_reg_Point_s_fu_22461_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22509_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22509_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22509_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22509_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22509_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22509_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22509_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22509_ap_return_3;
reg    grp_reg_Point_s_fu_22509_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22637_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22637_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22637_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22637_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22637_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22637_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22637_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22637_ap_return_3;
reg    grp_reg_Point_s_fu_22637_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22669_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22669_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22669_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22669_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22669_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22669_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22669_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22669_ap_return_3;
reg    grp_reg_Point_s_fu_22669_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22717_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22717_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22717_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22717_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22717_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22717_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22717_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22717_ap_return_3;
reg    grp_reg_Point_s_fu_22717_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22749_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22749_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22749_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22749_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22749_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22749_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22749_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22749_ap_return_3;
reg    grp_reg_Point_s_fu_22749_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22781_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22781_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22781_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22781_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22781_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22781_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22781_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22781_ap_return_3;
reg    grp_reg_Point_s_fu_22781_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22829_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22829_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22829_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22829_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22829_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22829_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22829_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22829_ap_return_3;
reg    grp_reg_Point_s_fu_22829_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22957_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22957_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22957_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22957_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22957_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22957_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22957_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22957_ap_return_3;
reg    grp_reg_Point_s_fu_22957_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_22989_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_22989_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_22989_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_22989_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_22989_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_22989_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_22989_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_22989_ap_return_3;
reg    grp_reg_Point_s_fu_22989_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23037_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23037_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23037_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23037_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23037_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23037_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23037_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23037_ap_return_3;
reg    grp_reg_Point_s_fu_23037_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23069_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23069_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23069_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23069_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23069_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23069_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23069_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23069_ap_return_3;
reg    grp_reg_Point_s_fu_23069_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23101_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23101_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23101_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23101_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23101_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23101_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23101_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23101_ap_return_3;
reg    grp_reg_Point_s_fu_23101_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23149_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23149_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23149_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23149_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23149_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23149_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23149_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23149_ap_return_3;
reg    grp_reg_Point_s_fu_23149_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23277_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23277_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23277_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23277_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23277_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23277_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23277_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23277_ap_return_3;
reg    grp_reg_Point_s_fu_23277_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23309_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23309_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23309_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23309_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23309_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23309_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23309_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23309_ap_return_3;
reg    grp_reg_Point_s_fu_23309_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23357_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23357_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23357_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23357_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23357_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23357_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23357_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23357_ap_return_3;
reg    grp_reg_Point_s_fu_23357_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23389_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23389_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23389_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23389_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23389_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23389_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23389_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23389_ap_return_3;
reg    grp_reg_Point_s_fu_23389_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23421_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23421_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23421_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23421_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23421_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23421_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23421_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23421_ap_return_3;
reg    grp_reg_Point_s_fu_23421_ap_ce;
wire   [7:0] grp_reg_Point_s_fu_23469_agg_result_red_write;
wire   [7:0] grp_reg_Point_s_fu_23469_agg_result_green_write;
wire   [7:0] grp_reg_Point_s_fu_23469_agg_result_blue_write;
wire   [7:0] grp_reg_Point_s_fu_23469_agg_result_alpha_write;
wire   [7:0] grp_reg_Point_s_fu_23469_ap_return_0;
wire   [7:0] grp_reg_Point_s_fu_23469_ap_return_1;
wire   [7:0] grp_reg_Point_s_fu_23469_ap_return_2;
wire   [7:0] grp_reg_Point_s_fu_23469_ap_return_3;
reg    grp_reg_Point_s_fu_23469_ap_ce;
reg   [7:0] stencil_alpha_2_2_reg_6081;
wire   [0:0] tmp_7_fu_10600_p2;
wire   [0:0] tmp_6_fu_10594_p2;
reg   [7:0] stencil_alpha_2_1_reg_6093;
reg   [7:0] stencil_alpha_2_reg_6105;
reg   [7:0] stencil_alpha_1_2_reg_6117;
reg   [7:0] stencil_alpha_1_1_reg_6129;
reg   [7:0] stencil_alpha_1_reg_6141;
reg   [7:0] stencil_alpha_0_2_reg_6153;
reg   [7:0] stencil_alpha_0_1_reg_6165;
reg   [7:0] stencil_alpha_reg_6177;
reg   [7:0] stencil_blue_2_2_reg_6189;
reg   [7:0] stencil_blue_2_1_reg_6201;
reg   [7:0] stencil_blue_2_reg_6213;
reg   [7:0] stencil_blue_1_2_reg_6225;
reg   [7:0] stencil_blue_1_1_reg_6237;
reg   [7:0] stencil_blue_1_reg_6249;
reg   [7:0] stencil_blue_0_2_reg_6261;
reg   [7:0] stencil_blue_0_1_reg_6273;
reg   [7:0] stencil_blue_reg_6285;
reg   [7:0] stencil_green_2_2_reg_6297;
reg   [7:0] stencil_green_2_1_reg_6309;
reg   [7:0] stencil_green_2_reg_6321;
reg   [7:0] stencil_green_1_2_reg_6333;
reg   [7:0] stencil_green_1_1_reg_6345;
reg   [7:0] stencil_green_1_reg_6357;
reg   [7:0] stencil_green_0_2_reg_6369;
reg   [7:0] stencil_green_0_1_reg_6381;
reg   [7:0] stencil_green_reg_6393;
reg   [7:0] stencil_red_2_2_reg_6405;
reg   [7:0] stencil_red_2_1_reg_6417;
reg   [7:0] stencil_red_2_reg_6429;
reg   [7:0] stencil_red_1_2_reg_6441;
reg   [7:0] stencil_red_1_1_reg_6453;
reg   [7:0] stencil_red_1_reg_6465;
reg   [7:0] stencil_red_0_2_reg_6477;
reg   [7:0] stencil_red_0_1_reg_6489;
reg   [7:0] stencil_red_reg_6501;
reg   [1:0] tmp_reg_6513;
reg   [7:0] stencil_alpha_2_2_1_reg_6525;
reg   [7:0] stencil_alpha_2_1_1_reg_6535;
reg   [7:0] stencil_alpha_2_0_1_reg_6545;
reg   [7:0] stencil_alpha_1_2_1_reg_6555;
reg   [7:0] stencil_alpha_1_1_1_reg_6565;
reg   [7:0] stencil_alpha_1_0_1_reg_6575;
reg   [7:0] stencil_alpha_0_2_1_reg_6585;
reg   [7:0] stencil_alpha_0_1_1_reg_6595;
reg   [7:0] stencil_alpha_0_0_1_reg_6605;
reg   [7:0] stencil_blue_2_2_1_reg_6615;
reg   [7:0] stencil_blue_2_1_1_reg_6625;
reg   [7:0] stencil_blue_2_0_1_reg_6635;
reg   [7:0] stencil_blue_1_2_1_reg_6645;
reg   [7:0] stencil_blue_1_1_1_reg_6655;
reg   [7:0] stencil_blue_1_0_1_reg_6665;
reg   [7:0] stencil_blue_0_2_1_reg_6675;
reg   [7:0] stencil_blue_0_1_1_reg_6685;
reg   [7:0] stencil_blue_0_0_1_reg_6695;
reg   [7:0] stencil_green_2_2_1_reg_6705;
reg   [7:0] stencil_green_2_1_1_reg_6715;
reg   [7:0] stencil_green_2_0_1_reg_6725;
reg   [7:0] stencil_green_1_2_1_reg_6735;
reg   [7:0] stencil_green_1_1_1_reg_6745;
reg   [7:0] stencil_green_1_0_1_reg_6755;
reg   [7:0] stencil_green_0_2_1_reg_6765;
reg   [7:0] stencil_green_0_1_1_reg_6775;
reg   [7:0] stencil_green_0_0_1_reg_6785;
reg   [7:0] stencil_red_2_2_1_reg_6795;
reg   [7:0] stencil_red_2_1_1_reg_6805;
reg   [7:0] stencil_red_2_0_1_reg_6815;
reg   [7:0] stencil_red_1_2_1_reg_6825;
reg   [7:0] stencil_red_1_1_1_reg_6835;
reg   [7:0] stencil_red_1_0_1_reg_6845;
reg   [7:0] stencil_red_0_2_1_reg_6855;
reg   [7:0] stencil_red_0_1_1_reg_6865;
reg   [7:0] stencil_red_0_0_1_reg_6875;
reg   [1:0] tmp_3_reg_6885;
reg   [1:0] tmp_8_reg_6896;
wire   [0:0] tmp_14_fu_10832_p2;
reg   [3:0] tmp_s_reg_6908;
wire   [0:0] tmp_12_fu_10820_p2;
wire   [0:0] tmp_13_fu_10826_p2;
reg   [3:0] tmp_5_reg_6920;
reg   [1:0] tmp_15_reg_6931;
wire   [0:0] tmp_24_fu_10890_p2;
reg   [0:0] tmp_17_reg_6943;
wire   [0:0] tmp_22_fu_10884_p2;
reg   [3:0] tmp_19_reg_6955;
reg   [3:0] tmp_25_reg_6966;
reg   [0:0] ap_phi_mux_finish_reading_stencil_points_be_phi_fu_8994_p4;
reg   [7:0] ap_phi_mux_app_input_read_times_phi_fu_6993_p4;
reg   [7:0] ap_phi_mux_app_input_read_times_be_phi_fu_9007_p4;
reg   [63:0] ap_phi_mux_num_line_phi_fu_7005_p4;
reg   [63:0] ap_phi_mux_num_line_be_phi_fu_9020_p4;
reg   [7:0] ap_phi_mux_stencil_height_idx_phi_fu_7017_p4;
reg   [7:0] ap_phi_mux_stencil_height_idx_be_phi_fu_9033_p4;
reg   [7:0] ap_phi_mux_stencil_width_idx_phi_fu_7029_p4;
reg   [7:0] ap_phi_mux_stencil_width_idx_be_phi_fu_9046_p4;
reg   [0:0] ap_phi_mux_reset_be_phi_fu_9059_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_1_alpha_phi_fu_7055_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_0_alpha_phi_fu_7068_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_1_blue_phi_fu_7081_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_0_blue_phi_fu_7094_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_1_green_phi_fu_7107_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_0_green_phi_fu_7120_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_1_red_phi_fu_7133_p4;
reg   [7:0] ap_phi_mux_old_cols_buffer_2_0_red_phi_fu_7146_p4;
reg   [7:0] ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_alpha_41_phi_fu_7176_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_alpha_22_phi_fu_7206_p4;
reg   [7:0] ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4;
reg   [7:0] ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_blue_41_phi_fu_7266_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_blue_22_phi_fu_7296_p4;
reg   [7:0] ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4;
reg   [7:0] ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_green_41_phi_fu_7356_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_green_22_phi_fu_7386_p4;
reg   [7:0] ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4;
reg   [7:0] ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_red_41_phi_fu_7446_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_red_22_phi_fu_7476_p4;
reg   [7:0] ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4;
reg   [7:0] ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4;
reg   [7:0] ap_phi_mux_prev_points_input_data_alpha_15_3_phi_fu_7516_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_alpha_15_3_reg_7513;
reg   [7:0] ap_phi_mux_prev_points_input_data_alpha_14_3_phi_fu_7535_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_alpha_14_3_reg_7532;
reg   [7:0] ap_phi_mux_prev_points_input_data_blue_15_3_phi_fu_7554_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_blue_15_3_reg_7551;
reg   [7:0] ap_phi_mux_prev_points_input_data_blue_14_3_phi_fu_7573_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_blue_14_3_reg_7570;
reg   [7:0] ap_phi_mux_prev_points_input_data_green_15_3_phi_fu_7592_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_green_15_3_reg_7589;
reg   [7:0] ap_phi_mux_prev_points_input_data_green_14_3_phi_fu_7611_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_green_14_3_reg_7608;
reg   [7:0] ap_phi_mux_prev_points_input_data_red_15_3_phi_fu_7630_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_red_15_3_reg_7627;
reg   [7:0] ap_phi_mux_prev_points_input_data_red_14_3_phi_fu_7649_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_prev_points_input_data_red_14_3_reg_7646;
reg   [7:0] ap_phi_mux_stencil_alpha_2_2_5_phi_fu_7668_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_2_2_5_reg_7665;
wire   [7:0] stencil_2_2_alpha_7_fu_12639_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_2_1_5_phi_fu_7686_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_2_1_5_reg_7683;
wire   [7:0] stencil_2_2_alpha_12_fu_12672_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_2_0_5_phi_fu_7704_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_2_0_5_reg_7701;
wire   [7:0] stencil_2_2_alpha_14_fu_12682_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_1_2_5_phi_fu_7722_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_1_2_5_reg_7719;
wire   [7:0] stencil_2_2_alpha_21_fu_12731_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_1_1_5_phi_fu_7740_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_1_1_5_reg_7737;
wire   [7:0] stencil_2_2_alpha_27_fu_12772_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_1_0_5_phi_fu_7758_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_1_0_5_reg_7755;
wire   [7:0] stencil_2_2_alpha_30_fu_12790_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_0_2_5_phi_fu_7776_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_0_2_5_reg_7773;
wire   [7:0] stencil_2_2_alpha_38_fu_12855_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_0_1_5_phi_fu_7794_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_0_1_5_reg_7791;
wire   [7:0] stencil_2_2_alpha_48_fu_12912_p3;
reg   [7:0] ap_phi_mux_stencil_alpha_0_0_5_phi_fu_7812_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_0_0_5_reg_7809;
wire   [7:0] stencil_2_2_alpha_51_fu_12937_p3;
reg   [7:0] ap_phi_mux_stencil_blue_2_2_5_phi_fu_7830_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_2_2_5_reg_7827;
wire   [7:0] stencil_2_2_blue_7_fu_12276_p3;
reg   [7:0] ap_phi_mux_stencil_blue_2_1_5_phi_fu_7848_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_2_1_5_reg_7845;
wire   [7:0] stencil_2_2_blue_12_fu_12309_p3;
reg   [7:0] ap_phi_mux_stencil_blue_2_0_5_phi_fu_7866_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_2_0_5_reg_7863;
wire   [7:0] stencil_2_2_blue_14_fu_12319_p3;
reg   [7:0] ap_phi_mux_stencil_blue_1_2_5_phi_fu_7884_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_1_2_5_reg_7881;
wire   [7:0] stencil_2_2_blue_21_fu_12368_p3;
reg   [7:0] ap_phi_mux_stencil_blue_1_1_5_phi_fu_7902_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_1_1_5_reg_7899;
wire   [7:0] stencil_2_2_blue_27_fu_12409_p3;
reg   [7:0] ap_phi_mux_stencil_blue_1_0_5_phi_fu_7920_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_1_0_5_reg_7917;
wire   [7:0] stencil_2_2_blue_30_fu_12427_p3;
reg   [7:0] ap_phi_mux_stencil_blue_0_2_5_phi_fu_7938_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_0_2_5_reg_7935;
wire   [7:0] stencil_2_2_blue_38_fu_12492_p3;
reg   [7:0] ap_phi_mux_stencil_blue_0_1_5_phi_fu_7956_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_0_1_5_reg_7953;
wire   [7:0] stencil_2_2_blue_48_fu_12549_p3;
reg   [7:0] ap_phi_mux_stencil_blue_0_0_5_phi_fu_7974_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_0_0_5_reg_7971;
wire   [7:0] stencil_2_2_blue_51_fu_12574_p3;
reg   [7:0] ap_phi_mux_stencil_green_2_2_5_phi_fu_7992_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_2_2_5_reg_7989;
wire   [7:0] stencil_2_2_green_7_fu_11913_p3;
reg   [7:0] ap_phi_mux_stencil_green_2_1_5_phi_fu_8010_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_2_1_5_reg_8007;
wire   [7:0] stencil_2_2_green_12_fu_11946_p3;
reg   [7:0] ap_phi_mux_stencil_green_2_0_5_phi_fu_8028_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_2_0_5_reg_8025;
wire   [7:0] stencil_2_2_green_14_fu_11956_p3;
reg   [7:0] ap_phi_mux_stencil_green_1_2_5_phi_fu_8046_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_1_2_5_reg_8043;
wire   [7:0] stencil_2_2_green_21_fu_12005_p3;
reg   [7:0] ap_phi_mux_stencil_green_1_1_5_phi_fu_8064_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_1_1_5_reg_8061;
wire   [7:0] stencil_2_2_green_27_fu_12046_p3;
reg   [7:0] ap_phi_mux_stencil_green_1_0_5_phi_fu_8082_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_1_0_5_reg_8079;
wire   [7:0] stencil_2_2_green_30_fu_12064_p3;
reg   [7:0] ap_phi_mux_stencil_green_0_2_5_phi_fu_8100_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_0_2_5_reg_8097;
wire   [7:0] stencil_2_2_green_38_fu_12129_p3;
reg   [7:0] ap_phi_mux_stencil_green_0_1_5_phi_fu_8118_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_0_1_5_reg_8115;
wire   [7:0] stencil_2_2_green_48_fu_12186_p3;
reg   [7:0] ap_phi_mux_stencil_green_0_0_5_phi_fu_8136_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_0_0_5_reg_8133;
wire   [7:0] stencil_2_2_green_51_fu_12211_p3;
reg   [7:0] ap_phi_mux_stencil_red_2_2_5_phi_fu_8154_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_2_2_5_reg_8151;
wire   [7:0] stencil_2_2_red_7_fu_11550_p3;
reg   [7:0] ap_phi_mux_stencil_red_2_1_5_phi_fu_8172_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_2_1_5_reg_8169;
wire   [7:0] stencil_2_2_red_12_fu_11583_p3;
reg   [7:0] ap_phi_mux_stencil_red_2_0_5_phi_fu_8190_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_2_0_5_reg_8187;
wire   [7:0] stencil_2_2_red_14_fu_11593_p3;
reg   [7:0] ap_phi_mux_stencil_red_1_2_5_phi_fu_8208_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_1_2_5_reg_8205;
wire   [7:0] stencil_2_2_red_21_fu_11642_p3;
reg   [7:0] ap_phi_mux_stencil_red_1_1_5_phi_fu_8226_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_1_1_5_reg_8223;
wire   [7:0] stencil_2_2_red_27_fu_11683_p3;
reg   [7:0] ap_phi_mux_stencil_red_1_0_5_phi_fu_8244_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_1_0_5_reg_8241;
wire   [7:0] stencil_2_2_red_30_fu_11701_p3;
reg   [7:0] ap_phi_mux_stencil_red_0_2_5_phi_fu_8262_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_0_2_5_reg_8259;
wire   [7:0] stencil_2_2_red_38_fu_11766_p3;
reg   [7:0] ap_phi_mux_stencil_red_0_1_5_phi_fu_8280_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_0_1_5_reg_8277;
wire   [7:0] stencil_2_2_red_48_fu_11823_p3;
reg   [7:0] ap_phi_mux_stencil_red_0_0_5_phi_fu_8298_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_0_0_5_reg_8295;
wire   [7:0] stencil_2_2_red_51_fu_11848_p3;
reg   [0:0] ap_phi_mux_finish_reading_stencil_points_4_phi_fu_8316_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_finish_reading_stencil_points_4_reg_8313;
wire   [0:0] tmp_50_fu_12967_p2;
reg   [7:0] ap_phi_mux_app_input_read_times_3_phi_fu_8335_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_app_input_read_times_3_reg_8332;
reg   [63:0] ap_phi_mux_num_line_4_phi_fu_8354_p10;
wire   [63:0] ap_phi_reg_pp0_iter1_num_line_4_reg_8351;
reg   [7:0] ap_phi_mux_stencil_height_idx_3_phi_fu_8373_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_height_idx_3_reg_8370;
wire   [7:0] stencil_height_idx_1_fu_12960_p2;
reg   [7:0] ap_phi_mux_stencil_width_idx_3_phi_fu_8392_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_width_idx_3_reg_8389;
wire   [7:0] stencil_width_idx_1_fu_12947_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_8408;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_8408;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_alpha_be_reg_8418;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_alpha_be_reg_8431;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_blue_be_reg_8444;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_blue_be_reg_8457;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_green_be_reg_8470;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_green_be_reg_8483;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_red_be_reg_8496;
wire   [7:0] ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_red_be_reg_8509;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_2_2_3_be_reg_8522;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_alpha_8_be_reg_8535;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_alpha_51_be_reg_8548;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_alpha_13_be_reg_8561;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_alpha_15_be_reg_8574;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_alpha_22_be_reg_8587;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_alpha_0_2_3_be_reg_8600;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_alpha_28_be_reg_8613;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_alpha_39_be_reg_8626;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_2_2_3_be_reg_8639;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_blue_8_be_reg_8652;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_blue_51_be_reg_8665;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_blue_13_be_reg_8678;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_blue_15_be_reg_8691;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_blue_22_be_reg_8704;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_blue_0_2_3_be_reg_8717;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_blue_28_be_reg_8730;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_blue_39_be_reg_8743;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_2_2_3_be_reg_8756;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_green_8_be_reg_8769;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_green_51_be_reg_8782;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_green_13_be_reg_8795;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_green_15_be_reg_8808;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_green_22_be_reg_8821;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_green_0_2_3_be_reg_8834;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_green_28_be_reg_8847;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_green_39_be_reg_8860;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_2_2_3_be_reg_8873;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_red_8_be_reg_8886;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_red_51_be_reg_8899;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_red_13_be_reg_8912;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_red_15_be_reg_8925;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_red_22_be_reg_8938;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_red_0_2_3_be_reg_8951;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_red_28_be_reg_8964;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_2_2_red_39_be_reg_8977;
wire   [0:0] ap_phi_reg_pp0_iter1_finish_reading_stencil_points_be_reg_8990;
wire   [7:0] ap_phi_reg_pp0_iter1_app_input_read_times_be_reg_9003;
wire   [63:0] ap_phi_reg_pp0_iter1_num_line_be_reg_9016;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_height_idx_be_reg_9029;
wire   [7:0] ap_phi_reg_pp0_iter1_stencil_width_idx_be_reg_9042;
wire   [0:0] p_reset_1_fu_14197_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_be_reg_9055;
wire   [7:0] old_cols_buffer_0_0_red_fu_15625_p5;
wire   [7:0] old_cols_buffer_0_0_green_fu_15636_p5;
wire   [7:0] old_cols_buffer_0_0_blue_fu_15647_p5;
wire   [7:0] old_cols_buffer_0_0_alpha_fu_15658_p5;
wire   [7:0] old_cols_buffer_0_1_red_fu_15669_p5;
wire   [7:0] old_cols_buffer_0_1_green_fu_15680_p5;
wire   [7:0] old_cols_buffer_0_1_blue_fu_15691_p5;
wire   [7:0] old_cols_buffer_0_1_alpha_fu_15702_p5;
wire   [7:0] picture_chunk_0_0_red_fu_14217_p5;
wire   [7:0] picture_chunk_0_0_green_fu_14228_p5;
wire   [7:0] picture_chunk_0_0_blue_fu_14239_p5;
wire   [7:0] picture_chunk_0_0_alpha_fu_14250_p5;
wire   [7:0] old_cols_buffer_1_0_red_fu_15713_p5;
wire   [7:0] old_cols_buffer_1_0_green_fu_15724_p5;
wire   [7:0] old_cols_buffer_1_0_blue_fu_15735_p5;
wire   [7:0] old_cols_buffer_1_0_alpha_fu_15746_p5;
wire   [7:0] old_cols_buffer_1_1_red_fu_15757_p5;
wire   [7:0] old_cols_buffer_1_1_green_fu_15768_p5;
wire   [7:0] old_cols_buffer_1_1_blue_fu_15779_p5;
wire   [7:0] old_cols_buffer_1_1_alpha_fu_15790_p5;
wire   [7:0] picture_chunk_1_0_red_fu_14921_p5;
wire   [7:0] picture_chunk_1_0_green_fu_14932_p5;
wire   [7:0] picture_chunk_1_0_blue_fu_14943_p5;
wire   [7:0] picture_chunk_1_0_alpha_fu_14954_p5;
wire   [7:0] picture_chunk_0_1_red_fu_14261_p5;
wire   [7:0] picture_chunk_0_1_green_fu_14272_p5;
wire   [7:0] picture_chunk_0_1_blue_fu_14283_p5;
wire   [7:0] picture_chunk_0_1_alpha_fu_14294_p5;
wire   [7:0] picture_chunk_1_1_red_fu_14965_p5;
wire   [7:0] picture_chunk_1_1_green_fu_14976_p5;
wire   [7:0] picture_chunk_1_1_blue_fu_14987_p5;
wire   [7:0] picture_chunk_1_1_alpha_fu_14998_p5;
wire   [7:0] picture_chunk_0_2_red_fu_14305_p5;
wire   [7:0] picture_chunk_0_2_green_fu_14316_p5;
wire   [7:0] picture_chunk_0_2_blue_fu_14327_p5;
wire   [7:0] picture_chunk_0_2_alpha_fu_14338_p5;
wire   [7:0] picture_chunk_1_2_red_fu_15009_p5;
wire   [7:0] picture_chunk_1_2_green_fu_15020_p5;
wire   [7:0] picture_chunk_1_2_blue_fu_15031_p5;
wire   [7:0] picture_chunk_1_2_alpha_fu_15042_p5;
wire   [7:0] picture_chunk_0_3_red_fu_14349_p5;
wire   [7:0] picture_chunk_0_3_green_fu_14360_p5;
wire   [7:0] picture_chunk_0_3_blue_fu_14371_p5;
wire   [7:0] picture_chunk_0_3_alpha_fu_14382_p5;
wire   [7:0] picture_chunk_1_3_red_fu_15053_p5;
wire   [7:0] picture_chunk_1_3_green_fu_15064_p5;
wire   [7:0] picture_chunk_1_3_blue_fu_15075_p5;
wire   [7:0] picture_chunk_1_3_alpha_fu_15086_p5;
wire   [7:0] picture_chunk_0_4_red_fu_14393_p5;
wire   [7:0] picture_chunk_0_4_green_fu_14404_p5;
wire   [7:0] picture_chunk_0_4_blue_fu_14415_p5;
wire   [7:0] picture_chunk_0_4_alpha_fu_14426_p5;
wire   [7:0] picture_chunk_1_4_red_fu_15097_p5;
wire   [7:0] picture_chunk_1_4_green_fu_15108_p5;
wire   [7:0] picture_chunk_1_4_blue_fu_15119_p5;
wire   [7:0] picture_chunk_1_4_alpha_fu_15130_p5;
wire   [7:0] picture_chunk_0_5_red_fu_14437_p5;
wire   [7:0] picture_chunk_0_5_green_fu_14448_p5;
wire   [7:0] picture_chunk_0_5_blue_fu_14459_p5;
wire   [7:0] picture_chunk_0_5_alpha_fu_14470_p5;
wire   [7:0] picture_chunk_1_5_red_fu_15141_p5;
wire   [7:0] picture_chunk_1_5_green_fu_15152_p5;
wire   [7:0] picture_chunk_1_5_blue_fu_15163_p5;
wire   [7:0] picture_chunk_1_5_alpha_fu_15174_p5;
wire   [7:0] picture_chunk_0_6_red_fu_14481_p5;
wire   [7:0] picture_chunk_0_6_green_fu_14492_p5;
wire   [7:0] picture_chunk_0_6_blue_fu_14503_p5;
wire   [7:0] picture_chunk_0_6_alpha_fu_14514_p5;
wire   [7:0] picture_chunk_1_6_red_fu_15185_p5;
wire   [7:0] picture_chunk_1_6_green_fu_15196_p5;
wire   [7:0] picture_chunk_1_6_blue_fu_15207_p5;
wire   [7:0] picture_chunk_1_6_alpha_fu_15218_p5;
wire   [7:0] picture_chunk_0_7_red_fu_14525_p5;
wire   [7:0] picture_chunk_0_7_green_fu_14536_p5;
wire   [7:0] picture_chunk_0_7_blue_fu_14547_p5;
wire   [7:0] picture_chunk_0_7_alpha_fu_14558_p5;
wire   [7:0] picture_chunk_1_7_red_fu_15229_p5;
wire   [7:0] picture_chunk_1_7_green_fu_15240_p5;
wire   [7:0] picture_chunk_1_7_blue_fu_15251_p5;
wire   [7:0] picture_chunk_1_7_alpha_fu_15262_p5;
wire   [7:0] picture_chunk_0_8_red_fu_14569_p5;
wire   [7:0] picture_chunk_0_8_green_fu_14580_p5;
wire   [7:0] picture_chunk_0_8_blue_fu_14591_p5;
wire   [7:0] picture_chunk_0_8_alpha_fu_14602_p5;
wire   [7:0] picture_chunk_1_8_red_fu_15273_p5;
wire   [7:0] picture_chunk_1_8_green_fu_15284_p5;
wire   [7:0] picture_chunk_1_8_blue_fu_15295_p5;
wire   [7:0] picture_chunk_1_8_alpha_fu_15306_p5;
wire   [7:0] picture_chunk_0_9_red_fu_14613_p5;
wire   [7:0] picture_chunk_0_9_green_fu_14624_p5;
wire   [7:0] picture_chunk_0_9_blue_fu_14635_p5;
wire   [7:0] picture_chunk_0_9_alpha_fu_14646_p5;
wire   [7:0] picture_chunk_1_9_red_fu_15317_p5;
wire   [7:0] picture_chunk_1_9_green_fu_15328_p5;
wire   [7:0] picture_chunk_1_9_blue_fu_15339_p5;
wire   [7:0] picture_chunk_1_9_alpha_fu_15350_p5;
wire   [7:0] picture_chunk_0_10_red_fu_14657_p5;
wire   [7:0] picture_chunk_0_10_green_fu_14668_p5;
wire   [7:0] picture_chunk_0_10_blue_fu_14679_p5;
wire   [7:0] picture_chunk_0_10_alpha_fu_14690_p5;
wire   [7:0] picture_chunk_1_10_red_fu_15361_p5;
wire   [7:0] picture_chunk_1_10_green_fu_15372_p5;
wire   [7:0] picture_chunk_1_10_blue_fu_15383_p5;
wire   [7:0] picture_chunk_1_10_alpha_fu_15394_p5;
wire   [7:0] picture_chunk_0_11_red_fu_14701_p5;
wire   [7:0] picture_chunk_0_11_green_fu_14712_p5;
wire   [7:0] picture_chunk_0_11_blue_fu_14723_p5;
wire   [7:0] picture_chunk_0_11_alpha_fu_14734_p5;
wire   [7:0] picture_chunk_1_11_red_fu_15405_p5;
wire   [7:0] picture_chunk_1_11_green_fu_15416_p5;
wire   [7:0] picture_chunk_1_11_blue_fu_15427_p5;
wire   [7:0] picture_chunk_1_11_alpha_fu_15438_p5;
wire   [7:0] picture_chunk_0_12_red_fu_14745_p5;
wire   [7:0] picture_chunk_0_12_green_fu_14756_p5;
wire   [7:0] picture_chunk_0_12_blue_fu_14767_p5;
wire   [7:0] picture_chunk_0_12_alpha_fu_14778_p5;
wire   [7:0] picture_chunk_1_12_red_fu_15449_p5;
wire   [7:0] picture_chunk_1_12_green_fu_15460_p5;
wire   [7:0] picture_chunk_1_12_blue_fu_15471_p5;
wire   [7:0] picture_chunk_1_12_alpha_fu_15482_p5;
wire   [7:0] picture_chunk_0_13_red_fu_14789_p5;
wire   [7:0] picture_chunk_0_13_green_fu_14800_p5;
wire   [7:0] picture_chunk_0_13_blue_fu_14811_p5;
wire   [7:0] picture_chunk_0_13_alpha_fu_14822_p5;
wire   [7:0] picture_chunk_1_13_red_fu_15493_p5;
wire   [7:0] picture_chunk_1_13_green_fu_15504_p5;
wire   [7:0] picture_chunk_1_13_blue_fu_15515_p5;
wire   [7:0] picture_chunk_1_13_alpha_fu_15526_p5;
wire   [7:0] picture_chunk_0_14_red_fu_14833_p5;
wire   [7:0] picture_chunk_0_14_green_fu_14844_p5;
wire   [7:0] picture_chunk_0_14_blue_fu_14855_p5;
wire   [7:0] picture_chunk_0_14_alpha_fu_14866_p5;
wire   [7:0] picture_chunk_1_14_red_fu_15537_p5;
wire   [7:0] picture_chunk_1_14_green_fu_15548_p5;
wire   [7:0] picture_chunk_1_14_blue_fu_15559_p5;
wire   [7:0] picture_chunk_1_14_alpha_fu_15570_p5;
wire   [7:0] picture_chunk_0_15_red_fu_14877_p5;
wire   [7:0] picture_chunk_0_15_green_fu_14888_p5;
wire   [7:0] picture_chunk_0_15_blue_fu_14899_p5;
wire   [7:0] picture_chunk_0_15_alpha_fu_14910_p5;
wire   [7:0] picture_chunk_1_15_red_fu_15581_p5;
wire   [7:0] picture_chunk_1_15_green_fu_15592_p5;
wire   [7:0] picture_chunk_1_15_blue_fu_15603_p5;
wire   [7:0] picture_chunk_1_15_alpha_fu_15614_p5;
wire   [63:0] tmp_11_fu_10624_p1;
wire   [63:0] tmp_21_fu_10856_p1;
wire   [63:0] tmp_31_fu_13556_p1;
reg    app_input_data_V_len0_update;
wire   [0:0] grp_nbread_fu_1306_p4_0;
reg    app_output_data_V_len1_update;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] prev_points_input_data_red_1_fu_1258;
reg   [7:0] prev_points_input_data_red_s_fu_1262;
reg   [7:0] prev_points_input_data_green_1_fu_1266;
reg   [7:0] prev_points_input_data_green_s_fu_1270;
reg   [7:0] prev_points_input_data_blue_1_fu_1274;
reg   [7:0] prev_points_input_data_blue_s_fu_1278;
reg   [7:0] prev_points_input_data_alpha_1_fu_1282;
reg   [7:0] prev_points_input_data_alpha_s_fu_1286;
reg   [31:0] reset_cnt_fu_1290;
wire   [31:0] p_s_fu_14204_p3;
wire   [0:0] sel_tmp1_fu_9073_p2;
wire   [0:0] sel_tmp2_fu_9079_p2;
wire   [0:0] sel_tmp3_fu_9109_p2;
wire   [0:0] sel_tmp5_fu_9115_p2;
wire   [0:0] tmp1_fu_9121_p2;
wire   [0:0] sel_tmp6_fu_9127_p2;
wire   [0:0] sel_tmp9_fu_9140_p2;
wire   [0:0] sel_tmp8_fu_9146_p2;
wire   [7:0] sel_tmp7_fu_9132_p3;
wire   [0:0] sel_tmp12_fu_9159_p2;
wire   [7:0] sel_tmp10_fu_9151_p3;
wire   [0:0] sel_tmp14_fu_9172_p2;
wire   [7:0] sel_tmp13_fu_9164_p3;
wire   [0:0] sel_tmp16_fu_9185_p2;
wire   [7:0] sel_tmp15_fu_9177_p3;
wire   [1:0] tmp_23_fu_9198_p2;
wire   [0:0] tmp_28_fu_9204_p2;
wire   [7:0] sel_tmp17_fu_9190_p3;
wire   [0:0] sel_tmp19_fu_9218_p2;
wire   [0:0] sel_tmp20_fu_9224_p2;
wire   [7:0] sel_tmp18_fu_9210_p3;
wire   [0:0] sel_tmp22_fu_9237_p2;
wire   [7:0] sel_tmp21_fu_9229_p3;
wire   [7:0] sel_tmp23_fu_9250_p3;
wire   [7:0] sel_tmp24_fu_9258_p3;
wire   [7:0] sel_tmp25_fu_9266_p3;
wire   [7:0] sel_tmp26_fu_9290_p3;
wire   [7:0] sel_tmp27_fu_9298_p3;
wire   [7:0] sel_tmp28_fu_9306_p3;
wire   [7:0] sel_tmp29_fu_9314_p3;
wire   [7:0] sel_tmp30_fu_9322_p3;
wire   [7:0] sel_tmp31_fu_9338_p3;
wire   [7:0] sel_tmp32_fu_9346_p3;
wire   [7:0] sel_tmp33_fu_9354_p3;
wire   [7:0] sel_tmp34_fu_9362_p3;
wire   [7:0] sel_tmp35_fu_9378_p3;
wire   [7:0] sel_tmp36_fu_9394_p3;
wire   [7:0] sel_tmp37_fu_9402_p3;
wire   [7:0] sel_tmp38_fu_9410_p3;
wire   [7:0] sel_tmp39_fu_9418_p3;
wire   [7:0] sel_tmp40_fu_9426_p3;
wire   [7:0] sel_tmp41_fu_9434_p3;
wire   [7:0] sel_tmp42_fu_9442_p3;
wire   [7:0] sel_tmp43_fu_9458_p3;
wire   [7:0] sel_tmp44_fu_9466_p3;
wire   [7:0] sel_tmp45_fu_9474_p3;
wire   [7:0] sel_tmp46_fu_9482_p3;
wire   [7:0] sel_tmp47_fu_9490_p3;
wire   [7:0] sel_tmp48_fu_9498_p3;
wire   [7:0] sel_tmp49_fu_9514_p3;
wire   [7:0] sel_tmp50_fu_9522_p3;
wire   [7:0] sel_tmp51_fu_9538_p3;
wire   [7:0] sel_tmp52_fu_9546_p3;
wire   [7:0] sel_tmp53_fu_9554_p3;
wire   [7:0] sel_tmp54_fu_9562_p3;
wire   [7:0] sel_tmp55_fu_9570_p3;
wire   [7:0] sel_tmp56_fu_9578_p3;
wire   [7:0] sel_tmp57_fu_9586_p3;
wire   [7:0] sel_tmp58_fu_9602_p3;
wire   [7:0] sel_tmp59_fu_9610_p3;
wire   [7:0] sel_tmp60_fu_9618_p3;
wire   [7:0] sel_tmp61_fu_9642_p3;
wire   [7:0] sel_tmp62_fu_9650_p3;
wire   [7:0] sel_tmp63_fu_9658_p3;
wire   [7:0] sel_tmp64_fu_9666_p3;
wire   [7:0] sel_tmp65_fu_9674_p3;
wire   [7:0] sel_tmp66_fu_9690_p3;
wire   [7:0] sel_tmp67_fu_9698_p3;
wire   [7:0] sel_tmp68_fu_9706_p3;
wire   [7:0] sel_tmp69_fu_9714_p3;
wire   [7:0] sel_tmp70_fu_9730_p3;
wire   [7:0] sel_tmp71_fu_9746_p3;
wire   [7:0] sel_tmp72_fu_9754_p3;
wire   [7:0] sel_tmp73_fu_9762_p3;
wire   [7:0] sel_tmp74_fu_9770_p3;
wire   [7:0] sel_tmp75_fu_9778_p3;
wire   [7:0] sel_tmp76_fu_9786_p3;
wire   [7:0] sel_tmp77_fu_9794_p3;
wire   [7:0] sel_tmp78_fu_9810_p3;
wire   [7:0] sel_tmp79_fu_9818_p3;
wire   [7:0] sel_tmp80_fu_9826_p3;
wire   [7:0] sel_tmp81_fu_9834_p3;
wire   [7:0] sel_tmp82_fu_9842_p3;
wire   [7:0] sel_tmp83_fu_9850_p3;
wire   [7:0] sel_tmp84_fu_9866_p3;
wire   [7:0] sel_tmp85_fu_9874_p3;
wire   [7:0] sel_tmp86_fu_9890_p3;
wire   [7:0] sel_tmp87_fu_9898_p3;
wire   [7:0] sel_tmp88_fu_9906_p3;
wire   [7:0] sel_tmp89_fu_9914_p3;
wire   [7:0] sel_tmp90_fu_9922_p3;
wire   [7:0] sel_tmp91_fu_9930_p3;
wire   [7:0] sel_tmp92_fu_9938_p3;
wire   [7:0] sel_tmp93_fu_9954_p3;
wire   [7:0] sel_tmp94_fu_9962_p3;
wire   [7:0] sel_tmp95_fu_9970_p3;
wire   [7:0] sel_tmp96_fu_9994_p3;
wire   [7:0] sel_tmp97_fu_10002_p3;
wire   [7:0] sel_tmp98_fu_10010_p3;
wire   [7:0] sel_tmp99_fu_10018_p3;
wire   [7:0] sel_tmp100_fu_10026_p3;
wire   [7:0] sel_tmp101_fu_10042_p3;
wire   [7:0] sel_tmp102_fu_10050_p3;
wire   [7:0] sel_tmp103_fu_10058_p3;
wire   [7:0] sel_tmp104_fu_10066_p3;
wire   [7:0] sel_tmp105_fu_10082_p3;
wire   [7:0] sel_tmp106_fu_10098_p3;
wire   [7:0] sel_tmp107_fu_10106_p3;
wire   [7:0] sel_tmp108_fu_10114_p3;
wire   [7:0] sel_tmp109_fu_10122_p3;
wire   [7:0] sel_tmp110_fu_10130_p3;
wire   [7:0] sel_tmp111_fu_10138_p3;
wire   [7:0] sel_tmp112_fu_10146_p3;
wire   [7:0] sel_tmp113_fu_10162_p3;
wire   [7:0] sel_tmp114_fu_10170_p3;
wire   [7:0] sel_tmp115_fu_10178_p3;
wire   [7:0] sel_tmp116_fu_10186_p3;
wire   [7:0] sel_tmp117_fu_10194_p3;
wire   [7:0] sel_tmp118_fu_10202_p3;
wire   [7:0] sel_tmp119_fu_10218_p3;
wire   [7:0] sel_tmp120_fu_10226_p3;
wire   [7:0] sel_tmp121_fu_10242_p3;
wire   [7:0] sel_tmp122_fu_10250_p3;
wire   [7:0] sel_tmp123_fu_10258_p3;
wire   [7:0] sel_tmp124_fu_10266_p3;
wire   [7:0] sel_tmp125_fu_10274_p3;
wire   [7:0] sel_tmp126_fu_10282_p3;
wire   [7:0] sel_tmp127_fu_10290_p3;
wire   [7:0] sel_tmp128_fu_10306_p3;
wire   [7:0] sel_tmp129_fu_10314_p3;
wire   [7:0] sel_tmp130_fu_10322_p3;
wire   [7:0] sel_tmp131_fu_10346_p3;
wire   [7:0] sel_tmp132_fu_10354_p3;
wire   [7:0] sel_tmp133_fu_10362_p3;
wire   [7:0] sel_tmp134_fu_10370_p3;
wire   [7:0] sel_tmp135_fu_10378_p3;
wire   [7:0] sel_tmp136_fu_10394_p3;
wire   [7:0] sel_tmp137_fu_10402_p3;
wire   [7:0] sel_tmp138_fu_10410_p3;
wire   [7:0] sel_tmp139_fu_10418_p3;
wire   [7:0] sel_tmp140_fu_10434_p3;
wire   [7:0] sel_tmp141_fu_10450_p3;
wire   [7:0] sel_tmp142_fu_10458_p3;
wire   [7:0] sel_tmp143_fu_10466_p3;
wire   [7:0] sel_tmp144_fu_10474_p3;
wire   [7:0] sel_tmp145_fu_10482_p3;
wire   [7:0] sel_tmp146_fu_10490_p3;
wire   [7:0] sel_tmp147_fu_10498_p3;
wire   [7:0] sel_tmp148_fu_10514_p3;
wire   [7:0] sel_tmp149_fu_10522_p3;
wire   [7:0] sel_tmp150_fu_10530_p3;
wire   [7:0] sel_tmp151_fu_10538_p3;
wire   [7:0] sel_tmp152_fu_10546_p3;
wire   [7:0] sel_tmp153_fu_10554_p3;
wire   [7:0] sel_tmp154_fu_10570_p3;
wire   [7:0] sel_tmp155_fu_10578_p3;
wire   [1:0] tmp_53_fu_11293_p1;
wire   [1:0] tmp_56_fu_11297_p1;
wire   [0:0] sel_tmp157_fu_11307_p2;
wire   [0:0] sel_tmp158_fu_11313_p2;
wire   [0:0] sel_tmp165_fu_11337_p2;
wire   [0:0] sel_tmp166_fu_11343_p2;
wire   [1:0] tmp_52_fu_11355_p2;
wire   [7:0] app_input_read_times_2_fu_11389_p2;
wire   [63:0] num_line_1_fu_11401_p2;
wire   [0:0] tmp_49_fu_11407_p2;
wire   [0:0] tmp_48_fu_11395_p2;
wire   [63:0] p_1_fu_11413_p3;
wire   [0:0] sel_tmp159_fu_11467_p2;
wire   [7:0] stencil_2_0_red_fu_11437_p4;
wire   [0:0] sel_tmp161_fu_11479_p2;
wire   [7:0] stencil_2_2_red_fu_11471_p3;
wire   [0:0] sel_tmp163_fu_11491_p2;
wire   [7:0] stencil_2_2_red_1_fu_11483_p3;
wire   [0:0] sel_tmp164_fu_11503_p2;
wire   [7:0] stencil_2_2_red_2_fu_11495_p3;
wire   [0:0] sel_tmp168_fu_11515_p2;
wire   [7:0] stencil_2_2_red_3_fu_11507_p3;
wire   [7:0] stencil_2_2_red_4_fu_11519_p3;
wire   [0:0] sel_tmp170_fu_11534_p2;
wire   [7:0] stencil_2_2_red_5_fu_11527_p3;
wire   [0:0] sel_tmp171_fu_11546_p2;
wire   [7:0] stencil_2_2_red_6_fu_11538_p3;
wire   [7:0] stencil_2_2_red_9_fu_11560_p3;
wire   [7:0] stencil_2_2_red_10_fu_11568_p3;
wire   [7:0] stencil_2_2_red_11_fu_11575_p3;
wire   [7:0] stencil_2_2_red_16_fu_11603_p3;
wire   [7:0] stencil_2_2_red_17_fu_11611_p3;
wire   [7:0] stencil_2_2_red_18_fu_11619_p3;
wire   [7:0] stencil_2_2_red_19_fu_11627_p3;
wire   [7:0] stencil_2_2_red_20_fu_11634_p3;
wire   [7:0] stencil_2_2_red_23_fu_11652_p3;
wire   [7:0] stencil_2_2_red_24_fu_11660_p3;
wire   [7:0] stencil_2_2_red_25_fu_11668_p3;
wire   [7:0] stencil_2_2_red_26_fu_11675_p3;
wire   [7:0] stencil_2_2_red_29_fu_11693_p3;
wire   [7:0] stencil_2_2_red_31_fu_11711_p3;
wire   [7:0] stencil_2_2_red_32_fu_11719_p3;
wire   [7:0] stencil_2_2_red_33_fu_11727_p3;
wire   [7:0] stencil_2_2_red_34_fu_11735_p3;
wire   [7:0] stencil_2_2_red_35_fu_11743_p3;
wire   [7:0] stencil_2_2_red_36_fu_11751_p3;
wire   [7:0] stencil_2_2_red_37_fu_11758_p3;
wire   [7:0] stencil_2_2_red_42_fu_11776_p3;
wire   [7:0] stencil_2_2_red_43_fu_11784_p3;
wire   [7:0] stencil_2_2_red_44_fu_11792_p3;
wire   [7:0] stencil_2_2_red_45_fu_11800_p3;
wire   [7:0] stencil_2_2_red_46_fu_11808_p3;
wire   [7:0] stencil_2_2_red_47_fu_11815_p3;
wire   [7:0] stencil_2_2_red_49_fu_11833_p3;
wire   [7:0] stencil_2_2_red_50_fu_11840_p3;
wire   [7:0] stencil_2_0_green_fu_11446_p4;
wire   [7:0] stencil_2_2_green_fu_11858_p3;
wire   [7:0] stencil_2_2_green_1_fu_11866_p3;
wire   [7:0] stencil_2_2_green_2_fu_11874_p3;
wire   [7:0] stencil_2_2_green_3_fu_11882_p3;
wire   [7:0] stencil_2_2_green_4_fu_11890_p3;
wire   [7:0] stencil_2_2_green_5_fu_11898_p3;
wire   [7:0] stencil_2_2_green_6_fu_11905_p3;
wire   [7:0] stencil_2_2_green_9_fu_11923_p3;
wire   [7:0] stencil_2_2_green_10_fu_11931_p3;
wire   [7:0] stencil_2_2_green_11_fu_11938_p3;
wire   [7:0] stencil_2_2_green_16_fu_11966_p3;
wire   [7:0] stencil_2_2_green_17_fu_11974_p3;
wire   [7:0] stencil_2_2_green_18_fu_11982_p3;
wire   [7:0] stencil_2_2_green_19_fu_11990_p3;
wire   [7:0] stencil_2_2_green_20_fu_11997_p3;
wire   [7:0] stencil_2_2_green_23_fu_12015_p3;
wire   [7:0] stencil_2_2_green_24_fu_12023_p3;
wire   [7:0] stencil_2_2_green_25_fu_12031_p3;
wire   [7:0] stencil_2_2_green_26_fu_12038_p3;
wire   [7:0] stencil_2_2_green_29_fu_12056_p3;
wire   [7:0] stencil_2_2_green_31_fu_12074_p3;
wire   [7:0] stencil_2_2_green_32_fu_12082_p3;
wire   [7:0] stencil_2_2_green_33_fu_12090_p3;
wire   [7:0] stencil_2_2_green_34_fu_12098_p3;
wire   [7:0] stencil_2_2_green_35_fu_12106_p3;
wire   [7:0] stencil_2_2_green_36_fu_12114_p3;
wire   [7:0] stencil_2_2_green_37_fu_12121_p3;
wire   [7:0] stencil_2_2_green_42_fu_12139_p3;
wire   [7:0] stencil_2_2_green_43_fu_12147_p3;
wire   [7:0] stencil_2_2_green_44_fu_12155_p3;
wire   [7:0] stencil_2_2_green_45_fu_12163_p3;
wire   [7:0] stencil_2_2_green_46_fu_12171_p3;
wire   [7:0] stencil_2_2_green_47_fu_12178_p3;
wire   [7:0] stencil_2_2_green_49_fu_12196_p3;
wire   [7:0] stencil_2_2_green_50_fu_12203_p3;
wire   [7:0] stencil_2_0_blue_fu_11455_p4;
wire   [7:0] stencil_2_2_blue_fu_12221_p3;
wire   [7:0] stencil_2_2_blue_1_fu_12229_p3;
wire   [7:0] stencil_2_2_blue_2_fu_12237_p3;
wire   [7:0] stencil_2_2_blue_3_fu_12245_p3;
wire   [7:0] stencil_2_2_blue_4_fu_12253_p3;
wire   [7:0] stencil_2_2_blue_5_fu_12261_p3;
wire   [7:0] stencil_2_2_blue_6_fu_12268_p3;
wire   [7:0] stencil_2_2_blue_9_fu_12286_p3;
wire   [7:0] stencil_2_2_blue_10_fu_12294_p3;
wire   [7:0] stencil_2_2_blue_11_fu_12301_p3;
wire   [7:0] stencil_2_2_blue_16_fu_12329_p3;
wire   [7:0] stencil_2_2_blue_17_fu_12337_p3;
wire   [7:0] stencil_2_2_blue_18_fu_12345_p3;
wire   [7:0] stencil_2_2_blue_19_fu_12353_p3;
wire   [7:0] stencil_2_2_blue_20_fu_12360_p3;
wire   [7:0] stencil_2_2_blue_23_fu_12378_p3;
wire   [7:0] stencil_2_2_blue_24_fu_12386_p3;
wire   [7:0] stencil_2_2_blue_25_fu_12394_p3;
wire   [7:0] stencil_2_2_blue_26_fu_12401_p3;
wire   [7:0] stencil_2_2_blue_29_fu_12419_p3;
wire   [7:0] stencil_2_2_blue_31_fu_12437_p3;
wire   [7:0] stencil_2_2_blue_32_fu_12445_p3;
wire   [7:0] stencil_2_2_blue_33_fu_12453_p3;
wire   [7:0] stencil_2_2_blue_34_fu_12461_p3;
wire   [7:0] stencil_2_2_blue_35_fu_12469_p3;
wire   [7:0] stencil_2_2_blue_36_fu_12477_p3;
wire   [7:0] stencil_2_2_blue_37_fu_12484_p3;
wire   [7:0] stencil_2_2_blue_42_fu_12502_p3;
wire   [7:0] stencil_2_2_blue_43_fu_12510_p3;
wire   [7:0] stencil_2_2_blue_44_fu_12518_p3;
wire   [7:0] stencil_2_2_blue_45_fu_12526_p3;
wire   [7:0] stencil_2_2_blue_46_fu_12534_p3;
wire   [7:0] stencil_2_2_blue_47_fu_12541_p3;
wire   [7:0] stencil_2_2_blue_49_fu_12559_p3;
wire   [7:0] stencil_2_2_blue_50_fu_12566_p3;
wire   [7:0] stencil_2_0_alpha_fu_11464_p1;
wire   [7:0] stencil_2_2_alpha_fu_12584_p3;
wire   [7:0] stencil_2_2_alpha_1_fu_12592_p3;
wire   [7:0] stencil_2_2_alpha_2_fu_12600_p3;
wire   [7:0] stencil_2_2_alpha_3_fu_12608_p3;
wire   [7:0] stencil_2_2_alpha_4_fu_12616_p3;
wire   [7:0] stencil_2_2_alpha_5_fu_12624_p3;
wire   [7:0] stencil_2_2_alpha_6_fu_12631_p3;
wire   [7:0] stencil_2_2_alpha_9_fu_12649_p3;
wire   [7:0] stencil_2_2_alpha_10_fu_12657_p3;
wire   [7:0] stencil_2_2_alpha_11_fu_12664_p3;
wire   [7:0] stencil_2_2_alpha_16_fu_12692_p3;
wire   [7:0] stencil_2_2_alpha_17_fu_12700_p3;
wire   [7:0] stencil_2_2_alpha_18_fu_12708_p3;
wire   [7:0] stencil_2_2_alpha_19_fu_12716_p3;
wire   [7:0] stencil_2_2_alpha_20_fu_12723_p3;
wire   [7:0] stencil_2_2_alpha_23_fu_12741_p3;
wire   [7:0] stencil_2_2_alpha_24_fu_12749_p3;
wire   [7:0] stencil_2_2_alpha_25_fu_12757_p3;
wire   [7:0] stencil_2_2_alpha_26_fu_12764_p3;
wire   [7:0] stencil_2_2_alpha_29_fu_12782_p3;
wire   [7:0] stencil_2_2_alpha_31_fu_12800_p3;
wire   [7:0] stencil_2_2_alpha_32_fu_12808_p3;
wire   [7:0] stencil_2_2_alpha_33_fu_12816_p3;
wire   [7:0] stencil_2_2_alpha_34_fu_12824_p3;
wire   [7:0] stencil_2_2_alpha_35_fu_12832_p3;
wire   [7:0] stencil_2_2_alpha_36_fu_12840_p3;
wire   [7:0] stencil_2_2_alpha_37_fu_12847_p3;
wire   [7:0] stencil_2_2_alpha_42_fu_12865_p3;
wire   [7:0] stencil_2_2_alpha_43_fu_12873_p3;
wire   [7:0] stencil_2_2_alpha_44_fu_12881_p3;
wire   [7:0] stencil_2_2_alpha_45_fu_12889_p3;
wire   [7:0] stencil_2_2_alpha_46_fu_12897_p3;
wire   [7:0] stencil_2_2_alpha_47_fu_12904_p3;
wire   [7:0] stencil_2_2_alpha_49_fu_12922_p3;
wire   [7:0] stencil_2_2_alpha_50_fu_12929_p3;
wire   [7:0] tmp_33_fu_13552_p1;
wire   [1:0] tmp_36_fu_13782_p1;
wire   [0:0] tmp_35_fu_13776_p2;
wire   [1:0] tmp_37_fu_13786_p2;
wire   [7:0] index_1_1_fu_13800_p2;
wire   [0:0] tmp_77_1_fu_13806_p2;
wire   [1:0] tmp_40_fu_13812_p2;
wire   [7:0] index_1_2_fu_13826_p2;
wire   [0:0] tmp_77_2_fu_13832_p2;
wire   [1:0] tmp_43_fu_13838_p2;
wire   [31:0] reset_cnt_1_fu_14179_p2;
wire   [0:0] tmp_29_fu_14185_p2;
wire   [0:0] not_s_fu_14191_p2;
wire  signed [7:0] pc_red_1_0_0_2_fu_16001_p0;
wire  signed [7:0] pc_red_1_0_0_2_fu_16001_p1;
wire  signed [7:0] pc_green_1_0_0_2_fu_16007_p0;
wire  signed [7:0] pc_green_1_0_0_2_fu_16007_p1;
wire  signed [7:0] pc_blue_1_0_0_2_fu_16013_p0;
wire  signed [7:0] pc_blue_1_0_0_2_fu_16013_p1;
wire  signed [7:0] pc_alpha_1_0_0_2_fu_16019_p0;
wire  signed [7:0] pc_alpha_1_0_0_2_fu_16019_p1;
wire  signed [7:0] pc_red_1_0_0_2_1_fu_16069_p0;
wire  signed [7:0] pc_red_1_0_0_2_1_fu_16069_p1;
wire  signed [7:0] pc_green_1_0_0_2_1_fu_16075_p0;
wire  signed [7:0] pc_green_1_0_0_2_1_fu_16075_p1;
wire  signed [7:0] pc_blue_1_0_0_2_1_fu_16081_p0;
wire  signed [7:0] pc_blue_1_0_0_2_1_fu_16081_p1;
wire  signed [7:0] pc_alpha_1_0_0_2_1_fu_16087_p0;
wire  signed [7:0] pc_alpha_1_0_0_2_1_fu_16087_p1;
wire  signed [7:0] pc_red_0_0_2_2_fu_16137_p0;
wire  signed [7:0] pc_red_0_0_2_2_fu_16137_p1;
wire  signed [7:0] pc_green_0_0_2_2_fu_16143_p0;
wire  signed [7:0] pc_green_0_0_2_2_fu_16143_p1;
wire  signed [7:0] pc_blue_0_0_2_2_fu_16149_p0;
wire  signed [7:0] pc_blue_0_0_2_2_fu_16149_p1;
wire  signed [7:0] pc_alpha_0_0_2_2_fu_16155_p0;
wire  signed [7:0] pc_alpha_0_0_2_2_fu_16155_p1;
wire  signed [7:0] pc_red_1_0_1_2_fu_16197_p0;
wire  signed [7:0] pc_red_1_0_1_2_fu_16197_p1;
wire  signed [7:0] pc_green_1_0_1_2_fu_16203_p0;
wire  signed [7:0] pc_green_1_0_1_2_fu_16203_p1;
wire  signed [7:0] pc_blue_1_0_1_2_fu_16209_p0;
wire  signed [7:0] pc_blue_1_0_1_2_fu_16209_p1;
wire  signed [7:0] pc_alpha_1_0_1_2_fu_16215_p0;
wire  signed [7:0] pc_alpha_1_0_1_2_fu_16215_p1;
wire  signed [7:0] pc_red_0_1_2_1_fu_16233_p0;
wire  signed [7:0] pc_red_0_1_2_1_fu_16233_p1;
wire  signed [7:0] pc_green_0_1_2_1_fu_16239_p0;
wire  signed [7:0] pc_green_0_1_2_1_fu_16239_p1;
wire  signed [7:0] pc_blue_0_1_2_1_fu_16245_p0;
wire  signed [7:0] pc_blue_0_1_2_1_fu_16245_p1;
wire  signed [7:0] pc_alpha_0_1_2_1_fu_16251_p0;
wire  signed [7:0] pc_alpha_0_1_2_1_fu_16251_p1;
wire  signed [7:0] pc_red_0_1_2_2_fu_16285_p0;
wire  signed [7:0] pc_red_0_1_2_2_fu_16285_p1;
wire  signed [7:0] pc_green_0_1_2_2_fu_16291_p0;
wire  signed [7:0] pc_green_0_1_2_2_fu_16291_p1;
wire  signed [7:0] pc_blue_0_1_2_2_fu_16297_p0;
wire  signed [7:0] pc_blue_0_1_2_2_fu_16297_p1;
wire  signed [7:0] pc_alpha_0_1_2_2_fu_16303_p0;
wire  signed [7:0] pc_alpha_0_1_2_2_fu_16303_p1;
wire  signed [7:0] pc_red_0_2_2_fu_16345_p0;
wire  signed [7:0] pc_red_0_2_2_fu_16345_p1;
wire  signed [7:0] pc_green_0_2_2_fu_16351_p0;
wire  signed [7:0] pc_green_0_2_2_fu_16351_p1;
wire  signed [7:0] pc_blue_0_2_2_fu_16357_p0;
wire  signed [7:0] pc_blue_0_2_2_fu_16357_p1;
wire  signed [7:0] pc_alpha_0_2_2_fu_16363_p0;
wire  signed [7:0] pc_alpha_0_2_2_fu_16363_p1;
wire  signed [7:0] pc_red_0_2_2_1_fu_16381_p0;
wire  signed [7:0] pc_red_0_2_2_1_fu_16381_p1;
wire  signed [7:0] pc_green_0_2_2_1_fu_16387_p0;
wire  signed [7:0] pc_green_0_2_2_1_fu_16387_p1;
wire  signed [7:0] pc_blue_0_2_2_1_fu_16393_p0;
wire  signed [7:0] pc_blue_0_2_2_1_fu_16393_p1;
wire  signed [7:0] pc_alpha_0_2_2_1_fu_16399_p0;
wire  signed [7:0] pc_alpha_0_2_2_1_fu_16399_p1;
wire  signed [7:0] pc_red_0_2_2_2_fu_16433_p0;
wire  signed [7:0] pc_red_0_2_2_2_fu_16433_p1;
wire  signed [7:0] pc_green_0_2_2_2_fu_16439_p0;
wire  signed [7:0] pc_green_0_2_2_2_fu_16439_p1;
wire  signed [7:0] pc_blue_0_2_2_2_fu_16445_p0;
wire  signed [7:0] pc_blue_0_2_2_2_fu_16445_p1;
wire  signed [7:0] pc_alpha_0_2_2_2_fu_16451_p0;
wire  signed [7:0] pc_alpha_0_2_2_2_fu_16451_p1;
wire  signed [7:0] pc_red_0_3_2_fu_16493_p0;
wire  signed [7:0] pc_red_0_3_2_fu_16493_p1;
wire  signed [7:0] pc_green_0_3_2_fu_16499_p0;
wire  signed [7:0] pc_green_0_3_2_fu_16499_p1;
wire  signed [7:0] pc_blue_0_3_2_fu_16505_p0;
wire  signed [7:0] pc_blue_0_3_2_fu_16505_p1;
wire  signed [7:0] pc_alpha_0_3_2_fu_16511_p0;
wire  signed [7:0] pc_alpha_0_3_2_fu_16511_p1;
wire  signed [7:0] pc_red_0_3_2_1_fu_16529_p0;
wire  signed [7:0] pc_red_0_3_2_1_fu_16529_p1;
wire  signed [7:0] pc_green_0_3_2_1_fu_16535_p0;
wire  signed [7:0] pc_green_0_3_2_1_fu_16535_p1;
wire  signed [7:0] pc_blue_0_3_2_1_fu_16541_p0;
wire  signed [7:0] pc_blue_0_3_2_1_fu_16541_p1;
wire  signed [7:0] pc_alpha_0_3_2_1_fu_16547_p0;
wire  signed [7:0] pc_alpha_0_3_2_1_fu_16547_p1;
wire  signed [7:0] pc_red_0_3_2_2_fu_16581_p0;
wire  signed [7:0] pc_red_0_3_2_2_fu_16581_p1;
wire  signed [7:0] pc_green_0_3_2_2_fu_16587_p0;
wire  signed [7:0] pc_green_0_3_2_2_fu_16587_p1;
wire  signed [7:0] pc_blue_0_3_2_2_fu_16593_p0;
wire  signed [7:0] pc_blue_0_3_2_2_fu_16593_p1;
wire  signed [7:0] pc_alpha_0_3_2_2_fu_16599_p0;
wire  signed [7:0] pc_alpha_0_3_2_2_fu_16599_p1;
wire  signed [7:0] pc_red_0_4_2_fu_16641_p0;
wire  signed [7:0] pc_red_0_4_2_fu_16641_p1;
wire  signed [7:0] pc_green_0_4_2_fu_16647_p0;
wire  signed [7:0] pc_green_0_4_2_fu_16647_p1;
wire  signed [7:0] pc_blue_0_4_2_fu_16653_p0;
wire  signed [7:0] pc_blue_0_4_2_fu_16653_p1;
wire  signed [7:0] pc_alpha_0_4_2_fu_16659_p0;
wire  signed [7:0] pc_alpha_0_4_2_fu_16659_p1;
wire  signed [7:0] pc_red_0_4_2_1_fu_16677_p0;
wire  signed [7:0] pc_red_0_4_2_1_fu_16677_p1;
wire  signed [7:0] pc_green_0_4_2_1_fu_16683_p0;
wire  signed [7:0] pc_green_0_4_2_1_fu_16683_p1;
wire  signed [7:0] pc_blue_0_4_2_1_fu_16689_p0;
wire  signed [7:0] pc_blue_0_4_2_1_fu_16689_p1;
wire  signed [7:0] pc_alpha_0_4_2_1_fu_16695_p0;
wire  signed [7:0] pc_alpha_0_4_2_1_fu_16695_p1;
wire  signed [7:0] pc_red_0_4_2_2_fu_16729_p0;
wire  signed [7:0] pc_red_0_4_2_2_fu_16729_p1;
wire  signed [7:0] pc_green_0_4_2_2_fu_16735_p0;
wire  signed [7:0] pc_green_0_4_2_2_fu_16735_p1;
wire  signed [7:0] pc_blue_0_4_2_2_fu_16741_p0;
wire  signed [7:0] pc_blue_0_4_2_2_fu_16741_p1;
wire  signed [7:0] pc_alpha_0_4_2_2_fu_16747_p0;
wire  signed [7:0] pc_alpha_0_4_2_2_fu_16747_p1;
wire  signed [7:0] pc_red_0_5_2_fu_16789_p0;
wire  signed [7:0] pc_red_0_5_2_fu_16789_p1;
wire  signed [7:0] pc_green_0_5_2_fu_16795_p0;
wire  signed [7:0] pc_green_0_5_2_fu_16795_p1;
wire  signed [7:0] pc_blue_0_5_2_fu_16801_p0;
wire  signed [7:0] pc_blue_0_5_2_fu_16801_p1;
wire  signed [7:0] pc_alpha_0_5_2_fu_16807_p0;
wire  signed [7:0] pc_alpha_0_5_2_fu_16807_p1;
wire  signed [7:0] pc_red_0_5_2_1_fu_16825_p0;
wire  signed [7:0] pc_red_0_5_2_1_fu_16825_p1;
wire  signed [7:0] pc_green_0_5_2_1_fu_16831_p0;
wire  signed [7:0] pc_green_0_5_2_1_fu_16831_p1;
wire  signed [7:0] pc_blue_0_5_2_1_fu_16837_p0;
wire  signed [7:0] pc_blue_0_5_2_1_fu_16837_p1;
wire  signed [7:0] pc_alpha_0_5_2_1_fu_16843_p0;
wire  signed [7:0] pc_alpha_0_5_2_1_fu_16843_p1;
wire  signed [7:0] pc_red_0_5_2_2_fu_16877_p0;
wire  signed [7:0] pc_red_0_5_2_2_fu_16877_p1;
wire  signed [7:0] pc_green_0_5_2_2_fu_16883_p0;
wire  signed [7:0] pc_green_0_5_2_2_fu_16883_p1;
wire  signed [7:0] pc_blue_0_5_2_2_fu_16889_p0;
wire  signed [7:0] pc_blue_0_5_2_2_fu_16889_p1;
wire  signed [7:0] pc_alpha_0_5_2_2_fu_16895_p0;
wire  signed [7:0] pc_alpha_0_5_2_2_fu_16895_p1;
wire  signed [7:0] pc_red_0_6_2_fu_16937_p0;
wire  signed [7:0] pc_red_0_6_2_fu_16937_p1;
wire  signed [7:0] pc_green_0_6_2_fu_16943_p0;
wire  signed [7:0] pc_green_0_6_2_fu_16943_p1;
wire  signed [7:0] pc_blue_0_6_2_fu_16949_p0;
wire  signed [7:0] pc_blue_0_6_2_fu_16949_p1;
wire  signed [7:0] pc_alpha_0_6_2_fu_16955_p0;
wire  signed [7:0] pc_alpha_0_6_2_fu_16955_p1;
wire  signed [7:0] pc_red_0_6_2_1_fu_16973_p0;
wire  signed [7:0] pc_red_0_6_2_1_fu_16973_p1;
wire  signed [7:0] pc_green_0_6_2_1_fu_16979_p0;
wire  signed [7:0] pc_green_0_6_2_1_fu_16979_p1;
wire  signed [7:0] pc_blue_0_6_2_1_fu_16985_p0;
wire  signed [7:0] pc_blue_0_6_2_1_fu_16985_p1;
wire  signed [7:0] pc_alpha_0_6_2_1_fu_16991_p0;
wire  signed [7:0] pc_alpha_0_6_2_1_fu_16991_p1;
wire  signed [7:0] pc_red_0_6_2_2_fu_17025_p0;
wire  signed [7:0] pc_red_0_6_2_2_fu_17025_p1;
wire  signed [7:0] pc_green_0_6_2_2_fu_17031_p0;
wire  signed [7:0] pc_green_0_6_2_2_fu_17031_p1;
wire  signed [7:0] pc_blue_0_6_2_2_fu_17037_p0;
wire  signed [7:0] pc_blue_0_6_2_2_fu_17037_p1;
wire  signed [7:0] pc_alpha_0_6_2_2_fu_17043_p0;
wire  signed [7:0] pc_alpha_0_6_2_2_fu_17043_p1;
wire  signed [7:0] pc_red_0_7_2_fu_17085_p0;
wire  signed [7:0] pc_red_0_7_2_fu_17085_p1;
wire  signed [7:0] pc_green_0_7_2_fu_17091_p0;
wire  signed [7:0] pc_green_0_7_2_fu_17091_p1;
wire  signed [7:0] pc_blue_0_7_2_fu_17097_p0;
wire  signed [7:0] pc_blue_0_7_2_fu_17097_p1;
wire  signed [7:0] pc_alpha_0_7_2_fu_17103_p0;
wire  signed [7:0] pc_alpha_0_7_2_fu_17103_p1;
wire  signed [7:0] pc_red_0_7_2_1_fu_17121_p0;
wire  signed [7:0] pc_red_0_7_2_1_fu_17121_p1;
wire  signed [7:0] pc_green_0_7_2_1_fu_17127_p0;
wire  signed [7:0] pc_green_0_7_2_1_fu_17127_p1;
wire  signed [7:0] pc_blue_0_7_2_1_fu_17133_p0;
wire  signed [7:0] pc_blue_0_7_2_1_fu_17133_p1;
wire  signed [7:0] pc_alpha_0_7_2_1_fu_17139_p0;
wire  signed [7:0] pc_alpha_0_7_2_1_fu_17139_p1;
wire  signed [7:0] pc_red_0_7_2_2_fu_17173_p0;
wire  signed [7:0] pc_red_0_7_2_2_fu_17173_p1;
wire  signed [7:0] pc_green_0_7_2_2_fu_17179_p0;
wire  signed [7:0] pc_green_0_7_2_2_fu_17179_p1;
wire  signed [7:0] pc_blue_0_7_2_2_fu_17185_p0;
wire  signed [7:0] pc_blue_0_7_2_2_fu_17185_p1;
wire  signed [7:0] pc_alpha_0_7_2_2_fu_17191_p0;
wire  signed [7:0] pc_alpha_0_7_2_2_fu_17191_p1;
wire  signed [7:0] pc_red_0_8_2_fu_17233_p0;
wire  signed [7:0] pc_red_0_8_2_fu_17233_p1;
wire  signed [7:0] pc_green_0_8_2_fu_17239_p0;
wire  signed [7:0] pc_green_0_8_2_fu_17239_p1;
wire  signed [7:0] pc_blue_0_8_2_fu_17245_p0;
wire  signed [7:0] pc_blue_0_8_2_fu_17245_p1;
wire  signed [7:0] pc_alpha_0_8_2_fu_17251_p0;
wire  signed [7:0] pc_alpha_0_8_2_fu_17251_p1;
wire  signed [7:0] pc_red_0_8_2_1_fu_17269_p0;
wire  signed [7:0] pc_red_0_8_2_1_fu_17269_p1;
wire  signed [7:0] pc_green_0_8_2_1_fu_17275_p0;
wire  signed [7:0] pc_green_0_8_2_1_fu_17275_p1;
wire  signed [7:0] pc_blue_0_8_2_1_fu_17281_p0;
wire  signed [7:0] pc_blue_0_8_2_1_fu_17281_p1;
wire  signed [7:0] pc_alpha_0_8_2_1_fu_17287_p0;
wire  signed [7:0] pc_alpha_0_8_2_1_fu_17287_p1;
wire  signed [7:0] pc_red_0_8_2_2_fu_17321_p0;
wire  signed [7:0] pc_red_0_8_2_2_fu_17321_p1;
wire  signed [7:0] pc_green_0_8_2_2_fu_17327_p0;
wire  signed [7:0] pc_green_0_8_2_2_fu_17327_p1;
wire  signed [7:0] pc_blue_0_8_2_2_fu_17333_p0;
wire  signed [7:0] pc_blue_0_8_2_2_fu_17333_p1;
wire  signed [7:0] pc_alpha_0_8_2_2_fu_17339_p0;
wire  signed [7:0] pc_alpha_0_8_2_2_fu_17339_p1;
wire  signed [7:0] pc_red_0_9_2_fu_17381_p0;
wire  signed [7:0] pc_red_0_9_2_fu_17381_p1;
wire  signed [7:0] pc_green_0_9_2_fu_17387_p0;
wire  signed [7:0] pc_green_0_9_2_fu_17387_p1;
wire  signed [7:0] pc_blue_0_9_2_fu_17393_p0;
wire  signed [7:0] pc_blue_0_9_2_fu_17393_p1;
wire  signed [7:0] pc_alpha_0_9_2_fu_17399_p0;
wire  signed [7:0] pc_alpha_0_9_2_fu_17399_p1;
wire  signed [7:0] pc_red_0_9_2_1_fu_17417_p0;
wire  signed [7:0] pc_red_0_9_2_1_fu_17417_p1;
wire  signed [7:0] pc_green_0_9_2_1_fu_17423_p0;
wire  signed [7:0] pc_green_0_9_2_1_fu_17423_p1;
wire  signed [7:0] pc_blue_0_9_2_1_fu_17429_p0;
wire  signed [7:0] pc_blue_0_9_2_1_fu_17429_p1;
wire  signed [7:0] pc_alpha_0_9_2_1_fu_17435_p0;
wire  signed [7:0] pc_alpha_0_9_2_1_fu_17435_p1;
wire  signed [7:0] pc_red_0_9_2_2_fu_17469_p0;
wire  signed [7:0] pc_red_0_9_2_2_fu_17469_p1;
wire  signed [7:0] pc_green_0_9_2_2_fu_17475_p0;
wire  signed [7:0] pc_green_0_9_2_2_fu_17475_p1;
wire  signed [7:0] pc_blue_0_9_2_2_fu_17481_p0;
wire  signed [7:0] pc_blue_0_9_2_2_fu_17481_p1;
wire  signed [7:0] pc_alpha_0_9_2_2_fu_17487_p0;
wire  signed [7:0] pc_alpha_0_9_2_2_fu_17487_p1;
wire  signed [7:0] pc_red_0_10_2_fu_17529_p0;
wire  signed [7:0] pc_red_0_10_2_fu_17529_p1;
wire  signed [7:0] pc_green_0_10_2_fu_17535_p0;
wire  signed [7:0] pc_green_0_10_2_fu_17535_p1;
wire  signed [7:0] pc_blue_0_10_2_fu_17541_p0;
wire  signed [7:0] pc_blue_0_10_2_fu_17541_p1;
wire  signed [7:0] pc_alpha_0_10_2_fu_17547_p0;
wire  signed [7:0] pc_alpha_0_10_2_fu_17547_p1;
wire  signed [7:0] pc_red_0_10_2_1_fu_17565_p0;
wire  signed [7:0] pc_red_0_10_2_1_fu_17565_p1;
wire  signed [7:0] pc_green_0_10_2_1_fu_17571_p0;
wire  signed [7:0] pc_green_0_10_2_1_fu_17571_p1;
wire  signed [7:0] pc_blue_0_10_2_1_fu_17577_p0;
wire  signed [7:0] pc_blue_0_10_2_1_fu_17577_p1;
wire  signed [7:0] pc_alpha_0_10_2_1_fu_17583_p0;
wire  signed [7:0] pc_alpha_0_10_2_1_fu_17583_p1;
wire  signed [7:0] pc_red_0_10_2_2_fu_17617_p0;
wire  signed [7:0] pc_red_0_10_2_2_fu_17617_p1;
wire  signed [7:0] pc_green_0_10_2_2_fu_17623_p0;
wire  signed [7:0] pc_green_0_10_2_2_fu_17623_p1;
wire  signed [7:0] pc_blue_0_10_2_2_fu_17629_p0;
wire  signed [7:0] pc_blue_0_10_2_2_fu_17629_p1;
wire  signed [7:0] pc_alpha_0_10_2_2_fu_17635_p0;
wire  signed [7:0] pc_alpha_0_10_2_2_fu_17635_p1;
wire  signed [7:0] pc_red_0_11_2_fu_17677_p0;
wire  signed [7:0] pc_red_0_11_2_fu_17677_p1;
wire  signed [7:0] pc_green_0_11_2_fu_17683_p0;
wire  signed [7:0] pc_green_0_11_2_fu_17683_p1;
wire  signed [7:0] pc_blue_0_11_2_fu_17689_p0;
wire  signed [7:0] pc_blue_0_11_2_fu_17689_p1;
wire  signed [7:0] pc_alpha_0_11_2_fu_17695_p0;
wire  signed [7:0] pc_alpha_0_11_2_fu_17695_p1;
wire  signed [7:0] pc_red_0_11_2_1_fu_17713_p0;
wire  signed [7:0] pc_red_0_11_2_1_fu_17713_p1;
wire  signed [7:0] pc_green_0_11_2_1_fu_17719_p0;
wire  signed [7:0] pc_green_0_11_2_1_fu_17719_p1;
wire  signed [7:0] pc_blue_0_11_2_1_fu_17725_p0;
wire  signed [7:0] pc_blue_0_11_2_1_fu_17725_p1;
wire  signed [7:0] pc_alpha_0_11_2_1_fu_17731_p0;
wire  signed [7:0] pc_alpha_0_11_2_1_fu_17731_p1;
wire  signed [7:0] pc_red_0_11_2_2_fu_17765_p0;
wire  signed [7:0] pc_red_0_11_2_2_fu_17765_p1;
wire  signed [7:0] pc_green_0_11_2_2_fu_17771_p0;
wire  signed [7:0] pc_green_0_11_2_2_fu_17771_p1;
wire  signed [7:0] pc_blue_0_11_2_2_fu_17777_p0;
wire  signed [7:0] pc_blue_0_11_2_2_fu_17777_p1;
wire  signed [7:0] pc_alpha_0_11_2_2_fu_17783_p0;
wire  signed [7:0] pc_alpha_0_11_2_2_fu_17783_p1;
wire  signed [7:0] pc_red_0_12_2_fu_17825_p0;
wire  signed [7:0] pc_red_0_12_2_fu_17825_p1;
wire  signed [7:0] pc_green_0_12_2_fu_17831_p0;
wire  signed [7:0] pc_green_0_12_2_fu_17831_p1;
wire  signed [7:0] pc_blue_0_12_2_fu_17837_p0;
wire  signed [7:0] pc_blue_0_12_2_fu_17837_p1;
wire  signed [7:0] pc_alpha_0_12_2_fu_17843_p0;
wire  signed [7:0] pc_alpha_0_12_2_fu_17843_p1;
wire  signed [7:0] pc_red_0_12_2_1_fu_17861_p0;
wire  signed [7:0] pc_red_0_12_2_1_fu_17861_p1;
wire  signed [7:0] pc_green_0_12_2_1_fu_17867_p0;
wire  signed [7:0] pc_green_0_12_2_1_fu_17867_p1;
wire  signed [7:0] pc_blue_0_12_2_1_fu_17873_p0;
wire  signed [7:0] pc_blue_0_12_2_1_fu_17873_p1;
wire  signed [7:0] pc_alpha_0_12_2_1_fu_17879_p0;
wire  signed [7:0] pc_alpha_0_12_2_1_fu_17879_p1;
wire  signed [7:0] pc_red_0_12_2_2_fu_17913_p0;
wire  signed [7:0] pc_red_0_12_2_2_fu_17913_p1;
wire  signed [7:0] pc_green_0_12_2_2_fu_17919_p0;
wire  signed [7:0] pc_green_0_12_2_2_fu_17919_p1;
wire  signed [7:0] pc_blue_0_12_2_2_fu_17925_p0;
wire  signed [7:0] pc_blue_0_12_2_2_fu_17925_p1;
wire  signed [7:0] pc_alpha_0_12_2_2_fu_17931_p0;
wire  signed [7:0] pc_alpha_0_12_2_2_fu_17931_p1;
wire  signed [7:0] pc_red_0_13_2_fu_17973_p0;
wire  signed [7:0] pc_red_0_13_2_fu_17973_p1;
wire  signed [7:0] pc_green_0_13_2_fu_17979_p0;
wire  signed [7:0] pc_green_0_13_2_fu_17979_p1;
wire  signed [7:0] pc_blue_0_13_2_fu_17985_p0;
wire  signed [7:0] pc_blue_0_13_2_fu_17985_p1;
wire  signed [7:0] pc_alpha_0_13_2_fu_17991_p0;
wire  signed [7:0] pc_alpha_0_13_2_fu_17991_p1;
wire  signed [7:0] pc_red_0_13_2_1_fu_18009_p0;
wire  signed [7:0] pc_red_0_13_2_1_fu_18009_p1;
wire  signed [7:0] pc_green_0_13_2_1_fu_18015_p0;
wire  signed [7:0] pc_green_0_13_2_1_fu_18015_p1;
wire  signed [7:0] pc_blue_0_13_2_1_fu_18021_p0;
wire  signed [7:0] pc_blue_0_13_2_1_fu_18021_p1;
wire  signed [7:0] pc_alpha_0_13_2_1_fu_18027_p0;
wire  signed [7:0] pc_alpha_0_13_2_1_fu_18027_p1;
wire  signed [7:0] pc_red_0_13_2_2_fu_18061_p0;
wire  signed [7:0] pc_red_0_13_2_2_fu_18061_p1;
wire  signed [7:0] pc_green_0_13_2_2_fu_18067_p0;
wire  signed [7:0] pc_green_0_13_2_2_fu_18067_p1;
wire  signed [7:0] pc_blue_0_13_2_2_fu_18073_p0;
wire  signed [7:0] pc_blue_0_13_2_2_fu_18073_p1;
wire  signed [7:0] pc_alpha_0_13_2_2_fu_18079_p0;
wire  signed [7:0] pc_alpha_0_13_2_2_fu_18079_p1;
wire  signed [7:0] pc_red_0_14_2_fu_18121_p0;
wire  signed [7:0] pc_red_0_14_2_fu_18121_p1;
wire  signed [7:0] pc_green_0_14_2_fu_18127_p0;
wire  signed [7:0] pc_green_0_14_2_fu_18127_p1;
wire  signed [7:0] pc_blue_0_14_2_fu_18133_p0;
wire  signed [7:0] pc_blue_0_14_2_fu_18133_p1;
wire  signed [7:0] pc_alpha_0_14_2_fu_18139_p0;
wire  signed [7:0] pc_alpha_0_14_2_fu_18139_p1;
wire  signed [7:0] pc_red_0_14_2_1_fu_18157_p0;
wire  signed [7:0] pc_red_0_14_2_1_fu_18157_p1;
wire  signed [7:0] pc_green_0_14_2_1_fu_18163_p0;
wire  signed [7:0] pc_green_0_14_2_1_fu_18163_p1;
wire  signed [7:0] pc_blue_0_14_2_1_fu_18169_p0;
wire  signed [7:0] pc_blue_0_14_2_1_fu_18169_p1;
wire  signed [7:0] pc_alpha_0_14_2_1_fu_18175_p0;
wire  signed [7:0] pc_alpha_0_14_2_1_fu_18175_p1;
wire  signed [7:0] pc_red_0_14_2_2_fu_18209_p0;
wire  signed [7:0] pc_red_0_14_2_2_fu_18209_p1;
wire  signed [7:0] pc_green_0_14_2_2_fu_18215_p0;
wire  signed [7:0] pc_green_0_14_2_2_fu_18215_p1;
wire  signed [7:0] pc_blue_0_14_2_2_fu_18221_p0;
wire  signed [7:0] pc_blue_0_14_2_2_fu_18221_p1;
wire  signed [7:0] pc_alpha_0_14_2_2_fu_18227_p0;
wire  signed [7:0] pc_alpha_0_14_2_2_fu_18227_p1;
wire  signed [7:0] pc_red_0_15_2_fu_18269_p0;
wire  signed [7:0] pc_red_0_15_2_fu_18269_p1;
wire  signed [7:0] pc_green_0_15_2_fu_18275_p0;
wire  signed [7:0] pc_green_0_15_2_fu_18275_p1;
wire  signed [7:0] pc_blue_0_15_2_fu_18281_p0;
wire  signed [7:0] pc_blue_0_15_2_fu_18281_p1;
wire  signed [7:0] pc_alpha_0_15_2_fu_18287_p0;
wire  signed [7:0] pc_alpha_0_15_2_fu_18287_p1;
wire  signed [7:0] pc_red_0_15_2_1_fu_18305_p0;
wire  signed [7:0] pc_red_0_15_2_1_fu_18305_p1;
wire  signed [7:0] pc_green_0_15_2_1_fu_18311_p0;
wire  signed [7:0] pc_green_0_15_2_1_fu_18311_p1;
wire  signed [7:0] pc_blue_0_15_2_1_fu_18317_p0;
wire  signed [7:0] pc_blue_0_15_2_1_fu_18317_p1;
wire  signed [7:0] pc_alpha_0_15_2_1_fu_18323_p0;
wire  signed [7:0] pc_alpha_0_15_2_1_fu_18323_p1;
wire  signed [7:0] pc_red_0_15_2_2_fu_18357_p0;
wire  signed [7:0] pc_red_0_15_2_2_fu_18357_p1;
wire  signed [7:0] pc_green_0_15_2_2_fu_18363_p0;
wire  signed [7:0] pc_green_0_15_2_2_fu_18363_p1;
wire  signed [7:0] pc_blue_0_15_2_2_fu_18369_p0;
wire  signed [7:0] pc_blue_0_15_2_2_fu_18369_p1;
wire  signed [7:0] pc_alpha_0_15_2_2_fu_18375_p0;
wire  signed [7:0] pc_alpha_0_15_2_2_fu_18375_p1;
wire  signed [7:0] pc_red_1_fu_18409_p0;
wire  signed [7:0] pc_green_1_fu_18414_p0;
wire  signed [7:0] pc_blue_1_fu_18419_p0;
wire  signed [7:0] pc_alpha_1_fu_18424_p0;
wire  signed [7:0] pc_red_1_0_0_0_1_fu_18457_p0;
wire  signed [7:0] pc_green_1_0_0_0_1_fu_18462_p0;
wire  signed [7:0] pc_blue_1_0_0_0_1_fu_18467_p0;
wire  signed [7:0] pc_alpha_1_0_0_0_1_fu_18472_p0;
wire  signed [7:0] pc_red_0_0_0_2_fu_18505_p0;
wire  signed [7:0] pc_green_0_0_0_2_fu_18510_p0;
wire  signed [7:0] pc_blue_0_0_0_2_fu_18515_p0;
wire  signed [7:0] pc_alpha_0_0_0_2_fu_18520_p0;
wire  signed [7:0] pc_red_1_0_0_1_fu_18553_p0;
wire  signed [7:0] pc_green_1_0_0_1_fu_18558_p0;
wire  signed [7:0] pc_blue_1_0_0_1_fu_18563_p0;
wire  signed [7:0] pc_alpha_1_0_0_1_fu_18568_p0;
wire  signed [7:0] pc_red_1_0_0_1_1_fu_18601_p0;
wire  signed [7:0] pc_green_1_0_0_1_1_fu_18606_p0;
wire  signed [7:0] pc_blue_1_0_0_1_1_fu_18611_p0;
wire  signed [7:0] pc_alpha_1_0_0_1_1_fu_18616_p0;
wire  signed [7:0] pc_red_0_0_1_2_fu_18649_p0;
wire  signed [7:0] pc_green_0_0_1_2_fu_18654_p0;
wire  signed [7:0] pc_blue_0_0_1_2_fu_18659_p0;
wire  signed [7:0] pc_alpha_0_0_1_2_fu_18664_p0;
wire   [7:0] tmp38_fu_18729_p2;
wire   [7:0] tmp45_fu_18741_p2;
wire   [7:0] tmp52_fu_18753_p2;
wire   [7:0] tmp59_fu_18765_p2;
wire  signed [7:0] pc_red_1_0_1_fu_18777_p0;
wire  signed [7:0] pc_green_1_0_1_fu_18782_p0;
wire  signed [7:0] pc_blue_1_0_1_fu_18787_p0;
wire  signed [7:0] pc_alpha_1_0_1_fu_18792_p0;
wire  signed [7:0] pc_red_0_1_0_1_fu_18809_p0;
wire  signed [7:0] pc_green_0_1_0_1_fu_18814_p0;
wire  signed [7:0] pc_blue_0_1_0_1_fu_18819_p0;
wire  signed [7:0] pc_alpha_0_1_0_1_fu_18824_p0;
wire  signed [7:0] pc_red_0_1_0_2_fu_18857_p0;
wire  signed [7:0] pc_green_0_1_0_2_fu_18862_p0;
wire  signed [7:0] pc_blue_0_1_0_2_fu_18867_p0;
wire  signed [7:0] pc_alpha_0_1_0_2_fu_18872_p0;
wire  signed [7:0] pc_red_1_0_1_1_fu_18889_p0;
wire  signed [7:0] pc_green_1_0_1_1_fu_18894_p0;
wire  signed [7:0] pc_blue_1_0_1_1_fu_18899_p0;
wire  signed [7:0] pc_alpha_1_0_1_1_fu_18904_p0;
wire  signed [7:0] pc_red_0_1_1_1_fu_18921_p0;
wire  signed [7:0] pc_green_0_1_1_1_fu_18926_p0;
wire  signed [7:0] pc_blue_0_1_1_1_fu_18931_p0;
wire  signed [7:0] pc_alpha_0_1_1_1_fu_18936_p0;
wire  signed [7:0] pc_red_0_1_1_2_fu_18969_p0;
wire  signed [7:0] pc_green_0_1_1_2_fu_18974_p0;
wire  signed [7:0] pc_blue_0_1_1_2_fu_18979_p0;
wire  signed [7:0] pc_alpha_0_1_1_2_fu_18984_p0;
wire   [7:0] tmp66_fu_19049_p2;
wire   [7:0] tmp73_fu_19061_p2;
wire   [7:0] tmp80_fu_19073_p2;
wire   [7:0] tmp87_fu_19085_p2;
wire  signed [7:0] pc_red_0_2_fu_19097_p0;
wire  signed [7:0] pc_green_0_2_fu_19102_p0;
wire  signed [7:0] pc_blue_0_2_fu_19107_p0;
wire  signed [7:0] pc_alpha_0_2_fu_19112_p0;
wire  signed [7:0] pc_red_0_2_0_1_fu_19129_p0;
wire  signed [7:0] pc_green_0_2_0_1_fu_19134_p0;
wire  signed [7:0] pc_blue_0_2_0_1_fu_19139_p0;
wire  signed [7:0] pc_alpha_0_2_0_1_fu_19144_p0;
wire  signed [7:0] pc_red_0_2_0_2_fu_19177_p0;
wire  signed [7:0] pc_green_0_2_0_2_fu_19182_p0;
wire  signed [7:0] pc_blue_0_2_0_2_fu_19187_p0;
wire  signed [7:0] pc_alpha_0_2_0_2_fu_19192_p0;
wire  signed [7:0] pc_red_0_2_1_fu_19209_p0;
wire  signed [7:0] pc_green_0_2_1_fu_19214_p0;
wire  signed [7:0] pc_blue_0_2_1_fu_19219_p0;
wire  signed [7:0] pc_alpha_0_2_1_fu_19224_p0;
wire  signed [7:0] pc_red_0_2_1_1_fu_19241_p0;
wire  signed [7:0] pc_green_0_2_1_1_fu_19246_p0;
wire  signed [7:0] pc_blue_0_2_1_1_fu_19251_p0;
wire  signed [7:0] pc_alpha_0_2_1_1_fu_19256_p0;
wire  signed [7:0] pc_red_0_2_1_2_fu_19289_p0;
wire  signed [7:0] pc_green_0_2_1_2_fu_19294_p0;
wire  signed [7:0] pc_blue_0_2_1_2_fu_19299_p0;
wire  signed [7:0] pc_alpha_0_2_1_2_fu_19304_p0;
wire   [7:0] tmp94_fu_19369_p2;
wire   [7:0] tmp101_fu_19381_p2;
wire   [7:0] tmp108_fu_19393_p2;
wire   [7:0] tmp115_fu_19405_p2;
wire  signed [7:0] pc_red_0_3_fu_19417_p0;
wire  signed [7:0] pc_green_0_3_fu_19422_p0;
wire  signed [7:0] pc_blue_0_3_fu_19427_p0;
wire  signed [7:0] pc_alpha_0_3_fu_19432_p0;
wire  signed [7:0] pc_red_0_3_0_1_fu_19449_p0;
wire  signed [7:0] pc_green_0_3_0_1_fu_19454_p0;
wire  signed [7:0] pc_blue_0_3_0_1_fu_19459_p0;
wire  signed [7:0] pc_alpha_0_3_0_1_fu_19464_p0;
wire  signed [7:0] pc_red_0_3_0_2_fu_19497_p0;
wire  signed [7:0] pc_green_0_3_0_2_fu_19502_p0;
wire  signed [7:0] pc_blue_0_3_0_2_fu_19507_p0;
wire  signed [7:0] pc_alpha_0_3_0_2_fu_19512_p0;
wire  signed [7:0] pc_red_0_3_1_fu_19529_p0;
wire  signed [7:0] pc_green_0_3_1_fu_19534_p0;
wire  signed [7:0] pc_blue_0_3_1_fu_19539_p0;
wire  signed [7:0] pc_alpha_0_3_1_fu_19544_p0;
wire  signed [7:0] pc_red_0_3_1_1_fu_19561_p0;
wire  signed [7:0] pc_green_0_3_1_1_fu_19566_p0;
wire  signed [7:0] pc_blue_0_3_1_1_fu_19571_p0;
wire  signed [7:0] pc_alpha_0_3_1_1_fu_19576_p0;
wire  signed [7:0] pc_red_0_3_1_2_fu_19609_p0;
wire  signed [7:0] pc_green_0_3_1_2_fu_19614_p0;
wire  signed [7:0] pc_blue_0_3_1_2_fu_19619_p0;
wire  signed [7:0] pc_alpha_0_3_1_2_fu_19624_p0;
wire   [7:0] tmp122_fu_19689_p2;
wire   [7:0] tmp129_fu_19701_p2;
wire   [7:0] tmp136_fu_19713_p2;
wire   [7:0] tmp143_fu_19725_p2;
wire  signed [7:0] pc_red_0_4_fu_19737_p0;
wire  signed [7:0] pc_green_0_4_fu_19742_p0;
wire  signed [7:0] pc_blue_0_4_fu_19747_p0;
wire  signed [7:0] pc_alpha_0_4_fu_19752_p0;
wire  signed [7:0] pc_red_0_4_0_1_fu_19769_p0;
wire  signed [7:0] pc_green_0_4_0_1_fu_19774_p0;
wire  signed [7:0] pc_blue_0_4_0_1_fu_19779_p0;
wire  signed [7:0] pc_alpha_0_4_0_1_fu_19784_p0;
wire  signed [7:0] pc_red_0_4_0_2_fu_19817_p0;
wire  signed [7:0] pc_green_0_4_0_2_fu_19822_p0;
wire  signed [7:0] pc_blue_0_4_0_2_fu_19827_p0;
wire  signed [7:0] pc_alpha_0_4_0_2_fu_19832_p0;
wire  signed [7:0] pc_red_0_4_1_fu_19849_p0;
wire  signed [7:0] pc_green_0_4_1_fu_19854_p0;
wire  signed [7:0] pc_blue_0_4_1_fu_19859_p0;
wire  signed [7:0] pc_alpha_0_4_1_fu_19864_p0;
wire  signed [7:0] pc_red_0_4_1_1_fu_19881_p0;
wire  signed [7:0] pc_green_0_4_1_1_fu_19886_p0;
wire  signed [7:0] pc_blue_0_4_1_1_fu_19891_p0;
wire  signed [7:0] pc_alpha_0_4_1_1_fu_19896_p0;
wire  signed [7:0] pc_red_0_4_1_2_fu_19929_p0;
wire  signed [7:0] pc_green_0_4_1_2_fu_19934_p0;
wire  signed [7:0] pc_blue_0_4_1_2_fu_19939_p0;
wire  signed [7:0] pc_alpha_0_4_1_2_fu_19944_p0;
wire   [7:0] tmp150_fu_20009_p2;
wire   [7:0] tmp157_fu_20021_p2;
wire   [7:0] tmp164_fu_20033_p2;
wire   [7:0] tmp171_fu_20045_p2;
wire  signed [7:0] pc_red_0_5_fu_20057_p0;
wire  signed [7:0] pc_green_0_5_fu_20062_p0;
wire  signed [7:0] pc_blue_0_5_fu_20067_p0;
wire  signed [7:0] pc_alpha_0_5_fu_20072_p0;
wire  signed [7:0] pc_red_0_5_0_1_fu_20089_p0;
wire  signed [7:0] pc_green_0_5_0_1_fu_20094_p0;
wire  signed [7:0] pc_blue_0_5_0_1_fu_20099_p0;
wire  signed [7:0] pc_alpha_0_5_0_1_fu_20104_p0;
wire  signed [7:0] pc_red_0_5_0_2_fu_20137_p0;
wire  signed [7:0] pc_green_0_5_0_2_fu_20142_p0;
wire  signed [7:0] pc_blue_0_5_0_2_fu_20147_p0;
wire  signed [7:0] pc_alpha_0_5_0_2_fu_20152_p0;
wire  signed [7:0] pc_red_0_5_1_fu_20169_p0;
wire  signed [7:0] pc_green_0_5_1_fu_20174_p0;
wire  signed [7:0] pc_blue_0_5_1_fu_20179_p0;
wire  signed [7:0] pc_alpha_0_5_1_fu_20184_p0;
wire  signed [7:0] pc_red_0_5_1_1_fu_20201_p0;
wire  signed [7:0] pc_green_0_5_1_1_fu_20206_p0;
wire  signed [7:0] pc_blue_0_5_1_1_fu_20211_p0;
wire  signed [7:0] pc_alpha_0_5_1_1_fu_20216_p0;
wire  signed [7:0] pc_red_0_5_1_2_fu_20249_p0;
wire  signed [7:0] pc_green_0_5_1_2_fu_20254_p0;
wire  signed [7:0] pc_blue_0_5_1_2_fu_20259_p0;
wire  signed [7:0] pc_alpha_0_5_1_2_fu_20264_p0;
wire   [7:0] tmp178_fu_20329_p2;
wire   [7:0] tmp185_fu_20341_p2;
wire   [7:0] tmp192_fu_20353_p2;
wire   [7:0] tmp199_fu_20365_p2;
wire  signed [7:0] pc_red_0_6_fu_20377_p0;
wire  signed [7:0] pc_green_0_6_fu_20382_p0;
wire  signed [7:0] pc_blue_0_6_fu_20387_p0;
wire  signed [7:0] pc_alpha_0_6_fu_20392_p0;
wire  signed [7:0] pc_red_0_6_0_1_fu_20409_p0;
wire  signed [7:0] pc_green_0_6_0_1_fu_20414_p0;
wire  signed [7:0] pc_blue_0_6_0_1_fu_20419_p0;
wire  signed [7:0] pc_alpha_0_6_0_1_fu_20424_p0;
wire  signed [7:0] pc_red_0_6_0_2_fu_20457_p0;
wire  signed [7:0] pc_green_0_6_0_2_fu_20462_p0;
wire  signed [7:0] pc_blue_0_6_0_2_fu_20467_p0;
wire  signed [7:0] pc_alpha_0_6_0_2_fu_20472_p0;
wire  signed [7:0] pc_red_0_6_1_fu_20489_p0;
wire  signed [7:0] pc_green_0_6_1_fu_20494_p0;
wire  signed [7:0] pc_blue_0_6_1_fu_20499_p0;
wire  signed [7:0] pc_alpha_0_6_1_fu_20504_p0;
wire  signed [7:0] pc_red_0_6_1_1_fu_20521_p0;
wire  signed [7:0] pc_green_0_6_1_1_fu_20526_p0;
wire  signed [7:0] pc_blue_0_6_1_1_fu_20531_p0;
wire  signed [7:0] pc_alpha_0_6_1_1_fu_20536_p0;
wire  signed [7:0] pc_red_0_6_1_2_fu_20569_p0;
wire  signed [7:0] pc_green_0_6_1_2_fu_20574_p0;
wire  signed [7:0] pc_blue_0_6_1_2_fu_20579_p0;
wire  signed [7:0] pc_alpha_0_6_1_2_fu_20584_p0;
wire   [7:0] tmp206_fu_20649_p2;
wire   [7:0] tmp213_fu_20661_p2;
wire   [7:0] tmp220_fu_20673_p2;
wire   [7:0] tmp227_fu_20685_p2;
wire  signed [7:0] pc_red_0_7_fu_20697_p0;
wire  signed [7:0] pc_green_0_7_fu_20702_p0;
wire  signed [7:0] pc_blue_0_7_fu_20707_p0;
wire  signed [7:0] pc_alpha_0_7_fu_20712_p0;
wire  signed [7:0] pc_red_0_7_0_1_fu_20729_p0;
wire  signed [7:0] pc_green_0_7_0_1_fu_20734_p0;
wire  signed [7:0] pc_blue_0_7_0_1_fu_20739_p0;
wire  signed [7:0] pc_alpha_0_7_0_1_fu_20744_p0;
wire  signed [7:0] pc_red_0_7_0_2_fu_20777_p0;
wire  signed [7:0] pc_green_0_7_0_2_fu_20782_p0;
wire  signed [7:0] pc_blue_0_7_0_2_fu_20787_p0;
wire  signed [7:0] pc_alpha_0_7_0_2_fu_20792_p0;
wire  signed [7:0] pc_red_0_7_1_fu_20809_p0;
wire  signed [7:0] pc_green_0_7_1_fu_20814_p0;
wire  signed [7:0] pc_blue_0_7_1_fu_20819_p0;
wire  signed [7:0] pc_alpha_0_7_1_fu_20824_p0;
wire  signed [7:0] pc_red_0_7_1_1_fu_20841_p0;
wire  signed [7:0] pc_green_0_7_1_1_fu_20846_p0;
wire  signed [7:0] pc_blue_0_7_1_1_fu_20851_p0;
wire  signed [7:0] pc_alpha_0_7_1_1_fu_20856_p0;
wire  signed [7:0] pc_red_0_7_1_2_fu_20889_p0;
wire  signed [7:0] pc_green_0_7_1_2_fu_20894_p0;
wire  signed [7:0] pc_blue_0_7_1_2_fu_20899_p0;
wire  signed [7:0] pc_alpha_0_7_1_2_fu_20904_p0;
wire   [7:0] tmp234_fu_20969_p2;
wire   [7:0] tmp241_fu_20981_p2;
wire   [7:0] tmp248_fu_20993_p2;
wire   [7:0] tmp255_fu_21005_p2;
wire  signed [7:0] pc_red_0_8_fu_21017_p0;
wire  signed [7:0] pc_green_0_8_fu_21022_p0;
wire  signed [7:0] pc_blue_0_8_fu_21027_p0;
wire  signed [7:0] pc_alpha_0_8_fu_21032_p0;
wire  signed [7:0] pc_red_0_8_0_1_fu_21049_p0;
wire  signed [7:0] pc_green_0_8_0_1_fu_21054_p0;
wire  signed [7:0] pc_blue_0_8_0_1_fu_21059_p0;
wire  signed [7:0] pc_alpha_0_8_0_1_fu_21064_p0;
wire  signed [7:0] pc_red_0_8_0_2_fu_21097_p0;
wire  signed [7:0] pc_green_0_8_0_2_fu_21102_p0;
wire  signed [7:0] pc_blue_0_8_0_2_fu_21107_p0;
wire  signed [7:0] pc_alpha_0_8_0_2_fu_21112_p0;
wire  signed [7:0] pc_red_0_8_1_fu_21129_p0;
wire  signed [7:0] pc_green_0_8_1_fu_21134_p0;
wire  signed [7:0] pc_blue_0_8_1_fu_21139_p0;
wire  signed [7:0] pc_alpha_0_8_1_fu_21144_p0;
wire  signed [7:0] pc_red_0_8_1_1_fu_21161_p0;
wire  signed [7:0] pc_green_0_8_1_1_fu_21166_p0;
wire  signed [7:0] pc_blue_0_8_1_1_fu_21171_p0;
wire  signed [7:0] pc_alpha_0_8_1_1_fu_21176_p0;
wire  signed [7:0] pc_red_0_8_1_2_fu_21209_p0;
wire  signed [7:0] pc_green_0_8_1_2_fu_21214_p0;
wire  signed [7:0] pc_blue_0_8_1_2_fu_21219_p0;
wire  signed [7:0] pc_alpha_0_8_1_2_fu_21224_p0;
wire   [7:0] tmp262_fu_21289_p2;
wire   [7:0] tmp269_fu_21301_p2;
wire   [7:0] tmp276_fu_21313_p2;
wire   [7:0] tmp283_fu_21325_p2;
wire  signed [7:0] pc_red_0_9_fu_21337_p0;
wire  signed [7:0] pc_green_0_9_fu_21342_p0;
wire  signed [7:0] pc_blue_0_9_fu_21347_p0;
wire  signed [7:0] pc_alpha_0_9_fu_21352_p0;
wire  signed [7:0] pc_red_0_9_0_1_fu_21369_p0;
wire  signed [7:0] pc_green_0_9_0_1_fu_21374_p0;
wire  signed [7:0] pc_blue_0_9_0_1_fu_21379_p0;
wire  signed [7:0] pc_alpha_0_9_0_1_fu_21384_p0;
wire  signed [7:0] pc_red_0_9_0_2_fu_21417_p0;
wire  signed [7:0] pc_green_0_9_0_2_fu_21422_p0;
wire  signed [7:0] pc_blue_0_9_0_2_fu_21427_p0;
wire  signed [7:0] pc_alpha_0_9_0_2_fu_21432_p0;
wire  signed [7:0] pc_red_0_9_1_fu_21449_p0;
wire  signed [7:0] pc_green_0_9_1_fu_21454_p0;
wire  signed [7:0] pc_blue_0_9_1_fu_21459_p0;
wire  signed [7:0] pc_alpha_0_9_1_fu_21464_p0;
wire  signed [7:0] pc_red_0_9_1_1_fu_21481_p0;
wire  signed [7:0] pc_green_0_9_1_1_fu_21486_p0;
wire  signed [7:0] pc_blue_0_9_1_1_fu_21491_p0;
wire  signed [7:0] pc_alpha_0_9_1_1_fu_21496_p0;
wire  signed [7:0] pc_red_0_9_1_2_fu_21529_p0;
wire  signed [7:0] pc_green_0_9_1_2_fu_21534_p0;
wire  signed [7:0] pc_blue_0_9_1_2_fu_21539_p0;
wire  signed [7:0] pc_alpha_0_9_1_2_fu_21544_p0;
wire   [7:0] tmp290_fu_21609_p2;
wire   [7:0] tmp297_fu_21621_p2;
wire   [7:0] tmp304_fu_21633_p2;
wire   [7:0] tmp311_fu_21645_p2;
wire  signed [7:0] pc_red_0_s_fu_21657_p0;
wire  signed [7:0] pc_green_0_s_fu_21662_p0;
wire  signed [7:0] pc_blue_0_s_fu_21667_p0;
wire  signed [7:0] pc_alpha_0_s_fu_21672_p0;
wire  signed [7:0] pc_red_0_10_0_1_fu_21689_p0;
wire  signed [7:0] pc_green_0_10_0_1_fu_21694_p0;
wire  signed [7:0] pc_blue_0_10_0_1_fu_21699_p0;
wire  signed [7:0] pc_alpha_0_10_0_1_fu_21704_p0;
wire  signed [7:0] pc_red_0_10_0_2_fu_21737_p0;
wire  signed [7:0] pc_green_0_10_0_2_fu_21742_p0;
wire  signed [7:0] pc_blue_0_10_0_2_fu_21747_p0;
wire  signed [7:0] pc_alpha_0_10_0_2_fu_21752_p0;
wire  signed [7:0] pc_red_0_10_1_fu_21769_p0;
wire  signed [7:0] pc_green_0_10_1_fu_21774_p0;
wire  signed [7:0] pc_blue_0_10_1_fu_21779_p0;
wire  signed [7:0] pc_alpha_0_10_1_fu_21784_p0;
wire  signed [7:0] pc_red_0_10_1_1_fu_21801_p0;
wire  signed [7:0] pc_green_0_10_1_1_fu_21806_p0;
wire  signed [7:0] pc_blue_0_10_1_1_fu_21811_p0;
wire  signed [7:0] pc_alpha_0_10_1_1_fu_21816_p0;
wire  signed [7:0] pc_red_0_10_1_2_fu_21849_p0;
wire  signed [7:0] pc_green_0_10_1_2_fu_21854_p0;
wire  signed [7:0] pc_blue_0_10_1_2_fu_21859_p0;
wire  signed [7:0] pc_alpha_0_10_1_2_fu_21864_p0;
wire   [7:0] tmp318_fu_21929_p2;
wire   [7:0] tmp325_fu_21941_p2;
wire   [7:0] tmp332_fu_21953_p2;
wire   [7:0] tmp339_fu_21965_p2;
wire  signed [7:0] pc_red_0_1_fu_21977_p0;
wire  signed [7:0] pc_green_0_1_fu_21982_p0;
wire  signed [7:0] pc_blue_0_1_fu_21987_p0;
wire  signed [7:0] pc_alpha_0_1_fu_21992_p0;
wire  signed [7:0] pc_red_0_11_0_1_fu_22009_p0;
wire  signed [7:0] pc_green_0_11_0_1_fu_22014_p0;
wire  signed [7:0] pc_blue_0_11_0_1_fu_22019_p0;
wire  signed [7:0] pc_alpha_0_11_0_1_fu_22024_p0;
wire  signed [7:0] pc_red_0_11_0_2_fu_22057_p0;
wire  signed [7:0] pc_green_0_11_0_2_fu_22062_p0;
wire  signed [7:0] pc_blue_0_11_0_2_fu_22067_p0;
wire  signed [7:0] pc_alpha_0_11_0_2_fu_22072_p0;
wire  signed [7:0] pc_red_0_11_1_fu_22089_p0;
wire  signed [7:0] pc_green_0_11_1_fu_22094_p0;
wire  signed [7:0] pc_blue_0_11_1_fu_22099_p0;
wire  signed [7:0] pc_alpha_0_11_1_fu_22104_p0;
wire  signed [7:0] pc_red_0_11_1_1_fu_22121_p0;
wire  signed [7:0] pc_green_0_11_1_1_fu_22126_p0;
wire  signed [7:0] pc_blue_0_11_1_1_fu_22131_p0;
wire  signed [7:0] pc_alpha_0_11_1_1_fu_22136_p0;
wire  signed [7:0] pc_red_0_11_1_2_fu_22169_p0;
wire  signed [7:0] pc_green_0_11_1_2_fu_22174_p0;
wire  signed [7:0] pc_blue_0_11_1_2_fu_22179_p0;
wire  signed [7:0] pc_alpha_0_11_1_2_fu_22184_p0;
wire   [7:0] tmp346_fu_22249_p2;
wire   [7:0] tmp353_fu_22261_p2;
wire   [7:0] tmp360_fu_22273_p2;
wire   [7:0] tmp367_fu_22285_p2;
wire  signed [7:0] pc_red_0_10_fu_22297_p0;
wire  signed [7:0] pc_green_0_10_fu_22302_p0;
wire  signed [7:0] pc_blue_0_10_fu_22307_p0;
wire  signed [7:0] pc_alpha_0_10_fu_22312_p0;
wire  signed [7:0] pc_red_0_12_0_1_fu_22329_p0;
wire  signed [7:0] pc_green_0_12_0_1_fu_22334_p0;
wire  signed [7:0] pc_blue_0_12_0_1_fu_22339_p0;
wire  signed [7:0] pc_alpha_0_12_0_1_fu_22344_p0;
wire  signed [7:0] pc_red_0_12_0_2_fu_22377_p0;
wire  signed [7:0] pc_green_0_12_0_2_fu_22382_p0;
wire  signed [7:0] pc_blue_0_12_0_2_fu_22387_p0;
wire  signed [7:0] pc_alpha_0_12_0_2_fu_22392_p0;
wire  signed [7:0] pc_red_0_12_1_fu_22409_p0;
wire  signed [7:0] pc_green_0_12_1_fu_22414_p0;
wire  signed [7:0] pc_blue_0_12_1_fu_22419_p0;
wire  signed [7:0] pc_alpha_0_12_1_fu_22424_p0;
wire  signed [7:0] pc_red_0_12_1_1_fu_22441_p0;
wire  signed [7:0] pc_green_0_12_1_1_fu_22446_p0;
wire  signed [7:0] pc_blue_0_12_1_1_fu_22451_p0;
wire  signed [7:0] pc_alpha_0_12_1_1_fu_22456_p0;
wire  signed [7:0] pc_red_0_12_1_2_fu_22489_p0;
wire  signed [7:0] pc_green_0_12_1_2_fu_22494_p0;
wire  signed [7:0] pc_blue_0_12_1_2_fu_22499_p0;
wire  signed [7:0] pc_alpha_0_12_1_2_fu_22504_p0;
wire   [7:0] tmp374_fu_22569_p2;
wire   [7:0] tmp381_fu_22581_p2;
wire   [7:0] tmp388_fu_22593_p2;
wire   [7:0] tmp395_fu_22605_p2;
wire  signed [7:0] pc_red_0_11_fu_22617_p0;
wire  signed [7:0] pc_green_0_11_fu_22622_p0;
wire  signed [7:0] pc_blue_0_11_fu_22627_p0;
wire  signed [7:0] pc_alpha_0_11_fu_22632_p0;
wire  signed [7:0] pc_red_0_13_0_1_fu_22649_p0;
wire  signed [7:0] pc_green_0_13_0_1_fu_22654_p0;
wire  signed [7:0] pc_blue_0_13_0_1_fu_22659_p0;
wire  signed [7:0] pc_alpha_0_13_0_1_fu_22664_p0;
wire  signed [7:0] pc_red_0_13_0_2_fu_22697_p0;
wire  signed [7:0] pc_green_0_13_0_2_fu_22702_p0;
wire  signed [7:0] pc_blue_0_13_0_2_fu_22707_p0;
wire  signed [7:0] pc_alpha_0_13_0_2_fu_22712_p0;
wire  signed [7:0] pc_red_0_13_1_fu_22729_p0;
wire  signed [7:0] pc_green_0_13_1_fu_22734_p0;
wire  signed [7:0] pc_blue_0_13_1_fu_22739_p0;
wire  signed [7:0] pc_alpha_0_13_1_fu_22744_p0;
wire  signed [7:0] pc_red_0_13_1_1_fu_22761_p0;
wire  signed [7:0] pc_green_0_13_1_1_fu_22766_p0;
wire  signed [7:0] pc_blue_0_13_1_1_fu_22771_p0;
wire  signed [7:0] pc_alpha_0_13_1_1_fu_22776_p0;
wire  signed [7:0] pc_red_0_13_1_2_fu_22809_p0;
wire  signed [7:0] pc_green_0_13_1_2_fu_22814_p0;
wire  signed [7:0] pc_blue_0_13_1_2_fu_22819_p0;
wire  signed [7:0] pc_alpha_0_13_1_2_fu_22824_p0;
wire   [7:0] tmp402_fu_22889_p2;
wire   [7:0] tmp409_fu_22901_p2;
wire   [7:0] tmp416_fu_22913_p2;
wire   [7:0] tmp423_fu_22925_p2;
wire  signed [7:0] pc_red_0_12_fu_22937_p0;
wire  signed [7:0] pc_green_0_12_fu_22942_p0;
wire  signed [7:0] pc_blue_0_12_fu_22947_p0;
wire  signed [7:0] pc_alpha_0_12_fu_22952_p0;
wire  signed [7:0] pc_red_0_14_0_1_fu_22969_p0;
wire  signed [7:0] pc_green_0_14_0_1_fu_22974_p0;
wire  signed [7:0] pc_blue_0_14_0_1_fu_22979_p0;
wire  signed [7:0] pc_alpha_0_14_0_1_fu_22984_p0;
wire  signed [7:0] pc_red_0_14_0_2_fu_23017_p0;
wire  signed [7:0] pc_green_0_14_0_2_fu_23022_p0;
wire  signed [7:0] pc_blue_0_14_0_2_fu_23027_p0;
wire  signed [7:0] pc_alpha_0_14_0_2_fu_23032_p0;
wire  signed [7:0] pc_red_0_14_1_fu_23049_p0;
wire  signed [7:0] pc_green_0_14_1_fu_23054_p0;
wire  signed [7:0] pc_blue_0_14_1_fu_23059_p0;
wire  signed [7:0] pc_alpha_0_14_1_fu_23064_p0;
wire  signed [7:0] pc_red_0_14_1_1_fu_23081_p0;
wire  signed [7:0] pc_green_0_14_1_1_fu_23086_p0;
wire  signed [7:0] pc_blue_0_14_1_1_fu_23091_p0;
wire  signed [7:0] pc_alpha_0_14_1_1_fu_23096_p0;
wire  signed [7:0] pc_red_0_14_1_2_fu_23129_p0;
wire  signed [7:0] pc_green_0_14_1_2_fu_23134_p0;
wire  signed [7:0] pc_blue_0_14_1_2_fu_23139_p0;
wire  signed [7:0] pc_alpha_0_14_1_2_fu_23144_p0;
wire   [7:0] tmp430_fu_23209_p2;
wire   [7:0] tmp437_fu_23221_p2;
wire   [7:0] tmp444_fu_23233_p2;
wire   [7:0] tmp451_fu_23245_p2;
wire  signed [7:0] pc_red_0_13_fu_23257_p0;
wire  signed [7:0] pc_green_0_13_fu_23262_p0;
wire  signed [7:0] pc_blue_0_13_fu_23267_p0;
wire  signed [7:0] pc_alpha_0_13_fu_23272_p0;
wire  signed [7:0] pc_red_0_15_0_1_fu_23289_p0;
wire  signed [7:0] pc_green_0_15_0_1_fu_23294_p0;
wire  signed [7:0] pc_blue_0_15_0_1_fu_23299_p0;
wire  signed [7:0] pc_alpha_0_15_0_1_fu_23304_p0;
wire  signed [7:0] pc_red_0_15_0_2_fu_23337_p0;
wire  signed [7:0] pc_green_0_15_0_2_fu_23342_p0;
wire  signed [7:0] pc_blue_0_15_0_2_fu_23347_p0;
wire  signed [7:0] pc_alpha_0_15_0_2_fu_23352_p0;
wire  signed [7:0] pc_red_0_15_1_fu_23369_p0;
wire  signed [7:0] pc_green_0_15_1_fu_23374_p0;
wire  signed [7:0] pc_blue_0_15_1_fu_23379_p0;
wire  signed [7:0] pc_alpha_0_15_1_fu_23384_p0;
wire  signed [7:0] pc_red_0_15_1_1_fu_23401_p0;
wire  signed [7:0] pc_green_0_15_1_1_fu_23406_p0;
wire  signed [7:0] pc_blue_0_15_1_1_fu_23411_p0;
wire  signed [7:0] pc_alpha_0_15_1_1_fu_23416_p0;
wire  signed [7:0] pc_red_0_15_1_2_fu_23449_p0;
wire  signed [7:0] pc_green_0_15_1_2_fu_23454_p0;
wire  signed [7:0] pc_blue_0_15_1_2_fu_23459_p0;
wire  signed [7:0] pc_alpha_0_15_1_2_fu_23464_p0;
wire   [7:0] tmp458_fu_23529_p2;
wire   [7:0] tmp465_fu_23541_p2;
wire   [7:0] tmp472_fu_23553_p2;
wire   [7:0] tmp479_fu_23565_p2;
wire   [7:0] tmp35_fu_23679_p2;
wire   [7:0] tmp34_fu_23673_p2;
wire   [7:0] tmp37_fu_23691_p2;
wire   [7:0] tmp40_fu_23697_p2;
wire   [7:0] tmp36_fu_23685_p2;
wire   [7:0] tmp42_fu_23714_p2;
wire   [7:0] tmp41_fu_23708_p2;
wire   [7:0] tmp44_fu_23726_p2;
wire   [7:0] tmp47_fu_23732_p2;
wire   [7:0] tmp43_fu_23720_p2;
wire   [7:0] tmp49_fu_23749_p2;
wire   [7:0] tmp48_fu_23743_p2;
wire   [7:0] tmp51_fu_23761_p2;
wire   [7:0] tmp54_fu_23767_p2;
wire   [7:0] tmp50_fu_23755_p2;
wire   [7:0] tmp56_fu_23784_p2;
wire   [7:0] tmp55_fu_23778_p2;
wire   [7:0] tmp58_fu_23796_p2;
wire   [7:0] tmp61_fu_23802_p2;
wire   [7:0] tmp57_fu_23790_p2;
wire   [7:0] tmp63_fu_23915_p2;
wire   [7:0] tmp62_fu_23909_p2;
wire   [7:0] tmp65_fu_23927_p2;
wire   [7:0] tmp68_fu_23933_p2;
wire   [7:0] tmp64_fu_23921_p2;
wire   [7:0] tmp70_fu_23950_p2;
wire   [7:0] tmp69_fu_23944_p2;
wire   [7:0] tmp72_fu_23962_p2;
wire   [7:0] tmp75_fu_23968_p2;
wire   [7:0] tmp71_fu_23956_p2;
wire   [7:0] tmp77_fu_23985_p2;
wire   [7:0] tmp76_fu_23979_p2;
wire   [7:0] tmp79_fu_23997_p2;
wire   [7:0] tmp82_fu_24003_p2;
wire   [7:0] tmp78_fu_23991_p2;
wire   [7:0] tmp84_fu_24020_p2;
wire   [7:0] tmp83_fu_24014_p2;
wire   [7:0] tmp86_fu_24032_p2;
wire   [7:0] tmp89_fu_24038_p2;
wire   [7:0] tmp85_fu_24026_p2;
wire   [7:0] tmp91_fu_24151_p2;
wire   [7:0] tmp90_fu_24145_p2;
wire   [7:0] tmp93_fu_24163_p2;
wire   [7:0] tmp96_fu_24169_p2;
wire   [7:0] tmp92_fu_24157_p2;
wire   [7:0] tmp98_fu_24186_p2;
wire   [7:0] tmp97_fu_24180_p2;
wire   [7:0] tmp100_fu_24198_p2;
wire   [7:0] tmp103_fu_24204_p2;
wire   [7:0] tmp99_fu_24192_p2;
wire   [7:0] tmp105_fu_24221_p2;
wire   [7:0] tmp104_fu_24215_p2;
wire   [7:0] tmp107_fu_24233_p2;
wire   [7:0] tmp110_fu_24239_p2;
wire   [7:0] tmp106_fu_24227_p2;
wire   [7:0] tmp112_fu_24256_p2;
wire   [7:0] tmp111_fu_24250_p2;
wire   [7:0] tmp114_fu_24268_p2;
wire   [7:0] tmp117_fu_24274_p2;
wire   [7:0] tmp113_fu_24262_p2;
wire   [7:0] tmp119_fu_24387_p2;
wire   [7:0] tmp118_fu_24381_p2;
wire   [7:0] tmp121_fu_24399_p2;
wire   [7:0] tmp124_fu_24405_p2;
wire   [7:0] tmp120_fu_24393_p2;
wire   [7:0] tmp126_fu_24422_p2;
wire   [7:0] tmp125_fu_24416_p2;
wire   [7:0] tmp128_fu_24434_p2;
wire   [7:0] tmp131_fu_24440_p2;
wire   [7:0] tmp127_fu_24428_p2;
wire   [7:0] tmp133_fu_24457_p2;
wire   [7:0] tmp132_fu_24451_p2;
wire   [7:0] tmp135_fu_24469_p2;
wire   [7:0] tmp138_fu_24475_p2;
wire   [7:0] tmp134_fu_24463_p2;
wire   [7:0] tmp140_fu_24492_p2;
wire   [7:0] tmp139_fu_24486_p2;
wire   [7:0] tmp142_fu_24504_p2;
wire   [7:0] tmp145_fu_24510_p2;
wire   [7:0] tmp141_fu_24498_p2;
wire   [7:0] tmp147_fu_24623_p2;
wire   [7:0] tmp146_fu_24617_p2;
wire   [7:0] tmp149_fu_24635_p2;
wire   [7:0] tmp152_fu_24641_p2;
wire   [7:0] tmp148_fu_24629_p2;
wire   [7:0] tmp154_fu_24658_p2;
wire   [7:0] tmp153_fu_24652_p2;
wire   [7:0] tmp156_fu_24670_p2;
wire   [7:0] tmp159_fu_24676_p2;
wire   [7:0] tmp155_fu_24664_p2;
wire   [7:0] tmp161_fu_24693_p2;
wire   [7:0] tmp160_fu_24687_p2;
wire   [7:0] tmp163_fu_24705_p2;
wire   [7:0] tmp166_fu_24711_p2;
wire   [7:0] tmp162_fu_24699_p2;
wire   [7:0] tmp168_fu_24728_p2;
wire   [7:0] tmp167_fu_24722_p2;
wire   [7:0] tmp170_fu_24740_p2;
wire   [7:0] tmp173_fu_24746_p2;
wire   [7:0] tmp169_fu_24734_p2;
wire   [7:0] tmp175_fu_24859_p2;
wire   [7:0] tmp174_fu_24853_p2;
wire   [7:0] tmp177_fu_24871_p2;
wire   [7:0] tmp180_fu_24877_p2;
wire   [7:0] tmp176_fu_24865_p2;
wire   [7:0] tmp182_fu_24894_p2;
wire   [7:0] tmp181_fu_24888_p2;
wire   [7:0] tmp184_fu_24906_p2;
wire   [7:0] tmp187_fu_24912_p2;
wire   [7:0] tmp183_fu_24900_p2;
wire   [7:0] tmp189_fu_24929_p2;
wire   [7:0] tmp188_fu_24923_p2;
wire   [7:0] tmp191_fu_24941_p2;
wire   [7:0] tmp194_fu_24947_p2;
wire   [7:0] tmp190_fu_24935_p2;
wire   [7:0] tmp196_fu_24964_p2;
wire   [7:0] tmp195_fu_24958_p2;
wire   [7:0] tmp198_fu_24976_p2;
wire   [7:0] tmp201_fu_24982_p2;
wire   [7:0] tmp197_fu_24970_p2;
wire   [7:0] tmp203_fu_25095_p2;
wire   [7:0] tmp202_fu_25089_p2;
wire   [7:0] tmp205_fu_25107_p2;
wire   [7:0] tmp208_fu_25113_p2;
wire   [7:0] tmp204_fu_25101_p2;
wire   [7:0] tmp210_fu_25130_p2;
wire   [7:0] tmp209_fu_25124_p2;
wire   [7:0] tmp212_fu_25142_p2;
wire   [7:0] tmp215_fu_25148_p2;
wire   [7:0] tmp211_fu_25136_p2;
wire   [7:0] tmp217_fu_25165_p2;
wire   [7:0] tmp216_fu_25159_p2;
wire   [7:0] tmp219_fu_25177_p2;
wire   [7:0] tmp222_fu_25183_p2;
wire   [7:0] tmp218_fu_25171_p2;
wire   [7:0] tmp224_fu_25200_p2;
wire   [7:0] tmp223_fu_25194_p2;
wire   [7:0] tmp226_fu_25212_p2;
wire   [7:0] tmp229_fu_25218_p2;
wire   [7:0] tmp225_fu_25206_p2;
wire   [7:0] tmp231_fu_25331_p2;
wire   [7:0] tmp230_fu_25325_p2;
wire   [7:0] tmp233_fu_25343_p2;
wire   [7:0] tmp236_fu_25349_p2;
wire   [7:0] tmp232_fu_25337_p2;
wire   [7:0] tmp238_fu_25366_p2;
wire   [7:0] tmp237_fu_25360_p2;
wire   [7:0] tmp240_fu_25378_p2;
wire   [7:0] tmp243_fu_25384_p2;
wire   [7:0] tmp239_fu_25372_p2;
wire   [7:0] tmp245_fu_25401_p2;
wire   [7:0] tmp244_fu_25395_p2;
wire   [7:0] tmp247_fu_25413_p2;
wire   [7:0] tmp250_fu_25419_p2;
wire   [7:0] tmp246_fu_25407_p2;
wire   [7:0] tmp252_fu_25436_p2;
wire   [7:0] tmp251_fu_25430_p2;
wire   [7:0] tmp254_fu_25448_p2;
wire   [7:0] tmp257_fu_25454_p2;
wire   [7:0] tmp253_fu_25442_p2;
wire   [7:0] tmp259_fu_25567_p2;
wire   [7:0] tmp258_fu_25561_p2;
wire   [7:0] tmp261_fu_25579_p2;
wire   [7:0] tmp264_fu_25585_p2;
wire   [7:0] tmp260_fu_25573_p2;
wire   [7:0] tmp266_fu_25602_p2;
wire   [7:0] tmp265_fu_25596_p2;
wire   [7:0] tmp268_fu_25614_p2;
wire   [7:0] tmp271_fu_25620_p2;
wire   [7:0] tmp267_fu_25608_p2;
wire   [7:0] tmp273_fu_25637_p2;
wire   [7:0] tmp272_fu_25631_p2;
wire   [7:0] tmp275_fu_25649_p2;
wire   [7:0] tmp278_fu_25655_p2;
wire   [7:0] tmp274_fu_25643_p2;
wire   [7:0] tmp280_fu_25672_p2;
wire   [7:0] tmp279_fu_25666_p2;
wire   [7:0] tmp282_fu_25684_p2;
wire   [7:0] tmp285_fu_25690_p2;
wire   [7:0] tmp281_fu_25678_p2;
wire   [7:0] tmp287_fu_25803_p2;
wire   [7:0] tmp286_fu_25797_p2;
wire   [7:0] tmp289_fu_25815_p2;
wire   [7:0] tmp292_fu_25821_p2;
wire   [7:0] tmp288_fu_25809_p2;
wire   [7:0] tmp294_fu_25838_p2;
wire   [7:0] tmp293_fu_25832_p2;
wire   [7:0] tmp296_fu_25850_p2;
wire   [7:0] tmp299_fu_25856_p2;
wire   [7:0] tmp295_fu_25844_p2;
wire   [7:0] tmp301_fu_25873_p2;
wire   [7:0] tmp300_fu_25867_p2;
wire   [7:0] tmp303_fu_25885_p2;
wire   [7:0] tmp306_fu_25891_p2;
wire   [7:0] tmp302_fu_25879_p2;
wire   [7:0] tmp308_fu_25908_p2;
wire   [7:0] tmp307_fu_25902_p2;
wire   [7:0] tmp310_fu_25920_p2;
wire   [7:0] tmp313_fu_25926_p2;
wire   [7:0] tmp309_fu_25914_p2;
wire   [7:0] tmp315_fu_26039_p2;
wire   [7:0] tmp314_fu_26033_p2;
wire   [7:0] tmp317_fu_26051_p2;
wire   [7:0] tmp320_fu_26057_p2;
wire   [7:0] tmp316_fu_26045_p2;
wire   [7:0] tmp322_fu_26074_p2;
wire   [7:0] tmp321_fu_26068_p2;
wire   [7:0] tmp324_fu_26086_p2;
wire   [7:0] tmp327_fu_26092_p2;
wire   [7:0] tmp323_fu_26080_p2;
wire   [7:0] tmp329_fu_26109_p2;
wire   [7:0] tmp328_fu_26103_p2;
wire   [7:0] tmp331_fu_26121_p2;
wire   [7:0] tmp334_fu_26127_p2;
wire   [7:0] tmp330_fu_26115_p2;
wire   [7:0] tmp336_fu_26144_p2;
wire   [7:0] tmp335_fu_26138_p2;
wire   [7:0] tmp338_fu_26156_p2;
wire   [7:0] tmp341_fu_26162_p2;
wire   [7:0] tmp337_fu_26150_p2;
wire   [7:0] tmp343_fu_26275_p2;
wire   [7:0] tmp342_fu_26269_p2;
wire   [7:0] tmp345_fu_26287_p2;
wire   [7:0] tmp348_fu_26293_p2;
wire   [7:0] tmp344_fu_26281_p2;
wire   [7:0] tmp350_fu_26310_p2;
wire   [7:0] tmp349_fu_26304_p2;
wire   [7:0] tmp352_fu_26322_p2;
wire   [7:0] tmp355_fu_26328_p2;
wire   [7:0] tmp351_fu_26316_p2;
wire   [7:0] tmp357_fu_26345_p2;
wire   [7:0] tmp356_fu_26339_p2;
wire   [7:0] tmp359_fu_26357_p2;
wire   [7:0] tmp362_fu_26363_p2;
wire   [7:0] tmp358_fu_26351_p2;
wire   [7:0] tmp364_fu_26380_p2;
wire   [7:0] tmp363_fu_26374_p2;
wire   [7:0] tmp366_fu_26392_p2;
wire   [7:0] tmp369_fu_26398_p2;
wire   [7:0] tmp365_fu_26386_p2;
wire   [7:0] tmp371_fu_26511_p2;
wire   [7:0] tmp370_fu_26505_p2;
wire   [7:0] tmp373_fu_26523_p2;
wire   [7:0] tmp376_fu_26529_p2;
wire   [7:0] tmp372_fu_26517_p2;
wire   [7:0] tmp378_fu_26546_p2;
wire   [7:0] tmp377_fu_26540_p2;
wire   [7:0] tmp380_fu_26558_p2;
wire   [7:0] tmp383_fu_26564_p2;
wire   [7:0] tmp379_fu_26552_p2;
wire   [7:0] tmp385_fu_26581_p2;
wire   [7:0] tmp384_fu_26575_p2;
wire   [7:0] tmp387_fu_26593_p2;
wire   [7:0] tmp390_fu_26599_p2;
wire   [7:0] tmp386_fu_26587_p2;
wire   [7:0] tmp392_fu_26616_p2;
wire   [7:0] tmp391_fu_26610_p2;
wire   [7:0] tmp394_fu_26628_p2;
wire   [7:0] tmp397_fu_26634_p2;
wire   [7:0] tmp393_fu_26622_p2;
wire   [7:0] tmp399_fu_26747_p2;
wire   [7:0] tmp398_fu_26741_p2;
wire   [7:0] tmp401_fu_26759_p2;
wire   [7:0] tmp404_fu_26765_p2;
wire   [7:0] tmp400_fu_26753_p2;
wire   [7:0] tmp406_fu_26782_p2;
wire   [7:0] tmp405_fu_26776_p2;
wire   [7:0] tmp408_fu_26794_p2;
wire   [7:0] tmp411_fu_26800_p2;
wire   [7:0] tmp407_fu_26788_p2;
wire   [7:0] tmp413_fu_26817_p2;
wire   [7:0] tmp412_fu_26811_p2;
wire   [7:0] tmp415_fu_26829_p2;
wire   [7:0] tmp418_fu_26835_p2;
wire   [7:0] tmp414_fu_26823_p2;
wire   [7:0] tmp420_fu_26852_p2;
wire   [7:0] tmp419_fu_26846_p2;
wire   [7:0] tmp422_fu_26864_p2;
wire   [7:0] tmp425_fu_26870_p2;
wire   [7:0] tmp421_fu_26858_p2;
wire   [7:0] tmp427_fu_26983_p2;
wire   [7:0] tmp426_fu_26977_p2;
wire   [7:0] tmp429_fu_26995_p2;
wire   [7:0] tmp432_fu_27001_p2;
wire   [7:0] tmp428_fu_26989_p2;
wire   [7:0] tmp434_fu_27018_p2;
wire   [7:0] tmp433_fu_27012_p2;
wire   [7:0] tmp436_fu_27030_p2;
wire   [7:0] tmp439_fu_27036_p2;
wire   [7:0] tmp435_fu_27024_p2;
wire   [7:0] tmp441_fu_27053_p2;
wire   [7:0] tmp440_fu_27047_p2;
wire   [7:0] tmp443_fu_27065_p2;
wire   [7:0] tmp446_fu_27071_p2;
wire   [7:0] tmp442_fu_27059_p2;
wire   [7:0] tmp448_fu_27088_p2;
wire   [7:0] tmp447_fu_27082_p2;
wire   [7:0] tmp450_fu_27100_p2;
wire   [7:0] tmp453_fu_27106_p2;
wire   [7:0] tmp449_fu_27094_p2;
wire   [7:0] tmp455_fu_27219_p2;
wire   [7:0] tmp454_fu_27213_p2;
wire   [7:0] tmp457_fu_27231_p2;
wire   [7:0] tmp460_fu_27237_p2;
wire   [7:0] tmp456_fu_27225_p2;
wire   [7:0] tmp462_fu_27254_p2;
wire   [7:0] tmp461_fu_27248_p2;
wire   [7:0] tmp464_fu_27266_p2;
wire   [7:0] tmp467_fu_27272_p2;
wire   [7:0] tmp463_fu_27260_p2;
wire   [7:0] tmp469_fu_27289_p2;
wire   [7:0] tmp468_fu_27283_p2;
wire   [7:0] tmp471_fu_27301_p2;
wire   [7:0] tmp474_fu_27307_p2;
wire   [7:0] tmp470_fu_27295_p2;
wire   [7:0] tmp476_fu_27324_p2;
wire   [7:0] tmp475_fu_27318_p2;
wire   [7:0] tmp478_fu_27336_p2;
wire   [7:0] tmp481_fu_27342_p2;
wire   [7:0] tmp477_fu_27330_p2;
wire   [7:0] cur_point_0_2_15_2_2_fu_27347_p2;
wire   [7:0] cur_point_1_2_15_2_2_fu_27312_p2;
wire   [7:0] cur_point_2_2_15_2_2_fu_27277_p2;
wire   [7:0] cur_point_alpha_15_2_2_fu_27242_p2;
wire   [7:0] points_output_data_14_red_fu_27111_p2;
wire   [7:0] points_output_data_14_green_fu_27076_p2;
wire   [7:0] points_output_data_14_blue_fu_27041_p2;
wire   [7:0] points_output_data_14_alpha_fu_27006_p2;
wire   [7:0] points_output_data_13_red_fu_26875_p2;
wire   [7:0] points_output_data_13_green_fu_26840_p2;
wire   [7:0] points_output_data_13_blue_fu_26805_p2;
wire   [7:0] points_output_data_13_alpha_fu_26770_p2;
wire   [7:0] points_output_data_12_red_fu_26639_p2;
wire   [7:0] points_output_data_12_green_fu_26604_p2;
wire   [7:0] points_output_data_12_blue_fu_26569_p2;
wire   [7:0] points_output_data_12_alpha_fu_26534_p2;
wire   [7:0] points_output_data_11_red_fu_26403_p2;
wire   [7:0] points_output_data_11_green_fu_26368_p2;
wire   [7:0] points_output_data_11_blue_fu_26333_p2;
wire   [7:0] points_output_data_11_alpha_fu_26298_p2;
wire   [7:0] points_output_data_10_red_fu_26167_p2;
wire   [7:0] points_output_data_10_green_fu_26132_p2;
wire   [7:0] points_output_data_10_blue_fu_26097_p2;
wire   [7:0] points_output_data_10_alpha_fu_26062_p2;
wire   [7:0] points_output_data_9_red_fu_25931_p2;
wire   [7:0] points_output_data_9_green_fu_25896_p2;
wire   [7:0] points_output_data_9_blue_fu_25861_p2;
wire   [7:0] points_output_data_9_alpha_fu_25826_p2;
wire   [7:0] points_output_data_8_red_fu_25695_p2;
wire   [7:0] points_output_data_8_green_fu_25660_p2;
wire   [7:0] points_output_data_8_blue_fu_25625_p2;
wire   [7:0] points_output_data_8_alpha_fu_25590_p2;
wire   [7:0] points_output_data_7_red_fu_25459_p2;
wire   [7:0] points_output_data_7_green_fu_25424_p2;
wire   [7:0] points_output_data_7_blue_fu_25389_p2;
wire   [7:0] points_output_data_7_alpha_fu_25354_p2;
wire   [7:0] points_output_data_6_red_fu_25223_p2;
wire   [7:0] points_output_data_6_green_fu_25188_p2;
wire   [7:0] points_output_data_6_blue_fu_25153_p2;
wire   [7:0] points_output_data_6_alpha_fu_25118_p2;
wire   [7:0] points_output_data_5_red_fu_24987_p2;
wire   [7:0] points_output_data_5_green_fu_24952_p2;
wire   [7:0] points_output_data_5_blue_fu_24917_p2;
wire   [7:0] points_output_data_5_alpha_fu_24882_p2;
wire   [7:0] points_output_data_4_red_fu_24751_p2;
wire   [7:0] points_output_data_4_green_fu_24716_p2;
wire   [7:0] points_output_data_4_blue_fu_24681_p2;
wire   [7:0] points_output_data_4_alpha_fu_24646_p2;
wire   [7:0] points_output_data_3_red_fu_24515_p2;
wire   [7:0] points_output_data_3_green_fu_24480_p2;
wire   [7:0] points_output_data_3_blue_fu_24445_p2;
wire   [7:0] points_output_data_3_alpha_fu_24410_p2;
wire   [7:0] points_output_data_2_red_fu_24279_p2;
wire   [7:0] points_output_data_2_green_fu_24244_p2;
wire   [7:0] points_output_data_2_blue_fu_24209_p2;
wire   [7:0] points_output_data_2_alpha_fu_24174_p2;
wire   [7:0] points_output_data_1_red_fu_24043_p2;
wire   [7:0] points_output_data_1_green_fu_24008_p2;
wire   [7:0] points_output_data_1_blue_fu_23973_p2;
wire   [7:0] points_output_data_1_alpha_fu_23938_p2;
wire   [7:0] points_output_data_0_red_fu_23807_p2;
wire   [7:0] points_output_data_0_green_fu_23772_p2;
wire   [7:0] points_output_data_0_blue_fu_23737_p2;
wire   [7:0] points_output_data_0_alpha_fu_23702_p2;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_6729;
reg    ap_condition_6973;
reg    ap_condition_6728;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_0_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_0_red_address0),
    .ce0(rows_buffer_0_0_red_ce0),
    .we0(rows_buffer_0_0_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_0_red_q0),
    .address1(rows_buffer_0_0_red_addr_1_reg_28693),
    .ce1(rows_buffer_0_0_red_ce1),
    .we1(rows_buffer_0_0_red_we1),
    .d1(picture_chunk_2_0_red_reg_28105)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_1_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_1_red_address0),
    .ce0(rows_buffer_0_1_red_ce0),
    .we0(rows_buffer_0_1_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_1_red_q0),
    .address1(rows_buffer_0_1_red_addr_1_reg_28765),
    .ce1(rows_buffer_0_1_red_ce1),
    .we1(rows_buffer_0_1_red_we1),
    .d1(picture_chunk_2_1_red_reg_28137)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_2_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_2_red_address0),
    .ce0(rows_buffer_0_2_red_ce0),
    .we0(rows_buffer_0_2_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_2_red_q0),
    .address1(rows_buffer_0_2_red_addr_1_reg_28837),
    .ce1(rows_buffer_0_2_red_ce1),
    .we1(rows_buffer_0_2_red_we1),
    .d1(picture_chunk_2_2_red_reg_28169)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_3_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_3_red_address0),
    .ce0(rows_buffer_0_3_red_ce0),
    .we0(rows_buffer_0_3_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_3_red_q0),
    .address1(rows_buffer_0_3_red_addr_1_reg_28909),
    .ce1(rows_buffer_0_3_red_ce1),
    .we1(rows_buffer_0_3_red_we1),
    .d1(picture_chunk_2_3_red_reg_28201)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_4_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_4_red_address0),
    .ce0(rows_buffer_0_4_red_ce0),
    .we0(rows_buffer_0_4_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_4_red_q0),
    .address1(rows_buffer_0_4_red_addr_1_reg_28981),
    .ce1(rows_buffer_0_4_red_ce1),
    .we1(rows_buffer_0_4_red_we1),
    .d1(picture_chunk_2_4_red_reg_28233)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_5_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_5_red_address0),
    .ce0(rows_buffer_0_5_red_ce0),
    .we0(rows_buffer_0_5_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_5_red_q0),
    .address1(rows_buffer_0_5_red_addr_1_reg_29053),
    .ce1(rows_buffer_0_5_red_ce1),
    .we1(rows_buffer_0_5_red_we1),
    .d1(picture_chunk_2_5_red_reg_28265)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_6_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_6_red_address0),
    .ce0(rows_buffer_0_6_red_ce0),
    .we0(rows_buffer_0_6_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_6_red_q0),
    .address1(rows_buffer_0_6_red_addr_1_reg_29125),
    .ce1(rows_buffer_0_6_red_ce1),
    .we1(rows_buffer_0_6_red_we1),
    .d1(picture_chunk_2_6_red_reg_28297)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_7_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_7_red_address0),
    .ce0(rows_buffer_0_7_red_ce0),
    .we0(rows_buffer_0_7_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_7_red_q0),
    .address1(rows_buffer_0_7_red_addr_1_reg_29197),
    .ce1(rows_buffer_0_7_red_ce1),
    .we1(rows_buffer_0_7_red_we1),
    .d1(picture_chunk_2_7_red_reg_28329)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_8_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_8_red_address0),
    .ce0(rows_buffer_0_8_red_ce0),
    .we0(rows_buffer_0_8_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_8_red_q0),
    .address1(rows_buffer_0_8_red_addr_1_reg_29269),
    .ce1(rows_buffer_0_8_red_ce1),
    .we1(rows_buffer_0_8_red_we1),
    .d1(picture_chunk_2_8_red_reg_28361)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_9_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_9_red_address0),
    .ce0(rows_buffer_0_9_red_ce0),
    .we0(rows_buffer_0_9_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_9_red_q0),
    .address1(rows_buffer_0_9_red_addr_1_reg_29341),
    .ce1(rows_buffer_0_9_red_ce1),
    .we1(rows_buffer_0_9_red_we1),
    .d1(picture_chunk_2_9_red_reg_28393)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_10_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_10_red_address0),
    .ce0(rows_buffer_0_10_red_ce0),
    .we0(rows_buffer_0_10_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_10_red_q0),
    .address1(rows_buffer_0_10_red_addr_1_reg_29413),
    .ce1(rows_buffer_0_10_red_ce1),
    .we1(rows_buffer_0_10_red_we1),
    .d1(picture_chunk_2_10_red_reg_28425)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_11_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_11_red_address0),
    .ce0(rows_buffer_0_11_red_ce0),
    .we0(rows_buffer_0_11_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_11_red_q0),
    .address1(rows_buffer_0_11_red_addr_1_reg_29485),
    .ce1(rows_buffer_0_11_red_ce1),
    .we1(rows_buffer_0_11_red_we1),
    .d1(picture_chunk_2_11_red_reg_28457)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_12_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_12_red_address0),
    .ce0(rows_buffer_0_12_red_ce0),
    .we0(rows_buffer_0_12_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_12_red_q0),
    .address1(rows_buffer_0_12_red_addr_1_reg_29557),
    .ce1(rows_buffer_0_12_red_ce1),
    .we1(rows_buffer_0_12_red_we1),
    .d1(picture_chunk_2_12_red_reg_28489)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_13_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_13_red_address0),
    .ce0(rows_buffer_0_13_red_ce0),
    .we0(rows_buffer_0_13_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_13_red_q0),
    .address1(rows_buffer_0_13_red_addr_1_reg_29629),
    .ce1(rows_buffer_0_13_red_ce1),
    .we1(rows_buffer_0_13_red_we1),
    .d1(picture_chunk_2_13_red_reg_28521)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_14_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_14_red_address0),
    .ce0(rows_buffer_0_14_red_ce0),
    .we0(rows_buffer_0_14_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_14_red_q0),
    .address1(rows_buffer_0_14_red_addr_1_reg_29701),
    .ce1(rows_buffer_0_14_red_ce1),
    .we1(rows_buffer_0_14_red_we1),
    .d1(points_input_data_14_red_reg_28553)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_15_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_15_red_address0),
    .ce0(rows_buffer_0_15_red_ce0),
    .we0(rows_buffer_0_15_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_15_red_q0),
    .address1(rows_buffer_0_15_red_addr_1_reg_29773),
    .ce1(rows_buffer_0_15_red_ce1),
    .we1(rows_buffer_0_15_red_we1),
    .d1(points_input_data_15_red_reg_28585)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_0_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_0_red_address0),
    .ce0(rows_buffer_1_0_red_ce0),
    .we0(rows_buffer_1_0_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_0_red_q0),
    .address1(rows_buffer_1_0_red_addr_1_reg_28699),
    .ce1(rows_buffer_1_0_red_ce1),
    .we1(rows_buffer_1_0_red_we1),
    .d1(picture_chunk_2_0_red_reg_28105)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_1_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_1_red_address0),
    .ce0(rows_buffer_1_1_red_ce0),
    .we0(rows_buffer_1_1_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_1_red_q0),
    .address1(rows_buffer_1_1_red_addr_1_reg_28771),
    .ce1(rows_buffer_1_1_red_ce1),
    .we1(rows_buffer_1_1_red_we1),
    .d1(picture_chunk_2_1_red_reg_28137)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_2_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_2_red_address0),
    .ce0(rows_buffer_1_2_red_ce0),
    .we0(rows_buffer_1_2_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_2_red_q0),
    .address1(rows_buffer_1_2_red_addr_1_reg_28843),
    .ce1(rows_buffer_1_2_red_ce1),
    .we1(rows_buffer_1_2_red_we1),
    .d1(picture_chunk_2_2_red_reg_28169)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_3_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_3_red_address0),
    .ce0(rows_buffer_1_3_red_ce0),
    .we0(rows_buffer_1_3_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_3_red_q0),
    .address1(rows_buffer_1_3_red_addr_1_reg_28915),
    .ce1(rows_buffer_1_3_red_ce1),
    .we1(rows_buffer_1_3_red_we1),
    .d1(picture_chunk_2_3_red_reg_28201)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_4_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_4_red_address0),
    .ce0(rows_buffer_1_4_red_ce0),
    .we0(rows_buffer_1_4_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_4_red_q0),
    .address1(rows_buffer_1_4_red_addr_1_reg_28987),
    .ce1(rows_buffer_1_4_red_ce1),
    .we1(rows_buffer_1_4_red_we1),
    .d1(picture_chunk_2_4_red_reg_28233)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_5_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_5_red_address0),
    .ce0(rows_buffer_1_5_red_ce0),
    .we0(rows_buffer_1_5_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_5_red_q0),
    .address1(rows_buffer_1_5_red_addr_1_reg_29059),
    .ce1(rows_buffer_1_5_red_ce1),
    .we1(rows_buffer_1_5_red_we1),
    .d1(picture_chunk_2_5_red_reg_28265)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_6_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_6_red_address0),
    .ce0(rows_buffer_1_6_red_ce0),
    .we0(rows_buffer_1_6_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_6_red_q0),
    .address1(rows_buffer_1_6_red_addr_1_reg_29131),
    .ce1(rows_buffer_1_6_red_ce1),
    .we1(rows_buffer_1_6_red_we1),
    .d1(picture_chunk_2_6_red_reg_28297)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_7_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_7_red_address0),
    .ce0(rows_buffer_1_7_red_ce0),
    .we0(rows_buffer_1_7_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_7_red_q0),
    .address1(rows_buffer_1_7_red_addr_1_reg_29203),
    .ce1(rows_buffer_1_7_red_ce1),
    .we1(rows_buffer_1_7_red_we1),
    .d1(picture_chunk_2_7_red_reg_28329)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_8_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_8_red_address0),
    .ce0(rows_buffer_1_8_red_ce0),
    .we0(rows_buffer_1_8_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_8_red_q0),
    .address1(rows_buffer_1_8_red_addr_1_reg_29275),
    .ce1(rows_buffer_1_8_red_ce1),
    .we1(rows_buffer_1_8_red_we1),
    .d1(picture_chunk_2_8_red_reg_28361)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_9_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_9_red_address0),
    .ce0(rows_buffer_1_9_red_ce0),
    .we0(rows_buffer_1_9_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_9_red_q0),
    .address1(rows_buffer_1_9_red_addr_1_reg_29347),
    .ce1(rows_buffer_1_9_red_ce1),
    .we1(rows_buffer_1_9_red_we1),
    .d1(picture_chunk_2_9_red_reg_28393)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_10_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_10_red_address0),
    .ce0(rows_buffer_1_10_red_ce0),
    .we0(rows_buffer_1_10_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_10_red_q0),
    .address1(rows_buffer_1_10_red_addr_1_reg_29419),
    .ce1(rows_buffer_1_10_red_ce1),
    .we1(rows_buffer_1_10_red_we1),
    .d1(picture_chunk_2_10_red_reg_28425)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_11_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_11_red_address0),
    .ce0(rows_buffer_1_11_red_ce0),
    .we0(rows_buffer_1_11_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_11_red_q0),
    .address1(rows_buffer_1_11_red_addr_1_reg_29491),
    .ce1(rows_buffer_1_11_red_ce1),
    .we1(rows_buffer_1_11_red_we1),
    .d1(picture_chunk_2_11_red_reg_28457)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_12_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_12_red_address0),
    .ce0(rows_buffer_1_12_red_ce0),
    .we0(rows_buffer_1_12_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_12_red_q0),
    .address1(rows_buffer_1_12_red_addr_1_reg_29563),
    .ce1(rows_buffer_1_12_red_ce1),
    .we1(rows_buffer_1_12_red_we1),
    .d1(picture_chunk_2_12_red_reg_28489)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_13_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_13_red_address0),
    .ce0(rows_buffer_1_13_red_ce0),
    .we0(rows_buffer_1_13_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_13_red_q0),
    .address1(rows_buffer_1_13_red_addr_1_reg_29635),
    .ce1(rows_buffer_1_13_red_ce1),
    .we1(rows_buffer_1_13_red_we1),
    .d1(picture_chunk_2_13_red_reg_28521)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_14_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_14_red_address0),
    .ce0(rows_buffer_1_14_red_ce0),
    .we0(rows_buffer_1_14_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_14_red_q0),
    .address1(rows_buffer_1_14_red_addr_1_reg_29707),
    .ce1(rows_buffer_1_14_red_ce1),
    .we1(rows_buffer_1_14_red_we1),
    .d1(points_input_data_14_red_reg_28553)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_15_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_15_red_address0),
    .ce0(rows_buffer_1_15_red_ce0),
    .we0(rows_buffer_1_15_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_15_red_q0),
    .address1(rows_buffer_1_15_red_addr_1_reg_29779),
    .ce1(rows_buffer_1_15_red_ce1),
    .we1(rows_buffer_1_15_red_we1),
    .d1(points_input_data_15_red_reg_28585)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_0_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_0_red_address0),
    .ce0(rows_buffer_2_0_red_ce0),
    .we0(rows_buffer_2_0_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_0_red_q0),
    .address1(rows_buffer_2_0_red_addr_1_reg_28705),
    .ce1(rows_buffer_2_0_red_ce1),
    .we1(rows_buffer_2_0_red_we1),
    .d1(picture_chunk_2_0_red_reg_28105)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_1_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_1_red_address0),
    .ce0(rows_buffer_2_1_red_ce0),
    .we0(rows_buffer_2_1_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_1_red_q0),
    .address1(rows_buffer_2_1_red_addr_1_reg_28777),
    .ce1(rows_buffer_2_1_red_ce1),
    .we1(rows_buffer_2_1_red_we1),
    .d1(picture_chunk_2_1_red_reg_28137)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_2_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_2_red_address0),
    .ce0(rows_buffer_2_2_red_ce0),
    .we0(rows_buffer_2_2_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_2_red_q0),
    .address1(rows_buffer_2_2_red_addr_1_reg_28849),
    .ce1(rows_buffer_2_2_red_ce1),
    .we1(rows_buffer_2_2_red_we1),
    .d1(picture_chunk_2_2_red_reg_28169)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_3_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_3_red_address0),
    .ce0(rows_buffer_2_3_red_ce0),
    .we0(rows_buffer_2_3_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_3_red_q0),
    .address1(rows_buffer_2_3_red_addr_1_reg_28921),
    .ce1(rows_buffer_2_3_red_ce1),
    .we1(rows_buffer_2_3_red_we1),
    .d1(picture_chunk_2_3_red_reg_28201)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_4_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_4_red_address0),
    .ce0(rows_buffer_2_4_red_ce0),
    .we0(rows_buffer_2_4_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_4_red_q0),
    .address1(rows_buffer_2_4_red_addr_1_reg_28993),
    .ce1(rows_buffer_2_4_red_ce1),
    .we1(rows_buffer_2_4_red_we1),
    .d1(picture_chunk_2_4_red_reg_28233)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_5_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_5_red_address0),
    .ce0(rows_buffer_2_5_red_ce0),
    .we0(rows_buffer_2_5_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_5_red_q0),
    .address1(rows_buffer_2_5_red_addr_1_reg_29065),
    .ce1(rows_buffer_2_5_red_ce1),
    .we1(rows_buffer_2_5_red_we1),
    .d1(picture_chunk_2_5_red_reg_28265)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_6_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_6_red_address0),
    .ce0(rows_buffer_2_6_red_ce0),
    .we0(rows_buffer_2_6_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_6_red_q0),
    .address1(rows_buffer_2_6_red_addr_1_reg_29137),
    .ce1(rows_buffer_2_6_red_ce1),
    .we1(rows_buffer_2_6_red_we1),
    .d1(picture_chunk_2_6_red_reg_28297)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_7_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_7_red_address0),
    .ce0(rows_buffer_2_7_red_ce0),
    .we0(rows_buffer_2_7_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_7_red_q0),
    .address1(rows_buffer_2_7_red_addr_1_reg_29209),
    .ce1(rows_buffer_2_7_red_ce1),
    .we1(rows_buffer_2_7_red_we1),
    .d1(picture_chunk_2_7_red_reg_28329)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_8_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_8_red_address0),
    .ce0(rows_buffer_2_8_red_ce0),
    .we0(rows_buffer_2_8_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_8_red_q0),
    .address1(rows_buffer_2_8_red_addr_1_reg_29281),
    .ce1(rows_buffer_2_8_red_ce1),
    .we1(rows_buffer_2_8_red_we1),
    .d1(picture_chunk_2_8_red_reg_28361)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_9_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_9_red_address0),
    .ce0(rows_buffer_2_9_red_ce0),
    .we0(rows_buffer_2_9_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_9_red_q0),
    .address1(rows_buffer_2_9_red_addr_1_reg_29353),
    .ce1(rows_buffer_2_9_red_ce1),
    .we1(rows_buffer_2_9_red_we1),
    .d1(picture_chunk_2_9_red_reg_28393)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_10_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_10_red_address0),
    .ce0(rows_buffer_2_10_red_ce0),
    .we0(rows_buffer_2_10_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_10_red_q0),
    .address1(rows_buffer_2_10_red_addr_1_reg_29425),
    .ce1(rows_buffer_2_10_red_ce1),
    .we1(rows_buffer_2_10_red_we1),
    .d1(picture_chunk_2_10_red_reg_28425)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_11_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_11_red_address0),
    .ce0(rows_buffer_2_11_red_ce0),
    .we0(rows_buffer_2_11_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_11_red_q0),
    .address1(rows_buffer_2_11_red_addr_1_reg_29497),
    .ce1(rows_buffer_2_11_red_ce1),
    .we1(rows_buffer_2_11_red_we1),
    .d1(picture_chunk_2_11_red_reg_28457)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_12_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_12_red_address0),
    .ce0(rows_buffer_2_12_red_ce0),
    .we0(rows_buffer_2_12_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_12_red_q0),
    .address1(rows_buffer_2_12_red_addr_1_reg_29569),
    .ce1(rows_buffer_2_12_red_ce1),
    .we1(rows_buffer_2_12_red_we1),
    .d1(picture_chunk_2_12_red_reg_28489)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_13_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_13_red_address0),
    .ce0(rows_buffer_2_13_red_ce0),
    .we0(rows_buffer_2_13_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_13_red_q0),
    .address1(rows_buffer_2_13_red_addr_1_reg_29641),
    .ce1(rows_buffer_2_13_red_ce1),
    .we1(rows_buffer_2_13_red_we1),
    .d1(picture_chunk_2_13_red_reg_28521)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_14_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_14_red_address0),
    .ce0(rows_buffer_2_14_red_ce0),
    .we0(rows_buffer_2_14_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_14_red_q0),
    .address1(rows_buffer_2_14_red_addr_1_reg_29713),
    .ce1(rows_buffer_2_14_red_ce1),
    .we1(rows_buffer_2_14_red_we1),
    .d1(points_input_data_14_red_reg_28553)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_15_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_15_red_address0),
    .ce0(rows_buffer_2_15_red_ce0),
    .we0(rows_buffer_2_15_red_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_15_red_q0),
    .address1(rows_buffer_2_15_red_addr_1_reg_29785),
    .ce1(rows_buffer_2_15_red_ce1),
    .we1(rows_buffer_2_15_red_we1),
    .d1(points_input_data_15_red_reg_28585)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_0_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_0_green_address0),
    .ce0(rows_buffer_0_0_green_ce0),
    .we0(rows_buffer_0_0_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_0_green_q0),
    .address1(rows_buffer_0_0_green_addr_1_reg_28711),
    .ce1(rows_buffer_0_0_green_ce1),
    .we1(rows_buffer_0_0_green_we1),
    .d1(picture_chunk_2_0_green_reg_28113)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_1_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_1_green_address0),
    .ce0(rows_buffer_0_1_green_ce0),
    .we0(rows_buffer_0_1_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_1_green_q0),
    .address1(rows_buffer_0_1_green_addr_1_reg_28783),
    .ce1(rows_buffer_0_1_green_ce1),
    .we1(rows_buffer_0_1_green_we1),
    .d1(picture_chunk_2_1_green_reg_28145)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_2_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_2_green_address0),
    .ce0(rows_buffer_0_2_green_ce0),
    .we0(rows_buffer_0_2_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_2_green_q0),
    .address1(rows_buffer_0_2_green_addr_1_reg_28855),
    .ce1(rows_buffer_0_2_green_ce1),
    .we1(rows_buffer_0_2_green_we1),
    .d1(picture_chunk_2_2_green_reg_28177)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_3_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_3_green_address0),
    .ce0(rows_buffer_0_3_green_ce0),
    .we0(rows_buffer_0_3_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_3_green_q0),
    .address1(rows_buffer_0_3_green_addr_1_reg_28927),
    .ce1(rows_buffer_0_3_green_ce1),
    .we1(rows_buffer_0_3_green_we1),
    .d1(picture_chunk_2_3_green_reg_28209)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_4_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_4_green_address0),
    .ce0(rows_buffer_0_4_green_ce0),
    .we0(rows_buffer_0_4_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_4_green_q0),
    .address1(rows_buffer_0_4_green_addr_1_reg_28999),
    .ce1(rows_buffer_0_4_green_ce1),
    .we1(rows_buffer_0_4_green_we1),
    .d1(picture_chunk_2_4_green_reg_28241)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_5_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_5_green_address0),
    .ce0(rows_buffer_0_5_green_ce0),
    .we0(rows_buffer_0_5_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_5_green_q0),
    .address1(rows_buffer_0_5_green_addr_1_reg_29071),
    .ce1(rows_buffer_0_5_green_ce1),
    .we1(rows_buffer_0_5_green_we1),
    .d1(picture_chunk_2_5_green_reg_28273)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_6_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_6_green_address0),
    .ce0(rows_buffer_0_6_green_ce0),
    .we0(rows_buffer_0_6_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_6_green_q0),
    .address1(rows_buffer_0_6_green_addr_1_reg_29143),
    .ce1(rows_buffer_0_6_green_ce1),
    .we1(rows_buffer_0_6_green_we1),
    .d1(picture_chunk_2_6_green_reg_28305)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_7_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_7_green_address0),
    .ce0(rows_buffer_0_7_green_ce0),
    .we0(rows_buffer_0_7_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_7_green_q0),
    .address1(rows_buffer_0_7_green_addr_1_reg_29215),
    .ce1(rows_buffer_0_7_green_ce1),
    .we1(rows_buffer_0_7_green_we1),
    .d1(picture_chunk_2_7_green_reg_28337)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_8_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_8_green_address0),
    .ce0(rows_buffer_0_8_green_ce0),
    .we0(rows_buffer_0_8_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_8_green_q0),
    .address1(rows_buffer_0_8_green_addr_1_reg_29287),
    .ce1(rows_buffer_0_8_green_ce1),
    .we1(rows_buffer_0_8_green_we1),
    .d1(picture_chunk_2_8_green_reg_28369)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_9_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_9_green_address0),
    .ce0(rows_buffer_0_9_green_ce0),
    .we0(rows_buffer_0_9_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_9_green_q0),
    .address1(rows_buffer_0_9_green_addr_1_reg_29359),
    .ce1(rows_buffer_0_9_green_ce1),
    .we1(rows_buffer_0_9_green_we1),
    .d1(picture_chunk_2_9_green_reg_28401)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_10_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_10_green_address0),
    .ce0(rows_buffer_0_10_green_ce0),
    .we0(rows_buffer_0_10_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_10_green_q0),
    .address1(rows_buffer_0_10_green_addr_1_reg_29431),
    .ce1(rows_buffer_0_10_green_ce1),
    .we1(rows_buffer_0_10_green_we1),
    .d1(picture_chunk_2_10_green_reg_28433)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_11_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_11_green_address0),
    .ce0(rows_buffer_0_11_green_ce0),
    .we0(rows_buffer_0_11_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_11_green_q0),
    .address1(rows_buffer_0_11_green_addr_1_reg_29503),
    .ce1(rows_buffer_0_11_green_ce1),
    .we1(rows_buffer_0_11_green_we1),
    .d1(picture_chunk_2_11_green_reg_28465)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_12_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_12_green_address0),
    .ce0(rows_buffer_0_12_green_ce0),
    .we0(rows_buffer_0_12_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_12_green_q0),
    .address1(rows_buffer_0_12_green_addr_1_reg_29575),
    .ce1(rows_buffer_0_12_green_ce1),
    .we1(rows_buffer_0_12_green_we1),
    .d1(picture_chunk_2_12_green_reg_28497)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_13_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_13_green_address0),
    .ce0(rows_buffer_0_13_green_ce0),
    .we0(rows_buffer_0_13_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_13_green_q0),
    .address1(rows_buffer_0_13_green_addr_1_reg_29647),
    .ce1(rows_buffer_0_13_green_ce1),
    .we1(rows_buffer_0_13_green_we1),
    .d1(picture_chunk_2_13_green_reg_28529)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_14_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_14_green_address0),
    .ce0(rows_buffer_0_14_green_ce0),
    .we0(rows_buffer_0_14_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_14_green_q0),
    .address1(rows_buffer_0_14_green_addr_1_reg_29719),
    .ce1(rows_buffer_0_14_green_ce1),
    .we1(rows_buffer_0_14_green_we1),
    .d1(points_input_data_14_green_reg_28561)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_15_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_15_green_address0),
    .ce0(rows_buffer_0_15_green_ce0),
    .we0(rows_buffer_0_15_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_15_green_q0),
    .address1(rows_buffer_0_15_green_addr_1_reg_29791),
    .ce1(rows_buffer_0_15_green_ce1),
    .we1(rows_buffer_0_15_green_we1),
    .d1(points_input_data_15_green_reg_28593)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_0_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_0_green_address0),
    .ce0(rows_buffer_1_0_green_ce0),
    .we0(rows_buffer_1_0_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_0_green_q0),
    .address1(rows_buffer_1_0_green_addr_1_reg_28717),
    .ce1(rows_buffer_1_0_green_ce1),
    .we1(rows_buffer_1_0_green_we1),
    .d1(picture_chunk_2_0_green_reg_28113)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_1_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_1_green_address0),
    .ce0(rows_buffer_1_1_green_ce0),
    .we0(rows_buffer_1_1_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_1_green_q0),
    .address1(rows_buffer_1_1_green_addr_1_reg_28789),
    .ce1(rows_buffer_1_1_green_ce1),
    .we1(rows_buffer_1_1_green_we1),
    .d1(picture_chunk_2_1_green_reg_28145)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_2_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_2_green_address0),
    .ce0(rows_buffer_1_2_green_ce0),
    .we0(rows_buffer_1_2_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_2_green_q0),
    .address1(rows_buffer_1_2_green_addr_1_reg_28861),
    .ce1(rows_buffer_1_2_green_ce1),
    .we1(rows_buffer_1_2_green_we1),
    .d1(picture_chunk_2_2_green_reg_28177)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_3_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_3_green_address0),
    .ce0(rows_buffer_1_3_green_ce0),
    .we0(rows_buffer_1_3_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_3_green_q0),
    .address1(rows_buffer_1_3_green_addr_1_reg_28933),
    .ce1(rows_buffer_1_3_green_ce1),
    .we1(rows_buffer_1_3_green_we1),
    .d1(picture_chunk_2_3_green_reg_28209)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_4_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_4_green_address0),
    .ce0(rows_buffer_1_4_green_ce0),
    .we0(rows_buffer_1_4_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_4_green_q0),
    .address1(rows_buffer_1_4_green_addr_1_reg_29005),
    .ce1(rows_buffer_1_4_green_ce1),
    .we1(rows_buffer_1_4_green_we1),
    .d1(picture_chunk_2_4_green_reg_28241)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_5_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_5_green_address0),
    .ce0(rows_buffer_1_5_green_ce0),
    .we0(rows_buffer_1_5_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_5_green_q0),
    .address1(rows_buffer_1_5_green_addr_1_reg_29077),
    .ce1(rows_buffer_1_5_green_ce1),
    .we1(rows_buffer_1_5_green_we1),
    .d1(picture_chunk_2_5_green_reg_28273)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_6_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_6_green_address0),
    .ce0(rows_buffer_1_6_green_ce0),
    .we0(rows_buffer_1_6_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_6_green_q0),
    .address1(rows_buffer_1_6_green_addr_1_reg_29149),
    .ce1(rows_buffer_1_6_green_ce1),
    .we1(rows_buffer_1_6_green_we1),
    .d1(picture_chunk_2_6_green_reg_28305)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_7_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_7_green_address0),
    .ce0(rows_buffer_1_7_green_ce0),
    .we0(rows_buffer_1_7_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_7_green_q0),
    .address1(rows_buffer_1_7_green_addr_1_reg_29221),
    .ce1(rows_buffer_1_7_green_ce1),
    .we1(rows_buffer_1_7_green_we1),
    .d1(picture_chunk_2_7_green_reg_28337)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_8_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_8_green_address0),
    .ce0(rows_buffer_1_8_green_ce0),
    .we0(rows_buffer_1_8_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_8_green_q0),
    .address1(rows_buffer_1_8_green_addr_1_reg_29293),
    .ce1(rows_buffer_1_8_green_ce1),
    .we1(rows_buffer_1_8_green_we1),
    .d1(picture_chunk_2_8_green_reg_28369)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_9_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_9_green_address0),
    .ce0(rows_buffer_1_9_green_ce0),
    .we0(rows_buffer_1_9_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_9_green_q0),
    .address1(rows_buffer_1_9_green_addr_1_reg_29365),
    .ce1(rows_buffer_1_9_green_ce1),
    .we1(rows_buffer_1_9_green_we1),
    .d1(picture_chunk_2_9_green_reg_28401)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_10_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_10_green_address0),
    .ce0(rows_buffer_1_10_green_ce0),
    .we0(rows_buffer_1_10_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_10_green_q0),
    .address1(rows_buffer_1_10_green_addr_1_reg_29437),
    .ce1(rows_buffer_1_10_green_ce1),
    .we1(rows_buffer_1_10_green_we1),
    .d1(picture_chunk_2_10_green_reg_28433)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_11_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_11_green_address0),
    .ce0(rows_buffer_1_11_green_ce0),
    .we0(rows_buffer_1_11_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_11_green_q0),
    .address1(rows_buffer_1_11_green_addr_1_reg_29509),
    .ce1(rows_buffer_1_11_green_ce1),
    .we1(rows_buffer_1_11_green_we1),
    .d1(picture_chunk_2_11_green_reg_28465)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_12_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_12_green_address0),
    .ce0(rows_buffer_1_12_green_ce0),
    .we0(rows_buffer_1_12_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_12_green_q0),
    .address1(rows_buffer_1_12_green_addr_1_reg_29581),
    .ce1(rows_buffer_1_12_green_ce1),
    .we1(rows_buffer_1_12_green_we1),
    .d1(picture_chunk_2_12_green_reg_28497)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_13_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_13_green_address0),
    .ce0(rows_buffer_1_13_green_ce0),
    .we0(rows_buffer_1_13_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_13_green_q0),
    .address1(rows_buffer_1_13_green_addr_1_reg_29653),
    .ce1(rows_buffer_1_13_green_ce1),
    .we1(rows_buffer_1_13_green_we1),
    .d1(picture_chunk_2_13_green_reg_28529)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_14_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_14_green_address0),
    .ce0(rows_buffer_1_14_green_ce0),
    .we0(rows_buffer_1_14_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_14_green_q0),
    .address1(rows_buffer_1_14_green_addr_1_reg_29725),
    .ce1(rows_buffer_1_14_green_ce1),
    .we1(rows_buffer_1_14_green_we1),
    .d1(points_input_data_14_green_reg_28561)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_15_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_15_green_address0),
    .ce0(rows_buffer_1_15_green_ce0),
    .we0(rows_buffer_1_15_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_15_green_q0),
    .address1(rows_buffer_1_15_green_addr_1_reg_29797),
    .ce1(rows_buffer_1_15_green_ce1),
    .we1(rows_buffer_1_15_green_we1),
    .d1(points_input_data_15_green_reg_28593)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_0_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_0_green_address0),
    .ce0(rows_buffer_2_0_green_ce0),
    .we0(rows_buffer_2_0_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_0_green_q0),
    .address1(rows_buffer_2_0_green_addr_1_reg_28723),
    .ce1(rows_buffer_2_0_green_ce1),
    .we1(rows_buffer_2_0_green_we1),
    .d1(picture_chunk_2_0_green_reg_28113)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_1_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_1_green_address0),
    .ce0(rows_buffer_2_1_green_ce0),
    .we0(rows_buffer_2_1_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_1_green_q0),
    .address1(rows_buffer_2_1_green_addr_1_reg_28795),
    .ce1(rows_buffer_2_1_green_ce1),
    .we1(rows_buffer_2_1_green_we1),
    .d1(picture_chunk_2_1_green_reg_28145)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_2_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_2_green_address0),
    .ce0(rows_buffer_2_2_green_ce0),
    .we0(rows_buffer_2_2_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_2_green_q0),
    .address1(rows_buffer_2_2_green_addr_1_reg_28867),
    .ce1(rows_buffer_2_2_green_ce1),
    .we1(rows_buffer_2_2_green_we1),
    .d1(picture_chunk_2_2_green_reg_28177)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_3_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_3_green_address0),
    .ce0(rows_buffer_2_3_green_ce0),
    .we0(rows_buffer_2_3_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_3_green_q0),
    .address1(rows_buffer_2_3_green_addr_1_reg_28939),
    .ce1(rows_buffer_2_3_green_ce1),
    .we1(rows_buffer_2_3_green_we1),
    .d1(picture_chunk_2_3_green_reg_28209)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_4_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_4_green_address0),
    .ce0(rows_buffer_2_4_green_ce0),
    .we0(rows_buffer_2_4_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_4_green_q0),
    .address1(rows_buffer_2_4_green_addr_1_reg_29011),
    .ce1(rows_buffer_2_4_green_ce1),
    .we1(rows_buffer_2_4_green_we1),
    .d1(picture_chunk_2_4_green_reg_28241)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_5_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_5_green_address0),
    .ce0(rows_buffer_2_5_green_ce0),
    .we0(rows_buffer_2_5_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_5_green_q0),
    .address1(rows_buffer_2_5_green_addr_1_reg_29083),
    .ce1(rows_buffer_2_5_green_ce1),
    .we1(rows_buffer_2_5_green_we1),
    .d1(picture_chunk_2_5_green_reg_28273)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_6_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_6_green_address0),
    .ce0(rows_buffer_2_6_green_ce0),
    .we0(rows_buffer_2_6_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_6_green_q0),
    .address1(rows_buffer_2_6_green_addr_1_reg_29155),
    .ce1(rows_buffer_2_6_green_ce1),
    .we1(rows_buffer_2_6_green_we1),
    .d1(picture_chunk_2_6_green_reg_28305)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_7_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_7_green_address0),
    .ce0(rows_buffer_2_7_green_ce0),
    .we0(rows_buffer_2_7_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_7_green_q0),
    .address1(rows_buffer_2_7_green_addr_1_reg_29227),
    .ce1(rows_buffer_2_7_green_ce1),
    .we1(rows_buffer_2_7_green_we1),
    .d1(picture_chunk_2_7_green_reg_28337)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_8_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_8_green_address0),
    .ce0(rows_buffer_2_8_green_ce0),
    .we0(rows_buffer_2_8_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_8_green_q0),
    .address1(rows_buffer_2_8_green_addr_1_reg_29299),
    .ce1(rows_buffer_2_8_green_ce1),
    .we1(rows_buffer_2_8_green_we1),
    .d1(picture_chunk_2_8_green_reg_28369)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_9_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_9_green_address0),
    .ce0(rows_buffer_2_9_green_ce0),
    .we0(rows_buffer_2_9_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_9_green_q0),
    .address1(rows_buffer_2_9_green_addr_1_reg_29371),
    .ce1(rows_buffer_2_9_green_ce1),
    .we1(rows_buffer_2_9_green_we1),
    .d1(picture_chunk_2_9_green_reg_28401)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_10_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_10_green_address0),
    .ce0(rows_buffer_2_10_green_ce0),
    .we0(rows_buffer_2_10_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_10_green_q0),
    .address1(rows_buffer_2_10_green_addr_1_reg_29443),
    .ce1(rows_buffer_2_10_green_ce1),
    .we1(rows_buffer_2_10_green_we1),
    .d1(picture_chunk_2_10_green_reg_28433)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_11_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_11_green_address0),
    .ce0(rows_buffer_2_11_green_ce0),
    .we0(rows_buffer_2_11_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_11_green_q0),
    .address1(rows_buffer_2_11_green_addr_1_reg_29515),
    .ce1(rows_buffer_2_11_green_ce1),
    .we1(rows_buffer_2_11_green_we1),
    .d1(picture_chunk_2_11_green_reg_28465)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_12_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_12_green_address0),
    .ce0(rows_buffer_2_12_green_ce0),
    .we0(rows_buffer_2_12_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_12_green_q0),
    .address1(rows_buffer_2_12_green_addr_1_reg_29587),
    .ce1(rows_buffer_2_12_green_ce1),
    .we1(rows_buffer_2_12_green_we1),
    .d1(picture_chunk_2_12_green_reg_28497)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_13_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_13_green_address0),
    .ce0(rows_buffer_2_13_green_ce0),
    .we0(rows_buffer_2_13_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_13_green_q0),
    .address1(rows_buffer_2_13_green_addr_1_reg_29659),
    .ce1(rows_buffer_2_13_green_ce1),
    .we1(rows_buffer_2_13_green_we1),
    .d1(picture_chunk_2_13_green_reg_28529)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_14_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_14_green_address0),
    .ce0(rows_buffer_2_14_green_ce0),
    .we0(rows_buffer_2_14_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_14_green_q0),
    .address1(rows_buffer_2_14_green_addr_1_reg_29731),
    .ce1(rows_buffer_2_14_green_ce1),
    .we1(rows_buffer_2_14_green_we1),
    .d1(points_input_data_14_green_reg_28561)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_15_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_15_green_address0),
    .ce0(rows_buffer_2_15_green_ce0),
    .we0(rows_buffer_2_15_green_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_15_green_q0),
    .address1(rows_buffer_2_15_green_addr_1_reg_29803),
    .ce1(rows_buffer_2_15_green_ce1),
    .we1(rows_buffer_2_15_green_we1),
    .d1(points_input_data_15_green_reg_28593)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_0_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_0_blue_address0),
    .ce0(rows_buffer_0_0_blue_ce0),
    .we0(rows_buffer_0_0_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_0_blue_q0),
    .address1(rows_buffer_0_0_blue_addr_1_reg_28729),
    .ce1(rows_buffer_0_0_blue_ce1),
    .we1(rows_buffer_0_0_blue_we1),
    .d1(picture_chunk_2_0_blue_reg_28121)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_1_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_1_blue_address0),
    .ce0(rows_buffer_0_1_blue_ce0),
    .we0(rows_buffer_0_1_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_1_blue_q0),
    .address1(rows_buffer_0_1_blue_addr_1_reg_28801),
    .ce1(rows_buffer_0_1_blue_ce1),
    .we1(rows_buffer_0_1_blue_we1),
    .d1(picture_chunk_2_1_blue_reg_28153)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_2_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_2_blue_address0),
    .ce0(rows_buffer_0_2_blue_ce0),
    .we0(rows_buffer_0_2_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_2_blue_q0),
    .address1(rows_buffer_0_2_blue_addr_1_reg_28873),
    .ce1(rows_buffer_0_2_blue_ce1),
    .we1(rows_buffer_0_2_blue_we1),
    .d1(picture_chunk_2_2_blue_reg_28185)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_3_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_3_blue_address0),
    .ce0(rows_buffer_0_3_blue_ce0),
    .we0(rows_buffer_0_3_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_3_blue_q0),
    .address1(rows_buffer_0_3_blue_addr_1_reg_28945),
    .ce1(rows_buffer_0_3_blue_ce1),
    .we1(rows_buffer_0_3_blue_we1),
    .d1(picture_chunk_2_3_blue_reg_28217)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_4_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_4_blue_address0),
    .ce0(rows_buffer_0_4_blue_ce0),
    .we0(rows_buffer_0_4_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_4_blue_q0),
    .address1(rows_buffer_0_4_blue_addr_1_reg_29017),
    .ce1(rows_buffer_0_4_blue_ce1),
    .we1(rows_buffer_0_4_blue_we1),
    .d1(picture_chunk_2_4_blue_reg_28249)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_5_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_5_blue_address0),
    .ce0(rows_buffer_0_5_blue_ce0),
    .we0(rows_buffer_0_5_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_5_blue_q0),
    .address1(rows_buffer_0_5_blue_addr_1_reg_29089),
    .ce1(rows_buffer_0_5_blue_ce1),
    .we1(rows_buffer_0_5_blue_we1),
    .d1(picture_chunk_2_5_blue_reg_28281)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_6_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_6_blue_address0),
    .ce0(rows_buffer_0_6_blue_ce0),
    .we0(rows_buffer_0_6_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_6_blue_q0),
    .address1(rows_buffer_0_6_blue_addr_1_reg_29161),
    .ce1(rows_buffer_0_6_blue_ce1),
    .we1(rows_buffer_0_6_blue_we1),
    .d1(picture_chunk_2_6_blue_reg_28313)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_7_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_7_blue_address0),
    .ce0(rows_buffer_0_7_blue_ce0),
    .we0(rows_buffer_0_7_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_7_blue_q0),
    .address1(rows_buffer_0_7_blue_addr_1_reg_29233),
    .ce1(rows_buffer_0_7_blue_ce1),
    .we1(rows_buffer_0_7_blue_we1),
    .d1(picture_chunk_2_7_blue_reg_28345)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_8_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_8_blue_address0),
    .ce0(rows_buffer_0_8_blue_ce0),
    .we0(rows_buffer_0_8_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_8_blue_q0),
    .address1(rows_buffer_0_8_blue_addr_1_reg_29305),
    .ce1(rows_buffer_0_8_blue_ce1),
    .we1(rows_buffer_0_8_blue_we1),
    .d1(picture_chunk_2_8_blue_reg_28377)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_9_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_9_blue_address0),
    .ce0(rows_buffer_0_9_blue_ce0),
    .we0(rows_buffer_0_9_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_9_blue_q0),
    .address1(rows_buffer_0_9_blue_addr_1_reg_29377),
    .ce1(rows_buffer_0_9_blue_ce1),
    .we1(rows_buffer_0_9_blue_we1),
    .d1(picture_chunk_2_9_blue_reg_28409)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_10_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_10_blue_address0),
    .ce0(rows_buffer_0_10_blue_ce0),
    .we0(rows_buffer_0_10_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_10_blue_q0),
    .address1(rows_buffer_0_10_blue_addr_1_reg_29449),
    .ce1(rows_buffer_0_10_blue_ce1),
    .we1(rows_buffer_0_10_blue_we1),
    .d1(picture_chunk_2_10_blue_reg_28441)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_11_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_11_blue_address0),
    .ce0(rows_buffer_0_11_blue_ce0),
    .we0(rows_buffer_0_11_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_11_blue_q0),
    .address1(rows_buffer_0_11_blue_addr_1_reg_29521),
    .ce1(rows_buffer_0_11_blue_ce1),
    .we1(rows_buffer_0_11_blue_we1),
    .d1(picture_chunk_2_11_blue_reg_28473)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_12_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_12_blue_address0),
    .ce0(rows_buffer_0_12_blue_ce0),
    .we0(rows_buffer_0_12_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_12_blue_q0),
    .address1(rows_buffer_0_12_blue_addr_1_reg_29593),
    .ce1(rows_buffer_0_12_blue_ce1),
    .we1(rows_buffer_0_12_blue_we1),
    .d1(picture_chunk_2_12_blue_reg_28505)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_13_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_13_blue_address0),
    .ce0(rows_buffer_0_13_blue_ce0),
    .we0(rows_buffer_0_13_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_13_blue_q0),
    .address1(rows_buffer_0_13_blue_addr_1_reg_29665),
    .ce1(rows_buffer_0_13_blue_ce1),
    .we1(rows_buffer_0_13_blue_we1),
    .d1(picture_chunk_2_13_blue_reg_28537)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_14_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_14_blue_address0),
    .ce0(rows_buffer_0_14_blue_ce0),
    .we0(rows_buffer_0_14_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_14_blue_q0),
    .address1(rows_buffer_0_14_blue_addr_1_reg_29737),
    .ce1(rows_buffer_0_14_blue_ce1),
    .we1(rows_buffer_0_14_blue_we1),
    .d1(points_input_data_14_blue_reg_28569)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_15_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_15_blue_address0),
    .ce0(rows_buffer_0_15_blue_ce0),
    .we0(rows_buffer_0_15_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_15_blue_q0),
    .address1(rows_buffer_0_15_blue_addr_1_reg_29809),
    .ce1(rows_buffer_0_15_blue_ce1),
    .we1(rows_buffer_0_15_blue_we1),
    .d1(points_input_data_15_blue_reg_28601)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_0_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_0_blue_address0),
    .ce0(rows_buffer_1_0_blue_ce0),
    .we0(rows_buffer_1_0_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_0_blue_q0),
    .address1(rows_buffer_1_0_blue_addr_1_reg_28735),
    .ce1(rows_buffer_1_0_blue_ce1),
    .we1(rows_buffer_1_0_blue_we1),
    .d1(picture_chunk_2_0_blue_reg_28121)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_1_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_1_blue_address0),
    .ce0(rows_buffer_1_1_blue_ce0),
    .we0(rows_buffer_1_1_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_1_blue_q0),
    .address1(rows_buffer_1_1_blue_addr_1_reg_28807),
    .ce1(rows_buffer_1_1_blue_ce1),
    .we1(rows_buffer_1_1_blue_we1),
    .d1(picture_chunk_2_1_blue_reg_28153)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_2_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_2_blue_address0),
    .ce0(rows_buffer_1_2_blue_ce0),
    .we0(rows_buffer_1_2_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_2_blue_q0),
    .address1(rows_buffer_1_2_blue_addr_1_reg_28879),
    .ce1(rows_buffer_1_2_blue_ce1),
    .we1(rows_buffer_1_2_blue_we1),
    .d1(picture_chunk_2_2_blue_reg_28185)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_3_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_3_blue_address0),
    .ce0(rows_buffer_1_3_blue_ce0),
    .we0(rows_buffer_1_3_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_3_blue_q0),
    .address1(rows_buffer_1_3_blue_addr_1_reg_28951),
    .ce1(rows_buffer_1_3_blue_ce1),
    .we1(rows_buffer_1_3_blue_we1),
    .d1(picture_chunk_2_3_blue_reg_28217)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_4_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_4_blue_address0),
    .ce0(rows_buffer_1_4_blue_ce0),
    .we0(rows_buffer_1_4_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_4_blue_q0),
    .address1(rows_buffer_1_4_blue_addr_1_reg_29023),
    .ce1(rows_buffer_1_4_blue_ce1),
    .we1(rows_buffer_1_4_blue_we1),
    .d1(picture_chunk_2_4_blue_reg_28249)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_5_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_5_blue_address0),
    .ce0(rows_buffer_1_5_blue_ce0),
    .we0(rows_buffer_1_5_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_5_blue_q0),
    .address1(rows_buffer_1_5_blue_addr_1_reg_29095),
    .ce1(rows_buffer_1_5_blue_ce1),
    .we1(rows_buffer_1_5_blue_we1),
    .d1(picture_chunk_2_5_blue_reg_28281)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_6_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_6_blue_address0),
    .ce0(rows_buffer_1_6_blue_ce0),
    .we0(rows_buffer_1_6_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_6_blue_q0),
    .address1(rows_buffer_1_6_blue_addr_1_reg_29167),
    .ce1(rows_buffer_1_6_blue_ce1),
    .we1(rows_buffer_1_6_blue_we1),
    .d1(picture_chunk_2_6_blue_reg_28313)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_7_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_7_blue_address0),
    .ce0(rows_buffer_1_7_blue_ce0),
    .we0(rows_buffer_1_7_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_7_blue_q0),
    .address1(rows_buffer_1_7_blue_addr_1_reg_29239),
    .ce1(rows_buffer_1_7_blue_ce1),
    .we1(rows_buffer_1_7_blue_we1),
    .d1(picture_chunk_2_7_blue_reg_28345)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_8_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_8_blue_address0),
    .ce0(rows_buffer_1_8_blue_ce0),
    .we0(rows_buffer_1_8_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_8_blue_q0),
    .address1(rows_buffer_1_8_blue_addr_1_reg_29311),
    .ce1(rows_buffer_1_8_blue_ce1),
    .we1(rows_buffer_1_8_blue_we1),
    .d1(picture_chunk_2_8_blue_reg_28377)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_9_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_9_blue_address0),
    .ce0(rows_buffer_1_9_blue_ce0),
    .we0(rows_buffer_1_9_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_9_blue_q0),
    .address1(rows_buffer_1_9_blue_addr_1_reg_29383),
    .ce1(rows_buffer_1_9_blue_ce1),
    .we1(rows_buffer_1_9_blue_we1),
    .d1(picture_chunk_2_9_blue_reg_28409)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_10_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_10_blue_address0),
    .ce0(rows_buffer_1_10_blue_ce0),
    .we0(rows_buffer_1_10_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_10_blue_q0),
    .address1(rows_buffer_1_10_blue_addr_1_reg_29455),
    .ce1(rows_buffer_1_10_blue_ce1),
    .we1(rows_buffer_1_10_blue_we1),
    .d1(picture_chunk_2_10_blue_reg_28441)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_11_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_11_blue_address0),
    .ce0(rows_buffer_1_11_blue_ce0),
    .we0(rows_buffer_1_11_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_11_blue_q0),
    .address1(rows_buffer_1_11_blue_addr_1_reg_29527),
    .ce1(rows_buffer_1_11_blue_ce1),
    .we1(rows_buffer_1_11_blue_we1),
    .d1(picture_chunk_2_11_blue_reg_28473)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_12_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_12_blue_address0),
    .ce0(rows_buffer_1_12_blue_ce0),
    .we0(rows_buffer_1_12_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_12_blue_q0),
    .address1(rows_buffer_1_12_blue_addr_1_reg_29599),
    .ce1(rows_buffer_1_12_blue_ce1),
    .we1(rows_buffer_1_12_blue_we1),
    .d1(picture_chunk_2_12_blue_reg_28505)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_13_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_13_blue_address0),
    .ce0(rows_buffer_1_13_blue_ce0),
    .we0(rows_buffer_1_13_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_13_blue_q0),
    .address1(rows_buffer_1_13_blue_addr_1_reg_29671),
    .ce1(rows_buffer_1_13_blue_ce1),
    .we1(rows_buffer_1_13_blue_we1),
    .d1(picture_chunk_2_13_blue_reg_28537)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_14_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_14_blue_address0),
    .ce0(rows_buffer_1_14_blue_ce0),
    .we0(rows_buffer_1_14_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_14_blue_q0),
    .address1(rows_buffer_1_14_blue_addr_1_reg_29743),
    .ce1(rows_buffer_1_14_blue_ce1),
    .we1(rows_buffer_1_14_blue_we1),
    .d1(points_input_data_14_blue_reg_28569)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_15_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_15_blue_address0),
    .ce0(rows_buffer_1_15_blue_ce0),
    .we0(rows_buffer_1_15_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_15_blue_q0),
    .address1(rows_buffer_1_15_blue_addr_1_reg_29815),
    .ce1(rows_buffer_1_15_blue_ce1),
    .we1(rows_buffer_1_15_blue_we1),
    .d1(points_input_data_15_blue_reg_28601)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_0_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_0_blue_address0),
    .ce0(rows_buffer_2_0_blue_ce0),
    .we0(rows_buffer_2_0_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_0_blue_q0),
    .address1(rows_buffer_2_0_blue_addr_1_reg_28741),
    .ce1(rows_buffer_2_0_blue_ce1),
    .we1(rows_buffer_2_0_blue_we1),
    .d1(picture_chunk_2_0_blue_reg_28121)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_1_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_1_blue_address0),
    .ce0(rows_buffer_2_1_blue_ce0),
    .we0(rows_buffer_2_1_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_1_blue_q0),
    .address1(rows_buffer_2_1_blue_addr_1_reg_28813),
    .ce1(rows_buffer_2_1_blue_ce1),
    .we1(rows_buffer_2_1_blue_we1),
    .d1(picture_chunk_2_1_blue_reg_28153)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_2_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_2_blue_address0),
    .ce0(rows_buffer_2_2_blue_ce0),
    .we0(rows_buffer_2_2_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_2_blue_q0),
    .address1(rows_buffer_2_2_blue_addr_1_reg_28885),
    .ce1(rows_buffer_2_2_blue_ce1),
    .we1(rows_buffer_2_2_blue_we1),
    .d1(picture_chunk_2_2_blue_reg_28185)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_3_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_3_blue_address0),
    .ce0(rows_buffer_2_3_blue_ce0),
    .we0(rows_buffer_2_3_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_3_blue_q0),
    .address1(rows_buffer_2_3_blue_addr_1_reg_28957),
    .ce1(rows_buffer_2_3_blue_ce1),
    .we1(rows_buffer_2_3_blue_we1),
    .d1(picture_chunk_2_3_blue_reg_28217)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_4_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_4_blue_address0),
    .ce0(rows_buffer_2_4_blue_ce0),
    .we0(rows_buffer_2_4_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_4_blue_q0),
    .address1(rows_buffer_2_4_blue_addr_1_reg_29029),
    .ce1(rows_buffer_2_4_blue_ce1),
    .we1(rows_buffer_2_4_blue_we1),
    .d1(picture_chunk_2_4_blue_reg_28249)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_5_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_5_blue_address0),
    .ce0(rows_buffer_2_5_blue_ce0),
    .we0(rows_buffer_2_5_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_5_blue_q0),
    .address1(rows_buffer_2_5_blue_addr_1_reg_29101),
    .ce1(rows_buffer_2_5_blue_ce1),
    .we1(rows_buffer_2_5_blue_we1),
    .d1(picture_chunk_2_5_blue_reg_28281)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_6_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_6_blue_address0),
    .ce0(rows_buffer_2_6_blue_ce0),
    .we0(rows_buffer_2_6_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_6_blue_q0),
    .address1(rows_buffer_2_6_blue_addr_1_reg_29173),
    .ce1(rows_buffer_2_6_blue_ce1),
    .we1(rows_buffer_2_6_blue_we1),
    .d1(picture_chunk_2_6_blue_reg_28313)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_7_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_7_blue_address0),
    .ce0(rows_buffer_2_7_blue_ce0),
    .we0(rows_buffer_2_7_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_7_blue_q0),
    .address1(rows_buffer_2_7_blue_addr_1_reg_29245),
    .ce1(rows_buffer_2_7_blue_ce1),
    .we1(rows_buffer_2_7_blue_we1),
    .d1(picture_chunk_2_7_blue_reg_28345)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_8_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_8_blue_address0),
    .ce0(rows_buffer_2_8_blue_ce0),
    .we0(rows_buffer_2_8_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_8_blue_q0),
    .address1(rows_buffer_2_8_blue_addr_1_reg_29317),
    .ce1(rows_buffer_2_8_blue_ce1),
    .we1(rows_buffer_2_8_blue_we1),
    .d1(picture_chunk_2_8_blue_reg_28377)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_9_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_9_blue_address0),
    .ce0(rows_buffer_2_9_blue_ce0),
    .we0(rows_buffer_2_9_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_9_blue_q0),
    .address1(rows_buffer_2_9_blue_addr_1_reg_29389),
    .ce1(rows_buffer_2_9_blue_ce1),
    .we1(rows_buffer_2_9_blue_we1),
    .d1(picture_chunk_2_9_blue_reg_28409)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_10_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_10_blue_address0),
    .ce0(rows_buffer_2_10_blue_ce0),
    .we0(rows_buffer_2_10_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_10_blue_q0),
    .address1(rows_buffer_2_10_blue_addr_1_reg_29461),
    .ce1(rows_buffer_2_10_blue_ce1),
    .we1(rows_buffer_2_10_blue_we1),
    .d1(picture_chunk_2_10_blue_reg_28441)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_11_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_11_blue_address0),
    .ce0(rows_buffer_2_11_blue_ce0),
    .we0(rows_buffer_2_11_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_11_blue_q0),
    .address1(rows_buffer_2_11_blue_addr_1_reg_29533),
    .ce1(rows_buffer_2_11_blue_ce1),
    .we1(rows_buffer_2_11_blue_we1),
    .d1(picture_chunk_2_11_blue_reg_28473)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_12_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_12_blue_address0),
    .ce0(rows_buffer_2_12_blue_ce0),
    .we0(rows_buffer_2_12_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_12_blue_q0),
    .address1(rows_buffer_2_12_blue_addr_1_reg_29605),
    .ce1(rows_buffer_2_12_blue_ce1),
    .we1(rows_buffer_2_12_blue_we1),
    .d1(picture_chunk_2_12_blue_reg_28505)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_13_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_13_blue_address0),
    .ce0(rows_buffer_2_13_blue_ce0),
    .we0(rows_buffer_2_13_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_13_blue_q0),
    .address1(rows_buffer_2_13_blue_addr_1_reg_29677),
    .ce1(rows_buffer_2_13_blue_ce1),
    .we1(rows_buffer_2_13_blue_we1),
    .d1(picture_chunk_2_13_blue_reg_28537)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_14_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_14_blue_address0),
    .ce0(rows_buffer_2_14_blue_ce0),
    .we0(rows_buffer_2_14_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_14_blue_q0),
    .address1(rows_buffer_2_14_blue_addr_1_reg_29749),
    .ce1(rows_buffer_2_14_blue_ce1),
    .we1(rows_buffer_2_14_blue_we1),
    .d1(points_input_data_14_blue_reg_28569)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_15_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_15_blue_address0),
    .ce0(rows_buffer_2_15_blue_ce0),
    .we0(rows_buffer_2_15_blue_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_15_blue_q0),
    .address1(rows_buffer_2_15_blue_addr_1_reg_29821),
    .ce1(rows_buffer_2_15_blue_ce1),
    .we1(rows_buffer_2_15_blue_we1),
    .d1(points_input_data_15_blue_reg_28601)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_0_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_0_alpha_address0),
    .ce0(rows_buffer_0_0_alpha_ce0),
    .we0(rows_buffer_0_0_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_0_alpha_q0),
    .address1(rows_buffer_0_0_alpha_addr_1_reg_28747),
    .ce1(rows_buffer_0_0_alpha_ce1),
    .we1(rows_buffer_0_0_alpha_we1),
    .d1(picture_chunk_2_0_alpha_reg_28129)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_1_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_1_alpha_address0),
    .ce0(rows_buffer_0_1_alpha_ce0),
    .we0(rows_buffer_0_1_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_1_alpha_q0),
    .address1(rows_buffer_0_1_alpha_addr_1_reg_28819),
    .ce1(rows_buffer_0_1_alpha_ce1),
    .we1(rows_buffer_0_1_alpha_we1),
    .d1(picture_chunk_2_1_alpha_reg_28161)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_2_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_2_alpha_address0),
    .ce0(rows_buffer_0_2_alpha_ce0),
    .we0(rows_buffer_0_2_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_2_alpha_q0),
    .address1(rows_buffer_0_2_alpha_addr_1_reg_28891),
    .ce1(rows_buffer_0_2_alpha_ce1),
    .we1(rows_buffer_0_2_alpha_we1),
    .d1(picture_chunk_2_2_alpha_reg_28193)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_3_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_3_alpha_address0),
    .ce0(rows_buffer_0_3_alpha_ce0),
    .we0(rows_buffer_0_3_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_3_alpha_q0),
    .address1(rows_buffer_0_3_alpha_addr_1_reg_28963),
    .ce1(rows_buffer_0_3_alpha_ce1),
    .we1(rows_buffer_0_3_alpha_we1),
    .d1(picture_chunk_2_3_alpha_reg_28225)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_4_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_4_alpha_address0),
    .ce0(rows_buffer_0_4_alpha_ce0),
    .we0(rows_buffer_0_4_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_4_alpha_q0),
    .address1(rows_buffer_0_4_alpha_addr_1_reg_29035),
    .ce1(rows_buffer_0_4_alpha_ce1),
    .we1(rows_buffer_0_4_alpha_we1),
    .d1(picture_chunk_2_4_alpha_reg_28257)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_5_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_5_alpha_address0),
    .ce0(rows_buffer_0_5_alpha_ce0),
    .we0(rows_buffer_0_5_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_5_alpha_q0),
    .address1(rows_buffer_0_5_alpha_addr_1_reg_29107),
    .ce1(rows_buffer_0_5_alpha_ce1),
    .we1(rows_buffer_0_5_alpha_we1),
    .d1(picture_chunk_2_5_alpha_reg_28289)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_6_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_6_alpha_address0),
    .ce0(rows_buffer_0_6_alpha_ce0),
    .we0(rows_buffer_0_6_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_6_alpha_q0),
    .address1(rows_buffer_0_6_alpha_addr_1_reg_29179),
    .ce1(rows_buffer_0_6_alpha_ce1),
    .we1(rows_buffer_0_6_alpha_we1),
    .d1(picture_chunk_2_6_alpha_reg_28321)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_7_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_7_alpha_address0),
    .ce0(rows_buffer_0_7_alpha_ce0),
    .we0(rows_buffer_0_7_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_7_alpha_q0),
    .address1(rows_buffer_0_7_alpha_addr_1_reg_29251),
    .ce1(rows_buffer_0_7_alpha_ce1),
    .we1(rows_buffer_0_7_alpha_we1),
    .d1(picture_chunk_2_7_alpha_reg_28353)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_8_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_8_alpha_address0),
    .ce0(rows_buffer_0_8_alpha_ce0),
    .we0(rows_buffer_0_8_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_8_alpha_q0),
    .address1(rows_buffer_0_8_alpha_addr_1_reg_29323),
    .ce1(rows_buffer_0_8_alpha_ce1),
    .we1(rows_buffer_0_8_alpha_we1),
    .d1(picture_chunk_2_8_alpha_reg_28385)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_9_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_9_alpha_address0),
    .ce0(rows_buffer_0_9_alpha_ce0),
    .we0(rows_buffer_0_9_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_9_alpha_q0),
    .address1(rows_buffer_0_9_alpha_addr_1_reg_29395),
    .ce1(rows_buffer_0_9_alpha_ce1),
    .we1(rows_buffer_0_9_alpha_we1),
    .d1(picture_chunk_2_9_alpha_reg_28417)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_10_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_10_alpha_address0),
    .ce0(rows_buffer_0_10_alpha_ce0),
    .we0(rows_buffer_0_10_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_10_alpha_q0),
    .address1(rows_buffer_0_10_alpha_addr_1_reg_29467),
    .ce1(rows_buffer_0_10_alpha_ce1),
    .we1(rows_buffer_0_10_alpha_we1),
    .d1(picture_chunk_2_10_alpha_reg_28449)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_11_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_11_alpha_address0),
    .ce0(rows_buffer_0_11_alpha_ce0),
    .we0(rows_buffer_0_11_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_11_alpha_q0),
    .address1(rows_buffer_0_11_alpha_addr_1_reg_29539),
    .ce1(rows_buffer_0_11_alpha_ce1),
    .we1(rows_buffer_0_11_alpha_we1),
    .d1(picture_chunk_2_11_alpha_reg_28481)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_12_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_12_alpha_address0),
    .ce0(rows_buffer_0_12_alpha_ce0),
    .we0(rows_buffer_0_12_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_12_alpha_q0),
    .address1(rows_buffer_0_12_alpha_addr_1_reg_29611),
    .ce1(rows_buffer_0_12_alpha_ce1),
    .we1(rows_buffer_0_12_alpha_we1),
    .d1(picture_chunk_2_12_alpha_reg_28513)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_13_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_13_alpha_address0),
    .ce0(rows_buffer_0_13_alpha_ce0),
    .we0(rows_buffer_0_13_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_13_alpha_q0),
    .address1(rows_buffer_0_13_alpha_addr_1_reg_29683),
    .ce1(rows_buffer_0_13_alpha_ce1),
    .we1(rows_buffer_0_13_alpha_we1),
    .d1(picture_chunk_2_13_alpha_reg_28545)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_14_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_14_alpha_address0),
    .ce0(rows_buffer_0_14_alpha_ce0),
    .we0(rows_buffer_0_14_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_14_alpha_q0),
    .address1(rows_buffer_0_14_alpha_addr_1_reg_29755),
    .ce1(rows_buffer_0_14_alpha_ce1),
    .we1(rows_buffer_0_14_alpha_we1),
    .d1(points_input_data_14_alpha_reg_28577)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_0_15_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_0_15_alpha_address0),
    .ce0(rows_buffer_0_15_alpha_ce0),
    .we0(rows_buffer_0_15_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_0_15_alpha_q0),
    .address1(rows_buffer_0_15_alpha_addr_1_reg_29827),
    .ce1(rows_buffer_0_15_alpha_ce1),
    .we1(rows_buffer_0_15_alpha_we1),
    .d1(points_input_data_15_alpha_reg_28609)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_0_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_0_alpha_address0),
    .ce0(rows_buffer_1_0_alpha_ce0),
    .we0(rows_buffer_1_0_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_0_alpha_q0),
    .address1(rows_buffer_1_0_alpha_addr_1_reg_28753),
    .ce1(rows_buffer_1_0_alpha_ce1),
    .we1(rows_buffer_1_0_alpha_we1),
    .d1(picture_chunk_2_0_alpha_reg_28129)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_1_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_1_alpha_address0),
    .ce0(rows_buffer_1_1_alpha_ce0),
    .we0(rows_buffer_1_1_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_1_alpha_q0),
    .address1(rows_buffer_1_1_alpha_addr_1_reg_28825),
    .ce1(rows_buffer_1_1_alpha_ce1),
    .we1(rows_buffer_1_1_alpha_we1),
    .d1(picture_chunk_2_1_alpha_reg_28161)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_2_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_2_alpha_address0),
    .ce0(rows_buffer_1_2_alpha_ce0),
    .we0(rows_buffer_1_2_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_2_alpha_q0),
    .address1(rows_buffer_1_2_alpha_addr_1_reg_28897),
    .ce1(rows_buffer_1_2_alpha_ce1),
    .we1(rows_buffer_1_2_alpha_we1),
    .d1(picture_chunk_2_2_alpha_reg_28193)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_3_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_3_alpha_address0),
    .ce0(rows_buffer_1_3_alpha_ce0),
    .we0(rows_buffer_1_3_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_3_alpha_q0),
    .address1(rows_buffer_1_3_alpha_addr_1_reg_28969),
    .ce1(rows_buffer_1_3_alpha_ce1),
    .we1(rows_buffer_1_3_alpha_we1),
    .d1(picture_chunk_2_3_alpha_reg_28225)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_4_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_4_alpha_address0),
    .ce0(rows_buffer_1_4_alpha_ce0),
    .we0(rows_buffer_1_4_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_4_alpha_q0),
    .address1(rows_buffer_1_4_alpha_addr_1_reg_29041),
    .ce1(rows_buffer_1_4_alpha_ce1),
    .we1(rows_buffer_1_4_alpha_we1),
    .d1(picture_chunk_2_4_alpha_reg_28257)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_5_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_5_alpha_address0),
    .ce0(rows_buffer_1_5_alpha_ce0),
    .we0(rows_buffer_1_5_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_5_alpha_q0),
    .address1(rows_buffer_1_5_alpha_addr_1_reg_29113),
    .ce1(rows_buffer_1_5_alpha_ce1),
    .we1(rows_buffer_1_5_alpha_we1),
    .d1(picture_chunk_2_5_alpha_reg_28289)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_6_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_6_alpha_address0),
    .ce0(rows_buffer_1_6_alpha_ce0),
    .we0(rows_buffer_1_6_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_6_alpha_q0),
    .address1(rows_buffer_1_6_alpha_addr_1_reg_29185),
    .ce1(rows_buffer_1_6_alpha_ce1),
    .we1(rows_buffer_1_6_alpha_we1),
    .d1(picture_chunk_2_6_alpha_reg_28321)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_7_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_7_alpha_address0),
    .ce0(rows_buffer_1_7_alpha_ce0),
    .we0(rows_buffer_1_7_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_7_alpha_q0),
    .address1(rows_buffer_1_7_alpha_addr_1_reg_29257),
    .ce1(rows_buffer_1_7_alpha_ce1),
    .we1(rows_buffer_1_7_alpha_we1),
    .d1(picture_chunk_2_7_alpha_reg_28353)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_8_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_8_alpha_address0),
    .ce0(rows_buffer_1_8_alpha_ce0),
    .we0(rows_buffer_1_8_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_8_alpha_q0),
    .address1(rows_buffer_1_8_alpha_addr_1_reg_29329),
    .ce1(rows_buffer_1_8_alpha_ce1),
    .we1(rows_buffer_1_8_alpha_we1),
    .d1(picture_chunk_2_8_alpha_reg_28385)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_9_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_9_alpha_address0),
    .ce0(rows_buffer_1_9_alpha_ce0),
    .we0(rows_buffer_1_9_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_9_alpha_q0),
    .address1(rows_buffer_1_9_alpha_addr_1_reg_29401),
    .ce1(rows_buffer_1_9_alpha_ce1),
    .we1(rows_buffer_1_9_alpha_we1),
    .d1(picture_chunk_2_9_alpha_reg_28417)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_10_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_10_alpha_address0),
    .ce0(rows_buffer_1_10_alpha_ce0),
    .we0(rows_buffer_1_10_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_10_alpha_q0),
    .address1(rows_buffer_1_10_alpha_addr_1_reg_29473),
    .ce1(rows_buffer_1_10_alpha_ce1),
    .we1(rows_buffer_1_10_alpha_we1),
    .d1(picture_chunk_2_10_alpha_reg_28449)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_11_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_11_alpha_address0),
    .ce0(rows_buffer_1_11_alpha_ce0),
    .we0(rows_buffer_1_11_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_11_alpha_q0),
    .address1(rows_buffer_1_11_alpha_addr_1_reg_29545),
    .ce1(rows_buffer_1_11_alpha_ce1),
    .we1(rows_buffer_1_11_alpha_we1),
    .d1(picture_chunk_2_11_alpha_reg_28481)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_12_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_12_alpha_address0),
    .ce0(rows_buffer_1_12_alpha_ce0),
    .we0(rows_buffer_1_12_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_12_alpha_q0),
    .address1(rows_buffer_1_12_alpha_addr_1_reg_29617),
    .ce1(rows_buffer_1_12_alpha_ce1),
    .we1(rows_buffer_1_12_alpha_we1),
    .d1(picture_chunk_2_12_alpha_reg_28513)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_13_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_13_alpha_address0),
    .ce0(rows_buffer_1_13_alpha_ce0),
    .we0(rows_buffer_1_13_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_13_alpha_q0),
    .address1(rows_buffer_1_13_alpha_addr_1_reg_29689),
    .ce1(rows_buffer_1_13_alpha_ce1),
    .we1(rows_buffer_1_13_alpha_we1),
    .d1(picture_chunk_2_13_alpha_reg_28545)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_14_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_14_alpha_address0),
    .ce0(rows_buffer_1_14_alpha_ce0),
    .we0(rows_buffer_1_14_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_14_alpha_q0),
    .address1(rows_buffer_1_14_alpha_addr_1_reg_29761),
    .ce1(rows_buffer_1_14_alpha_ce1),
    .we1(rows_buffer_1_14_alpha_we1),
    .d1(points_input_data_14_alpha_reg_28577)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_1_15_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_1_15_alpha_address0),
    .ce0(rows_buffer_1_15_alpha_ce0),
    .we0(rows_buffer_1_15_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_1_15_alpha_q0),
    .address1(rows_buffer_1_15_alpha_addr_1_reg_29833),
    .ce1(rows_buffer_1_15_alpha_ce1),
    .we1(rows_buffer_1_15_alpha_we1),
    .d1(points_input_data_15_alpha_reg_28609)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_0_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_0_alpha_address0),
    .ce0(rows_buffer_2_0_alpha_ce0),
    .we0(rows_buffer_2_0_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_0_alpha_q0),
    .address1(rows_buffer_2_0_alpha_addr_1_reg_28759),
    .ce1(rows_buffer_2_0_alpha_ce1),
    .we1(rows_buffer_2_0_alpha_we1),
    .d1(picture_chunk_2_0_alpha_reg_28129)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_1_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_1_alpha_address0),
    .ce0(rows_buffer_2_1_alpha_ce0),
    .we0(rows_buffer_2_1_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_1_alpha_q0),
    .address1(rows_buffer_2_1_alpha_addr_1_reg_28831),
    .ce1(rows_buffer_2_1_alpha_ce1),
    .we1(rows_buffer_2_1_alpha_we1),
    .d1(picture_chunk_2_1_alpha_reg_28161)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_2_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_2_alpha_address0),
    .ce0(rows_buffer_2_2_alpha_ce0),
    .we0(rows_buffer_2_2_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_2_alpha_q0),
    .address1(rows_buffer_2_2_alpha_addr_1_reg_28903),
    .ce1(rows_buffer_2_2_alpha_ce1),
    .we1(rows_buffer_2_2_alpha_we1),
    .d1(picture_chunk_2_2_alpha_reg_28193)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_3_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_3_alpha_address0),
    .ce0(rows_buffer_2_3_alpha_ce0),
    .we0(rows_buffer_2_3_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_3_alpha_q0),
    .address1(rows_buffer_2_3_alpha_addr_1_reg_28975),
    .ce1(rows_buffer_2_3_alpha_ce1),
    .we1(rows_buffer_2_3_alpha_we1),
    .d1(picture_chunk_2_3_alpha_reg_28225)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_4_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_4_alpha_address0),
    .ce0(rows_buffer_2_4_alpha_ce0),
    .we0(rows_buffer_2_4_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_4_alpha_q0),
    .address1(rows_buffer_2_4_alpha_addr_1_reg_29047),
    .ce1(rows_buffer_2_4_alpha_ce1),
    .we1(rows_buffer_2_4_alpha_we1),
    .d1(picture_chunk_2_4_alpha_reg_28257)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_5_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_5_alpha_address0),
    .ce0(rows_buffer_2_5_alpha_ce0),
    .we0(rows_buffer_2_5_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_5_alpha_q0),
    .address1(rows_buffer_2_5_alpha_addr_1_reg_29119),
    .ce1(rows_buffer_2_5_alpha_ce1),
    .we1(rows_buffer_2_5_alpha_we1),
    .d1(picture_chunk_2_5_alpha_reg_28289)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_6_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_6_alpha_address0),
    .ce0(rows_buffer_2_6_alpha_ce0),
    .we0(rows_buffer_2_6_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_6_alpha_q0),
    .address1(rows_buffer_2_6_alpha_addr_1_reg_29191),
    .ce1(rows_buffer_2_6_alpha_ce1),
    .we1(rows_buffer_2_6_alpha_we1),
    .d1(picture_chunk_2_6_alpha_reg_28321)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_7_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_7_alpha_address0),
    .ce0(rows_buffer_2_7_alpha_ce0),
    .we0(rows_buffer_2_7_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_7_alpha_q0),
    .address1(rows_buffer_2_7_alpha_addr_1_reg_29263),
    .ce1(rows_buffer_2_7_alpha_ce1),
    .we1(rows_buffer_2_7_alpha_we1),
    .d1(picture_chunk_2_7_alpha_reg_28353)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_8_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_8_alpha_address0),
    .ce0(rows_buffer_2_8_alpha_ce0),
    .we0(rows_buffer_2_8_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_8_alpha_q0),
    .address1(rows_buffer_2_8_alpha_addr_1_reg_29335),
    .ce1(rows_buffer_2_8_alpha_ce1),
    .we1(rows_buffer_2_8_alpha_we1),
    .d1(picture_chunk_2_8_alpha_reg_28385)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_9_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_9_alpha_address0),
    .ce0(rows_buffer_2_9_alpha_ce0),
    .we0(rows_buffer_2_9_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_9_alpha_q0),
    .address1(rows_buffer_2_9_alpha_addr_1_reg_29407),
    .ce1(rows_buffer_2_9_alpha_ce1),
    .we1(rows_buffer_2_9_alpha_we1),
    .d1(picture_chunk_2_9_alpha_reg_28417)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_10_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_10_alpha_address0),
    .ce0(rows_buffer_2_10_alpha_ce0),
    .we0(rows_buffer_2_10_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_10_alpha_q0),
    .address1(rows_buffer_2_10_alpha_addr_1_reg_29479),
    .ce1(rows_buffer_2_10_alpha_ce1),
    .we1(rows_buffer_2_10_alpha_we1),
    .d1(picture_chunk_2_10_alpha_reg_28449)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_11_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_11_alpha_address0),
    .ce0(rows_buffer_2_11_alpha_ce0),
    .we0(rows_buffer_2_11_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_11_alpha_q0),
    .address1(rows_buffer_2_11_alpha_addr_1_reg_29551),
    .ce1(rows_buffer_2_11_alpha_ce1),
    .we1(rows_buffer_2_11_alpha_we1),
    .d1(picture_chunk_2_11_alpha_reg_28481)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_12_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_12_alpha_address0),
    .ce0(rows_buffer_2_12_alpha_ce0),
    .we0(rows_buffer_2_12_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_12_alpha_q0),
    .address1(rows_buffer_2_12_alpha_addr_1_reg_29623),
    .ce1(rows_buffer_2_12_alpha_ce1),
    .we1(rows_buffer_2_12_alpha_we1),
    .d1(picture_chunk_2_12_alpha_reg_28513)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_13_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_13_alpha_address0),
    .ce0(rows_buffer_2_13_alpha_ce0),
    .we0(rows_buffer_2_13_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_13_alpha_q0),
    .address1(rows_buffer_2_13_alpha_addr_1_reg_29695),
    .ce1(rows_buffer_2_13_alpha_ce1),
    .we1(rows_buffer_2_13_alpha_we1),
    .d1(picture_chunk_2_13_alpha_reg_28545)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_14_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_14_alpha_address0),
    .ce0(rows_buffer_2_14_alpha_ce0),
    .we0(rows_buffer_2_14_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_14_alpha_q0),
    .address1(rows_buffer_2_14_alpha_addr_1_reg_29767),
    .ce1(rows_buffer_2_14_alpha_ce1),
    .we1(rows_buffer_2_14_alpha_we1),
    .d1(points_input_data_14_alpha_reg_28577)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rows_buffer_2_15_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rows_buffer_2_15_alpha_address0),
    .ce0(rows_buffer_2_15_alpha_ce0),
    .we0(rows_buffer_2_15_alpha_we0),
    .d0(8'd0),
    .q0(rows_buffer_2_15_alpha_q0),
    .address1(rows_buffer_2_15_alpha_addr_1_reg_29839),
    .ce1(rows_buffer_2_15_alpha_ce1),
    .we1(rows_buffer_2_15_alpha_we1),
    .d1(points_input_data_15_alpha_reg_28609)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_0_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_0_red_address0),
    .ce0(cols_buffer_0_0_red_ce0),
    .we0(cols_buffer_0_0_red_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_0_red_q0),
    .address1(cols_buffer_0_0_red_addr_1_reg_29925),
    .ce1(cols_buffer_0_0_red_ce1),
    .we1(cols_buffer_0_0_red_we1),
    .d1(old_cols_buffer_2_0_red_reg_7140)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_1_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_1_red_address0),
    .ce0(cols_buffer_0_1_red_ce0),
    .we0(cols_buffer_0_1_red_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_1_red_q0),
    .address1(cols_buffer_0_1_red_addr_1_reg_29997),
    .ce1(cols_buffer_0_1_red_ce1),
    .we1(cols_buffer_0_1_red_we1),
    .d1(old_cols_buffer_2_1_red_reg_7127)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_0_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_0_red_address0),
    .ce0(cols_buffer_1_0_red_ce0),
    .we0(cols_buffer_1_0_red_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_0_red_q0),
    .address1(cols_buffer_1_0_red_addr_1_reg_29931),
    .ce1(cols_buffer_1_0_red_ce1),
    .we1(cols_buffer_1_0_red_we1),
    .d1(old_cols_buffer_2_0_red_reg_7140)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_1_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_1_red_address0),
    .ce0(cols_buffer_1_1_red_ce0),
    .we0(cols_buffer_1_1_red_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_1_red_q0),
    .address1(cols_buffer_1_1_red_addr_1_reg_30003),
    .ce1(cols_buffer_1_1_red_ce1),
    .we1(cols_buffer_1_1_red_we1),
    .d1(old_cols_buffer_2_1_red_reg_7127)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_0_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_0_red_address0),
    .ce0(cols_buffer_2_0_red_ce0),
    .we0(cols_buffer_2_0_red_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_0_red_q0),
    .address1(cols_buffer_2_0_red_addr_1_reg_29937),
    .ce1(cols_buffer_2_0_red_ce1),
    .we1(cols_buffer_2_0_red_we1),
    .d1(old_cols_buffer_2_0_red_reg_7140)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_1_red_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_1_red_address0),
    .ce0(cols_buffer_2_1_red_ce0),
    .we0(cols_buffer_2_1_red_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_1_red_q0),
    .address1(cols_buffer_2_1_red_addr_1_reg_30009),
    .ce1(cols_buffer_2_1_red_ce1),
    .we1(cols_buffer_2_1_red_we1),
    .d1(old_cols_buffer_2_1_red_reg_7127)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_0_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_0_green_address0),
    .ce0(cols_buffer_0_0_green_ce0),
    .we0(cols_buffer_0_0_green_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_0_green_q0),
    .address1(cols_buffer_0_0_green_addr_1_reg_29943),
    .ce1(cols_buffer_0_0_green_ce1),
    .we1(cols_buffer_0_0_green_we1),
    .d1(old_cols_buffer_2_0_green_reg_7114)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_1_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_1_green_address0),
    .ce0(cols_buffer_0_1_green_ce0),
    .we0(cols_buffer_0_1_green_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_1_green_q0),
    .address1(cols_buffer_0_1_green_addr_1_reg_30015),
    .ce1(cols_buffer_0_1_green_ce1),
    .we1(cols_buffer_0_1_green_we1),
    .d1(old_cols_buffer_2_1_green_reg_7101)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_0_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_0_green_address0),
    .ce0(cols_buffer_1_0_green_ce0),
    .we0(cols_buffer_1_0_green_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_0_green_q0),
    .address1(cols_buffer_1_0_green_addr_1_reg_29949),
    .ce1(cols_buffer_1_0_green_ce1),
    .we1(cols_buffer_1_0_green_we1),
    .d1(old_cols_buffer_2_0_green_reg_7114)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_1_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_1_green_address0),
    .ce0(cols_buffer_1_1_green_ce0),
    .we0(cols_buffer_1_1_green_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_1_green_q0),
    .address1(cols_buffer_1_1_green_addr_1_reg_30021),
    .ce1(cols_buffer_1_1_green_ce1),
    .we1(cols_buffer_1_1_green_we1),
    .d1(old_cols_buffer_2_1_green_reg_7101)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_0_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_0_green_address0),
    .ce0(cols_buffer_2_0_green_ce0),
    .we0(cols_buffer_2_0_green_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_0_green_q0),
    .address1(cols_buffer_2_0_green_addr_1_reg_29955),
    .ce1(cols_buffer_2_0_green_ce1),
    .we1(cols_buffer_2_0_green_we1),
    .d1(old_cols_buffer_2_0_green_reg_7114)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_1_green_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_1_green_address0),
    .ce0(cols_buffer_2_1_green_ce0),
    .we0(cols_buffer_2_1_green_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_1_green_q0),
    .address1(cols_buffer_2_1_green_addr_1_reg_30027),
    .ce1(cols_buffer_2_1_green_ce1),
    .we1(cols_buffer_2_1_green_we1),
    .d1(old_cols_buffer_2_1_green_reg_7101)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_0_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_0_blue_address0),
    .ce0(cols_buffer_0_0_blue_ce0),
    .we0(cols_buffer_0_0_blue_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_0_blue_q0),
    .address1(cols_buffer_0_0_blue_addr_1_reg_29961),
    .ce1(cols_buffer_0_0_blue_ce1),
    .we1(cols_buffer_0_0_blue_we1),
    .d1(old_cols_buffer_2_0_blue_reg_7088)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_1_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_1_blue_address0),
    .ce0(cols_buffer_0_1_blue_ce0),
    .we0(cols_buffer_0_1_blue_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_1_blue_q0),
    .address1(cols_buffer_0_1_blue_addr_1_reg_30033),
    .ce1(cols_buffer_0_1_blue_ce1),
    .we1(cols_buffer_0_1_blue_we1),
    .d1(old_cols_buffer_2_1_blue_reg_7075)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_0_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_0_blue_address0),
    .ce0(cols_buffer_1_0_blue_ce0),
    .we0(cols_buffer_1_0_blue_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_0_blue_q0),
    .address1(cols_buffer_1_0_blue_addr_1_reg_29967),
    .ce1(cols_buffer_1_0_blue_ce1),
    .we1(cols_buffer_1_0_blue_we1),
    .d1(old_cols_buffer_2_0_blue_reg_7088)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_1_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_1_blue_address0),
    .ce0(cols_buffer_1_1_blue_ce0),
    .we0(cols_buffer_1_1_blue_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_1_blue_q0),
    .address1(cols_buffer_1_1_blue_addr_1_reg_30039),
    .ce1(cols_buffer_1_1_blue_ce1),
    .we1(cols_buffer_1_1_blue_we1),
    .d1(old_cols_buffer_2_1_blue_reg_7075)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_0_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_0_blue_address0),
    .ce0(cols_buffer_2_0_blue_ce0),
    .we0(cols_buffer_2_0_blue_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_0_blue_q0),
    .address1(cols_buffer_2_0_blue_addr_1_reg_29973),
    .ce1(cols_buffer_2_0_blue_ce1),
    .we1(cols_buffer_2_0_blue_we1),
    .d1(old_cols_buffer_2_0_blue_reg_7088)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_1_blue_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_1_blue_address0),
    .ce0(cols_buffer_2_1_blue_ce0),
    .we0(cols_buffer_2_1_blue_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_1_blue_q0),
    .address1(cols_buffer_2_1_blue_addr_1_reg_30045),
    .ce1(cols_buffer_2_1_blue_ce1),
    .we1(cols_buffer_2_1_blue_we1),
    .d1(old_cols_buffer_2_1_blue_reg_7075)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_0_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_0_alpha_address0),
    .ce0(cols_buffer_0_0_alpha_ce0),
    .we0(cols_buffer_0_0_alpha_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_0_alpha_q0),
    .address1(cols_buffer_0_0_alpha_addr_1_reg_29979),
    .ce1(cols_buffer_0_0_alpha_ce1),
    .we1(cols_buffer_0_0_alpha_we1),
    .d1(old_cols_buffer_2_0_alpha_reg_7062)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_0_1_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_0_1_alpha_address0),
    .ce0(cols_buffer_0_1_alpha_ce0),
    .we0(cols_buffer_0_1_alpha_we0),
    .d0(8'd0),
    .q0(cols_buffer_0_1_alpha_q0),
    .address1(cols_buffer_0_1_alpha_addr_1_reg_30051),
    .ce1(cols_buffer_0_1_alpha_ce1),
    .we1(cols_buffer_0_1_alpha_we1),
    .d1(old_cols_buffer_2_1_alpha_reg_7049)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_0_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_0_alpha_address0),
    .ce0(cols_buffer_1_0_alpha_ce0),
    .we0(cols_buffer_1_0_alpha_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_0_alpha_q0),
    .address1(cols_buffer_1_0_alpha_addr_1_reg_29985),
    .ce1(cols_buffer_1_0_alpha_ce1),
    .we1(cols_buffer_1_0_alpha_we1),
    .d1(old_cols_buffer_2_0_alpha_reg_7062)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_1_1_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_1_1_alpha_address0),
    .ce0(cols_buffer_1_1_alpha_ce0),
    .we0(cols_buffer_1_1_alpha_we0),
    .d0(8'd0),
    .q0(cols_buffer_1_1_alpha_q0),
    .address1(cols_buffer_1_1_alpha_addr_1_reg_30057),
    .ce1(cols_buffer_1_1_alpha_ce1),
    .we1(cols_buffer_1_1_alpha_we1),
    .d1(old_cols_buffer_2_1_alpha_reg_7049)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_0_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_0_alpha_address0),
    .ce0(cols_buffer_2_0_alpha_ce0),
    .we0(cols_buffer_2_0_alpha_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_0_alpha_q0),
    .address1(cols_buffer_2_0_alpha_addr_1_reg_29991),
    .ce1(cols_buffer_2_0_alpha_ce1),
    .we1(cols_buffer_2_0_alpha_we1),
    .d1(old_cols_buffer_2_0_alpha_reg_7062)
);

app_stencil_rows_buffer_0_0_red #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
cols_buffer_2_1_alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cols_buffer_2_1_alpha_address0),
    .ce0(cols_buffer_2_1_alpha_ce0),
    .we0(cols_buffer_2_1_alpha_we0),
    .d0(8'd0),
    .q0(cols_buffer_2_1_alpha_q0),
    .address1(cols_buffer_2_1_alpha_addr_1_reg_30063),
    .ce1(cols_buffer_2_1_alpha_ce1),
    .we1(cols_buffer_2_1_alpha_we1),
    .d1(old_cols_buffer_2_1_alpha_reg_7049)
);

reg_Point_s grp_reg_Point_s_fu_13852(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4),
    .agg_result_green_write(ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4),
    .ap_return_0(grp_reg_Point_s_fu_13852_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13852_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13852_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13852_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13852_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13864(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4),
    .agg_result_green_write(ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4),
    .ap_return_0(grp_reg_Point_s_fu_13864_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13864_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13864_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13864_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13864_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13876(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4),
    .agg_result_green_write(ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4),
    .ap_return_0(grp_reg_Point_s_fu_13876_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13876_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13876_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13876_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13876_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13888(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_2_2_red_22_phi_fu_7476_p4),
    .agg_result_green_write(ap_phi_mux_stencil_2_2_green_22_phi_fu_7386_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_2_2_blue_22_phi_fu_7296_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_2_2_alpha_22_phi_fu_7206_p4),
    .ap_return_0(grp_reg_Point_s_fu_13888_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13888_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13888_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13888_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13888_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13900(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4),
    .agg_result_green_write(ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4),
    .ap_return_0(grp_reg_Point_s_fu_13900_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13900_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13900_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13900_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13900_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13912(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4),
    .agg_result_green_write(ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4),
    .ap_return_0(grp_reg_Point_s_fu_13912_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13912_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13912_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13912_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13912_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13924(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_2_2_red_41_phi_fu_7446_p4),
    .agg_result_green_write(ap_phi_mux_stencil_2_2_green_41_phi_fu_7356_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_2_2_blue_41_phi_fu_7266_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_2_2_alpha_41_phi_fu_7176_p4),
    .ap_return_0(grp_reg_Point_s_fu_13924_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13924_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13924_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13924_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13924_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13936(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_old_cols_buffer_2_0_red_phi_fu_7146_p4),
    .agg_result_green_write(ap_phi_mux_old_cols_buffer_2_0_green_phi_fu_7120_p4),
    .agg_result_blue_write(ap_phi_mux_old_cols_buffer_2_0_blue_phi_fu_7094_p4),
    .agg_result_alpha_write(ap_phi_mux_old_cols_buffer_2_0_alpha_phi_fu_7068_p4),
    .ap_return_0(grp_reg_Point_s_fu_13936_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13936_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13936_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13936_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13936_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13948(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4),
    .agg_result_green_write(ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4),
    .ap_return_0(grp_reg_Point_s_fu_13948_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13948_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13948_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13948_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13948_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13960(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_old_cols_buffer_2_1_red_phi_fu_7133_p4),
    .agg_result_green_write(ap_phi_mux_old_cols_buffer_2_1_green_phi_fu_7107_p4),
    .agg_result_blue_write(ap_phi_mux_old_cols_buffer_2_1_blue_phi_fu_7081_p4),
    .agg_result_alpha_write(ap_phi_mux_old_cols_buffer_2_1_alpha_phi_fu_7055_p4),
    .ap_return_0(grp_reg_Point_s_fu_13960_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13960_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13960_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13960_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13960_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13972(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4),
    .agg_result_green_write(ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4),
    .agg_result_blue_write(ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4),
    .agg_result_alpha_write(ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4),
    .ap_return_0(grp_reg_Point_s_fu_13972_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13972_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13972_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13972_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13972_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13984(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_13984_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_13984_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_13984_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_13984_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_13984_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13984_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13984_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13984_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13984_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_13996(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_13996_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_13996_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_13996_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_13996_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_13996_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_13996_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_13996_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_13996_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_13996_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14008(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14008_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14008_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14008_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14008_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14008_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14008_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14008_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14008_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14008_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14020(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14020_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14020_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14020_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14020_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14020_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14020_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14020_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14020_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14020_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14032(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14032_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14032_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14032_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14032_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14032_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14032_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14032_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14032_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14032_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14044(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14044_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14044_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14044_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14044_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14044_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14044_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14044_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14044_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14044_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14056(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14056_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14056_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14056_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14056_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14056_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14056_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14056_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14056_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14056_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14068(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14068_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14068_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14068_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14068_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14068_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14068_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14068_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14068_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14068_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14080(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14080_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14080_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14080_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14080_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14080_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14080_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14080_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14080_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14080_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14092(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14092_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14092_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14092_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14092_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14092_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14092_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14092_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14092_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14092_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14104_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14104_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14104_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14104_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14104_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14104_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14104_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14104_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14104_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14116(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14116_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14116_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14116_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14116_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14116_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14116_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14116_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14116_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14116_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14128_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14128_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14128_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14128_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14128_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14128_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14128_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14128_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14128_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14140(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14140_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14140_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14140_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14140_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14140_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14140_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14140_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14140_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14140_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14152_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14152_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14152_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14152_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14152_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14152_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14152_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14152_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14152_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_14164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_14164_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_14164_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_14164_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_14164_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_14164_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_14164_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_14164_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_14164_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_14164_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_15817(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(old_cols_buffer_0_0_red_fu_15625_p5),
    .agg_result_green_write(old_cols_buffer_0_0_green_fu_15636_p5),
    .agg_result_blue_write(old_cols_buffer_0_0_blue_fu_15647_p5),
    .agg_result_alpha_write(old_cols_buffer_0_0_alpha_fu_15658_p5),
    .ap_return_0(grp_reg_Point_s_fu_15817_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_15817_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_15817_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_15817_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_15817_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_15845(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(old_cols_buffer_0_1_red_fu_15669_p5),
    .agg_result_green_write(old_cols_buffer_0_1_green_fu_15680_p5),
    .agg_result_blue_write(old_cols_buffer_0_1_blue_fu_15691_p5),
    .agg_result_alpha_write(old_cols_buffer_0_1_alpha_fu_15702_p5),
    .ap_return_0(grp_reg_Point_s_fu_15845_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_15845_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_15845_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_15845_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_15845_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_15873(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_0_red_fu_14217_p5),
    .agg_result_green_write(picture_chunk_0_0_green_fu_14228_p5),
    .agg_result_blue_write(picture_chunk_0_0_blue_fu_14239_p5),
    .agg_result_alpha_write(picture_chunk_0_0_alpha_fu_14250_p5),
    .ap_return_0(grp_reg_Point_s_fu_15873_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_15873_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_15873_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_15873_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_15873_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_15901(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(old_cols_buffer_1_0_red_fu_15713_p5),
    .agg_result_green_write(old_cols_buffer_1_0_green_fu_15724_p5),
    .agg_result_blue_write(old_cols_buffer_1_0_blue_fu_15735_p5),
    .agg_result_alpha_write(old_cols_buffer_1_0_alpha_fu_15746_p5),
    .ap_return_0(grp_reg_Point_s_fu_15901_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_15901_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_15901_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_15901_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_15901_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_15929(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(old_cols_buffer_1_1_red_fu_15757_p5),
    .agg_result_green_write(old_cols_buffer_1_1_green_fu_15768_p5),
    .agg_result_blue_write(old_cols_buffer_1_1_blue_fu_15779_p5),
    .agg_result_alpha_write(old_cols_buffer_1_1_alpha_fu_15790_p5),
    .ap_return_0(grp_reg_Point_s_fu_15929_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_15929_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_15929_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_15929_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_15929_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_15957(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_0_red_fu_14921_p5),
    .agg_result_green_write(picture_chunk_1_0_green_fu_14932_p5),
    .agg_result_blue_write(picture_chunk_1_0_blue_fu_14943_p5),
    .agg_result_alpha_write(picture_chunk_1_0_alpha_fu_14954_p5),
    .ap_return_0(grp_reg_Point_s_fu_15957_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_15957_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_15957_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_15957_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_15957_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16025(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16025_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16025_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16025_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16025_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16025_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16025_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16025_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16025_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16025_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16093(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16093_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16093_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16093_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16093_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16093_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16093_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16093_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16093_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16093_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16161_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16161_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16161_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16161_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16161_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16161_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16161_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16161_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16161_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16173(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_1_red_fu_14261_p5),
    .agg_result_green_write(picture_chunk_0_1_green_fu_14272_p5),
    .agg_result_blue_write(picture_chunk_0_1_blue_fu_14283_p5),
    .agg_result_alpha_write(picture_chunk_0_1_alpha_fu_14294_p5),
    .ap_return_0(grp_reg_Point_s_fu_16173_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16173_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16173_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16173_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16173_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16185(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_1_red_fu_14965_p5),
    .agg_result_green_write(picture_chunk_1_1_green_fu_14976_p5),
    .agg_result_blue_write(picture_chunk_1_1_blue_fu_14987_p5),
    .agg_result_alpha_write(picture_chunk_1_1_alpha_fu_14998_p5),
    .ap_return_0(grp_reg_Point_s_fu_16185_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16185_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16185_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16185_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16185_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16221_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16221_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16221_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16221_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16221_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16221_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16221_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16221_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16221_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16257_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16257_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16257_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16257_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16257_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16257_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16257_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16257_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16257_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16309_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16309_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16309_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16309_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16309_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16309_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16309_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16309_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16309_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16321(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_2_red_fu_14305_p5),
    .agg_result_green_write(picture_chunk_0_2_green_fu_14316_p5),
    .agg_result_blue_write(picture_chunk_0_2_blue_fu_14327_p5),
    .agg_result_alpha_write(picture_chunk_0_2_alpha_fu_14338_p5),
    .ap_return_0(grp_reg_Point_s_fu_16321_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16321_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16321_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16321_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16321_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_2_red_fu_15009_p5),
    .agg_result_green_write(picture_chunk_1_2_green_fu_15020_p5),
    .agg_result_blue_write(picture_chunk_1_2_blue_fu_15031_p5),
    .agg_result_alpha_write(picture_chunk_1_2_alpha_fu_15042_p5),
    .ap_return_0(grp_reg_Point_s_fu_16333_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16333_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16333_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16333_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16333_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16369(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16369_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16369_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16369_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16369_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16369_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16369_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16369_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16369_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16369_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16405(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16405_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16405_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16405_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16405_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16405_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16405_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16405_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16405_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16405_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16457(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16457_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16457_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16457_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16457_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16457_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16457_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16457_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16457_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16457_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_3_red_fu_14349_p5),
    .agg_result_green_write(picture_chunk_0_3_green_fu_14360_p5),
    .agg_result_blue_write(picture_chunk_0_3_blue_fu_14371_p5),
    .agg_result_alpha_write(picture_chunk_0_3_alpha_fu_14382_p5),
    .ap_return_0(grp_reg_Point_s_fu_16469_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16469_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16469_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16469_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16469_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16481(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_3_red_fu_15053_p5),
    .agg_result_green_write(picture_chunk_1_3_green_fu_15064_p5),
    .agg_result_blue_write(picture_chunk_1_3_blue_fu_15075_p5),
    .agg_result_alpha_write(picture_chunk_1_3_alpha_fu_15086_p5),
    .ap_return_0(grp_reg_Point_s_fu_16481_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16481_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16481_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16481_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16481_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16517(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16517_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16517_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16517_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16517_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16517_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16517_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16517_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16517_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16517_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16553(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16553_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16553_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16553_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16553_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16553_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16553_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16553_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16553_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16553_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16605(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16605_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16605_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16605_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16605_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16605_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16605_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16605_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16605_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16605_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16617(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_4_red_fu_14393_p5),
    .agg_result_green_write(picture_chunk_0_4_green_fu_14404_p5),
    .agg_result_blue_write(picture_chunk_0_4_blue_fu_14415_p5),
    .agg_result_alpha_write(picture_chunk_0_4_alpha_fu_14426_p5),
    .ap_return_0(grp_reg_Point_s_fu_16617_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16617_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16617_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16617_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16617_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16629(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_4_red_fu_15097_p5),
    .agg_result_green_write(picture_chunk_1_4_green_fu_15108_p5),
    .agg_result_blue_write(picture_chunk_1_4_blue_fu_15119_p5),
    .agg_result_alpha_write(picture_chunk_1_4_alpha_fu_15130_p5),
    .ap_return_0(grp_reg_Point_s_fu_16629_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16629_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16629_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16629_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16629_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16665(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16665_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16665_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16665_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16665_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16665_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16665_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16665_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16665_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16665_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16701(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16701_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16701_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16701_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16701_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16701_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16701_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16701_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16701_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16701_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16753(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16753_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16753_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16753_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16753_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16753_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16753_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16753_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16753_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16753_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16765(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_5_red_fu_14437_p5),
    .agg_result_green_write(picture_chunk_0_5_green_fu_14448_p5),
    .agg_result_blue_write(picture_chunk_0_5_blue_fu_14459_p5),
    .agg_result_alpha_write(picture_chunk_0_5_alpha_fu_14470_p5),
    .ap_return_0(grp_reg_Point_s_fu_16765_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16765_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16765_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16765_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16765_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16777(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_5_red_fu_15141_p5),
    .agg_result_green_write(picture_chunk_1_5_green_fu_15152_p5),
    .agg_result_blue_write(picture_chunk_1_5_blue_fu_15163_p5),
    .agg_result_alpha_write(picture_chunk_1_5_alpha_fu_15174_p5),
    .ap_return_0(grp_reg_Point_s_fu_16777_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16777_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16777_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16777_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16777_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16813(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16813_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16813_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16813_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16813_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16813_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16813_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16813_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16813_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16813_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16849(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16849_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16849_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16849_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16849_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16849_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16849_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16849_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16849_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16849_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16901(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16901_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16901_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16901_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16901_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16901_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16901_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16901_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16901_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16901_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16913(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_6_red_fu_14481_p5),
    .agg_result_green_write(picture_chunk_0_6_green_fu_14492_p5),
    .agg_result_blue_write(picture_chunk_0_6_blue_fu_14503_p5),
    .agg_result_alpha_write(picture_chunk_0_6_alpha_fu_14514_p5),
    .ap_return_0(grp_reg_Point_s_fu_16913_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16913_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16913_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16913_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16913_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16925(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_6_red_fu_15185_p5),
    .agg_result_green_write(picture_chunk_1_6_green_fu_15196_p5),
    .agg_result_blue_write(picture_chunk_1_6_blue_fu_15207_p5),
    .agg_result_alpha_write(picture_chunk_1_6_alpha_fu_15218_p5),
    .ap_return_0(grp_reg_Point_s_fu_16925_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16925_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16925_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16925_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16925_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16961(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16961_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16961_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16961_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16961_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16961_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16961_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16961_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16961_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16961_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_16997(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_16997_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_16997_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_16997_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_16997_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_16997_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_16997_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_16997_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_16997_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_16997_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17049(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17049_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17049_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17049_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17049_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17049_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17049_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17049_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17049_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17049_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17061(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_7_red_fu_14525_p5),
    .agg_result_green_write(picture_chunk_0_7_green_fu_14536_p5),
    .agg_result_blue_write(picture_chunk_0_7_blue_fu_14547_p5),
    .agg_result_alpha_write(picture_chunk_0_7_alpha_fu_14558_p5),
    .ap_return_0(grp_reg_Point_s_fu_17061_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17061_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17061_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17061_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17061_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17073(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_7_red_fu_15229_p5),
    .agg_result_green_write(picture_chunk_1_7_green_fu_15240_p5),
    .agg_result_blue_write(picture_chunk_1_7_blue_fu_15251_p5),
    .agg_result_alpha_write(picture_chunk_1_7_alpha_fu_15262_p5),
    .ap_return_0(grp_reg_Point_s_fu_17073_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17073_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17073_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17073_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17073_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17109_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17109_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17109_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17109_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17109_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17109_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17109_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17109_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17109_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17145_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17145_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17145_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17145_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17145_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17145_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17145_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17145_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17145_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17197(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17197_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17197_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17197_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17197_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17197_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17197_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17197_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17197_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17197_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_8_red_fu_14569_p5),
    .agg_result_green_write(picture_chunk_0_8_green_fu_14580_p5),
    .agg_result_blue_write(picture_chunk_0_8_blue_fu_14591_p5),
    .agg_result_alpha_write(picture_chunk_0_8_alpha_fu_14602_p5),
    .ap_return_0(grp_reg_Point_s_fu_17209_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17209_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17209_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17209_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17209_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_8_red_fu_15273_p5),
    .agg_result_green_write(picture_chunk_1_8_green_fu_15284_p5),
    .agg_result_blue_write(picture_chunk_1_8_blue_fu_15295_p5),
    .agg_result_alpha_write(picture_chunk_1_8_alpha_fu_15306_p5),
    .ap_return_0(grp_reg_Point_s_fu_17221_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17221_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17221_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17221_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17221_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17257_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17257_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17257_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17257_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17257_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17257_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17257_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17257_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17257_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17293_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17293_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17293_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17293_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17293_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17293_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17293_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17293_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17293_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17345_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17345_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17345_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17345_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17345_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17345_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17345_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17345_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17345_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_9_red_fu_14613_p5),
    .agg_result_green_write(picture_chunk_0_9_green_fu_14624_p5),
    .agg_result_blue_write(picture_chunk_0_9_blue_fu_14635_p5),
    .agg_result_alpha_write(picture_chunk_0_9_alpha_fu_14646_p5),
    .ap_return_0(grp_reg_Point_s_fu_17357_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17357_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17357_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17357_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17357_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17369(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_9_red_fu_15317_p5),
    .agg_result_green_write(picture_chunk_1_9_green_fu_15328_p5),
    .agg_result_blue_write(picture_chunk_1_9_blue_fu_15339_p5),
    .agg_result_alpha_write(picture_chunk_1_9_alpha_fu_15350_p5),
    .ap_return_0(grp_reg_Point_s_fu_17369_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17369_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17369_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17369_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17369_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17405(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17405_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17405_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17405_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17405_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17405_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17405_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17405_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17405_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17405_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17441(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17441_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17441_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17441_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17441_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17441_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17441_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17441_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17441_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17441_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17493(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17493_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17493_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17493_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17493_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17493_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17493_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17493_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17493_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17493_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17505(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_10_red_fu_14657_p5),
    .agg_result_green_write(picture_chunk_0_10_green_fu_14668_p5),
    .agg_result_blue_write(picture_chunk_0_10_blue_fu_14679_p5),
    .agg_result_alpha_write(picture_chunk_0_10_alpha_fu_14690_p5),
    .ap_return_0(grp_reg_Point_s_fu_17505_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17505_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17505_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17505_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17505_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17517(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_10_red_fu_15361_p5),
    .agg_result_green_write(picture_chunk_1_10_green_fu_15372_p5),
    .agg_result_blue_write(picture_chunk_1_10_blue_fu_15383_p5),
    .agg_result_alpha_write(picture_chunk_1_10_alpha_fu_15394_p5),
    .ap_return_0(grp_reg_Point_s_fu_17517_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17517_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17517_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17517_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17517_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17553(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17553_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17553_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17553_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17553_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17553_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17553_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17553_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17553_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17553_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17589(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17589_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17589_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17589_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17589_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17589_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17589_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17589_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17589_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17589_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17641(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17641_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17641_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17641_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17641_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17641_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17641_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17641_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17641_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17641_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17653(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_11_red_fu_14701_p5),
    .agg_result_green_write(picture_chunk_0_11_green_fu_14712_p5),
    .agg_result_blue_write(picture_chunk_0_11_blue_fu_14723_p5),
    .agg_result_alpha_write(picture_chunk_0_11_alpha_fu_14734_p5),
    .ap_return_0(grp_reg_Point_s_fu_17653_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17653_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17653_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17653_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17653_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17665(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_11_red_fu_15405_p5),
    .agg_result_green_write(picture_chunk_1_11_green_fu_15416_p5),
    .agg_result_blue_write(picture_chunk_1_11_blue_fu_15427_p5),
    .agg_result_alpha_write(picture_chunk_1_11_alpha_fu_15438_p5),
    .ap_return_0(grp_reg_Point_s_fu_17665_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17665_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17665_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17665_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17665_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17701(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17701_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17701_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17701_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17701_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17701_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17701_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17701_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17701_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17701_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17737(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17737_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17737_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17737_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17737_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17737_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17737_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17737_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17737_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17737_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17789(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17789_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17789_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17789_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17789_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17789_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17789_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17789_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17789_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17789_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17801(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_12_red_fu_14745_p5),
    .agg_result_green_write(picture_chunk_0_12_green_fu_14756_p5),
    .agg_result_blue_write(picture_chunk_0_12_blue_fu_14767_p5),
    .agg_result_alpha_write(picture_chunk_0_12_alpha_fu_14778_p5),
    .ap_return_0(grp_reg_Point_s_fu_17801_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17801_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17801_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17801_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17801_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17813(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_12_red_fu_15449_p5),
    .agg_result_green_write(picture_chunk_1_12_green_fu_15460_p5),
    .agg_result_blue_write(picture_chunk_1_12_blue_fu_15471_p5),
    .agg_result_alpha_write(picture_chunk_1_12_alpha_fu_15482_p5),
    .ap_return_0(grp_reg_Point_s_fu_17813_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17813_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17813_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17813_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17813_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17849(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17849_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17849_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17849_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17849_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17849_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17849_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17849_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17849_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17849_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17885(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17885_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17885_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17885_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17885_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17885_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17885_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17885_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17885_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17885_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17937(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17937_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17937_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17937_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17937_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17937_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17937_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17937_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17937_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17937_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17949(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_13_red_fu_14789_p5),
    .agg_result_green_write(picture_chunk_0_13_green_fu_14800_p5),
    .agg_result_blue_write(picture_chunk_0_13_blue_fu_14811_p5),
    .agg_result_alpha_write(picture_chunk_0_13_alpha_fu_14822_p5),
    .ap_return_0(grp_reg_Point_s_fu_17949_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17949_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17949_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17949_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17949_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17961(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_13_red_fu_15493_p5),
    .agg_result_green_write(picture_chunk_1_13_green_fu_15504_p5),
    .agg_result_blue_write(picture_chunk_1_13_blue_fu_15515_p5),
    .agg_result_alpha_write(picture_chunk_1_13_alpha_fu_15526_p5),
    .ap_return_0(grp_reg_Point_s_fu_17961_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17961_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17961_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17961_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17961_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_17997(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_17997_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_17997_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_17997_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_17997_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_17997_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_17997_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_17997_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_17997_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_17997_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18033(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18033_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18033_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18033_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18033_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18033_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18033_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18033_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18033_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18033_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18085(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18085_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18085_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18085_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18085_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18085_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18085_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18085_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18085_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18085_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18097(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_14_red_fu_14833_p5),
    .agg_result_green_write(picture_chunk_0_14_green_fu_14844_p5),
    .agg_result_blue_write(picture_chunk_0_14_blue_fu_14855_p5),
    .agg_result_alpha_write(picture_chunk_0_14_alpha_fu_14866_p5),
    .ap_return_0(grp_reg_Point_s_fu_18097_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18097_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18097_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18097_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18097_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_14_red_fu_15537_p5),
    .agg_result_green_write(picture_chunk_1_14_green_fu_15548_p5),
    .agg_result_blue_write(picture_chunk_1_14_blue_fu_15559_p5),
    .agg_result_alpha_write(picture_chunk_1_14_alpha_fu_15570_p5),
    .ap_return_0(grp_reg_Point_s_fu_18109_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18109_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18109_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18109_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18109_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18145_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18145_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18145_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18145_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18145_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18145_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18145_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18145_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18145_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18181_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18181_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18181_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18181_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18181_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18181_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18181_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18181_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18181_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18233_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18233_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18233_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18233_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18233_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18233_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18233_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18233_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18233_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_0_15_red_fu_14877_p5),
    .agg_result_green_write(picture_chunk_0_15_green_fu_14888_p5),
    .agg_result_blue_write(picture_chunk_0_15_blue_fu_14899_p5),
    .agg_result_alpha_write(picture_chunk_0_15_alpha_fu_14910_p5),
    .ap_return_0(grp_reg_Point_s_fu_18245_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18245_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18245_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18245_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18245_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(picture_chunk_1_15_red_fu_15581_p5),
    .agg_result_green_write(picture_chunk_1_15_green_fu_15592_p5),
    .agg_result_blue_write(picture_chunk_1_15_blue_fu_15603_p5),
    .agg_result_alpha_write(picture_chunk_1_15_alpha_fu_15614_p5),
    .ap_return_0(grp_reg_Point_s_fu_18257_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18257_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18257_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18257_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18257_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18293_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18293_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18293_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18293_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18293_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18293_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18293_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18293_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18293_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18329(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18329_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18329_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18329_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18329_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18329_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18329_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18329_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18329_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18329_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18381_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18381_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18381_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18381_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18381_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18381_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18381_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18381_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18381_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18429(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18429_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18429_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18429_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18429_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18429_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18429_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18429_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18429_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18429_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18477(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18477_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18477_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18477_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18477_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18477_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18477_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18477_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18477_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18477_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18525(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18525_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18525_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18525_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18525_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18525_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18525_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18525_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18525_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18525_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18573(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18573_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18573_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18573_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18573_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18573_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18573_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18573_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18573_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18573_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18621(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18621_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18621_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18621_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18621_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18621_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18621_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18621_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18621_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18621_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18669(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18669_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18669_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18669_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18669_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18669_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18669_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18669_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18669_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18669_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18797(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18797_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18797_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18797_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18797_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18797_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18797_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18797_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18797_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18797_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18829(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18829_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18829_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18829_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18829_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18829_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18829_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18829_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18829_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18829_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18877(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18877_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18877_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18877_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18877_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18877_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18877_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18877_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18877_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18877_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18909(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18909_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18909_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18909_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18909_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18909_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18909_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18909_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18909_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18909_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18941(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18941_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18941_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18941_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18941_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18941_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18941_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18941_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18941_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18941_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_18989(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_18989_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_18989_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_18989_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_18989_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_18989_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_18989_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_18989_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_18989_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_18989_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19117(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19117_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19117_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19117_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19117_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19117_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19117_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19117_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19117_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19117_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19149(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19149_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19149_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19149_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19149_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19149_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19149_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19149_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19149_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19149_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19197(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19197_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19197_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19197_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19197_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19197_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19197_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19197_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19197_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19197_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19229_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19229_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19229_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19229_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19229_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19229_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19229_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19229_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19229_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19261_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19261_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19261_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19261_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19261_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19261_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19261_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19261_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19261_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19309_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19309_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19309_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19309_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19309_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19309_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19309_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19309_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19309_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19437(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19437_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19437_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19437_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19437_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19437_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19437_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19437_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19437_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19437_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19469_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19469_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19469_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19469_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19469_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19469_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19469_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19469_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19469_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19517(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19517_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19517_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19517_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19517_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19517_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19517_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19517_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19517_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19517_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19549(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19549_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19549_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19549_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19549_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19549_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19549_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19549_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19549_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19549_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19581(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19581_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19581_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19581_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19581_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19581_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19581_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19581_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19581_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19581_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19629(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19629_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19629_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19629_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19629_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19629_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19629_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19629_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19629_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19629_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19757(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19757_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19757_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19757_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19757_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19757_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19757_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19757_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19757_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19757_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19789(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19789_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19789_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19789_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19789_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19789_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19789_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19789_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19789_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19789_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19837(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19837_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19837_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19837_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19837_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19837_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19837_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19837_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19837_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19837_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19869(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19869_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19869_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19869_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19869_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19869_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19869_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19869_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19869_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19869_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19901(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19901_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19901_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19901_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19901_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19901_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19901_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19901_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19901_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19901_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_19949(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_19949_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_19949_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_19949_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_19949_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_19949_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_19949_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_19949_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_19949_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_19949_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20077(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20077_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20077_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20077_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20077_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20077_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20077_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20077_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20077_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20077_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20109_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20109_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20109_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20109_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20109_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20109_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20109_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20109_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20109_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20157(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20157_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20157_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20157_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20157_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20157_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20157_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20157_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20157_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20157_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20189_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20189_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20189_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20189_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20189_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20189_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20189_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20189_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20189_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20221_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20221_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20221_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20221_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20221_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20221_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20221_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20221_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20221_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20269_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20269_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20269_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20269_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20269_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20269_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20269_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20269_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20269_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20397(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20397_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20397_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20397_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20397_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20397_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20397_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20397_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20397_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20397_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20429(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20429_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20429_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20429_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20429_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20429_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20429_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20429_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20429_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20429_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20477(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20477_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20477_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20477_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20477_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20477_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20477_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20477_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20477_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20477_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20509(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20509_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20509_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20509_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20509_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20509_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20509_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20509_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20509_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20509_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20541(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20541_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20541_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20541_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20541_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20541_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20541_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20541_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20541_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20541_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20589(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20589_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20589_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20589_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20589_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20589_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20589_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20589_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20589_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20589_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20717(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20717_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20717_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20717_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20717_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20717_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20717_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20717_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20717_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20717_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20749(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20749_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20749_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20749_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20749_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20749_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20749_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20749_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20749_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20749_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20797(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20797_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20797_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20797_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20797_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20797_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20797_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20797_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20797_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20797_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20829(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20829_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20829_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20829_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20829_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20829_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20829_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20829_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20829_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20829_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20861(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20861_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20861_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20861_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20861_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20861_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20861_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20861_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20861_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20861_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_20909(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_20909_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_20909_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_20909_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_20909_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_20909_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_20909_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_20909_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_20909_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_20909_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21037(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21037_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21037_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21037_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21037_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21037_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21037_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21037_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21037_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21037_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21069(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21069_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21069_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21069_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21069_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21069_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21069_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21069_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21069_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21069_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21117(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21117_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21117_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21117_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21117_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21117_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21117_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21117_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21117_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21117_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21149(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21149_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21149_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21149_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21149_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21149_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21149_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21149_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21149_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21149_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21181_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21181_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21181_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21181_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21181_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21181_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21181_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21181_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21181_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21229_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21229_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21229_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21229_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21229_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21229_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21229_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21229_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21229_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21357_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21357_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21357_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21357_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21357_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21357_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21357_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21357_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21357_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21389(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21389_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21389_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21389_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21389_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21389_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21389_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21389_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21389_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21389_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21437(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21437_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21437_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21437_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21437_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21437_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21437_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21437_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21437_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21437_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21469_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21469_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21469_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21469_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21469_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21469_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21469_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21469_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21469_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21501(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21501_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21501_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21501_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21501_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21501_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21501_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21501_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21501_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21501_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21549(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21549_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21549_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21549_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21549_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21549_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21549_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21549_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21549_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21549_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21677(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21677_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21677_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21677_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21677_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21677_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21677_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21677_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21677_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21677_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21709(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21709_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21709_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21709_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21709_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21709_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21709_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21709_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21709_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21709_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21757(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21757_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21757_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21757_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21757_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21757_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21757_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21757_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21757_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21757_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21789(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21789_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21789_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21789_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21789_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21789_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21789_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21789_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21789_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21789_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21821(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21821_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21821_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21821_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21821_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21821_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21821_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21821_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21821_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21821_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21869(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21869_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21869_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21869_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21869_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21869_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21869_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21869_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21869_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21869_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_21997(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_21997_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_21997_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_21997_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_21997_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_21997_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_21997_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_21997_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_21997_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_21997_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22029(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22029_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22029_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22029_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22029_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22029_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22029_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22029_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22029_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22029_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22077(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22077_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22077_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22077_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22077_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22077_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22077_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22077_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22077_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22077_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22109_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22109_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22109_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22109_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22109_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22109_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22109_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22109_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22109_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22141_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22141_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22141_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22141_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22141_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22141_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22141_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22141_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22141_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22189_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22189_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22189_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22189_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22189_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22189_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22189_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22189_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22189_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22317_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22317_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22317_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22317_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22317_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22317_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22317_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22317_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22317_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22349_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22349_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22349_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22349_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22349_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22349_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22349_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22349_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22349_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22397(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22397_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22397_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22397_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22397_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22397_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22397_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22397_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22397_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22397_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22429(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22429_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22429_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22429_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22429_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22429_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22429_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22429_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22429_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22429_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22461(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22461_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22461_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22461_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22461_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22461_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22461_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22461_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22461_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22461_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22509(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22509_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22509_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22509_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22509_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22509_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22509_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22509_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22509_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22509_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22637(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22637_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22637_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22637_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22637_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22637_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22637_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22637_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22637_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22637_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22669(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22669_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22669_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22669_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22669_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22669_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22669_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22669_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22669_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22669_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22717(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22717_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22717_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22717_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22717_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22717_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22717_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22717_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22717_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22717_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22749(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22749_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22749_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22749_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22749_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22749_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22749_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22749_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22749_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22749_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22781(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22781_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22781_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22781_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22781_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22781_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22781_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22781_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22781_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22781_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22829(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22829_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22829_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22829_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22829_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22829_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22829_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22829_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22829_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22829_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22957(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22957_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22957_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22957_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22957_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22957_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22957_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22957_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22957_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22957_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_22989(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_22989_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_22989_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_22989_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_22989_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_22989_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_22989_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_22989_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_22989_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_22989_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23037(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23037_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23037_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23037_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23037_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23037_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23037_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23037_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23037_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23037_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23069(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23069_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23069_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23069_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23069_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23069_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23069_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23069_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23069_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23069_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23101_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23101_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23101_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23101_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23101_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23101_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23101_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23101_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23101_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23149(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23149_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23149_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23149_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23149_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23149_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23149_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23149_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23149_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23149_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23277_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23277_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23277_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23277_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23277_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23277_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23277_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23277_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23277_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23309_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23309_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23309_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23309_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23309_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23309_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23309_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23309_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23309_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23357_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23357_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23357_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23357_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23357_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23357_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23357_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23357_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23357_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23389(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23389_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23389_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23389_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23389_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23389_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23389_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23389_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23389_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23389_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23421(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23421_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23421_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23421_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23421_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23421_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23421_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23421_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23421_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23421_ap_ce)
);

reg_Point_s grp_reg_Point_s_fu_23469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_red_write(grp_reg_Point_s_fu_23469_agg_result_red_write),
    .agg_result_green_write(grp_reg_Point_s_fu_23469_agg_result_green_write),
    .agg_result_blue_write(grp_reg_Point_s_fu_23469_agg_result_blue_write),
    .agg_result_alpha_write(grp_reg_Point_s_fu_23469_agg_result_alpha_write),
    .ap_return_0(grp_reg_Point_s_fu_23469_ap_return_0),
    .ap_return_1(grp_reg_Point_s_fu_23469_ap_return_1),
    .ap_return_2(grp_reg_Point_s_fu_23469_ap_return_2),
    .ap_return_3(grp_reg_Point_s_fu_23469_ap_return_3),
    .ap_ce(grp_reg_Point_s_fu_23469_ap_ce)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U5(
    .din0(prev_points_input_data_red_1_fu_1258),
    .din1(prev_points_input_data_red_1_fu_1258),
    .din2(prev_points_input_data_red_1_fu_1258),
    .din3(prev_points_input_data_red_1_fu_1258),
    .din4(prev_points_input_data_red_1_fu_1258),
    .din5(prev_points_input_data_red_1_fu_1258),
    .din6(prev_points_input_data_red_1_fu_1258),
    .din7(prev_points_input_data_red_1_fu_1258),
    .din8(prev_points_input_data_red_1_fu_1258),
    .din9(prev_points_input_data_red_1_fu_1258),
    .din10(prev_points_input_data_red_1_fu_1258),
    .din11(prev_points_input_data_red_1_fu_1258),
    .din12(prev_points_input_data_red_1_fu_1258),
    .din13(prev_points_input_data_red_1_fu_1258),
    .din14(8'd0),
    .din15(prev_points_input_data_red_1_fu_1258),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_red_14_1_fu_10926_p18)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U6(
    .din0(prev_points_input_data_red_s_fu_1262),
    .din1(prev_points_input_data_red_s_fu_1262),
    .din2(prev_points_input_data_red_s_fu_1262),
    .din3(prev_points_input_data_red_s_fu_1262),
    .din4(prev_points_input_data_red_s_fu_1262),
    .din5(prev_points_input_data_red_s_fu_1262),
    .din6(prev_points_input_data_red_s_fu_1262),
    .din7(prev_points_input_data_red_s_fu_1262),
    .din8(prev_points_input_data_red_s_fu_1262),
    .din9(prev_points_input_data_red_s_fu_1262),
    .din10(prev_points_input_data_red_s_fu_1262),
    .din11(prev_points_input_data_red_s_fu_1262),
    .din12(prev_points_input_data_red_s_fu_1262),
    .din13(prev_points_input_data_red_s_fu_1262),
    .din14(prev_points_input_data_red_s_fu_1262),
    .din15(8'd0),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_red_15_1_fu_10964_p18)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U7(
    .din0(prev_points_input_data_green_1_fu_1266),
    .din1(prev_points_input_data_green_1_fu_1266),
    .din2(prev_points_input_data_green_1_fu_1266),
    .din3(prev_points_input_data_green_1_fu_1266),
    .din4(prev_points_input_data_green_1_fu_1266),
    .din5(prev_points_input_data_green_1_fu_1266),
    .din6(prev_points_input_data_green_1_fu_1266),
    .din7(prev_points_input_data_green_1_fu_1266),
    .din8(prev_points_input_data_green_1_fu_1266),
    .din9(prev_points_input_data_green_1_fu_1266),
    .din10(prev_points_input_data_green_1_fu_1266),
    .din11(prev_points_input_data_green_1_fu_1266),
    .din12(prev_points_input_data_green_1_fu_1266),
    .din13(prev_points_input_data_green_1_fu_1266),
    .din14(8'd0),
    .din15(prev_points_input_data_green_1_fu_1266),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_green_14_1_fu_11002_p18)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U8(
    .din0(prev_points_input_data_green_s_fu_1270),
    .din1(prev_points_input_data_green_s_fu_1270),
    .din2(prev_points_input_data_green_s_fu_1270),
    .din3(prev_points_input_data_green_s_fu_1270),
    .din4(prev_points_input_data_green_s_fu_1270),
    .din5(prev_points_input_data_green_s_fu_1270),
    .din6(prev_points_input_data_green_s_fu_1270),
    .din7(prev_points_input_data_green_s_fu_1270),
    .din8(prev_points_input_data_green_s_fu_1270),
    .din9(prev_points_input_data_green_s_fu_1270),
    .din10(prev_points_input_data_green_s_fu_1270),
    .din11(prev_points_input_data_green_s_fu_1270),
    .din12(prev_points_input_data_green_s_fu_1270),
    .din13(prev_points_input_data_green_s_fu_1270),
    .din14(prev_points_input_data_green_s_fu_1270),
    .din15(8'd0),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_green_15_1_fu_11040_p18)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U9(
    .din0(prev_points_input_data_blue_1_fu_1274),
    .din1(prev_points_input_data_blue_1_fu_1274),
    .din2(prev_points_input_data_blue_1_fu_1274),
    .din3(prev_points_input_data_blue_1_fu_1274),
    .din4(prev_points_input_data_blue_1_fu_1274),
    .din5(prev_points_input_data_blue_1_fu_1274),
    .din6(prev_points_input_data_blue_1_fu_1274),
    .din7(prev_points_input_data_blue_1_fu_1274),
    .din8(prev_points_input_data_blue_1_fu_1274),
    .din9(prev_points_input_data_blue_1_fu_1274),
    .din10(prev_points_input_data_blue_1_fu_1274),
    .din11(prev_points_input_data_blue_1_fu_1274),
    .din12(prev_points_input_data_blue_1_fu_1274),
    .din13(prev_points_input_data_blue_1_fu_1274),
    .din14(8'd0),
    .din15(prev_points_input_data_blue_1_fu_1274),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_blue_14_1_fu_11078_p18)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U10(
    .din0(prev_points_input_data_blue_s_fu_1278),
    .din1(prev_points_input_data_blue_s_fu_1278),
    .din2(prev_points_input_data_blue_s_fu_1278),
    .din3(prev_points_input_data_blue_s_fu_1278),
    .din4(prev_points_input_data_blue_s_fu_1278),
    .din5(prev_points_input_data_blue_s_fu_1278),
    .din6(prev_points_input_data_blue_s_fu_1278),
    .din7(prev_points_input_data_blue_s_fu_1278),
    .din8(prev_points_input_data_blue_s_fu_1278),
    .din9(prev_points_input_data_blue_s_fu_1278),
    .din10(prev_points_input_data_blue_s_fu_1278),
    .din11(prev_points_input_data_blue_s_fu_1278),
    .din12(prev_points_input_data_blue_s_fu_1278),
    .din13(prev_points_input_data_blue_s_fu_1278),
    .din14(prev_points_input_data_blue_s_fu_1278),
    .din15(8'd0),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_blue_15_1_fu_11116_p18)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U11(
    .din0(prev_points_input_data_alpha_1_fu_1282),
    .din1(prev_points_input_data_alpha_1_fu_1282),
    .din2(prev_points_input_data_alpha_1_fu_1282),
    .din3(prev_points_input_data_alpha_1_fu_1282),
    .din4(prev_points_input_data_alpha_1_fu_1282),
    .din5(prev_points_input_data_alpha_1_fu_1282),
    .din6(prev_points_input_data_alpha_1_fu_1282),
    .din7(prev_points_input_data_alpha_1_fu_1282),
    .din8(prev_points_input_data_alpha_1_fu_1282),
    .din9(prev_points_input_data_alpha_1_fu_1282),
    .din10(prev_points_input_data_alpha_1_fu_1282),
    .din11(prev_points_input_data_alpha_1_fu_1282),
    .din12(prev_points_input_data_alpha_1_fu_1282),
    .din13(prev_points_input_data_alpha_1_fu_1282),
    .din14(8'd0),
    .din15(prev_points_input_data_alpha_1_fu_1282),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_alpha_14_1_fu_11154_p18)
);

app_stencil_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_164_8_1_1_U12(
    .din0(prev_points_input_data_alpha_s_fu_1286),
    .din1(prev_points_input_data_alpha_s_fu_1286),
    .din2(prev_points_input_data_alpha_s_fu_1286),
    .din3(prev_points_input_data_alpha_s_fu_1286),
    .din4(prev_points_input_data_alpha_s_fu_1286),
    .din5(prev_points_input_data_alpha_s_fu_1286),
    .din6(prev_points_input_data_alpha_s_fu_1286),
    .din7(prev_points_input_data_alpha_s_fu_1286),
    .din8(prev_points_input_data_alpha_s_fu_1286),
    .din9(prev_points_input_data_alpha_s_fu_1286),
    .din10(prev_points_input_data_alpha_s_fu_1286),
    .din11(prev_points_input_data_alpha_s_fu_1286),
    .din12(prev_points_input_data_alpha_s_fu_1286),
    .din13(prev_points_input_data_alpha_s_fu_1286),
    .din14(prev_points_input_data_alpha_s_fu_1286),
    .din15(8'd0),
    .din16(tmp_25_reg_6966),
    .dout(prev_points_input_data_alpha_15_1_fu_11192_p18)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U13(
    .din0(rows_buffer_0_0_red_q0),
    .din1(rows_buffer_1_0_red_q0),
    .din2(rows_buffer_2_0_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_0_red_fu_14217_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U14(
    .din0(rows_buffer_0_0_green_q0),
    .din1(rows_buffer_1_0_green_q0),
    .din2(rows_buffer_2_0_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_0_green_fu_14228_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U15(
    .din0(rows_buffer_0_0_blue_q0),
    .din1(rows_buffer_1_0_blue_q0),
    .din2(rows_buffer_2_0_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_0_blue_fu_14239_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U16(
    .din0(rows_buffer_0_0_alpha_q0),
    .din1(rows_buffer_1_0_alpha_q0),
    .din2(rows_buffer_2_0_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_0_alpha_fu_14250_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U17(
    .din0(rows_buffer_0_1_red_q0),
    .din1(rows_buffer_1_1_red_q0),
    .din2(rows_buffer_2_1_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_1_red_fu_14261_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U18(
    .din0(rows_buffer_0_1_green_q0),
    .din1(rows_buffer_1_1_green_q0),
    .din2(rows_buffer_2_1_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_1_green_fu_14272_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U19(
    .din0(rows_buffer_0_1_blue_q0),
    .din1(rows_buffer_1_1_blue_q0),
    .din2(rows_buffer_2_1_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_1_blue_fu_14283_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U20(
    .din0(rows_buffer_0_1_alpha_q0),
    .din1(rows_buffer_1_1_alpha_q0),
    .din2(rows_buffer_2_1_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_1_alpha_fu_14294_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U21(
    .din0(rows_buffer_0_2_red_q0),
    .din1(rows_buffer_1_2_red_q0),
    .din2(rows_buffer_2_2_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_2_red_fu_14305_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U22(
    .din0(rows_buffer_0_2_green_q0),
    .din1(rows_buffer_1_2_green_q0),
    .din2(rows_buffer_2_2_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_2_green_fu_14316_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U23(
    .din0(rows_buffer_0_2_blue_q0),
    .din1(rows_buffer_1_2_blue_q0),
    .din2(rows_buffer_2_2_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_2_blue_fu_14327_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U24(
    .din0(rows_buffer_0_2_alpha_q0),
    .din1(rows_buffer_1_2_alpha_q0),
    .din2(rows_buffer_2_2_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_2_alpha_fu_14338_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U25(
    .din0(rows_buffer_0_3_red_q0),
    .din1(rows_buffer_1_3_red_q0),
    .din2(rows_buffer_2_3_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_3_red_fu_14349_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U26(
    .din0(rows_buffer_0_3_green_q0),
    .din1(rows_buffer_1_3_green_q0),
    .din2(rows_buffer_2_3_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_3_green_fu_14360_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U27(
    .din0(rows_buffer_0_3_blue_q0),
    .din1(rows_buffer_1_3_blue_q0),
    .din2(rows_buffer_2_3_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_3_blue_fu_14371_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U28(
    .din0(rows_buffer_0_3_alpha_q0),
    .din1(rows_buffer_1_3_alpha_q0),
    .din2(rows_buffer_2_3_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_3_alpha_fu_14382_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U29(
    .din0(rows_buffer_0_4_red_q0),
    .din1(rows_buffer_1_4_red_q0),
    .din2(rows_buffer_2_4_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_4_red_fu_14393_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U30(
    .din0(rows_buffer_0_4_green_q0),
    .din1(rows_buffer_1_4_green_q0),
    .din2(rows_buffer_2_4_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_4_green_fu_14404_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U31(
    .din0(rows_buffer_0_4_blue_q0),
    .din1(rows_buffer_1_4_blue_q0),
    .din2(rows_buffer_2_4_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_4_blue_fu_14415_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U32(
    .din0(rows_buffer_0_4_alpha_q0),
    .din1(rows_buffer_1_4_alpha_q0),
    .din2(rows_buffer_2_4_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_4_alpha_fu_14426_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U33(
    .din0(rows_buffer_0_5_red_q0),
    .din1(rows_buffer_1_5_red_q0),
    .din2(rows_buffer_2_5_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_5_red_fu_14437_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U34(
    .din0(rows_buffer_0_5_green_q0),
    .din1(rows_buffer_1_5_green_q0),
    .din2(rows_buffer_2_5_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_5_green_fu_14448_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U35(
    .din0(rows_buffer_0_5_blue_q0),
    .din1(rows_buffer_1_5_blue_q0),
    .din2(rows_buffer_2_5_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_5_blue_fu_14459_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U36(
    .din0(rows_buffer_0_5_alpha_q0),
    .din1(rows_buffer_1_5_alpha_q0),
    .din2(rows_buffer_2_5_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_5_alpha_fu_14470_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U37(
    .din0(rows_buffer_0_6_red_q0),
    .din1(rows_buffer_1_6_red_q0),
    .din2(rows_buffer_2_6_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_6_red_fu_14481_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U38(
    .din0(rows_buffer_0_6_green_q0),
    .din1(rows_buffer_1_6_green_q0),
    .din2(rows_buffer_2_6_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_6_green_fu_14492_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U39(
    .din0(rows_buffer_0_6_blue_q0),
    .din1(rows_buffer_1_6_blue_q0),
    .din2(rows_buffer_2_6_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_6_blue_fu_14503_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U40(
    .din0(rows_buffer_0_6_alpha_q0),
    .din1(rows_buffer_1_6_alpha_q0),
    .din2(rows_buffer_2_6_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_6_alpha_fu_14514_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U41(
    .din0(rows_buffer_0_7_red_q0),
    .din1(rows_buffer_1_7_red_q0),
    .din2(rows_buffer_2_7_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_7_red_fu_14525_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U42(
    .din0(rows_buffer_0_7_green_q0),
    .din1(rows_buffer_1_7_green_q0),
    .din2(rows_buffer_2_7_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_7_green_fu_14536_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U43(
    .din0(rows_buffer_0_7_blue_q0),
    .din1(rows_buffer_1_7_blue_q0),
    .din2(rows_buffer_2_7_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_7_blue_fu_14547_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U44(
    .din0(rows_buffer_0_7_alpha_q0),
    .din1(rows_buffer_1_7_alpha_q0),
    .din2(rows_buffer_2_7_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_7_alpha_fu_14558_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U45(
    .din0(rows_buffer_0_8_red_q0),
    .din1(rows_buffer_1_8_red_q0),
    .din2(rows_buffer_2_8_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_8_red_fu_14569_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U46(
    .din0(rows_buffer_0_8_green_q0),
    .din1(rows_buffer_1_8_green_q0),
    .din2(rows_buffer_2_8_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_8_green_fu_14580_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U47(
    .din0(rows_buffer_0_8_blue_q0),
    .din1(rows_buffer_1_8_blue_q0),
    .din2(rows_buffer_2_8_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_8_blue_fu_14591_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U48(
    .din0(rows_buffer_0_8_alpha_q0),
    .din1(rows_buffer_1_8_alpha_q0),
    .din2(rows_buffer_2_8_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_8_alpha_fu_14602_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U49(
    .din0(rows_buffer_0_9_red_q0),
    .din1(rows_buffer_1_9_red_q0),
    .din2(rows_buffer_2_9_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_9_red_fu_14613_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U50(
    .din0(rows_buffer_0_9_green_q0),
    .din1(rows_buffer_1_9_green_q0),
    .din2(rows_buffer_2_9_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_9_green_fu_14624_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U51(
    .din0(rows_buffer_0_9_blue_q0),
    .din1(rows_buffer_1_9_blue_q0),
    .din2(rows_buffer_2_9_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_9_blue_fu_14635_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U52(
    .din0(rows_buffer_0_9_alpha_q0),
    .din1(rows_buffer_1_9_alpha_q0),
    .din2(rows_buffer_2_9_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_9_alpha_fu_14646_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U53(
    .din0(rows_buffer_0_10_red_q0),
    .din1(rows_buffer_1_10_red_q0),
    .din2(rows_buffer_2_10_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_10_red_fu_14657_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U54(
    .din0(rows_buffer_0_10_green_q0),
    .din1(rows_buffer_1_10_green_q0),
    .din2(rows_buffer_2_10_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_10_green_fu_14668_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U55(
    .din0(rows_buffer_0_10_blue_q0),
    .din1(rows_buffer_1_10_blue_q0),
    .din2(rows_buffer_2_10_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_10_blue_fu_14679_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U56(
    .din0(rows_buffer_0_10_alpha_q0),
    .din1(rows_buffer_1_10_alpha_q0),
    .din2(rows_buffer_2_10_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_10_alpha_fu_14690_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U57(
    .din0(rows_buffer_0_11_red_q0),
    .din1(rows_buffer_1_11_red_q0),
    .din2(rows_buffer_2_11_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_11_red_fu_14701_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U58(
    .din0(rows_buffer_0_11_green_q0),
    .din1(rows_buffer_1_11_green_q0),
    .din2(rows_buffer_2_11_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_11_green_fu_14712_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U59(
    .din0(rows_buffer_0_11_blue_q0),
    .din1(rows_buffer_1_11_blue_q0),
    .din2(rows_buffer_2_11_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_11_blue_fu_14723_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U60(
    .din0(rows_buffer_0_11_alpha_q0),
    .din1(rows_buffer_1_11_alpha_q0),
    .din2(rows_buffer_2_11_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_11_alpha_fu_14734_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U61(
    .din0(rows_buffer_0_12_red_q0),
    .din1(rows_buffer_1_12_red_q0),
    .din2(rows_buffer_2_12_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_12_red_fu_14745_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U62(
    .din0(rows_buffer_0_12_green_q0),
    .din1(rows_buffer_1_12_green_q0),
    .din2(rows_buffer_2_12_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_12_green_fu_14756_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U63(
    .din0(rows_buffer_0_12_blue_q0),
    .din1(rows_buffer_1_12_blue_q0),
    .din2(rows_buffer_2_12_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_12_blue_fu_14767_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U64(
    .din0(rows_buffer_0_12_alpha_q0),
    .din1(rows_buffer_1_12_alpha_q0),
    .din2(rows_buffer_2_12_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_12_alpha_fu_14778_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U65(
    .din0(rows_buffer_0_13_red_q0),
    .din1(rows_buffer_1_13_red_q0),
    .din2(rows_buffer_2_13_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_13_red_fu_14789_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U66(
    .din0(rows_buffer_0_13_green_q0),
    .din1(rows_buffer_1_13_green_q0),
    .din2(rows_buffer_2_13_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_13_green_fu_14800_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U67(
    .din0(rows_buffer_0_13_blue_q0),
    .din1(rows_buffer_1_13_blue_q0),
    .din2(rows_buffer_2_13_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_13_blue_fu_14811_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U68(
    .din0(rows_buffer_0_13_alpha_q0),
    .din1(rows_buffer_1_13_alpha_q0),
    .din2(rows_buffer_2_13_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_13_alpha_fu_14822_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U69(
    .din0(rows_buffer_0_14_red_q0),
    .din1(rows_buffer_1_14_red_q0),
    .din2(rows_buffer_2_14_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_14_red_fu_14833_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U70(
    .din0(rows_buffer_0_14_green_q0),
    .din1(rows_buffer_1_14_green_q0),
    .din2(rows_buffer_2_14_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_14_green_fu_14844_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U71(
    .din0(rows_buffer_0_14_blue_q0),
    .din1(rows_buffer_1_14_blue_q0),
    .din2(rows_buffer_2_14_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_14_blue_fu_14855_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U72(
    .din0(rows_buffer_0_14_alpha_q0),
    .din1(rows_buffer_1_14_alpha_q0),
    .din2(rows_buffer_2_14_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_14_alpha_fu_14866_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U73(
    .din0(rows_buffer_0_15_red_q0),
    .din1(rows_buffer_1_15_red_q0),
    .din2(rows_buffer_2_15_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_15_red_fu_14877_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U74(
    .din0(rows_buffer_0_15_green_q0),
    .din1(rows_buffer_1_15_green_q0),
    .din2(rows_buffer_2_15_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_15_green_fu_14888_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U75(
    .din0(rows_buffer_0_15_blue_q0),
    .din1(rows_buffer_1_15_blue_q0),
    .din2(rows_buffer_2_15_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_15_blue_fu_14899_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U76(
    .din0(rows_buffer_0_15_alpha_q0),
    .din1(rows_buffer_1_15_alpha_q0),
    .din2(rows_buffer_2_15_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(picture_chunk_0_15_alpha_fu_14910_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U77(
    .din0(rows_buffer_0_0_red_q0),
    .din1(rows_buffer_1_0_red_q0),
    .din2(rows_buffer_2_0_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_0_red_fu_14921_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U78(
    .din0(rows_buffer_0_0_green_q0),
    .din1(rows_buffer_1_0_green_q0),
    .din2(rows_buffer_2_0_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_0_green_fu_14932_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U79(
    .din0(rows_buffer_0_0_blue_q0),
    .din1(rows_buffer_1_0_blue_q0),
    .din2(rows_buffer_2_0_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_0_blue_fu_14943_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U80(
    .din0(rows_buffer_0_0_alpha_q0),
    .din1(rows_buffer_1_0_alpha_q0),
    .din2(rows_buffer_2_0_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_0_alpha_fu_14954_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U81(
    .din0(rows_buffer_0_1_red_q0),
    .din1(rows_buffer_1_1_red_q0),
    .din2(rows_buffer_2_1_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_1_red_fu_14965_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U82(
    .din0(rows_buffer_0_1_green_q0),
    .din1(rows_buffer_1_1_green_q0),
    .din2(rows_buffer_2_1_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_1_green_fu_14976_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U83(
    .din0(rows_buffer_0_1_blue_q0),
    .din1(rows_buffer_1_1_blue_q0),
    .din2(rows_buffer_2_1_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_1_blue_fu_14987_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U84(
    .din0(rows_buffer_0_1_alpha_q0),
    .din1(rows_buffer_1_1_alpha_q0),
    .din2(rows_buffer_2_1_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_1_alpha_fu_14998_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U85(
    .din0(rows_buffer_0_2_red_q0),
    .din1(rows_buffer_1_2_red_q0),
    .din2(rows_buffer_2_2_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_2_red_fu_15009_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U86(
    .din0(rows_buffer_0_2_green_q0),
    .din1(rows_buffer_1_2_green_q0),
    .din2(rows_buffer_2_2_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_2_green_fu_15020_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U87(
    .din0(rows_buffer_0_2_blue_q0),
    .din1(rows_buffer_1_2_blue_q0),
    .din2(rows_buffer_2_2_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_2_blue_fu_15031_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U88(
    .din0(rows_buffer_0_2_alpha_q0),
    .din1(rows_buffer_1_2_alpha_q0),
    .din2(rows_buffer_2_2_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_2_alpha_fu_15042_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U89(
    .din0(rows_buffer_0_3_red_q0),
    .din1(rows_buffer_1_3_red_q0),
    .din2(rows_buffer_2_3_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_3_red_fu_15053_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U90(
    .din0(rows_buffer_0_3_green_q0),
    .din1(rows_buffer_1_3_green_q0),
    .din2(rows_buffer_2_3_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_3_green_fu_15064_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U91(
    .din0(rows_buffer_0_3_blue_q0),
    .din1(rows_buffer_1_3_blue_q0),
    .din2(rows_buffer_2_3_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_3_blue_fu_15075_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U92(
    .din0(rows_buffer_0_3_alpha_q0),
    .din1(rows_buffer_1_3_alpha_q0),
    .din2(rows_buffer_2_3_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_3_alpha_fu_15086_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U93(
    .din0(rows_buffer_0_4_red_q0),
    .din1(rows_buffer_1_4_red_q0),
    .din2(rows_buffer_2_4_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_4_red_fu_15097_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U94(
    .din0(rows_buffer_0_4_green_q0),
    .din1(rows_buffer_1_4_green_q0),
    .din2(rows_buffer_2_4_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_4_green_fu_15108_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U95(
    .din0(rows_buffer_0_4_blue_q0),
    .din1(rows_buffer_1_4_blue_q0),
    .din2(rows_buffer_2_4_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_4_blue_fu_15119_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U96(
    .din0(rows_buffer_0_4_alpha_q0),
    .din1(rows_buffer_1_4_alpha_q0),
    .din2(rows_buffer_2_4_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_4_alpha_fu_15130_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U97(
    .din0(rows_buffer_0_5_red_q0),
    .din1(rows_buffer_1_5_red_q0),
    .din2(rows_buffer_2_5_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_5_red_fu_15141_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U98(
    .din0(rows_buffer_0_5_green_q0),
    .din1(rows_buffer_1_5_green_q0),
    .din2(rows_buffer_2_5_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_5_green_fu_15152_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U99(
    .din0(rows_buffer_0_5_blue_q0),
    .din1(rows_buffer_1_5_blue_q0),
    .din2(rows_buffer_2_5_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_5_blue_fu_15163_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U100(
    .din0(rows_buffer_0_5_alpha_q0),
    .din1(rows_buffer_1_5_alpha_q0),
    .din2(rows_buffer_2_5_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_5_alpha_fu_15174_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U101(
    .din0(rows_buffer_0_6_red_q0),
    .din1(rows_buffer_1_6_red_q0),
    .din2(rows_buffer_2_6_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_6_red_fu_15185_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U102(
    .din0(rows_buffer_0_6_green_q0),
    .din1(rows_buffer_1_6_green_q0),
    .din2(rows_buffer_2_6_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_6_green_fu_15196_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U103(
    .din0(rows_buffer_0_6_blue_q0),
    .din1(rows_buffer_1_6_blue_q0),
    .din2(rows_buffer_2_6_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_6_blue_fu_15207_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U104(
    .din0(rows_buffer_0_6_alpha_q0),
    .din1(rows_buffer_1_6_alpha_q0),
    .din2(rows_buffer_2_6_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_6_alpha_fu_15218_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U105(
    .din0(rows_buffer_0_7_red_q0),
    .din1(rows_buffer_1_7_red_q0),
    .din2(rows_buffer_2_7_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_7_red_fu_15229_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U106(
    .din0(rows_buffer_0_7_green_q0),
    .din1(rows_buffer_1_7_green_q0),
    .din2(rows_buffer_2_7_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_7_green_fu_15240_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U107(
    .din0(rows_buffer_0_7_blue_q0),
    .din1(rows_buffer_1_7_blue_q0),
    .din2(rows_buffer_2_7_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_7_blue_fu_15251_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U108(
    .din0(rows_buffer_0_7_alpha_q0),
    .din1(rows_buffer_1_7_alpha_q0),
    .din2(rows_buffer_2_7_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_7_alpha_fu_15262_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U109(
    .din0(rows_buffer_0_8_red_q0),
    .din1(rows_buffer_1_8_red_q0),
    .din2(rows_buffer_2_8_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_8_red_fu_15273_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U110(
    .din0(rows_buffer_0_8_green_q0),
    .din1(rows_buffer_1_8_green_q0),
    .din2(rows_buffer_2_8_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_8_green_fu_15284_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U111(
    .din0(rows_buffer_0_8_blue_q0),
    .din1(rows_buffer_1_8_blue_q0),
    .din2(rows_buffer_2_8_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_8_blue_fu_15295_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U112(
    .din0(rows_buffer_0_8_alpha_q0),
    .din1(rows_buffer_1_8_alpha_q0),
    .din2(rows_buffer_2_8_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_8_alpha_fu_15306_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U113(
    .din0(rows_buffer_0_9_red_q0),
    .din1(rows_buffer_1_9_red_q0),
    .din2(rows_buffer_2_9_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_9_red_fu_15317_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U114(
    .din0(rows_buffer_0_9_green_q0),
    .din1(rows_buffer_1_9_green_q0),
    .din2(rows_buffer_2_9_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_9_green_fu_15328_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U115(
    .din0(rows_buffer_0_9_blue_q0),
    .din1(rows_buffer_1_9_blue_q0),
    .din2(rows_buffer_2_9_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_9_blue_fu_15339_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U116(
    .din0(rows_buffer_0_9_alpha_q0),
    .din1(rows_buffer_1_9_alpha_q0),
    .din2(rows_buffer_2_9_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_9_alpha_fu_15350_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U117(
    .din0(rows_buffer_0_10_red_q0),
    .din1(rows_buffer_1_10_red_q0),
    .din2(rows_buffer_2_10_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_10_red_fu_15361_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U118(
    .din0(rows_buffer_0_10_green_q0),
    .din1(rows_buffer_1_10_green_q0),
    .din2(rows_buffer_2_10_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_10_green_fu_15372_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U119(
    .din0(rows_buffer_0_10_blue_q0),
    .din1(rows_buffer_1_10_blue_q0),
    .din2(rows_buffer_2_10_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_10_blue_fu_15383_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U120(
    .din0(rows_buffer_0_10_alpha_q0),
    .din1(rows_buffer_1_10_alpha_q0),
    .din2(rows_buffer_2_10_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_10_alpha_fu_15394_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U121(
    .din0(rows_buffer_0_11_red_q0),
    .din1(rows_buffer_1_11_red_q0),
    .din2(rows_buffer_2_11_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_11_red_fu_15405_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U122(
    .din0(rows_buffer_0_11_green_q0),
    .din1(rows_buffer_1_11_green_q0),
    .din2(rows_buffer_2_11_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_11_green_fu_15416_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U123(
    .din0(rows_buffer_0_11_blue_q0),
    .din1(rows_buffer_1_11_blue_q0),
    .din2(rows_buffer_2_11_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_11_blue_fu_15427_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U124(
    .din0(rows_buffer_0_11_alpha_q0),
    .din1(rows_buffer_1_11_alpha_q0),
    .din2(rows_buffer_2_11_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_11_alpha_fu_15438_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U125(
    .din0(rows_buffer_0_12_red_q0),
    .din1(rows_buffer_1_12_red_q0),
    .din2(rows_buffer_2_12_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_12_red_fu_15449_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U126(
    .din0(rows_buffer_0_12_green_q0),
    .din1(rows_buffer_1_12_green_q0),
    .din2(rows_buffer_2_12_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_12_green_fu_15460_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U127(
    .din0(rows_buffer_0_12_blue_q0),
    .din1(rows_buffer_1_12_blue_q0),
    .din2(rows_buffer_2_12_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_12_blue_fu_15471_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U128(
    .din0(rows_buffer_0_12_alpha_q0),
    .din1(rows_buffer_1_12_alpha_q0),
    .din2(rows_buffer_2_12_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_12_alpha_fu_15482_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U129(
    .din0(rows_buffer_0_13_red_q0),
    .din1(rows_buffer_1_13_red_q0),
    .din2(rows_buffer_2_13_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_13_red_fu_15493_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U130(
    .din0(rows_buffer_0_13_green_q0),
    .din1(rows_buffer_1_13_green_q0),
    .din2(rows_buffer_2_13_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_13_green_fu_15504_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U131(
    .din0(rows_buffer_0_13_blue_q0),
    .din1(rows_buffer_1_13_blue_q0),
    .din2(rows_buffer_2_13_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_13_blue_fu_15515_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U132(
    .din0(rows_buffer_0_13_alpha_q0),
    .din1(rows_buffer_1_13_alpha_q0),
    .din2(rows_buffer_2_13_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_13_alpha_fu_15526_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U133(
    .din0(rows_buffer_0_14_red_q0),
    .din1(rows_buffer_1_14_red_q0),
    .din2(rows_buffer_2_14_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_14_red_fu_15537_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U134(
    .din0(rows_buffer_0_14_green_q0),
    .din1(rows_buffer_1_14_green_q0),
    .din2(rows_buffer_2_14_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_14_green_fu_15548_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U135(
    .din0(rows_buffer_0_14_blue_q0),
    .din1(rows_buffer_1_14_blue_q0),
    .din2(rows_buffer_2_14_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_14_blue_fu_15559_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U136(
    .din0(rows_buffer_0_14_alpha_q0),
    .din1(rows_buffer_1_14_alpha_q0),
    .din2(rows_buffer_2_14_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_14_alpha_fu_15570_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U137(
    .din0(rows_buffer_0_15_red_q0),
    .din1(rows_buffer_1_15_red_q0),
    .din2(rows_buffer_2_15_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_15_red_fu_15581_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U138(
    .din0(rows_buffer_0_15_green_q0),
    .din1(rows_buffer_1_15_green_q0),
    .din2(rows_buffer_2_15_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_15_green_fu_15592_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U139(
    .din0(rows_buffer_0_15_blue_q0),
    .din1(rows_buffer_1_15_blue_q0),
    .din2(rows_buffer_2_15_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_15_blue_fu_15603_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U140(
    .din0(rows_buffer_0_15_alpha_q0),
    .din1(rows_buffer_1_15_alpha_q0),
    .din2(rows_buffer_2_15_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(picture_chunk_1_15_alpha_fu_15614_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U141(
    .din0(cols_buffer_0_0_red_q0),
    .din1(cols_buffer_1_0_red_q0),
    .din2(cols_buffer_2_0_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_0_red_fu_15625_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U142(
    .din0(cols_buffer_0_0_green_q0),
    .din1(cols_buffer_1_0_green_q0),
    .din2(cols_buffer_2_0_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_0_green_fu_15636_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U143(
    .din0(cols_buffer_0_0_blue_q0),
    .din1(cols_buffer_1_0_blue_q0),
    .din2(cols_buffer_2_0_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_0_blue_fu_15647_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U144(
    .din0(cols_buffer_0_0_alpha_q0),
    .din1(cols_buffer_1_0_alpha_q0),
    .din2(cols_buffer_2_0_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_0_alpha_fu_15658_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U145(
    .din0(cols_buffer_0_1_red_q0),
    .din1(cols_buffer_1_1_red_q0),
    .din2(cols_buffer_2_1_red_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_1_red_fu_15669_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U146(
    .din0(cols_buffer_0_1_green_q0),
    .din1(cols_buffer_1_1_green_q0),
    .din2(cols_buffer_2_1_green_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_1_green_fu_15680_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U147(
    .din0(cols_buffer_0_1_blue_q0),
    .din1(cols_buffer_1_1_blue_q0),
    .din2(cols_buffer_2_1_blue_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_1_blue_fu_15691_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U148(
    .din0(cols_buffer_0_1_alpha_q0),
    .din1(cols_buffer_1_1_alpha_q0),
    .din2(cols_buffer_2_1_alpha_q0),
    .din3(tmp_38_reg_28617),
    .dout(old_cols_buffer_0_1_alpha_fu_15702_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U149(
    .din0(cols_buffer_0_0_red_q0),
    .din1(cols_buffer_1_0_red_q0),
    .din2(cols_buffer_2_0_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_0_red_fu_15713_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U150(
    .din0(cols_buffer_0_0_green_q0),
    .din1(cols_buffer_1_0_green_q0),
    .din2(cols_buffer_2_0_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_0_green_fu_15724_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U151(
    .din0(cols_buffer_0_0_blue_q0),
    .din1(cols_buffer_1_0_blue_q0),
    .din2(cols_buffer_2_0_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_0_blue_fu_15735_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U152(
    .din0(cols_buffer_0_0_alpha_q0),
    .din1(cols_buffer_1_0_alpha_q0),
    .din2(cols_buffer_2_0_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_0_alpha_fu_15746_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U153(
    .din0(cols_buffer_0_1_red_q0),
    .din1(cols_buffer_1_1_red_q0),
    .din2(cols_buffer_2_1_red_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_1_red_fu_15757_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U154(
    .din0(cols_buffer_0_1_green_q0),
    .din1(cols_buffer_1_1_green_q0),
    .din2(cols_buffer_2_1_green_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_1_green_fu_15768_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U155(
    .din0(cols_buffer_0_1_blue_q0),
    .din1(cols_buffer_1_1_blue_q0),
    .din2(cols_buffer_2_1_blue_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_1_blue_fu_15779_p5)
);

app_stencil_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
app_stencil_mux_32_8_1_1_U156(
    .din0(cols_buffer_0_1_alpha_q0),
    .din1(cols_buffer_1_1_alpha_q0),
    .din2(cols_buffer_2_1_alpha_q0),
    .din3(tmp_41_reg_29845),
    .dout(old_cols_buffer_1_1_alpha_fu_15790_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6973)) begin
        if (((empty_n_5_fu_11281_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_8408 <= reset_app_stencil_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_7041_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_8408 <= ap_phi_mux_reset_phi_fu_7041_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_8408 <= ap_phi_reg_pp0_iter0_reset_1_reg_8408;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_input_read_times_reg_6989 <= ap_phi_mux_app_input_read_times_be_phi_fu_9007_p4;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        app_input_read_times_reg_6989 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        finish_reading_stencil_points_reg_6977 <= ap_phi_mux_finish_reading_stencil_points_be_phi_fu_8994_p4;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        finish_reading_stencil_points_reg_6977 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        num_line_reg_7001 <= ap_phi_mux_num_line_be_phi_fu_9020_p4;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        num_line_reg_7001 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_0_alpha_be_reg_8431 <= ap_phi_mux_prev_points_input_data_alpha_14_3_phi_fu_7535_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_0_alpha_be_reg_8431 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_0_alpha_be_reg_8431 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_alpha_be_reg_8431;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_0_alpha_reg_7062 <= old_cols_buffer_2_0_alpha_be_reg_8431;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_0_alpha_reg_7062 <= prev_points_input_data_alpha_14_1_fu_11154_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_0_blue_be_reg_8457 <= ap_phi_mux_prev_points_input_data_blue_14_3_phi_fu_7573_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_0_blue_be_reg_8457 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_0_blue_be_reg_8457 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_blue_be_reg_8457;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_0_blue_reg_7088 <= old_cols_buffer_2_0_blue_be_reg_8457;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_0_blue_reg_7088 <= prev_points_input_data_blue_14_1_fu_11078_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_0_green_be_reg_8483 <= ap_phi_mux_prev_points_input_data_green_14_3_phi_fu_7611_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_0_green_be_reg_8483 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_0_green_be_reg_8483 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_green_be_reg_8483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_0_green_reg_7114 <= old_cols_buffer_2_0_green_be_reg_8483;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_0_green_reg_7114 <= prev_points_input_data_green_14_1_fu_11002_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_0_red_be_reg_8509 <= ap_phi_mux_prev_points_input_data_red_14_3_phi_fu_7649_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_0_red_be_reg_8509 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_0_red_be_reg_8509 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_red_be_reg_8509;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_0_red_reg_7140 <= old_cols_buffer_2_0_red_be_reg_8509;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_0_red_reg_7140 <= prev_points_input_data_red_14_1_fu_10926_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_1_alpha_be_reg_8418 <= ap_phi_mux_prev_points_input_data_alpha_15_3_phi_fu_7516_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_1_alpha_be_reg_8418 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_1_alpha_be_reg_8418 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_alpha_be_reg_8418;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_1_alpha_reg_7049 <= old_cols_buffer_2_1_alpha_be_reg_8418;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_1_alpha_reg_7049 <= prev_points_input_data_alpha_15_1_fu_11192_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_1_blue_be_reg_8444 <= ap_phi_mux_prev_points_input_data_blue_15_3_phi_fu_7554_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_1_blue_be_reg_8444 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_1_blue_be_reg_8444 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_blue_be_reg_8444;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_1_blue_reg_7075 <= old_cols_buffer_2_1_blue_be_reg_8444;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_1_blue_reg_7075 <= prev_points_input_data_blue_15_1_fu_11116_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_1_green_be_reg_8470 <= ap_phi_mux_prev_points_input_data_green_15_3_phi_fu_7592_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_1_green_be_reg_8470 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_1_green_be_reg_8470 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_green_be_reg_8470;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_1_green_reg_7101 <= old_cols_buffer_2_1_green_be_reg_8470;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_1_green_reg_7101 <= prev_points_input_data_green_15_1_fu_11040_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            old_cols_buffer_2_1_red_be_reg_8496 <= ap_phi_mux_prev_points_input_data_red_15_3_phi_fu_7630_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            old_cols_buffer_2_1_red_be_reg_8496 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            old_cols_buffer_2_1_red_be_reg_8496 <= ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_red_be_reg_8496;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        old_cols_buffer_2_1_red_reg_7127 <= old_cols_buffer_2_1_red_be_reg_8496;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        old_cols_buffer_2_1_red_reg_7127 <= prev_points_input_data_red_15_1_fu_10964_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1)))) begin
        reset_cnt_fu_1290 <= p_s_fu_14204_p3;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        reset_cnt_fu_1290 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_7037 <= ap_phi_mux_reset_be_phi_fu_9059_p4;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        reset_reg_7037 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_alpha_13_be_reg_8561 <= ap_phi_mux_stencil_alpha_1_2_5_phi_fu_7722_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_alpha_13_be_reg_8561 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_alpha_13_be_reg_8561 <= ap_phi_reg_pp0_iter1_stencil_2_2_alpha_13_be_reg_8561;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_alpha_13_reg_7183 <= stencil_2_2_alpha_13_be_reg_8561;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_alpha_13_reg_7183 <= stencil_alpha_1_2_2_reg_27725;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_alpha_15_be_reg_8574 <= ap_phi_mux_stencil_alpha_1_1_5_phi_fu_7740_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_alpha_15_be_reg_8574 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_alpha_15_be_reg_8574 <= ap_phi_reg_pp0_iter1_stencil_2_2_alpha_15_be_reg_8574;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_alpha_15_reg_7193 <= stencil_2_2_alpha_15_be_reg_8574;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_alpha_15_reg_7193 <= stencil_alpha_1_1_2_reg_27732;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_alpha_22_be_reg_8587 <= ap_phi_mux_stencil_alpha_1_0_5_phi_fu_7758_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_alpha_22_be_reg_8587 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_alpha_22_be_reg_8587 <= ap_phi_reg_pp0_iter1_stencil_2_2_alpha_22_be_reg_8587;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_alpha_22_reg_7203 <= stencil_2_2_alpha_22_be_reg_8587;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_alpha_22_reg_7203 <= stencil_alpha_1_0_2_reg_27739;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_alpha_28_be_reg_8613 <= ap_phi_mux_stencil_alpha_0_1_5_phi_fu_7794_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_alpha_28_be_reg_8613 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_alpha_28_be_reg_8613 <= ap_phi_reg_pp0_iter1_stencil_2_2_alpha_28_be_reg_8613;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_alpha_28_reg_7223 <= stencil_2_2_alpha_28_be_reg_8613;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_alpha_28_reg_7223 <= stencil_alpha_0_1_2_reg_27753;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_alpha_39_be_reg_8626 <= ap_phi_mux_stencil_alpha_0_0_5_phi_fu_7812_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_alpha_39_be_reg_8626 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_alpha_39_be_reg_8626 <= ap_phi_reg_pp0_iter1_stencil_2_2_alpha_39_be_reg_8626;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_alpha_39_reg_7233 <= stencil_2_2_alpha_39_be_reg_8626;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_alpha_39_reg_7233 <= stencil_alpha_0_0_2_reg_27760;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_alpha_41_reg_7173 <= stencil_2_2_alpha_51_be_reg_8548;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_alpha_41_reg_7173 <= stencil_alpha_2_0_2_reg_27718;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_alpha_51_be_reg_8548 <= ap_phi_mux_stencil_alpha_2_0_5_phi_fu_7704_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_alpha_51_be_reg_8548 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_alpha_51_be_reg_8548 <= ap_phi_reg_pp0_iter1_stencil_2_2_alpha_51_be_reg_8548;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_alpha_8_be_reg_8535 <= ap_phi_mux_stencil_alpha_2_1_5_phi_fu_7686_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_alpha_8_be_reg_8535 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_alpha_8_be_reg_8535 <= ap_phi_reg_pp0_iter1_stencil_2_2_alpha_8_be_reg_8535;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_alpha_8_reg_7163 <= stencil_2_2_alpha_8_be_reg_8535;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_alpha_8_reg_7163 <= stencil_alpha_2_1_2_reg_27711;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_blue_13_be_reg_8678 <= ap_phi_mux_stencil_blue_1_2_5_phi_fu_7884_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_blue_13_be_reg_8678 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_blue_13_be_reg_8678 <= ap_phi_reg_pp0_iter1_stencil_2_2_blue_13_be_reg_8678;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_blue_13_reg_7273 <= stencil_2_2_blue_13_be_reg_8678;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_blue_13_reg_7273 <= stencil_blue_1_2_2_reg_27662;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_blue_15_be_reg_8691 <= ap_phi_mux_stencil_blue_1_1_5_phi_fu_7902_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_blue_15_be_reg_8691 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_blue_15_be_reg_8691 <= ap_phi_reg_pp0_iter1_stencil_2_2_blue_15_be_reg_8691;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_blue_15_reg_7283 <= stencil_2_2_blue_15_be_reg_8691;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_blue_15_reg_7283 <= stencil_blue_1_1_2_reg_27669;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_blue_22_be_reg_8704 <= ap_phi_mux_stencil_blue_1_0_5_phi_fu_7920_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_blue_22_be_reg_8704 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_blue_22_be_reg_8704 <= ap_phi_reg_pp0_iter1_stencil_2_2_blue_22_be_reg_8704;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_blue_22_reg_7293 <= stencil_2_2_blue_22_be_reg_8704;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_blue_22_reg_7293 <= stencil_blue_1_0_2_reg_27676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_blue_28_be_reg_8730 <= ap_phi_mux_stencil_blue_0_1_5_phi_fu_7956_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_blue_28_be_reg_8730 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_blue_28_be_reg_8730 <= ap_phi_reg_pp0_iter1_stencil_2_2_blue_28_be_reg_8730;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_blue_28_reg_7313 <= stencil_2_2_blue_28_be_reg_8730;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_blue_28_reg_7313 <= stencil_blue_0_1_2_reg_27690;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_blue_39_be_reg_8743 <= ap_phi_mux_stencil_blue_0_0_5_phi_fu_7974_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_blue_39_be_reg_8743 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_blue_39_be_reg_8743 <= ap_phi_reg_pp0_iter1_stencil_2_2_blue_39_be_reg_8743;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_blue_39_reg_7323 <= stencil_2_2_blue_39_be_reg_8743;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_blue_39_reg_7323 <= stencil_blue_0_0_2_reg_27697;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_blue_41_reg_7263 <= stencil_2_2_blue_51_be_reg_8665;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_blue_41_reg_7263 <= stencil_blue_2_0_2_reg_27655;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_blue_51_be_reg_8665 <= ap_phi_mux_stencil_blue_2_0_5_phi_fu_7866_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_blue_51_be_reg_8665 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_blue_51_be_reg_8665 <= ap_phi_reg_pp0_iter1_stencil_2_2_blue_51_be_reg_8665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_blue_8_be_reg_8652 <= ap_phi_mux_stencil_blue_2_1_5_phi_fu_7848_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_blue_8_be_reg_8652 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_blue_8_be_reg_8652 <= ap_phi_reg_pp0_iter1_stencil_2_2_blue_8_be_reg_8652;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_blue_8_reg_7253 <= stencil_2_2_blue_8_be_reg_8652;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_blue_8_reg_7253 <= stencil_blue_2_1_2_reg_27648;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_green_13_be_reg_8795 <= ap_phi_mux_stencil_green_1_2_5_phi_fu_8046_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_green_13_be_reg_8795 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_green_13_be_reg_8795 <= ap_phi_reg_pp0_iter1_stencil_2_2_green_13_be_reg_8795;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_green_13_reg_7363 <= stencil_2_2_green_13_be_reg_8795;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_green_13_reg_7363 <= stencil_green_1_2_2_reg_27599;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_green_15_be_reg_8808 <= ap_phi_mux_stencil_green_1_1_5_phi_fu_8064_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_green_15_be_reg_8808 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_green_15_be_reg_8808 <= ap_phi_reg_pp0_iter1_stencil_2_2_green_15_be_reg_8808;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_green_15_reg_7373 <= stencil_2_2_green_15_be_reg_8808;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_green_15_reg_7373 <= stencil_green_1_1_2_reg_27606;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_green_22_be_reg_8821 <= ap_phi_mux_stencil_green_1_0_5_phi_fu_8082_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_green_22_be_reg_8821 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_green_22_be_reg_8821 <= ap_phi_reg_pp0_iter1_stencil_2_2_green_22_be_reg_8821;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_green_22_reg_7383 <= stencil_2_2_green_22_be_reg_8821;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_green_22_reg_7383 <= stencil_green_1_0_2_reg_27613;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_green_28_be_reg_8847 <= ap_phi_mux_stencil_green_0_1_5_phi_fu_8118_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_green_28_be_reg_8847 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_green_28_be_reg_8847 <= ap_phi_reg_pp0_iter1_stencil_2_2_green_28_be_reg_8847;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_green_28_reg_7403 <= stencil_2_2_green_28_be_reg_8847;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_green_28_reg_7403 <= stencil_green_0_1_2_reg_27627;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_green_39_be_reg_8860 <= ap_phi_mux_stencil_green_0_0_5_phi_fu_8136_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_green_39_be_reg_8860 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_green_39_be_reg_8860 <= ap_phi_reg_pp0_iter1_stencil_2_2_green_39_be_reg_8860;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_green_39_reg_7413 <= stencil_2_2_green_39_be_reg_8860;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_green_39_reg_7413 <= stencil_green_0_0_2_reg_27634;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_green_41_reg_7353 <= stencil_2_2_green_51_be_reg_8782;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_green_41_reg_7353 <= stencil_green_2_0_2_reg_27592;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_green_51_be_reg_8782 <= ap_phi_mux_stencil_green_2_0_5_phi_fu_8028_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_green_51_be_reg_8782 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_green_51_be_reg_8782 <= ap_phi_reg_pp0_iter1_stencil_2_2_green_51_be_reg_8782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_green_8_be_reg_8769 <= ap_phi_mux_stencil_green_2_1_5_phi_fu_8010_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_green_8_be_reg_8769 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_green_8_be_reg_8769 <= ap_phi_reg_pp0_iter1_stencil_2_2_green_8_be_reg_8769;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_green_8_reg_7343 <= stencil_2_2_green_8_be_reg_8769;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_green_8_reg_7343 <= stencil_green_2_1_2_reg_27585;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_red_13_be_reg_8912 <= ap_phi_mux_stencil_red_1_2_5_phi_fu_8208_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_red_13_be_reg_8912 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_red_13_be_reg_8912 <= ap_phi_reg_pp0_iter1_stencil_2_2_red_13_be_reg_8912;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_red_13_reg_7453 <= stencil_2_2_red_13_be_reg_8912;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_red_13_reg_7453 <= stencil_red_1_2_2_reg_27536;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_red_15_be_reg_8925 <= ap_phi_mux_stencil_red_1_1_5_phi_fu_8226_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_red_15_be_reg_8925 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_red_15_be_reg_8925 <= ap_phi_reg_pp0_iter1_stencil_2_2_red_15_be_reg_8925;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_red_15_reg_7463 <= stencil_2_2_red_15_be_reg_8925;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_red_15_reg_7463 <= stencil_red_1_1_2_reg_27543;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_red_22_be_reg_8938 <= ap_phi_mux_stencil_red_1_0_5_phi_fu_8244_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_red_22_be_reg_8938 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_red_22_be_reg_8938 <= ap_phi_reg_pp0_iter1_stencil_2_2_red_22_be_reg_8938;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_red_22_reg_7473 <= stencil_2_2_red_22_be_reg_8938;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_red_22_reg_7473 <= stencil_red_1_0_2_reg_27550;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_red_28_be_reg_8964 <= ap_phi_mux_stencil_red_0_1_5_phi_fu_8280_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_red_28_be_reg_8964 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_red_28_be_reg_8964 <= ap_phi_reg_pp0_iter1_stencil_2_2_red_28_be_reg_8964;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_red_28_reg_7493 <= stencil_2_2_red_28_be_reg_8964;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_red_28_reg_7493 <= stencil_red_0_1_2_reg_27564;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_red_39_be_reg_8977 <= ap_phi_mux_stencil_red_0_0_5_phi_fu_8298_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_red_39_be_reg_8977 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_red_39_be_reg_8977 <= ap_phi_reg_pp0_iter1_stencil_2_2_red_39_be_reg_8977;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_red_39_reg_7503 <= stencil_2_2_red_39_be_reg_8977;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_red_39_reg_7503 <= stencil_red_0_0_2_reg_27571;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_red_41_reg_7443 <= stencil_2_2_red_51_be_reg_8899;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_red_41_reg_7443 <= stencil_red_2_0_2_reg_27529;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_red_51_be_reg_8899 <= ap_phi_mux_stencil_red_2_0_5_phi_fu_8190_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_red_51_be_reg_8899 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_red_51_be_reg_8899 <= ap_phi_reg_pp0_iter1_stencil_2_2_red_51_be_reg_8899;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_2_2_red_8_be_reg_8886 <= ap_phi_mux_stencil_red_2_1_5_phi_fu_8172_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_2_2_red_8_be_reg_8886 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_2_2_red_8_be_reg_8886 <= ap_phi_reg_pp0_iter1_stencil_2_2_red_8_be_reg_8886;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_2_2_red_8_reg_7433 <= stencil_2_2_red_8_be_reg_8886;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_2_2_red_8_reg_7433 <= stencil_red_2_1_2_reg_27522;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_0_0_1_reg_6605 <= stencil_alpha_0_0_2_fu_10586_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_0_0_1_reg_6605 <= stencil_alpha_reg_6177;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_0_1_1_reg_6595 <= stencil_alpha_0_1_2_fu_10562_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_0_1_1_reg_6595 <= stencil_alpha_0_1_reg_6165;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_0_2_1_reg_6585 <= stencil_alpha_0_2_2_fu_10506_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_0_2_1_reg_6585 <= stencil_alpha_0_2_reg_6153;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_alpha_0_2_3_be_reg_8600 <= ap_phi_mux_stencil_alpha_0_2_5_phi_fu_7776_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_alpha_0_2_3_be_reg_8600 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_alpha_0_2_3_be_reg_8600 <= ap_phi_reg_pp0_iter1_stencil_alpha_0_2_3_be_reg_8600;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_alpha_0_2_3_reg_7213 <= stencil_alpha_0_2_3_be_reg_8600;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_alpha_0_2_3_reg_7213 <= stencil_alpha_0_2_2_reg_27746;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_1_0_1_reg_6575 <= stencil_alpha_1_0_2_fu_10442_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_1_0_1_reg_6575 <= stencil_alpha_1_reg_6141;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_1_1_1_reg_6565 <= stencil_alpha_1_1_2_fu_10426_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_1_1_1_reg_6565 <= stencil_alpha_1_1_reg_6129;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_1_2_1_reg_6555 <= stencil_alpha_1_2_2_fu_10386_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_1_2_1_reg_6555 <= stencil_alpha_1_2_reg_6117;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_2_0_1_reg_6545 <= stencil_alpha_2_0_2_fu_10338_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_2_0_1_reg_6545 <= stencil_alpha_2_reg_6105;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_2_1_1_reg_6535 <= stencil_alpha_2_1_2_fu_10330_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_2_1_1_reg_6535 <= stencil_alpha_2_1_reg_6093;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_2_2_1_reg_6525 <= stencil_alpha_2_2_2_fu_10298_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_alpha_2_2_1_reg_6525 <= stencil_alpha_2_2_reg_6081;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_alpha_2_2_3_be_reg_8522 <= ap_phi_mux_stencil_alpha_2_2_5_phi_fu_7668_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_alpha_2_2_3_be_reg_8522 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_alpha_2_2_3_be_reg_8522 <= ap_phi_reg_pp0_iter1_stencil_alpha_2_2_3_be_reg_8522;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_alpha_2_2_3_reg_7153 <= stencil_alpha_2_2_3_be_reg_8522;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_alpha_2_2_3_reg_7153 <= stencil_alpha_2_2_2_reg_27704;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_0_0_1_reg_6695 <= stencil_blue_0_0_2_fu_10234_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_0_0_1_reg_6695 <= stencil_blue_reg_6285;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_0_1_1_reg_6685 <= stencil_blue_0_1_2_fu_10210_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_0_1_1_reg_6685 <= stencil_blue_0_1_reg_6273;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_0_2_1_reg_6675 <= stencil_blue_0_2_2_fu_10154_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_0_2_1_reg_6675 <= stencil_blue_0_2_reg_6261;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_blue_0_2_3_be_reg_8717 <= ap_phi_mux_stencil_blue_0_2_5_phi_fu_7938_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_blue_0_2_3_be_reg_8717 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_blue_0_2_3_be_reg_8717 <= ap_phi_reg_pp0_iter1_stencil_blue_0_2_3_be_reg_8717;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_blue_0_2_3_reg_7303 <= stencil_blue_0_2_3_be_reg_8717;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_blue_0_2_3_reg_7303 <= stencil_blue_0_2_2_reg_27683;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_1_0_1_reg_6665 <= stencil_blue_1_0_2_fu_10090_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_1_0_1_reg_6665 <= stencil_blue_1_reg_6249;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_1_1_1_reg_6655 <= stencil_blue_1_1_2_fu_10074_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_1_1_1_reg_6655 <= stencil_blue_1_1_reg_6237;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_1_2_1_reg_6645 <= stencil_blue_1_2_2_fu_10034_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_1_2_1_reg_6645 <= stencil_blue_1_2_reg_6225;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_2_0_1_reg_6635 <= stencil_blue_2_0_2_fu_9986_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_2_0_1_reg_6635 <= stencil_blue_2_reg_6213;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_2_1_1_reg_6625 <= stencil_blue_2_1_2_fu_9978_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_2_1_1_reg_6625 <= stencil_blue_2_1_reg_6201;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_blue_2_2_1_reg_6615 <= stencil_blue_2_2_2_fu_9946_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_blue_2_2_1_reg_6615 <= stencil_blue_2_2_reg_6189;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_blue_2_2_3_be_reg_8639 <= ap_phi_mux_stencil_blue_2_2_5_phi_fu_7830_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_blue_2_2_3_be_reg_8639 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_blue_2_2_3_be_reg_8639 <= ap_phi_reg_pp0_iter1_stencil_blue_2_2_3_be_reg_8639;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_blue_2_2_3_reg_7243 <= stencil_blue_2_2_3_be_reg_8639;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_blue_2_2_3_reg_7243 <= stencil_blue_2_2_2_reg_27641;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_0_0_1_reg_6785 <= stencil_green_0_0_2_fu_9882_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_0_0_1_reg_6785 <= stencil_green_reg_6393;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_0_1_1_reg_6775 <= stencil_green_0_1_2_fu_9858_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_0_1_1_reg_6775 <= stencil_green_0_1_reg_6381;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_0_2_1_reg_6765 <= stencil_green_0_2_2_fu_9802_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_0_2_1_reg_6765 <= stencil_green_0_2_reg_6369;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_green_0_2_3_be_reg_8834 <= ap_phi_mux_stencil_green_0_2_5_phi_fu_8100_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_green_0_2_3_be_reg_8834 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_green_0_2_3_be_reg_8834 <= ap_phi_reg_pp0_iter1_stencil_green_0_2_3_be_reg_8834;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_green_0_2_3_reg_7393 <= stencil_green_0_2_3_be_reg_8834;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_green_0_2_3_reg_7393 <= stencil_green_0_2_2_reg_27620;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_1_0_1_reg_6755 <= stencil_green_1_0_2_fu_9738_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_1_0_1_reg_6755 <= stencil_green_1_reg_6357;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_1_1_1_reg_6745 <= stencil_green_1_1_2_fu_9722_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_1_1_1_reg_6745 <= stencil_green_1_1_reg_6345;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_1_2_1_reg_6735 <= stencil_green_1_2_2_fu_9682_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_1_2_1_reg_6735 <= stencil_green_1_2_reg_6333;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_2_0_1_reg_6725 <= stencil_green_2_0_2_fu_9634_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_2_0_1_reg_6725 <= stencil_green_2_reg_6321;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_2_1_1_reg_6715 <= stencil_green_2_1_2_fu_9626_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_2_1_1_reg_6715 <= stencil_green_2_1_reg_6309;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_green_2_2_1_reg_6705 <= stencil_green_2_2_2_fu_9594_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_green_2_2_1_reg_6705 <= stencil_green_2_2_reg_6297;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_green_2_2_3_be_reg_8756 <= ap_phi_mux_stencil_green_2_2_5_phi_fu_7992_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_green_2_2_3_be_reg_8756 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_green_2_2_3_be_reg_8756 <= ap_phi_reg_pp0_iter1_stencil_green_2_2_3_be_reg_8756;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_green_2_2_3_reg_7333 <= stencil_green_2_2_3_be_reg_8756;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_green_2_2_3_reg_7333 <= stencil_green_2_2_2_reg_27578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_height_idx_reg_7013 <= ap_phi_mux_stencil_height_idx_be_phi_fu_9033_p4;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_height_idx_reg_7013 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_0_0_1_reg_6875 <= stencil_red_0_0_2_fu_9530_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_0_0_1_reg_6875 <= stencil_red_reg_6501;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_0_1_1_reg_6865 <= stencil_red_0_1_2_fu_9506_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_0_1_1_reg_6865 <= stencil_red_0_1_reg_6489;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_0_2_1_reg_6855 <= stencil_red_0_2_2_fu_9450_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_0_2_1_reg_6855 <= stencil_red_0_2_reg_6477;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_red_0_2_3_be_reg_8951 <= ap_phi_mux_stencil_red_0_2_5_phi_fu_8262_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_red_0_2_3_be_reg_8951 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_red_0_2_3_be_reg_8951 <= ap_phi_reg_pp0_iter1_stencil_red_0_2_3_be_reg_8951;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_red_0_2_3_reg_7483 <= stencil_red_0_2_3_be_reg_8951;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_red_0_2_3_reg_7483 <= stencil_red_0_2_2_reg_27557;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_1_0_1_reg_6845 <= stencil_red_1_0_2_fu_9386_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_1_0_1_reg_6845 <= stencil_red_1_reg_6465;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_1_1_1_reg_6835 <= stencil_red_1_1_2_fu_9370_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_1_1_1_reg_6835 <= stencil_red_1_1_reg_6453;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_1_2_1_reg_6825 <= stencil_red_1_2_2_fu_9330_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_1_2_1_reg_6825 <= stencil_red_1_2_reg_6441;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_2_0_1_reg_6815 <= stencil_red_2_0_2_fu_9282_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_2_0_1_reg_6815 <= stencil_red_2_reg_6429;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_2_1_1_reg_6805 <= stencil_red_2_1_2_fu_9274_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_2_1_1_reg_6805 <= stencil_red_2_1_reg_6417;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_red_2_2_1_reg_6795 <= stencil_red_2_2_2_fu_9242_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stencil_red_2_2_1_reg_6795 <= stencil_red_2_2_reg_6405;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_6728)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            stencil_red_2_2_3_be_reg_8873 <= ap_phi_mux_stencil_red_2_2_5_phi_fu_8154_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            stencil_red_2_2_3_be_reg_8873 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stencil_red_2_2_3_be_reg_8873 <= ap_phi_reg_pp0_iter1_stencil_red_2_2_3_be_reg_8873;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_red_2_2_3_reg_7423 <= stencil_red_2_2_3_be_reg_8873;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_red_2_2_3_reg_7423 <= stencil_red_2_2_2_reg_27515;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stencil_width_idx_reg_7025 <= ap_phi_mux_stencil_width_idx_be_phi_fu_9046_p4;
    end else if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        stencil_width_idx_reg_7025 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd15)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd14)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd13)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd12)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd11)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd10)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd9)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd8)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd7)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd6)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd5)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd4)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd3)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd2)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd1)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd0))))) begin
        tmp_15_reg_6931 <= 2'd0;
    end else if (((tmp_22_fu_10884_p2 == 1'd1) & (tmp_17_reg_6943 == 1'd1) & (tmp_24_fu_10890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_15_reg_6931 <= tmp_16_reg_27797;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_fu_10884_p2 == 1'd1) & (tmp_17_reg_6943 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_17_reg_6943 <= tmp_18_reg_27802;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_17_reg_6943 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_fu_10884_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_19_reg_6955 <= tmp_20_fu_10850_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_19_reg_6955 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_fu_10884_p2 == 1'd1) & (tmp_17_reg_6943 == 1'd1) & (tmp_24_fu_10890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_25_reg_6966 <= 4'd0;
    end else if (((tmp_27_fu_11230_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_25_reg_6966 <= tmp_26_fu_10920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_3_reg_6885 <= tmp_4_fu_9103_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_3_reg_6885 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_fu_10820_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_5_reg_6920 <= tmp_10_fu_10618_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_5_reg_6920 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd1) & (tmp_7_fu_10600_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_8_reg_6896 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd15)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd14)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd13)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd12)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd11)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd10)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd9)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd8)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd7)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd6)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd5)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd4)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd3)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd2)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd1)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd0))))) begin
        tmp_8_reg_6896 <= tmp_9_reg_27773;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd1) & (tmp_7_fu_10600_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_reg_6513 <= tmp_1_reg_27486;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_reg_6513 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd15)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd14)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd13)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd12)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd11)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd10)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd9)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd8)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd7)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd6)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd5)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd4)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd3)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd2)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd1)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd0))))) begin
        tmp_s_reg_6908 <= tmp_2_reg_27778;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_s_reg_6908 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_3_reg_28009 <= empty_n_3_reg_28009;
        ap_reg_pp0_iter1_empty_n_5_reg_27922 <= empty_n_5_reg_27922;
        ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 <= finish_reading_stencil_points_reg_6977;
        ap_reg_pp0_iter1_reset_reg_7037 <= reset_reg_7037;
        ap_reg_pp0_iter1_tmp_eop_reg_28086 <= tmp_eop_reg_28086;
        ap_reg_pp0_iter1_tmp_len_reg_28081 <= tmp_len_reg_28081;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_empty_n_3_reg_28009 <= ap_reg_pp0_iter1_empty_n_3_reg_28009;
        ap_reg_pp0_iter2_empty_n_5_reg_27922 <= ap_reg_pp0_iter1_empty_n_5_reg_27922;
        ap_reg_pp0_iter2_finish_reading_stencil_points_reg_6977 <= ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977;
        ap_reg_pp0_iter2_reset_reg_7037 <= ap_reg_pp0_iter1_reset_reg_7037;
        ap_reg_pp0_iter2_tmp_eop_reg_28086 <= ap_reg_pp0_iter1_tmp_eop_reg_28086;
        ap_reg_pp0_iter2_tmp_len_reg_28081 <= ap_reg_pp0_iter1_tmp_len_reg_28081;
        ap_reg_pp0_iter3_empty_n_3_reg_28009 <= ap_reg_pp0_iter2_empty_n_3_reg_28009;
        ap_reg_pp0_iter3_empty_n_5_reg_27922 <= ap_reg_pp0_iter2_empty_n_5_reg_27922;
        ap_reg_pp0_iter3_finish_reading_stencil_points_reg_6977 <= ap_reg_pp0_iter2_finish_reading_stencil_points_reg_6977;
        ap_reg_pp0_iter3_reset_reg_7037 <= ap_reg_pp0_iter2_reset_reg_7037;
        ap_reg_pp0_iter3_tmp_eop_reg_28086 <= ap_reg_pp0_iter2_tmp_eop_reg_28086;
        ap_reg_pp0_iter3_tmp_len_reg_28081 <= ap_reg_pp0_iter2_tmp_len_reg_28081;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_3_fu_11373_p1 == 1'd1) & (ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (empty_n_5_fu_11281_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_input_read_times_1_reg_28091 <= app_input_read_times_1_fu_11421_p3;
        num_line_2_reg_28096 <= num_line_2_fu_11429_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_alpha_addr_1_reg_29979 <= tmp_31_fu_13556_p1;
        cols_buffer_0_0_blue_addr_1_reg_29961 <= tmp_31_fu_13556_p1;
        cols_buffer_0_0_green_addr_1_reg_29943 <= tmp_31_fu_13556_p1;
        cols_buffer_0_0_red_addr_1_reg_29925 <= tmp_31_fu_13556_p1;
        cols_buffer_0_1_alpha_addr_1_reg_30051 <= tmp_31_fu_13556_p1;
        cols_buffer_0_1_blue_addr_1_reg_30033 <= tmp_31_fu_13556_p1;
        cols_buffer_0_1_green_addr_1_reg_30015 <= tmp_31_fu_13556_p1;
        cols_buffer_0_1_red_addr_1_reg_29997 <= tmp_31_fu_13556_p1;
        cols_buffer_1_0_alpha_addr_1_reg_29985 <= tmp_31_fu_13556_p1;
        cols_buffer_1_0_blue_addr_1_reg_29967 <= tmp_31_fu_13556_p1;
        cols_buffer_1_0_green_addr_1_reg_29949 <= tmp_31_fu_13556_p1;
        cols_buffer_1_0_red_addr_1_reg_29931 <= tmp_31_fu_13556_p1;
        cols_buffer_1_1_alpha_addr_1_reg_30057 <= tmp_31_fu_13556_p1;
        cols_buffer_1_1_blue_addr_1_reg_30039 <= tmp_31_fu_13556_p1;
        cols_buffer_1_1_green_addr_1_reg_30021 <= tmp_31_fu_13556_p1;
        cols_buffer_1_1_red_addr_1_reg_30003 <= tmp_31_fu_13556_p1;
        cols_buffer_2_0_alpha_addr_1_reg_29991 <= tmp_31_fu_13556_p1;
        cols_buffer_2_0_blue_addr_1_reg_29973 <= tmp_31_fu_13556_p1;
        cols_buffer_2_0_green_addr_1_reg_29955 <= tmp_31_fu_13556_p1;
        cols_buffer_2_0_red_addr_1_reg_29937 <= tmp_31_fu_13556_p1;
        cols_buffer_2_1_alpha_addr_1_reg_30063 <= tmp_31_fu_13556_p1;
        cols_buffer_2_1_blue_addr_1_reg_30045 <= tmp_31_fu_13556_p1;
        cols_buffer_2_1_green_addr_1_reg_30027 <= tmp_31_fu_13556_p1;
        cols_buffer_2_1_red_addr_1_reg_30009 <= tmp_31_fu_13556_p1;
        picture_chunk_2_0_alpha_reg_28129 <= picture_chunk_2_0_alpha_fu_13001_p1;
        picture_chunk_2_0_blue_reg_28121 <= {{tmp_data_V_1_reg_28013[15:8]}};
        picture_chunk_2_0_green_reg_28113 <= {{tmp_data_V_1_reg_28013[23:16]}};
        picture_chunk_2_0_red_reg_28105 <= {{tmp_data_V_1_reg_28013[31:24]}};
        picture_chunk_2_10_alpha_reg_28449 <= {{tmp_data_V_1_reg_28013[327:320]}};
        picture_chunk_2_10_blue_reg_28441 <= {{tmp_data_V_1_reg_28013[335:328]}};
        picture_chunk_2_10_green_reg_28433 <= {{tmp_data_V_1_reg_28013[343:336]}};
        picture_chunk_2_10_red_reg_28425 <= {{tmp_data_V_1_reg_28013[351:344]}};
        picture_chunk_2_11_alpha_reg_28481 <= {{tmp_data_V_1_reg_28013[359:352]}};
        picture_chunk_2_11_blue_reg_28473 <= {{tmp_data_V_1_reg_28013[367:360]}};
        picture_chunk_2_11_green_reg_28465 <= {{tmp_data_V_1_reg_28013[375:368]}};
        picture_chunk_2_11_red_reg_28457 <= {{tmp_data_V_1_reg_28013[383:376]}};
        picture_chunk_2_12_alpha_reg_28513 <= {{tmp_data_V_1_reg_28013[391:384]}};
        picture_chunk_2_12_blue_reg_28505 <= {{tmp_data_V_1_reg_28013[399:392]}};
        picture_chunk_2_12_green_reg_28497 <= {{tmp_data_V_1_reg_28013[407:400]}};
        picture_chunk_2_12_red_reg_28489 <= {{tmp_data_V_1_reg_28013[415:408]}};
        picture_chunk_2_13_alpha_reg_28545 <= {{tmp_data_V_1_reg_28013[423:416]}};
        picture_chunk_2_13_blue_reg_28537 <= {{tmp_data_V_1_reg_28013[431:424]}};
        picture_chunk_2_13_green_reg_28529 <= {{tmp_data_V_1_reg_28013[439:432]}};
        picture_chunk_2_13_red_reg_28521 <= {{tmp_data_V_1_reg_28013[447:440]}};
        picture_chunk_2_1_alpha_reg_28161 <= {{tmp_data_V_1_reg_28013[39:32]}};
        picture_chunk_2_1_blue_reg_28153 <= {{tmp_data_V_1_reg_28013[47:40]}};
        picture_chunk_2_1_green_reg_28145 <= {{tmp_data_V_1_reg_28013[55:48]}};
        picture_chunk_2_1_red_reg_28137 <= {{tmp_data_V_1_reg_28013[63:56]}};
        picture_chunk_2_2_alpha_reg_28193 <= {{tmp_data_V_1_reg_28013[71:64]}};
        picture_chunk_2_2_blue_reg_28185 <= {{tmp_data_V_1_reg_28013[79:72]}};
        picture_chunk_2_2_green_reg_28177 <= {{tmp_data_V_1_reg_28013[87:80]}};
        picture_chunk_2_2_red_reg_28169 <= {{tmp_data_V_1_reg_28013[95:88]}};
        picture_chunk_2_3_alpha_reg_28225 <= {{tmp_data_V_1_reg_28013[103:96]}};
        picture_chunk_2_3_blue_reg_28217 <= {{tmp_data_V_1_reg_28013[111:104]}};
        picture_chunk_2_3_green_reg_28209 <= {{tmp_data_V_1_reg_28013[119:112]}};
        picture_chunk_2_3_red_reg_28201 <= {{tmp_data_V_1_reg_28013[127:120]}};
        picture_chunk_2_4_alpha_reg_28257 <= {{tmp_data_V_1_reg_28013[135:128]}};
        picture_chunk_2_4_blue_reg_28249 <= {{tmp_data_V_1_reg_28013[143:136]}};
        picture_chunk_2_4_green_reg_28241 <= {{tmp_data_V_1_reg_28013[151:144]}};
        picture_chunk_2_4_red_reg_28233 <= {{tmp_data_V_1_reg_28013[159:152]}};
        picture_chunk_2_5_alpha_reg_28289 <= {{tmp_data_V_1_reg_28013[167:160]}};
        picture_chunk_2_5_blue_reg_28281 <= {{tmp_data_V_1_reg_28013[175:168]}};
        picture_chunk_2_5_green_reg_28273 <= {{tmp_data_V_1_reg_28013[183:176]}};
        picture_chunk_2_5_red_reg_28265 <= {{tmp_data_V_1_reg_28013[191:184]}};
        picture_chunk_2_6_alpha_reg_28321 <= {{tmp_data_V_1_reg_28013[199:192]}};
        picture_chunk_2_6_blue_reg_28313 <= {{tmp_data_V_1_reg_28013[207:200]}};
        picture_chunk_2_6_green_reg_28305 <= {{tmp_data_V_1_reg_28013[215:208]}};
        picture_chunk_2_6_red_reg_28297 <= {{tmp_data_V_1_reg_28013[223:216]}};
        picture_chunk_2_7_alpha_reg_28353 <= {{tmp_data_V_1_reg_28013[231:224]}};
        picture_chunk_2_7_blue_reg_28345 <= {{tmp_data_V_1_reg_28013[239:232]}};
        picture_chunk_2_7_green_reg_28337 <= {{tmp_data_V_1_reg_28013[247:240]}};
        picture_chunk_2_7_red_reg_28329 <= {{tmp_data_V_1_reg_28013[255:248]}};
        picture_chunk_2_8_alpha_reg_28385 <= {{tmp_data_V_1_reg_28013[263:256]}};
        picture_chunk_2_8_blue_reg_28377 <= {{tmp_data_V_1_reg_28013[271:264]}};
        picture_chunk_2_8_green_reg_28369 <= {{tmp_data_V_1_reg_28013[279:272]}};
        picture_chunk_2_8_red_reg_28361 <= {{tmp_data_V_1_reg_28013[287:280]}};
        picture_chunk_2_9_alpha_reg_28417 <= {{tmp_data_V_1_reg_28013[295:288]}};
        picture_chunk_2_9_blue_reg_28409 <= {{tmp_data_V_1_reg_28013[303:296]}};
        picture_chunk_2_9_green_reg_28401 <= {{tmp_data_V_1_reg_28013[311:304]}};
        picture_chunk_2_9_red_reg_28393 <= {{tmp_data_V_1_reg_28013[319:312]}};
        points_input_data_14_alpha_reg_28577 <= {{tmp_data_V_1_reg_28013[455:448]}};
        points_input_data_14_blue_reg_28569 <= {{tmp_data_V_1_reg_28013[463:456]}};
        points_input_data_14_green_reg_28561 <= {{tmp_data_V_1_reg_28013[471:464]}};
        points_input_data_14_red_reg_28553 <= {{tmp_data_V_1_reg_28013[479:472]}};
        points_input_data_15_alpha_reg_28609 <= {{tmp_data_V_1_reg_28013[487:480]}};
        points_input_data_15_blue_reg_28601 <= {{tmp_data_V_1_reg_28013[495:488]}};
        points_input_data_15_green_reg_28593 <= {{tmp_data_V_1_reg_28013[503:496]}};
        points_input_data_15_red_reg_28585 <= {{tmp_data_V_1_reg_28013[511:504]}};
        rows_buffer_0_0_alpha_addr_1_reg_28747 <= tmp_31_fu_13556_p1;
        rows_buffer_0_0_blue_addr_1_reg_28729 <= tmp_31_fu_13556_p1;
        rows_buffer_0_0_green_addr_1_reg_28711 <= tmp_31_fu_13556_p1;
        rows_buffer_0_0_red_addr_1_reg_28693 <= tmp_31_fu_13556_p1;
        rows_buffer_0_10_alpha_addr_1_reg_29467 <= tmp_31_fu_13556_p1;
        rows_buffer_0_10_blue_addr_1_reg_29449 <= tmp_31_fu_13556_p1;
        rows_buffer_0_10_green_addr_1_reg_29431 <= tmp_31_fu_13556_p1;
        rows_buffer_0_10_red_addr_1_reg_29413 <= tmp_31_fu_13556_p1;
        rows_buffer_0_11_alpha_addr_1_reg_29539 <= tmp_31_fu_13556_p1;
        rows_buffer_0_11_blue_addr_1_reg_29521 <= tmp_31_fu_13556_p1;
        rows_buffer_0_11_green_addr_1_reg_29503 <= tmp_31_fu_13556_p1;
        rows_buffer_0_11_red_addr_1_reg_29485 <= tmp_31_fu_13556_p1;
        rows_buffer_0_12_alpha_addr_1_reg_29611 <= tmp_31_fu_13556_p1;
        rows_buffer_0_12_blue_addr_1_reg_29593 <= tmp_31_fu_13556_p1;
        rows_buffer_0_12_green_addr_1_reg_29575 <= tmp_31_fu_13556_p1;
        rows_buffer_0_12_red_addr_1_reg_29557 <= tmp_31_fu_13556_p1;
        rows_buffer_0_13_alpha_addr_1_reg_29683 <= tmp_31_fu_13556_p1;
        rows_buffer_0_13_blue_addr_1_reg_29665 <= tmp_31_fu_13556_p1;
        rows_buffer_0_13_green_addr_1_reg_29647 <= tmp_31_fu_13556_p1;
        rows_buffer_0_13_red_addr_1_reg_29629 <= tmp_31_fu_13556_p1;
        rows_buffer_0_14_alpha_addr_1_reg_29755 <= tmp_31_fu_13556_p1;
        rows_buffer_0_14_blue_addr_1_reg_29737 <= tmp_31_fu_13556_p1;
        rows_buffer_0_14_green_addr_1_reg_29719 <= tmp_31_fu_13556_p1;
        rows_buffer_0_14_red_addr_1_reg_29701 <= tmp_31_fu_13556_p1;
        rows_buffer_0_15_alpha_addr_1_reg_29827 <= tmp_31_fu_13556_p1;
        rows_buffer_0_15_blue_addr_1_reg_29809 <= tmp_31_fu_13556_p1;
        rows_buffer_0_15_green_addr_1_reg_29791 <= tmp_31_fu_13556_p1;
        rows_buffer_0_15_red_addr_1_reg_29773 <= tmp_31_fu_13556_p1;
        rows_buffer_0_1_alpha_addr_1_reg_28819 <= tmp_31_fu_13556_p1;
        rows_buffer_0_1_blue_addr_1_reg_28801 <= tmp_31_fu_13556_p1;
        rows_buffer_0_1_green_addr_1_reg_28783 <= tmp_31_fu_13556_p1;
        rows_buffer_0_1_red_addr_1_reg_28765 <= tmp_31_fu_13556_p1;
        rows_buffer_0_2_alpha_addr_1_reg_28891 <= tmp_31_fu_13556_p1;
        rows_buffer_0_2_blue_addr_1_reg_28873 <= tmp_31_fu_13556_p1;
        rows_buffer_0_2_green_addr_1_reg_28855 <= tmp_31_fu_13556_p1;
        rows_buffer_0_2_red_addr_1_reg_28837 <= tmp_31_fu_13556_p1;
        rows_buffer_0_3_alpha_addr_1_reg_28963 <= tmp_31_fu_13556_p1;
        rows_buffer_0_3_blue_addr_1_reg_28945 <= tmp_31_fu_13556_p1;
        rows_buffer_0_3_green_addr_1_reg_28927 <= tmp_31_fu_13556_p1;
        rows_buffer_0_3_red_addr_1_reg_28909 <= tmp_31_fu_13556_p1;
        rows_buffer_0_4_alpha_addr_1_reg_29035 <= tmp_31_fu_13556_p1;
        rows_buffer_0_4_blue_addr_1_reg_29017 <= tmp_31_fu_13556_p1;
        rows_buffer_0_4_green_addr_1_reg_28999 <= tmp_31_fu_13556_p1;
        rows_buffer_0_4_red_addr_1_reg_28981 <= tmp_31_fu_13556_p1;
        rows_buffer_0_5_alpha_addr_1_reg_29107 <= tmp_31_fu_13556_p1;
        rows_buffer_0_5_blue_addr_1_reg_29089 <= tmp_31_fu_13556_p1;
        rows_buffer_0_5_green_addr_1_reg_29071 <= tmp_31_fu_13556_p1;
        rows_buffer_0_5_red_addr_1_reg_29053 <= tmp_31_fu_13556_p1;
        rows_buffer_0_6_alpha_addr_1_reg_29179 <= tmp_31_fu_13556_p1;
        rows_buffer_0_6_blue_addr_1_reg_29161 <= tmp_31_fu_13556_p1;
        rows_buffer_0_6_green_addr_1_reg_29143 <= tmp_31_fu_13556_p1;
        rows_buffer_0_6_red_addr_1_reg_29125 <= tmp_31_fu_13556_p1;
        rows_buffer_0_7_alpha_addr_1_reg_29251 <= tmp_31_fu_13556_p1;
        rows_buffer_0_7_blue_addr_1_reg_29233 <= tmp_31_fu_13556_p1;
        rows_buffer_0_7_green_addr_1_reg_29215 <= tmp_31_fu_13556_p1;
        rows_buffer_0_7_red_addr_1_reg_29197 <= tmp_31_fu_13556_p1;
        rows_buffer_0_8_alpha_addr_1_reg_29323 <= tmp_31_fu_13556_p1;
        rows_buffer_0_8_blue_addr_1_reg_29305 <= tmp_31_fu_13556_p1;
        rows_buffer_0_8_green_addr_1_reg_29287 <= tmp_31_fu_13556_p1;
        rows_buffer_0_8_red_addr_1_reg_29269 <= tmp_31_fu_13556_p1;
        rows_buffer_0_9_alpha_addr_1_reg_29395 <= tmp_31_fu_13556_p1;
        rows_buffer_0_9_blue_addr_1_reg_29377 <= tmp_31_fu_13556_p1;
        rows_buffer_0_9_green_addr_1_reg_29359 <= tmp_31_fu_13556_p1;
        rows_buffer_0_9_red_addr_1_reg_29341 <= tmp_31_fu_13556_p1;
        rows_buffer_1_0_alpha_addr_1_reg_28753 <= tmp_31_fu_13556_p1;
        rows_buffer_1_0_blue_addr_1_reg_28735 <= tmp_31_fu_13556_p1;
        rows_buffer_1_0_green_addr_1_reg_28717 <= tmp_31_fu_13556_p1;
        rows_buffer_1_0_red_addr_1_reg_28699 <= tmp_31_fu_13556_p1;
        rows_buffer_1_10_alpha_addr_1_reg_29473 <= tmp_31_fu_13556_p1;
        rows_buffer_1_10_blue_addr_1_reg_29455 <= tmp_31_fu_13556_p1;
        rows_buffer_1_10_green_addr_1_reg_29437 <= tmp_31_fu_13556_p1;
        rows_buffer_1_10_red_addr_1_reg_29419 <= tmp_31_fu_13556_p1;
        rows_buffer_1_11_alpha_addr_1_reg_29545 <= tmp_31_fu_13556_p1;
        rows_buffer_1_11_blue_addr_1_reg_29527 <= tmp_31_fu_13556_p1;
        rows_buffer_1_11_green_addr_1_reg_29509 <= tmp_31_fu_13556_p1;
        rows_buffer_1_11_red_addr_1_reg_29491 <= tmp_31_fu_13556_p1;
        rows_buffer_1_12_alpha_addr_1_reg_29617 <= tmp_31_fu_13556_p1;
        rows_buffer_1_12_blue_addr_1_reg_29599 <= tmp_31_fu_13556_p1;
        rows_buffer_1_12_green_addr_1_reg_29581 <= tmp_31_fu_13556_p1;
        rows_buffer_1_12_red_addr_1_reg_29563 <= tmp_31_fu_13556_p1;
        rows_buffer_1_13_alpha_addr_1_reg_29689 <= tmp_31_fu_13556_p1;
        rows_buffer_1_13_blue_addr_1_reg_29671 <= tmp_31_fu_13556_p1;
        rows_buffer_1_13_green_addr_1_reg_29653 <= tmp_31_fu_13556_p1;
        rows_buffer_1_13_red_addr_1_reg_29635 <= tmp_31_fu_13556_p1;
        rows_buffer_1_14_alpha_addr_1_reg_29761 <= tmp_31_fu_13556_p1;
        rows_buffer_1_14_blue_addr_1_reg_29743 <= tmp_31_fu_13556_p1;
        rows_buffer_1_14_green_addr_1_reg_29725 <= tmp_31_fu_13556_p1;
        rows_buffer_1_14_red_addr_1_reg_29707 <= tmp_31_fu_13556_p1;
        rows_buffer_1_15_alpha_addr_1_reg_29833 <= tmp_31_fu_13556_p1;
        rows_buffer_1_15_blue_addr_1_reg_29815 <= tmp_31_fu_13556_p1;
        rows_buffer_1_15_green_addr_1_reg_29797 <= tmp_31_fu_13556_p1;
        rows_buffer_1_15_red_addr_1_reg_29779 <= tmp_31_fu_13556_p1;
        rows_buffer_1_1_alpha_addr_1_reg_28825 <= tmp_31_fu_13556_p1;
        rows_buffer_1_1_blue_addr_1_reg_28807 <= tmp_31_fu_13556_p1;
        rows_buffer_1_1_green_addr_1_reg_28789 <= tmp_31_fu_13556_p1;
        rows_buffer_1_1_red_addr_1_reg_28771 <= tmp_31_fu_13556_p1;
        rows_buffer_1_2_alpha_addr_1_reg_28897 <= tmp_31_fu_13556_p1;
        rows_buffer_1_2_blue_addr_1_reg_28879 <= tmp_31_fu_13556_p1;
        rows_buffer_1_2_green_addr_1_reg_28861 <= tmp_31_fu_13556_p1;
        rows_buffer_1_2_red_addr_1_reg_28843 <= tmp_31_fu_13556_p1;
        rows_buffer_1_3_alpha_addr_1_reg_28969 <= tmp_31_fu_13556_p1;
        rows_buffer_1_3_blue_addr_1_reg_28951 <= tmp_31_fu_13556_p1;
        rows_buffer_1_3_green_addr_1_reg_28933 <= tmp_31_fu_13556_p1;
        rows_buffer_1_3_red_addr_1_reg_28915 <= tmp_31_fu_13556_p1;
        rows_buffer_1_4_alpha_addr_1_reg_29041 <= tmp_31_fu_13556_p1;
        rows_buffer_1_4_blue_addr_1_reg_29023 <= tmp_31_fu_13556_p1;
        rows_buffer_1_4_green_addr_1_reg_29005 <= tmp_31_fu_13556_p1;
        rows_buffer_1_4_red_addr_1_reg_28987 <= tmp_31_fu_13556_p1;
        rows_buffer_1_5_alpha_addr_1_reg_29113 <= tmp_31_fu_13556_p1;
        rows_buffer_1_5_blue_addr_1_reg_29095 <= tmp_31_fu_13556_p1;
        rows_buffer_1_5_green_addr_1_reg_29077 <= tmp_31_fu_13556_p1;
        rows_buffer_1_5_red_addr_1_reg_29059 <= tmp_31_fu_13556_p1;
        rows_buffer_1_6_alpha_addr_1_reg_29185 <= tmp_31_fu_13556_p1;
        rows_buffer_1_6_blue_addr_1_reg_29167 <= tmp_31_fu_13556_p1;
        rows_buffer_1_6_green_addr_1_reg_29149 <= tmp_31_fu_13556_p1;
        rows_buffer_1_6_red_addr_1_reg_29131 <= tmp_31_fu_13556_p1;
        rows_buffer_1_7_alpha_addr_1_reg_29257 <= tmp_31_fu_13556_p1;
        rows_buffer_1_7_blue_addr_1_reg_29239 <= tmp_31_fu_13556_p1;
        rows_buffer_1_7_green_addr_1_reg_29221 <= tmp_31_fu_13556_p1;
        rows_buffer_1_7_red_addr_1_reg_29203 <= tmp_31_fu_13556_p1;
        rows_buffer_1_8_alpha_addr_1_reg_29329 <= tmp_31_fu_13556_p1;
        rows_buffer_1_8_blue_addr_1_reg_29311 <= tmp_31_fu_13556_p1;
        rows_buffer_1_8_green_addr_1_reg_29293 <= tmp_31_fu_13556_p1;
        rows_buffer_1_8_red_addr_1_reg_29275 <= tmp_31_fu_13556_p1;
        rows_buffer_1_9_alpha_addr_1_reg_29401 <= tmp_31_fu_13556_p1;
        rows_buffer_1_9_blue_addr_1_reg_29383 <= tmp_31_fu_13556_p1;
        rows_buffer_1_9_green_addr_1_reg_29365 <= tmp_31_fu_13556_p1;
        rows_buffer_1_9_red_addr_1_reg_29347 <= tmp_31_fu_13556_p1;
        rows_buffer_2_0_alpha_addr_1_reg_28759 <= tmp_31_fu_13556_p1;
        rows_buffer_2_0_blue_addr_1_reg_28741 <= tmp_31_fu_13556_p1;
        rows_buffer_2_0_green_addr_1_reg_28723 <= tmp_31_fu_13556_p1;
        rows_buffer_2_0_red_addr_1_reg_28705 <= tmp_31_fu_13556_p1;
        rows_buffer_2_10_alpha_addr_1_reg_29479 <= tmp_31_fu_13556_p1;
        rows_buffer_2_10_blue_addr_1_reg_29461 <= tmp_31_fu_13556_p1;
        rows_buffer_2_10_green_addr_1_reg_29443 <= tmp_31_fu_13556_p1;
        rows_buffer_2_10_red_addr_1_reg_29425 <= tmp_31_fu_13556_p1;
        rows_buffer_2_11_alpha_addr_1_reg_29551 <= tmp_31_fu_13556_p1;
        rows_buffer_2_11_blue_addr_1_reg_29533 <= tmp_31_fu_13556_p1;
        rows_buffer_2_11_green_addr_1_reg_29515 <= tmp_31_fu_13556_p1;
        rows_buffer_2_11_red_addr_1_reg_29497 <= tmp_31_fu_13556_p1;
        rows_buffer_2_12_alpha_addr_1_reg_29623 <= tmp_31_fu_13556_p1;
        rows_buffer_2_12_blue_addr_1_reg_29605 <= tmp_31_fu_13556_p1;
        rows_buffer_2_12_green_addr_1_reg_29587 <= tmp_31_fu_13556_p1;
        rows_buffer_2_12_red_addr_1_reg_29569 <= tmp_31_fu_13556_p1;
        rows_buffer_2_13_alpha_addr_1_reg_29695 <= tmp_31_fu_13556_p1;
        rows_buffer_2_13_blue_addr_1_reg_29677 <= tmp_31_fu_13556_p1;
        rows_buffer_2_13_green_addr_1_reg_29659 <= tmp_31_fu_13556_p1;
        rows_buffer_2_13_red_addr_1_reg_29641 <= tmp_31_fu_13556_p1;
        rows_buffer_2_14_alpha_addr_1_reg_29767 <= tmp_31_fu_13556_p1;
        rows_buffer_2_14_blue_addr_1_reg_29749 <= tmp_31_fu_13556_p1;
        rows_buffer_2_14_green_addr_1_reg_29731 <= tmp_31_fu_13556_p1;
        rows_buffer_2_14_red_addr_1_reg_29713 <= tmp_31_fu_13556_p1;
        rows_buffer_2_15_alpha_addr_1_reg_29839 <= tmp_31_fu_13556_p1;
        rows_buffer_2_15_blue_addr_1_reg_29821 <= tmp_31_fu_13556_p1;
        rows_buffer_2_15_green_addr_1_reg_29803 <= tmp_31_fu_13556_p1;
        rows_buffer_2_15_red_addr_1_reg_29785 <= tmp_31_fu_13556_p1;
        rows_buffer_2_1_alpha_addr_1_reg_28831 <= tmp_31_fu_13556_p1;
        rows_buffer_2_1_blue_addr_1_reg_28813 <= tmp_31_fu_13556_p1;
        rows_buffer_2_1_green_addr_1_reg_28795 <= tmp_31_fu_13556_p1;
        rows_buffer_2_1_red_addr_1_reg_28777 <= tmp_31_fu_13556_p1;
        rows_buffer_2_2_alpha_addr_1_reg_28903 <= tmp_31_fu_13556_p1;
        rows_buffer_2_2_blue_addr_1_reg_28885 <= tmp_31_fu_13556_p1;
        rows_buffer_2_2_green_addr_1_reg_28867 <= tmp_31_fu_13556_p1;
        rows_buffer_2_2_red_addr_1_reg_28849 <= tmp_31_fu_13556_p1;
        rows_buffer_2_3_alpha_addr_1_reg_28975 <= tmp_31_fu_13556_p1;
        rows_buffer_2_3_blue_addr_1_reg_28957 <= tmp_31_fu_13556_p1;
        rows_buffer_2_3_green_addr_1_reg_28939 <= tmp_31_fu_13556_p1;
        rows_buffer_2_3_red_addr_1_reg_28921 <= tmp_31_fu_13556_p1;
        rows_buffer_2_4_alpha_addr_1_reg_29047 <= tmp_31_fu_13556_p1;
        rows_buffer_2_4_blue_addr_1_reg_29029 <= tmp_31_fu_13556_p1;
        rows_buffer_2_4_green_addr_1_reg_29011 <= tmp_31_fu_13556_p1;
        rows_buffer_2_4_red_addr_1_reg_28993 <= tmp_31_fu_13556_p1;
        rows_buffer_2_5_alpha_addr_1_reg_29119 <= tmp_31_fu_13556_p1;
        rows_buffer_2_5_blue_addr_1_reg_29101 <= tmp_31_fu_13556_p1;
        rows_buffer_2_5_green_addr_1_reg_29083 <= tmp_31_fu_13556_p1;
        rows_buffer_2_5_red_addr_1_reg_29065 <= tmp_31_fu_13556_p1;
        rows_buffer_2_6_alpha_addr_1_reg_29191 <= tmp_31_fu_13556_p1;
        rows_buffer_2_6_blue_addr_1_reg_29173 <= tmp_31_fu_13556_p1;
        rows_buffer_2_6_green_addr_1_reg_29155 <= tmp_31_fu_13556_p1;
        rows_buffer_2_6_red_addr_1_reg_29137 <= tmp_31_fu_13556_p1;
        rows_buffer_2_7_alpha_addr_1_reg_29263 <= tmp_31_fu_13556_p1;
        rows_buffer_2_7_blue_addr_1_reg_29245 <= tmp_31_fu_13556_p1;
        rows_buffer_2_7_green_addr_1_reg_29227 <= tmp_31_fu_13556_p1;
        rows_buffer_2_7_red_addr_1_reg_29209 <= tmp_31_fu_13556_p1;
        rows_buffer_2_8_alpha_addr_1_reg_29335 <= tmp_31_fu_13556_p1;
        rows_buffer_2_8_blue_addr_1_reg_29317 <= tmp_31_fu_13556_p1;
        rows_buffer_2_8_green_addr_1_reg_29299 <= tmp_31_fu_13556_p1;
        rows_buffer_2_8_red_addr_1_reg_29281 <= tmp_31_fu_13556_p1;
        rows_buffer_2_9_alpha_addr_1_reg_29407 <= tmp_31_fu_13556_p1;
        rows_buffer_2_9_blue_addr_1_reg_29389 <= tmp_31_fu_13556_p1;
        rows_buffer_2_9_green_addr_1_reg_29371 <= tmp_31_fu_13556_p1;
        rows_buffer_2_9_red_addr_1_reg_29353 <= tmp_31_fu_13556_p1;
        tmp_38_reg_28617 <= tmp_38_fu_13792_p3;
        tmp_41_reg_29845 <= tmp_41_fu_13818_p3;
        tmp_44_reg_29921 <= tmp_44_fu_13844_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (empty_n_5_fu_11281_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_3_reg_28009 <= grp_nbread_fu_1306_p4_0;
        tmp_data_V_1_reg_28013 <= app_input_data_V_data_V_dout;
        tmp_eop_reg_28086 <= app_input_data_V_eop_dout;
        tmp_len_reg_28081 <= app_input_data_V_len_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (empty_n_5_fu_11281_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_4_reg_27927 <= app_input_params_V_empty_n;
        tmp_482_reg_27931 <= app_input_params_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_5_reg_27922 <= reset_app_stencil_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pa_alpha_assign_0_0_0_1_reg_30209 <= grp_reg_Point_s_fu_13864_ap_return_3;
        pa_alpha_assign_0_0_0_2_reg_30289 <= grp_reg_Point_s_fu_13876_ap_return_3;
        pa_alpha_assign_0_0_1_1_reg_30449 <= grp_reg_Point_s_fu_13900_ap_return_3;
        pa_alpha_assign_0_0_1_2_reg_30529 <= grp_reg_Point_s_fu_13912_ap_return_3;
        pa_alpha_assign_0_0_1_reg_30369 <= grp_reg_Point_s_fu_13888_ap_return_3;
        pa_alpha_assign_reg_30129 <= grp_reg_Point_s_fu_13852_ap_return_3;
        pa_blue_assign_0_0_0_1_reg_30189 <= grp_reg_Point_s_fu_13864_ap_return_2;
        pa_blue_assign_0_0_0_2_reg_30269 <= grp_reg_Point_s_fu_13876_ap_return_2;
        pa_blue_assign_0_0_1_1_reg_30429 <= grp_reg_Point_s_fu_13900_ap_return_2;
        pa_blue_assign_0_0_1_2_reg_30509 <= grp_reg_Point_s_fu_13912_ap_return_2;
        pa_blue_assign_0_0_1_reg_30349 <= grp_reg_Point_s_fu_13888_ap_return_2;
        pa_blue_assign_reg_30109 <= grp_reg_Point_s_fu_13852_ap_return_2;
        pa_green_assign_0_0_0_1_reg_30169 <= grp_reg_Point_s_fu_13864_ap_return_1;
        pa_green_assign_0_0_0_2_reg_30249 <= grp_reg_Point_s_fu_13876_ap_return_1;
        pa_green_assign_0_0_1_1_reg_30409 <= grp_reg_Point_s_fu_13900_ap_return_1;
        pa_green_assign_0_0_1_2_reg_30489 <= grp_reg_Point_s_fu_13912_ap_return_1;
        pa_green_assign_0_0_1_reg_30329 <= grp_reg_Point_s_fu_13888_ap_return_1;
        pa_green_assign_reg_30089 <= grp_reg_Point_s_fu_13852_ap_return_1;
        pa_red_assign_0_0_0_1_reg_30149 <= grp_reg_Point_s_fu_13864_ap_return_0;
        pa_red_assign_0_0_0_2_reg_30229 <= grp_reg_Point_s_fu_13876_ap_return_0;
        pa_red_assign_0_0_1_1_reg_30389 <= grp_reg_Point_s_fu_13900_ap_return_0;
        pa_red_assign_0_0_1_2_reg_30469 <= grp_reg_Point_s_fu_13912_ap_return_0;
        pa_red_assign_0_0_1_reg_30309 <= grp_reg_Point_s_fu_13888_ap_return_0;
        pa_red_assign_reg_30069 <= grp_reg_Point_s_fu_13852_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        prev_points_input_data_alpha_1_fu_1282 <= prev_points_input_data_alpha_14_1_fu_11154_p18;
        prev_points_input_data_alpha_s_fu_1286 <= prev_points_input_data_alpha_15_1_fu_11192_p18;
        prev_points_input_data_blue_1_fu_1274 <= prev_points_input_data_blue_14_1_fu_11078_p18;
        prev_points_input_data_blue_s_fu_1278 <= prev_points_input_data_blue_15_1_fu_11116_p18;
        prev_points_input_data_green_1_fu_1266 <= prev_points_input_data_green_14_1_fu_11002_p18;
        prev_points_input_data_green_s_fu_1270 <= prev_points_input_data_green_15_1_fu_11040_p18;
        prev_points_input_data_red_1_fu_1258 <= prev_points_input_data_red_14_1_fu_10926_p18;
        prev_points_input_data_red_s_fu_1262 <= prev_points_input_data_red_15_1_fu_10964_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sel_tmp11_reg_27503 <= sel_tmp11_fu_9097_p2;
        sel_tmp4_reg_27491 <= sel_tmp4_fu_9085_p2;
        sel_tmp_reg_27497 <= sel_tmp_fu_9091_p2;
        tmp_1_reg_27486 <= tmp_1_fu_9067_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_4_fu_11285_p1 == 1'd1) & (ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (empty_n_5_fu_11281_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sel_tmp156_reg_27939 <= sel_tmp156_fu_11301_p2;
        sel_tmp160_reg_27951 <= sel_tmp160_fu_11325_p2;
        sel_tmp162_reg_27958 <= sel_tmp162_fu_11331_p2;
        sel_tmp167_reg_27965 <= sel_tmp167_fu_11349_p2;
        sel_tmp169_reg_28003 <= sel_tmp169_fu_11367_p2;
        tmp33_reg_27945 <= tmp33_fu_11319_p2;
        tmp_54_reg_27971 <= tmp_54_fu_11361_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        stencil_alpha_0_0_2_reg_27760 <= stencil_alpha_0_0_2_fu_10586_p3;
        stencil_alpha_0_1_2_reg_27753 <= stencil_alpha_0_1_2_fu_10562_p3;
        stencil_alpha_0_2_2_reg_27746 <= stencil_alpha_0_2_2_fu_10506_p3;
        stencil_alpha_1_0_2_reg_27739 <= stencil_alpha_1_0_2_fu_10442_p3;
        stencil_alpha_1_1_2_reg_27732 <= stencil_alpha_1_1_2_fu_10426_p3;
        stencil_alpha_1_2_2_reg_27725 <= stencil_alpha_1_2_2_fu_10386_p3;
        stencil_alpha_2_0_2_reg_27718 <= stencil_alpha_2_0_2_fu_10338_p3;
        stencil_alpha_2_1_2_reg_27711 <= stencil_alpha_2_1_2_fu_10330_p3;
        stencil_alpha_2_2_2_reg_27704 <= stencil_alpha_2_2_2_fu_10298_p3;
        stencil_blue_0_0_2_reg_27697 <= stencil_blue_0_0_2_fu_10234_p3;
        stencil_blue_0_1_2_reg_27690 <= stencil_blue_0_1_2_fu_10210_p3;
        stencil_blue_0_2_2_reg_27683 <= stencil_blue_0_2_2_fu_10154_p3;
        stencil_blue_1_0_2_reg_27676 <= stencil_blue_1_0_2_fu_10090_p3;
        stencil_blue_1_1_2_reg_27669 <= stencil_blue_1_1_2_fu_10074_p3;
        stencil_blue_1_2_2_reg_27662 <= stencil_blue_1_2_2_fu_10034_p3;
        stencil_blue_2_0_2_reg_27655 <= stencil_blue_2_0_2_fu_9986_p3;
        stencil_blue_2_1_2_reg_27648 <= stencil_blue_2_1_2_fu_9978_p3;
        stencil_blue_2_2_2_reg_27641 <= stencil_blue_2_2_2_fu_9946_p3;
        stencil_green_0_0_2_reg_27634 <= stencil_green_0_0_2_fu_9882_p3;
        stencil_green_0_1_2_reg_27627 <= stencil_green_0_1_2_fu_9858_p3;
        stencil_green_0_2_2_reg_27620 <= stencil_green_0_2_2_fu_9802_p3;
        stencil_green_1_0_2_reg_27613 <= stencil_green_1_0_2_fu_9738_p3;
        stencil_green_1_1_2_reg_27606 <= stencil_green_1_1_2_fu_9722_p3;
        stencil_green_1_2_2_reg_27599 <= stencil_green_1_2_2_fu_9682_p3;
        stencil_green_2_0_2_reg_27592 <= stencil_green_2_0_2_fu_9634_p3;
        stencil_green_2_1_2_reg_27585 <= stencil_green_2_1_2_fu_9626_p3;
        stencil_green_2_2_2_reg_27578 <= stencil_green_2_2_2_fu_9594_p3;
        stencil_red_0_0_2_reg_27571 <= stencil_red_0_0_2_fu_9530_p3;
        stencil_red_0_1_2_reg_27564 <= stencil_red_0_1_2_fu_9506_p3;
        stencil_red_0_2_2_reg_27557 <= stencil_red_0_2_2_fu_9450_p3;
        stencil_red_1_0_2_reg_27550 <= stencil_red_1_0_2_fu_9386_p3;
        stencil_red_1_1_2_reg_27543 <= stencil_red_1_1_2_fu_9370_p3;
        stencil_red_1_2_2_reg_27536 <= stencil_red_1_2_2_fu_9330_p3;
        stencil_red_2_0_2_reg_27529 <= stencil_red_2_0_2_fu_9282_p3;
        stencil_red_2_1_2_reg_27522 <= stencil_red_2_1_2_fu_9274_p3;
        stencil_red_2_2_2_reg_27515 <= stencil_red_2_2_2_fu_9242_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_10594_p2 == 1'd1) & (tmp_7_fu_10600_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        stencil_alpha_0_1_reg_6165 <= stencil_alpha_0_1_2_fu_10562_p3;
        stencil_alpha_0_2_reg_6153 <= stencil_alpha_0_2_2_fu_10506_p3;
        stencil_alpha_1_1_reg_6129 <= stencil_alpha_1_1_2_fu_10426_p3;
        stencil_alpha_1_2_reg_6117 <= stencil_alpha_1_2_2_fu_10386_p3;
        stencil_alpha_1_reg_6141 <= stencil_alpha_1_0_2_fu_10442_p3;
        stencil_alpha_2_1_reg_6093 <= stencil_alpha_2_1_2_fu_10330_p3;
        stencil_alpha_2_2_reg_6081 <= stencil_alpha_2_2_2_fu_10298_p3;
        stencil_alpha_2_reg_6105 <= stencil_alpha_2_0_2_fu_10338_p3;
        stencil_alpha_reg_6177 <= stencil_alpha_0_0_2_fu_10586_p3;
        stencil_blue_0_1_reg_6273 <= stencil_blue_0_1_2_fu_10210_p3;
        stencil_blue_0_2_reg_6261 <= stencil_blue_0_2_2_fu_10154_p3;
        stencil_blue_1_1_reg_6237 <= stencil_blue_1_1_2_fu_10074_p3;
        stencil_blue_1_2_reg_6225 <= stencil_blue_1_2_2_fu_10034_p3;
        stencil_blue_1_reg_6249 <= stencil_blue_1_0_2_fu_10090_p3;
        stencil_blue_2_1_reg_6201 <= stencil_blue_2_1_2_fu_9978_p3;
        stencil_blue_2_2_reg_6189 <= stencil_blue_2_2_2_fu_9946_p3;
        stencil_blue_2_reg_6213 <= stencil_blue_2_0_2_fu_9986_p3;
        stencil_blue_reg_6285 <= stencil_blue_0_0_2_fu_10234_p3;
        stencil_green_0_1_reg_6381 <= stencil_green_0_1_2_fu_9858_p3;
        stencil_green_0_2_reg_6369 <= stencil_green_0_2_2_fu_9802_p3;
        stencil_green_1_1_reg_6345 <= stencil_green_1_1_2_fu_9722_p3;
        stencil_green_1_2_reg_6333 <= stencil_green_1_2_2_fu_9682_p3;
        stencil_green_1_reg_6357 <= stencil_green_1_0_2_fu_9738_p3;
        stencil_green_2_1_reg_6309 <= stencil_green_2_1_2_fu_9626_p3;
        stencil_green_2_2_reg_6297 <= stencil_green_2_2_2_fu_9594_p3;
        stencil_green_2_reg_6321 <= stencil_green_2_0_2_fu_9634_p3;
        stencil_green_reg_6393 <= stencil_green_0_0_2_fu_9882_p3;
        stencil_red_0_1_reg_6489 <= stencil_red_0_1_2_fu_9506_p3;
        stencil_red_0_2_reg_6477 <= stencil_red_0_2_2_fu_9450_p3;
        stencil_red_1_1_reg_6453 <= stencil_red_1_1_2_fu_9370_p3;
        stencil_red_1_2_reg_6441 <= stencil_red_1_2_2_fu_9330_p3;
        stencil_red_1_reg_6465 <= stencil_red_1_0_2_fu_9386_p3;
        stencil_red_2_1_reg_6417 <= stencil_red_2_1_2_fu_9274_p3;
        stencil_red_2_2_reg_6405 <= stencil_red_2_2_2_fu_9242_p3;
        stencil_red_2_reg_6429 <= stencil_red_2_0_2_fu_9282_p3;
        stencil_red_reg_6501 <= stencil_red_0_0_2_fu_9530_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter2_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter2_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp102_reg_30594 <= tmp102_fu_19387_p2;
        tmp109_reg_30599 <= tmp109_fu_19399_p2;
        tmp116_reg_30604 <= tmp116_fu_19411_p2;
        tmp123_reg_30609 <= tmp123_fu_19695_p2;
        tmp130_reg_30614 <= tmp130_fu_19707_p2;
        tmp137_reg_30619 <= tmp137_fu_19719_p2;
        tmp144_reg_30624 <= tmp144_fu_19731_p2;
        tmp151_reg_30629 <= tmp151_fu_20015_p2;
        tmp158_reg_30634 <= tmp158_fu_20027_p2;
        tmp165_reg_30639 <= tmp165_fu_20039_p2;
        tmp172_reg_30644 <= tmp172_fu_20051_p2;
        tmp179_reg_30649 <= tmp179_fu_20335_p2;
        tmp186_reg_30654 <= tmp186_fu_20347_p2;
        tmp193_reg_30659 <= tmp193_fu_20359_p2;
        tmp200_reg_30664 <= tmp200_fu_20371_p2;
        tmp207_reg_30669 <= tmp207_fu_20655_p2;
        tmp214_reg_30674 <= tmp214_fu_20667_p2;
        tmp221_reg_30679 <= tmp221_fu_20679_p2;
        tmp228_reg_30684 <= tmp228_fu_20691_p2;
        tmp235_reg_30689 <= tmp235_fu_20975_p2;
        tmp242_reg_30694 <= tmp242_fu_20987_p2;
        tmp249_reg_30699 <= tmp249_fu_20999_p2;
        tmp256_reg_30704 <= tmp256_fu_21011_p2;
        tmp263_reg_30709 <= tmp263_fu_21295_p2;
        tmp270_reg_30714 <= tmp270_fu_21307_p2;
        tmp277_reg_30719 <= tmp277_fu_21319_p2;
        tmp284_reg_30724 <= tmp284_fu_21331_p2;
        tmp291_reg_30729 <= tmp291_fu_21615_p2;
        tmp298_reg_30734 <= tmp298_fu_21627_p2;
        tmp305_reg_30739 <= tmp305_fu_21639_p2;
        tmp312_reg_30744 <= tmp312_fu_21651_p2;
        tmp319_reg_30749 <= tmp319_fu_21935_p2;
        tmp326_reg_30754 <= tmp326_fu_21947_p2;
        tmp333_reg_30759 <= tmp333_fu_21959_p2;
        tmp340_reg_30764 <= tmp340_fu_21971_p2;
        tmp347_reg_30769 <= tmp347_fu_22255_p2;
        tmp354_reg_30774 <= tmp354_fu_22267_p2;
        tmp361_reg_30779 <= tmp361_fu_22279_p2;
        tmp368_reg_30784 <= tmp368_fu_22291_p2;
        tmp375_reg_30789 <= tmp375_fu_22575_p2;
        tmp382_reg_30794 <= tmp382_fu_22587_p2;
        tmp389_reg_30799 <= tmp389_fu_22599_p2;
        tmp396_reg_30804 <= tmp396_fu_22611_p2;
        tmp39_reg_30549 <= tmp39_fu_18735_p2;
        tmp403_reg_30809 <= tmp403_fu_22895_p2;
        tmp410_reg_30814 <= tmp410_fu_22907_p2;
        tmp417_reg_30819 <= tmp417_fu_22919_p2;
        tmp424_reg_30824 <= tmp424_fu_22931_p2;
        tmp431_reg_30829 <= tmp431_fu_23215_p2;
        tmp438_reg_30834 <= tmp438_fu_23227_p2;
        tmp445_reg_30839 <= tmp445_fu_23239_p2;
        tmp452_reg_30844 <= tmp452_fu_23251_p2;
        tmp459_reg_30849 <= tmp459_fu_23535_p2;
        tmp466_reg_30854 <= tmp466_fu_23547_p2;
        tmp46_reg_30554 <= tmp46_fu_18747_p2;
        tmp473_reg_30859 <= tmp473_fu_23559_p2;
        tmp480_reg_30864 <= tmp480_fu_23571_p2;
        tmp53_reg_30559 <= tmp53_fu_18759_p2;
        tmp60_reg_30564 <= tmp60_fu_18771_p2;
        tmp67_reg_30569 <= tmp67_fu_19055_p2;
        tmp74_reg_30574 <= tmp74_fu_19067_p2;
        tmp81_reg_30579 <= tmp81_fu_19079_p2;
        tmp88_reg_30584 <= tmp88_fu_19091_p2;
        tmp95_reg_30589 <= tmp95_fu_19375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_16_reg_27797 <= tmp_16_fu_10838_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_18_reg_27802 <= tmp_18_fu_10844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_2_reg_27778 <= tmp_2_fu_10612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_9_reg_27773 <= tmp_9_fu_10606_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_app_input_read_times_3_phi_fu_8335_p10 = app_input_read_times_reg_6989;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_app_input_read_times_3_phi_fu_8335_p10 = app_input_read_times_1_reg_28091;
    end else begin
        ap_phi_mux_app_input_read_times_3_phi_fu_8335_p10 = ap_phi_reg_pp0_iter1_app_input_read_times_3_reg_8332;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6729)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            ap_phi_mux_app_input_read_times_be_phi_fu_9007_p4 = ap_phi_mux_app_input_read_times_3_phi_fu_8335_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            ap_phi_mux_app_input_read_times_be_phi_fu_9007_p4 = 8'd0;
        end else begin
            ap_phi_mux_app_input_read_times_be_phi_fu_9007_p4 = ap_phi_reg_pp0_iter1_app_input_read_times_be_reg_9003;
        end
    end else begin
        ap_phi_mux_app_input_read_times_be_phi_fu_9007_p4 = ap_phi_reg_pp0_iter1_app_input_read_times_be_reg_9003;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_app_input_read_times_phi_fu_6993_p4 = ap_phi_mux_app_input_read_times_be_phi_fu_9007_p4;
    end else begin
        ap_phi_mux_app_input_read_times_phi_fu_6993_p4 = app_input_read_times_reg_6989;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_finish_reading_stencil_points_4_phi_fu_8316_p10 = 1'd0;
    end else if (((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_finish_reading_stencil_points_4_phi_fu_8316_p10 = tmp_50_fu_12967_p2;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_finish_reading_stencil_points_4_phi_fu_8316_p10 = 1'd1;
    end else begin
        ap_phi_mux_finish_reading_stencil_points_4_phi_fu_8316_p10 = ap_phi_reg_pp0_iter1_finish_reading_stencil_points_4_reg_8313;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6729)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            ap_phi_mux_finish_reading_stencil_points_be_phi_fu_8994_p4 = ap_phi_mux_finish_reading_stencil_points_4_phi_fu_8316_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            ap_phi_mux_finish_reading_stencil_points_be_phi_fu_8994_p4 = 1'd0;
        end else begin
            ap_phi_mux_finish_reading_stencil_points_be_phi_fu_8994_p4 = ap_phi_reg_pp0_iter1_finish_reading_stencil_points_be_reg_8990;
        end
    end else begin
        ap_phi_mux_finish_reading_stencil_points_be_phi_fu_8994_p4 = ap_phi_reg_pp0_iter1_finish_reading_stencil_points_be_reg_8990;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 = ap_phi_mux_finish_reading_stencil_points_be_phi_fu_8994_p4;
    end else begin
        ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 = finish_reading_stencil_points_reg_6977;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_num_line_4_phi_fu_8354_p10 = num_line_reg_7001;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_num_line_4_phi_fu_8354_p10 = num_line_2_reg_28096;
    end else begin
        ap_phi_mux_num_line_4_phi_fu_8354_p10 = ap_phi_reg_pp0_iter1_num_line_4_reg_8351;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6729)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            ap_phi_mux_num_line_be_phi_fu_9020_p4 = ap_phi_mux_num_line_4_phi_fu_8354_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            ap_phi_mux_num_line_be_phi_fu_9020_p4 = 64'd0;
        end else begin
            ap_phi_mux_num_line_be_phi_fu_9020_p4 = ap_phi_reg_pp0_iter1_num_line_be_reg_9016;
        end
    end else begin
        ap_phi_mux_num_line_be_phi_fu_9020_p4 = ap_phi_reg_pp0_iter1_num_line_be_reg_9016;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_num_line_phi_fu_7005_p4 = ap_phi_mux_num_line_be_phi_fu_9020_p4;
    end else begin
        ap_phi_mux_num_line_phi_fu_7005_p4 = num_line_reg_7001;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_0_alpha_phi_fu_7068_p4 = old_cols_buffer_2_0_alpha_be_reg_8431;
    end else begin
        ap_phi_mux_old_cols_buffer_2_0_alpha_phi_fu_7068_p4 = old_cols_buffer_2_0_alpha_reg_7062;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_0_blue_phi_fu_7094_p4 = old_cols_buffer_2_0_blue_be_reg_8457;
    end else begin
        ap_phi_mux_old_cols_buffer_2_0_blue_phi_fu_7094_p4 = old_cols_buffer_2_0_blue_reg_7088;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_0_green_phi_fu_7120_p4 = old_cols_buffer_2_0_green_be_reg_8483;
    end else begin
        ap_phi_mux_old_cols_buffer_2_0_green_phi_fu_7120_p4 = old_cols_buffer_2_0_green_reg_7114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_0_red_phi_fu_7146_p4 = old_cols_buffer_2_0_red_be_reg_8509;
    end else begin
        ap_phi_mux_old_cols_buffer_2_0_red_phi_fu_7146_p4 = old_cols_buffer_2_0_red_reg_7140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_1_alpha_phi_fu_7055_p4 = old_cols_buffer_2_1_alpha_be_reg_8418;
    end else begin
        ap_phi_mux_old_cols_buffer_2_1_alpha_phi_fu_7055_p4 = old_cols_buffer_2_1_alpha_reg_7049;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_1_blue_phi_fu_7081_p4 = old_cols_buffer_2_1_blue_be_reg_8444;
    end else begin
        ap_phi_mux_old_cols_buffer_2_1_blue_phi_fu_7081_p4 = old_cols_buffer_2_1_blue_reg_7075;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_1_green_phi_fu_7107_p4 = old_cols_buffer_2_1_green_be_reg_8470;
    end else begin
        ap_phi_mux_old_cols_buffer_2_1_green_phi_fu_7107_p4 = old_cols_buffer_2_1_green_reg_7101;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_old_cols_buffer_2_1_red_phi_fu_7133_p4 = old_cols_buffer_2_1_red_be_reg_8496;
    end else begin
        ap_phi_mux_old_cols_buffer_2_1_red_phi_fu_7133_p4 = old_cols_buffer_2_1_red_reg_7127;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_alpha_14_3_phi_fu_7535_p10 = ap_phi_mux_old_cols_buffer_2_0_alpha_phi_fu_7068_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_alpha_14_3_phi_fu_7535_p10 = {{tmp_data_V_1_reg_28013[455:448]}};
    end else begin
        ap_phi_mux_prev_points_input_data_alpha_14_3_phi_fu_7535_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_alpha_14_3_reg_7532;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_alpha_15_3_phi_fu_7516_p10 = ap_phi_mux_old_cols_buffer_2_1_alpha_phi_fu_7055_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_alpha_15_3_phi_fu_7516_p10 = {{tmp_data_V_1_reg_28013[487:480]}};
    end else begin
        ap_phi_mux_prev_points_input_data_alpha_15_3_phi_fu_7516_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_alpha_15_3_reg_7513;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_blue_14_3_phi_fu_7573_p10 = ap_phi_mux_old_cols_buffer_2_0_blue_phi_fu_7094_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_blue_14_3_phi_fu_7573_p10 = {{tmp_data_V_1_reg_28013[463:456]}};
    end else begin
        ap_phi_mux_prev_points_input_data_blue_14_3_phi_fu_7573_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_blue_14_3_reg_7570;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_blue_15_3_phi_fu_7554_p10 = ap_phi_mux_old_cols_buffer_2_1_blue_phi_fu_7081_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_blue_15_3_phi_fu_7554_p10 = {{tmp_data_V_1_reg_28013[495:488]}};
    end else begin
        ap_phi_mux_prev_points_input_data_blue_15_3_phi_fu_7554_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_blue_15_3_reg_7551;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_green_14_3_phi_fu_7611_p10 = ap_phi_mux_old_cols_buffer_2_0_green_phi_fu_7120_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_green_14_3_phi_fu_7611_p10 = {{tmp_data_V_1_reg_28013[471:464]}};
    end else begin
        ap_phi_mux_prev_points_input_data_green_14_3_phi_fu_7611_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_green_14_3_reg_7608;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_green_15_3_phi_fu_7592_p10 = ap_phi_mux_old_cols_buffer_2_1_green_phi_fu_7107_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_green_15_3_phi_fu_7592_p10 = {{tmp_data_V_1_reg_28013[503:496]}};
    end else begin
        ap_phi_mux_prev_points_input_data_green_15_3_phi_fu_7592_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_green_15_3_reg_7589;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_red_14_3_phi_fu_7649_p10 = ap_phi_mux_old_cols_buffer_2_0_red_phi_fu_7146_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_red_14_3_phi_fu_7649_p10 = {{tmp_data_V_1_reg_28013[479:472]}};
    end else begin
        ap_phi_mux_prev_points_input_data_red_14_3_phi_fu_7649_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_red_14_3_reg_7646;
    end
end

always @ (*) begin
    if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_prev_points_input_data_red_15_3_phi_fu_7630_p10 = ap_phi_mux_old_cols_buffer_2_1_red_phi_fu_7133_p4;
    end else if (((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_prev_points_input_data_red_15_3_phi_fu_7630_p10 = {{tmp_data_V_1_reg_28013[511:504]}};
    end else begin
        ap_phi_mux_prev_points_input_data_red_15_3_phi_fu_7630_p10 = ap_phi_reg_pp0_iter1_prev_points_input_data_red_15_3_reg_7627;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6729)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            ap_phi_mux_reset_be_phi_fu_9059_p4 = 1'd0;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            ap_phi_mux_reset_be_phi_fu_9059_p4 = p_reset_1_fu_14197_p2;
        end else begin
            ap_phi_mux_reset_be_phi_fu_9059_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_9055;
        end
    end else begin
        ap_phi_mux_reset_be_phi_fu_9059_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_9055;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_reset_phi_fu_7041_p4 = ap_phi_mux_reset_be_phi_fu_9059_p4;
    end else begin
        ap_phi_mux_reset_phi_fu_7041_p4 = reset_reg_7037;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4 = stencil_2_2_alpha_13_be_reg_8561;
    end else begin
        ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4 = stencil_2_2_alpha_13_reg_7183;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4 = stencil_2_2_alpha_15_be_reg_8574;
    end else begin
        ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4 = stencil_2_2_alpha_15_reg_7193;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_alpha_22_phi_fu_7206_p4 = stencil_2_2_alpha_22_be_reg_8587;
    end else begin
        ap_phi_mux_stencil_2_2_alpha_22_phi_fu_7206_p4 = stencil_2_2_alpha_22_reg_7203;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 = stencil_2_2_alpha_28_be_reg_8613;
    end else begin
        ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 = stencil_2_2_alpha_28_reg_7223;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4 = stencil_2_2_alpha_39_be_reg_8626;
    end else begin
        ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4 = stencil_2_2_alpha_39_reg_7233;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_alpha_41_phi_fu_7176_p4 = stencil_2_2_alpha_51_be_reg_8548;
    end else begin
        ap_phi_mux_stencil_2_2_alpha_41_phi_fu_7176_p4 = stencil_2_2_alpha_41_reg_7173;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4 = stencil_2_2_alpha_8_be_reg_8535;
    end else begin
        ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4 = stencil_2_2_alpha_8_reg_7163;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4 = stencil_2_2_blue_13_be_reg_8678;
    end else begin
        ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4 = stencil_2_2_blue_13_reg_7273;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4 = stencil_2_2_blue_15_be_reg_8691;
    end else begin
        ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4 = stencil_2_2_blue_15_reg_7283;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_blue_22_phi_fu_7296_p4 = stencil_2_2_blue_22_be_reg_8704;
    end else begin
        ap_phi_mux_stencil_2_2_blue_22_phi_fu_7296_p4 = stencil_2_2_blue_22_reg_7293;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 = stencil_2_2_blue_28_be_reg_8730;
    end else begin
        ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 = stencil_2_2_blue_28_reg_7313;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4 = stencil_2_2_blue_39_be_reg_8743;
    end else begin
        ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4 = stencil_2_2_blue_39_reg_7323;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_blue_41_phi_fu_7266_p4 = stencil_2_2_blue_51_be_reg_8665;
    end else begin
        ap_phi_mux_stencil_2_2_blue_41_phi_fu_7266_p4 = stencil_2_2_blue_41_reg_7263;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4 = stencil_2_2_blue_8_be_reg_8652;
    end else begin
        ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4 = stencil_2_2_blue_8_reg_7253;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4 = stencil_2_2_green_13_be_reg_8795;
    end else begin
        ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4 = stencil_2_2_green_13_reg_7363;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4 = stencil_2_2_green_15_be_reg_8808;
    end else begin
        ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4 = stencil_2_2_green_15_reg_7373;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_green_22_phi_fu_7386_p4 = stencil_2_2_green_22_be_reg_8821;
    end else begin
        ap_phi_mux_stencil_2_2_green_22_phi_fu_7386_p4 = stencil_2_2_green_22_reg_7383;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 = stencil_2_2_green_28_be_reg_8847;
    end else begin
        ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 = stencil_2_2_green_28_reg_7403;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4 = stencil_2_2_green_39_be_reg_8860;
    end else begin
        ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4 = stencil_2_2_green_39_reg_7413;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_green_41_phi_fu_7356_p4 = stencil_2_2_green_51_be_reg_8782;
    end else begin
        ap_phi_mux_stencil_2_2_green_41_phi_fu_7356_p4 = stencil_2_2_green_41_reg_7353;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4 = stencil_2_2_green_8_be_reg_8769;
    end else begin
        ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4 = stencil_2_2_green_8_reg_7343;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4 = stencil_2_2_red_13_be_reg_8912;
    end else begin
        ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4 = stencil_2_2_red_13_reg_7453;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4 = stencil_2_2_red_15_be_reg_8925;
    end else begin
        ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4 = stencil_2_2_red_15_reg_7463;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_red_22_phi_fu_7476_p4 = stencil_2_2_red_22_be_reg_8938;
    end else begin
        ap_phi_mux_stencil_2_2_red_22_phi_fu_7476_p4 = stencil_2_2_red_22_reg_7473;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 = stencil_2_2_red_28_be_reg_8964;
    end else begin
        ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 = stencil_2_2_red_28_reg_7493;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4 = stencil_2_2_red_39_be_reg_8977;
    end else begin
        ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4 = stencil_2_2_red_39_reg_7503;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_red_41_phi_fu_7446_p4 = stencil_2_2_red_51_be_reg_8899;
    end else begin
        ap_phi_mux_stencil_2_2_red_41_phi_fu_7446_p4 = stencil_2_2_red_41_reg_7443;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4 = stencil_2_2_red_8_be_reg_8886;
    end else begin
        ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4 = stencil_2_2_red_8_reg_7433;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_0_0_5_phi_fu_7812_p10 = stencil_2_2_alpha_51_fu_12937_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_0_0_5_phi_fu_7812_p10 = ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4;
    end else begin
        ap_phi_mux_stencil_alpha_0_0_5_phi_fu_7812_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_0_0_5_reg_7809;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_0_1_5_phi_fu_7794_p10 = stencil_2_2_alpha_48_fu_12912_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_0_1_5_phi_fu_7794_p10 = ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4;
    end else begin
        ap_phi_mux_stencil_alpha_0_1_5_phi_fu_7794_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_0_1_5_reg_7791;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 = stencil_alpha_0_2_3_be_reg_8600;
    end else begin
        ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 = stencil_alpha_0_2_3_reg_7213;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_0_2_5_phi_fu_7776_p10 = stencil_2_2_alpha_38_fu_12855_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_0_2_5_phi_fu_7776_p10 = ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4;
    end else begin
        ap_phi_mux_stencil_alpha_0_2_5_phi_fu_7776_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_0_2_5_reg_7773;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_1_0_5_phi_fu_7758_p10 = stencil_2_2_alpha_30_fu_12790_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_1_0_5_phi_fu_7758_p10 = ap_phi_mux_stencil_2_2_alpha_22_phi_fu_7206_p4;
    end else begin
        ap_phi_mux_stencil_alpha_1_0_5_phi_fu_7758_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_1_0_5_reg_7755;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_1_1_5_phi_fu_7740_p10 = stencil_2_2_alpha_27_fu_12772_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_1_1_5_phi_fu_7740_p10 = ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4;
    end else begin
        ap_phi_mux_stencil_alpha_1_1_5_phi_fu_7740_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_1_1_5_reg_7737;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_1_2_5_phi_fu_7722_p10 = stencil_2_2_alpha_21_fu_12731_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_1_2_5_phi_fu_7722_p10 = ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4;
    end else begin
        ap_phi_mux_stencil_alpha_1_2_5_phi_fu_7722_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_1_2_5_reg_7719;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_2_0_5_phi_fu_7704_p10 = stencil_2_2_alpha_14_fu_12682_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_2_0_5_phi_fu_7704_p10 = ap_phi_mux_stencil_2_2_alpha_41_phi_fu_7176_p4;
    end else begin
        ap_phi_mux_stencil_alpha_2_0_5_phi_fu_7704_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_2_0_5_reg_7701;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_2_1_5_phi_fu_7686_p10 = stencil_2_2_alpha_12_fu_12672_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_2_1_5_phi_fu_7686_p10 = ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4;
    end else begin
        ap_phi_mux_stencil_alpha_2_1_5_phi_fu_7686_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_2_1_5_reg_7683;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 = stencil_alpha_2_2_3_be_reg_8522;
    end else begin
        ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 = stencil_alpha_2_2_3_reg_7153;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_2_2_5_phi_fu_7668_p10 = stencil_2_2_alpha_7_fu_12639_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_alpha_2_2_5_phi_fu_7668_p10 = ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4;
    end else begin
        ap_phi_mux_stencil_alpha_2_2_5_phi_fu_7668_p10 = ap_phi_reg_pp0_iter1_stencil_alpha_2_2_5_reg_7665;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_0_0_5_phi_fu_7974_p10 = stencil_2_2_blue_51_fu_12574_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_0_0_5_phi_fu_7974_p10 = ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4;
    end else begin
        ap_phi_mux_stencil_blue_0_0_5_phi_fu_7974_p10 = ap_phi_reg_pp0_iter1_stencil_blue_0_0_5_reg_7971;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_0_1_5_phi_fu_7956_p10 = stencil_2_2_blue_48_fu_12549_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_0_1_5_phi_fu_7956_p10 = ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4;
    end else begin
        ap_phi_mux_stencil_blue_0_1_5_phi_fu_7956_p10 = ap_phi_reg_pp0_iter1_stencil_blue_0_1_5_reg_7953;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 = stencil_blue_0_2_3_be_reg_8717;
    end else begin
        ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 = stencil_blue_0_2_3_reg_7303;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_0_2_5_phi_fu_7938_p10 = stencil_2_2_blue_38_fu_12492_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_0_2_5_phi_fu_7938_p10 = ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4;
    end else begin
        ap_phi_mux_stencil_blue_0_2_5_phi_fu_7938_p10 = ap_phi_reg_pp0_iter1_stencil_blue_0_2_5_reg_7935;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_1_0_5_phi_fu_7920_p10 = stencil_2_2_blue_30_fu_12427_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_1_0_5_phi_fu_7920_p10 = ap_phi_mux_stencil_2_2_blue_22_phi_fu_7296_p4;
    end else begin
        ap_phi_mux_stencil_blue_1_0_5_phi_fu_7920_p10 = ap_phi_reg_pp0_iter1_stencil_blue_1_0_5_reg_7917;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_1_1_5_phi_fu_7902_p10 = stencil_2_2_blue_27_fu_12409_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_1_1_5_phi_fu_7902_p10 = ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4;
    end else begin
        ap_phi_mux_stencil_blue_1_1_5_phi_fu_7902_p10 = ap_phi_reg_pp0_iter1_stencil_blue_1_1_5_reg_7899;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_1_2_5_phi_fu_7884_p10 = stencil_2_2_blue_21_fu_12368_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_1_2_5_phi_fu_7884_p10 = ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4;
    end else begin
        ap_phi_mux_stencil_blue_1_2_5_phi_fu_7884_p10 = ap_phi_reg_pp0_iter1_stencil_blue_1_2_5_reg_7881;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_2_0_5_phi_fu_7866_p10 = stencil_2_2_blue_14_fu_12319_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_2_0_5_phi_fu_7866_p10 = ap_phi_mux_stencil_2_2_blue_41_phi_fu_7266_p4;
    end else begin
        ap_phi_mux_stencil_blue_2_0_5_phi_fu_7866_p10 = ap_phi_reg_pp0_iter1_stencil_blue_2_0_5_reg_7863;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_2_1_5_phi_fu_7848_p10 = stencil_2_2_blue_12_fu_12309_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_2_1_5_phi_fu_7848_p10 = ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4;
    end else begin
        ap_phi_mux_stencil_blue_2_1_5_phi_fu_7848_p10 = ap_phi_reg_pp0_iter1_stencil_blue_2_1_5_reg_7845;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 = stencil_blue_2_2_3_be_reg_8639;
    end else begin
        ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 = stencil_blue_2_2_3_reg_7243;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_2_2_5_phi_fu_7830_p10 = stencil_2_2_blue_7_fu_12276_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_blue_2_2_5_phi_fu_7830_p10 = ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4;
    end else begin
        ap_phi_mux_stencil_blue_2_2_5_phi_fu_7830_p10 = ap_phi_reg_pp0_iter1_stencil_blue_2_2_5_reg_7827;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_0_0_5_phi_fu_8136_p10 = stencil_2_2_green_51_fu_12211_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_0_0_5_phi_fu_8136_p10 = ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4;
    end else begin
        ap_phi_mux_stencil_green_0_0_5_phi_fu_8136_p10 = ap_phi_reg_pp0_iter1_stencil_green_0_0_5_reg_8133;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_0_1_5_phi_fu_8118_p10 = stencil_2_2_green_48_fu_12186_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_0_1_5_phi_fu_8118_p10 = ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4;
    end else begin
        ap_phi_mux_stencil_green_0_1_5_phi_fu_8118_p10 = ap_phi_reg_pp0_iter1_stencil_green_0_1_5_reg_8115;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 = stencil_green_0_2_3_be_reg_8834;
    end else begin
        ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 = stencil_green_0_2_3_reg_7393;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_0_2_5_phi_fu_8100_p10 = stencil_2_2_green_38_fu_12129_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_0_2_5_phi_fu_8100_p10 = ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4;
    end else begin
        ap_phi_mux_stencil_green_0_2_5_phi_fu_8100_p10 = ap_phi_reg_pp0_iter1_stencil_green_0_2_5_reg_8097;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_1_0_5_phi_fu_8082_p10 = stencil_2_2_green_30_fu_12064_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_1_0_5_phi_fu_8082_p10 = ap_phi_mux_stencil_2_2_green_22_phi_fu_7386_p4;
    end else begin
        ap_phi_mux_stencil_green_1_0_5_phi_fu_8082_p10 = ap_phi_reg_pp0_iter1_stencil_green_1_0_5_reg_8079;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_1_1_5_phi_fu_8064_p10 = stencil_2_2_green_27_fu_12046_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_1_1_5_phi_fu_8064_p10 = ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4;
    end else begin
        ap_phi_mux_stencil_green_1_1_5_phi_fu_8064_p10 = ap_phi_reg_pp0_iter1_stencil_green_1_1_5_reg_8061;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_1_2_5_phi_fu_8046_p10 = stencil_2_2_green_21_fu_12005_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_1_2_5_phi_fu_8046_p10 = ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4;
    end else begin
        ap_phi_mux_stencil_green_1_2_5_phi_fu_8046_p10 = ap_phi_reg_pp0_iter1_stencil_green_1_2_5_reg_8043;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_2_0_5_phi_fu_8028_p10 = stencil_2_2_green_14_fu_11956_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_2_0_5_phi_fu_8028_p10 = ap_phi_mux_stencil_2_2_green_41_phi_fu_7356_p4;
    end else begin
        ap_phi_mux_stencil_green_2_0_5_phi_fu_8028_p10 = ap_phi_reg_pp0_iter1_stencil_green_2_0_5_reg_8025;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_2_1_5_phi_fu_8010_p10 = stencil_2_2_green_12_fu_11946_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_2_1_5_phi_fu_8010_p10 = ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4;
    end else begin
        ap_phi_mux_stencil_green_2_1_5_phi_fu_8010_p10 = ap_phi_reg_pp0_iter1_stencil_green_2_1_5_reg_8007;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 = stencil_green_2_2_3_be_reg_8756;
    end else begin
        ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 = stencil_green_2_2_3_reg_7333;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_2_2_5_phi_fu_7992_p10 = stencil_2_2_green_7_fu_11913_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_green_2_2_5_phi_fu_7992_p10 = ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4;
    end else begin
        ap_phi_mux_stencil_green_2_2_5_phi_fu_7992_p10 = ap_phi_reg_pp0_iter1_stencil_green_2_2_5_reg_7989;
    end
end

always @ (*) begin
    if (((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_stencil_height_idx_3_phi_fu_8373_p10 = stencil_height_idx_1_fu_12960_p2;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_height_idx_3_phi_fu_8373_p10 = stencil_height_idx_reg_7013;
    end else begin
        ap_phi_mux_stencil_height_idx_3_phi_fu_8373_p10 = ap_phi_reg_pp0_iter1_stencil_height_idx_3_reg_8370;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6729)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            ap_phi_mux_stencil_height_idx_be_phi_fu_9033_p4 = ap_phi_mux_stencil_height_idx_3_phi_fu_8373_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            ap_phi_mux_stencil_height_idx_be_phi_fu_9033_p4 = 8'd0;
        end else begin
            ap_phi_mux_stencil_height_idx_be_phi_fu_9033_p4 = ap_phi_reg_pp0_iter1_stencil_height_idx_be_reg_9029;
        end
    end else begin
        ap_phi_mux_stencil_height_idx_be_phi_fu_9033_p4 = ap_phi_reg_pp0_iter1_stencil_height_idx_be_reg_9029;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_stencil_height_idx_phi_fu_7017_p4 = ap_phi_mux_stencil_height_idx_be_phi_fu_9033_p4;
    end else begin
        ap_phi_mux_stencil_height_idx_phi_fu_7017_p4 = stencil_height_idx_reg_7013;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_0_0_5_phi_fu_8298_p10 = stencil_2_2_red_51_fu_11848_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_0_0_5_phi_fu_8298_p10 = ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4;
    end else begin
        ap_phi_mux_stencil_red_0_0_5_phi_fu_8298_p10 = ap_phi_reg_pp0_iter1_stencil_red_0_0_5_reg_8295;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_0_1_5_phi_fu_8280_p10 = stencil_2_2_red_48_fu_11823_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_0_1_5_phi_fu_8280_p10 = ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4;
    end else begin
        ap_phi_mux_stencil_red_0_1_5_phi_fu_8280_p10 = ap_phi_reg_pp0_iter1_stencil_red_0_1_5_reg_8277;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 = stencil_red_0_2_3_be_reg_8951;
    end else begin
        ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 = stencil_red_0_2_3_reg_7483;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_0_2_5_phi_fu_8262_p10 = stencil_2_2_red_38_fu_11766_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_0_2_5_phi_fu_8262_p10 = ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4;
    end else begin
        ap_phi_mux_stencil_red_0_2_5_phi_fu_8262_p10 = ap_phi_reg_pp0_iter1_stencil_red_0_2_5_reg_8259;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_1_0_5_phi_fu_8244_p10 = stencil_2_2_red_30_fu_11701_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_1_0_5_phi_fu_8244_p10 = ap_phi_mux_stencil_2_2_red_22_phi_fu_7476_p4;
    end else begin
        ap_phi_mux_stencil_red_1_0_5_phi_fu_8244_p10 = ap_phi_reg_pp0_iter1_stencil_red_1_0_5_reg_8241;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_1_1_5_phi_fu_8226_p10 = stencil_2_2_red_27_fu_11683_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_1_1_5_phi_fu_8226_p10 = ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4;
    end else begin
        ap_phi_mux_stencil_red_1_1_5_phi_fu_8226_p10 = ap_phi_reg_pp0_iter1_stencil_red_1_1_5_reg_8223;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_1_2_5_phi_fu_8208_p10 = stencil_2_2_red_21_fu_11642_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_1_2_5_phi_fu_8208_p10 = ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4;
    end else begin
        ap_phi_mux_stencil_red_1_2_5_phi_fu_8208_p10 = ap_phi_reg_pp0_iter1_stencil_red_1_2_5_reg_8205;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_2_0_5_phi_fu_8190_p10 = stencil_2_2_red_14_fu_11593_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_2_0_5_phi_fu_8190_p10 = ap_phi_mux_stencil_2_2_red_41_phi_fu_7446_p4;
    end else begin
        ap_phi_mux_stencil_red_2_0_5_phi_fu_8190_p10 = ap_phi_reg_pp0_iter1_stencil_red_2_0_5_reg_8187;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_2_1_5_phi_fu_8172_p10 = stencil_2_2_red_12_fu_11583_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_2_1_5_phi_fu_8172_p10 = ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4;
    end else begin
        ap_phi_mux_stencil_red_2_1_5_phi_fu_8172_p10 = ap_phi_reg_pp0_iter1_stencil_red_2_1_5_reg_8169;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 = stencil_red_2_2_3_be_reg_8873;
    end else begin
        ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 = stencil_red_2_2_3_reg_7423;
    end
end

always @ (*) begin
    if ((((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_2_2_5_phi_fu_8154_p10 = stencil_2_2_red_7_fu_11550_p3;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_red_2_2_5_phi_fu_8154_p10 = ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4;
    end else begin
        ap_phi_mux_stencil_red_2_2_5_phi_fu_8154_p10 = ap_phi_reg_pp0_iter1_stencil_red_2_2_5_reg_8151;
    end
end

always @ (*) begin
    if (((empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (tmp_47_fu_12954_p2 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_stencil_width_idx_3_phi_fu_8392_p10 = stencil_width_idx_1_fu_12947_p2;
    end else if (((tmp_47_fu_12954_p2 == 1'd1) & (empty_n_4_reg_27927 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_stencil_width_idx_3_phi_fu_8392_p10 = 8'd0;
    end else if ((((finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_3_reg_28009 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((finish_reading_stencil_points_reg_6977 == 1'd0) & (empty_n_5_reg_27922 == 1'd0) & (empty_n_4_reg_27927 == 1'd0) & (reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_mux_stencil_width_idx_3_phi_fu_8392_p10 = stencil_width_idx_reg_7025;
    end else begin
        ap_phi_mux_stencil_width_idx_3_phi_fu_8392_p10 = ap_phi_reg_pp0_iter1_stencil_width_idx_3_reg_8389;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6729)) begin
        if (((empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0))) begin
            ap_phi_mux_stencil_width_idx_be_phi_fu_9046_p4 = ap_phi_mux_stencil_width_idx_3_phi_fu_8392_p10;
        end else if (((empty_n_5_reg_27922 == 1'd1) | (reset_reg_7037 == 1'd1))) begin
            ap_phi_mux_stencil_width_idx_be_phi_fu_9046_p4 = 8'd0;
        end else begin
            ap_phi_mux_stencil_width_idx_be_phi_fu_9046_p4 = ap_phi_reg_pp0_iter1_stencil_width_idx_be_reg_9042;
        end
    end else begin
        ap_phi_mux_stencil_width_idx_be_phi_fu_9046_p4 = ap_phi_reg_pp0_iter1_stencil_width_idx_be_reg_9042;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_stencil_width_idx_phi_fu_7029_p4 = ap_phi_mux_stencil_width_idx_be_phi_fu_9046_p4;
    end else begin
        ap_phi_mux_stencil_width_idx_phi_fu_7029_p4 = stencil_width_idx_reg_7025;
    end
end

always @ (*) begin
    if ((((app_input_data_V_len_empty_n & app_input_data_V_eop_empty_n & app_input_data_V_data_V_empty_n) == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_7041_p4 == 1'd1) | (empty_n_5_fu_11281_p1 == 1'd1))) | ((ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (empty_n_5_fu_11281_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_input_data_V_len0_update = 1'b1;
    end else begin
        app_input_data_V_len0_update = 1'b0;
    end
end

always @ (*) begin
    if (((app_input_params_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_7041_p4 == 1'd1) | (empty_n_5_fu_11281_p1 == 1'd1))) | ((ap_phi_mux_finish_reading_stencil_points_phi_fu_6981_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (empty_n_5_fu_11281_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (app_input_params_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_input_params_V_read = 1'b1;
    end else begin
        app_input_params_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter3_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter3_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter3_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        app_output_data_V_data_V_blk_n = app_output_data_V_data_V_full_n;
    end else begin
        app_output_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter3_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter3_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter3_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        app_output_data_V_eop_blk_n = app_output_data_V_eop_full_n;
    end else begin
        app_output_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op5139_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_output_data_V_len1_update = 1'b1;
    end else begin
        app_output_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter3_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter3_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter3_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_7037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        app_output_data_V_len_blk_n = app_output_data_V_len_full_n;
    end else begin
        app_output_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_0_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_0_alpha_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_0_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_0_alpha_ce0 = 1'b1;
    end else begin
        cols_buffer_0_0_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_alpha_ce1 = 1'b1;
    end else begin
        cols_buffer_0_0_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_0_alpha_we0 = 1'b1;
    end else begin
        cols_buffer_0_0_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_alpha_we1 = 1'b1;
    end else begin
        cols_buffer_0_0_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_0_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_0_blue_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_0_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_0_blue_ce0 = 1'b1;
    end else begin
        cols_buffer_0_0_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_blue_ce1 = 1'b1;
    end else begin
        cols_buffer_0_0_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_0_blue_we0 = 1'b1;
    end else begin
        cols_buffer_0_0_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_blue_we1 = 1'b1;
    end else begin
        cols_buffer_0_0_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_0_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_0_green_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_0_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_0_green_ce0 = 1'b1;
    end else begin
        cols_buffer_0_0_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_green_ce1 = 1'b1;
    end else begin
        cols_buffer_0_0_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_0_green_we0 = 1'b1;
    end else begin
        cols_buffer_0_0_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_green_we1 = 1'b1;
    end else begin
        cols_buffer_0_0_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_0_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_0_red_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_0_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_0_red_ce0 = 1'b1;
    end else begin
        cols_buffer_0_0_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_red_ce1 = 1'b1;
    end else begin
        cols_buffer_0_0_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_0_red_we0 = 1'b1;
    end else begin
        cols_buffer_0_0_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_0_red_we1 = 1'b1;
    end else begin
        cols_buffer_0_0_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_1_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_1_alpha_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_1_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_1_alpha_ce0 = 1'b1;
    end else begin
        cols_buffer_0_1_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_alpha_ce1 = 1'b1;
    end else begin
        cols_buffer_0_1_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_1_alpha_we0 = 1'b1;
    end else begin
        cols_buffer_0_1_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_alpha_we1 = 1'b1;
    end else begin
        cols_buffer_0_1_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_1_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_1_blue_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_1_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_1_blue_ce0 = 1'b1;
    end else begin
        cols_buffer_0_1_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_blue_ce1 = 1'b1;
    end else begin
        cols_buffer_0_1_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_1_blue_we0 = 1'b1;
    end else begin
        cols_buffer_0_1_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_blue_we1 = 1'b1;
    end else begin
        cols_buffer_0_1_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_1_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_1_green_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_1_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_1_green_ce0 = 1'b1;
    end else begin
        cols_buffer_0_1_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_green_ce1 = 1'b1;
    end else begin
        cols_buffer_0_1_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_1_green_we0 = 1'b1;
    end else begin
        cols_buffer_0_1_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_green_we1 = 1'b1;
    end else begin
        cols_buffer_0_1_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_0_1_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_0_1_red_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_0_1_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_0_1_red_ce0 = 1'b1;
    end else begin
        cols_buffer_0_1_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_red_ce1 = 1'b1;
    end else begin
        cols_buffer_0_1_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_0_1_red_we0 = 1'b1;
    end else begin
        cols_buffer_0_1_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_0_1_red_we1 = 1'b1;
    end else begin
        cols_buffer_0_1_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_0_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_0_alpha_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_0_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_0_alpha_ce0 = 1'b1;
    end else begin
        cols_buffer_1_0_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_alpha_ce1 = 1'b1;
    end else begin
        cols_buffer_1_0_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_0_alpha_we0 = 1'b1;
    end else begin
        cols_buffer_1_0_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_alpha_we1 = 1'b1;
    end else begin
        cols_buffer_1_0_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_0_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_0_blue_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_0_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_0_blue_ce0 = 1'b1;
    end else begin
        cols_buffer_1_0_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_blue_ce1 = 1'b1;
    end else begin
        cols_buffer_1_0_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_0_blue_we0 = 1'b1;
    end else begin
        cols_buffer_1_0_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_blue_we1 = 1'b1;
    end else begin
        cols_buffer_1_0_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_0_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_0_green_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_0_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_0_green_ce0 = 1'b1;
    end else begin
        cols_buffer_1_0_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_green_ce1 = 1'b1;
    end else begin
        cols_buffer_1_0_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_0_green_we0 = 1'b1;
    end else begin
        cols_buffer_1_0_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_green_we1 = 1'b1;
    end else begin
        cols_buffer_1_0_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_0_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_0_red_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_0_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_0_red_ce0 = 1'b1;
    end else begin
        cols_buffer_1_0_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_red_ce1 = 1'b1;
    end else begin
        cols_buffer_1_0_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd0) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_0_red_we0 = 1'b1;
    end else begin
        cols_buffer_1_0_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_0_red_we1 = 1'b1;
    end else begin
        cols_buffer_1_0_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_1_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_1_alpha_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_1_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_1_alpha_ce0 = 1'b1;
    end else begin
        cols_buffer_1_1_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_alpha_ce1 = 1'b1;
    end else begin
        cols_buffer_1_1_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_1_alpha_we0 = 1'b1;
    end else begin
        cols_buffer_1_1_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_alpha_we1 = 1'b1;
    end else begin
        cols_buffer_1_1_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_1_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_1_blue_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_1_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_1_blue_ce0 = 1'b1;
    end else begin
        cols_buffer_1_1_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_blue_ce1 = 1'b1;
    end else begin
        cols_buffer_1_1_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_1_blue_we0 = 1'b1;
    end else begin
        cols_buffer_1_1_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_blue_we1 = 1'b1;
    end else begin
        cols_buffer_1_1_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_1_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_1_green_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_1_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_1_green_ce0 = 1'b1;
    end else begin
        cols_buffer_1_1_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_green_ce1 = 1'b1;
    end else begin
        cols_buffer_1_1_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_1_green_we0 = 1'b1;
    end else begin
        cols_buffer_1_1_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_green_we1 = 1'b1;
    end else begin
        cols_buffer_1_1_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_1_1_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_1_1_red_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_1_1_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_1_1_red_ce0 = 1'b1;
    end else begin
        cols_buffer_1_1_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_red_ce1 = 1'b1;
    end else begin
        cols_buffer_1_1_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6943 == 1'd1) & (tmp_15_reg_6931 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_1_1_red_we0 = 1'b1;
    end else begin
        cols_buffer_1_1_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_1_1_red_we1 = 1'b1;
    end else begin
        cols_buffer_1_1_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_0_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_0_alpha_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_0_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_0_alpha_ce0 = 1'b1;
    end else begin
        cols_buffer_2_0_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_alpha_ce1 = 1'b1;
    end else begin
        cols_buffer_2_0_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_0_alpha_we0 = 1'b1;
    end else begin
        cols_buffer_2_0_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_alpha_we1 = 1'b1;
    end else begin
        cols_buffer_2_0_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_0_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_0_blue_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_0_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_0_blue_ce0 = 1'b1;
    end else begin
        cols_buffer_2_0_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_blue_ce1 = 1'b1;
    end else begin
        cols_buffer_2_0_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_0_blue_we0 = 1'b1;
    end else begin
        cols_buffer_2_0_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_blue_we1 = 1'b1;
    end else begin
        cols_buffer_2_0_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_0_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_0_green_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_0_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_0_green_ce0 = 1'b1;
    end else begin
        cols_buffer_2_0_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_green_ce1 = 1'b1;
    end else begin
        cols_buffer_2_0_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_0_green_we0 = 1'b1;
    end else begin
        cols_buffer_2_0_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_green_we1 = 1'b1;
    end else begin
        cols_buffer_2_0_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_0_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_0_red_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_0_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_0_red_ce0 = 1'b1;
    end else begin
        cols_buffer_2_0_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_red_ce1 = 1'b1;
    end else begin
        cols_buffer_2_0_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_0_red_we0 = 1'b1;
    end else begin
        cols_buffer_2_0_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_0_red_we1 = 1'b1;
    end else begin
        cols_buffer_2_0_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_1_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_1_alpha_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_1_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_1_alpha_ce0 = 1'b1;
    end else begin
        cols_buffer_2_1_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_alpha_ce1 = 1'b1;
    end else begin
        cols_buffer_2_1_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_1_alpha_we0 = 1'b1;
    end else begin
        cols_buffer_2_1_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_alpha_we1 = 1'b1;
    end else begin
        cols_buffer_2_1_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_1_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_1_blue_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_1_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_1_blue_ce0 = 1'b1;
    end else begin
        cols_buffer_2_1_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_blue_ce1 = 1'b1;
    end else begin
        cols_buffer_2_1_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_1_blue_we0 = 1'b1;
    end else begin
        cols_buffer_2_1_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_blue_we1 = 1'b1;
    end else begin
        cols_buffer_2_1_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_1_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_1_green_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_1_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_1_green_ce0 = 1'b1;
    end else begin
        cols_buffer_2_1_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_green_ce1 = 1'b1;
    end else begin
        cols_buffer_2_1_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_1_green_we0 = 1'b1;
    end else begin
        cols_buffer_2_1_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_green_we1 = 1'b1;
    end else begin
        cols_buffer_2_1_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        cols_buffer_2_1_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cols_buffer_2_1_red_address0 = tmp_21_fu_10856_p1;
    end else begin
        cols_buffer_2_1_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cols_buffer_2_1_red_ce0 = 1'b1;
    end else begin
        cols_buffer_2_1_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_red_ce1 = 1'b1;
    end else begin
        cols_buffer_2_1_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_15_reg_6931 == 2'd0) & ~(tmp_15_reg_6931 == 2'd1) & (tmp_17_reg_6943 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        cols_buffer_2_1_red_we0 = 1'b1;
    end else begin
        cols_buffer_2_1_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cols_buffer_2_1_red_we1 = 1'b1;
    end else begin
        cols_buffer_2_1_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13852_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13852_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13864_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13864_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13876_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13876_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13888_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13888_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13900_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13900_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13912_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13912_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13924_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13924_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13936_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13936_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13948_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13948_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13960_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13960_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13972_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13972_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13984_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13984_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_13996_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_13996_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14008_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14008_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14020_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14020_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14032_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14032_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14044_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14044_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14056_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14056_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14068_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14068_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14080_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14080_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14092_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14092_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14104_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14104_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14116_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14116_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14128_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14128_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14140_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14140_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14152_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14152_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_14164_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_14164_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_15817_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_15817_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_15845_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_15845_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_15873_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_15873_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_15901_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_15901_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_15929_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_15929_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_15957_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_15957_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16025_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16025_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16093_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16093_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16161_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16161_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16173_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16173_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16185_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16185_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16221_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16221_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16257_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16257_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16309_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16309_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16321_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16321_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16333_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16333_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16369_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16369_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16405_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16405_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16457_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16457_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16469_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16469_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16481_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16481_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16517_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16517_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16553_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16553_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16605_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16605_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16617_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16617_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16629_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16629_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16665_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16665_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16701_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16701_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16753_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16753_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16765_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16765_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16777_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16777_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16813_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16813_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16849_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16849_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16901_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16901_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16913_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16913_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16925_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16925_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16961_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16961_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_16997_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_16997_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17049_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17049_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17061_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17061_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17073_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17073_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17109_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17109_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17145_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17145_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17197_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17197_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17209_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17209_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17221_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17221_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17257_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17257_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17293_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17293_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17345_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17345_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17357_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17369_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17369_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17405_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17405_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17441_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17441_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17493_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17493_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17505_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17505_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17517_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17517_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17553_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17553_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17589_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17589_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17641_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17641_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17653_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17653_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17665_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17665_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17701_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17701_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17737_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17737_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17789_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17789_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17801_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17801_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17813_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17813_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17849_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17849_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17885_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17885_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17937_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17937_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17949_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17949_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17961_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17961_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_17997_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_17997_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18033_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18033_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18085_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18085_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18097_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18097_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18109_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18109_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18145_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18145_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18181_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18181_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18233_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18233_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18245_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18245_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18257_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18257_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18293_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18293_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18329_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18329_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18381_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18381_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18429_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18429_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18477_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18477_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18525_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18525_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18573_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18573_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18621_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18621_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18669_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18669_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18797_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18797_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18829_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18829_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18877_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18877_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18909_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18909_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18941_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18941_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_18989_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_18989_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19117_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19117_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19149_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19149_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19197_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19197_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19229_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19229_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19261_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19309_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19309_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19437_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19437_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19469_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19469_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19517_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19517_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19549_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19549_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19581_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19581_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19629_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19629_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19757_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19757_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19789_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19789_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19837_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19837_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19869_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19869_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19901_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19901_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_19949_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_19949_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20077_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20077_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20109_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20109_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20157_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20157_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20189_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20189_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20221_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20221_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20269_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20269_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20397_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20397_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20429_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20429_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20477_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20477_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20509_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20509_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20541_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20541_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20589_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20589_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20717_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20717_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20749_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20749_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20797_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20797_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20829_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20829_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20861_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20861_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_20909_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_20909_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21037_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21037_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21069_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21069_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21117_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21117_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21149_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21149_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21181_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21181_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21229_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21229_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21357_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21389_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21389_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21437_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21437_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21469_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21469_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21501_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21501_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21549_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21549_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21677_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21677_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21709_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21709_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21757_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21757_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21789_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21789_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21821_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21821_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21869_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21869_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_21997_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_21997_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22029_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22029_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22077_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22077_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22109_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22109_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22141_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22141_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22189_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22189_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22317_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22317_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22349_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22349_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22397_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22397_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22429_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22429_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22461_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22461_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22509_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22509_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22637_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22637_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22669_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22669_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22717_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22717_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22749_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22749_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22781_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22781_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22829_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22829_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22957_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22957_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_22989_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_22989_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23037_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23037_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23069_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23069_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23101_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23101_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23149_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23149_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23277_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23277_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23309_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23309_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23357_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23389_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23389_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23421_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23421_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_Point_s_fu_23469_ap_ce = 1'b1;
    end else begin
        grp_reg_Point_s_fu_23469_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_7041_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_app_stencil_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_app_stencil_V_read = 1'b1;
    end else begin
        reset_app_stencil_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_0_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_0_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_0_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_0_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_0_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_0_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_0_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_0_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_0_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_0_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_0_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_0_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_0_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_0_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_0_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_0_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_0_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_0_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_0_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_0_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_0_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_0_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_0_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_0_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_0_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_0_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_0_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_0_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_0_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_0_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_0_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_0_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_0_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_0_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_0_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_0_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_0_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_10_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_10_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_10_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_10_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_10_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_10_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_10_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_10_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_10_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_10_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_10_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_10_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_10_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_10_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_10_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_10_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_10_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_10_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_10_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_10_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_10_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_10_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_10_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_10_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_10_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_10_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_10_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_10_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_10_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_10_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_10_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_10_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_10_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_10_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_10_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_10_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_10_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_11_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_11_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_11_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_11_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_11_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_11_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_11_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_11_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_11_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_11_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_11_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_11_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_11_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_11_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_11_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_11_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_11_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_11_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_11_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_11_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_11_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_11_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_11_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_11_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_11_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_11_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_11_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_11_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_11_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_11_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_11_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_11_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_11_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_11_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_11_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_11_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_11_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_12_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_12_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_12_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_12_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_12_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_12_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_12_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_12_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_12_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_12_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_12_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_12_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_12_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_12_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_12_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_12_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_12_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_12_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_12_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_12_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_12_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_12_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_12_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_12_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_12_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_12_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_12_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_12_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_12_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_12_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_12_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_12_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_12_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_12_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_12_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_12_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_12_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_13_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_13_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_13_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_13_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_13_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_13_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_13_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_13_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_13_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_13_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_13_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_13_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_13_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_13_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_13_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_13_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_13_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_13_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_13_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_13_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_13_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_13_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_13_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_13_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_13_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_13_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_13_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_13_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_13_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_13_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_13_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_13_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_13_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_13_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_13_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_13_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_13_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_14_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_14_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_14_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_14_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_14_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_14_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_14_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_14_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_14_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_14_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_14_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_14_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_14_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_14_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_14_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_14_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_14_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_14_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_14_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_14_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_14_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_14_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_14_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_14_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_14_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_14_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_14_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_14_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_14_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_14_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_14_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_14_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_14_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_14_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_14_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_14_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_14_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_15_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_15_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_15_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_15_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_15_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_15_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_15_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_15_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_15_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_15_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_15_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_15_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_15_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_15_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_15_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_15_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_15_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_15_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_15_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_15_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_15_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_15_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_15_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_15_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_15_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_15_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_15_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_15_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_15_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_15_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_15_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_15_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_15_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_15_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_15_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_15_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_15_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_1_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_1_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_1_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_1_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_1_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_1_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_1_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_1_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_1_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_1_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_1_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_1_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_1_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_1_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_1_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_1_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_1_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_1_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_1_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_1_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_1_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_1_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_1_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_1_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_1_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_1_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_1_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_1_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_1_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_1_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_1_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_1_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_1_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_1_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_1_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_1_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_1_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_2_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_2_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_2_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_2_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_2_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_2_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_2_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_2_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_2_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_2_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_2_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_2_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_2_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_2_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_2_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_2_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_2_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_2_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_2_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_2_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_2_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_2_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_2_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_2_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_2_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_2_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_2_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_2_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_2_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_2_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_2_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_2_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_2_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_2_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_2_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_2_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_2_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_3_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_3_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_3_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_3_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_3_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_3_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_3_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_3_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_3_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_3_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_3_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_3_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_3_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_3_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_3_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_3_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_3_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_3_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_3_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_3_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_3_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_3_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_3_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_3_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_3_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_3_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_3_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_3_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_3_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_3_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_3_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_3_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_3_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_3_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_3_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_3_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_3_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_4_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_4_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_4_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_4_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_4_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_4_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_4_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_4_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_4_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_4_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_4_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_4_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_4_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_4_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_4_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_4_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_4_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_4_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_4_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_4_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_4_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_4_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_4_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_4_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_4_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_4_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_4_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_4_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_4_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_4_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_4_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_4_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_4_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_4_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_4_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_4_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_4_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_5_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_5_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_5_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_5_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_5_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_5_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_5_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_5_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_5_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_5_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_5_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_5_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_5_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_5_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_5_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_5_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_5_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_5_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_5_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_5_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_5_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_5_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_5_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_5_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_5_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_5_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_5_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_5_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_5_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_5_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_5_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_5_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_5_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_5_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_5_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_5_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_5_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_6_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_6_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_6_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_6_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_6_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_6_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_6_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_6_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_6_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_6_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_6_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_6_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_6_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_6_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_6_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_6_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_6_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_6_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_6_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_6_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_6_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_6_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_6_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_6_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_6_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_6_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_6_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_6_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_6_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_6_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_6_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_6_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_6_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_6_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_6_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_6_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_6_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_7_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_7_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_7_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_7_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_7_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_7_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_7_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_7_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_7_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_7_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_7_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_7_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_7_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_7_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_7_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_7_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_7_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_7_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_7_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_7_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_7_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_7_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_7_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_7_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_7_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_7_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_7_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_7_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_7_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_7_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_7_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_7_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_7_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_7_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_7_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_7_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_7_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_8_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_8_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_8_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_8_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_8_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_8_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_8_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_8_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_8_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_8_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_8_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_8_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_8_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_8_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_8_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_8_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_8_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_8_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_8_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_8_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_8_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_8_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_8_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_8_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_8_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_8_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_8_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_8_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_8_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_8_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_8_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_8_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_8_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_8_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_8_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_8_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_8_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_9_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_9_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_9_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_9_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_0_9_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_0_9_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_9_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_0_9_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_0_9_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_9_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_9_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_9_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_9_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_0_9_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_0_9_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_9_blue_we0 = 1'b1;
    end else begin
        rows_buffer_0_9_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_blue_we1 = 1'b1;
    end else begin
        rows_buffer_0_9_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_9_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_9_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_9_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_9_green_ce0 = 1'b1;
    end else begin
        rows_buffer_0_9_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_green_ce1 = 1'b1;
    end else begin
        rows_buffer_0_9_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_9_green_we0 = 1'b1;
    end else begin
        rows_buffer_0_9_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_green_we1 = 1'b1;
    end else begin
        rows_buffer_0_9_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_0_9_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_0_9_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_0_9_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_0_9_red_ce0 = 1'b1;
    end else begin
        rows_buffer_0_9_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_red_ce1 = 1'b1;
    end else begin
        rows_buffer_0_9_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_0_9_red_we0 = 1'b1;
    end else begin
        rows_buffer_0_9_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_0_9_red_we1 = 1'b1;
    end else begin
        rows_buffer_0_9_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_0_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_0_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_0_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_0_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_0_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_0_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_0_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_0_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_0_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_0_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_0_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_0_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_0_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_0_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_0_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_0_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_0_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_0_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_0_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_0_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_0_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_0_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_0_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_0_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_0_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_0_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_0_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_0_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_0_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_0_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_0_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_0_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_0_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd0) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_0_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_0_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_0_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_0_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_10_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_10_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_10_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_10_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_10_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_10_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_10_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_10_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_10_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_10_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_10_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_10_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_10_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_10_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_10_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_10_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_10_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_10_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_10_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_10_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_10_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_10_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_10_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_10_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_10_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_10_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_10_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_10_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_10_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_10_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_10_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_10_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_10_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd10) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_10_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_10_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_10_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_10_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_11_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_11_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_11_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_11_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_11_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_11_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_11_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_11_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_11_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_11_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_11_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_11_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_11_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_11_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_11_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_11_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_11_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_11_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_11_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_11_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_11_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_11_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_11_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_11_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_11_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_11_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_11_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_11_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_11_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_11_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_11_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_11_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_11_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd11) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_11_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_11_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_11_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_11_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_12_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_12_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_12_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_12_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_12_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_12_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_12_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_12_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_12_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_12_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_12_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_12_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_12_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_12_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_12_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_12_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_12_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_12_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_12_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_12_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_12_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_12_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_12_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_12_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_12_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_12_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_12_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_12_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_12_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_12_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_12_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_12_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_12_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd12) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_12_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_12_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_12_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_12_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_13_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_13_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_13_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_13_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_13_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_13_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_13_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_13_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_13_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_13_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_13_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_13_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_13_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_13_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_13_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_13_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_13_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_13_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_13_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_13_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_13_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_13_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_13_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_13_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_13_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_13_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_13_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_13_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_13_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_13_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_13_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_13_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_13_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd13) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_13_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_13_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_13_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_13_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_14_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_14_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_14_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_14_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_14_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_14_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_14_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_14_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_14_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_14_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_14_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_14_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_14_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_14_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_14_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_14_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_14_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_14_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_14_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_14_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_14_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_14_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_14_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_14_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_14_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_14_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_14_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_14_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_14_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_14_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_14_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_14_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_14_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd14) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_14_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_14_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_14_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_14_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_15_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_15_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_15_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_15_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_15_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_15_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_15_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_15_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_15_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_15_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_15_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_15_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_15_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_15_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_15_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_15_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_15_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_15_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_15_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_15_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_15_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_15_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_15_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_15_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_15_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_15_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_15_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_15_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_15_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_15_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_15_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_15_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_15_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd15) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_15_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_15_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_15_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_15_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_1_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_1_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_1_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_1_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_1_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_1_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_1_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_1_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_1_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_1_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_1_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_1_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_1_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_1_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_1_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_1_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_1_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_1_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_1_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_1_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_1_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_1_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_1_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_1_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_1_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_1_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_1_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_1_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_1_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_1_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_1_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_1_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_1_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd1) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_1_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_1_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_1_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_1_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_2_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_2_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_2_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_2_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_2_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_2_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_2_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_2_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_2_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_2_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_2_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_2_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_2_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_2_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_2_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_2_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_2_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_2_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_2_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_2_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_2_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_2_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_2_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_2_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_2_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_2_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_2_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_2_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_2_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_2_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_2_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_2_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_2_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd2) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_2_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_2_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_2_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_2_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_3_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_3_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_3_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_3_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_3_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_3_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_3_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_3_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_3_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_3_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_3_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_3_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_3_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_3_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_3_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_3_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_3_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_3_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_3_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_3_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_3_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_3_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_3_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_3_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_3_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_3_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_3_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_3_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_3_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_3_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_3_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_3_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_3_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd3) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_3_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_3_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_3_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_3_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_4_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_4_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_4_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_4_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_4_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_4_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_4_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_4_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_4_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_4_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_4_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_4_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_4_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_4_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_4_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_4_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_4_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_4_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_4_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_4_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_4_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_4_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_4_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_4_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_4_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_4_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_4_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_4_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_4_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_4_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_4_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_4_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_4_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd4) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_4_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_4_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_4_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_4_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_5_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_5_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_5_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_5_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_5_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_5_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_5_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_5_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_5_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_5_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_5_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_5_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_5_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_5_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_5_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_5_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_5_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_5_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_5_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_5_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_5_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_5_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_5_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_5_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_5_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_5_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_5_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_5_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_5_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_5_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_5_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_5_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_5_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd5) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_5_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_5_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_5_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_5_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_6_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_6_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_6_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_6_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_6_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_6_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_6_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_6_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_6_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_6_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_6_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_6_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_6_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_6_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_6_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_6_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_6_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_6_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_6_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_6_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_6_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_6_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_6_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_6_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_6_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_6_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_6_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_6_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_6_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_6_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_6_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_6_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_6_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd6) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_6_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_6_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_6_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_6_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_7_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_7_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_7_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_7_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_7_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_7_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_7_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_7_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_7_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_7_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_7_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_7_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_7_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_7_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_7_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_7_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_7_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_7_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_7_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_7_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_7_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_7_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_7_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_7_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_7_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_7_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_7_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_7_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_7_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_7_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_7_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_7_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_7_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd7) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_7_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_7_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_7_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_7_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_8_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_8_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_8_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_8_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_8_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_8_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_8_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_8_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_8_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_8_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_8_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_8_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_8_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_8_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_8_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_8_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_8_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_8_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_8_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_8_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_8_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_8_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_8_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_8_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_8_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_8_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_8_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_8_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_8_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_8_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_8_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_8_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_8_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd8) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_8_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_8_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_8_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_8_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_9_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_9_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_9_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_9_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_1_9_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_1_9_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_9_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_1_9_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_1_9_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_9_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_9_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_9_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_9_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_1_9_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_1_9_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_9_blue_we0 = 1'b1;
    end else begin
        rows_buffer_1_9_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_blue_we1 = 1'b1;
    end else begin
        rows_buffer_1_9_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_9_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_9_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_9_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_9_green_ce0 = 1'b1;
    end else begin
        rows_buffer_1_9_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_green_ce1 = 1'b1;
    end else begin
        rows_buffer_1_9_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_9_green_we0 = 1'b1;
    end else begin
        rows_buffer_1_9_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_green_we1 = 1'b1;
    end else begin
        rows_buffer_1_9_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_1_9_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_1_9_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_1_9_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_1_9_red_ce0 = 1'b1;
    end else begin
        rows_buffer_1_9_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_red_ce1 = 1'b1;
    end else begin
        rows_buffer_1_9_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_6908 == 4'd9) & (tmp_8_reg_6896 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_1_9_red_we0 = 1'b1;
    end else begin
        rows_buffer_1_9_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_44_reg_29921 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_1_9_red_we1 = 1'b1;
    end else begin
        rows_buffer_1_9_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_0_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_0_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_0_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_0_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_0_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_0_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_0_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_0_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_0_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_0_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_0_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_0_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_0_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_0_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_0_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_0_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_0_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_0_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_0_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_0_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_0_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_0_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_0_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_0_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_0_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_0_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_0_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_0_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_0_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_0_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_0_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_0_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_0_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_0_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_0_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_0_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_0_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_10_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_10_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_10_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_10_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_10_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_10_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd10) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_10_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_10_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_10_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_10_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_10_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_10_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_10_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_10_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_10_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd10) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_10_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_10_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_10_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_10_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_10_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_10_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_10_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_10_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_10_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd10) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_10_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_10_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_10_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_10_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_10_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_10_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_10_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_10_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_10_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd10) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_10_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_10_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_10_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_10_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_11_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_11_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_11_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_11_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_11_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_11_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd11) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_11_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_11_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_11_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_11_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_11_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_11_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_11_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_11_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_11_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd11) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_11_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_11_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_11_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_11_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_11_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_11_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_11_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_11_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_11_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd11) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_11_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_11_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_11_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_11_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_11_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_11_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_11_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_11_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_11_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd11) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_11_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_11_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_11_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_11_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_12_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_12_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_12_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_12_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_12_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_12_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd12) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_12_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_12_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_12_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_12_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_12_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_12_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_12_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_12_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_12_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd12) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_12_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_12_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_12_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_12_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_12_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_12_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_12_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_12_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_12_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd12) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_12_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_12_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_12_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_12_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_12_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_12_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_12_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_12_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_12_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd12) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_12_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_12_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_12_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_12_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_13_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_13_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_13_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_13_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_13_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_13_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd13) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_13_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_13_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_13_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_13_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_13_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_13_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_13_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_13_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_13_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd13) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_13_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_13_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_13_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_13_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_13_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_13_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_13_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_13_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_13_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd13) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_13_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_13_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_13_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_13_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_13_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_13_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_13_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_13_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_13_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd13) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_13_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_13_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_13_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_13_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_14_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_14_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_14_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_14_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_14_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_14_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd14) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_14_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_14_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_14_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_14_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_14_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_14_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_14_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_14_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_14_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd14) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_14_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_14_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_14_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_14_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_14_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_14_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_14_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_14_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_14_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd14) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_14_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_14_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_14_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_14_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_14_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_14_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_14_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_14_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_14_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd14) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_14_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_14_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_14_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_14_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_15_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_15_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_15_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_15_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_15_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_15_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd15) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_15_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_15_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_15_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_15_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_15_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_15_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_15_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_15_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_15_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd15) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_15_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_15_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_15_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_15_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_15_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_15_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_15_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_15_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_15_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd15) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_15_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_15_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_15_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_15_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_15_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_15_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_15_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_15_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_15_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd15) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_15_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_15_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_15_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_15_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_1_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_1_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_1_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_1_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_1_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_1_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_1_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_1_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_1_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_1_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_1_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_1_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_1_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_1_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_1_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_1_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_1_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_1_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_1_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_1_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_1_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_1_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_1_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_1_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_1_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_1_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_1_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_1_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_1_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_1_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_1_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_1_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_1_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_1_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_1_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_1_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_1_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_2_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_2_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_2_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_2_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_2_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_2_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_2_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_2_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_2_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_2_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_2_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_2_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_2_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_2_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_2_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_2_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_2_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_2_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_2_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_2_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_2_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_2_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_2_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_2_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_2_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_2_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_2_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_2_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_2_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_2_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_2_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_2_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_2_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_2_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_2_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_2_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_2_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_3_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_3_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_3_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_3_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_3_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_3_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_3_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_3_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_3_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_3_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_3_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_3_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_3_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_3_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_3_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_3_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_3_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_3_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_3_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_3_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_3_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_3_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_3_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_3_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_3_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_3_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_3_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_3_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_3_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_3_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_3_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_3_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_3_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_3_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_3_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_3_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_3_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_4_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_4_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_4_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_4_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_4_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_4_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd4) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_4_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_4_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_4_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_4_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_4_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_4_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_4_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_4_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_4_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd4) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_4_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_4_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_4_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_4_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_4_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_4_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_4_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_4_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_4_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd4) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_4_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_4_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_4_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_4_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_4_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_4_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_4_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_4_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_4_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd4) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_4_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_4_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_4_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_4_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_5_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_5_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_5_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_5_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_5_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_5_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd5) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_5_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_5_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_5_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_5_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_5_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_5_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_5_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_5_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_5_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd5) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_5_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_5_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_5_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_5_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_5_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_5_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_5_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_5_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_5_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd5) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_5_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_5_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_5_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_5_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_5_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_5_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_5_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_5_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_5_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd5) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_5_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_5_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_5_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_5_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_6_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_6_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_6_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_6_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_6_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_6_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd6) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_6_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_6_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_6_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_6_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_6_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_6_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_6_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_6_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_6_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd6) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_6_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_6_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_6_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_6_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_6_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_6_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_6_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_6_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_6_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd6) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_6_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_6_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_6_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_6_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_6_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_6_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_6_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_6_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_6_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd6) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_6_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_6_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_6_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_6_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_7_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_7_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_7_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_7_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_7_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_7_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd7) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_7_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_7_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_7_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_7_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_7_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_7_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_7_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_7_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_7_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd7) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_7_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_7_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_7_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_7_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_7_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_7_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_7_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_7_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_7_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd7) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_7_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_7_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_7_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_7_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_7_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_7_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_7_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_7_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_7_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd7) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_7_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_7_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_7_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_7_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_8_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_8_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_8_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_8_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_8_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_8_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd8) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_8_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_8_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_8_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_8_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_8_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_8_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_8_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_8_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_8_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd8) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_8_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_8_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_8_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_8_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_8_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_8_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_8_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_8_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_8_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd8) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_8_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_8_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_8_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_8_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_8_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_8_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_8_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_8_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_8_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd8) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_8_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_8_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_8_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_8_red_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_9_alpha_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_9_alpha_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_9_alpha_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_9_alpha_ce0 = 1'b1;
    end else begin
        rows_buffer_2_9_alpha_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_alpha_ce1 = 1'b1;
    end else begin
        rows_buffer_2_9_alpha_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd9) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_9_alpha_we0 = 1'b1;
    end else begin
        rows_buffer_2_9_alpha_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_alpha_we1 = 1'b1;
    end else begin
        rows_buffer_2_9_alpha_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_9_blue_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_9_blue_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_9_blue_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_9_blue_ce0 = 1'b1;
    end else begin
        rows_buffer_2_9_blue_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_blue_ce1 = 1'b1;
    end else begin
        rows_buffer_2_9_blue_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd9) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_9_blue_we0 = 1'b1;
    end else begin
        rows_buffer_2_9_blue_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_blue_we1 = 1'b1;
    end else begin
        rows_buffer_2_9_blue_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_9_green_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_9_green_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_9_green_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_9_green_ce0 = 1'b1;
    end else begin
        rows_buffer_2_9_green_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_green_ce1 = 1'b1;
    end else begin
        rows_buffer_2_9_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd9) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_9_green_we0 = 1'b1;
    end else begin
        rows_buffer_2_9_green_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_green_we1 = 1'b1;
    end else begin
        rows_buffer_2_9_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rows_buffer_2_9_red_address0 = tmp_31_fu_13556_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rows_buffer_2_9_red_address0 = tmp_11_fu_10624_p1;
    end else begin
        rows_buffer_2_9_red_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rows_buffer_2_9_red_ce0 = 1'b1;
    end else begin
        rows_buffer_2_9_red_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_red_ce1 = 1'b1;
    end else begin
        rows_buffer_2_9_red_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_8_reg_6896 == 2'd0) & ~(tmp_8_reg_6896 == 2'd1) & (tmp_s_reg_6908 == 4'd9) & (1'b1 == ap_CS_fsm_state6))) begin
        rows_buffer_2_9_red_we0 = 1'b1;
    end else begin
        rows_buffer_2_9_red_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_44_reg_29921 == 2'd0) & ~(tmp_44_reg_29921 == 2'd1) & (ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rows_buffer_2_9_red_we1 = 1'b1;
    end else begin
        rows_buffer_2_9_red_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_6_fu_10594_p2 == 1'd1) & (tmp_7_fu_10600_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((tmp_6_fu_10594_p2 == 1'd1) & (tmp_7_fu_10600_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd15)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd14)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd13)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd12)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd11)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd10)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd9)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd8)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd7)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd6)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd5)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd4)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd3)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd2)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd1)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd1) & (tmp_s_reg_6908 == 4'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd15)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd14)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd13)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd12)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd11)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd10)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd9)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd8)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd7)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd6)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd5)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd4)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd3)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd2)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd1)) | ((tmp_13_fu_10826_p2 == 1'd1) & (tmp_12_fu_10820_p2 == 1'd1) & (tmp_14_fu_10832_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd15)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd14)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd13)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd12)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd11)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd10)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd9)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd8)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd7)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd6)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd5)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd4)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd3)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd2)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd1)) | ((tmp_12_fu_10820_p2 == 1'd1) & (tmp_13_fu_10826_p2 == 1'd0) & (tmp_s_reg_6908 == 4'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_22_fu_10884_p2 == 1'd1) & (tmp_17_reg_6943 == 1'd1) & (tmp_24_fu_10890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((tmp_22_fu_10884_p2 == 1'd1) & (tmp_17_reg_6943 == 1'd1) & (tmp_24_fu_10890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((tmp_22_fu_10884_p2 == 1'd1) & (tmp_17_reg_6943 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((tmp_27_fu_11230_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((app_output_data_V_len1_status == 1'b0) & (ap_predicate_op5139_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((app_output_data_V_len1_status == 1'b0) & (ap_predicate_op5139_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((app_output_data_V_len1_status == 1'b0) & (ap_predicate_op5139_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_state11_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter4 = ((app_output_data_V_len1_status == 1'b0) & (ap_predicate_op5139_write_state15 == 1'b1));
end

always @ (*) begin
    ap_condition_6728 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_6729 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_6973 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_reset_1_reg_8408 = 'bx;

assign ap_phi_reg_pp0_iter1_app_input_read_times_3_reg_8332 = 'bx;

assign ap_phi_reg_pp0_iter1_app_input_read_times_be_reg_9003 = 'bx;

assign ap_phi_reg_pp0_iter1_finish_reading_stencil_points_4_reg_8313 = 'bx;

assign ap_phi_reg_pp0_iter1_finish_reading_stencil_points_be_reg_8990 = 'bx;

assign ap_phi_reg_pp0_iter1_num_line_4_reg_8351 = 'bx;

assign ap_phi_reg_pp0_iter1_num_line_be_reg_9016 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_alpha_be_reg_8431 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_blue_be_reg_8457 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_green_be_reg_8483 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_0_red_be_reg_8509 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_alpha_be_reg_8418 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_blue_be_reg_8444 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_green_be_reg_8470 = 'bx;

assign ap_phi_reg_pp0_iter1_old_cols_buffer_2_1_red_be_reg_8496 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_alpha_14_3_reg_7532 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_alpha_15_3_reg_7513 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_blue_14_3_reg_7570 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_blue_15_3_reg_7551 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_green_14_3_reg_7608 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_green_15_3_reg_7589 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_red_14_3_reg_7646 = 'bx;

assign ap_phi_reg_pp0_iter1_prev_points_input_data_red_15_3_reg_7627 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_be_reg_9055 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_alpha_13_be_reg_8561 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_alpha_15_be_reg_8574 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_alpha_22_be_reg_8587 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_alpha_28_be_reg_8613 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_alpha_39_be_reg_8626 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_alpha_51_be_reg_8548 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_alpha_8_be_reg_8535 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_blue_13_be_reg_8678 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_blue_15_be_reg_8691 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_blue_22_be_reg_8704 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_blue_28_be_reg_8730 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_blue_39_be_reg_8743 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_blue_51_be_reg_8665 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_blue_8_be_reg_8652 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_green_13_be_reg_8795 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_green_15_be_reg_8808 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_green_22_be_reg_8821 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_green_28_be_reg_8847 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_green_39_be_reg_8860 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_green_51_be_reg_8782 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_green_8_be_reg_8769 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_red_13_be_reg_8912 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_red_15_be_reg_8925 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_red_22_be_reg_8938 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_red_28_be_reg_8964 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_red_39_be_reg_8977 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_red_51_be_reg_8899 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_2_2_red_8_be_reg_8886 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_0_0_5_reg_7809 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_0_1_5_reg_7791 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_0_2_3_be_reg_8600 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_0_2_5_reg_7773 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_1_0_5_reg_7755 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_1_1_5_reg_7737 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_1_2_5_reg_7719 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_2_0_5_reg_7701 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_2_1_5_reg_7683 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_2_2_3_be_reg_8522 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_alpha_2_2_5_reg_7665 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_0_0_5_reg_7971 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_0_1_5_reg_7953 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_0_2_3_be_reg_8717 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_0_2_5_reg_7935 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_1_0_5_reg_7917 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_1_1_5_reg_7899 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_1_2_5_reg_7881 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_2_0_5_reg_7863 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_2_1_5_reg_7845 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_2_2_3_be_reg_8639 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_blue_2_2_5_reg_7827 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_0_0_5_reg_8133 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_0_1_5_reg_8115 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_0_2_3_be_reg_8834 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_0_2_5_reg_8097 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_1_0_5_reg_8079 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_1_1_5_reg_8061 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_1_2_5_reg_8043 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_2_0_5_reg_8025 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_2_1_5_reg_8007 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_2_2_3_be_reg_8756 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_green_2_2_5_reg_7989 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_height_idx_3_reg_8370 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_height_idx_be_reg_9029 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_0_0_5_reg_8295 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_0_1_5_reg_8277 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_0_2_3_be_reg_8951 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_0_2_5_reg_8259 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_1_0_5_reg_8241 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_1_1_5_reg_8223 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_1_2_5_reg_8205 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_2_0_5_reg_8187 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_2_1_5_reg_8169 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_2_2_3_be_reg_8873 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_red_2_2_5_reg_8151 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_width_idx_3_reg_8389 = 'bx;

assign ap_phi_reg_pp0_iter1_stencil_width_idx_be_reg_9042 = 'bx;

always @ (*) begin
    ap_predicate_op2106_call_state12 = ((empty_n_3_reg_28009 == 1'd1) & (finish_reading_stencil_points_reg_6977 == 1'd1) & (empty_n_5_reg_27922 == 1'd0) & (reset_reg_7037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op2834_call_state13 = ((ap_reg_pp0_iter1_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_7037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op3245_call_state14 = ((ap_reg_pp0_iter2_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter2_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter2_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_7037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op5139_write_state15 = ((ap_reg_pp0_iter3_empty_n_3_reg_28009 == 1'd1) & (ap_reg_pp0_iter3_finish_reading_stencil_points_reg_6977 == 1'd1) & (ap_reg_pp0_iter3_empty_n_5_reg_27922 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_7037 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_input_data_V_data_V_read = app_input_data_V_len0_update;

assign app_input_data_V_eop_read = app_input_data_V_len0_update;

assign app_input_data_V_len_read = app_input_data_V_len0_update;

assign app_input_read_times_1_fu_11421_p3 = ((tmp_48_fu_11395_p2[0:0] === 1'b1) ? 8'd0 : app_input_read_times_2_fu_11389_p2);

assign app_input_read_times_2_fu_11389_p2 = (ap_phi_mux_app_input_read_times_phi_fu_6993_p4 + 8'd1);

assign app_output_data_V_data_V_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{cur_point_0_2_15_2_2_fu_27347_p2}, {cur_point_1_2_15_2_2_fu_27312_p2}}, {cur_point_2_2_15_2_2_fu_27277_p2}}, {cur_point_alpha_15_2_2_fu_27242_p2}}, {points_output_data_14_red_fu_27111_p2}}, {points_output_data_14_green_fu_27076_p2}}, {points_output_data_14_blue_fu_27041_p2}}, {points_output_data_14_alpha_fu_27006_p2}}, {points_output_data_13_red_fu_26875_p2}}, {points_output_data_13_green_fu_26840_p2}}, {points_output_data_13_blue_fu_26805_p2}}, {points_output_data_13_alpha_fu_26770_p2}}, {points_output_data_12_red_fu_26639_p2}}, {points_output_data_12_green_fu_26604_p2}}, {points_output_data_12_blue_fu_26569_p2}}, {points_output_data_12_alpha_fu_26534_p2}}, {points_output_data_11_red_fu_26403_p2}}, {points_output_data_11_green_fu_26368_p2}}, {points_output_data_11_blue_fu_26333_p2}}, {points_output_data_11_alpha_fu_26298_p2}}, {points_output_data_10_red_fu_26167_p2}}, {points_output_data_10_green_fu_26132_p2}}, {points_output_data_10_blue_fu_26097_p2}}, {points_output_data_10_alpha_fu_26062_p2}}, {points_output_data_9_red_fu_25931_p2}}, {points_output_data_9_green_fu_25896_p2}}, {points_output_data_9_blue_fu_25861_p2}}, {points_output_data_9_alpha_fu_25826_p2}}, {points_output_data_8_red_fu_25695_p2}}, {points_output_data_8_green_fu_25660_p2}}, {points_output_data_8_blue_fu_25625_p2}}, {points_output_data_8_alpha_fu_25590_p2}}, {points_output_data_7_red_fu_25459_p2}}, {points_output_data_7_green_fu_25424_p2}}, {points_output_data_7_blue_fu_25389_p2}}, {points_output_data_7_alpha_fu_25354_p2}}, {points_output_data_6_red_fu_25223_p2}}, {points_output_data_6_green_fu_25188_p2}}, {points_output_data_6_blue_fu_25153_p2}}, {points_output_data_6_alpha_fu_25118_p2}}, {points_output_data_5_red_fu_24987_p2}}, {points_output_data_5_green_fu_24952_p2}}, {points_output_data_5_blue_fu_24917_p2}}, {points_output_data_5_alpha_fu_24882_p2}}, {points_output_data_4_red_fu_24751_p2}}, {points_output_data_4_green_fu_24716_p2}}, {points_output_data_4_blue_fu_24681_p2}}, {points_output_data_4_alpha_fu_24646_p2}}, {points_output_data_3_red_fu_24515_p2}}, {points_output_data_3_green_fu_24480_p2}}, {points_output_data_3_blue_fu_24445_p2}}, {points_output_data_3_alpha_fu_24410_p2}}, {points_output_data_2_red_fu_24279_p2}}, {points_output_data_2_green_fu_24244_p2}}, {points_output_data_2_blue_fu_24209_p2}}, {points_output_data_2_alpha_fu_24174_p2}}, {points_output_data_1_red_fu_24043_p2}}, {points_output_data_1_green_fu_24008_p2}}, {points_output_data_1_blue_fu_23973_p2}}, {points_output_data_1_alpha_fu_23938_p2}}, {points_output_data_0_red_fu_23807_p2}}, {points_output_data_0_green_fu_23772_p2}}, {points_output_data_0_blue_fu_23737_p2}}, {points_output_data_0_alpha_fu_23702_p2}};

assign app_output_data_V_data_V_write = app_output_data_V_len1_update;

assign app_output_data_V_eop_din = ap_reg_pp0_iter3_tmp_eop_reg_28086;

assign app_output_data_V_eop_write = app_output_data_V_len1_update;

assign app_output_data_V_len1_status = (app_output_data_V_len_full_n & app_output_data_V_eop_full_n & app_output_data_V_data_V_full_n);

assign app_output_data_V_len_din = ap_reg_pp0_iter3_tmp_len_reg_28081;

assign app_output_data_V_len_write = app_output_data_V_len1_update;

assign cur_point_0_2_15_2_2_fu_27347_p2 = (tmp481_fu_27342_p2 + tmp477_fu_27330_p2);

assign cur_point_1_2_15_2_2_fu_27312_p2 = (tmp474_fu_27307_p2 + tmp470_fu_27295_p2);

assign cur_point_2_2_15_2_2_fu_27277_p2 = (tmp467_fu_27272_p2 + tmp463_fu_27260_p2);

assign cur_point_alpha_15_2_2_fu_27242_p2 = (tmp460_fu_27237_p2 + tmp456_fu_27225_p2);

assign empty_n_3_fu_11373_p1 = grp_nbread_fu_1306_p4_0;

assign empty_n_4_fu_11285_p1 = app_input_params_V_empty_n;

assign empty_n_5_fu_11281_p1 = reset_app_stencil_V_empty_n;

assign grp_nbread_fu_1306_p4_0 = (app_input_data_V_len_empty_n & app_input_data_V_eop_empty_n & app_input_data_V_data_V_empty_n);

assign grp_reg_Point_s_fu_13984_agg_result_alpha_write = tmp_data_V_1_reg_28013[7:0];

assign grp_reg_Point_s_fu_13984_agg_result_blue_write = {{tmp_data_V_1_reg_28013[15:8]}};

assign grp_reg_Point_s_fu_13984_agg_result_green_write = {{tmp_data_V_1_reg_28013[23:16]}};

assign grp_reg_Point_s_fu_13984_agg_result_red_write = {{tmp_data_V_1_reg_28013[31:24]}};

assign grp_reg_Point_s_fu_13996_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[39:32]}};

assign grp_reg_Point_s_fu_13996_agg_result_blue_write = {{tmp_data_V_1_reg_28013[47:40]}};

assign grp_reg_Point_s_fu_13996_agg_result_green_write = {{tmp_data_V_1_reg_28013[55:48]}};

assign grp_reg_Point_s_fu_13996_agg_result_red_write = {{tmp_data_V_1_reg_28013[63:56]}};

assign grp_reg_Point_s_fu_14008_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[71:64]}};

assign grp_reg_Point_s_fu_14008_agg_result_blue_write = {{tmp_data_V_1_reg_28013[79:72]}};

assign grp_reg_Point_s_fu_14008_agg_result_green_write = {{tmp_data_V_1_reg_28013[87:80]}};

assign grp_reg_Point_s_fu_14008_agg_result_red_write = {{tmp_data_V_1_reg_28013[95:88]}};

assign grp_reg_Point_s_fu_14020_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[103:96]}};

assign grp_reg_Point_s_fu_14020_agg_result_blue_write = {{tmp_data_V_1_reg_28013[111:104]}};

assign grp_reg_Point_s_fu_14020_agg_result_green_write = {{tmp_data_V_1_reg_28013[119:112]}};

assign grp_reg_Point_s_fu_14020_agg_result_red_write = {{tmp_data_V_1_reg_28013[127:120]}};

assign grp_reg_Point_s_fu_14032_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[135:128]}};

assign grp_reg_Point_s_fu_14032_agg_result_blue_write = {{tmp_data_V_1_reg_28013[143:136]}};

assign grp_reg_Point_s_fu_14032_agg_result_green_write = {{tmp_data_V_1_reg_28013[151:144]}};

assign grp_reg_Point_s_fu_14032_agg_result_red_write = {{tmp_data_V_1_reg_28013[159:152]}};

assign grp_reg_Point_s_fu_14044_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[167:160]}};

assign grp_reg_Point_s_fu_14044_agg_result_blue_write = {{tmp_data_V_1_reg_28013[175:168]}};

assign grp_reg_Point_s_fu_14044_agg_result_green_write = {{tmp_data_V_1_reg_28013[183:176]}};

assign grp_reg_Point_s_fu_14044_agg_result_red_write = {{tmp_data_V_1_reg_28013[191:184]}};

assign grp_reg_Point_s_fu_14056_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[199:192]}};

assign grp_reg_Point_s_fu_14056_agg_result_blue_write = {{tmp_data_V_1_reg_28013[207:200]}};

assign grp_reg_Point_s_fu_14056_agg_result_green_write = {{tmp_data_V_1_reg_28013[215:208]}};

assign grp_reg_Point_s_fu_14056_agg_result_red_write = {{tmp_data_V_1_reg_28013[223:216]}};

assign grp_reg_Point_s_fu_14068_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[231:224]}};

assign grp_reg_Point_s_fu_14068_agg_result_blue_write = {{tmp_data_V_1_reg_28013[239:232]}};

assign grp_reg_Point_s_fu_14068_agg_result_green_write = {{tmp_data_V_1_reg_28013[247:240]}};

assign grp_reg_Point_s_fu_14068_agg_result_red_write = {{tmp_data_V_1_reg_28013[255:248]}};

assign grp_reg_Point_s_fu_14080_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[263:256]}};

assign grp_reg_Point_s_fu_14080_agg_result_blue_write = {{tmp_data_V_1_reg_28013[271:264]}};

assign grp_reg_Point_s_fu_14080_agg_result_green_write = {{tmp_data_V_1_reg_28013[279:272]}};

assign grp_reg_Point_s_fu_14080_agg_result_red_write = {{tmp_data_V_1_reg_28013[287:280]}};

assign grp_reg_Point_s_fu_14092_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[295:288]}};

assign grp_reg_Point_s_fu_14092_agg_result_blue_write = {{tmp_data_V_1_reg_28013[303:296]}};

assign grp_reg_Point_s_fu_14092_agg_result_green_write = {{tmp_data_V_1_reg_28013[311:304]}};

assign grp_reg_Point_s_fu_14092_agg_result_red_write = {{tmp_data_V_1_reg_28013[319:312]}};

assign grp_reg_Point_s_fu_14104_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[327:320]}};

assign grp_reg_Point_s_fu_14104_agg_result_blue_write = {{tmp_data_V_1_reg_28013[335:328]}};

assign grp_reg_Point_s_fu_14104_agg_result_green_write = {{tmp_data_V_1_reg_28013[343:336]}};

assign grp_reg_Point_s_fu_14104_agg_result_red_write = {{tmp_data_V_1_reg_28013[351:344]}};

assign grp_reg_Point_s_fu_14116_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[359:352]}};

assign grp_reg_Point_s_fu_14116_agg_result_blue_write = {{tmp_data_V_1_reg_28013[367:360]}};

assign grp_reg_Point_s_fu_14116_agg_result_green_write = {{tmp_data_V_1_reg_28013[375:368]}};

assign grp_reg_Point_s_fu_14116_agg_result_red_write = {{tmp_data_V_1_reg_28013[383:376]}};

assign grp_reg_Point_s_fu_14128_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[391:384]}};

assign grp_reg_Point_s_fu_14128_agg_result_blue_write = {{tmp_data_V_1_reg_28013[399:392]}};

assign grp_reg_Point_s_fu_14128_agg_result_green_write = {{tmp_data_V_1_reg_28013[407:400]}};

assign grp_reg_Point_s_fu_14128_agg_result_red_write = {{tmp_data_V_1_reg_28013[415:408]}};

assign grp_reg_Point_s_fu_14140_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[423:416]}};

assign grp_reg_Point_s_fu_14140_agg_result_blue_write = {{tmp_data_V_1_reg_28013[431:424]}};

assign grp_reg_Point_s_fu_14140_agg_result_green_write = {{tmp_data_V_1_reg_28013[439:432]}};

assign grp_reg_Point_s_fu_14140_agg_result_red_write = {{tmp_data_V_1_reg_28013[447:440]}};

assign grp_reg_Point_s_fu_14152_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[455:448]}};

assign grp_reg_Point_s_fu_14152_agg_result_blue_write = {{tmp_data_V_1_reg_28013[463:456]}};

assign grp_reg_Point_s_fu_14152_agg_result_green_write = {{tmp_data_V_1_reg_28013[471:464]}};

assign grp_reg_Point_s_fu_14152_agg_result_red_write = {{tmp_data_V_1_reg_28013[479:472]}};

assign grp_reg_Point_s_fu_14164_agg_result_alpha_write = {{tmp_data_V_1_reg_28013[487:480]}};

assign grp_reg_Point_s_fu_14164_agg_result_blue_write = {{tmp_data_V_1_reg_28013[495:488]}};

assign grp_reg_Point_s_fu_14164_agg_result_green_write = {{tmp_data_V_1_reg_28013[503:496]}};

assign grp_reg_Point_s_fu_14164_agg_result_red_write = {{tmp_data_V_1_reg_28013[511:504]}};

assign grp_reg_Point_s_fu_16025_agg_result_alpha_write = ($signed(pc_alpha_1_0_0_2_fu_16019_p0) * $signed(pc_alpha_1_0_0_2_fu_16019_p1));

assign grp_reg_Point_s_fu_16025_agg_result_blue_write = ($signed(pc_blue_1_0_0_2_fu_16013_p0) * $signed(pc_blue_1_0_0_2_fu_16013_p1));

assign grp_reg_Point_s_fu_16025_agg_result_green_write = ($signed(pc_green_1_0_0_2_fu_16007_p0) * $signed(pc_green_1_0_0_2_fu_16007_p1));

assign grp_reg_Point_s_fu_16025_agg_result_red_write = ($signed(pc_red_1_0_0_2_fu_16001_p0) * $signed(pc_red_1_0_0_2_fu_16001_p1));

assign grp_reg_Point_s_fu_16093_agg_result_alpha_write = ($signed(pc_alpha_1_0_0_2_1_fu_16087_p0) * $signed(pc_alpha_1_0_0_2_1_fu_16087_p1));

assign grp_reg_Point_s_fu_16093_agg_result_blue_write = ($signed(pc_blue_1_0_0_2_1_fu_16081_p0) * $signed(pc_blue_1_0_0_2_1_fu_16081_p1));

assign grp_reg_Point_s_fu_16093_agg_result_green_write = ($signed(pc_green_1_0_0_2_1_fu_16075_p0) * $signed(pc_green_1_0_0_2_1_fu_16075_p1));

assign grp_reg_Point_s_fu_16093_agg_result_red_write = ($signed(pc_red_1_0_0_2_1_fu_16069_p0) * $signed(pc_red_1_0_0_2_1_fu_16069_p1));

assign grp_reg_Point_s_fu_16161_agg_result_alpha_write = ($signed(pc_alpha_0_0_2_2_fu_16155_p0) * $signed(pc_alpha_0_0_2_2_fu_16155_p1));

assign grp_reg_Point_s_fu_16161_agg_result_blue_write = ($signed(pc_blue_0_0_2_2_fu_16149_p0) * $signed(pc_blue_0_0_2_2_fu_16149_p1));

assign grp_reg_Point_s_fu_16161_agg_result_green_write = ($signed(pc_green_0_0_2_2_fu_16143_p0) * $signed(pc_green_0_0_2_2_fu_16143_p1));

assign grp_reg_Point_s_fu_16161_agg_result_red_write = ($signed(pc_red_0_0_2_2_fu_16137_p0) * $signed(pc_red_0_0_2_2_fu_16137_p1));

assign grp_reg_Point_s_fu_16221_agg_result_alpha_write = ($signed(pc_alpha_1_0_1_2_fu_16215_p0) * $signed(pc_alpha_1_0_1_2_fu_16215_p1));

assign grp_reg_Point_s_fu_16221_agg_result_blue_write = ($signed(pc_blue_1_0_1_2_fu_16209_p0) * $signed(pc_blue_1_0_1_2_fu_16209_p1));

assign grp_reg_Point_s_fu_16221_agg_result_green_write = ($signed(pc_green_1_0_1_2_fu_16203_p0) * $signed(pc_green_1_0_1_2_fu_16203_p1));

assign grp_reg_Point_s_fu_16221_agg_result_red_write = ($signed(pc_red_1_0_1_2_fu_16197_p0) * $signed(pc_red_1_0_1_2_fu_16197_p1));

assign grp_reg_Point_s_fu_16257_agg_result_alpha_write = ($signed(pc_alpha_0_1_2_1_fu_16251_p0) * $signed(pc_alpha_0_1_2_1_fu_16251_p1));

assign grp_reg_Point_s_fu_16257_agg_result_blue_write = ($signed(pc_blue_0_1_2_1_fu_16245_p0) * $signed(pc_blue_0_1_2_1_fu_16245_p1));

assign grp_reg_Point_s_fu_16257_agg_result_green_write = ($signed(pc_green_0_1_2_1_fu_16239_p0) * $signed(pc_green_0_1_2_1_fu_16239_p1));

assign grp_reg_Point_s_fu_16257_agg_result_red_write = ($signed(pc_red_0_1_2_1_fu_16233_p0) * $signed(pc_red_0_1_2_1_fu_16233_p1));

assign grp_reg_Point_s_fu_16309_agg_result_alpha_write = ($signed(pc_alpha_0_1_2_2_fu_16303_p0) * $signed(pc_alpha_0_1_2_2_fu_16303_p1));

assign grp_reg_Point_s_fu_16309_agg_result_blue_write = ($signed(pc_blue_0_1_2_2_fu_16297_p0) * $signed(pc_blue_0_1_2_2_fu_16297_p1));

assign grp_reg_Point_s_fu_16309_agg_result_green_write = ($signed(pc_green_0_1_2_2_fu_16291_p0) * $signed(pc_green_0_1_2_2_fu_16291_p1));

assign grp_reg_Point_s_fu_16309_agg_result_red_write = ($signed(pc_red_0_1_2_2_fu_16285_p0) * $signed(pc_red_0_1_2_2_fu_16285_p1));

assign grp_reg_Point_s_fu_16369_agg_result_alpha_write = ($signed(pc_alpha_0_2_2_fu_16363_p0) * $signed(pc_alpha_0_2_2_fu_16363_p1));

assign grp_reg_Point_s_fu_16369_agg_result_blue_write = ($signed(pc_blue_0_2_2_fu_16357_p0) * $signed(pc_blue_0_2_2_fu_16357_p1));

assign grp_reg_Point_s_fu_16369_agg_result_green_write = ($signed(pc_green_0_2_2_fu_16351_p0) * $signed(pc_green_0_2_2_fu_16351_p1));

assign grp_reg_Point_s_fu_16369_agg_result_red_write = ($signed(pc_red_0_2_2_fu_16345_p0) * $signed(pc_red_0_2_2_fu_16345_p1));

assign grp_reg_Point_s_fu_16405_agg_result_alpha_write = ($signed(pc_alpha_0_2_2_1_fu_16399_p0) * $signed(pc_alpha_0_2_2_1_fu_16399_p1));

assign grp_reg_Point_s_fu_16405_agg_result_blue_write = ($signed(pc_blue_0_2_2_1_fu_16393_p0) * $signed(pc_blue_0_2_2_1_fu_16393_p1));

assign grp_reg_Point_s_fu_16405_agg_result_green_write = ($signed(pc_green_0_2_2_1_fu_16387_p0) * $signed(pc_green_0_2_2_1_fu_16387_p1));

assign grp_reg_Point_s_fu_16405_agg_result_red_write = ($signed(pc_red_0_2_2_1_fu_16381_p0) * $signed(pc_red_0_2_2_1_fu_16381_p1));

assign grp_reg_Point_s_fu_16457_agg_result_alpha_write = ($signed(pc_alpha_0_2_2_2_fu_16451_p0) * $signed(pc_alpha_0_2_2_2_fu_16451_p1));

assign grp_reg_Point_s_fu_16457_agg_result_blue_write = ($signed(pc_blue_0_2_2_2_fu_16445_p0) * $signed(pc_blue_0_2_2_2_fu_16445_p1));

assign grp_reg_Point_s_fu_16457_agg_result_green_write = ($signed(pc_green_0_2_2_2_fu_16439_p0) * $signed(pc_green_0_2_2_2_fu_16439_p1));

assign grp_reg_Point_s_fu_16457_agg_result_red_write = ($signed(pc_red_0_2_2_2_fu_16433_p0) * $signed(pc_red_0_2_2_2_fu_16433_p1));

assign grp_reg_Point_s_fu_16517_agg_result_alpha_write = ($signed(pc_alpha_0_3_2_fu_16511_p0) * $signed(pc_alpha_0_3_2_fu_16511_p1));

assign grp_reg_Point_s_fu_16517_agg_result_blue_write = ($signed(pc_blue_0_3_2_fu_16505_p0) * $signed(pc_blue_0_3_2_fu_16505_p1));

assign grp_reg_Point_s_fu_16517_agg_result_green_write = ($signed(pc_green_0_3_2_fu_16499_p0) * $signed(pc_green_0_3_2_fu_16499_p1));

assign grp_reg_Point_s_fu_16517_agg_result_red_write = ($signed(pc_red_0_3_2_fu_16493_p0) * $signed(pc_red_0_3_2_fu_16493_p1));

assign grp_reg_Point_s_fu_16553_agg_result_alpha_write = ($signed(pc_alpha_0_3_2_1_fu_16547_p0) * $signed(pc_alpha_0_3_2_1_fu_16547_p1));

assign grp_reg_Point_s_fu_16553_agg_result_blue_write = ($signed(pc_blue_0_3_2_1_fu_16541_p0) * $signed(pc_blue_0_3_2_1_fu_16541_p1));

assign grp_reg_Point_s_fu_16553_agg_result_green_write = ($signed(pc_green_0_3_2_1_fu_16535_p0) * $signed(pc_green_0_3_2_1_fu_16535_p1));

assign grp_reg_Point_s_fu_16553_agg_result_red_write = ($signed(pc_red_0_3_2_1_fu_16529_p0) * $signed(pc_red_0_3_2_1_fu_16529_p1));

assign grp_reg_Point_s_fu_16605_agg_result_alpha_write = ($signed(pc_alpha_0_3_2_2_fu_16599_p0) * $signed(pc_alpha_0_3_2_2_fu_16599_p1));

assign grp_reg_Point_s_fu_16605_agg_result_blue_write = ($signed(pc_blue_0_3_2_2_fu_16593_p0) * $signed(pc_blue_0_3_2_2_fu_16593_p1));

assign grp_reg_Point_s_fu_16605_agg_result_green_write = ($signed(pc_green_0_3_2_2_fu_16587_p0) * $signed(pc_green_0_3_2_2_fu_16587_p1));

assign grp_reg_Point_s_fu_16605_agg_result_red_write = ($signed(pc_red_0_3_2_2_fu_16581_p0) * $signed(pc_red_0_3_2_2_fu_16581_p1));

assign grp_reg_Point_s_fu_16665_agg_result_alpha_write = ($signed(pc_alpha_0_4_2_fu_16659_p0) * $signed(pc_alpha_0_4_2_fu_16659_p1));

assign grp_reg_Point_s_fu_16665_agg_result_blue_write = ($signed(pc_blue_0_4_2_fu_16653_p0) * $signed(pc_blue_0_4_2_fu_16653_p1));

assign grp_reg_Point_s_fu_16665_agg_result_green_write = ($signed(pc_green_0_4_2_fu_16647_p0) * $signed(pc_green_0_4_2_fu_16647_p1));

assign grp_reg_Point_s_fu_16665_agg_result_red_write = ($signed(pc_red_0_4_2_fu_16641_p0) * $signed(pc_red_0_4_2_fu_16641_p1));

assign grp_reg_Point_s_fu_16701_agg_result_alpha_write = ($signed(pc_alpha_0_4_2_1_fu_16695_p0) * $signed(pc_alpha_0_4_2_1_fu_16695_p1));

assign grp_reg_Point_s_fu_16701_agg_result_blue_write = ($signed(pc_blue_0_4_2_1_fu_16689_p0) * $signed(pc_blue_0_4_2_1_fu_16689_p1));

assign grp_reg_Point_s_fu_16701_agg_result_green_write = ($signed(pc_green_0_4_2_1_fu_16683_p0) * $signed(pc_green_0_4_2_1_fu_16683_p1));

assign grp_reg_Point_s_fu_16701_agg_result_red_write = ($signed(pc_red_0_4_2_1_fu_16677_p0) * $signed(pc_red_0_4_2_1_fu_16677_p1));

assign grp_reg_Point_s_fu_16753_agg_result_alpha_write = ($signed(pc_alpha_0_4_2_2_fu_16747_p0) * $signed(pc_alpha_0_4_2_2_fu_16747_p1));

assign grp_reg_Point_s_fu_16753_agg_result_blue_write = ($signed(pc_blue_0_4_2_2_fu_16741_p0) * $signed(pc_blue_0_4_2_2_fu_16741_p1));

assign grp_reg_Point_s_fu_16753_agg_result_green_write = ($signed(pc_green_0_4_2_2_fu_16735_p0) * $signed(pc_green_0_4_2_2_fu_16735_p1));

assign grp_reg_Point_s_fu_16753_agg_result_red_write = ($signed(pc_red_0_4_2_2_fu_16729_p0) * $signed(pc_red_0_4_2_2_fu_16729_p1));

assign grp_reg_Point_s_fu_16813_agg_result_alpha_write = ($signed(pc_alpha_0_5_2_fu_16807_p0) * $signed(pc_alpha_0_5_2_fu_16807_p1));

assign grp_reg_Point_s_fu_16813_agg_result_blue_write = ($signed(pc_blue_0_5_2_fu_16801_p0) * $signed(pc_blue_0_5_2_fu_16801_p1));

assign grp_reg_Point_s_fu_16813_agg_result_green_write = ($signed(pc_green_0_5_2_fu_16795_p0) * $signed(pc_green_0_5_2_fu_16795_p1));

assign grp_reg_Point_s_fu_16813_agg_result_red_write = ($signed(pc_red_0_5_2_fu_16789_p0) * $signed(pc_red_0_5_2_fu_16789_p1));

assign grp_reg_Point_s_fu_16849_agg_result_alpha_write = ($signed(pc_alpha_0_5_2_1_fu_16843_p0) * $signed(pc_alpha_0_5_2_1_fu_16843_p1));

assign grp_reg_Point_s_fu_16849_agg_result_blue_write = ($signed(pc_blue_0_5_2_1_fu_16837_p0) * $signed(pc_blue_0_5_2_1_fu_16837_p1));

assign grp_reg_Point_s_fu_16849_agg_result_green_write = ($signed(pc_green_0_5_2_1_fu_16831_p0) * $signed(pc_green_0_5_2_1_fu_16831_p1));

assign grp_reg_Point_s_fu_16849_agg_result_red_write = ($signed(pc_red_0_5_2_1_fu_16825_p0) * $signed(pc_red_0_5_2_1_fu_16825_p1));

assign grp_reg_Point_s_fu_16901_agg_result_alpha_write = ($signed(pc_alpha_0_5_2_2_fu_16895_p0) * $signed(pc_alpha_0_5_2_2_fu_16895_p1));

assign grp_reg_Point_s_fu_16901_agg_result_blue_write = ($signed(pc_blue_0_5_2_2_fu_16889_p0) * $signed(pc_blue_0_5_2_2_fu_16889_p1));

assign grp_reg_Point_s_fu_16901_agg_result_green_write = ($signed(pc_green_0_5_2_2_fu_16883_p0) * $signed(pc_green_0_5_2_2_fu_16883_p1));

assign grp_reg_Point_s_fu_16901_agg_result_red_write = ($signed(pc_red_0_5_2_2_fu_16877_p0) * $signed(pc_red_0_5_2_2_fu_16877_p1));

assign grp_reg_Point_s_fu_16961_agg_result_alpha_write = ($signed(pc_alpha_0_6_2_fu_16955_p0) * $signed(pc_alpha_0_6_2_fu_16955_p1));

assign grp_reg_Point_s_fu_16961_agg_result_blue_write = ($signed(pc_blue_0_6_2_fu_16949_p0) * $signed(pc_blue_0_6_2_fu_16949_p1));

assign grp_reg_Point_s_fu_16961_agg_result_green_write = ($signed(pc_green_0_6_2_fu_16943_p0) * $signed(pc_green_0_6_2_fu_16943_p1));

assign grp_reg_Point_s_fu_16961_agg_result_red_write = ($signed(pc_red_0_6_2_fu_16937_p0) * $signed(pc_red_0_6_2_fu_16937_p1));

assign grp_reg_Point_s_fu_16997_agg_result_alpha_write = ($signed(pc_alpha_0_6_2_1_fu_16991_p0) * $signed(pc_alpha_0_6_2_1_fu_16991_p1));

assign grp_reg_Point_s_fu_16997_agg_result_blue_write = ($signed(pc_blue_0_6_2_1_fu_16985_p0) * $signed(pc_blue_0_6_2_1_fu_16985_p1));

assign grp_reg_Point_s_fu_16997_agg_result_green_write = ($signed(pc_green_0_6_2_1_fu_16979_p0) * $signed(pc_green_0_6_2_1_fu_16979_p1));

assign grp_reg_Point_s_fu_16997_agg_result_red_write = ($signed(pc_red_0_6_2_1_fu_16973_p0) * $signed(pc_red_0_6_2_1_fu_16973_p1));

assign grp_reg_Point_s_fu_17049_agg_result_alpha_write = ($signed(pc_alpha_0_6_2_2_fu_17043_p0) * $signed(pc_alpha_0_6_2_2_fu_17043_p1));

assign grp_reg_Point_s_fu_17049_agg_result_blue_write = ($signed(pc_blue_0_6_2_2_fu_17037_p0) * $signed(pc_blue_0_6_2_2_fu_17037_p1));

assign grp_reg_Point_s_fu_17049_agg_result_green_write = ($signed(pc_green_0_6_2_2_fu_17031_p0) * $signed(pc_green_0_6_2_2_fu_17031_p1));

assign grp_reg_Point_s_fu_17049_agg_result_red_write = ($signed(pc_red_0_6_2_2_fu_17025_p0) * $signed(pc_red_0_6_2_2_fu_17025_p1));

assign grp_reg_Point_s_fu_17109_agg_result_alpha_write = ($signed(pc_alpha_0_7_2_fu_17103_p0) * $signed(pc_alpha_0_7_2_fu_17103_p1));

assign grp_reg_Point_s_fu_17109_agg_result_blue_write = ($signed(pc_blue_0_7_2_fu_17097_p0) * $signed(pc_blue_0_7_2_fu_17097_p1));

assign grp_reg_Point_s_fu_17109_agg_result_green_write = ($signed(pc_green_0_7_2_fu_17091_p0) * $signed(pc_green_0_7_2_fu_17091_p1));

assign grp_reg_Point_s_fu_17109_agg_result_red_write = ($signed(pc_red_0_7_2_fu_17085_p0) * $signed(pc_red_0_7_2_fu_17085_p1));

assign grp_reg_Point_s_fu_17145_agg_result_alpha_write = ($signed(pc_alpha_0_7_2_1_fu_17139_p0) * $signed(pc_alpha_0_7_2_1_fu_17139_p1));

assign grp_reg_Point_s_fu_17145_agg_result_blue_write = ($signed(pc_blue_0_7_2_1_fu_17133_p0) * $signed(pc_blue_0_7_2_1_fu_17133_p1));

assign grp_reg_Point_s_fu_17145_agg_result_green_write = ($signed(pc_green_0_7_2_1_fu_17127_p0) * $signed(pc_green_0_7_2_1_fu_17127_p1));

assign grp_reg_Point_s_fu_17145_agg_result_red_write = ($signed(pc_red_0_7_2_1_fu_17121_p0) * $signed(pc_red_0_7_2_1_fu_17121_p1));

assign grp_reg_Point_s_fu_17197_agg_result_alpha_write = ($signed(pc_alpha_0_7_2_2_fu_17191_p0) * $signed(pc_alpha_0_7_2_2_fu_17191_p1));

assign grp_reg_Point_s_fu_17197_agg_result_blue_write = ($signed(pc_blue_0_7_2_2_fu_17185_p0) * $signed(pc_blue_0_7_2_2_fu_17185_p1));

assign grp_reg_Point_s_fu_17197_agg_result_green_write = ($signed(pc_green_0_7_2_2_fu_17179_p0) * $signed(pc_green_0_7_2_2_fu_17179_p1));

assign grp_reg_Point_s_fu_17197_agg_result_red_write = ($signed(pc_red_0_7_2_2_fu_17173_p0) * $signed(pc_red_0_7_2_2_fu_17173_p1));

assign grp_reg_Point_s_fu_17257_agg_result_alpha_write = ($signed(pc_alpha_0_8_2_fu_17251_p0) * $signed(pc_alpha_0_8_2_fu_17251_p1));

assign grp_reg_Point_s_fu_17257_agg_result_blue_write = ($signed(pc_blue_0_8_2_fu_17245_p0) * $signed(pc_blue_0_8_2_fu_17245_p1));

assign grp_reg_Point_s_fu_17257_agg_result_green_write = ($signed(pc_green_0_8_2_fu_17239_p0) * $signed(pc_green_0_8_2_fu_17239_p1));

assign grp_reg_Point_s_fu_17257_agg_result_red_write = ($signed(pc_red_0_8_2_fu_17233_p0) * $signed(pc_red_0_8_2_fu_17233_p1));

assign grp_reg_Point_s_fu_17293_agg_result_alpha_write = ($signed(pc_alpha_0_8_2_1_fu_17287_p0) * $signed(pc_alpha_0_8_2_1_fu_17287_p1));

assign grp_reg_Point_s_fu_17293_agg_result_blue_write = ($signed(pc_blue_0_8_2_1_fu_17281_p0) * $signed(pc_blue_0_8_2_1_fu_17281_p1));

assign grp_reg_Point_s_fu_17293_agg_result_green_write = ($signed(pc_green_0_8_2_1_fu_17275_p0) * $signed(pc_green_0_8_2_1_fu_17275_p1));

assign grp_reg_Point_s_fu_17293_agg_result_red_write = ($signed(pc_red_0_8_2_1_fu_17269_p0) * $signed(pc_red_0_8_2_1_fu_17269_p1));

assign grp_reg_Point_s_fu_17345_agg_result_alpha_write = ($signed(pc_alpha_0_8_2_2_fu_17339_p0) * $signed(pc_alpha_0_8_2_2_fu_17339_p1));

assign grp_reg_Point_s_fu_17345_agg_result_blue_write = ($signed(pc_blue_0_8_2_2_fu_17333_p0) * $signed(pc_blue_0_8_2_2_fu_17333_p1));

assign grp_reg_Point_s_fu_17345_agg_result_green_write = ($signed(pc_green_0_8_2_2_fu_17327_p0) * $signed(pc_green_0_8_2_2_fu_17327_p1));

assign grp_reg_Point_s_fu_17345_agg_result_red_write = ($signed(pc_red_0_8_2_2_fu_17321_p0) * $signed(pc_red_0_8_2_2_fu_17321_p1));

assign grp_reg_Point_s_fu_17405_agg_result_alpha_write = ($signed(pc_alpha_0_9_2_fu_17399_p0) * $signed(pc_alpha_0_9_2_fu_17399_p1));

assign grp_reg_Point_s_fu_17405_agg_result_blue_write = ($signed(pc_blue_0_9_2_fu_17393_p0) * $signed(pc_blue_0_9_2_fu_17393_p1));

assign grp_reg_Point_s_fu_17405_agg_result_green_write = ($signed(pc_green_0_9_2_fu_17387_p0) * $signed(pc_green_0_9_2_fu_17387_p1));

assign grp_reg_Point_s_fu_17405_agg_result_red_write = ($signed(pc_red_0_9_2_fu_17381_p0) * $signed(pc_red_0_9_2_fu_17381_p1));

assign grp_reg_Point_s_fu_17441_agg_result_alpha_write = ($signed(pc_alpha_0_9_2_1_fu_17435_p0) * $signed(pc_alpha_0_9_2_1_fu_17435_p1));

assign grp_reg_Point_s_fu_17441_agg_result_blue_write = ($signed(pc_blue_0_9_2_1_fu_17429_p0) * $signed(pc_blue_0_9_2_1_fu_17429_p1));

assign grp_reg_Point_s_fu_17441_agg_result_green_write = ($signed(pc_green_0_9_2_1_fu_17423_p0) * $signed(pc_green_0_9_2_1_fu_17423_p1));

assign grp_reg_Point_s_fu_17441_agg_result_red_write = ($signed(pc_red_0_9_2_1_fu_17417_p0) * $signed(pc_red_0_9_2_1_fu_17417_p1));

assign grp_reg_Point_s_fu_17493_agg_result_alpha_write = ($signed(pc_alpha_0_9_2_2_fu_17487_p0) * $signed(pc_alpha_0_9_2_2_fu_17487_p1));

assign grp_reg_Point_s_fu_17493_agg_result_blue_write = ($signed(pc_blue_0_9_2_2_fu_17481_p0) * $signed(pc_blue_0_9_2_2_fu_17481_p1));

assign grp_reg_Point_s_fu_17493_agg_result_green_write = ($signed(pc_green_0_9_2_2_fu_17475_p0) * $signed(pc_green_0_9_2_2_fu_17475_p1));

assign grp_reg_Point_s_fu_17493_agg_result_red_write = ($signed(pc_red_0_9_2_2_fu_17469_p0) * $signed(pc_red_0_9_2_2_fu_17469_p1));

assign grp_reg_Point_s_fu_17553_agg_result_alpha_write = ($signed(pc_alpha_0_10_2_fu_17547_p0) * $signed(pc_alpha_0_10_2_fu_17547_p1));

assign grp_reg_Point_s_fu_17553_agg_result_blue_write = ($signed(pc_blue_0_10_2_fu_17541_p0) * $signed(pc_blue_0_10_2_fu_17541_p1));

assign grp_reg_Point_s_fu_17553_agg_result_green_write = ($signed(pc_green_0_10_2_fu_17535_p0) * $signed(pc_green_0_10_2_fu_17535_p1));

assign grp_reg_Point_s_fu_17553_agg_result_red_write = ($signed(pc_red_0_10_2_fu_17529_p0) * $signed(pc_red_0_10_2_fu_17529_p1));

assign grp_reg_Point_s_fu_17589_agg_result_alpha_write = ($signed(pc_alpha_0_10_2_1_fu_17583_p0) * $signed(pc_alpha_0_10_2_1_fu_17583_p1));

assign grp_reg_Point_s_fu_17589_agg_result_blue_write = ($signed(pc_blue_0_10_2_1_fu_17577_p0) * $signed(pc_blue_0_10_2_1_fu_17577_p1));

assign grp_reg_Point_s_fu_17589_agg_result_green_write = ($signed(pc_green_0_10_2_1_fu_17571_p0) * $signed(pc_green_0_10_2_1_fu_17571_p1));

assign grp_reg_Point_s_fu_17589_agg_result_red_write = ($signed(pc_red_0_10_2_1_fu_17565_p0) * $signed(pc_red_0_10_2_1_fu_17565_p1));

assign grp_reg_Point_s_fu_17641_agg_result_alpha_write = ($signed(pc_alpha_0_10_2_2_fu_17635_p0) * $signed(pc_alpha_0_10_2_2_fu_17635_p1));

assign grp_reg_Point_s_fu_17641_agg_result_blue_write = ($signed(pc_blue_0_10_2_2_fu_17629_p0) * $signed(pc_blue_0_10_2_2_fu_17629_p1));

assign grp_reg_Point_s_fu_17641_agg_result_green_write = ($signed(pc_green_0_10_2_2_fu_17623_p0) * $signed(pc_green_0_10_2_2_fu_17623_p1));

assign grp_reg_Point_s_fu_17641_agg_result_red_write = ($signed(pc_red_0_10_2_2_fu_17617_p0) * $signed(pc_red_0_10_2_2_fu_17617_p1));

assign grp_reg_Point_s_fu_17701_agg_result_alpha_write = ($signed(pc_alpha_0_11_2_fu_17695_p0) * $signed(pc_alpha_0_11_2_fu_17695_p1));

assign grp_reg_Point_s_fu_17701_agg_result_blue_write = ($signed(pc_blue_0_11_2_fu_17689_p0) * $signed(pc_blue_0_11_2_fu_17689_p1));

assign grp_reg_Point_s_fu_17701_agg_result_green_write = ($signed(pc_green_0_11_2_fu_17683_p0) * $signed(pc_green_0_11_2_fu_17683_p1));

assign grp_reg_Point_s_fu_17701_agg_result_red_write = ($signed(pc_red_0_11_2_fu_17677_p0) * $signed(pc_red_0_11_2_fu_17677_p1));

assign grp_reg_Point_s_fu_17737_agg_result_alpha_write = ($signed(pc_alpha_0_11_2_1_fu_17731_p0) * $signed(pc_alpha_0_11_2_1_fu_17731_p1));

assign grp_reg_Point_s_fu_17737_agg_result_blue_write = ($signed(pc_blue_0_11_2_1_fu_17725_p0) * $signed(pc_blue_0_11_2_1_fu_17725_p1));

assign grp_reg_Point_s_fu_17737_agg_result_green_write = ($signed(pc_green_0_11_2_1_fu_17719_p0) * $signed(pc_green_0_11_2_1_fu_17719_p1));

assign grp_reg_Point_s_fu_17737_agg_result_red_write = ($signed(pc_red_0_11_2_1_fu_17713_p0) * $signed(pc_red_0_11_2_1_fu_17713_p1));

assign grp_reg_Point_s_fu_17789_agg_result_alpha_write = ($signed(pc_alpha_0_11_2_2_fu_17783_p0) * $signed(pc_alpha_0_11_2_2_fu_17783_p1));

assign grp_reg_Point_s_fu_17789_agg_result_blue_write = ($signed(pc_blue_0_11_2_2_fu_17777_p0) * $signed(pc_blue_0_11_2_2_fu_17777_p1));

assign grp_reg_Point_s_fu_17789_agg_result_green_write = ($signed(pc_green_0_11_2_2_fu_17771_p0) * $signed(pc_green_0_11_2_2_fu_17771_p1));

assign grp_reg_Point_s_fu_17789_agg_result_red_write = ($signed(pc_red_0_11_2_2_fu_17765_p0) * $signed(pc_red_0_11_2_2_fu_17765_p1));

assign grp_reg_Point_s_fu_17849_agg_result_alpha_write = ($signed(pc_alpha_0_12_2_fu_17843_p0) * $signed(pc_alpha_0_12_2_fu_17843_p1));

assign grp_reg_Point_s_fu_17849_agg_result_blue_write = ($signed(pc_blue_0_12_2_fu_17837_p0) * $signed(pc_blue_0_12_2_fu_17837_p1));

assign grp_reg_Point_s_fu_17849_agg_result_green_write = ($signed(pc_green_0_12_2_fu_17831_p0) * $signed(pc_green_0_12_2_fu_17831_p1));

assign grp_reg_Point_s_fu_17849_agg_result_red_write = ($signed(pc_red_0_12_2_fu_17825_p0) * $signed(pc_red_0_12_2_fu_17825_p1));

assign grp_reg_Point_s_fu_17885_agg_result_alpha_write = ($signed(pc_alpha_0_12_2_1_fu_17879_p0) * $signed(pc_alpha_0_12_2_1_fu_17879_p1));

assign grp_reg_Point_s_fu_17885_agg_result_blue_write = ($signed(pc_blue_0_12_2_1_fu_17873_p0) * $signed(pc_blue_0_12_2_1_fu_17873_p1));

assign grp_reg_Point_s_fu_17885_agg_result_green_write = ($signed(pc_green_0_12_2_1_fu_17867_p0) * $signed(pc_green_0_12_2_1_fu_17867_p1));

assign grp_reg_Point_s_fu_17885_agg_result_red_write = ($signed(pc_red_0_12_2_1_fu_17861_p0) * $signed(pc_red_0_12_2_1_fu_17861_p1));

assign grp_reg_Point_s_fu_17937_agg_result_alpha_write = ($signed(pc_alpha_0_12_2_2_fu_17931_p0) * $signed(pc_alpha_0_12_2_2_fu_17931_p1));

assign grp_reg_Point_s_fu_17937_agg_result_blue_write = ($signed(pc_blue_0_12_2_2_fu_17925_p0) * $signed(pc_blue_0_12_2_2_fu_17925_p1));

assign grp_reg_Point_s_fu_17937_agg_result_green_write = ($signed(pc_green_0_12_2_2_fu_17919_p0) * $signed(pc_green_0_12_2_2_fu_17919_p1));

assign grp_reg_Point_s_fu_17937_agg_result_red_write = ($signed(pc_red_0_12_2_2_fu_17913_p0) * $signed(pc_red_0_12_2_2_fu_17913_p1));

assign grp_reg_Point_s_fu_17997_agg_result_alpha_write = ($signed(pc_alpha_0_13_2_fu_17991_p0) * $signed(pc_alpha_0_13_2_fu_17991_p1));

assign grp_reg_Point_s_fu_17997_agg_result_blue_write = ($signed(pc_blue_0_13_2_fu_17985_p0) * $signed(pc_blue_0_13_2_fu_17985_p1));

assign grp_reg_Point_s_fu_17997_agg_result_green_write = ($signed(pc_green_0_13_2_fu_17979_p0) * $signed(pc_green_0_13_2_fu_17979_p1));

assign grp_reg_Point_s_fu_17997_agg_result_red_write = ($signed(pc_red_0_13_2_fu_17973_p0) * $signed(pc_red_0_13_2_fu_17973_p1));

assign grp_reg_Point_s_fu_18033_agg_result_alpha_write = ($signed(pc_alpha_0_13_2_1_fu_18027_p0) * $signed(pc_alpha_0_13_2_1_fu_18027_p1));

assign grp_reg_Point_s_fu_18033_agg_result_blue_write = ($signed(pc_blue_0_13_2_1_fu_18021_p0) * $signed(pc_blue_0_13_2_1_fu_18021_p1));

assign grp_reg_Point_s_fu_18033_agg_result_green_write = ($signed(pc_green_0_13_2_1_fu_18015_p0) * $signed(pc_green_0_13_2_1_fu_18015_p1));

assign grp_reg_Point_s_fu_18033_agg_result_red_write = ($signed(pc_red_0_13_2_1_fu_18009_p0) * $signed(pc_red_0_13_2_1_fu_18009_p1));

assign grp_reg_Point_s_fu_18085_agg_result_alpha_write = ($signed(pc_alpha_0_13_2_2_fu_18079_p0) * $signed(pc_alpha_0_13_2_2_fu_18079_p1));

assign grp_reg_Point_s_fu_18085_agg_result_blue_write = ($signed(pc_blue_0_13_2_2_fu_18073_p0) * $signed(pc_blue_0_13_2_2_fu_18073_p1));

assign grp_reg_Point_s_fu_18085_agg_result_green_write = ($signed(pc_green_0_13_2_2_fu_18067_p0) * $signed(pc_green_0_13_2_2_fu_18067_p1));

assign grp_reg_Point_s_fu_18085_agg_result_red_write = ($signed(pc_red_0_13_2_2_fu_18061_p0) * $signed(pc_red_0_13_2_2_fu_18061_p1));

assign grp_reg_Point_s_fu_18145_agg_result_alpha_write = ($signed(pc_alpha_0_14_2_fu_18139_p0) * $signed(pc_alpha_0_14_2_fu_18139_p1));

assign grp_reg_Point_s_fu_18145_agg_result_blue_write = ($signed(pc_blue_0_14_2_fu_18133_p0) * $signed(pc_blue_0_14_2_fu_18133_p1));

assign grp_reg_Point_s_fu_18145_agg_result_green_write = ($signed(pc_green_0_14_2_fu_18127_p0) * $signed(pc_green_0_14_2_fu_18127_p1));

assign grp_reg_Point_s_fu_18145_agg_result_red_write = ($signed(pc_red_0_14_2_fu_18121_p0) * $signed(pc_red_0_14_2_fu_18121_p1));

assign grp_reg_Point_s_fu_18181_agg_result_alpha_write = ($signed(pc_alpha_0_14_2_1_fu_18175_p0) * $signed(pc_alpha_0_14_2_1_fu_18175_p1));

assign grp_reg_Point_s_fu_18181_agg_result_blue_write = ($signed(pc_blue_0_14_2_1_fu_18169_p0) * $signed(pc_blue_0_14_2_1_fu_18169_p1));

assign grp_reg_Point_s_fu_18181_agg_result_green_write = ($signed(pc_green_0_14_2_1_fu_18163_p0) * $signed(pc_green_0_14_2_1_fu_18163_p1));

assign grp_reg_Point_s_fu_18181_agg_result_red_write = ($signed(pc_red_0_14_2_1_fu_18157_p0) * $signed(pc_red_0_14_2_1_fu_18157_p1));

assign grp_reg_Point_s_fu_18233_agg_result_alpha_write = ($signed(pc_alpha_0_14_2_2_fu_18227_p0) * $signed(pc_alpha_0_14_2_2_fu_18227_p1));

assign grp_reg_Point_s_fu_18233_agg_result_blue_write = ($signed(pc_blue_0_14_2_2_fu_18221_p0) * $signed(pc_blue_0_14_2_2_fu_18221_p1));

assign grp_reg_Point_s_fu_18233_agg_result_green_write = ($signed(pc_green_0_14_2_2_fu_18215_p0) * $signed(pc_green_0_14_2_2_fu_18215_p1));

assign grp_reg_Point_s_fu_18233_agg_result_red_write = ($signed(pc_red_0_14_2_2_fu_18209_p0) * $signed(pc_red_0_14_2_2_fu_18209_p1));

assign grp_reg_Point_s_fu_18293_agg_result_alpha_write = ($signed(pc_alpha_0_15_2_fu_18287_p0) * $signed(pc_alpha_0_15_2_fu_18287_p1));

assign grp_reg_Point_s_fu_18293_agg_result_blue_write = ($signed(pc_blue_0_15_2_fu_18281_p0) * $signed(pc_blue_0_15_2_fu_18281_p1));

assign grp_reg_Point_s_fu_18293_agg_result_green_write = ($signed(pc_green_0_15_2_fu_18275_p0) * $signed(pc_green_0_15_2_fu_18275_p1));

assign grp_reg_Point_s_fu_18293_agg_result_red_write = ($signed(pc_red_0_15_2_fu_18269_p0) * $signed(pc_red_0_15_2_fu_18269_p1));

assign grp_reg_Point_s_fu_18329_agg_result_alpha_write = ($signed(pc_alpha_0_15_2_1_fu_18323_p0) * $signed(pc_alpha_0_15_2_1_fu_18323_p1));

assign grp_reg_Point_s_fu_18329_agg_result_blue_write = ($signed(pc_blue_0_15_2_1_fu_18317_p0) * $signed(pc_blue_0_15_2_1_fu_18317_p1));

assign grp_reg_Point_s_fu_18329_agg_result_green_write = ($signed(pc_green_0_15_2_1_fu_18311_p0) * $signed(pc_green_0_15_2_1_fu_18311_p1));

assign grp_reg_Point_s_fu_18329_agg_result_red_write = ($signed(pc_red_0_15_2_1_fu_18305_p0) * $signed(pc_red_0_15_2_1_fu_18305_p1));

assign grp_reg_Point_s_fu_18381_agg_result_alpha_write = ($signed(pc_alpha_0_15_2_2_fu_18375_p0) * $signed(pc_alpha_0_15_2_2_fu_18375_p1));

assign grp_reg_Point_s_fu_18381_agg_result_blue_write = ($signed(pc_blue_0_15_2_2_fu_18369_p0) * $signed(pc_blue_0_15_2_2_fu_18369_p1));

assign grp_reg_Point_s_fu_18381_agg_result_green_write = ($signed(pc_green_0_15_2_2_fu_18363_p0) * $signed(pc_green_0_15_2_2_fu_18363_p1));

assign grp_reg_Point_s_fu_18381_agg_result_red_write = ($signed(pc_red_0_15_2_2_fu_18357_p0) * $signed(pc_red_0_15_2_2_fu_18357_p1));

assign grp_reg_Point_s_fu_18429_agg_result_alpha_write = ($signed(pc_alpha_1_fu_18424_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_18429_agg_result_blue_write = ($signed(pc_blue_1_fu_18419_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_18429_agg_result_green_write = ($signed(pc_green_1_fu_18414_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_18429_agg_result_red_write = ($signed(pc_red_1_fu_18409_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_18477_agg_result_alpha_write = ($signed(pc_alpha_1_0_0_0_1_fu_18472_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_18477_agg_result_blue_write = ($signed(pc_blue_1_0_0_0_1_fu_18467_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_18477_agg_result_green_write = ($signed(pc_green_1_0_0_0_1_fu_18462_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_18477_agg_result_red_write = ($signed(pc_red_1_0_0_0_1_fu_18457_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_18525_agg_result_alpha_write = ($signed(pc_alpha_0_0_0_2_fu_18520_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_18525_agg_result_blue_write = ($signed(pc_blue_0_0_0_2_fu_18515_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_18525_agg_result_green_write = ($signed(pc_green_0_0_0_2_fu_18510_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_18525_agg_result_red_write = ($signed(pc_red_0_0_0_2_fu_18505_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_18573_agg_result_alpha_write = ($signed(pc_alpha_1_0_0_1_fu_18568_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_18573_agg_result_blue_write = ($signed(pc_blue_1_0_0_1_fu_18563_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_18573_agg_result_green_write = ($signed(pc_green_1_0_0_1_fu_18558_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_18573_agg_result_red_write = ($signed(pc_red_1_0_0_1_fu_18553_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_18621_agg_result_alpha_write = ($signed(pc_alpha_1_0_0_1_1_fu_18616_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_18621_agg_result_blue_write = ($signed(pc_blue_1_0_0_1_1_fu_18611_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_18621_agg_result_green_write = ($signed(pc_green_1_0_0_1_1_fu_18606_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_18621_agg_result_red_write = ($signed(pc_red_1_0_0_1_1_fu_18601_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_18669_agg_result_alpha_write = ($signed(pc_alpha_0_0_1_2_fu_18664_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_18669_agg_result_blue_write = ($signed(pc_blue_0_0_1_2_fu_18659_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_18669_agg_result_green_write = ($signed(pc_green_0_0_1_2_fu_18654_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_18669_agg_result_red_write = ($signed(pc_red_0_0_1_2_fu_18649_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_18797_agg_result_alpha_write = ($signed(pc_alpha_1_0_1_fu_18792_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_18797_agg_result_blue_write = ($signed(pc_blue_1_0_1_fu_18787_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_18797_agg_result_green_write = ($signed(pc_green_1_0_1_fu_18782_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_18797_agg_result_red_write = ($signed(pc_red_1_0_1_fu_18777_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_18829_agg_result_alpha_write = ($signed(pc_alpha_0_1_0_1_fu_18824_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_18829_agg_result_blue_write = ($signed(pc_blue_0_1_0_1_fu_18819_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_18829_agg_result_green_write = ($signed(pc_green_0_1_0_1_fu_18814_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_18829_agg_result_red_write = ($signed(pc_red_0_1_0_1_fu_18809_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_18877_agg_result_alpha_write = ($signed(pc_alpha_0_1_0_2_fu_18872_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_18877_agg_result_blue_write = ($signed(pc_blue_0_1_0_2_fu_18867_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_18877_agg_result_green_write = ($signed(pc_green_0_1_0_2_fu_18862_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_18877_agg_result_red_write = ($signed(pc_red_0_1_0_2_fu_18857_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_18909_agg_result_alpha_write = ($signed(pc_alpha_1_0_1_1_fu_18904_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_18909_agg_result_blue_write = ($signed(pc_blue_1_0_1_1_fu_18899_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_18909_agg_result_green_write = ($signed(pc_green_1_0_1_1_fu_18894_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_18909_agg_result_red_write = ($signed(pc_red_1_0_1_1_fu_18889_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_18941_agg_result_alpha_write = ($signed(pc_alpha_0_1_1_1_fu_18936_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_18941_agg_result_blue_write = ($signed(pc_blue_0_1_1_1_fu_18931_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_18941_agg_result_green_write = ($signed(pc_green_0_1_1_1_fu_18926_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_18941_agg_result_red_write = ($signed(pc_red_0_1_1_1_fu_18921_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_18989_agg_result_alpha_write = ($signed(pc_alpha_0_1_1_2_fu_18984_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_18989_agg_result_blue_write = ($signed(pc_blue_0_1_1_2_fu_18979_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_18989_agg_result_green_write = ($signed(pc_green_0_1_1_2_fu_18974_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_18989_agg_result_red_write = ($signed(pc_red_0_1_1_2_fu_18969_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_19117_agg_result_alpha_write = ($signed(pc_alpha_0_2_fu_19112_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_19117_agg_result_blue_write = ($signed(pc_blue_0_2_fu_19107_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_19117_agg_result_green_write = ($signed(pc_green_0_2_fu_19102_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_19117_agg_result_red_write = ($signed(pc_red_0_2_fu_19097_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_19149_agg_result_alpha_write = ($signed(pc_alpha_0_2_0_1_fu_19144_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_19149_agg_result_blue_write = ($signed(pc_blue_0_2_0_1_fu_19139_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_19149_agg_result_green_write = ($signed(pc_green_0_2_0_1_fu_19134_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_19149_agg_result_red_write = ($signed(pc_red_0_2_0_1_fu_19129_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_19197_agg_result_alpha_write = ($signed(pc_alpha_0_2_0_2_fu_19192_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_19197_agg_result_blue_write = ($signed(pc_blue_0_2_0_2_fu_19187_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_19197_agg_result_green_write = ($signed(pc_green_0_2_0_2_fu_19182_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_19197_agg_result_red_write = ($signed(pc_red_0_2_0_2_fu_19177_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_19229_agg_result_alpha_write = ($signed(pc_alpha_0_2_1_fu_19224_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_19229_agg_result_blue_write = ($signed(pc_blue_0_2_1_fu_19219_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_19229_agg_result_green_write = ($signed(pc_green_0_2_1_fu_19214_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_19229_agg_result_red_write = ($signed(pc_red_0_2_1_fu_19209_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_19261_agg_result_alpha_write = ($signed(pc_alpha_0_2_1_1_fu_19256_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_19261_agg_result_blue_write = ($signed(pc_blue_0_2_1_1_fu_19251_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_19261_agg_result_green_write = ($signed(pc_green_0_2_1_1_fu_19246_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_19261_agg_result_red_write = ($signed(pc_red_0_2_1_1_fu_19241_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_19309_agg_result_alpha_write = ($signed(pc_alpha_0_2_1_2_fu_19304_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_19309_agg_result_blue_write = ($signed(pc_blue_0_2_1_2_fu_19299_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_19309_agg_result_green_write = ($signed(pc_green_0_2_1_2_fu_19294_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_19309_agg_result_red_write = ($signed(pc_red_0_2_1_2_fu_19289_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_19437_agg_result_alpha_write = ($signed(pc_alpha_0_3_fu_19432_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_19437_agg_result_blue_write = ($signed(pc_blue_0_3_fu_19427_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_19437_agg_result_green_write = ($signed(pc_green_0_3_fu_19422_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_19437_agg_result_red_write = ($signed(pc_red_0_3_fu_19417_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_19469_agg_result_alpha_write = ($signed(pc_alpha_0_3_0_1_fu_19464_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_19469_agg_result_blue_write = ($signed(pc_blue_0_3_0_1_fu_19459_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_19469_agg_result_green_write = ($signed(pc_green_0_3_0_1_fu_19454_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_19469_agg_result_red_write = ($signed(pc_red_0_3_0_1_fu_19449_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_19517_agg_result_alpha_write = ($signed(pc_alpha_0_3_0_2_fu_19512_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_19517_agg_result_blue_write = ($signed(pc_blue_0_3_0_2_fu_19507_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_19517_agg_result_green_write = ($signed(pc_green_0_3_0_2_fu_19502_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_19517_agg_result_red_write = ($signed(pc_red_0_3_0_2_fu_19497_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_19549_agg_result_alpha_write = ($signed(pc_alpha_0_3_1_fu_19544_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_19549_agg_result_blue_write = ($signed(pc_blue_0_3_1_fu_19539_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_19549_agg_result_green_write = ($signed(pc_green_0_3_1_fu_19534_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_19549_agg_result_red_write = ($signed(pc_red_0_3_1_fu_19529_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_19581_agg_result_alpha_write = ($signed(pc_alpha_0_3_1_1_fu_19576_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_19581_agg_result_blue_write = ($signed(pc_blue_0_3_1_1_fu_19571_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_19581_agg_result_green_write = ($signed(pc_green_0_3_1_1_fu_19566_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_19581_agg_result_red_write = ($signed(pc_red_0_3_1_1_fu_19561_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_19629_agg_result_alpha_write = ($signed(pc_alpha_0_3_1_2_fu_19624_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_19629_agg_result_blue_write = ($signed(pc_blue_0_3_1_2_fu_19619_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_19629_agg_result_green_write = ($signed(pc_green_0_3_1_2_fu_19614_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_19629_agg_result_red_write = ($signed(pc_red_0_3_1_2_fu_19609_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_19757_agg_result_alpha_write = ($signed(pc_alpha_0_4_fu_19752_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_19757_agg_result_blue_write = ($signed(pc_blue_0_4_fu_19747_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_19757_agg_result_green_write = ($signed(pc_green_0_4_fu_19742_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_19757_agg_result_red_write = ($signed(pc_red_0_4_fu_19737_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_19789_agg_result_alpha_write = ($signed(pc_alpha_0_4_0_1_fu_19784_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_19789_agg_result_blue_write = ($signed(pc_blue_0_4_0_1_fu_19779_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_19789_agg_result_green_write = ($signed(pc_green_0_4_0_1_fu_19774_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_19789_agg_result_red_write = ($signed(pc_red_0_4_0_1_fu_19769_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_19837_agg_result_alpha_write = ($signed(pc_alpha_0_4_0_2_fu_19832_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_19837_agg_result_blue_write = ($signed(pc_blue_0_4_0_2_fu_19827_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_19837_agg_result_green_write = ($signed(pc_green_0_4_0_2_fu_19822_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_19837_agg_result_red_write = ($signed(pc_red_0_4_0_2_fu_19817_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_19869_agg_result_alpha_write = ($signed(pc_alpha_0_4_1_fu_19864_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_19869_agg_result_blue_write = ($signed(pc_blue_0_4_1_fu_19859_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_19869_agg_result_green_write = ($signed(pc_green_0_4_1_fu_19854_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_19869_agg_result_red_write = ($signed(pc_red_0_4_1_fu_19849_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_19901_agg_result_alpha_write = ($signed(pc_alpha_0_4_1_1_fu_19896_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_19901_agg_result_blue_write = ($signed(pc_blue_0_4_1_1_fu_19891_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_19901_agg_result_green_write = ($signed(pc_green_0_4_1_1_fu_19886_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_19901_agg_result_red_write = ($signed(pc_red_0_4_1_1_fu_19881_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_19949_agg_result_alpha_write = ($signed(pc_alpha_0_4_1_2_fu_19944_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_19949_agg_result_blue_write = ($signed(pc_blue_0_4_1_2_fu_19939_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_19949_agg_result_green_write = ($signed(pc_green_0_4_1_2_fu_19934_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_19949_agg_result_red_write = ($signed(pc_red_0_4_1_2_fu_19929_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_20077_agg_result_alpha_write = ($signed(pc_alpha_0_5_fu_20072_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_20077_agg_result_blue_write = ($signed(pc_blue_0_5_fu_20067_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_20077_agg_result_green_write = ($signed(pc_green_0_5_fu_20062_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_20077_agg_result_red_write = ($signed(pc_red_0_5_fu_20057_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_20109_agg_result_alpha_write = ($signed(pc_alpha_0_5_0_1_fu_20104_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_20109_agg_result_blue_write = ($signed(pc_blue_0_5_0_1_fu_20099_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_20109_agg_result_green_write = ($signed(pc_green_0_5_0_1_fu_20094_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_20109_agg_result_red_write = ($signed(pc_red_0_5_0_1_fu_20089_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_20157_agg_result_alpha_write = ($signed(pc_alpha_0_5_0_2_fu_20152_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_20157_agg_result_blue_write = ($signed(pc_blue_0_5_0_2_fu_20147_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_20157_agg_result_green_write = ($signed(pc_green_0_5_0_2_fu_20142_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_20157_agg_result_red_write = ($signed(pc_red_0_5_0_2_fu_20137_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_20189_agg_result_alpha_write = ($signed(pc_alpha_0_5_1_fu_20184_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_20189_agg_result_blue_write = ($signed(pc_blue_0_5_1_fu_20179_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_20189_agg_result_green_write = ($signed(pc_green_0_5_1_fu_20174_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_20189_agg_result_red_write = ($signed(pc_red_0_5_1_fu_20169_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_20221_agg_result_alpha_write = ($signed(pc_alpha_0_5_1_1_fu_20216_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_20221_agg_result_blue_write = ($signed(pc_blue_0_5_1_1_fu_20211_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_20221_agg_result_green_write = ($signed(pc_green_0_5_1_1_fu_20206_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_20221_agg_result_red_write = ($signed(pc_red_0_5_1_1_fu_20201_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_20269_agg_result_alpha_write = ($signed(pc_alpha_0_5_1_2_fu_20264_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_20269_agg_result_blue_write = ($signed(pc_blue_0_5_1_2_fu_20259_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_20269_agg_result_green_write = ($signed(pc_green_0_5_1_2_fu_20254_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_20269_agg_result_red_write = ($signed(pc_red_0_5_1_2_fu_20249_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_20397_agg_result_alpha_write = ($signed(pc_alpha_0_6_fu_20392_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_20397_agg_result_blue_write = ($signed(pc_blue_0_6_fu_20387_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_20397_agg_result_green_write = ($signed(pc_green_0_6_fu_20382_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_20397_agg_result_red_write = ($signed(pc_red_0_6_fu_20377_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_20429_agg_result_alpha_write = ($signed(pc_alpha_0_6_0_1_fu_20424_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_20429_agg_result_blue_write = ($signed(pc_blue_0_6_0_1_fu_20419_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_20429_agg_result_green_write = ($signed(pc_green_0_6_0_1_fu_20414_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_20429_agg_result_red_write = ($signed(pc_red_0_6_0_1_fu_20409_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_20477_agg_result_alpha_write = ($signed(pc_alpha_0_6_0_2_fu_20472_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_20477_agg_result_blue_write = ($signed(pc_blue_0_6_0_2_fu_20467_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_20477_agg_result_green_write = ($signed(pc_green_0_6_0_2_fu_20462_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_20477_agg_result_red_write = ($signed(pc_red_0_6_0_2_fu_20457_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_20509_agg_result_alpha_write = ($signed(pc_alpha_0_6_1_fu_20504_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_20509_agg_result_blue_write = ($signed(pc_blue_0_6_1_fu_20499_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_20509_agg_result_green_write = ($signed(pc_green_0_6_1_fu_20494_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_20509_agg_result_red_write = ($signed(pc_red_0_6_1_fu_20489_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_20541_agg_result_alpha_write = ($signed(pc_alpha_0_6_1_1_fu_20536_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_20541_agg_result_blue_write = ($signed(pc_blue_0_6_1_1_fu_20531_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_20541_agg_result_green_write = ($signed(pc_green_0_6_1_1_fu_20526_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_20541_agg_result_red_write = ($signed(pc_red_0_6_1_1_fu_20521_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_20589_agg_result_alpha_write = ($signed(pc_alpha_0_6_1_2_fu_20584_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_20589_agg_result_blue_write = ($signed(pc_blue_0_6_1_2_fu_20579_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_20589_agg_result_green_write = ($signed(pc_green_0_6_1_2_fu_20574_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_20589_agg_result_red_write = ($signed(pc_red_0_6_1_2_fu_20569_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_20717_agg_result_alpha_write = ($signed(pc_alpha_0_7_fu_20712_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_20717_agg_result_blue_write = ($signed(pc_blue_0_7_fu_20707_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_20717_agg_result_green_write = ($signed(pc_green_0_7_fu_20702_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_20717_agg_result_red_write = ($signed(pc_red_0_7_fu_20697_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_20749_agg_result_alpha_write = ($signed(pc_alpha_0_7_0_1_fu_20744_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_20749_agg_result_blue_write = ($signed(pc_blue_0_7_0_1_fu_20739_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_20749_agg_result_green_write = ($signed(pc_green_0_7_0_1_fu_20734_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_20749_agg_result_red_write = ($signed(pc_red_0_7_0_1_fu_20729_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_20797_agg_result_alpha_write = ($signed(pc_alpha_0_7_0_2_fu_20792_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_20797_agg_result_blue_write = ($signed(pc_blue_0_7_0_2_fu_20787_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_20797_agg_result_green_write = ($signed(pc_green_0_7_0_2_fu_20782_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_20797_agg_result_red_write = ($signed(pc_red_0_7_0_2_fu_20777_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_20829_agg_result_alpha_write = ($signed(pc_alpha_0_7_1_fu_20824_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_20829_agg_result_blue_write = ($signed(pc_blue_0_7_1_fu_20819_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_20829_agg_result_green_write = ($signed(pc_green_0_7_1_fu_20814_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_20829_agg_result_red_write = ($signed(pc_red_0_7_1_fu_20809_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_20861_agg_result_alpha_write = ($signed(pc_alpha_0_7_1_1_fu_20856_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_20861_agg_result_blue_write = ($signed(pc_blue_0_7_1_1_fu_20851_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_20861_agg_result_green_write = ($signed(pc_green_0_7_1_1_fu_20846_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_20861_agg_result_red_write = ($signed(pc_red_0_7_1_1_fu_20841_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_20909_agg_result_alpha_write = ($signed(pc_alpha_0_7_1_2_fu_20904_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_20909_agg_result_blue_write = ($signed(pc_blue_0_7_1_2_fu_20899_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_20909_agg_result_green_write = ($signed(pc_green_0_7_1_2_fu_20894_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_20909_agg_result_red_write = ($signed(pc_red_0_7_1_2_fu_20889_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_21037_agg_result_alpha_write = ($signed(pc_alpha_0_8_fu_21032_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_21037_agg_result_blue_write = ($signed(pc_blue_0_8_fu_21027_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_21037_agg_result_green_write = ($signed(pc_green_0_8_fu_21022_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_21037_agg_result_red_write = ($signed(pc_red_0_8_fu_21017_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_21069_agg_result_alpha_write = ($signed(pc_alpha_0_8_0_1_fu_21064_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_21069_agg_result_blue_write = ($signed(pc_blue_0_8_0_1_fu_21059_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_21069_agg_result_green_write = ($signed(pc_green_0_8_0_1_fu_21054_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_21069_agg_result_red_write = ($signed(pc_red_0_8_0_1_fu_21049_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_21117_agg_result_alpha_write = ($signed(pc_alpha_0_8_0_2_fu_21112_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_21117_agg_result_blue_write = ($signed(pc_blue_0_8_0_2_fu_21107_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_21117_agg_result_green_write = ($signed(pc_green_0_8_0_2_fu_21102_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_21117_agg_result_red_write = ($signed(pc_red_0_8_0_2_fu_21097_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_21149_agg_result_alpha_write = ($signed(pc_alpha_0_8_1_fu_21144_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_21149_agg_result_blue_write = ($signed(pc_blue_0_8_1_fu_21139_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_21149_agg_result_green_write = ($signed(pc_green_0_8_1_fu_21134_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_21149_agg_result_red_write = ($signed(pc_red_0_8_1_fu_21129_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_21181_agg_result_alpha_write = ($signed(pc_alpha_0_8_1_1_fu_21176_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_21181_agg_result_blue_write = ($signed(pc_blue_0_8_1_1_fu_21171_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_21181_agg_result_green_write = ($signed(pc_green_0_8_1_1_fu_21166_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_21181_agg_result_red_write = ($signed(pc_red_0_8_1_1_fu_21161_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_21229_agg_result_alpha_write = ($signed(pc_alpha_0_8_1_2_fu_21224_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_21229_agg_result_blue_write = ($signed(pc_blue_0_8_1_2_fu_21219_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_21229_agg_result_green_write = ($signed(pc_green_0_8_1_2_fu_21214_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_21229_agg_result_red_write = ($signed(pc_red_0_8_1_2_fu_21209_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_21357_agg_result_alpha_write = ($signed(pc_alpha_0_9_fu_21352_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_21357_agg_result_blue_write = ($signed(pc_blue_0_9_fu_21347_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_21357_agg_result_green_write = ($signed(pc_green_0_9_fu_21342_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_21357_agg_result_red_write = ($signed(pc_red_0_9_fu_21337_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_21389_agg_result_alpha_write = ($signed(pc_alpha_0_9_0_1_fu_21384_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_21389_agg_result_blue_write = ($signed(pc_blue_0_9_0_1_fu_21379_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_21389_agg_result_green_write = ($signed(pc_green_0_9_0_1_fu_21374_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_21389_agg_result_red_write = ($signed(pc_red_0_9_0_1_fu_21369_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_21437_agg_result_alpha_write = ($signed(pc_alpha_0_9_0_2_fu_21432_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_21437_agg_result_blue_write = ($signed(pc_blue_0_9_0_2_fu_21427_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_21437_agg_result_green_write = ($signed(pc_green_0_9_0_2_fu_21422_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_21437_agg_result_red_write = ($signed(pc_red_0_9_0_2_fu_21417_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_21469_agg_result_alpha_write = ($signed(pc_alpha_0_9_1_fu_21464_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_21469_agg_result_blue_write = ($signed(pc_blue_0_9_1_fu_21459_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_21469_agg_result_green_write = ($signed(pc_green_0_9_1_fu_21454_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_21469_agg_result_red_write = ($signed(pc_red_0_9_1_fu_21449_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_21501_agg_result_alpha_write = ($signed(pc_alpha_0_9_1_1_fu_21496_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_21501_agg_result_blue_write = ($signed(pc_blue_0_9_1_1_fu_21491_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_21501_agg_result_green_write = ($signed(pc_green_0_9_1_1_fu_21486_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_21501_agg_result_red_write = ($signed(pc_red_0_9_1_1_fu_21481_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_21549_agg_result_alpha_write = ($signed(pc_alpha_0_9_1_2_fu_21544_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_21549_agg_result_blue_write = ($signed(pc_blue_0_9_1_2_fu_21539_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_21549_agg_result_green_write = ($signed(pc_green_0_9_1_2_fu_21534_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_21549_agg_result_red_write = ($signed(pc_red_0_9_1_2_fu_21529_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_21677_agg_result_alpha_write = ($signed(pc_alpha_0_s_fu_21672_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_21677_agg_result_blue_write = ($signed(pc_blue_0_s_fu_21667_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_21677_agg_result_green_write = ($signed(pc_green_0_s_fu_21662_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_21677_agg_result_red_write = ($signed(pc_red_0_s_fu_21657_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_21709_agg_result_alpha_write = ($signed(pc_alpha_0_10_0_1_fu_21704_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_21709_agg_result_blue_write = ($signed(pc_blue_0_10_0_1_fu_21699_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_21709_agg_result_green_write = ($signed(pc_green_0_10_0_1_fu_21694_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_21709_agg_result_red_write = ($signed(pc_red_0_10_0_1_fu_21689_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_21757_agg_result_alpha_write = ($signed(pc_alpha_0_10_0_2_fu_21752_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_21757_agg_result_blue_write = ($signed(pc_blue_0_10_0_2_fu_21747_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_21757_agg_result_green_write = ($signed(pc_green_0_10_0_2_fu_21742_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_21757_agg_result_red_write = ($signed(pc_red_0_10_0_2_fu_21737_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_21789_agg_result_alpha_write = ($signed(pc_alpha_0_10_1_fu_21784_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_21789_agg_result_blue_write = ($signed(pc_blue_0_10_1_fu_21779_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_21789_agg_result_green_write = ($signed(pc_green_0_10_1_fu_21774_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_21789_agg_result_red_write = ($signed(pc_red_0_10_1_fu_21769_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_21821_agg_result_alpha_write = ($signed(pc_alpha_0_10_1_1_fu_21816_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_21821_agg_result_blue_write = ($signed(pc_blue_0_10_1_1_fu_21811_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_21821_agg_result_green_write = ($signed(pc_green_0_10_1_1_fu_21806_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_21821_agg_result_red_write = ($signed(pc_red_0_10_1_1_fu_21801_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_21869_agg_result_alpha_write = ($signed(pc_alpha_0_10_1_2_fu_21864_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_21869_agg_result_blue_write = ($signed(pc_blue_0_10_1_2_fu_21859_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_21869_agg_result_green_write = ($signed(pc_green_0_10_1_2_fu_21854_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_21869_agg_result_red_write = ($signed(pc_red_0_10_1_2_fu_21849_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_21997_agg_result_alpha_write = ($signed(pc_alpha_0_1_fu_21992_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_21997_agg_result_blue_write = ($signed(pc_blue_0_1_fu_21987_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_21997_agg_result_green_write = ($signed(pc_green_0_1_fu_21982_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_21997_agg_result_red_write = ($signed(pc_red_0_1_fu_21977_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_22029_agg_result_alpha_write = ($signed(pc_alpha_0_11_0_1_fu_22024_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_22029_agg_result_blue_write = ($signed(pc_blue_0_11_0_1_fu_22019_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_22029_agg_result_green_write = ($signed(pc_green_0_11_0_1_fu_22014_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_22029_agg_result_red_write = ($signed(pc_red_0_11_0_1_fu_22009_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_22077_agg_result_alpha_write = ($signed(pc_alpha_0_11_0_2_fu_22072_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_22077_agg_result_blue_write = ($signed(pc_blue_0_11_0_2_fu_22067_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_22077_agg_result_green_write = ($signed(pc_green_0_11_0_2_fu_22062_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_22077_agg_result_red_write = ($signed(pc_red_0_11_0_2_fu_22057_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_22109_agg_result_alpha_write = ($signed(pc_alpha_0_11_1_fu_22104_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_22109_agg_result_blue_write = ($signed(pc_blue_0_11_1_fu_22099_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_22109_agg_result_green_write = ($signed(pc_green_0_11_1_fu_22094_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_22109_agg_result_red_write = ($signed(pc_red_0_11_1_fu_22089_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_22141_agg_result_alpha_write = ($signed(pc_alpha_0_11_1_1_fu_22136_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_22141_agg_result_blue_write = ($signed(pc_blue_0_11_1_1_fu_22131_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_22141_agg_result_green_write = ($signed(pc_green_0_11_1_1_fu_22126_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_22141_agg_result_red_write = ($signed(pc_red_0_11_1_1_fu_22121_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_22189_agg_result_alpha_write = ($signed(pc_alpha_0_11_1_2_fu_22184_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_22189_agg_result_blue_write = ($signed(pc_blue_0_11_1_2_fu_22179_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_22189_agg_result_green_write = ($signed(pc_green_0_11_1_2_fu_22174_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_22189_agg_result_red_write = ($signed(pc_red_0_11_1_2_fu_22169_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_22317_agg_result_alpha_write = ($signed(pc_alpha_0_10_fu_22312_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_22317_agg_result_blue_write = ($signed(pc_blue_0_10_fu_22307_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_22317_agg_result_green_write = ($signed(pc_green_0_10_fu_22302_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_22317_agg_result_red_write = ($signed(pc_red_0_10_fu_22297_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_22349_agg_result_alpha_write = ($signed(pc_alpha_0_12_0_1_fu_22344_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_22349_agg_result_blue_write = ($signed(pc_blue_0_12_0_1_fu_22339_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_22349_agg_result_green_write = ($signed(pc_green_0_12_0_1_fu_22334_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_22349_agg_result_red_write = ($signed(pc_red_0_12_0_1_fu_22329_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_22397_agg_result_alpha_write = ($signed(pc_alpha_0_12_0_2_fu_22392_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_22397_agg_result_blue_write = ($signed(pc_blue_0_12_0_2_fu_22387_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_22397_agg_result_green_write = ($signed(pc_green_0_12_0_2_fu_22382_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_22397_agg_result_red_write = ($signed(pc_red_0_12_0_2_fu_22377_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_22429_agg_result_alpha_write = ($signed(pc_alpha_0_12_1_fu_22424_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_22429_agg_result_blue_write = ($signed(pc_blue_0_12_1_fu_22419_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_22429_agg_result_green_write = ($signed(pc_green_0_12_1_fu_22414_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_22429_agg_result_red_write = ($signed(pc_red_0_12_1_fu_22409_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_22461_agg_result_alpha_write = ($signed(pc_alpha_0_12_1_1_fu_22456_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_22461_agg_result_blue_write = ($signed(pc_blue_0_12_1_1_fu_22451_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_22461_agg_result_green_write = ($signed(pc_green_0_12_1_1_fu_22446_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_22461_agg_result_red_write = ($signed(pc_red_0_12_1_1_fu_22441_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_22509_agg_result_alpha_write = ($signed(pc_alpha_0_12_1_2_fu_22504_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_22509_agg_result_blue_write = ($signed(pc_blue_0_12_1_2_fu_22499_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_22509_agg_result_green_write = ($signed(pc_green_0_12_1_2_fu_22494_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_22509_agg_result_red_write = ($signed(pc_red_0_12_1_2_fu_22489_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_22637_agg_result_alpha_write = ($signed(pc_alpha_0_11_fu_22632_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_22637_agg_result_blue_write = ($signed(pc_blue_0_11_fu_22627_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_22637_agg_result_green_write = ($signed(pc_green_0_11_fu_22622_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_22637_agg_result_red_write = ($signed(pc_red_0_11_fu_22617_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_22669_agg_result_alpha_write = ($signed(pc_alpha_0_13_0_1_fu_22664_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_22669_agg_result_blue_write = ($signed(pc_blue_0_13_0_1_fu_22659_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_22669_agg_result_green_write = ($signed(pc_green_0_13_0_1_fu_22654_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_22669_agg_result_red_write = ($signed(pc_red_0_13_0_1_fu_22649_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_22717_agg_result_alpha_write = ($signed(pc_alpha_0_13_0_2_fu_22712_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_22717_agg_result_blue_write = ($signed(pc_blue_0_13_0_2_fu_22707_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_22717_agg_result_green_write = ($signed(pc_green_0_13_0_2_fu_22702_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_22717_agg_result_red_write = ($signed(pc_red_0_13_0_2_fu_22697_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_22749_agg_result_alpha_write = ($signed(pc_alpha_0_13_1_fu_22744_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_22749_agg_result_blue_write = ($signed(pc_blue_0_13_1_fu_22739_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_22749_agg_result_green_write = ($signed(pc_green_0_13_1_fu_22734_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_22749_agg_result_red_write = ($signed(pc_red_0_13_1_fu_22729_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_22781_agg_result_alpha_write = ($signed(pc_alpha_0_13_1_1_fu_22776_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_22781_agg_result_blue_write = ($signed(pc_blue_0_13_1_1_fu_22771_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_22781_agg_result_green_write = ($signed(pc_green_0_13_1_1_fu_22766_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_22781_agg_result_red_write = ($signed(pc_red_0_13_1_1_fu_22761_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_22829_agg_result_alpha_write = ($signed(pc_alpha_0_13_1_2_fu_22824_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_22829_agg_result_blue_write = ($signed(pc_blue_0_13_1_2_fu_22819_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_22829_agg_result_green_write = ($signed(pc_green_0_13_1_2_fu_22814_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_22829_agg_result_red_write = ($signed(pc_red_0_13_1_2_fu_22809_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_22957_agg_result_alpha_write = ($signed(pc_alpha_0_12_fu_22952_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_22957_agg_result_blue_write = ($signed(pc_blue_0_12_fu_22947_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_22957_agg_result_green_write = ($signed(pc_green_0_12_fu_22942_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_22957_agg_result_red_write = ($signed(pc_red_0_12_fu_22937_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_22989_agg_result_alpha_write = ($signed(pc_alpha_0_14_0_1_fu_22984_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_22989_agg_result_blue_write = ($signed(pc_blue_0_14_0_1_fu_22979_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_22989_agg_result_green_write = ($signed(pc_green_0_14_0_1_fu_22974_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_22989_agg_result_red_write = ($signed(pc_red_0_14_0_1_fu_22969_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_23037_agg_result_alpha_write = ($signed(pc_alpha_0_14_0_2_fu_23032_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_23037_agg_result_blue_write = ($signed(pc_blue_0_14_0_2_fu_23027_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_23037_agg_result_green_write = ($signed(pc_green_0_14_0_2_fu_23022_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_23037_agg_result_red_write = ($signed(pc_red_0_14_0_2_fu_23017_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_23069_agg_result_alpha_write = ($signed(pc_alpha_0_14_1_fu_23064_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_23069_agg_result_blue_write = ($signed(pc_blue_0_14_1_fu_23059_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_23069_agg_result_green_write = ($signed(pc_green_0_14_1_fu_23054_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_23069_agg_result_red_write = ($signed(pc_red_0_14_1_fu_23049_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_23101_agg_result_alpha_write = ($signed(pc_alpha_0_14_1_1_fu_23096_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_23101_agg_result_blue_write = ($signed(pc_blue_0_14_1_1_fu_23091_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_23101_agg_result_green_write = ($signed(pc_green_0_14_1_1_fu_23086_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_23101_agg_result_red_write = ($signed(pc_red_0_14_1_1_fu_23081_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_23149_agg_result_alpha_write = ($signed(pc_alpha_0_14_1_2_fu_23144_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_23149_agg_result_blue_write = ($signed(pc_blue_0_14_1_2_fu_23139_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_23149_agg_result_green_write = ($signed(pc_green_0_14_1_2_fu_23134_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_23149_agg_result_red_write = ($signed(pc_red_0_14_1_2_fu_23129_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign grp_reg_Point_s_fu_23277_agg_result_alpha_write = ($signed(pc_alpha_0_13_fu_23272_p0) * $signed(pa_alpha_assign_reg_30129));

assign grp_reg_Point_s_fu_23277_agg_result_blue_write = ($signed(pc_blue_0_13_fu_23267_p0) * $signed(pa_blue_assign_reg_30109));

assign grp_reg_Point_s_fu_23277_agg_result_green_write = ($signed(pc_green_0_13_fu_23262_p0) * $signed(pa_green_assign_reg_30089));

assign grp_reg_Point_s_fu_23277_agg_result_red_write = ($signed(pc_red_0_13_fu_23257_p0) * $signed(pa_red_assign_reg_30069));

assign grp_reg_Point_s_fu_23309_agg_result_alpha_write = ($signed(pc_alpha_0_15_0_1_fu_23304_p0) * $signed(pa_alpha_assign_0_0_0_1_reg_30209));

assign grp_reg_Point_s_fu_23309_agg_result_blue_write = ($signed(pc_blue_0_15_0_1_fu_23299_p0) * $signed(pa_blue_assign_0_0_0_1_reg_30189));

assign grp_reg_Point_s_fu_23309_agg_result_green_write = ($signed(pc_green_0_15_0_1_fu_23294_p0) * $signed(pa_green_assign_0_0_0_1_reg_30169));

assign grp_reg_Point_s_fu_23309_agg_result_red_write = ($signed(pc_red_0_15_0_1_fu_23289_p0) * $signed(pa_red_assign_0_0_0_1_reg_30149));

assign grp_reg_Point_s_fu_23357_agg_result_alpha_write = ($signed(pc_alpha_0_15_0_2_fu_23352_p0) * $signed(pa_alpha_assign_0_0_0_2_reg_30289));

assign grp_reg_Point_s_fu_23357_agg_result_blue_write = ($signed(pc_blue_0_15_0_2_fu_23347_p0) * $signed(pa_blue_assign_0_0_0_2_reg_30269));

assign grp_reg_Point_s_fu_23357_agg_result_green_write = ($signed(pc_green_0_15_0_2_fu_23342_p0) * $signed(pa_green_assign_0_0_0_2_reg_30249));

assign grp_reg_Point_s_fu_23357_agg_result_red_write = ($signed(pc_red_0_15_0_2_fu_23337_p0) * $signed(pa_red_assign_0_0_0_2_reg_30229));

assign grp_reg_Point_s_fu_23389_agg_result_alpha_write = ($signed(pc_alpha_0_15_1_fu_23384_p0) * $signed(pa_alpha_assign_0_0_1_reg_30369));

assign grp_reg_Point_s_fu_23389_agg_result_blue_write = ($signed(pc_blue_0_15_1_fu_23379_p0) * $signed(pa_blue_assign_0_0_1_reg_30349));

assign grp_reg_Point_s_fu_23389_agg_result_green_write = ($signed(pc_green_0_15_1_fu_23374_p0) * $signed(pa_green_assign_0_0_1_reg_30329));

assign grp_reg_Point_s_fu_23389_agg_result_red_write = ($signed(pc_red_0_15_1_fu_23369_p0) * $signed(pa_red_assign_0_0_1_reg_30309));

assign grp_reg_Point_s_fu_23421_agg_result_alpha_write = ($signed(pc_alpha_0_15_1_1_fu_23416_p0) * $signed(pa_alpha_assign_0_0_1_1_reg_30449));

assign grp_reg_Point_s_fu_23421_agg_result_blue_write = ($signed(pc_blue_0_15_1_1_fu_23411_p0) * $signed(pa_blue_assign_0_0_1_1_reg_30429));

assign grp_reg_Point_s_fu_23421_agg_result_green_write = ($signed(pc_green_0_15_1_1_fu_23406_p0) * $signed(pa_green_assign_0_0_1_1_reg_30409));

assign grp_reg_Point_s_fu_23421_agg_result_red_write = ($signed(pc_red_0_15_1_1_fu_23401_p0) * $signed(pa_red_assign_0_0_1_1_reg_30389));

assign grp_reg_Point_s_fu_23469_agg_result_alpha_write = ($signed(pc_alpha_0_15_1_2_fu_23464_p0) * $signed(pa_alpha_assign_0_0_1_2_reg_30529));

assign grp_reg_Point_s_fu_23469_agg_result_blue_write = ($signed(pc_blue_0_15_1_2_fu_23459_p0) * $signed(pa_blue_assign_0_0_1_2_reg_30509));

assign grp_reg_Point_s_fu_23469_agg_result_green_write = ($signed(pc_green_0_15_1_2_fu_23454_p0) * $signed(pa_green_assign_0_0_1_2_reg_30489));

assign grp_reg_Point_s_fu_23469_agg_result_red_write = ($signed(pc_red_0_15_1_2_fu_23449_p0) * $signed(pa_red_assign_0_0_1_2_reg_30469));

assign index_1_1_fu_13800_p2 = (8'd1 + tmp_33_fu_13552_p1);

assign index_1_2_fu_13826_p2 = (8'd2 + tmp_33_fu_13552_p1);

assign not_s_fu_14191_p2 = (tmp_29_fu_14185_p2 ^ 1'd1);

assign num_line_1_fu_11401_p2 = (ap_phi_mux_num_line_phi_fu_7005_p4 + 64'd1);

assign num_line_2_fu_11429_p3 = ((tmp_48_fu_11395_p2[0:0] === 1'b1) ? p_1_fu_11413_p3 : ap_phi_mux_num_line_phi_fu_7005_p4);

assign p_1_fu_11413_p3 = ((tmp_49_fu_11407_p2[0:0] === 1'b1) ? 64'd0 : num_line_1_fu_11401_p2);

assign p_reset_1_fu_14197_p2 = (not_s_fu_14191_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_8408);

assign p_s_fu_14204_p3 = ((tmp_29_fu_14185_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_14179_p2);

assign pc_alpha_0_0_0_2_fu_18520_p0 = grp_reg_Point_s_fu_15873_ap_return_3;

assign pc_alpha_0_0_1_2_fu_18664_p0 = grp_reg_Point_s_fu_15957_ap_return_3;

assign pc_alpha_0_0_2_2_fu_16155_p0 = grp_reg_Point_s_fu_13984_ap_return_3;

assign pc_alpha_0_0_2_2_fu_16155_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_10_0_1_fu_21704_p0 = grp_reg_Point_s_fu_17357_ap_return_3;

assign pc_alpha_0_10_0_2_fu_21752_p0 = grp_reg_Point_s_fu_17505_ap_return_3;

assign pc_alpha_0_10_1_1_fu_21816_p0 = grp_reg_Point_s_fu_17369_ap_return_3;

assign pc_alpha_0_10_1_2_fu_21864_p0 = grp_reg_Point_s_fu_17517_ap_return_3;

assign pc_alpha_0_10_1_fu_21784_p0 = grp_reg_Point_s_fu_17221_ap_return_3;

assign pc_alpha_0_10_2_1_fu_17583_p0 = grp_reg_Point_s_fu_14092_ap_return_3;

assign pc_alpha_0_10_2_1_fu_17583_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_10_2_2_fu_17635_p0 = grp_reg_Point_s_fu_14104_ap_return_3;

assign pc_alpha_0_10_2_2_fu_17635_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_10_2_fu_17547_p0 = grp_reg_Point_s_fu_14080_ap_return_3;

assign pc_alpha_0_10_2_fu_17547_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_10_fu_22312_p0 = grp_reg_Point_s_fu_17505_ap_return_3;

assign pc_alpha_0_11_0_1_fu_22024_p0 = grp_reg_Point_s_fu_17505_ap_return_3;

assign pc_alpha_0_11_0_2_fu_22072_p0 = grp_reg_Point_s_fu_17653_ap_return_3;

assign pc_alpha_0_11_1_1_fu_22136_p0 = grp_reg_Point_s_fu_17517_ap_return_3;

assign pc_alpha_0_11_1_2_fu_22184_p0 = grp_reg_Point_s_fu_17665_ap_return_3;

assign pc_alpha_0_11_1_fu_22104_p0 = grp_reg_Point_s_fu_17369_ap_return_3;

assign pc_alpha_0_11_2_1_fu_17731_p0 = grp_reg_Point_s_fu_14104_ap_return_3;

assign pc_alpha_0_11_2_1_fu_17731_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_11_2_2_fu_17783_p0 = grp_reg_Point_s_fu_14116_ap_return_3;

assign pc_alpha_0_11_2_2_fu_17783_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_11_2_fu_17695_p0 = grp_reg_Point_s_fu_14092_ap_return_3;

assign pc_alpha_0_11_2_fu_17695_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_11_fu_22632_p0 = grp_reg_Point_s_fu_17653_ap_return_3;

assign pc_alpha_0_12_0_1_fu_22344_p0 = grp_reg_Point_s_fu_17653_ap_return_3;

assign pc_alpha_0_12_0_2_fu_22392_p0 = grp_reg_Point_s_fu_17801_ap_return_3;

assign pc_alpha_0_12_1_1_fu_22456_p0 = grp_reg_Point_s_fu_17665_ap_return_3;

assign pc_alpha_0_12_1_2_fu_22504_p0 = grp_reg_Point_s_fu_17813_ap_return_3;

assign pc_alpha_0_12_1_fu_22424_p0 = grp_reg_Point_s_fu_17517_ap_return_3;

assign pc_alpha_0_12_2_1_fu_17879_p0 = grp_reg_Point_s_fu_14116_ap_return_3;

assign pc_alpha_0_12_2_1_fu_17879_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_12_2_2_fu_17931_p0 = grp_reg_Point_s_fu_14128_ap_return_3;

assign pc_alpha_0_12_2_2_fu_17931_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_12_2_fu_17843_p0 = grp_reg_Point_s_fu_14104_ap_return_3;

assign pc_alpha_0_12_2_fu_17843_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_12_fu_22952_p0 = grp_reg_Point_s_fu_17801_ap_return_3;

assign pc_alpha_0_13_0_1_fu_22664_p0 = grp_reg_Point_s_fu_17801_ap_return_3;

assign pc_alpha_0_13_0_2_fu_22712_p0 = grp_reg_Point_s_fu_17949_ap_return_3;

assign pc_alpha_0_13_1_1_fu_22776_p0 = grp_reg_Point_s_fu_17813_ap_return_3;

assign pc_alpha_0_13_1_2_fu_22824_p0 = grp_reg_Point_s_fu_17961_ap_return_3;

assign pc_alpha_0_13_1_fu_22744_p0 = grp_reg_Point_s_fu_17665_ap_return_3;

assign pc_alpha_0_13_2_1_fu_18027_p0 = grp_reg_Point_s_fu_14128_ap_return_3;

assign pc_alpha_0_13_2_1_fu_18027_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_13_2_2_fu_18079_p0 = grp_reg_Point_s_fu_14140_ap_return_3;

assign pc_alpha_0_13_2_2_fu_18079_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_13_2_fu_17991_p0 = grp_reg_Point_s_fu_14116_ap_return_3;

assign pc_alpha_0_13_2_fu_17991_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_13_fu_23272_p0 = grp_reg_Point_s_fu_17949_ap_return_3;

assign pc_alpha_0_14_0_1_fu_22984_p0 = grp_reg_Point_s_fu_17949_ap_return_3;

assign pc_alpha_0_14_0_2_fu_23032_p0 = grp_reg_Point_s_fu_18097_ap_return_3;

assign pc_alpha_0_14_1_1_fu_23096_p0 = grp_reg_Point_s_fu_17961_ap_return_3;

assign pc_alpha_0_14_1_2_fu_23144_p0 = grp_reg_Point_s_fu_18109_ap_return_3;

assign pc_alpha_0_14_1_fu_23064_p0 = grp_reg_Point_s_fu_17813_ap_return_3;

assign pc_alpha_0_14_2_1_fu_18175_p0 = grp_reg_Point_s_fu_14140_ap_return_3;

assign pc_alpha_0_14_2_1_fu_18175_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_14_2_2_fu_18227_p0 = grp_reg_Point_s_fu_14152_ap_return_3;

assign pc_alpha_0_14_2_2_fu_18227_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_14_2_fu_18139_p0 = grp_reg_Point_s_fu_14128_ap_return_3;

assign pc_alpha_0_14_2_fu_18139_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_15_0_1_fu_23304_p0 = grp_reg_Point_s_fu_18097_ap_return_3;

assign pc_alpha_0_15_0_2_fu_23352_p0 = grp_reg_Point_s_fu_18245_ap_return_3;

assign pc_alpha_0_15_1_1_fu_23416_p0 = grp_reg_Point_s_fu_18109_ap_return_3;

assign pc_alpha_0_15_1_2_fu_23464_p0 = grp_reg_Point_s_fu_18257_ap_return_3;

assign pc_alpha_0_15_1_fu_23384_p0 = grp_reg_Point_s_fu_17961_ap_return_3;

assign pc_alpha_0_15_2_1_fu_18323_p0 = grp_reg_Point_s_fu_14152_ap_return_3;

assign pc_alpha_0_15_2_1_fu_18323_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_15_2_2_fu_18375_p0 = grp_reg_Point_s_fu_14164_ap_return_3;

assign pc_alpha_0_15_2_2_fu_18375_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_15_2_fu_18287_p0 = grp_reg_Point_s_fu_14140_ap_return_3;

assign pc_alpha_0_15_2_fu_18287_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_1_0_1_fu_18824_p0 = grp_reg_Point_s_fu_15873_ap_return_3;

assign pc_alpha_0_1_0_2_fu_18872_p0 = grp_reg_Point_s_fu_16173_ap_return_3;

assign pc_alpha_0_1_1_1_fu_18936_p0 = grp_reg_Point_s_fu_15957_ap_return_3;

assign pc_alpha_0_1_1_2_fu_18984_p0 = grp_reg_Point_s_fu_16185_ap_return_3;

assign pc_alpha_0_1_2_1_fu_16251_p0 = grp_reg_Point_s_fu_13984_ap_return_3;

assign pc_alpha_0_1_2_1_fu_16251_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_1_2_2_fu_16303_p0 = grp_reg_Point_s_fu_13996_ap_return_3;

assign pc_alpha_0_1_2_2_fu_16303_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_1_fu_21992_p0 = grp_reg_Point_s_fu_17357_ap_return_3;

assign pc_alpha_0_2_0_1_fu_19144_p0 = grp_reg_Point_s_fu_16173_ap_return_3;

assign pc_alpha_0_2_0_2_fu_19192_p0 = grp_reg_Point_s_fu_16321_ap_return_3;

assign pc_alpha_0_2_1_1_fu_19256_p0 = grp_reg_Point_s_fu_16185_ap_return_3;

assign pc_alpha_0_2_1_2_fu_19304_p0 = grp_reg_Point_s_fu_16333_ap_return_3;

assign pc_alpha_0_2_1_fu_19224_p0 = grp_reg_Point_s_fu_15957_ap_return_3;

assign pc_alpha_0_2_2_1_fu_16399_p0 = grp_reg_Point_s_fu_13996_ap_return_3;

assign pc_alpha_0_2_2_1_fu_16399_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_2_2_2_fu_16451_p0 = grp_reg_Point_s_fu_14008_ap_return_3;

assign pc_alpha_0_2_2_2_fu_16451_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_2_2_fu_16363_p0 = grp_reg_Point_s_fu_13984_ap_return_3;

assign pc_alpha_0_2_2_fu_16363_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_2_fu_19112_p0 = grp_reg_Point_s_fu_15873_ap_return_3;

assign pc_alpha_0_3_0_1_fu_19464_p0 = grp_reg_Point_s_fu_16321_ap_return_3;

assign pc_alpha_0_3_0_2_fu_19512_p0 = grp_reg_Point_s_fu_16469_ap_return_3;

assign pc_alpha_0_3_1_1_fu_19576_p0 = grp_reg_Point_s_fu_16333_ap_return_3;

assign pc_alpha_0_3_1_2_fu_19624_p0 = grp_reg_Point_s_fu_16481_ap_return_3;

assign pc_alpha_0_3_1_fu_19544_p0 = grp_reg_Point_s_fu_16185_ap_return_3;

assign pc_alpha_0_3_2_1_fu_16547_p0 = grp_reg_Point_s_fu_14008_ap_return_3;

assign pc_alpha_0_3_2_1_fu_16547_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_3_2_2_fu_16599_p0 = grp_reg_Point_s_fu_14020_ap_return_3;

assign pc_alpha_0_3_2_2_fu_16599_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_3_2_fu_16511_p0 = grp_reg_Point_s_fu_13996_ap_return_3;

assign pc_alpha_0_3_2_fu_16511_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_3_fu_19432_p0 = grp_reg_Point_s_fu_16173_ap_return_3;

assign pc_alpha_0_4_0_1_fu_19784_p0 = grp_reg_Point_s_fu_16469_ap_return_3;

assign pc_alpha_0_4_0_2_fu_19832_p0 = grp_reg_Point_s_fu_16617_ap_return_3;

assign pc_alpha_0_4_1_1_fu_19896_p0 = grp_reg_Point_s_fu_16481_ap_return_3;

assign pc_alpha_0_4_1_2_fu_19944_p0 = grp_reg_Point_s_fu_16629_ap_return_3;

assign pc_alpha_0_4_1_fu_19864_p0 = grp_reg_Point_s_fu_16333_ap_return_3;

assign pc_alpha_0_4_2_1_fu_16695_p0 = grp_reg_Point_s_fu_14020_ap_return_3;

assign pc_alpha_0_4_2_1_fu_16695_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_4_2_2_fu_16747_p0 = grp_reg_Point_s_fu_14032_ap_return_3;

assign pc_alpha_0_4_2_2_fu_16747_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_4_2_fu_16659_p0 = grp_reg_Point_s_fu_14008_ap_return_3;

assign pc_alpha_0_4_2_fu_16659_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_4_fu_19752_p0 = grp_reg_Point_s_fu_16321_ap_return_3;

assign pc_alpha_0_5_0_1_fu_20104_p0 = grp_reg_Point_s_fu_16617_ap_return_3;

assign pc_alpha_0_5_0_2_fu_20152_p0 = grp_reg_Point_s_fu_16765_ap_return_3;

assign pc_alpha_0_5_1_1_fu_20216_p0 = grp_reg_Point_s_fu_16629_ap_return_3;

assign pc_alpha_0_5_1_2_fu_20264_p0 = grp_reg_Point_s_fu_16777_ap_return_3;

assign pc_alpha_0_5_1_fu_20184_p0 = grp_reg_Point_s_fu_16481_ap_return_3;

assign pc_alpha_0_5_2_1_fu_16843_p0 = grp_reg_Point_s_fu_14032_ap_return_3;

assign pc_alpha_0_5_2_1_fu_16843_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_5_2_2_fu_16895_p0 = grp_reg_Point_s_fu_14044_ap_return_3;

assign pc_alpha_0_5_2_2_fu_16895_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_5_2_fu_16807_p0 = grp_reg_Point_s_fu_14020_ap_return_3;

assign pc_alpha_0_5_2_fu_16807_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_5_fu_20072_p0 = grp_reg_Point_s_fu_16469_ap_return_3;

assign pc_alpha_0_6_0_1_fu_20424_p0 = grp_reg_Point_s_fu_16765_ap_return_3;

assign pc_alpha_0_6_0_2_fu_20472_p0 = grp_reg_Point_s_fu_16913_ap_return_3;

assign pc_alpha_0_6_1_1_fu_20536_p0 = grp_reg_Point_s_fu_16777_ap_return_3;

assign pc_alpha_0_6_1_2_fu_20584_p0 = grp_reg_Point_s_fu_16925_ap_return_3;

assign pc_alpha_0_6_1_fu_20504_p0 = grp_reg_Point_s_fu_16629_ap_return_3;

assign pc_alpha_0_6_2_1_fu_16991_p0 = grp_reg_Point_s_fu_14044_ap_return_3;

assign pc_alpha_0_6_2_1_fu_16991_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_6_2_2_fu_17043_p0 = grp_reg_Point_s_fu_14056_ap_return_3;

assign pc_alpha_0_6_2_2_fu_17043_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_6_2_fu_16955_p0 = grp_reg_Point_s_fu_14032_ap_return_3;

assign pc_alpha_0_6_2_fu_16955_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_6_fu_20392_p0 = grp_reg_Point_s_fu_16617_ap_return_3;

assign pc_alpha_0_7_0_1_fu_20744_p0 = grp_reg_Point_s_fu_16913_ap_return_3;

assign pc_alpha_0_7_0_2_fu_20792_p0 = grp_reg_Point_s_fu_17061_ap_return_3;

assign pc_alpha_0_7_1_1_fu_20856_p0 = grp_reg_Point_s_fu_16925_ap_return_3;

assign pc_alpha_0_7_1_2_fu_20904_p0 = grp_reg_Point_s_fu_17073_ap_return_3;

assign pc_alpha_0_7_1_fu_20824_p0 = grp_reg_Point_s_fu_16777_ap_return_3;

assign pc_alpha_0_7_2_1_fu_17139_p0 = grp_reg_Point_s_fu_14056_ap_return_3;

assign pc_alpha_0_7_2_1_fu_17139_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_7_2_2_fu_17191_p0 = grp_reg_Point_s_fu_14068_ap_return_3;

assign pc_alpha_0_7_2_2_fu_17191_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_7_2_fu_17103_p0 = grp_reg_Point_s_fu_14044_ap_return_3;

assign pc_alpha_0_7_2_fu_17103_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_7_fu_20712_p0 = grp_reg_Point_s_fu_16765_ap_return_3;

assign pc_alpha_0_8_0_1_fu_21064_p0 = grp_reg_Point_s_fu_17061_ap_return_3;

assign pc_alpha_0_8_0_2_fu_21112_p0 = grp_reg_Point_s_fu_17209_ap_return_3;

assign pc_alpha_0_8_1_1_fu_21176_p0 = grp_reg_Point_s_fu_17073_ap_return_3;

assign pc_alpha_0_8_1_2_fu_21224_p0 = grp_reg_Point_s_fu_17221_ap_return_3;

assign pc_alpha_0_8_1_fu_21144_p0 = grp_reg_Point_s_fu_16925_ap_return_3;

assign pc_alpha_0_8_2_1_fu_17287_p0 = grp_reg_Point_s_fu_14068_ap_return_3;

assign pc_alpha_0_8_2_1_fu_17287_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_8_2_2_fu_17339_p0 = grp_reg_Point_s_fu_14080_ap_return_3;

assign pc_alpha_0_8_2_2_fu_17339_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_8_2_fu_17251_p0 = grp_reg_Point_s_fu_14056_ap_return_3;

assign pc_alpha_0_8_2_fu_17251_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_8_fu_21032_p0 = grp_reg_Point_s_fu_16913_ap_return_3;

assign pc_alpha_0_9_0_1_fu_21384_p0 = grp_reg_Point_s_fu_17209_ap_return_3;

assign pc_alpha_0_9_0_2_fu_21432_p0 = grp_reg_Point_s_fu_17357_ap_return_3;

assign pc_alpha_0_9_1_1_fu_21496_p0 = grp_reg_Point_s_fu_17221_ap_return_3;

assign pc_alpha_0_9_1_2_fu_21544_p0 = grp_reg_Point_s_fu_17369_ap_return_3;

assign pc_alpha_0_9_1_fu_21464_p0 = grp_reg_Point_s_fu_17073_ap_return_3;

assign pc_alpha_0_9_2_1_fu_17435_p0 = grp_reg_Point_s_fu_14080_ap_return_3;

assign pc_alpha_0_9_2_1_fu_17435_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_0_9_2_2_fu_17487_p0 = grp_reg_Point_s_fu_14092_ap_return_3;

assign pc_alpha_0_9_2_2_fu_17487_p1 = grp_reg_Point_s_fu_13972_ap_return_3;

assign pc_alpha_0_9_2_fu_17399_p0 = grp_reg_Point_s_fu_14068_ap_return_3;

assign pc_alpha_0_9_2_fu_17399_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_0_9_fu_21352_p0 = grp_reg_Point_s_fu_17061_ap_return_3;

assign pc_alpha_0_s_fu_21672_p0 = grp_reg_Point_s_fu_17209_ap_return_3;

assign pc_alpha_1_0_0_0_1_fu_18472_p0 = grp_reg_Point_s_fu_15845_ap_return_3;

assign pc_alpha_1_0_0_1_1_fu_18616_p0 = grp_reg_Point_s_fu_15929_ap_return_3;

assign pc_alpha_1_0_0_1_fu_18568_p0 = grp_reg_Point_s_fu_15901_ap_return_3;

assign pc_alpha_1_0_0_2_1_fu_16087_p0 = grp_reg_Point_s_fu_13960_ap_return_3;

assign pc_alpha_1_0_0_2_1_fu_16087_p1 = grp_reg_Point_s_fu_13948_ap_return_3;

assign pc_alpha_1_0_0_2_fu_16019_p0 = grp_reg_Point_s_fu_13936_ap_return_3;

assign pc_alpha_1_0_0_2_fu_16019_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_1_0_1_1_fu_18904_p0 = grp_reg_Point_s_fu_15929_ap_return_3;

assign pc_alpha_1_0_1_2_fu_16215_p0 = grp_reg_Point_s_fu_13960_ap_return_3;

assign pc_alpha_1_0_1_2_fu_16215_p1 = grp_reg_Point_s_fu_13924_ap_return_3;

assign pc_alpha_1_0_1_fu_18792_p0 = grp_reg_Point_s_fu_15845_ap_return_3;

assign pc_alpha_1_fu_18424_p0 = grp_reg_Point_s_fu_15817_ap_return_3;

assign pc_blue_0_0_0_2_fu_18515_p0 = grp_reg_Point_s_fu_15873_ap_return_2;

assign pc_blue_0_0_1_2_fu_18659_p0 = grp_reg_Point_s_fu_15957_ap_return_2;

assign pc_blue_0_0_2_2_fu_16149_p0 = grp_reg_Point_s_fu_13984_ap_return_2;

assign pc_blue_0_0_2_2_fu_16149_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_10_0_1_fu_21699_p0 = grp_reg_Point_s_fu_17357_ap_return_2;

assign pc_blue_0_10_0_2_fu_21747_p0 = grp_reg_Point_s_fu_17505_ap_return_2;

assign pc_blue_0_10_1_1_fu_21811_p0 = grp_reg_Point_s_fu_17369_ap_return_2;

assign pc_blue_0_10_1_2_fu_21859_p0 = grp_reg_Point_s_fu_17517_ap_return_2;

assign pc_blue_0_10_1_fu_21779_p0 = grp_reg_Point_s_fu_17221_ap_return_2;

assign pc_blue_0_10_2_1_fu_17577_p0 = grp_reg_Point_s_fu_14092_ap_return_2;

assign pc_blue_0_10_2_1_fu_17577_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_10_2_2_fu_17629_p0 = grp_reg_Point_s_fu_14104_ap_return_2;

assign pc_blue_0_10_2_2_fu_17629_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_10_2_fu_17541_p0 = grp_reg_Point_s_fu_14080_ap_return_2;

assign pc_blue_0_10_2_fu_17541_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_10_fu_22307_p0 = grp_reg_Point_s_fu_17505_ap_return_2;

assign pc_blue_0_11_0_1_fu_22019_p0 = grp_reg_Point_s_fu_17505_ap_return_2;

assign pc_blue_0_11_0_2_fu_22067_p0 = grp_reg_Point_s_fu_17653_ap_return_2;

assign pc_blue_0_11_1_1_fu_22131_p0 = grp_reg_Point_s_fu_17517_ap_return_2;

assign pc_blue_0_11_1_2_fu_22179_p0 = grp_reg_Point_s_fu_17665_ap_return_2;

assign pc_blue_0_11_1_fu_22099_p0 = grp_reg_Point_s_fu_17369_ap_return_2;

assign pc_blue_0_11_2_1_fu_17725_p0 = grp_reg_Point_s_fu_14104_ap_return_2;

assign pc_blue_0_11_2_1_fu_17725_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_11_2_2_fu_17777_p0 = grp_reg_Point_s_fu_14116_ap_return_2;

assign pc_blue_0_11_2_2_fu_17777_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_11_2_fu_17689_p0 = grp_reg_Point_s_fu_14092_ap_return_2;

assign pc_blue_0_11_2_fu_17689_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_11_fu_22627_p0 = grp_reg_Point_s_fu_17653_ap_return_2;

assign pc_blue_0_12_0_1_fu_22339_p0 = grp_reg_Point_s_fu_17653_ap_return_2;

assign pc_blue_0_12_0_2_fu_22387_p0 = grp_reg_Point_s_fu_17801_ap_return_2;

assign pc_blue_0_12_1_1_fu_22451_p0 = grp_reg_Point_s_fu_17665_ap_return_2;

assign pc_blue_0_12_1_2_fu_22499_p0 = grp_reg_Point_s_fu_17813_ap_return_2;

assign pc_blue_0_12_1_fu_22419_p0 = grp_reg_Point_s_fu_17517_ap_return_2;

assign pc_blue_0_12_2_1_fu_17873_p0 = grp_reg_Point_s_fu_14116_ap_return_2;

assign pc_blue_0_12_2_1_fu_17873_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_12_2_2_fu_17925_p0 = grp_reg_Point_s_fu_14128_ap_return_2;

assign pc_blue_0_12_2_2_fu_17925_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_12_2_fu_17837_p0 = grp_reg_Point_s_fu_14104_ap_return_2;

assign pc_blue_0_12_2_fu_17837_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_12_fu_22947_p0 = grp_reg_Point_s_fu_17801_ap_return_2;

assign pc_blue_0_13_0_1_fu_22659_p0 = grp_reg_Point_s_fu_17801_ap_return_2;

assign pc_blue_0_13_0_2_fu_22707_p0 = grp_reg_Point_s_fu_17949_ap_return_2;

assign pc_blue_0_13_1_1_fu_22771_p0 = grp_reg_Point_s_fu_17813_ap_return_2;

assign pc_blue_0_13_1_2_fu_22819_p0 = grp_reg_Point_s_fu_17961_ap_return_2;

assign pc_blue_0_13_1_fu_22739_p0 = grp_reg_Point_s_fu_17665_ap_return_2;

assign pc_blue_0_13_2_1_fu_18021_p0 = grp_reg_Point_s_fu_14128_ap_return_2;

assign pc_blue_0_13_2_1_fu_18021_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_13_2_2_fu_18073_p0 = grp_reg_Point_s_fu_14140_ap_return_2;

assign pc_blue_0_13_2_2_fu_18073_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_13_2_fu_17985_p0 = grp_reg_Point_s_fu_14116_ap_return_2;

assign pc_blue_0_13_2_fu_17985_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_13_fu_23267_p0 = grp_reg_Point_s_fu_17949_ap_return_2;

assign pc_blue_0_14_0_1_fu_22979_p0 = grp_reg_Point_s_fu_17949_ap_return_2;

assign pc_blue_0_14_0_2_fu_23027_p0 = grp_reg_Point_s_fu_18097_ap_return_2;

assign pc_blue_0_14_1_1_fu_23091_p0 = grp_reg_Point_s_fu_17961_ap_return_2;

assign pc_blue_0_14_1_2_fu_23139_p0 = grp_reg_Point_s_fu_18109_ap_return_2;

assign pc_blue_0_14_1_fu_23059_p0 = grp_reg_Point_s_fu_17813_ap_return_2;

assign pc_blue_0_14_2_1_fu_18169_p0 = grp_reg_Point_s_fu_14140_ap_return_2;

assign pc_blue_0_14_2_1_fu_18169_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_14_2_2_fu_18221_p0 = grp_reg_Point_s_fu_14152_ap_return_2;

assign pc_blue_0_14_2_2_fu_18221_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_14_2_fu_18133_p0 = grp_reg_Point_s_fu_14128_ap_return_2;

assign pc_blue_0_14_2_fu_18133_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_15_0_1_fu_23299_p0 = grp_reg_Point_s_fu_18097_ap_return_2;

assign pc_blue_0_15_0_2_fu_23347_p0 = grp_reg_Point_s_fu_18245_ap_return_2;

assign pc_blue_0_15_1_1_fu_23411_p0 = grp_reg_Point_s_fu_18109_ap_return_2;

assign pc_blue_0_15_1_2_fu_23459_p0 = grp_reg_Point_s_fu_18257_ap_return_2;

assign pc_blue_0_15_1_fu_23379_p0 = grp_reg_Point_s_fu_17961_ap_return_2;

assign pc_blue_0_15_2_1_fu_18317_p0 = grp_reg_Point_s_fu_14152_ap_return_2;

assign pc_blue_0_15_2_1_fu_18317_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_15_2_2_fu_18369_p0 = grp_reg_Point_s_fu_14164_ap_return_2;

assign pc_blue_0_15_2_2_fu_18369_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_15_2_fu_18281_p0 = grp_reg_Point_s_fu_14140_ap_return_2;

assign pc_blue_0_15_2_fu_18281_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_1_0_1_fu_18819_p0 = grp_reg_Point_s_fu_15873_ap_return_2;

assign pc_blue_0_1_0_2_fu_18867_p0 = grp_reg_Point_s_fu_16173_ap_return_2;

assign pc_blue_0_1_1_1_fu_18931_p0 = grp_reg_Point_s_fu_15957_ap_return_2;

assign pc_blue_0_1_1_2_fu_18979_p0 = grp_reg_Point_s_fu_16185_ap_return_2;

assign pc_blue_0_1_2_1_fu_16245_p0 = grp_reg_Point_s_fu_13984_ap_return_2;

assign pc_blue_0_1_2_1_fu_16245_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_1_2_2_fu_16297_p0 = grp_reg_Point_s_fu_13996_ap_return_2;

assign pc_blue_0_1_2_2_fu_16297_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_1_fu_21987_p0 = grp_reg_Point_s_fu_17357_ap_return_2;

assign pc_blue_0_2_0_1_fu_19139_p0 = grp_reg_Point_s_fu_16173_ap_return_2;

assign pc_blue_0_2_0_2_fu_19187_p0 = grp_reg_Point_s_fu_16321_ap_return_2;

assign pc_blue_0_2_1_1_fu_19251_p0 = grp_reg_Point_s_fu_16185_ap_return_2;

assign pc_blue_0_2_1_2_fu_19299_p0 = grp_reg_Point_s_fu_16333_ap_return_2;

assign pc_blue_0_2_1_fu_19219_p0 = grp_reg_Point_s_fu_15957_ap_return_2;

assign pc_blue_0_2_2_1_fu_16393_p0 = grp_reg_Point_s_fu_13996_ap_return_2;

assign pc_blue_0_2_2_1_fu_16393_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_2_2_2_fu_16445_p0 = grp_reg_Point_s_fu_14008_ap_return_2;

assign pc_blue_0_2_2_2_fu_16445_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_2_2_fu_16357_p0 = grp_reg_Point_s_fu_13984_ap_return_2;

assign pc_blue_0_2_2_fu_16357_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_2_fu_19107_p0 = grp_reg_Point_s_fu_15873_ap_return_2;

assign pc_blue_0_3_0_1_fu_19459_p0 = grp_reg_Point_s_fu_16321_ap_return_2;

assign pc_blue_0_3_0_2_fu_19507_p0 = grp_reg_Point_s_fu_16469_ap_return_2;

assign pc_blue_0_3_1_1_fu_19571_p0 = grp_reg_Point_s_fu_16333_ap_return_2;

assign pc_blue_0_3_1_2_fu_19619_p0 = grp_reg_Point_s_fu_16481_ap_return_2;

assign pc_blue_0_3_1_fu_19539_p0 = grp_reg_Point_s_fu_16185_ap_return_2;

assign pc_blue_0_3_2_1_fu_16541_p0 = grp_reg_Point_s_fu_14008_ap_return_2;

assign pc_blue_0_3_2_1_fu_16541_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_3_2_2_fu_16593_p0 = grp_reg_Point_s_fu_14020_ap_return_2;

assign pc_blue_0_3_2_2_fu_16593_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_3_2_fu_16505_p0 = grp_reg_Point_s_fu_13996_ap_return_2;

assign pc_blue_0_3_2_fu_16505_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_3_fu_19427_p0 = grp_reg_Point_s_fu_16173_ap_return_2;

assign pc_blue_0_4_0_1_fu_19779_p0 = grp_reg_Point_s_fu_16469_ap_return_2;

assign pc_blue_0_4_0_2_fu_19827_p0 = grp_reg_Point_s_fu_16617_ap_return_2;

assign pc_blue_0_4_1_1_fu_19891_p0 = grp_reg_Point_s_fu_16481_ap_return_2;

assign pc_blue_0_4_1_2_fu_19939_p0 = grp_reg_Point_s_fu_16629_ap_return_2;

assign pc_blue_0_4_1_fu_19859_p0 = grp_reg_Point_s_fu_16333_ap_return_2;

assign pc_blue_0_4_2_1_fu_16689_p0 = grp_reg_Point_s_fu_14020_ap_return_2;

assign pc_blue_0_4_2_1_fu_16689_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_4_2_2_fu_16741_p0 = grp_reg_Point_s_fu_14032_ap_return_2;

assign pc_blue_0_4_2_2_fu_16741_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_4_2_fu_16653_p0 = grp_reg_Point_s_fu_14008_ap_return_2;

assign pc_blue_0_4_2_fu_16653_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_4_fu_19747_p0 = grp_reg_Point_s_fu_16321_ap_return_2;

assign pc_blue_0_5_0_1_fu_20099_p0 = grp_reg_Point_s_fu_16617_ap_return_2;

assign pc_blue_0_5_0_2_fu_20147_p0 = grp_reg_Point_s_fu_16765_ap_return_2;

assign pc_blue_0_5_1_1_fu_20211_p0 = grp_reg_Point_s_fu_16629_ap_return_2;

assign pc_blue_0_5_1_2_fu_20259_p0 = grp_reg_Point_s_fu_16777_ap_return_2;

assign pc_blue_0_5_1_fu_20179_p0 = grp_reg_Point_s_fu_16481_ap_return_2;

assign pc_blue_0_5_2_1_fu_16837_p0 = grp_reg_Point_s_fu_14032_ap_return_2;

assign pc_blue_0_5_2_1_fu_16837_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_5_2_2_fu_16889_p0 = grp_reg_Point_s_fu_14044_ap_return_2;

assign pc_blue_0_5_2_2_fu_16889_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_5_2_fu_16801_p0 = grp_reg_Point_s_fu_14020_ap_return_2;

assign pc_blue_0_5_2_fu_16801_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_5_fu_20067_p0 = grp_reg_Point_s_fu_16469_ap_return_2;

assign pc_blue_0_6_0_1_fu_20419_p0 = grp_reg_Point_s_fu_16765_ap_return_2;

assign pc_blue_0_6_0_2_fu_20467_p0 = grp_reg_Point_s_fu_16913_ap_return_2;

assign pc_blue_0_6_1_1_fu_20531_p0 = grp_reg_Point_s_fu_16777_ap_return_2;

assign pc_blue_0_6_1_2_fu_20579_p0 = grp_reg_Point_s_fu_16925_ap_return_2;

assign pc_blue_0_6_1_fu_20499_p0 = grp_reg_Point_s_fu_16629_ap_return_2;

assign pc_blue_0_6_2_1_fu_16985_p0 = grp_reg_Point_s_fu_14044_ap_return_2;

assign pc_blue_0_6_2_1_fu_16985_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_6_2_2_fu_17037_p0 = grp_reg_Point_s_fu_14056_ap_return_2;

assign pc_blue_0_6_2_2_fu_17037_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_6_2_fu_16949_p0 = grp_reg_Point_s_fu_14032_ap_return_2;

assign pc_blue_0_6_2_fu_16949_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_6_fu_20387_p0 = grp_reg_Point_s_fu_16617_ap_return_2;

assign pc_blue_0_7_0_1_fu_20739_p0 = grp_reg_Point_s_fu_16913_ap_return_2;

assign pc_blue_0_7_0_2_fu_20787_p0 = grp_reg_Point_s_fu_17061_ap_return_2;

assign pc_blue_0_7_1_1_fu_20851_p0 = grp_reg_Point_s_fu_16925_ap_return_2;

assign pc_blue_0_7_1_2_fu_20899_p0 = grp_reg_Point_s_fu_17073_ap_return_2;

assign pc_blue_0_7_1_fu_20819_p0 = grp_reg_Point_s_fu_16777_ap_return_2;

assign pc_blue_0_7_2_1_fu_17133_p0 = grp_reg_Point_s_fu_14056_ap_return_2;

assign pc_blue_0_7_2_1_fu_17133_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_7_2_2_fu_17185_p0 = grp_reg_Point_s_fu_14068_ap_return_2;

assign pc_blue_0_7_2_2_fu_17185_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_7_2_fu_17097_p0 = grp_reg_Point_s_fu_14044_ap_return_2;

assign pc_blue_0_7_2_fu_17097_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_7_fu_20707_p0 = grp_reg_Point_s_fu_16765_ap_return_2;

assign pc_blue_0_8_0_1_fu_21059_p0 = grp_reg_Point_s_fu_17061_ap_return_2;

assign pc_blue_0_8_0_2_fu_21107_p0 = grp_reg_Point_s_fu_17209_ap_return_2;

assign pc_blue_0_8_1_1_fu_21171_p0 = grp_reg_Point_s_fu_17073_ap_return_2;

assign pc_blue_0_8_1_2_fu_21219_p0 = grp_reg_Point_s_fu_17221_ap_return_2;

assign pc_blue_0_8_1_fu_21139_p0 = grp_reg_Point_s_fu_16925_ap_return_2;

assign pc_blue_0_8_2_1_fu_17281_p0 = grp_reg_Point_s_fu_14068_ap_return_2;

assign pc_blue_0_8_2_1_fu_17281_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_8_2_2_fu_17333_p0 = grp_reg_Point_s_fu_14080_ap_return_2;

assign pc_blue_0_8_2_2_fu_17333_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_8_2_fu_17245_p0 = grp_reg_Point_s_fu_14056_ap_return_2;

assign pc_blue_0_8_2_fu_17245_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_8_fu_21027_p0 = grp_reg_Point_s_fu_16913_ap_return_2;

assign pc_blue_0_9_0_1_fu_21379_p0 = grp_reg_Point_s_fu_17209_ap_return_2;

assign pc_blue_0_9_0_2_fu_21427_p0 = grp_reg_Point_s_fu_17357_ap_return_2;

assign pc_blue_0_9_1_1_fu_21491_p0 = grp_reg_Point_s_fu_17221_ap_return_2;

assign pc_blue_0_9_1_2_fu_21539_p0 = grp_reg_Point_s_fu_17369_ap_return_2;

assign pc_blue_0_9_1_fu_21459_p0 = grp_reg_Point_s_fu_17073_ap_return_2;

assign pc_blue_0_9_2_1_fu_17429_p0 = grp_reg_Point_s_fu_14080_ap_return_2;

assign pc_blue_0_9_2_1_fu_17429_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_0_9_2_2_fu_17481_p0 = grp_reg_Point_s_fu_14092_ap_return_2;

assign pc_blue_0_9_2_2_fu_17481_p1 = grp_reg_Point_s_fu_13972_ap_return_2;

assign pc_blue_0_9_2_fu_17393_p0 = grp_reg_Point_s_fu_14068_ap_return_2;

assign pc_blue_0_9_2_fu_17393_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_0_9_fu_21347_p0 = grp_reg_Point_s_fu_17061_ap_return_2;

assign pc_blue_0_s_fu_21667_p0 = grp_reg_Point_s_fu_17209_ap_return_2;

assign pc_blue_1_0_0_0_1_fu_18467_p0 = grp_reg_Point_s_fu_15845_ap_return_2;

assign pc_blue_1_0_0_1_1_fu_18611_p0 = grp_reg_Point_s_fu_15929_ap_return_2;

assign pc_blue_1_0_0_1_fu_18563_p0 = grp_reg_Point_s_fu_15901_ap_return_2;

assign pc_blue_1_0_0_2_1_fu_16081_p0 = grp_reg_Point_s_fu_13960_ap_return_2;

assign pc_blue_1_0_0_2_1_fu_16081_p1 = grp_reg_Point_s_fu_13948_ap_return_2;

assign pc_blue_1_0_0_2_fu_16013_p0 = grp_reg_Point_s_fu_13936_ap_return_2;

assign pc_blue_1_0_0_2_fu_16013_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_1_0_1_1_fu_18899_p0 = grp_reg_Point_s_fu_15929_ap_return_2;

assign pc_blue_1_0_1_2_fu_16209_p0 = grp_reg_Point_s_fu_13960_ap_return_2;

assign pc_blue_1_0_1_2_fu_16209_p1 = grp_reg_Point_s_fu_13924_ap_return_2;

assign pc_blue_1_0_1_fu_18787_p0 = grp_reg_Point_s_fu_15845_ap_return_2;

assign pc_blue_1_fu_18419_p0 = grp_reg_Point_s_fu_15817_ap_return_2;

assign pc_green_0_0_0_2_fu_18510_p0 = grp_reg_Point_s_fu_15873_ap_return_1;

assign pc_green_0_0_1_2_fu_18654_p0 = grp_reg_Point_s_fu_15957_ap_return_1;

assign pc_green_0_0_2_2_fu_16143_p0 = grp_reg_Point_s_fu_13984_ap_return_1;

assign pc_green_0_0_2_2_fu_16143_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_10_0_1_fu_21694_p0 = grp_reg_Point_s_fu_17357_ap_return_1;

assign pc_green_0_10_0_2_fu_21742_p0 = grp_reg_Point_s_fu_17505_ap_return_1;

assign pc_green_0_10_1_1_fu_21806_p0 = grp_reg_Point_s_fu_17369_ap_return_1;

assign pc_green_0_10_1_2_fu_21854_p0 = grp_reg_Point_s_fu_17517_ap_return_1;

assign pc_green_0_10_1_fu_21774_p0 = grp_reg_Point_s_fu_17221_ap_return_1;

assign pc_green_0_10_2_1_fu_17571_p0 = grp_reg_Point_s_fu_14092_ap_return_1;

assign pc_green_0_10_2_1_fu_17571_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_10_2_2_fu_17623_p0 = grp_reg_Point_s_fu_14104_ap_return_1;

assign pc_green_0_10_2_2_fu_17623_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_10_2_fu_17535_p0 = grp_reg_Point_s_fu_14080_ap_return_1;

assign pc_green_0_10_2_fu_17535_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_10_fu_22302_p0 = grp_reg_Point_s_fu_17505_ap_return_1;

assign pc_green_0_11_0_1_fu_22014_p0 = grp_reg_Point_s_fu_17505_ap_return_1;

assign pc_green_0_11_0_2_fu_22062_p0 = grp_reg_Point_s_fu_17653_ap_return_1;

assign pc_green_0_11_1_1_fu_22126_p0 = grp_reg_Point_s_fu_17517_ap_return_1;

assign pc_green_0_11_1_2_fu_22174_p0 = grp_reg_Point_s_fu_17665_ap_return_1;

assign pc_green_0_11_1_fu_22094_p0 = grp_reg_Point_s_fu_17369_ap_return_1;

assign pc_green_0_11_2_1_fu_17719_p0 = grp_reg_Point_s_fu_14104_ap_return_1;

assign pc_green_0_11_2_1_fu_17719_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_11_2_2_fu_17771_p0 = grp_reg_Point_s_fu_14116_ap_return_1;

assign pc_green_0_11_2_2_fu_17771_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_11_2_fu_17683_p0 = grp_reg_Point_s_fu_14092_ap_return_1;

assign pc_green_0_11_2_fu_17683_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_11_fu_22622_p0 = grp_reg_Point_s_fu_17653_ap_return_1;

assign pc_green_0_12_0_1_fu_22334_p0 = grp_reg_Point_s_fu_17653_ap_return_1;

assign pc_green_0_12_0_2_fu_22382_p0 = grp_reg_Point_s_fu_17801_ap_return_1;

assign pc_green_0_12_1_1_fu_22446_p0 = grp_reg_Point_s_fu_17665_ap_return_1;

assign pc_green_0_12_1_2_fu_22494_p0 = grp_reg_Point_s_fu_17813_ap_return_1;

assign pc_green_0_12_1_fu_22414_p0 = grp_reg_Point_s_fu_17517_ap_return_1;

assign pc_green_0_12_2_1_fu_17867_p0 = grp_reg_Point_s_fu_14116_ap_return_1;

assign pc_green_0_12_2_1_fu_17867_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_12_2_2_fu_17919_p0 = grp_reg_Point_s_fu_14128_ap_return_1;

assign pc_green_0_12_2_2_fu_17919_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_12_2_fu_17831_p0 = grp_reg_Point_s_fu_14104_ap_return_1;

assign pc_green_0_12_2_fu_17831_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_12_fu_22942_p0 = grp_reg_Point_s_fu_17801_ap_return_1;

assign pc_green_0_13_0_1_fu_22654_p0 = grp_reg_Point_s_fu_17801_ap_return_1;

assign pc_green_0_13_0_2_fu_22702_p0 = grp_reg_Point_s_fu_17949_ap_return_1;

assign pc_green_0_13_1_1_fu_22766_p0 = grp_reg_Point_s_fu_17813_ap_return_1;

assign pc_green_0_13_1_2_fu_22814_p0 = grp_reg_Point_s_fu_17961_ap_return_1;

assign pc_green_0_13_1_fu_22734_p0 = grp_reg_Point_s_fu_17665_ap_return_1;

assign pc_green_0_13_2_1_fu_18015_p0 = grp_reg_Point_s_fu_14128_ap_return_1;

assign pc_green_0_13_2_1_fu_18015_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_13_2_2_fu_18067_p0 = grp_reg_Point_s_fu_14140_ap_return_1;

assign pc_green_0_13_2_2_fu_18067_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_13_2_fu_17979_p0 = grp_reg_Point_s_fu_14116_ap_return_1;

assign pc_green_0_13_2_fu_17979_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_13_fu_23262_p0 = grp_reg_Point_s_fu_17949_ap_return_1;

assign pc_green_0_14_0_1_fu_22974_p0 = grp_reg_Point_s_fu_17949_ap_return_1;

assign pc_green_0_14_0_2_fu_23022_p0 = grp_reg_Point_s_fu_18097_ap_return_1;

assign pc_green_0_14_1_1_fu_23086_p0 = grp_reg_Point_s_fu_17961_ap_return_1;

assign pc_green_0_14_1_2_fu_23134_p0 = grp_reg_Point_s_fu_18109_ap_return_1;

assign pc_green_0_14_1_fu_23054_p0 = grp_reg_Point_s_fu_17813_ap_return_1;

assign pc_green_0_14_2_1_fu_18163_p0 = grp_reg_Point_s_fu_14140_ap_return_1;

assign pc_green_0_14_2_1_fu_18163_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_14_2_2_fu_18215_p0 = grp_reg_Point_s_fu_14152_ap_return_1;

assign pc_green_0_14_2_2_fu_18215_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_14_2_fu_18127_p0 = grp_reg_Point_s_fu_14128_ap_return_1;

assign pc_green_0_14_2_fu_18127_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_15_0_1_fu_23294_p0 = grp_reg_Point_s_fu_18097_ap_return_1;

assign pc_green_0_15_0_2_fu_23342_p0 = grp_reg_Point_s_fu_18245_ap_return_1;

assign pc_green_0_15_1_1_fu_23406_p0 = grp_reg_Point_s_fu_18109_ap_return_1;

assign pc_green_0_15_1_2_fu_23454_p0 = grp_reg_Point_s_fu_18257_ap_return_1;

assign pc_green_0_15_1_fu_23374_p0 = grp_reg_Point_s_fu_17961_ap_return_1;

assign pc_green_0_15_2_1_fu_18311_p0 = grp_reg_Point_s_fu_14152_ap_return_1;

assign pc_green_0_15_2_1_fu_18311_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_15_2_2_fu_18363_p0 = grp_reg_Point_s_fu_14164_ap_return_1;

assign pc_green_0_15_2_2_fu_18363_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_15_2_fu_18275_p0 = grp_reg_Point_s_fu_14140_ap_return_1;

assign pc_green_0_15_2_fu_18275_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_1_0_1_fu_18814_p0 = grp_reg_Point_s_fu_15873_ap_return_1;

assign pc_green_0_1_0_2_fu_18862_p0 = grp_reg_Point_s_fu_16173_ap_return_1;

assign pc_green_0_1_1_1_fu_18926_p0 = grp_reg_Point_s_fu_15957_ap_return_1;

assign pc_green_0_1_1_2_fu_18974_p0 = grp_reg_Point_s_fu_16185_ap_return_1;

assign pc_green_0_1_2_1_fu_16239_p0 = grp_reg_Point_s_fu_13984_ap_return_1;

assign pc_green_0_1_2_1_fu_16239_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_1_2_2_fu_16291_p0 = grp_reg_Point_s_fu_13996_ap_return_1;

assign pc_green_0_1_2_2_fu_16291_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_1_fu_21982_p0 = grp_reg_Point_s_fu_17357_ap_return_1;

assign pc_green_0_2_0_1_fu_19134_p0 = grp_reg_Point_s_fu_16173_ap_return_1;

assign pc_green_0_2_0_2_fu_19182_p0 = grp_reg_Point_s_fu_16321_ap_return_1;

assign pc_green_0_2_1_1_fu_19246_p0 = grp_reg_Point_s_fu_16185_ap_return_1;

assign pc_green_0_2_1_2_fu_19294_p0 = grp_reg_Point_s_fu_16333_ap_return_1;

assign pc_green_0_2_1_fu_19214_p0 = grp_reg_Point_s_fu_15957_ap_return_1;

assign pc_green_0_2_2_1_fu_16387_p0 = grp_reg_Point_s_fu_13996_ap_return_1;

assign pc_green_0_2_2_1_fu_16387_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_2_2_2_fu_16439_p0 = grp_reg_Point_s_fu_14008_ap_return_1;

assign pc_green_0_2_2_2_fu_16439_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_2_2_fu_16351_p0 = grp_reg_Point_s_fu_13984_ap_return_1;

assign pc_green_0_2_2_fu_16351_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_2_fu_19102_p0 = grp_reg_Point_s_fu_15873_ap_return_1;

assign pc_green_0_3_0_1_fu_19454_p0 = grp_reg_Point_s_fu_16321_ap_return_1;

assign pc_green_0_3_0_2_fu_19502_p0 = grp_reg_Point_s_fu_16469_ap_return_1;

assign pc_green_0_3_1_1_fu_19566_p0 = grp_reg_Point_s_fu_16333_ap_return_1;

assign pc_green_0_3_1_2_fu_19614_p0 = grp_reg_Point_s_fu_16481_ap_return_1;

assign pc_green_0_3_1_fu_19534_p0 = grp_reg_Point_s_fu_16185_ap_return_1;

assign pc_green_0_3_2_1_fu_16535_p0 = grp_reg_Point_s_fu_14008_ap_return_1;

assign pc_green_0_3_2_1_fu_16535_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_3_2_2_fu_16587_p0 = grp_reg_Point_s_fu_14020_ap_return_1;

assign pc_green_0_3_2_2_fu_16587_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_3_2_fu_16499_p0 = grp_reg_Point_s_fu_13996_ap_return_1;

assign pc_green_0_3_2_fu_16499_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_3_fu_19422_p0 = grp_reg_Point_s_fu_16173_ap_return_1;

assign pc_green_0_4_0_1_fu_19774_p0 = grp_reg_Point_s_fu_16469_ap_return_1;

assign pc_green_0_4_0_2_fu_19822_p0 = grp_reg_Point_s_fu_16617_ap_return_1;

assign pc_green_0_4_1_1_fu_19886_p0 = grp_reg_Point_s_fu_16481_ap_return_1;

assign pc_green_0_4_1_2_fu_19934_p0 = grp_reg_Point_s_fu_16629_ap_return_1;

assign pc_green_0_4_1_fu_19854_p0 = grp_reg_Point_s_fu_16333_ap_return_1;

assign pc_green_0_4_2_1_fu_16683_p0 = grp_reg_Point_s_fu_14020_ap_return_1;

assign pc_green_0_4_2_1_fu_16683_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_4_2_2_fu_16735_p0 = grp_reg_Point_s_fu_14032_ap_return_1;

assign pc_green_0_4_2_2_fu_16735_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_4_2_fu_16647_p0 = grp_reg_Point_s_fu_14008_ap_return_1;

assign pc_green_0_4_2_fu_16647_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_4_fu_19742_p0 = grp_reg_Point_s_fu_16321_ap_return_1;

assign pc_green_0_5_0_1_fu_20094_p0 = grp_reg_Point_s_fu_16617_ap_return_1;

assign pc_green_0_5_0_2_fu_20142_p0 = grp_reg_Point_s_fu_16765_ap_return_1;

assign pc_green_0_5_1_1_fu_20206_p0 = grp_reg_Point_s_fu_16629_ap_return_1;

assign pc_green_0_5_1_2_fu_20254_p0 = grp_reg_Point_s_fu_16777_ap_return_1;

assign pc_green_0_5_1_fu_20174_p0 = grp_reg_Point_s_fu_16481_ap_return_1;

assign pc_green_0_5_2_1_fu_16831_p0 = grp_reg_Point_s_fu_14032_ap_return_1;

assign pc_green_0_5_2_1_fu_16831_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_5_2_2_fu_16883_p0 = grp_reg_Point_s_fu_14044_ap_return_1;

assign pc_green_0_5_2_2_fu_16883_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_5_2_fu_16795_p0 = grp_reg_Point_s_fu_14020_ap_return_1;

assign pc_green_0_5_2_fu_16795_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_5_fu_20062_p0 = grp_reg_Point_s_fu_16469_ap_return_1;

assign pc_green_0_6_0_1_fu_20414_p0 = grp_reg_Point_s_fu_16765_ap_return_1;

assign pc_green_0_6_0_2_fu_20462_p0 = grp_reg_Point_s_fu_16913_ap_return_1;

assign pc_green_0_6_1_1_fu_20526_p0 = grp_reg_Point_s_fu_16777_ap_return_1;

assign pc_green_0_6_1_2_fu_20574_p0 = grp_reg_Point_s_fu_16925_ap_return_1;

assign pc_green_0_6_1_fu_20494_p0 = grp_reg_Point_s_fu_16629_ap_return_1;

assign pc_green_0_6_2_1_fu_16979_p0 = grp_reg_Point_s_fu_14044_ap_return_1;

assign pc_green_0_6_2_1_fu_16979_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_6_2_2_fu_17031_p0 = grp_reg_Point_s_fu_14056_ap_return_1;

assign pc_green_0_6_2_2_fu_17031_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_6_2_fu_16943_p0 = grp_reg_Point_s_fu_14032_ap_return_1;

assign pc_green_0_6_2_fu_16943_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_6_fu_20382_p0 = grp_reg_Point_s_fu_16617_ap_return_1;

assign pc_green_0_7_0_1_fu_20734_p0 = grp_reg_Point_s_fu_16913_ap_return_1;

assign pc_green_0_7_0_2_fu_20782_p0 = grp_reg_Point_s_fu_17061_ap_return_1;

assign pc_green_0_7_1_1_fu_20846_p0 = grp_reg_Point_s_fu_16925_ap_return_1;

assign pc_green_0_7_1_2_fu_20894_p0 = grp_reg_Point_s_fu_17073_ap_return_1;

assign pc_green_0_7_1_fu_20814_p0 = grp_reg_Point_s_fu_16777_ap_return_1;

assign pc_green_0_7_2_1_fu_17127_p0 = grp_reg_Point_s_fu_14056_ap_return_1;

assign pc_green_0_7_2_1_fu_17127_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_7_2_2_fu_17179_p0 = grp_reg_Point_s_fu_14068_ap_return_1;

assign pc_green_0_7_2_2_fu_17179_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_7_2_fu_17091_p0 = grp_reg_Point_s_fu_14044_ap_return_1;

assign pc_green_0_7_2_fu_17091_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_7_fu_20702_p0 = grp_reg_Point_s_fu_16765_ap_return_1;

assign pc_green_0_8_0_1_fu_21054_p0 = grp_reg_Point_s_fu_17061_ap_return_1;

assign pc_green_0_8_0_2_fu_21102_p0 = grp_reg_Point_s_fu_17209_ap_return_1;

assign pc_green_0_8_1_1_fu_21166_p0 = grp_reg_Point_s_fu_17073_ap_return_1;

assign pc_green_0_8_1_2_fu_21214_p0 = grp_reg_Point_s_fu_17221_ap_return_1;

assign pc_green_0_8_1_fu_21134_p0 = grp_reg_Point_s_fu_16925_ap_return_1;

assign pc_green_0_8_2_1_fu_17275_p0 = grp_reg_Point_s_fu_14068_ap_return_1;

assign pc_green_0_8_2_1_fu_17275_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_8_2_2_fu_17327_p0 = grp_reg_Point_s_fu_14080_ap_return_1;

assign pc_green_0_8_2_2_fu_17327_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_8_2_fu_17239_p0 = grp_reg_Point_s_fu_14056_ap_return_1;

assign pc_green_0_8_2_fu_17239_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_8_fu_21022_p0 = grp_reg_Point_s_fu_16913_ap_return_1;

assign pc_green_0_9_0_1_fu_21374_p0 = grp_reg_Point_s_fu_17209_ap_return_1;

assign pc_green_0_9_0_2_fu_21422_p0 = grp_reg_Point_s_fu_17357_ap_return_1;

assign pc_green_0_9_1_1_fu_21486_p0 = grp_reg_Point_s_fu_17221_ap_return_1;

assign pc_green_0_9_1_2_fu_21534_p0 = grp_reg_Point_s_fu_17369_ap_return_1;

assign pc_green_0_9_1_fu_21454_p0 = grp_reg_Point_s_fu_17073_ap_return_1;

assign pc_green_0_9_2_1_fu_17423_p0 = grp_reg_Point_s_fu_14080_ap_return_1;

assign pc_green_0_9_2_1_fu_17423_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_0_9_2_2_fu_17475_p0 = grp_reg_Point_s_fu_14092_ap_return_1;

assign pc_green_0_9_2_2_fu_17475_p1 = grp_reg_Point_s_fu_13972_ap_return_1;

assign pc_green_0_9_2_fu_17387_p0 = grp_reg_Point_s_fu_14068_ap_return_1;

assign pc_green_0_9_2_fu_17387_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_0_9_fu_21342_p0 = grp_reg_Point_s_fu_17061_ap_return_1;

assign pc_green_0_s_fu_21662_p0 = grp_reg_Point_s_fu_17209_ap_return_1;

assign pc_green_1_0_0_0_1_fu_18462_p0 = grp_reg_Point_s_fu_15845_ap_return_1;

assign pc_green_1_0_0_1_1_fu_18606_p0 = grp_reg_Point_s_fu_15929_ap_return_1;

assign pc_green_1_0_0_1_fu_18558_p0 = grp_reg_Point_s_fu_15901_ap_return_1;

assign pc_green_1_0_0_2_1_fu_16075_p0 = grp_reg_Point_s_fu_13960_ap_return_1;

assign pc_green_1_0_0_2_1_fu_16075_p1 = grp_reg_Point_s_fu_13948_ap_return_1;

assign pc_green_1_0_0_2_fu_16007_p0 = grp_reg_Point_s_fu_13936_ap_return_1;

assign pc_green_1_0_0_2_fu_16007_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_1_0_1_1_fu_18894_p0 = grp_reg_Point_s_fu_15929_ap_return_1;

assign pc_green_1_0_1_2_fu_16203_p0 = grp_reg_Point_s_fu_13960_ap_return_1;

assign pc_green_1_0_1_2_fu_16203_p1 = grp_reg_Point_s_fu_13924_ap_return_1;

assign pc_green_1_0_1_fu_18782_p0 = grp_reg_Point_s_fu_15845_ap_return_1;

assign pc_green_1_fu_18414_p0 = grp_reg_Point_s_fu_15817_ap_return_1;

assign pc_red_0_0_0_2_fu_18505_p0 = grp_reg_Point_s_fu_15873_ap_return_0;

assign pc_red_0_0_1_2_fu_18649_p0 = grp_reg_Point_s_fu_15957_ap_return_0;

assign pc_red_0_0_2_2_fu_16137_p0 = grp_reg_Point_s_fu_13984_ap_return_0;

assign pc_red_0_0_2_2_fu_16137_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_10_0_1_fu_21689_p0 = grp_reg_Point_s_fu_17357_ap_return_0;

assign pc_red_0_10_0_2_fu_21737_p0 = grp_reg_Point_s_fu_17505_ap_return_0;

assign pc_red_0_10_1_1_fu_21801_p0 = grp_reg_Point_s_fu_17369_ap_return_0;

assign pc_red_0_10_1_2_fu_21849_p0 = grp_reg_Point_s_fu_17517_ap_return_0;

assign pc_red_0_10_1_fu_21769_p0 = grp_reg_Point_s_fu_17221_ap_return_0;

assign pc_red_0_10_2_1_fu_17565_p0 = grp_reg_Point_s_fu_14092_ap_return_0;

assign pc_red_0_10_2_1_fu_17565_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_10_2_2_fu_17617_p0 = grp_reg_Point_s_fu_14104_ap_return_0;

assign pc_red_0_10_2_2_fu_17617_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_10_2_fu_17529_p0 = grp_reg_Point_s_fu_14080_ap_return_0;

assign pc_red_0_10_2_fu_17529_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_10_fu_22297_p0 = grp_reg_Point_s_fu_17505_ap_return_0;

assign pc_red_0_11_0_1_fu_22009_p0 = grp_reg_Point_s_fu_17505_ap_return_0;

assign pc_red_0_11_0_2_fu_22057_p0 = grp_reg_Point_s_fu_17653_ap_return_0;

assign pc_red_0_11_1_1_fu_22121_p0 = grp_reg_Point_s_fu_17517_ap_return_0;

assign pc_red_0_11_1_2_fu_22169_p0 = grp_reg_Point_s_fu_17665_ap_return_0;

assign pc_red_0_11_1_fu_22089_p0 = grp_reg_Point_s_fu_17369_ap_return_0;

assign pc_red_0_11_2_1_fu_17713_p0 = grp_reg_Point_s_fu_14104_ap_return_0;

assign pc_red_0_11_2_1_fu_17713_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_11_2_2_fu_17765_p0 = grp_reg_Point_s_fu_14116_ap_return_0;

assign pc_red_0_11_2_2_fu_17765_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_11_2_fu_17677_p0 = grp_reg_Point_s_fu_14092_ap_return_0;

assign pc_red_0_11_2_fu_17677_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_11_fu_22617_p0 = grp_reg_Point_s_fu_17653_ap_return_0;

assign pc_red_0_12_0_1_fu_22329_p0 = grp_reg_Point_s_fu_17653_ap_return_0;

assign pc_red_0_12_0_2_fu_22377_p0 = grp_reg_Point_s_fu_17801_ap_return_0;

assign pc_red_0_12_1_1_fu_22441_p0 = grp_reg_Point_s_fu_17665_ap_return_0;

assign pc_red_0_12_1_2_fu_22489_p0 = grp_reg_Point_s_fu_17813_ap_return_0;

assign pc_red_0_12_1_fu_22409_p0 = grp_reg_Point_s_fu_17517_ap_return_0;

assign pc_red_0_12_2_1_fu_17861_p0 = grp_reg_Point_s_fu_14116_ap_return_0;

assign pc_red_0_12_2_1_fu_17861_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_12_2_2_fu_17913_p0 = grp_reg_Point_s_fu_14128_ap_return_0;

assign pc_red_0_12_2_2_fu_17913_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_12_2_fu_17825_p0 = grp_reg_Point_s_fu_14104_ap_return_0;

assign pc_red_0_12_2_fu_17825_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_12_fu_22937_p0 = grp_reg_Point_s_fu_17801_ap_return_0;

assign pc_red_0_13_0_1_fu_22649_p0 = grp_reg_Point_s_fu_17801_ap_return_0;

assign pc_red_0_13_0_2_fu_22697_p0 = grp_reg_Point_s_fu_17949_ap_return_0;

assign pc_red_0_13_1_1_fu_22761_p0 = grp_reg_Point_s_fu_17813_ap_return_0;

assign pc_red_0_13_1_2_fu_22809_p0 = grp_reg_Point_s_fu_17961_ap_return_0;

assign pc_red_0_13_1_fu_22729_p0 = grp_reg_Point_s_fu_17665_ap_return_0;

assign pc_red_0_13_2_1_fu_18009_p0 = grp_reg_Point_s_fu_14128_ap_return_0;

assign pc_red_0_13_2_1_fu_18009_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_13_2_2_fu_18061_p0 = grp_reg_Point_s_fu_14140_ap_return_0;

assign pc_red_0_13_2_2_fu_18061_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_13_2_fu_17973_p0 = grp_reg_Point_s_fu_14116_ap_return_0;

assign pc_red_0_13_2_fu_17973_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_13_fu_23257_p0 = grp_reg_Point_s_fu_17949_ap_return_0;

assign pc_red_0_14_0_1_fu_22969_p0 = grp_reg_Point_s_fu_17949_ap_return_0;

assign pc_red_0_14_0_2_fu_23017_p0 = grp_reg_Point_s_fu_18097_ap_return_0;

assign pc_red_0_14_1_1_fu_23081_p0 = grp_reg_Point_s_fu_17961_ap_return_0;

assign pc_red_0_14_1_2_fu_23129_p0 = grp_reg_Point_s_fu_18109_ap_return_0;

assign pc_red_0_14_1_fu_23049_p0 = grp_reg_Point_s_fu_17813_ap_return_0;

assign pc_red_0_14_2_1_fu_18157_p0 = grp_reg_Point_s_fu_14140_ap_return_0;

assign pc_red_0_14_2_1_fu_18157_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_14_2_2_fu_18209_p0 = grp_reg_Point_s_fu_14152_ap_return_0;

assign pc_red_0_14_2_2_fu_18209_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_14_2_fu_18121_p0 = grp_reg_Point_s_fu_14128_ap_return_0;

assign pc_red_0_14_2_fu_18121_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_15_0_1_fu_23289_p0 = grp_reg_Point_s_fu_18097_ap_return_0;

assign pc_red_0_15_0_2_fu_23337_p0 = grp_reg_Point_s_fu_18245_ap_return_0;

assign pc_red_0_15_1_1_fu_23401_p0 = grp_reg_Point_s_fu_18109_ap_return_0;

assign pc_red_0_15_1_2_fu_23449_p0 = grp_reg_Point_s_fu_18257_ap_return_0;

assign pc_red_0_15_1_fu_23369_p0 = grp_reg_Point_s_fu_17961_ap_return_0;

assign pc_red_0_15_2_1_fu_18305_p0 = grp_reg_Point_s_fu_14152_ap_return_0;

assign pc_red_0_15_2_1_fu_18305_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_15_2_2_fu_18357_p0 = grp_reg_Point_s_fu_14164_ap_return_0;

assign pc_red_0_15_2_2_fu_18357_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_15_2_fu_18269_p0 = grp_reg_Point_s_fu_14140_ap_return_0;

assign pc_red_0_15_2_fu_18269_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_1_0_1_fu_18809_p0 = grp_reg_Point_s_fu_15873_ap_return_0;

assign pc_red_0_1_0_2_fu_18857_p0 = grp_reg_Point_s_fu_16173_ap_return_0;

assign pc_red_0_1_1_1_fu_18921_p0 = grp_reg_Point_s_fu_15957_ap_return_0;

assign pc_red_0_1_1_2_fu_18969_p0 = grp_reg_Point_s_fu_16185_ap_return_0;

assign pc_red_0_1_2_1_fu_16233_p0 = grp_reg_Point_s_fu_13984_ap_return_0;

assign pc_red_0_1_2_1_fu_16233_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_1_2_2_fu_16285_p0 = grp_reg_Point_s_fu_13996_ap_return_0;

assign pc_red_0_1_2_2_fu_16285_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_1_fu_21977_p0 = grp_reg_Point_s_fu_17357_ap_return_0;

assign pc_red_0_2_0_1_fu_19129_p0 = grp_reg_Point_s_fu_16173_ap_return_0;

assign pc_red_0_2_0_2_fu_19177_p0 = grp_reg_Point_s_fu_16321_ap_return_0;

assign pc_red_0_2_1_1_fu_19241_p0 = grp_reg_Point_s_fu_16185_ap_return_0;

assign pc_red_0_2_1_2_fu_19289_p0 = grp_reg_Point_s_fu_16333_ap_return_0;

assign pc_red_0_2_1_fu_19209_p0 = grp_reg_Point_s_fu_15957_ap_return_0;

assign pc_red_0_2_2_1_fu_16381_p0 = grp_reg_Point_s_fu_13996_ap_return_0;

assign pc_red_0_2_2_1_fu_16381_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_2_2_2_fu_16433_p0 = grp_reg_Point_s_fu_14008_ap_return_0;

assign pc_red_0_2_2_2_fu_16433_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_2_2_fu_16345_p0 = grp_reg_Point_s_fu_13984_ap_return_0;

assign pc_red_0_2_2_fu_16345_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_2_fu_19097_p0 = grp_reg_Point_s_fu_15873_ap_return_0;

assign pc_red_0_3_0_1_fu_19449_p0 = grp_reg_Point_s_fu_16321_ap_return_0;

assign pc_red_0_3_0_2_fu_19497_p0 = grp_reg_Point_s_fu_16469_ap_return_0;

assign pc_red_0_3_1_1_fu_19561_p0 = grp_reg_Point_s_fu_16333_ap_return_0;

assign pc_red_0_3_1_2_fu_19609_p0 = grp_reg_Point_s_fu_16481_ap_return_0;

assign pc_red_0_3_1_fu_19529_p0 = grp_reg_Point_s_fu_16185_ap_return_0;

assign pc_red_0_3_2_1_fu_16529_p0 = grp_reg_Point_s_fu_14008_ap_return_0;

assign pc_red_0_3_2_1_fu_16529_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_3_2_2_fu_16581_p0 = grp_reg_Point_s_fu_14020_ap_return_0;

assign pc_red_0_3_2_2_fu_16581_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_3_2_fu_16493_p0 = grp_reg_Point_s_fu_13996_ap_return_0;

assign pc_red_0_3_2_fu_16493_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_3_fu_19417_p0 = grp_reg_Point_s_fu_16173_ap_return_0;

assign pc_red_0_4_0_1_fu_19769_p0 = grp_reg_Point_s_fu_16469_ap_return_0;

assign pc_red_0_4_0_2_fu_19817_p0 = grp_reg_Point_s_fu_16617_ap_return_0;

assign pc_red_0_4_1_1_fu_19881_p0 = grp_reg_Point_s_fu_16481_ap_return_0;

assign pc_red_0_4_1_2_fu_19929_p0 = grp_reg_Point_s_fu_16629_ap_return_0;

assign pc_red_0_4_1_fu_19849_p0 = grp_reg_Point_s_fu_16333_ap_return_0;

assign pc_red_0_4_2_1_fu_16677_p0 = grp_reg_Point_s_fu_14020_ap_return_0;

assign pc_red_0_4_2_1_fu_16677_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_4_2_2_fu_16729_p0 = grp_reg_Point_s_fu_14032_ap_return_0;

assign pc_red_0_4_2_2_fu_16729_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_4_2_fu_16641_p0 = grp_reg_Point_s_fu_14008_ap_return_0;

assign pc_red_0_4_2_fu_16641_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_4_fu_19737_p0 = grp_reg_Point_s_fu_16321_ap_return_0;

assign pc_red_0_5_0_1_fu_20089_p0 = grp_reg_Point_s_fu_16617_ap_return_0;

assign pc_red_0_5_0_2_fu_20137_p0 = grp_reg_Point_s_fu_16765_ap_return_0;

assign pc_red_0_5_1_1_fu_20201_p0 = grp_reg_Point_s_fu_16629_ap_return_0;

assign pc_red_0_5_1_2_fu_20249_p0 = grp_reg_Point_s_fu_16777_ap_return_0;

assign pc_red_0_5_1_fu_20169_p0 = grp_reg_Point_s_fu_16481_ap_return_0;

assign pc_red_0_5_2_1_fu_16825_p0 = grp_reg_Point_s_fu_14032_ap_return_0;

assign pc_red_0_5_2_1_fu_16825_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_5_2_2_fu_16877_p0 = grp_reg_Point_s_fu_14044_ap_return_0;

assign pc_red_0_5_2_2_fu_16877_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_5_2_fu_16789_p0 = grp_reg_Point_s_fu_14020_ap_return_0;

assign pc_red_0_5_2_fu_16789_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_5_fu_20057_p0 = grp_reg_Point_s_fu_16469_ap_return_0;

assign pc_red_0_6_0_1_fu_20409_p0 = grp_reg_Point_s_fu_16765_ap_return_0;

assign pc_red_0_6_0_2_fu_20457_p0 = grp_reg_Point_s_fu_16913_ap_return_0;

assign pc_red_0_6_1_1_fu_20521_p0 = grp_reg_Point_s_fu_16777_ap_return_0;

assign pc_red_0_6_1_2_fu_20569_p0 = grp_reg_Point_s_fu_16925_ap_return_0;

assign pc_red_0_6_1_fu_20489_p0 = grp_reg_Point_s_fu_16629_ap_return_0;

assign pc_red_0_6_2_1_fu_16973_p0 = grp_reg_Point_s_fu_14044_ap_return_0;

assign pc_red_0_6_2_1_fu_16973_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_6_2_2_fu_17025_p0 = grp_reg_Point_s_fu_14056_ap_return_0;

assign pc_red_0_6_2_2_fu_17025_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_6_2_fu_16937_p0 = grp_reg_Point_s_fu_14032_ap_return_0;

assign pc_red_0_6_2_fu_16937_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_6_fu_20377_p0 = grp_reg_Point_s_fu_16617_ap_return_0;

assign pc_red_0_7_0_1_fu_20729_p0 = grp_reg_Point_s_fu_16913_ap_return_0;

assign pc_red_0_7_0_2_fu_20777_p0 = grp_reg_Point_s_fu_17061_ap_return_0;

assign pc_red_0_7_1_1_fu_20841_p0 = grp_reg_Point_s_fu_16925_ap_return_0;

assign pc_red_0_7_1_2_fu_20889_p0 = grp_reg_Point_s_fu_17073_ap_return_0;

assign pc_red_0_7_1_fu_20809_p0 = grp_reg_Point_s_fu_16777_ap_return_0;

assign pc_red_0_7_2_1_fu_17121_p0 = grp_reg_Point_s_fu_14056_ap_return_0;

assign pc_red_0_7_2_1_fu_17121_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_7_2_2_fu_17173_p0 = grp_reg_Point_s_fu_14068_ap_return_0;

assign pc_red_0_7_2_2_fu_17173_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_7_2_fu_17085_p0 = grp_reg_Point_s_fu_14044_ap_return_0;

assign pc_red_0_7_2_fu_17085_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_7_fu_20697_p0 = grp_reg_Point_s_fu_16765_ap_return_0;

assign pc_red_0_8_0_1_fu_21049_p0 = grp_reg_Point_s_fu_17061_ap_return_0;

assign pc_red_0_8_0_2_fu_21097_p0 = grp_reg_Point_s_fu_17209_ap_return_0;

assign pc_red_0_8_1_1_fu_21161_p0 = grp_reg_Point_s_fu_17073_ap_return_0;

assign pc_red_0_8_1_2_fu_21209_p0 = grp_reg_Point_s_fu_17221_ap_return_0;

assign pc_red_0_8_1_fu_21129_p0 = grp_reg_Point_s_fu_16925_ap_return_0;

assign pc_red_0_8_2_1_fu_17269_p0 = grp_reg_Point_s_fu_14068_ap_return_0;

assign pc_red_0_8_2_1_fu_17269_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_8_2_2_fu_17321_p0 = grp_reg_Point_s_fu_14080_ap_return_0;

assign pc_red_0_8_2_2_fu_17321_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_8_2_fu_17233_p0 = grp_reg_Point_s_fu_14056_ap_return_0;

assign pc_red_0_8_2_fu_17233_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_8_fu_21017_p0 = grp_reg_Point_s_fu_16913_ap_return_0;

assign pc_red_0_9_0_1_fu_21369_p0 = grp_reg_Point_s_fu_17209_ap_return_0;

assign pc_red_0_9_0_2_fu_21417_p0 = grp_reg_Point_s_fu_17357_ap_return_0;

assign pc_red_0_9_1_1_fu_21481_p0 = grp_reg_Point_s_fu_17221_ap_return_0;

assign pc_red_0_9_1_2_fu_21529_p0 = grp_reg_Point_s_fu_17369_ap_return_0;

assign pc_red_0_9_1_fu_21449_p0 = grp_reg_Point_s_fu_17073_ap_return_0;

assign pc_red_0_9_2_1_fu_17417_p0 = grp_reg_Point_s_fu_14080_ap_return_0;

assign pc_red_0_9_2_1_fu_17417_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_0_9_2_2_fu_17469_p0 = grp_reg_Point_s_fu_14092_ap_return_0;

assign pc_red_0_9_2_2_fu_17469_p1 = grp_reg_Point_s_fu_13972_ap_return_0;

assign pc_red_0_9_2_fu_17381_p0 = grp_reg_Point_s_fu_14068_ap_return_0;

assign pc_red_0_9_2_fu_17381_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_0_9_fu_21337_p0 = grp_reg_Point_s_fu_17061_ap_return_0;

assign pc_red_0_s_fu_21657_p0 = grp_reg_Point_s_fu_17209_ap_return_0;

assign pc_red_1_0_0_0_1_fu_18457_p0 = grp_reg_Point_s_fu_15845_ap_return_0;

assign pc_red_1_0_0_1_1_fu_18601_p0 = grp_reg_Point_s_fu_15929_ap_return_0;

assign pc_red_1_0_0_1_fu_18553_p0 = grp_reg_Point_s_fu_15901_ap_return_0;

assign pc_red_1_0_0_2_1_fu_16069_p0 = grp_reg_Point_s_fu_13960_ap_return_0;

assign pc_red_1_0_0_2_1_fu_16069_p1 = grp_reg_Point_s_fu_13948_ap_return_0;

assign pc_red_1_0_0_2_fu_16001_p0 = grp_reg_Point_s_fu_13936_ap_return_0;

assign pc_red_1_0_0_2_fu_16001_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_1_0_1_1_fu_18889_p0 = grp_reg_Point_s_fu_15929_ap_return_0;

assign pc_red_1_0_1_2_fu_16197_p0 = grp_reg_Point_s_fu_13960_ap_return_0;

assign pc_red_1_0_1_2_fu_16197_p1 = grp_reg_Point_s_fu_13924_ap_return_0;

assign pc_red_1_0_1_fu_18777_p0 = grp_reg_Point_s_fu_15845_ap_return_0;

assign pc_red_1_fu_18409_p0 = grp_reg_Point_s_fu_15817_ap_return_0;

assign picture_chunk_2_0_alpha_fu_13001_p1 = tmp_data_V_1_reg_28013[7:0];

assign points_output_data_0_alpha_fu_23702_p2 = (tmp40_fu_23697_p2 + tmp36_fu_23685_p2);

assign points_output_data_0_blue_fu_23737_p2 = (tmp47_fu_23732_p2 + tmp43_fu_23720_p2);

assign points_output_data_0_green_fu_23772_p2 = (tmp54_fu_23767_p2 + tmp50_fu_23755_p2);

assign points_output_data_0_red_fu_23807_p2 = (tmp61_fu_23802_p2 + tmp57_fu_23790_p2);

assign points_output_data_10_alpha_fu_26062_p2 = (tmp320_fu_26057_p2 + tmp316_fu_26045_p2);

assign points_output_data_10_blue_fu_26097_p2 = (tmp327_fu_26092_p2 + tmp323_fu_26080_p2);

assign points_output_data_10_green_fu_26132_p2 = (tmp334_fu_26127_p2 + tmp330_fu_26115_p2);

assign points_output_data_10_red_fu_26167_p2 = (tmp341_fu_26162_p2 + tmp337_fu_26150_p2);

assign points_output_data_11_alpha_fu_26298_p2 = (tmp348_fu_26293_p2 + tmp344_fu_26281_p2);

assign points_output_data_11_blue_fu_26333_p2 = (tmp355_fu_26328_p2 + tmp351_fu_26316_p2);

assign points_output_data_11_green_fu_26368_p2 = (tmp362_fu_26363_p2 + tmp358_fu_26351_p2);

assign points_output_data_11_red_fu_26403_p2 = (tmp369_fu_26398_p2 + tmp365_fu_26386_p2);

assign points_output_data_12_alpha_fu_26534_p2 = (tmp376_fu_26529_p2 + tmp372_fu_26517_p2);

assign points_output_data_12_blue_fu_26569_p2 = (tmp383_fu_26564_p2 + tmp379_fu_26552_p2);

assign points_output_data_12_green_fu_26604_p2 = (tmp390_fu_26599_p2 + tmp386_fu_26587_p2);

assign points_output_data_12_red_fu_26639_p2 = (tmp397_fu_26634_p2 + tmp393_fu_26622_p2);

assign points_output_data_13_alpha_fu_26770_p2 = (tmp404_fu_26765_p2 + tmp400_fu_26753_p2);

assign points_output_data_13_blue_fu_26805_p2 = (tmp411_fu_26800_p2 + tmp407_fu_26788_p2);

assign points_output_data_13_green_fu_26840_p2 = (tmp418_fu_26835_p2 + tmp414_fu_26823_p2);

assign points_output_data_13_red_fu_26875_p2 = (tmp425_fu_26870_p2 + tmp421_fu_26858_p2);

assign points_output_data_14_alpha_fu_27006_p2 = (tmp432_fu_27001_p2 + tmp428_fu_26989_p2);

assign points_output_data_14_blue_fu_27041_p2 = (tmp439_fu_27036_p2 + tmp435_fu_27024_p2);

assign points_output_data_14_green_fu_27076_p2 = (tmp446_fu_27071_p2 + tmp442_fu_27059_p2);

assign points_output_data_14_red_fu_27111_p2 = (tmp453_fu_27106_p2 + tmp449_fu_27094_p2);

assign points_output_data_1_alpha_fu_23938_p2 = (tmp68_fu_23933_p2 + tmp64_fu_23921_p2);

assign points_output_data_1_blue_fu_23973_p2 = (tmp75_fu_23968_p2 + tmp71_fu_23956_p2);

assign points_output_data_1_green_fu_24008_p2 = (tmp82_fu_24003_p2 + tmp78_fu_23991_p2);

assign points_output_data_1_red_fu_24043_p2 = (tmp89_fu_24038_p2 + tmp85_fu_24026_p2);

assign points_output_data_2_alpha_fu_24174_p2 = (tmp96_fu_24169_p2 + tmp92_fu_24157_p2);

assign points_output_data_2_blue_fu_24209_p2 = (tmp103_fu_24204_p2 + tmp99_fu_24192_p2);

assign points_output_data_2_green_fu_24244_p2 = (tmp110_fu_24239_p2 + tmp106_fu_24227_p2);

assign points_output_data_2_red_fu_24279_p2 = (tmp117_fu_24274_p2 + tmp113_fu_24262_p2);

assign points_output_data_3_alpha_fu_24410_p2 = (tmp124_fu_24405_p2 + tmp120_fu_24393_p2);

assign points_output_data_3_blue_fu_24445_p2 = (tmp131_fu_24440_p2 + tmp127_fu_24428_p2);

assign points_output_data_3_green_fu_24480_p2 = (tmp138_fu_24475_p2 + tmp134_fu_24463_p2);

assign points_output_data_3_red_fu_24515_p2 = (tmp145_fu_24510_p2 + tmp141_fu_24498_p2);

assign points_output_data_4_alpha_fu_24646_p2 = (tmp152_fu_24641_p2 + tmp148_fu_24629_p2);

assign points_output_data_4_blue_fu_24681_p2 = (tmp159_fu_24676_p2 + tmp155_fu_24664_p2);

assign points_output_data_4_green_fu_24716_p2 = (tmp166_fu_24711_p2 + tmp162_fu_24699_p2);

assign points_output_data_4_red_fu_24751_p2 = (tmp173_fu_24746_p2 + tmp169_fu_24734_p2);

assign points_output_data_5_alpha_fu_24882_p2 = (tmp180_fu_24877_p2 + tmp176_fu_24865_p2);

assign points_output_data_5_blue_fu_24917_p2 = (tmp187_fu_24912_p2 + tmp183_fu_24900_p2);

assign points_output_data_5_green_fu_24952_p2 = (tmp194_fu_24947_p2 + tmp190_fu_24935_p2);

assign points_output_data_5_red_fu_24987_p2 = (tmp201_fu_24982_p2 + tmp197_fu_24970_p2);

assign points_output_data_6_alpha_fu_25118_p2 = (tmp208_fu_25113_p2 + tmp204_fu_25101_p2);

assign points_output_data_6_blue_fu_25153_p2 = (tmp215_fu_25148_p2 + tmp211_fu_25136_p2);

assign points_output_data_6_green_fu_25188_p2 = (tmp222_fu_25183_p2 + tmp218_fu_25171_p2);

assign points_output_data_6_red_fu_25223_p2 = (tmp229_fu_25218_p2 + tmp225_fu_25206_p2);

assign points_output_data_7_alpha_fu_25354_p2 = (tmp236_fu_25349_p2 + tmp232_fu_25337_p2);

assign points_output_data_7_blue_fu_25389_p2 = (tmp243_fu_25384_p2 + tmp239_fu_25372_p2);

assign points_output_data_7_green_fu_25424_p2 = (tmp250_fu_25419_p2 + tmp246_fu_25407_p2);

assign points_output_data_7_red_fu_25459_p2 = (tmp257_fu_25454_p2 + tmp253_fu_25442_p2);

assign points_output_data_8_alpha_fu_25590_p2 = (tmp264_fu_25585_p2 + tmp260_fu_25573_p2);

assign points_output_data_8_blue_fu_25625_p2 = (tmp271_fu_25620_p2 + tmp267_fu_25608_p2);

assign points_output_data_8_green_fu_25660_p2 = (tmp278_fu_25655_p2 + tmp274_fu_25643_p2);

assign points_output_data_8_red_fu_25695_p2 = (tmp285_fu_25690_p2 + tmp281_fu_25678_p2);

assign points_output_data_9_alpha_fu_25826_p2 = (tmp292_fu_25821_p2 + tmp288_fu_25809_p2);

assign points_output_data_9_blue_fu_25861_p2 = (tmp299_fu_25856_p2 + tmp295_fu_25844_p2);

assign points_output_data_9_green_fu_25896_p2 = (tmp306_fu_25891_p2 + tmp302_fu_25879_p2);

assign points_output_data_9_red_fu_25931_p2 = (tmp313_fu_25926_p2 + tmp309_fu_25914_p2);

assign reset_cnt_1_fu_14179_p2 = (reset_cnt_fu_1290 + 32'd1);

assign sel_tmp100_fu_10026_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_blue_1_2_1_reg_6645 : sel_tmp99_fu_10018_p3);

assign sel_tmp101_fu_10042_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_1_1_1_reg_6655);

assign sel_tmp102_fu_10050_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_blue_1_1_1_reg_6655 : sel_tmp101_fu_10042_p3);

assign sel_tmp103_fu_10058_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_blue_1_1_1_reg_6655 : sel_tmp102_fu_10050_p3);

assign sel_tmp104_fu_10066_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_blue_1_1_1_reg_6655 : sel_tmp103_fu_10058_p3);

assign sel_tmp105_fu_10082_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_1_0_1_reg_6665);

assign sel_tmp106_fu_10098_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_0_2_1_reg_6675);

assign sel_tmp107_fu_10106_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_blue_0_2_1_reg_6675 : sel_tmp106_fu_10098_p3);

assign sel_tmp108_fu_10114_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_blue_0_2_1_reg_6675 : sel_tmp107_fu_10106_p3);

assign sel_tmp109_fu_10122_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_blue_0_2_1_reg_6675 : sel_tmp108_fu_10114_p3);

assign sel_tmp10_fu_9151_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : sel_tmp7_fu_9132_p3);

assign sel_tmp110_fu_10130_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_blue_0_2_1_reg_6675 : sel_tmp109_fu_10122_p3);

assign sel_tmp111_fu_10138_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_blue_0_2_1_reg_6675 : sel_tmp110_fu_10130_p3);

assign sel_tmp112_fu_10146_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_blue_0_2_1_reg_6675 : sel_tmp111_fu_10138_p3);

assign sel_tmp113_fu_10162_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_0_1_1_reg_6685);

assign sel_tmp114_fu_10170_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_blue_0_1_1_reg_6685 : sel_tmp113_fu_10162_p3);

assign sel_tmp115_fu_10178_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_blue_0_1_1_reg_6685 : sel_tmp114_fu_10170_p3);

assign sel_tmp116_fu_10186_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_blue_0_1_1_reg_6685 : sel_tmp115_fu_10178_p3);

assign sel_tmp117_fu_10194_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_blue_0_1_1_reg_6685 : sel_tmp116_fu_10186_p3);

assign sel_tmp118_fu_10202_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_blue_0_1_1_reg_6685 : sel_tmp117_fu_10194_p3);

assign sel_tmp119_fu_10218_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_0_0_1_reg_6695);

assign sel_tmp11_fu_9097_p2 = ((tmp_reg_6513 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp120_fu_10226_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_blue_0_0_1_reg_6695 : sel_tmp119_fu_10218_p3);

assign sel_tmp121_fu_10242_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : 8'd0);

assign sel_tmp122_fu_10250_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : sel_tmp121_fu_10242_p3);

assign sel_tmp123_fu_10258_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : sel_tmp122_fu_10250_p3);

assign sel_tmp124_fu_10266_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : sel_tmp123_fu_10258_p3);

assign sel_tmp125_fu_10274_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : sel_tmp124_fu_10266_p3);

assign sel_tmp126_fu_10282_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : sel_tmp125_fu_10274_p3);

assign sel_tmp127_fu_10290_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : sel_tmp126_fu_10282_p3);

assign sel_tmp128_fu_10306_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_2_1_1_reg_6535);

assign sel_tmp129_fu_10314_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_alpha_2_1_1_reg_6535 : sel_tmp128_fu_10306_p3);

assign sel_tmp12_fu_9159_p2 = (tmp1_fu_9121_p2 & sel_tmp11_reg_27503);

assign sel_tmp130_fu_10322_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_alpha_2_1_1_reg_6535 : sel_tmp129_fu_10314_p3);

assign sel_tmp131_fu_10346_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_1_2_1_reg_6555);

assign sel_tmp132_fu_10354_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_alpha_1_2_1_reg_6555 : sel_tmp131_fu_10346_p3);

assign sel_tmp133_fu_10362_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_alpha_1_2_1_reg_6555 : sel_tmp132_fu_10354_p3);

assign sel_tmp134_fu_10370_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_alpha_1_2_1_reg_6555 : sel_tmp133_fu_10362_p3);

assign sel_tmp135_fu_10378_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_alpha_1_2_1_reg_6555 : sel_tmp134_fu_10370_p3);

assign sel_tmp136_fu_10394_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_1_1_1_reg_6565);

assign sel_tmp137_fu_10402_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_alpha_1_1_1_reg_6565 : sel_tmp136_fu_10394_p3);

assign sel_tmp138_fu_10410_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_alpha_1_1_1_reg_6565 : sel_tmp137_fu_10402_p3);

assign sel_tmp139_fu_10418_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_alpha_1_1_1_reg_6565 : sel_tmp138_fu_10410_p3);

assign sel_tmp13_fu_9164_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : sel_tmp10_fu_9151_p3);

assign sel_tmp140_fu_10434_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_1_0_1_reg_6575);

assign sel_tmp141_fu_10450_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_0_2_1_reg_6585);

assign sel_tmp142_fu_10458_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_alpha_0_2_1_reg_6585 : sel_tmp141_fu_10450_p3);

assign sel_tmp143_fu_10466_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_alpha_0_2_1_reg_6585 : sel_tmp142_fu_10458_p3);

assign sel_tmp144_fu_10474_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_alpha_0_2_1_reg_6585 : sel_tmp143_fu_10466_p3);

assign sel_tmp145_fu_10482_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_alpha_0_2_1_reg_6585 : sel_tmp144_fu_10474_p3);

assign sel_tmp146_fu_10490_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_alpha_0_2_1_reg_6585 : sel_tmp145_fu_10482_p3);

assign sel_tmp147_fu_10498_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_alpha_0_2_1_reg_6585 : sel_tmp146_fu_10490_p3);

assign sel_tmp148_fu_10514_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_0_1_1_reg_6595);

assign sel_tmp149_fu_10522_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_alpha_0_1_1_reg_6595 : sel_tmp148_fu_10514_p3);

assign sel_tmp14_fu_9172_p2 = (sel_tmp9_fu_9140_p2 & sel_tmp11_reg_27503);

assign sel_tmp150_fu_10530_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_alpha_0_1_1_reg_6595 : sel_tmp149_fu_10522_p3);

assign sel_tmp151_fu_10538_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_alpha_0_1_1_reg_6595 : sel_tmp150_fu_10530_p3);

assign sel_tmp152_fu_10546_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_alpha_0_1_1_reg_6595 : sel_tmp151_fu_10538_p3);

assign sel_tmp153_fu_10554_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_alpha_0_1_1_reg_6595 : sel_tmp152_fu_10546_p3);

assign sel_tmp154_fu_10570_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_0_0_1_reg_6605);

assign sel_tmp155_fu_10578_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_alpha_0_0_1_reg_6605 : sel_tmp154_fu_10570_p3);

assign sel_tmp156_fu_11301_p2 = ((tmp_53_fu_11293_p1 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp157_fu_11307_p2 = ((tmp_56_fu_11297_p1 != 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp158_fu_11313_p2 = ((tmp_56_fu_11297_p1 != 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp159_fu_11467_p2 = (tmp33_reg_27945 & sel_tmp156_reg_27939);

assign sel_tmp15_fu_9177_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : sel_tmp13_fu_9164_p3);

assign sel_tmp160_fu_11325_p2 = ((tmp_56_fu_11297_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp161_fu_11479_p2 = (sel_tmp160_reg_27951 & sel_tmp156_reg_27939);

assign sel_tmp162_fu_11331_p2 = ((tmp_53_fu_11293_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp163_fu_11491_p2 = (tmp33_reg_27945 & sel_tmp162_reg_27958);

assign sel_tmp164_fu_11503_p2 = (sel_tmp162_reg_27958 & sel_tmp160_reg_27951);

assign sel_tmp165_fu_11337_p2 = ((tmp_53_fu_11293_p1 != 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp166_fu_11343_p2 = ((tmp_53_fu_11293_p1 != 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp167_fu_11349_p2 = (sel_tmp166_fu_11343_p2 & sel_tmp165_fu_11337_p2);

assign sel_tmp168_fu_11515_p2 = (sel_tmp167_reg_27965 & sel_tmp160_reg_27951);

assign sel_tmp169_fu_11367_p2 = ((tmp_56_fu_11297_p1 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp16_fu_9185_p2 = (sel_tmp9_fu_9140_p2 & sel_tmp4_reg_27491);

assign sel_tmp170_fu_11534_p2 = (sel_tmp169_reg_28003 & sel_tmp162_reg_27958);

assign sel_tmp171_fu_11546_p2 = (sel_tmp169_reg_28003 & sel_tmp167_reg_27965);

assign sel_tmp17_fu_9190_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : sel_tmp15_fu_9177_p3);

assign sel_tmp18_fu_9210_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : sel_tmp17_fu_9190_p3);

assign sel_tmp19_fu_9218_p2 = ((tmp_3_reg_6885 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp1_fu_9073_p2 = ((tmp_reg_6513 != 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp20_fu_9224_p2 = (sel_tmp19_fu_9218_p2 & sel_tmp11_reg_27503);

assign sel_tmp21_fu_9229_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : sel_tmp18_fu_9210_p3);

assign sel_tmp22_fu_9237_p2 = (sel_tmp4_reg_27491 & sel_tmp19_fu_9218_p2);

assign sel_tmp23_fu_9250_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_2_1_1_reg_6805);

assign sel_tmp24_fu_9258_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_red_2_1_1_reg_6805 : sel_tmp23_fu_9250_p3);

assign sel_tmp25_fu_9266_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_red_2_1_1_reg_6805 : sel_tmp24_fu_9258_p3);

assign sel_tmp26_fu_9290_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_1_2_1_reg_6825);

assign sel_tmp27_fu_9298_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_red_1_2_1_reg_6825 : sel_tmp26_fu_9290_p3);

assign sel_tmp28_fu_9306_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_red_1_2_1_reg_6825 : sel_tmp27_fu_9298_p3);

assign sel_tmp29_fu_9314_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_red_1_2_1_reg_6825 : sel_tmp28_fu_9306_p3);

assign sel_tmp2_fu_9079_p2 = ((tmp_reg_6513 != 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp30_fu_9322_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_red_1_2_1_reg_6825 : sel_tmp29_fu_9314_p3);

assign sel_tmp31_fu_9338_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_1_1_1_reg_6835);

assign sel_tmp32_fu_9346_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_red_1_1_1_reg_6835 : sel_tmp31_fu_9338_p3);

assign sel_tmp33_fu_9354_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_red_1_1_1_reg_6835 : sel_tmp32_fu_9346_p3);

assign sel_tmp34_fu_9362_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_red_1_1_1_reg_6835 : sel_tmp33_fu_9354_p3);

assign sel_tmp35_fu_9378_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_1_0_1_reg_6845);

assign sel_tmp36_fu_9394_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_0_2_1_reg_6855);

assign sel_tmp37_fu_9402_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_red_0_2_1_reg_6855 : sel_tmp36_fu_9394_p3);

assign sel_tmp38_fu_9410_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_red_0_2_1_reg_6855 : sel_tmp37_fu_9402_p3);

assign sel_tmp39_fu_9418_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_red_0_2_1_reg_6855 : sel_tmp38_fu_9410_p3);

assign sel_tmp3_fu_9109_p2 = ((tmp_3_reg_6885 != 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp40_fu_9426_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_red_0_2_1_reg_6855 : sel_tmp39_fu_9418_p3);

assign sel_tmp41_fu_9434_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_red_0_2_1_reg_6855 : sel_tmp40_fu_9426_p3);

assign sel_tmp42_fu_9442_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_red_0_2_1_reg_6855 : sel_tmp41_fu_9434_p3);

assign sel_tmp43_fu_9458_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_0_1_1_reg_6865);

assign sel_tmp44_fu_9466_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_red_0_1_1_reg_6865 : sel_tmp43_fu_9458_p3);

assign sel_tmp45_fu_9474_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_red_0_1_1_reg_6865 : sel_tmp44_fu_9466_p3);

assign sel_tmp46_fu_9482_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_red_0_1_1_reg_6865 : sel_tmp45_fu_9474_p3);

assign sel_tmp47_fu_9490_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_red_0_1_1_reg_6865 : sel_tmp46_fu_9482_p3);

assign sel_tmp48_fu_9498_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_red_0_1_1_reg_6865 : sel_tmp47_fu_9490_p3);

assign sel_tmp49_fu_9514_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_0_0_1_reg_6875);

assign sel_tmp4_fu_9085_p2 = (sel_tmp2_fu_9079_p2 & sel_tmp1_fu_9073_p2);

assign sel_tmp50_fu_9522_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_red_0_0_1_reg_6875 : sel_tmp49_fu_9514_p3);

assign sel_tmp51_fu_9538_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : 8'd0);

assign sel_tmp52_fu_9546_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : sel_tmp51_fu_9538_p3);

assign sel_tmp53_fu_9554_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : sel_tmp52_fu_9546_p3);

assign sel_tmp54_fu_9562_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : sel_tmp53_fu_9554_p3);

assign sel_tmp55_fu_9570_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : sel_tmp54_fu_9562_p3);

assign sel_tmp56_fu_9578_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : sel_tmp55_fu_9570_p3);

assign sel_tmp57_fu_9586_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : sel_tmp56_fu_9578_p3);

assign sel_tmp58_fu_9602_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_2_1_1_reg_6715);

assign sel_tmp59_fu_9610_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_green_2_1_1_reg_6715 : sel_tmp58_fu_9602_p3);

assign sel_tmp5_fu_9115_p2 = ((tmp_3_reg_6885 != 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp60_fu_9618_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_green_2_1_1_reg_6715 : sel_tmp59_fu_9610_p3);

assign sel_tmp61_fu_9642_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_1_2_1_reg_6735);

assign sel_tmp62_fu_9650_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_green_1_2_1_reg_6735 : sel_tmp61_fu_9642_p3);

assign sel_tmp63_fu_9658_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_green_1_2_1_reg_6735 : sel_tmp62_fu_9650_p3);

assign sel_tmp64_fu_9666_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_green_1_2_1_reg_6735 : sel_tmp63_fu_9658_p3);

assign sel_tmp65_fu_9674_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_green_1_2_1_reg_6735 : sel_tmp64_fu_9666_p3);

assign sel_tmp66_fu_9690_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_1_1_1_reg_6745);

assign sel_tmp67_fu_9698_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_green_1_1_1_reg_6745 : sel_tmp66_fu_9690_p3);

assign sel_tmp68_fu_9706_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_green_1_1_1_reg_6745 : sel_tmp67_fu_9698_p3);

assign sel_tmp69_fu_9714_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_green_1_1_1_reg_6745 : sel_tmp68_fu_9706_p3);

assign sel_tmp6_fu_9127_p2 = (tmp1_fu_9121_p2 & sel_tmp_reg_27497);

assign sel_tmp70_fu_9730_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_1_0_1_reg_6755);

assign sel_tmp71_fu_9746_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_0_2_1_reg_6765);

assign sel_tmp72_fu_9754_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_green_0_2_1_reg_6765 : sel_tmp71_fu_9746_p3);

assign sel_tmp73_fu_9762_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_green_0_2_1_reg_6765 : sel_tmp72_fu_9754_p3);

assign sel_tmp74_fu_9770_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_green_0_2_1_reg_6765 : sel_tmp73_fu_9762_p3);

assign sel_tmp75_fu_9778_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_green_0_2_1_reg_6765 : sel_tmp74_fu_9770_p3);

assign sel_tmp76_fu_9786_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_green_0_2_1_reg_6765 : sel_tmp75_fu_9778_p3);

assign sel_tmp77_fu_9794_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_green_0_2_1_reg_6765 : sel_tmp76_fu_9786_p3);

assign sel_tmp78_fu_9810_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_0_1_1_reg_6775);

assign sel_tmp79_fu_9818_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_green_0_1_1_reg_6775 : sel_tmp78_fu_9810_p3);

assign sel_tmp7_fu_9132_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : 8'd0);

assign sel_tmp80_fu_9826_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_green_0_1_1_reg_6775 : sel_tmp79_fu_9818_p3);

assign sel_tmp81_fu_9834_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_green_0_1_1_reg_6775 : sel_tmp80_fu_9826_p3);

assign sel_tmp82_fu_9842_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_green_0_1_1_reg_6775 : sel_tmp81_fu_9834_p3);

assign sel_tmp83_fu_9850_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_green_0_1_1_reg_6775 : sel_tmp82_fu_9842_p3);

assign sel_tmp84_fu_9866_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_0_0_1_reg_6785);

assign sel_tmp85_fu_9874_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_green_0_0_1_reg_6785 : sel_tmp84_fu_9866_p3);

assign sel_tmp86_fu_9890_p3 = ((sel_tmp6_fu_9127_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : 8'd0);

assign sel_tmp87_fu_9898_p3 = ((sel_tmp8_fu_9146_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : sel_tmp86_fu_9890_p3);

assign sel_tmp88_fu_9906_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : sel_tmp87_fu_9898_p3);

assign sel_tmp89_fu_9914_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : sel_tmp88_fu_9906_p3);

assign sel_tmp8_fu_9146_p2 = (sel_tmp_reg_27497 & sel_tmp9_fu_9140_p2);

assign sel_tmp90_fu_9922_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : sel_tmp89_fu_9914_p3);

assign sel_tmp91_fu_9930_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : sel_tmp90_fu_9922_p3);

assign sel_tmp92_fu_9938_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : sel_tmp91_fu_9930_p3);

assign sel_tmp93_fu_9954_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_2_1_1_reg_6625);

assign sel_tmp94_fu_9962_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_blue_2_1_1_reg_6625 : sel_tmp93_fu_9954_p3);

assign sel_tmp95_fu_9970_p3 = ((sel_tmp20_fu_9224_p2[0:0] === 1'b1) ? stencil_blue_2_1_1_reg_6625 : sel_tmp94_fu_9962_p3);

assign sel_tmp96_fu_9994_p3 = ((sel_tmp12_fu_9159_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_1_2_1_reg_6645);

assign sel_tmp97_fu_10002_p3 = ((sel_tmp14_fu_9172_p2[0:0] === 1'b1) ? stencil_blue_1_2_1_reg_6645 : sel_tmp96_fu_9994_p3);

assign sel_tmp98_fu_10010_p3 = ((sel_tmp16_fu_9185_p2[0:0] === 1'b1) ? stencil_blue_1_2_1_reg_6645 : sel_tmp97_fu_10002_p3);

assign sel_tmp99_fu_10018_p3 = ((tmp_28_fu_9204_p2[0:0] === 1'b1) ? stencil_blue_1_2_1_reg_6645 : sel_tmp98_fu_10010_p3);

assign sel_tmp9_fu_9140_p2 = ((tmp_3_reg_6885 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp_fu_9091_p2 = ((tmp_reg_6513 == 2'd0) ? 1'b1 : 1'b0);

assign stencil_2_0_alpha_fu_11464_p1 = tmp_482_reg_27931[7:0];

assign stencil_2_0_blue_fu_11455_p4 = {{tmp_482_reg_27931[15:8]}};

assign stencil_2_0_green_fu_11446_p4 = {{tmp_482_reg_27931[23:16]}};

assign stencil_2_0_red_fu_11437_p4 = {{tmp_482_reg_27931[31:24]}};

assign stencil_2_2_alpha_10_fu_12657_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4 : stencil_2_2_alpha_9_fu_12649_p3);

assign stencil_2_2_alpha_11_fu_12664_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4 : stencil_2_2_alpha_10_fu_12657_p3);

assign stencil_2_2_alpha_12_fu_12672_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4 : stencil_2_2_alpha_11_fu_12664_p3);

assign stencil_2_2_alpha_14_fu_12682_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_2_2_alpha_41_phi_fu_7176_p4);

assign stencil_2_2_alpha_16_fu_12692_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4);

assign stencil_2_2_alpha_17_fu_12700_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4 : stencil_2_2_alpha_16_fu_12692_p3);

assign stencil_2_2_alpha_18_fu_12708_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4 : stencil_2_2_alpha_17_fu_12700_p3);

assign stencil_2_2_alpha_19_fu_12716_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4 : stencil_2_2_alpha_18_fu_12708_p3);

assign stencil_2_2_alpha_1_fu_12592_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_2_alpha_fu_12584_p3);

assign stencil_2_2_alpha_20_fu_12723_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4 : stencil_2_2_alpha_19_fu_12716_p3);

assign stencil_2_2_alpha_21_fu_12731_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_13_phi_fu_7186_p4 : stencil_2_2_alpha_20_fu_12723_p3);

assign stencil_2_2_alpha_23_fu_12741_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4);

assign stencil_2_2_alpha_24_fu_12749_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4 : stencil_2_2_alpha_23_fu_12741_p3);

assign stencil_2_2_alpha_25_fu_12757_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4 : stencil_2_2_alpha_24_fu_12749_p3);

assign stencil_2_2_alpha_26_fu_12764_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4 : stencil_2_2_alpha_25_fu_12757_p3);

assign stencil_2_2_alpha_27_fu_12772_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_15_phi_fu_7196_p4 : stencil_2_2_alpha_26_fu_12764_p3);

assign stencil_2_2_alpha_29_fu_12782_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_2_2_alpha_22_phi_fu_7206_p4);

assign stencil_2_2_alpha_2_fu_12600_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_2_alpha_1_fu_12592_p3);

assign stencil_2_2_alpha_30_fu_12790_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_22_phi_fu_7206_p4 : stencil_2_2_alpha_29_fu_12782_p3);

assign stencil_2_2_alpha_31_fu_12800_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4);

assign stencil_2_2_alpha_32_fu_12808_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 : stencil_2_2_alpha_31_fu_12800_p3);

assign stencil_2_2_alpha_33_fu_12816_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 : stencil_2_2_alpha_32_fu_12808_p3);

assign stencil_2_2_alpha_34_fu_12824_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 : stencil_2_2_alpha_33_fu_12816_p3);

assign stencil_2_2_alpha_35_fu_12832_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 : stencil_2_2_alpha_34_fu_12824_p3);

assign stencil_2_2_alpha_36_fu_12840_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 : stencil_2_2_alpha_35_fu_12832_p3);

assign stencil_2_2_alpha_37_fu_12847_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 : stencil_2_2_alpha_36_fu_12840_p3);

assign stencil_2_2_alpha_38_fu_12855_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_0_2_3_phi_fu_7216_p4 : stencil_2_2_alpha_37_fu_12847_p3);

assign stencil_2_2_alpha_3_fu_12608_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_2_alpha_2_fu_12600_p3);

assign stencil_2_2_alpha_42_fu_12865_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4);

assign stencil_2_2_alpha_43_fu_12873_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 : stencil_2_2_alpha_42_fu_12865_p3);

assign stencil_2_2_alpha_44_fu_12881_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 : stencil_2_2_alpha_43_fu_12873_p3);

assign stencil_2_2_alpha_45_fu_12889_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 : stencil_2_2_alpha_44_fu_12881_p3);

assign stencil_2_2_alpha_46_fu_12897_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 : stencil_2_2_alpha_45_fu_12889_p3);

assign stencil_2_2_alpha_47_fu_12904_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 : stencil_2_2_alpha_46_fu_12897_p3);

assign stencil_2_2_alpha_48_fu_12912_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_28_phi_fu_7226_p4 : stencil_2_2_alpha_47_fu_12904_p3);

assign stencil_2_2_alpha_49_fu_12922_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4);

assign stencil_2_2_alpha_4_fu_12616_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_2_alpha_3_fu_12608_p3);

assign stencil_2_2_alpha_50_fu_12929_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4 : stencil_2_2_alpha_49_fu_12922_p3);

assign stencil_2_2_alpha_51_fu_12937_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_alpha_39_phi_fu_7236_p4 : stencil_2_2_alpha_50_fu_12929_p3);

assign stencil_2_2_alpha_5_fu_12624_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_2_alpha_4_fu_12616_p3);

assign stencil_2_2_alpha_6_fu_12631_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_2_alpha_5_fu_12624_p3);

assign stencil_2_2_alpha_7_fu_12639_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_2_alpha_6_fu_12631_p3);

assign stencil_2_2_alpha_9_fu_12649_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? stencil_2_0_alpha_fu_11464_p1 : ap_phi_mux_stencil_2_2_alpha_8_phi_fu_7166_p4);

assign stencil_2_2_alpha_fu_12584_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_alpha_2_2_3_phi_fu_7156_p4 : stencil_2_0_alpha_fu_11464_p1);

assign stencil_2_2_blue_10_fu_12294_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4 : stencil_2_2_blue_9_fu_12286_p3);

assign stencil_2_2_blue_11_fu_12301_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4 : stencil_2_2_blue_10_fu_12294_p3);

assign stencil_2_2_blue_12_fu_12309_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4 : stencil_2_2_blue_11_fu_12301_p3);

assign stencil_2_2_blue_14_fu_12319_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_2_2_blue_41_phi_fu_7266_p4);

assign stencil_2_2_blue_16_fu_12329_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4);

assign stencil_2_2_blue_17_fu_12337_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4 : stencil_2_2_blue_16_fu_12329_p3);

assign stencil_2_2_blue_18_fu_12345_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4 : stencil_2_2_blue_17_fu_12337_p3);

assign stencil_2_2_blue_19_fu_12353_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4 : stencil_2_2_blue_18_fu_12345_p3);

assign stencil_2_2_blue_1_fu_12229_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_2_blue_fu_12221_p3);

assign stencil_2_2_blue_20_fu_12360_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4 : stencil_2_2_blue_19_fu_12353_p3);

assign stencil_2_2_blue_21_fu_12368_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_13_phi_fu_7276_p4 : stencil_2_2_blue_20_fu_12360_p3);

assign stencil_2_2_blue_23_fu_12378_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4);

assign stencil_2_2_blue_24_fu_12386_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4 : stencil_2_2_blue_23_fu_12378_p3);

assign stencil_2_2_blue_25_fu_12394_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4 : stencil_2_2_blue_24_fu_12386_p3);

assign stencil_2_2_blue_26_fu_12401_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4 : stencil_2_2_blue_25_fu_12394_p3);

assign stencil_2_2_blue_27_fu_12409_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_15_phi_fu_7286_p4 : stencil_2_2_blue_26_fu_12401_p3);

assign stencil_2_2_blue_29_fu_12419_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_2_2_blue_22_phi_fu_7296_p4);

assign stencil_2_2_blue_2_fu_12237_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_2_blue_1_fu_12229_p3);

assign stencil_2_2_blue_30_fu_12427_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_22_phi_fu_7296_p4 : stencil_2_2_blue_29_fu_12419_p3);

assign stencil_2_2_blue_31_fu_12437_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4);

assign stencil_2_2_blue_32_fu_12445_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 : stencil_2_2_blue_31_fu_12437_p3);

assign stencil_2_2_blue_33_fu_12453_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 : stencil_2_2_blue_32_fu_12445_p3);

assign stencil_2_2_blue_34_fu_12461_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 : stencil_2_2_blue_33_fu_12453_p3);

assign stencil_2_2_blue_35_fu_12469_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 : stencil_2_2_blue_34_fu_12461_p3);

assign stencil_2_2_blue_36_fu_12477_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 : stencil_2_2_blue_35_fu_12469_p3);

assign stencil_2_2_blue_37_fu_12484_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 : stencil_2_2_blue_36_fu_12477_p3);

assign stencil_2_2_blue_38_fu_12492_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_0_2_3_phi_fu_7306_p4 : stencil_2_2_blue_37_fu_12484_p3);

assign stencil_2_2_blue_3_fu_12245_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_2_blue_2_fu_12237_p3);

assign stencil_2_2_blue_42_fu_12502_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4);

assign stencil_2_2_blue_43_fu_12510_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 : stencil_2_2_blue_42_fu_12502_p3);

assign stencil_2_2_blue_44_fu_12518_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 : stencil_2_2_blue_43_fu_12510_p3);

assign stencil_2_2_blue_45_fu_12526_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 : stencil_2_2_blue_44_fu_12518_p3);

assign stencil_2_2_blue_46_fu_12534_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 : stencil_2_2_blue_45_fu_12526_p3);

assign stencil_2_2_blue_47_fu_12541_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 : stencil_2_2_blue_46_fu_12534_p3);

assign stencil_2_2_blue_48_fu_12549_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_28_phi_fu_7316_p4 : stencil_2_2_blue_47_fu_12541_p3);

assign stencil_2_2_blue_49_fu_12559_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4);

assign stencil_2_2_blue_4_fu_12253_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_2_blue_3_fu_12245_p3);

assign stencil_2_2_blue_50_fu_12566_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4 : stencil_2_2_blue_49_fu_12559_p3);

assign stencil_2_2_blue_51_fu_12574_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_blue_39_phi_fu_7326_p4 : stencil_2_2_blue_50_fu_12566_p3);

assign stencil_2_2_blue_5_fu_12261_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_2_blue_4_fu_12253_p3);

assign stencil_2_2_blue_6_fu_12268_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_2_blue_5_fu_12261_p3);

assign stencil_2_2_blue_7_fu_12276_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_2_blue_6_fu_12268_p3);

assign stencil_2_2_blue_9_fu_12286_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? stencil_2_0_blue_fu_11455_p4 : ap_phi_mux_stencil_2_2_blue_8_phi_fu_7256_p4);

assign stencil_2_2_blue_fu_12221_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_blue_2_2_3_phi_fu_7246_p4 : stencil_2_0_blue_fu_11455_p4);

assign stencil_2_2_green_10_fu_11931_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4 : stencil_2_2_green_9_fu_11923_p3);

assign stencil_2_2_green_11_fu_11938_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4 : stencil_2_2_green_10_fu_11931_p3);

assign stencil_2_2_green_12_fu_11946_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4 : stencil_2_2_green_11_fu_11938_p3);

assign stencil_2_2_green_14_fu_11956_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_2_2_green_41_phi_fu_7356_p4);

assign stencil_2_2_green_16_fu_11966_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4);

assign stencil_2_2_green_17_fu_11974_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4 : stencil_2_2_green_16_fu_11966_p3);

assign stencil_2_2_green_18_fu_11982_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4 : stencil_2_2_green_17_fu_11974_p3);

assign stencil_2_2_green_19_fu_11990_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4 : stencil_2_2_green_18_fu_11982_p3);

assign stencil_2_2_green_1_fu_11866_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_2_green_fu_11858_p3);

assign stencil_2_2_green_20_fu_11997_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4 : stencil_2_2_green_19_fu_11990_p3);

assign stencil_2_2_green_21_fu_12005_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_13_phi_fu_7366_p4 : stencil_2_2_green_20_fu_11997_p3);

assign stencil_2_2_green_23_fu_12015_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4);

assign stencil_2_2_green_24_fu_12023_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4 : stencil_2_2_green_23_fu_12015_p3);

assign stencil_2_2_green_25_fu_12031_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4 : stencil_2_2_green_24_fu_12023_p3);

assign stencil_2_2_green_26_fu_12038_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4 : stencil_2_2_green_25_fu_12031_p3);

assign stencil_2_2_green_27_fu_12046_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_15_phi_fu_7376_p4 : stencil_2_2_green_26_fu_12038_p3);

assign stencil_2_2_green_29_fu_12056_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_2_2_green_22_phi_fu_7386_p4);

assign stencil_2_2_green_2_fu_11874_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_2_green_1_fu_11866_p3);

assign stencil_2_2_green_30_fu_12064_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_22_phi_fu_7386_p4 : stencil_2_2_green_29_fu_12056_p3);

assign stencil_2_2_green_31_fu_12074_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4);

assign stencil_2_2_green_32_fu_12082_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 : stencil_2_2_green_31_fu_12074_p3);

assign stencil_2_2_green_33_fu_12090_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 : stencil_2_2_green_32_fu_12082_p3);

assign stencil_2_2_green_34_fu_12098_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 : stencil_2_2_green_33_fu_12090_p3);

assign stencil_2_2_green_35_fu_12106_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 : stencil_2_2_green_34_fu_12098_p3);

assign stencil_2_2_green_36_fu_12114_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 : stencil_2_2_green_35_fu_12106_p3);

assign stencil_2_2_green_37_fu_12121_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 : stencil_2_2_green_36_fu_12114_p3);

assign stencil_2_2_green_38_fu_12129_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_0_2_3_phi_fu_7396_p4 : stencil_2_2_green_37_fu_12121_p3);

assign stencil_2_2_green_3_fu_11882_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_2_green_2_fu_11874_p3);

assign stencil_2_2_green_42_fu_12139_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4);

assign stencil_2_2_green_43_fu_12147_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 : stencil_2_2_green_42_fu_12139_p3);

assign stencil_2_2_green_44_fu_12155_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 : stencil_2_2_green_43_fu_12147_p3);

assign stencil_2_2_green_45_fu_12163_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 : stencil_2_2_green_44_fu_12155_p3);

assign stencil_2_2_green_46_fu_12171_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 : stencil_2_2_green_45_fu_12163_p3);

assign stencil_2_2_green_47_fu_12178_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 : stencil_2_2_green_46_fu_12171_p3);

assign stencil_2_2_green_48_fu_12186_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_28_phi_fu_7406_p4 : stencil_2_2_green_47_fu_12178_p3);

assign stencil_2_2_green_49_fu_12196_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4);

assign stencil_2_2_green_4_fu_11890_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_2_green_3_fu_11882_p3);

assign stencil_2_2_green_50_fu_12203_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4 : stencil_2_2_green_49_fu_12196_p3);

assign stencil_2_2_green_51_fu_12211_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_green_39_phi_fu_7416_p4 : stencil_2_2_green_50_fu_12203_p3);

assign stencil_2_2_green_5_fu_11898_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_2_green_4_fu_11890_p3);

assign stencil_2_2_green_6_fu_11905_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_2_green_5_fu_11898_p3);

assign stencil_2_2_green_7_fu_11913_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_2_green_6_fu_11905_p3);

assign stencil_2_2_green_9_fu_11923_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? stencil_2_0_green_fu_11446_p4 : ap_phi_mux_stencil_2_2_green_8_phi_fu_7346_p4);

assign stencil_2_2_green_fu_11858_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_green_2_2_3_phi_fu_7336_p4 : stencil_2_0_green_fu_11446_p4);

assign stencil_2_2_red_10_fu_11568_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4 : stencil_2_2_red_9_fu_11560_p3);

assign stencil_2_2_red_11_fu_11575_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4 : stencil_2_2_red_10_fu_11568_p3);

assign stencil_2_2_red_12_fu_11583_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4 : stencil_2_2_red_11_fu_11575_p3);

assign stencil_2_2_red_14_fu_11593_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_2_2_red_41_phi_fu_7446_p4);

assign stencil_2_2_red_16_fu_11603_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4);

assign stencil_2_2_red_17_fu_11611_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4 : stencil_2_2_red_16_fu_11603_p3);

assign stencil_2_2_red_18_fu_11619_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4 : stencil_2_2_red_17_fu_11611_p3);

assign stencil_2_2_red_19_fu_11627_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4 : stencil_2_2_red_18_fu_11619_p3);

assign stencil_2_2_red_1_fu_11483_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_2_red_fu_11471_p3);

assign stencil_2_2_red_20_fu_11634_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4 : stencil_2_2_red_19_fu_11627_p3);

assign stencil_2_2_red_21_fu_11642_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_13_phi_fu_7456_p4 : stencil_2_2_red_20_fu_11634_p3);

assign stencil_2_2_red_23_fu_11652_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4);

assign stencil_2_2_red_24_fu_11660_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4 : stencil_2_2_red_23_fu_11652_p3);

assign stencil_2_2_red_25_fu_11668_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4 : stencil_2_2_red_24_fu_11660_p3);

assign stencil_2_2_red_26_fu_11675_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4 : stencil_2_2_red_25_fu_11668_p3);

assign stencil_2_2_red_27_fu_11683_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_15_phi_fu_7466_p4 : stencil_2_2_red_26_fu_11675_p3);

assign stencil_2_2_red_29_fu_11693_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_2_2_red_22_phi_fu_7476_p4);

assign stencil_2_2_red_2_fu_11495_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_2_red_1_fu_11483_p3);

assign stencil_2_2_red_30_fu_11701_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_22_phi_fu_7476_p4 : stencil_2_2_red_29_fu_11693_p3);

assign stencil_2_2_red_31_fu_11711_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4);

assign stencil_2_2_red_32_fu_11719_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 : stencil_2_2_red_31_fu_11711_p3);

assign stencil_2_2_red_33_fu_11727_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 : stencil_2_2_red_32_fu_11719_p3);

assign stencil_2_2_red_34_fu_11735_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 : stencil_2_2_red_33_fu_11727_p3);

assign stencil_2_2_red_35_fu_11743_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 : stencil_2_2_red_34_fu_11735_p3);

assign stencil_2_2_red_36_fu_11751_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 : stencil_2_2_red_35_fu_11743_p3);

assign stencil_2_2_red_37_fu_11758_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 : stencil_2_2_red_36_fu_11751_p3);

assign stencil_2_2_red_38_fu_11766_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_0_2_3_phi_fu_7486_p4 : stencil_2_2_red_37_fu_11758_p3);

assign stencil_2_2_red_3_fu_11507_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_2_red_2_fu_11495_p3);

assign stencil_2_2_red_42_fu_11776_p3 = ((sel_tmp161_fu_11479_p2[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4);

assign stencil_2_2_red_43_fu_11784_p3 = ((sel_tmp163_fu_11491_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 : stencil_2_2_red_42_fu_11776_p3);

assign stencil_2_2_red_44_fu_11792_p3 = ((sel_tmp164_fu_11503_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 : stencil_2_2_red_43_fu_11784_p3);

assign stencil_2_2_red_45_fu_11800_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 : stencil_2_2_red_44_fu_11792_p3);

assign stencil_2_2_red_46_fu_11808_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 : stencil_2_2_red_45_fu_11800_p3);

assign stencil_2_2_red_47_fu_11815_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 : stencil_2_2_red_46_fu_11808_p3);

assign stencil_2_2_red_48_fu_11823_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_28_phi_fu_7496_p4 : stencil_2_2_red_47_fu_11815_p3);

assign stencil_2_2_red_49_fu_11833_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4);

assign stencil_2_2_red_4_fu_11519_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_2_red_3_fu_11507_p3);

assign stencil_2_2_red_50_fu_11840_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4 : stencil_2_2_red_49_fu_11833_p3);

assign stencil_2_2_red_51_fu_11848_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_2_2_red_39_phi_fu_7506_p4 : stencil_2_2_red_50_fu_11840_p3);

assign stencil_2_2_red_5_fu_11527_p3 = ((tmp_54_reg_27971[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_2_red_4_fu_11519_p3);

assign stencil_2_2_red_6_fu_11538_p3 = ((sel_tmp170_fu_11534_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_2_red_5_fu_11527_p3);

assign stencil_2_2_red_7_fu_11550_p3 = ((sel_tmp171_fu_11546_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_2_red_6_fu_11538_p3);

assign stencil_2_2_red_9_fu_11560_p3 = ((sel_tmp168_fu_11515_p2[0:0] === 1'b1) ? stencil_2_0_red_fu_11437_p4 : ap_phi_mux_stencil_2_2_red_8_phi_fu_7436_p4);

assign stencil_2_2_red_fu_11471_p3 = ((sel_tmp159_fu_11467_p2[0:0] === 1'b1) ? ap_phi_mux_stencil_red_2_2_3_phi_fu_7426_p4 : stencil_2_0_red_fu_11437_p4);

assign stencil_alpha_0_0_2_fu_10586_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_0_0_1_reg_6605 : sel_tmp155_fu_10578_p3);

assign stencil_alpha_0_1_2_fu_10562_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_0_1_1_reg_6595 : sel_tmp153_fu_10554_p3);

assign stencil_alpha_0_2_2_fu_10506_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_0_2_1_reg_6585 : sel_tmp147_fu_10498_p3);

assign stencil_alpha_1_0_2_fu_10442_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_1_0_1_reg_6575 : sel_tmp140_fu_10434_p3);

assign stencil_alpha_1_1_2_fu_10426_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_1_1_1_reg_6565 : sel_tmp139_fu_10418_p3);

assign stencil_alpha_1_2_2_fu_10386_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_1_2_1_reg_6555 : sel_tmp135_fu_10378_p3);

assign stencil_alpha_2_0_2_fu_10338_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? 8'd0 : stencil_alpha_2_0_1_reg_6545);

assign stencil_alpha_2_1_2_fu_10330_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_2_1_1_reg_6535 : sel_tmp130_fu_10322_p3);

assign stencil_alpha_2_2_2_fu_10298_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_alpha_2_2_1_reg_6525 : sel_tmp127_fu_10290_p3);

assign stencil_blue_0_0_2_fu_10234_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_0_0_1_reg_6695 : sel_tmp120_fu_10226_p3);

assign stencil_blue_0_1_2_fu_10210_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_0_1_1_reg_6685 : sel_tmp118_fu_10202_p3);

assign stencil_blue_0_2_2_fu_10154_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_0_2_1_reg_6675 : sel_tmp112_fu_10146_p3);

assign stencil_blue_1_0_2_fu_10090_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_1_0_1_reg_6665 : sel_tmp105_fu_10082_p3);

assign stencil_blue_1_1_2_fu_10074_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_1_1_1_reg_6655 : sel_tmp104_fu_10066_p3);

assign stencil_blue_1_2_2_fu_10034_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_1_2_1_reg_6645 : sel_tmp100_fu_10026_p3);

assign stencil_blue_2_0_2_fu_9986_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? 8'd0 : stencil_blue_2_0_1_reg_6635);

assign stencil_blue_2_1_2_fu_9978_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_2_1_1_reg_6625 : sel_tmp95_fu_9970_p3);

assign stencil_blue_2_2_2_fu_9946_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_blue_2_2_1_reg_6615 : sel_tmp92_fu_9938_p3);

assign stencil_green_0_0_2_fu_9882_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_0_0_1_reg_6785 : sel_tmp85_fu_9874_p3);

assign stencil_green_0_1_2_fu_9858_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_0_1_1_reg_6775 : sel_tmp83_fu_9850_p3);

assign stencil_green_0_2_2_fu_9802_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_0_2_1_reg_6765 : sel_tmp77_fu_9794_p3);

assign stencil_green_1_0_2_fu_9738_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_1_0_1_reg_6755 : sel_tmp70_fu_9730_p3);

assign stencil_green_1_1_2_fu_9722_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_1_1_1_reg_6745 : sel_tmp69_fu_9714_p3);

assign stencil_green_1_2_2_fu_9682_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_1_2_1_reg_6735 : sel_tmp65_fu_9674_p3);

assign stencil_green_2_0_2_fu_9634_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? 8'd0 : stencil_green_2_0_1_reg_6725);

assign stencil_green_2_1_2_fu_9626_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_2_1_1_reg_6715 : sel_tmp60_fu_9618_p3);

assign stencil_green_2_2_2_fu_9594_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_green_2_2_1_reg_6705 : sel_tmp57_fu_9586_p3);

assign stencil_height_idx_1_fu_12960_p2 = (stencil_height_idx_reg_7013 + 8'd1);

assign stencil_red_0_0_2_fu_9530_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_0_0_1_reg_6875 : sel_tmp50_fu_9522_p3);

assign stencil_red_0_1_2_fu_9506_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_0_1_1_reg_6865 : sel_tmp48_fu_9498_p3);

assign stencil_red_0_2_2_fu_9450_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_0_2_1_reg_6855 : sel_tmp42_fu_9442_p3);

assign stencil_red_1_0_2_fu_9386_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_1_0_1_reg_6845 : sel_tmp35_fu_9378_p3);

assign stencil_red_1_1_2_fu_9370_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_1_1_1_reg_6835 : sel_tmp34_fu_9362_p3);

assign stencil_red_1_2_2_fu_9330_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_1_2_1_reg_6825 : sel_tmp30_fu_9322_p3);

assign stencil_red_2_0_2_fu_9282_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? 8'd0 : stencil_red_2_0_1_reg_6815);

assign stencil_red_2_1_2_fu_9274_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_2_1_1_reg_6805 : sel_tmp25_fu_9266_p3);

assign stencil_red_2_2_2_fu_9242_p3 = ((sel_tmp22_fu_9237_p2[0:0] === 1'b1) ? stencil_red_2_2_1_reg_6795 : sel_tmp21_fu_9229_p3);

assign stencil_width_idx_1_fu_12947_p2 = (8'd1 + stencil_width_idx_reg_7025);

assign tmp100_fu_24198_p2 = (grp_reg_Point_s_fu_19261_ap_return_2 + grp_reg_Point_s_fu_19309_ap_return_2);

assign tmp101_fu_19381_p2 = (grp_reg_Point_s_fu_16405_ap_return_2 + grp_reg_Point_s_fu_16457_ap_return_2);

assign tmp102_fu_19387_p2 = (tmp101_fu_19381_p2 + grp_reg_Point_s_fu_16369_ap_return_2);

assign tmp103_fu_24204_p2 = (tmp102_reg_30594 + tmp100_fu_24198_p2);

assign tmp104_fu_24215_p2 = (grp_reg_Point_s_fu_19149_ap_return_1 + grp_reg_Point_s_fu_19117_ap_return_1);

assign tmp105_fu_24221_p2 = (grp_reg_Point_s_fu_19197_ap_return_1 + grp_reg_Point_s_fu_19229_ap_return_1);

assign tmp106_fu_24227_p2 = (tmp105_fu_24221_p2 + tmp104_fu_24215_p2);

assign tmp107_fu_24233_p2 = (grp_reg_Point_s_fu_19261_ap_return_1 + grp_reg_Point_s_fu_19309_ap_return_1);

assign tmp108_fu_19393_p2 = (grp_reg_Point_s_fu_16405_ap_return_1 + grp_reg_Point_s_fu_16457_ap_return_1);

assign tmp109_fu_19399_p2 = (tmp108_fu_19393_p2 + grp_reg_Point_s_fu_16369_ap_return_1);

assign tmp110_fu_24239_p2 = (tmp109_reg_30599 + tmp107_fu_24233_p2);

assign tmp111_fu_24250_p2 = (grp_reg_Point_s_fu_19149_ap_return_0 + grp_reg_Point_s_fu_19117_ap_return_0);

assign tmp112_fu_24256_p2 = (grp_reg_Point_s_fu_19197_ap_return_0 + grp_reg_Point_s_fu_19229_ap_return_0);

assign tmp113_fu_24262_p2 = (tmp112_fu_24256_p2 + tmp111_fu_24250_p2);

assign tmp114_fu_24268_p2 = (grp_reg_Point_s_fu_19261_ap_return_0 + grp_reg_Point_s_fu_19309_ap_return_0);

assign tmp115_fu_19405_p2 = (grp_reg_Point_s_fu_16405_ap_return_0 + grp_reg_Point_s_fu_16457_ap_return_0);

assign tmp116_fu_19411_p2 = (tmp115_fu_19405_p2 + grp_reg_Point_s_fu_16369_ap_return_0);

assign tmp117_fu_24274_p2 = (tmp116_reg_30604 + tmp114_fu_24268_p2);

assign tmp118_fu_24381_p2 = (grp_reg_Point_s_fu_19469_ap_return_3 + grp_reg_Point_s_fu_19437_ap_return_3);

assign tmp119_fu_24387_p2 = (grp_reg_Point_s_fu_19517_ap_return_3 + grp_reg_Point_s_fu_19549_ap_return_3);

assign tmp120_fu_24393_p2 = (tmp119_fu_24387_p2 + tmp118_fu_24381_p2);

assign tmp121_fu_24399_p2 = (grp_reg_Point_s_fu_19581_ap_return_3 + grp_reg_Point_s_fu_19629_ap_return_3);

assign tmp122_fu_19689_p2 = (grp_reg_Point_s_fu_16553_ap_return_3 + grp_reg_Point_s_fu_16605_ap_return_3);

assign tmp123_fu_19695_p2 = (tmp122_fu_19689_p2 + grp_reg_Point_s_fu_16517_ap_return_3);

assign tmp124_fu_24405_p2 = (tmp123_reg_30609 + tmp121_fu_24399_p2);

assign tmp125_fu_24416_p2 = (grp_reg_Point_s_fu_19469_ap_return_2 + grp_reg_Point_s_fu_19437_ap_return_2);

assign tmp126_fu_24422_p2 = (grp_reg_Point_s_fu_19517_ap_return_2 + grp_reg_Point_s_fu_19549_ap_return_2);

assign tmp127_fu_24428_p2 = (tmp126_fu_24422_p2 + tmp125_fu_24416_p2);

assign tmp128_fu_24434_p2 = (grp_reg_Point_s_fu_19581_ap_return_2 + grp_reg_Point_s_fu_19629_ap_return_2);

assign tmp129_fu_19701_p2 = (grp_reg_Point_s_fu_16553_ap_return_2 + grp_reg_Point_s_fu_16605_ap_return_2);

assign tmp130_fu_19707_p2 = (tmp129_fu_19701_p2 + grp_reg_Point_s_fu_16517_ap_return_2);

assign tmp131_fu_24440_p2 = (tmp130_reg_30614 + tmp128_fu_24434_p2);

assign tmp132_fu_24451_p2 = (grp_reg_Point_s_fu_19469_ap_return_1 + grp_reg_Point_s_fu_19437_ap_return_1);

assign tmp133_fu_24457_p2 = (grp_reg_Point_s_fu_19517_ap_return_1 + grp_reg_Point_s_fu_19549_ap_return_1);

assign tmp134_fu_24463_p2 = (tmp133_fu_24457_p2 + tmp132_fu_24451_p2);

assign tmp135_fu_24469_p2 = (grp_reg_Point_s_fu_19581_ap_return_1 + grp_reg_Point_s_fu_19629_ap_return_1);

assign tmp136_fu_19713_p2 = (grp_reg_Point_s_fu_16553_ap_return_1 + grp_reg_Point_s_fu_16605_ap_return_1);

assign tmp137_fu_19719_p2 = (tmp136_fu_19713_p2 + grp_reg_Point_s_fu_16517_ap_return_1);

assign tmp138_fu_24475_p2 = (tmp137_reg_30619 + tmp135_fu_24469_p2);

assign tmp139_fu_24486_p2 = (grp_reg_Point_s_fu_19469_ap_return_0 + grp_reg_Point_s_fu_19437_ap_return_0);

assign tmp140_fu_24492_p2 = (grp_reg_Point_s_fu_19517_ap_return_0 + grp_reg_Point_s_fu_19549_ap_return_0);

assign tmp141_fu_24498_p2 = (tmp140_fu_24492_p2 + tmp139_fu_24486_p2);

assign tmp142_fu_24504_p2 = (grp_reg_Point_s_fu_19581_ap_return_0 + grp_reg_Point_s_fu_19629_ap_return_0);

assign tmp143_fu_19725_p2 = (grp_reg_Point_s_fu_16553_ap_return_0 + grp_reg_Point_s_fu_16605_ap_return_0);

assign tmp144_fu_19731_p2 = (tmp143_fu_19725_p2 + grp_reg_Point_s_fu_16517_ap_return_0);

assign tmp145_fu_24510_p2 = (tmp144_reg_30624 + tmp142_fu_24504_p2);

assign tmp146_fu_24617_p2 = (grp_reg_Point_s_fu_19789_ap_return_3 + grp_reg_Point_s_fu_19757_ap_return_3);

assign tmp147_fu_24623_p2 = (grp_reg_Point_s_fu_19837_ap_return_3 + grp_reg_Point_s_fu_19869_ap_return_3);

assign tmp148_fu_24629_p2 = (tmp147_fu_24623_p2 + tmp146_fu_24617_p2);

assign tmp149_fu_24635_p2 = (grp_reg_Point_s_fu_19901_ap_return_3 + grp_reg_Point_s_fu_19949_ap_return_3);

assign tmp150_fu_20009_p2 = (grp_reg_Point_s_fu_16701_ap_return_3 + grp_reg_Point_s_fu_16753_ap_return_3);

assign tmp151_fu_20015_p2 = (tmp150_fu_20009_p2 + grp_reg_Point_s_fu_16665_ap_return_3);

assign tmp152_fu_24641_p2 = (tmp151_reg_30629 + tmp149_fu_24635_p2);

assign tmp153_fu_24652_p2 = (grp_reg_Point_s_fu_19789_ap_return_2 + grp_reg_Point_s_fu_19757_ap_return_2);

assign tmp154_fu_24658_p2 = (grp_reg_Point_s_fu_19837_ap_return_2 + grp_reg_Point_s_fu_19869_ap_return_2);

assign tmp155_fu_24664_p2 = (tmp154_fu_24658_p2 + tmp153_fu_24652_p2);

assign tmp156_fu_24670_p2 = (grp_reg_Point_s_fu_19901_ap_return_2 + grp_reg_Point_s_fu_19949_ap_return_2);

assign tmp157_fu_20021_p2 = (grp_reg_Point_s_fu_16701_ap_return_2 + grp_reg_Point_s_fu_16753_ap_return_2);

assign tmp158_fu_20027_p2 = (tmp157_fu_20021_p2 + grp_reg_Point_s_fu_16665_ap_return_2);

assign tmp159_fu_24676_p2 = (tmp158_reg_30634 + tmp156_fu_24670_p2);

assign tmp160_fu_24687_p2 = (grp_reg_Point_s_fu_19789_ap_return_1 + grp_reg_Point_s_fu_19757_ap_return_1);

assign tmp161_fu_24693_p2 = (grp_reg_Point_s_fu_19837_ap_return_1 + grp_reg_Point_s_fu_19869_ap_return_1);

assign tmp162_fu_24699_p2 = (tmp161_fu_24693_p2 + tmp160_fu_24687_p2);

assign tmp163_fu_24705_p2 = (grp_reg_Point_s_fu_19901_ap_return_1 + grp_reg_Point_s_fu_19949_ap_return_1);

assign tmp164_fu_20033_p2 = (grp_reg_Point_s_fu_16701_ap_return_1 + grp_reg_Point_s_fu_16753_ap_return_1);

assign tmp165_fu_20039_p2 = (tmp164_fu_20033_p2 + grp_reg_Point_s_fu_16665_ap_return_1);

assign tmp166_fu_24711_p2 = (tmp165_reg_30639 + tmp163_fu_24705_p2);

assign tmp167_fu_24722_p2 = (grp_reg_Point_s_fu_19789_ap_return_0 + grp_reg_Point_s_fu_19757_ap_return_0);

assign tmp168_fu_24728_p2 = (grp_reg_Point_s_fu_19837_ap_return_0 + grp_reg_Point_s_fu_19869_ap_return_0);

assign tmp169_fu_24734_p2 = (tmp168_fu_24728_p2 + tmp167_fu_24722_p2);

assign tmp170_fu_24740_p2 = (grp_reg_Point_s_fu_19901_ap_return_0 + grp_reg_Point_s_fu_19949_ap_return_0);

assign tmp171_fu_20045_p2 = (grp_reg_Point_s_fu_16701_ap_return_0 + grp_reg_Point_s_fu_16753_ap_return_0);

assign tmp172_fu_20051_p2 = (tmp171_fu_20045_p2 + grp_reg_Point_s_fu_16665_ap_return_0);

assign tmp173_fu_24746_p2 = (tmp172_reg_30644 + tmp170_fu_24740_p2);

assign tmp174_fu_24853_p2 = (grp_reg_Point_s_fu_20109_ap_return_3 + grp_reg_Point_s_fu_20077_ap_return_3);

assign tmp175_fu_24859_p2 = (grp_reg_Point_s_fu_20157_ap_return_3 + grp_reg_Point_s_fu_20189_ap_return_3);

assign tmp176_fu_24865_p2 = (tmp175_fu_24859_p2 + tmp174_fu_24853_p2);

assign tmp177_fu_24871_p2 = (grp_reg_Point_s_fu_20221_ap_return_3 + grp_reg_Point_s_fu_20269_ap_return_3);

assign tmp178_fu_20329_p2 = (grp_reg_Point_s_fu_16849_ap_return_3 + grp_reg_Point_s_fu_16901_ap_return_3);

assign tmp179_fu_20335_p2 = (tmp178_fu_20329_p2 + grp_reg_Point_s_fu_16813_ap_return_3);

assign tmp180_fu_24877_p2 = (tmp179_reg_30649 + tmp177_fu_24871_p2);

assign tmp181_fu_24888_p2 = (grp_reg_Point_s_fu_20109_ap_return_2 + grp_reg_Point_s_fu_20077_ap_return_2);

assign tmp182_fu_24894_p2 = (grp_reg_Point_s_fu_20157_ap_return_2 + grp_reg_Point_s_fu_20189_ap_return_2);

assign tmp183_fu_24900_p2 = (tmp182_fu_24894_p2 + tmp181_fu_24888_p2);

assign tmp184_fu_24906_p2 = (grp_reg_Point_s_fu_20221_ap_return_2 + grp_reg_Point_s_fu_20269_ap_return_2);

assign tmp185_fu_20341_p2 = (grp_reg_Point_s_fu_16849_ap_return_2 + grp_reg_Point_s_fu_16901_ap_return_2);

assign tmp186_fu_20347_p2 = (tmp185_fu_20341_p2 + grp_reg_Point_s_fu_16813_ap_return_2);

assign tmp187_fu_24912_p2 = (tmp186_reg_30654 + tmp184_fu_24906_p2);

assign tmp188_fu_24923_p2 = (grp_reg_Point_s_fu_20109_ap_return_1 + grp_reg_Point_s_fu_20077_ap_return_1);

assign tmp189_fu_24929_p2 = (grp_reg_Point_s_fu_20157_ap_return_1 + grp_reg_Point_s_fu_20189_ap_return_1);

assign tmp190_fu_24935_p2 = (tmp189_fu_24929_p2 + tmp188_fu_24923_p2);

assign tmp191_fu_24941_p2 = (grp_reg_Point_s_fu_20221_ap_return_1 + grp_reg_Point_s_fu_20269_ap_return_1);

assign tmp192_fu_20353_p2 = (grp_reg_Point_s_fu_16849_ap_return_1 + grp_reg_Point_s_fu_16901_ap_return_1);

assign tmp193_fu_20359_p2 = (tmp192_fu_20353_p2 + grp_reg_Point_s_fu_16813_ap_return_1);

assign tmp194_fu_24947_p2 = (tmp193_reg_30659 + tmp191_fu_24941_p2);

assign tmp195_fu_24958_p2 = (grp_reg_Point_s_fu_20109_ap_return_0 + grp_reg_Point_s_fu_20077_ap_return_0);

assign tmp196_fu_24964_p2 = (grp_reg_Point_s_fu_20157_ap_return_0 + grp_reg_Point_s_fu_20189_ap_return_0);

assign tmp197_fu_24970_p2 = (tmp196_fu_24964_p2 + tmp195_fu_24958_p2);

assign tmp198_fu_24976_p2 = (grp_reg_Point_s_fu_20221_ap_return_0 + grp_reg_Point_s_fu_20269_ap_return_0);

assign tmp199_fu_20365_p2 = (grp_reg_Point_s_fu_16849_ap_return_0 + grp_reg_Point_s_fu_16901_ap_return_0);

assign tmp1_fu_9121_p2 = (sel_tmp5_fu_9115_p2 & sel_tmp3_fu_9109_p2);

assign tmp200_fu_20371_p2 = (tmp199_fu_20365_p2 + grp_reg_Point_s_fu_16813_ap_return_0);

assign tmp201_fu_24982_p2 = (tmp200_reg_30664 + tmp198_fu_24976_p2);

assign tmp202_fu_25089_p2 = (grp_reg_Point_s_fu_20429_ap_return_3 + grp_reg_Point_s_fu_20397_ap_return_3);

assign tmp203_fu_25095_p2 = (grp_reg_Point_s_fu_20477_ap_return_3 + grp_reg_Point_s_fu_20509_ap_return_3);

assign tmp204_fu_25101_p2 = (tmp203_fu_25095_p2 + tmp202_fu_25089_p2);

assign tmp205_fu_25107_p2 = (grp_reg_Point_s_fu_20541_ap_return_3 + grp_reg_Point_s_fu_20589_ap_return_3);

assign tmp206_fu_20649_p2 = (grp_reg_Point_s_fu_16997_ap_return_3 + grp_reg_Point_s_fu_17049_ap_return_3);

assign tmp207_fu_20655_p2 = (tmp206_fu_20649_p2 + grp_reg_Point_s_fu_16961_ap_return_3);

assign tmp208_fu_25113_p2 = (tmp207_reg_30669 + tmp205_fu_25107_p2);

assign tmp209_fu_25124_p2 = (grp_reg_Point_s_fu_20429_ap_return_2 + grp_reg_Point_s_fu_20397_ap_return_2);

assign tmp210_fu_25130_p2 = (grp_reg_Point_s_fu_20477_ap_return_2 + grp_reg_Point_s_fu_20509_ap_return_2);

assign tmp211_fu_25136_p2 = (tmp210_fu_25130_p2 + tmp209_fu_25124_p2);

assign tmp212_fu_25142_p2 = (grp_reg_Point_s_fu_20541_ap_return_2 + grp_reg_Point_s_fu_20589_ap_return_2);

assign tmp213_fu_20661_p2 = (grp_reg_Point_s_fu_16997_ap_return_2 + grp_reg_Point_s_fu_17049_ap_return_2);

assign tmp214_fu_20667_p2 = (tmp213_fu_20661_p2 + grp_reg_Point_s_fu_16961_ap_return_2);

assign tmp215_fu_25148_p2 = (tmp214_reg_30674 + tmp212_fu_25142_p2);

assign tmp216_fu_25159_p2 = (grp_reg_Point_s_fu_20429_ap_return_1 + grp_reg_Point_s_fu_20397_ap_return_1);

assign tmp217_fu_25165_p2 = (grp_reg_Point_s_fu_20477_ap_return_1 + grp_reg_Point_s_fu_20509_ap_return_1);

assign tmp218_fu_25171_p2 = (tmp217_fu_25165_p2 + tmp216_fu_25159_p2);

assign tmp219_fu_25177_p2 = (grp_reg_Point_s_fu_20541_ap_return_1 + grp_reg_Point_s_fu_20589_ap_return_1);

assign tmp220_fu_20673_p2 = (grp_reg_Point_s_fu_16997_ap_return_1 + grp_reg_Point_s_fu_17049_ap_return_1);

assign tmp221_fu_20679_p2 = (tmp220_fu_20673_p2 + grp_reg_Point_s_fu_16961_ap_return_1);

assign tmp222_fu_25183_p2 = (tmp221_reg_30679 + tmp219_fu_25177_p2);

assign tmp223_fu_25194_p2 = (grp_reg_Point_s_fu_20429_ap_return_0 + grp_reg_Point_s_fu_20397_ap_return_0);

assign tmp224_fu_25200_p2 = (grp_reg_Point_s_fu_20477_ap_return_0 + grp_reg_Point_s_fu_20509_ap_return_0);

assign tmp225_fu_25206_p2 = (tmp224_fu_25200_p2 + tmp223_fu_25194_p2);

assign tmp226_fu_25212_p2 = (grp_reg_Point_s_fu_20541_ap_return_0 + grp_reg_Point_s_fu_20589_ap_return_0);

assign tmp227_fu_20685_p2 = (grp_reg_Point_s_fu_16997_ap_return_0 + grp_reg_Point_s_fu_17049_ap_return_0);

assign tmp228_fu_20691_p2 = (tmp227_fu_20685_p2 + grp_reg_Point_s_fu_16961_ap_return_0);

assign tmp229_fu_25218_p2 = (tmp228_reg_30684 + tmp226_fu_25212_p2);

assign tmp230_fu_25325_p2 = (grp_reg_Point_s_fu_20749_ap_return_3 + grp_reg_Point_s_fu_20717_ap_return_3);

assign tmp231_fu_25331_p2 = (grp_reg_Point_s_fu_20797_ap_return_3 + grp_reg_Point_s_fu_20829_ap_return_3);

assign tmp232_fu_25337_p2 = (tmp231_fu_25331_p2 + tmp230_fu_25325_p2);

assign tmp233_fu_25343_p2 = (grp_reg_Point_s_fu_20861_ap_return_3 + grp_reg_Point_s_fu_20909_ap_return_3);

assign tmp234_fu_20969_p2 = (grp_reg_Point_s_fu_17145_ap_return_3 + grp_reg_Point_s_fu_17197_ap_return_3);

assign tmp235_fu_20975_p2 = (tmp234_fu_20969_p2 + grp_reg_Point_s_fu_17109_ap_return_3);

assign tmp236_fu_25349_p2 = (tmp235_reg_30689 + tmp233_fu_25343_p2);

assign tmp237_fu_25360_p2 = (grp_reg_Point_s_fu_20749_ap_return_2 + grp_reg_Point_s_fu_20717_ap_return_2);

assign tmp238_fu_25366_p2 = (grp_reg_Point_s_fu_20797_ap_return_2 + grp_reg_Point_s_fu_20829_ap_return_2);

assign tmp239_fu_25372_p2 = (tmp238_fu_25366_p2 + tmp237_fu_25360_p2);

assign tmp240_fu_25378_p2 = (grp_reg_Point_s_fu_20861_ap_return_2 + grp_reg_Point_s_fu_20909_ap_return_2);

assign tmp241_fu_20981_p2 = (grp_reg_Point_s_fu_17145_ap_return_2 + grp_reg_Point_s_fu_17197_ap_return_2);

assign tmp242_fu_20987_p2 = (tmp241_fu_20981_p2 + grp_reg_Point_s_fu_17109_ap_return_2);

assign tmp243_fu_25384_p2 = (tmp242_reg_30694 + tmp240_fu_25378_p2);

assign tmp244_fu_25395_p2 = (grp_reg_Point_s_fu_20749_ap_return_1 + grp_reg_Point_s_fu_20717_ap_return_1);

assign tmp245_fu_25401_p2 = (grp_reg_Point_s_fu_20797_ap_return_1 + grp_reg_Point_s_fu_20829_ap_return_1);

assign tmp246_fu_25407_p2 = (tmp245_fu_25401_p2 + tmp244_fu_25395_p2);

assign tmp247_fu_25413_p2 = (grp_reg_Point_s_fu_20861_ap_return_1 + grp_reg_Point_s_fu_20909_ap_return_1);

assign tmp248_fu_20993_p2 = (grp_reg_Point_s_fu_17145_ap_return_1 + grp_reg_Point_s_fu_17197_ap_return_1);

assign tmp249_fu_20999_p2 = (tmp248_fu_20993_p2 + grp_reg_Point_s_fu_17109_ap_return_1);

assign tmp250_fu_25419_p2 = (tmp249_reg_30699 + tmp247_fu_25413_p2);

assign tmp251_fu_25430_p2 = (grp_reg_Point_s_fu_20749_ap_return_0 + grp_reg_Point_s_fu_20717_ap_return_0);

assign tmp252_fu_25436_p2 = (grp_reg_Point_s_fu_20797_ap_return_0 + grp_reg_Point_s_fu_20829_ap_return_0);

assign tmp253_fu_25442_p2 = (tmp252_fu_25436_p2 + tmp251_fu_25430_p2);

assign tmp254_fu_25448_p2 = (grp_reg_Point_s_fu_20861_ap_return_0 + grp_reg_Point_s_fu_20909_ap_return_0);

assign tmp255_fu_21005_p2 = (grp_reg_Point_s_fu_17145_ap_return_0 + grp_reg_Point_s_fu_17197_ap_return_0);

assign tmp256_fu_21011_p2 = (tmp255_fu_21005_p2 + grp_reg_Point_s_fu_17109_ap_return_0);

assign tmp257_fu_25454_p2 = (tmp256_reg_30704 + tmp254_fu_25448_p2);

assign tmp258_fu_25561_p2 = (grp_reg_Point_s_fu_21069_ap_return_3 + grp_reg_Point_s_fu_21037_ap_return_3);

assign tmp259_fu_25567_p2 = (grp_reg_Point_s_fu_21117_ap_return_3 + grp_reg_Point_s_fu_21149_ap_return_3);

assign tmp260_fu_25573_p2 = (tmp259_fu_25567_p2 + tmp258_fu_25561_p2);

assign tmp261_fu_25579_p2 = (grp_reg_Point_s_fu_21181_ap_return_3 + grp_reg_Point_s_fu_21229_ap_return_3);

assign tmp262_fu_21289_p2 = (grp_reg_Point_s_fu_17293_ap_return_3 + grp_reg_Point_s_fu_17345_ap_return_3);

assign tmp263_fu_21295_p2 = (tmp262_fu_21289_p2 + grp_reg_Point_s_fu_17257_ap_return_3);

assign tmp264_fu_25585_p2 = (tmp263_reg_30709 + tmp261_fu_25579_p2);

assign tmp265_fu_25596_p2 = (grp_reg_Point_s_fu_21069_ap_return_2 + grp_reg_Point_s_fu_21037_ap_return_2);

assign tmp266_fu_25602_p2 = (grp_reg_Point_s_fu_21117_ap_return_2 + grp_reg_Point_s_fu_21149_ap_return_2);

assign tmp267_fu_25608_p2 = (tmp266_fu_25602_p2 + tmp265_fu_25596_p2);

assign tmp268_fu_25614_p2 = (grp_reg_Point_s_fu_21181_ap_return_2 + grp_reg_Point_s_fu_21229_ap_return_2);

assign tmp269_fu_21301_p2 = (grp_reg_Point_s_fu_17293_ap_return_2 + grp_reg_Point_s_fu_17345_ap_return_2);

assign tmp270_fu_21307_p2 = (tmp269_fu_21301_p2 + grp_reg_Point_s_fu_17257_ap_return_2);

assign tmp271_fu_25620_p2 = (tmp270_reg_30714 + tmp268_fu_25614_p2);

assign tmp272_fu_25631_p2 = (grp_reg_Point_s_fu_21069_ap_return_1 + grp_reg_Point_s_fu_21037_ap_return_1);

assign tmp273_fu_25637_p2 = (grp_reg_Point_s_fu_21117_ap_return_1 + grp_reg_Point_s_fu_21149_ap_return_1);

assign tmp274_fu_25643_p2 = (tmp273_fu_25637_p2 + tmp272_fu_25631_p2);

assign tmp275_fu_25649_p2 = (grp_reg_Point_s_fu_21181_ap_return_1 + grp_reg_Point_s_fu_21229_ap_return_1);

assign tmp276_fu_21313_p2 = (grp_reg_Point_s_fu_17293_ap_return_1 + grp_reg_Point_s_fu_17345_ap_return_1);

assign tmp277_fu_21319_p2 = (tmp276_fu_21313_p2 + grp_reg_Point_s_fu_17257_ap_return_1);

assign tmp278_fu_25655_p2 = (tmp277_reg_30719 + tmp275_fu_25649_p2);

assign tmp279_fu_25666_p2 = (grp_reg_Point_s_fu_21069_ap_return_0 + grp_reg_Point_s_fu_21037_ap_return_0);

assign tmp280_fu_25672_p2 = (grp_reg_Point_s_fu_21117_ap_return_0 + grp_reg_Point_s_fu_21149_ap_return_0);

assign tmp281_fu_25678_p2 = (tmp280_fu_25672_p2 + tmp279_fu_25666_p2);

assign tmp282_fu_25684_p2 = (grp_reg_Point_s_fu_21181_ap_return_0 + grp_reg_Point_s_fu_21229_ap_return_0);

assign tmp283_fu_21325_p2 = (grp_reg_Point_s_fu_17293_ap_return_0 + grp_reg_Point_s_fu_17345_ap_return_0);

assign tmp284_fu_21331_p2 = (tmp283_fu_21325_p2 + grp_reg_Point_s_fu_17257_ap_return_0);

assign tmp285_fu_25690_p2 = (tmp284_reg_30724 + tmp282_fu_25684_p2);

assign tmp286_fu_25797_p2 = (grp_reg_Point_s_fu_21389_ap_return_3 + grp_reg_Point_s_fu_21357_ap_return_3);

assign tmp287_fu_25803_p2 = (grp_reg_Point_s_fu_21437_ap_return_3 + grp_reg_Point_s_fu_21469_ap_return_3);

assign tmp288_fu_25809_p2 = (tmp287_fu_25803_p2 + tmp286_fu_25797_p2);

assign tmp289_fu_25815_p2 = (grp_reg_Point_s_fu_21501_ap_return_3 + grp_reg_Point_s_fu_21549_ap_return_3);

assign tmp290_fu_21609_p2 = (grp_reg_Point_s_fu_17441_ap_return_3 + grp_reg_Point_s_fu_17493_ap_return_3);

assign tmp291_fu_21615_p2 = (tmp290_fu_21609_p2 + grp_reg_Point_s_fu_17405_ap_return_3);

assign tmp292_fu_25821_p2 = (tmp291_reg_30729 + tmp289_fu_25815_p2);

assign tmp293_fu_25832_p2 = (grp_reg_Point_s_fu_21389_ap_return_2 + grp_reg_Point_s_fu_21357_ap_return_2);

assign tmp294_fu_25838_p2 = (grp_reg_Point_s_fu_21437_ap_return_2 + grp_reg_Point_s_fu_21469_ap_return_2);

assign tmp295_fu_25844_p2 = (tmp294_fu_25838_p2 + tmp293_fu_25832_p2);

assign tmp296_fu_25850_p2 = (grp_reg_Point_s_fu_21501_ap_return_2 + grp_reg_Point_s_fu_21549_ap_return_2);

assign tmp297_fu_21621_p2 = (grp_reg_Point_s_fu_17441_ap_return_2 + grp_reg_Point_s_fu_17493_ap_return_2);

assign tmp298_fu_21627_p2 = (tmp297_fu_21621_p2 + grp_reg_Point_s_fu_17405_ap_return_2);

assign tmp299_fu_25856_p2 = (tmp298_reg_30734 + tmp296_fu_25850_p2);

assign tmp300_fu_25867_p2 = (grp_reg_Point_s_fu_21389_ap_return_1 + grp_reg_Point_s_fu_21357_ap_return_1);

assign tmp301_fu_25873_p2 = (grp_reg_Point_s_fu_21437_ap_return_1 + grp_reg_Point_s_fu_21469_ap_return_1);

assign tmp302_fu_25879_p2 = (tmp301_fu_25873_p2 + tmp300_fu_25867_p2);

assign tmp303_fu_25885_p2 = (grp_reg_Point_s_fu_21501_ap_return_1 + grp_reg_Point_s_fu_21549_ap_return_1);

assign tmp304_fu_21633_p2 = (grp_reg_Point_s_fu_17441_ap_return_1 + grp_reg_Point_s_fu_17493_ap_return_1);

assign tmp305_fu_21639_p2 = (tmp304_fu_21633_p2 + grp_reg_Point_s_fu_17405_ap_return_1);

assign tmp306_fu_25891_p2 = (tmp305_reg_30739 + tmp303_fu_25885_p2);

assign tmp307_fu_25902_p2 = (grp_reg_Point_s_fu_21389_ap_return_0 + grp_reg_Point_s_fu_21357_ap_return_0);

assign tmp308_fu_25908_p2 = (grp_reg_Point_s_fu_21437_ap_return_0 + grp_reg_Point_s_fu_21469_ap_return_0);

assign tmp309_fu_25914_p2 = (tmp308_fu_25908_p2 + tmp307_fu_25902_p2);

assign tmp310_fu_25920_p2 = (grp_reg_Point_s_fu_21501_ap_return_0 + grp_reg_Point_s_fu_21549_ap_return_0);

assign tmp311_fu_21645_p2 = (grp_reg_Point_s_fu_17441_ap_return_0 + grp_reg_Point_s_fu_17493_ap_return_0);

assign tmp312_fu_21651_p2 = (tmp311_fu_21645_p2 + grp_reg_Point_s_fu_17405_ap_return_0);

assign tmp313_fu_25926_p2 = (tmp312_reg_30744 + tmp310_fu_25920_p2);

assign tmp314_fu_26033_p2 = (grp_reg_Point_s_fu_21709_ap_return_3 + grp_reg_Point_s_fu_21677_ap_return_3);

assign tmp315_fu_26039_p2 = (grp_reg_Point_s_fu_21757_ap_return_3 + grp_reg_Point_s_fu_21789_ap_return_3);

assign tmp316_fu_26045_p2 = (tmp315_fu_26039_p2 + tmp314_fu_26033_p2);

assign tmp317_fu_26051_p2 = (grp_reg_Point_s_fu_21821_ap_return_3 + grp_reg_Point_s_fu_21869_ap_return_3);

assign tmp318_fu_21929_p2 = (grp_reg_Point_s_fu_17589_ap_return_3 + grp_reg_Point_s_fu_17641_ap_return_3);

assign tmp319_fu_21935_p2 = (tmp318_fu_21929_p2 + grp_reg_Point_s_fu_17553_ap_return_3);

assign tmp320_fu_26057_p2 = (tmp319_reg_30749 + tmp317_fu_26051_p2);

assign tmp321_fu_26068_p2 = (grp_reg_Point_s_fu_21709_ap_return_2 + grp_reg_Point_s_fu_21677_ap_return_2);

assign tmp322_fu_26074_p2 = (grp_reg_Point_s_fu_21757_ap_return_2 + grp_reg_Point_s_fu_21789_ap_return_2);

assign tmp323_fu_26080_p2 = (tmp322_fu_26074_p2 + tmp321_fu_26068_p2);

assign tmp324_fu_26086_p2 = (grp_reg_Point_s_fu_21821_ap_return_2 + grp_reg_Point_s_fu_21869_ap_return_2);

assign tmp325_fu_21941_p2 = (grp_reg_Point_s_fu_17589_ap_return_2 + grp_reg_Point_s_fu_17641_ap_return_2);

assign tmp326_fu_21947_p2 = (tmp325_fu_21941_p2 + grp_reg_Point_s_fu_17553_ap_return_2);

assign tmp327_fu_26092_p2 = (tmp326_reg_30754 + tmp324_fu_26086_p2);

assign tmp328_fu_26103_p2 = (grp_reg_Point_s_fu_21709_ap_return_1 + grp_reg_Point_s_fu_21677_ap_return_1);

assign tmp329_fu_26109_p2 = (grp_reg_Point_s_fu_21757_ap_return_1 + grp_reg_Point_s_fu_21789_ap_return_1);

assign tmp330_fu_26115_p2 = (tmp329_fu_26109_p2 + tmp328_fu_26103_p2);

assign tmp331_fu_26121_p2 = (grp_reg_Point_s_fu_21821_ap_return_1 + grp_reg_Point_s_fu_21869_ap_return_1);

assign tmp332_fu_21953_p2 = (grp_reg_Point_s_fu_17589_ap_return_1 + grp_reg_Point_s_fu_17641_ap_return_1);

assign tmp333_fu_21959_p2 = (tmp332_fu_21953_p2 + grp_reg_Point_s_fu_17553_ap_return_1);

assign tmp334_fu_26127_p2 = (tmp333_reg_30759 + tmp331_fu_26121_p2);

assign tmp335_fu_26138_p2 = (grp_reg_Point_s_fu_21709_ap_return_0 + grp_reg_Point_s_fu_21677_ap_return_0);

assign tmp336_fu_26144_p2 = (grp_reg_Point_s_fu_21757_ap_return_0 + grp_reg_Point_s_fu_21789_ap_return_0);

assign tmp337_fu_26150_p2 = (tmp336_fu_26144_p2 + tmp335_fu_26138_p2);

assign tmp338_fu_26156_p2 = (grp_reg_Point_s_fu_21821_ap_return_0 + grp_reg_Point_s_fu_21869_ap_return_0);

assign tmp339_fu_21965_p2 = (grp_reg_Point_s_fu_17589_ap_return_0 + grp_reg_Point_s_fu_17641_ap_return_0);

assign tmp33_fu_11319_p2 = (sel_tmp158_fu_11313_p2 & sel_tmp157_fu_11307_p2);

assign tmp340_fu_21971_p2 = (tmp339_fu_21965_p2 + grp_reg_Point_s_fu_17553_ap_return_0);

assign tmp341_fu_26162_p2 = (tmp340_reg_30764 + tmp338_fu_26156_p2);

assign tmp342_fu_26269_p2 = (grp_reg_Point_s_fu_22029_ap_return_3 + grp_reg_Point_s_fu_21997_ap_return_3);

assign tmp343_fu_26275_p2 = (grp_reg_Point_s_fu_22077_ap_return_3 + grp_reg_Point_s_fu_22109_ap_return_3);

assign tmp344_fu_26281_p2 = (tmp343_fu_26275_p2 + tmp342_fu_26269_p2);

assign tmp345_fu_26287_p2 = (grp_reg_Point_s_fu_22141_ap_return_3 + grp_reg_Point_s_fu_22189_ap_return_3);

assign tmp346_fu_22249_p2 = (grp_reg_Point_s_fu_17737_ap_return_3 + grp_reg_Point_s_fu_17789_ap_return_3);

assign tmp347_fu_22255_p2 = (tmp346_fu_22249_p2 + grp_reg_Point_s_fu_17701_ap_return_3);

assign tmp348_fu_26293_p2 = (tmp347_reg_30769 + tmp345_fu_26287_p2);

assign tmp349_fu_26304_p2 = (grp_reg_Point_s_fu_22029_ap_return_2 + grp_reg_Point_s_fu_21997_ap_return_2);

assign tmp34_fu_23673_p2 = (grp_reg_Point_s_fu_18477_ap_return_3 + grp_reg_Point_s_fu_18429_ap_return_3);

assign tmp350_fu_26310_p2 = (grp_reg_Point_s_fu_22077_ap_return_2 + grp_reg_Point_s_fu_22109_ap_return_2);

assign tmp351_fu_26316_p2 = (tmp350_fu_26310_p2 + tmp349_fu_26304_p2);

assign tmp352_fu_26322_p2 = (grp_reg_Point_s_fu_22141_ap_return_2 + grp_reg_Point_s_fu_22189_ap_return_2);

assign tmp353_fu_22261_p2 = (grp_reg_Point_s_fu_17737_ap_return_2 + grp_reg_Point_s_fu_17789_ap_return_2);

assign tmp354_fu_22267_p2 = (tmp353_fu_22261_p2 + grp_reg_Point_s_fu_17701_ap_return_2);

assign tmp355_fu_26328_p2 = (tmp354_reg_30774 + tmp352_fu_26322_p2);

assign tmp356_fu_26339_p2 = (grp_reg_Point_s_fu_22029_ap_return_1 + grp_reg_Point_s_fu_21997_ap_return_1);

assign tmp357_fu_26345_p2 = (grp_reg_Point_s_fu_22077_ap_return_1 + grp_reg_Point_s_fu_22109_ap_return_1);

assign tmp358_fu_26351_p2 = (tmp357_fu_26345_p2 + tmp356_fu_26339_p2);

assign tmp359_fu_26357_p2 = (grp_reg_Point_s_fu_22141_ap_return_1 + grp_reg_Point_s_fu_22189_ap_return_1);

assign tmp35_fu_23679_p2 = (grp_reg_Point_s_fu_18525_ap_return_3 + grp_reg_Point_s_fu_18573_ap_return_3);

assign tmp360_fu_22273_p2 = (grp_reg_Point_s_fu_17737_ap_return_1 + grp_reg_Point_s_fu_17789_ap_return_1);

assign tmp361_fu_22279_p2 = (tmp360_fu_22273_p2 + grp_reg_Point_s_fu_17701_ap_return_1);

assign tmp362_fu_26363_p2 = (tmp361_reg_30779 + tmp359_fu_26357_p2);

assign tmp363_fu_26374_p2 = (grp_reg_Point_s_fu_22029_ap_return_0 + grp_reg_Point_s_fu_21997_ap_return_0);

assign tmp364_fu_26380_p2 = (grp_reg_Point_s_fu_22077_ap_return_0 + grp_reg_Point_s_fu_22109_ap_return_0);

assign tmp365_fu_26386_p2 = (tmp364_fu_26380_p2 + tmp363_fu_26374_p2);

assign tmp366_fu_26392_p2 = (grp_reg_Point_s_fu_22141_ap_return_0 + grp_reg_Point_s_fu_22189_ap_return_0);

assign tmp367_fu_22285_p2 = (grp_reg_Point_s_fu_17737_ap_return_0 + grp_reg_Point_s_fu_17789_ap_return_0);

assign tmp368_fu_22291_p2 = (tmp367_fu_22285_p2 + grp_reg_Point_s_fu_17701_ap_return_0);

assign tmp369_fu_26398_p2 = (tmp368_reg_30784 + tmp366_fu_26392_p2);

assign tmp36_fu_23685_p2 = (tmp35_fu_23679_p2 + tmp34_fu_23673_p2);

assign tmp370_fu_26505_p2 = (grp_reg_Point_s_fu_22349_ap_return_3 + grp_reg_Point_s_fu_22317_ap_return_3);

assign tmp371_fu_26511_p2 = (grp_reg_Point_s_fu_22397_ap_return_3 + grp_reg_Point_s_fu_22429_ap_return_3);

assign tmp372_fu_26517_p2 = (tmp371_fu_26511_p2 + tmp370_fu_26505_p2);

assign tmp373_fu_26523_p2 = (grp_reg_Point_s_fu_22461_ap_return_3 + grp_reg_Point_s_fu_22509_ap_return_3);

assign tmp374_fu_22569_p2 = (grp_reg_Point_s_fu_17885_ap_return_3 + grp_reg_Point_s_fu_17937_ap_return_3);

assign tmp375_fu_22575_p2 = (tmp374_fu_22569_p2 + grp_reg_Point_s_fu_17849_ap_return_3);

assign tmp376_fu_26529_p2 = (tmp375_reg_30789 + tmp373_fu_26523_p2);

assign tmp377_fu_26540_p2 = (grp_reg_Point_s_fu_22349_ap_return_2 + grp_reg_Point_s_fu_22317_ap_return_2);

assign tmp378_fu_26546_p2 = (grp_reg_Point_s_fu_22397_ap_return_2 + grp_reg_Point_s_fu_22429_ap_return_2);

assign tmp379_fu_26552_p2 = (tmp378_fu_26546_p2 + tmp377_fu_26540_p2);

assign tmp37_fu_23691_p2 = (grp_reg_Point_s_fu_18621_ap_return_3 + grp_reg_Point_s_fu_18669_ap_return_3);

assign tmp380_fu_26558_p2 = (grp_reg_Point_s_fu_22461_ap_return_2 + grp_reg_Point_s_fu_22509_ap_return_2);

assign tmp381_fu_22581_p2 = (grp_reg_Point_s_fu_17885_ap_return_2 + grp_reg_Point_s_fu_17937_ap_return_2);

assign tmp382_fu_22587_p2 = (tmp381_fu_22581_p2 + grp_reg_Point_s_fu_17849_ap_return_2);

assign tmp383_fu_26564_p2 = (tmp382_reg_30794 + tmp380_fu_26558_p2);

assign tmp384_fu_26575_p2 = (grp_reg_Point_s_fu_22349_ap_return_1 + grp_reg_Point_s_fu_22317_ap_return_1);

assign tmp385_fu_26581_p2 = (grp_reg_Point_s_fu_22397_ap_return_1 + grp_reg_Point_s_fu_22429_ap_return_1);

assign tmp386_fu_26587_p2 = (tmp385_fu_26581_p2 + tmp384_fu_26575_p2);

assign tmp387_fu_26593_p2 = (grp_reg_Point_s_fu_22461_ap_return_1 + grp_reg_Point_s_fu_22509_ap_return_1);

assign tmp388_fu_22593_p2 = (grp_reg_Point_s_fu_17885_ap_return_1 + grp_reg_Point_s_fu_17937_ap_return_1);

assign tmp389_fu_22599_p2 = (tmp388_fu_22593_p2 + grp_reg_Point_s_fu_17849_ap_return_1);

assign tmp38_fu_18729_p2 = (grp_reg_Point_s_fu_16093_ap_return_3 + grp_reg_Point_s_fu_16161_ap_return_3);

assign tmp390_fu_26599_p2 = (tmp389_reg_30799 + tmp387_fu_26593_p2);

assign tmp391_fu_26610_p2 = (grp_reg_Point_s_fu_22349_ap_return_0 + grp_reg_Point_s_fu_22317_ap_return_0);

assign tmp392_fu_26616_p2 = (grp_reg_Point_s_fu_22397_ap_return_0 + grp_reg_Point_s_fu_22429_ap_return_0);

assign tmp393_fu_26622_p2 = (tmp392_fu_26616_p2 + tmp391_fu_26610_p2);

assign tmp394_fu_26628_p2 = (grp_reg_Point_s_fu_22461_ap_return_0 + grp_reg_Point_s_fu_22509_ap_return_0);

assign tmp395_fu_22605_p2 = (grp_reg_Point_s_fu_17885_ap_return_0 + grp_reg_Point_s_fu_17937_ap_return_0);

assign tmp396_fu_22611_p2 = (tmp395_fu_22605_p2 + grp_reg_Point_s_fu_17849_ap_return_0);

assign tmp397_fu_26634_p2 = (tmp396_reg_30804 + tmp394_fu_26628_p2);

assign tmp398_fu_26741_p2 = (grp_reg_Point_s_fu_22669_ap_return_3 + grp_reg_Point_s_fu_22637_ap_return_3);

assign tmp399_fu_26747_p2 = (grp_reg_Point_s_fu_22717_ap_return_3 + grp_reg_Point_s_fu_22749_ap_return_3);

assign tmp39_fu_18735_p2 = (tmp38_fu_18729_p2 + grp_reg_Point_s_fu_16025_ap_return_3);

assign tmp400_fu_26753_p2 = (tmp399_fu_26747_p2 + tmp398_fu_26741_p2);

assign tmp401_fu_26759_p2 = (grp_reg_Point_s_fu_22781_ap_return_3 + grp_reg_Point_s_fu_22829_ap_return_3);

assign tmp402_fu_22889_p2 = (grp_reg_Point_s_fu_18033_ap_return_3 + grp_reg_Point_s_fu_18085_ap_return_3);

assign tmp403_fu_22895_p2 = (tmp402_fu_22889_p2 + grp_reg_Point_s_fu_17997_ap_return_3);

assign tmp404_fu_26765_p2 = (tmp403_reg_30809 + tmp401_fu_26759_p2);

assign tmp405_fu_26776_p2 = (grp_reg_Point_s_fu_22669_ap_return_2 + grp_reg_Point_s_fu_22637_ap_return_2);

assign tmp406_fu_26782_p2 = (grp_reg_Point_s_fu_22717_ap_return_2 + grp_reg_Point_s_fu_22749_ap_return_2);

assign tmp407_fu_26788_p2 = (tmp406_fu_26782_p2 + tmp405_fu_26776_p2);

assign tmp408_fu_26794_p2 = (grp_reg_Point_s_fu_22781_ap_return_2 + grp_reg_Point_s_fu_22829_ap_return_2);

assign tmp409_fu_22901_p2 = (grp_reg_Point_s_fu_18033_ap_return_2 + grp_reg_Point_s_fu_18085_ap_return_2);

assign tmp40_fu_23697_p2 = (tmp39_reg_30549 + tmp37_fu_23691_p2);

assign tmp410_fu_22907_p2 = (tmp409_fu_22901_p2 + grp_reg_Point_s_fu_17997_ap_return_2);

assign tmp411_fu_26800_p2 = (tmp410_reg_30814 + tmp408_fu_26794_p2);

assign tmp412_fu_26811_p2 = (grp_reg_Point_s_fu_22669_ap_return_1 + grp_reg_Point_s_fu_22637_ap_return_1);

assign tmp413_fu_26817_p2 = (grp_reg_Point_s_fu_22717_ap_return_1 + grp_reg_Point_s_fu_22749_ap_return_1);

assign tmp414_fu_26823_p2 = (tmp413_fu_26817_p2 + tmp412_fu_26811_p2);

assign tmp415_fu_26829_p2 = (grp_reg_Point_s_fu_22781_ap_return_1 + grp_reg_Point_s_fu_22829_ap_return_1);

assign tmp416_fu_22913_p2 = (grp_reg_Point_s_fu_18033_ap_return_1 + grp_reg_Point_s_fu_18085_ap_return_1);

assign tmp417_fu_22919_p2 = (tmp416_fu_22913_p2 + grp_reg_Point_s_fu_17997_ap_return_1);

assign tmp418_fu_26835_p2 = (tmp417_reg_30819 + tmp415_fu_26829_p2);

assign tmp419_fu_26846_p2 = (grp_reg_Point_s_fu_22669_ap_return_0 + grp_reg_Point_s_fu_22637_ap_return_0);

assign tmp41_fu_23708_p2 = (grp_reg_Point_s_fu_18477_ap_return_2 + grp_reg_Point_s_fu_18429_ap_return_2);

assign tmp420_fu_26852_p2 = (grp_reg_Point_s_fu_22717_ap_return_0 + grp_reg_Point_s_fu_22749_ap_return_0);

assign tmp421_fu_26858_p2 = (tmp420_fu_26852_p2 + tmp419_fu_26846_p2);

assign tmp422_fu_26864_p2 = (grp_reg_Point_s_fu_22781_ap_return_0 + grp_reg_Point_s_fu_22829_ap_return_0);

assign tmp423_fu_22925_p2 = (grp_reg_Point_s_fu_18033_ap_return_0 + grp_reg_Point_s_fu_18085_ap_return_0);

assign tmp424_fu_22931_p2 = (tmp423_fu_22925_p2 + grp_reg_Point_s_fu_17997_ap_return_0);

assign tmp425_fu_26870_p2 = (tmp424_reg_30824 + tmp422_fu_26864_p2);

assign tmp426_fu_26977_p2 = (grp_reg_Point_s_fu_22989_ap_return_3 + grp_reg_Point_s_fu_22957_ap_return_3);

assign tmp427_fu_26983_p2 = (grp_reg_Point_s_fu_23037_ap_return_3 + grp_reg_Point_s_fu_23069_ap_return_3);

assign tmp428_fu_26989_p2 = (tmp427_fu_26983_p2 + tmp426_fu_26977_p2);

assign tmp429_fu_26995_p2 = (grp_reg_Point_s_fu_23101_ap_return_3 + grp_reg_Point_s_fu_23149_ap_return_3);

assign tmp42_fu_23714_p2 = (grp_reg_Point_s_fu_18525_ap_return_2 + grp_reg_Point_s_fu_18573_ap_return_2);

assign tmp430_fu_23209_p2 = (grp_reg_Point_s_fu_18181_ap_return_3 + grp_reg_Point_s_fu_18233_ap_return_3);

assign tmp431_fu_23215_p2 = (tmp430_fu_23209_p2 + grp_reg_Point_s_fu_18145_ap_return_3);

assign tmp432_fu_27001_p2 = (tmp431_reg_30829 + tmp429_fu_26995_p2);

assign tmp433_fu_27012_p2 = (grp_reg_Point_s_fu_22989_ap_return_2 + grp_reg_Point_s_fu_22957_ap_return_2);

assign tmp434_fu_27018_p2 = (grp_reg_Point_s_fu_23037_ap_return_2 + grp_reg_Point_s_fu_23069_ap_return_2);

assign tmp435_fu_27024_p2 = (tmp434_fu_27018_p2 + tmp433_fu_27012_p2);

assign tmp436_fu_27030_p2 = (grp_reg_Point_s_fu_23101_ap_return_2 + grp_reg_Point_s_fu_23149_ap_return_2);

assign tmp437_fu_23221_p2 = (grp_reg_Point_s_fu_18181_ap_return_2 + grp_reg_Point_s_fu_18233_ap_return_2);

assign tmp438_fu_23227_p2 = (tmp437_fu_23221_p2 + grp_reg_Point_s_fu_18145_ap_return_2);

assign tmp439_fu_27036_p2 = (tmp438_reg_30834 + tmp436_fu_27030_p2);

assign tmp43_fu_23720_p2 = (tmp42_fu_23714_p2 + tmp41_fu_23708_p2);

assign tmp440_fu_27047_p2 = (grp_reg_Point_s_fu_22989_ap_return_1 + grp_reg_Point_s_fu_22957_ap_return_1);

assign tmp441_fu_27053_p2 = (grp_reg_Point_s_fu_23037_ap_return_1 + grp_reg_Point_s_fu_23069_ap_return_1);

assign tmp442_fu_27059_p2 = (tmp441_fu_27053_p2 + tmp440_fu_27047_p2);

assign tmp443_fu_27065_p2 = (grp_reg_Point_s_fu_23101_ap_return_1 + grp_reg_Point_s_fu_23149_ap_return_1);

assign tmp444_fu_23233_p2 = (grp_reg_Point_s_fu_18181_ap_return_1 + grp_reg_Point_s_fu_18233_ap_return_1);

assign tmp445_fu_23239_p2 = (tmp444_fu_23233_p2 + grp_reg_Point_s_fu_18145_ap_return_1);

assign tmp446_fu_27071_p2 = (tmp445_reg_30839 + tmp443_fu_27065_p2);

assign tmp447_fu_27082_p2 = (grp_reg_Point_s_fu_22989_ap_return_0 + grp_reg_Point_s_fu_22957_ap_return_0);

assign tmp448_fu_27088_p2 = (grp_reg_Point_s_fu_23037_ap_return_0 + grp_reg_Point_s_fu_23069_ap_return_0);

assign tmp449_fu_27094_p2 = (tmp448_fu_27088_p2 + tmp447_fu_27082_p2);

assign tmp44_fu_23726_p2 = (grp_reg_Point_s_fu_18621_ap_return_2 + grp_reg_Point_s_fu_18669_ap_return_2);

assign tmp450_fu_27100_p2 = (grp_reg_Point_s_fu_23101_ap_return_0 + grp_reg_Point_s_fu_23149_ap_return_0);

assign tmp451_fu_23245_p2 = (grp_reg_Point_s_fu_18181_ap_return_0 + grp_reg_Point_s_fu_18233_ap_return_0);

assign tmp452_fu_23251_p2 = (tmp451_fu_23245_p2 + grp_reg_Point_s_fu_18145_ap_return_0);

assign tmp453_fu_27106_p2 = (tmp452_reg_30844 + tmp450_fu_27100_p2);

assign tmp454_fu_27213_p2 = (grp_reg_Point_s_fu_23309_ap_return_3 + grp_reg_Point_s_fu_23277_ap_return_3);

assign tmp455_fu_27219_p2 = (grp_reg_Point_s_fu_23357_ap_return_3 + grp_reg_Point_s_fu_23389_ap_return_3);

assign tmp456_fu_27225_p2 = (tmp455_fu_27219_p2 + tmp454_fu_27213_p2);

assign tmp457_fu_27231_p2 = (grp_reg_Point_s_fu_23421_ap_return_3 + grp_reg_Point_s_fu_23469_ap_return_3);

assign tmp458_fu_23529_p2 = (grp_reg_Point_s_fu_18329_ap_return_3 + grp_reg_Point_s_fu_18381_ap_return_3);

assign tmp459_fu_23535_p2 = (tmp458_fu_23529_p2 + grp_reg_Point_s_fu_18293_ap_return_3);

assign tmp45_fu_18741_p2 = (grp_reg_Point_s_fu_16093_ap_return_2 + grp_reg_Point_s_fu_16161_ap_return_2);

assign tmp460_fu_27237_p2 = (tmp459_reg_30849 + tmp457_fu_27231_p2);

assign tmp461_fu_27248_p2 = (grp_reg_Point_s_fu_23309_ap_return_2 + grp_reg_Point_s_fu_23277_ap_return_2);

assign tmp462_fu_27254_p2 = (grp_reg_Point_s_fu_23357_ap_return_2 + grp_reg_Point_s_fu_23389_ap_return_2);

assign tmp463_fu_27260_p2 = (tmp462_fu_27254_p2 + tmp461_fu_27248_p2);

assign tmp464_fu_27266_p2 = (grp_reg_Point_s_fu_23421_ap_return_2 + grp_reg_Point_s_fu_23469_ap_return_2);

assign tmp465_fu_23541_p2 = (grp_reg_Point_s_fu_18329_ap_return_2 + grp_reg_Point_s_fu_18381_ap_return_2);

assign tmp466_fu_23547_p2 = (tmp465_fu_23541_p2 + grp_reg_Point_s_fu_18293_ap_return_2);

assign tmp467_fu_27272_p2 = (tmp466_reg_30854 + tmp464_fu_27266_p2);

assign tmp468_fu_27283_p2 = (grp_reg_Point_s_fu_23309_ap_return_1 + grp_reg_Point_s_fu_23277_ap_return_1);

assign tmp469_fu_27289_p2 = (grp_reg_Point_s_fu_23357_ap_return_1 + grp_reg_Point_s_fu_23389_ap_return_1);

assign tmp46_fu_18747_p2 = (tmp45_fu_18741_p2 + grp_reg_Point_s_fu_16025_ap_return_2);

assign tmp470_fu_27295_p2 = (tmp469_fu_27289_p2 + tmp468_fu_27283_p2);

assign tmp471_fu_27301_p2 = (grp_reg_Point_s_fu_23421_ap_return_1 + grp_reg_Point_s_fu_23469_ap_return_1);

assign tmp472_fu_23553_p2 = (grp_reg_Point_s_fu_18329_ap_return_1 + grp_reg_Point_s_fu_18381_ap_return_1);

assign tmp473_fu_23559_p2 = (tmp472_fu_23553_p2 + grp_reg_Point_s_fu_18293_ap_return_1);

assign tmp474_fu_27307_p2 = (tmp473_reg_30859 + tmp471_fu_27301_p2);

assign tmp475_fu_27318_p2 = (grp_reg_Point_s_fu_23309_ap_return_0 + grp_reg_Point_s_fu_23277_ap_return_0);

assign tmp476_fu_27324_p2 = (grp_reg_Point_s_fu_23357_ap_return_0 + grp_reg_Point_s_fu_23389_ap_return_0);

assign tmp477_fu_27330_p2 = (tmp476_fu_27324_p2 + tmp475_fu_27318_p2);

assign tmp478_fu_27336_p2 = (grp_reg_Point_s_fu_23421_ap_return_0 + grp_reg_Point_s_fu_23469_ap_return_0);

assign tmp479_fu_23565_p2 = (grp_reg_Point_s_fu_18329_ap_return_0 + grp_reg_Point_s_fu_18381_ap_return_0);

assign tmp47_fu_23732_p2 = (tmp46_reg_30554 + tmp44_fu_23726_p2);

assign tmp480_fu_23571_p2 = (tmp479_fu_23565_p2 + grp_reg_Point_s_fu_18293_ap_return_0);

assign tmp481_fu_27342_p2 = (tmp480_reg_30864 + tmp478_fu_27336_p2);

assign tmp48_fu_23743_p2 = (grp_reg_Point_s_fu_18477_ap_return_1 + grp_reg_Point_s_fu_18429_ap_return_1);

assign tmp49_fu_23749_p2 = (grp_reg_Point_s_fu_18525_ap_return_1 + grp_reg_Point_s_fu_18573_ap_return_1);

assign tmp50_fu_23755_p2 = (tmp49_fu_23749_p2 + tmp48_fu_23743_p2);

assign tmp51_fu_23761_p2 = (grp_reg_Point_s_fu_18621_ap_return_1 + grp_reg_Point_s_fu_18669_ap_return_1);

assign tmp52_fu_18753_p2 = (grp_reg_Point_s_fu_16093_ap_return_1 + grp_reg_Point_s_fu_16161_ap_return_1);

assign tmp53_fu_18759_p2 = (tmp52_fu_18753_p2 + grp_reg_Point_s_fu_16025_ap_return_1);

assign tmp54_fu_23767_p2 = (tmp53_reg_30559 + tmp51_fu_23761_p2);

assign tmp55_fu_23778_p2 = (grp_reg_Point_s_fu_18477_ap_return_0 + grp_reg_Point_s_fu_18429_ap_return_0);

assign tmp56_fu_23784_p2 = (grp_reg_Point_s_fu_18525_ap_return_0 + grp_reg_Point_s_fu_18573_ap_return_0);

assign tmp57_fu_23790_p2 = (tmp56_fu_23784_p2 + tmp55_fu_23778_p2);

assign tmp58_fu_23796_p2 = (grp_reg_Point_s_fu_18621_ap_return_0 + grp_reg_Point_s_fu_18669_ap_return_0);

assign tmp59_fu_18765_p2 = (grp_reg_Point_s_fu_16093_ap_return_0 + grp_reg_Point_s_fu_16161_ap_return_0);

assign tmp60_fu_18771_p2 = (tmp59_fu_18765_p2 + grp_reg_Point_s_fu_16025_ap_return_0);

assign tmp61_fu_23802_p2 = (tmp60_reg_30564 + tmp58_fu_23796_p2);

assign tmp62_fu_23909_p2 = (grp_reg_Point_s_fu_18829_ap_return_3 + grp_reg_Point_s_fu_18797_ap_return_3);

assign tmp63_fu_23915_p2 = (grp_reg_Point_s_fu_18877_ap_return_3 + grp_reg_Point_s_fu_18909_ap_return_3);

assign tmp64_fu_23921_p2 = (tmp63_fu_23915_p2 + tmp62_fu_23909_p2);

assign tmp65_fu_23927_p2 = (grp_reg_Point_s_fu_18941_ap_return_3 + grp_reg_Point_s_fu_18989_ap_return_3);

assign tmp66_fu_19049_p2 = (grp_reg_Point_s_fu_16257_ap_return_3 + grp_reg_Point_s_fu_16309_ap_return_3);

assign tmp67_fu_19055_p2 = (tmp66_fu_19049_p2 + grp_reg_Point_s_fu_16221_ap_return_3);

assign tmp68_fu_23933_p2 = (tmp67_reg_30569 + tmp65_fu_23927_p2);

assign tmp69_fu_23944_p2 = (grp_reg_Point_s_fu_18829_ap_return_2 + grp_reg_Point_s_fu_18797_ap_return_2);

assign tmp70_fu_23950_p2 = (grp_reg_Point_s_fu_18877_ap_return_2 + grp_reg_Point_s_fu_18909_ap_return_2);

assign tmp71_fu_23956_p2 = (tmp70_fu_23950_p2 + tmp69_fu_23944_p2);

assign tmp72_fu_23962_p2 = (grp_reg_Point_s_fu_18941_ap_return_2 + grp_reg_Point_s_fu_18989_ap_return_2);

assign tmp73_fu_19061_p2 = (grp_reg_Point_s_fu_16257_ap_return_2 + grp_reg_Point_s_fu_16309_ap_return_2);

assign tmp74_fu_19067_p2 = (tmp73_fu_19061_p2 + grp_reg_Point_s_fu_16221_ap_return_2);

assign tmp75_fu_23968_p2 = (tmp74_reg_30574 + tmp72_fu_23962_p2);

assign tmp76_fu_23979_p2 = (grp_reg_Point_s_fu_18829_ap_return_1 + grp_reg_Point_s_fu_18797_ap_return_1);

assign tmp77_fu_23985_p2 = (grp_reg_Point_s_fu_18877_ap_return_1 + grp_reg_Point_s_fu_18909_ap_return_1);

assign tmp78_fu_23991_p2 = (tmp77_fu_23985_p2 + tmp76_fu_23979_p2);

assign tmp79_fu_23997_p2 = (grp_reg_Point_s_fu_18941_ap_return_1 + grp_reg_Point_s_fu_18989_ap_return_1);

assign tmp80_fu_19073_p2 = (grp_reg_Point_s_fu_16257_ap_return_1 + grp_reg_Point_s_fu_16309_ap_return_1);

assign tmp81_fu_19079_p2 = (tmp80_fu_19073_p2 + grp_reg_Point_s_fu_16221_ap_return_1);

assign tmp82_fu_24003_p2 = (tmp81_reg_30579 + tmp79_fu_23997_p2);

assign tmp83_fu_24014_p2 = (grp_reg_Point_s_fu_18829_ap_return_0 + grp_reg_Point_s_fu_18797_ap_return_0);

assign tmp84_fu_24020_p2 = (grp_reg_Point_s_fu_18877_ap_return_0 + grp_reg_Point_s_fu_18909_ap_return_0);

assign tmp85_fu_24026_p2 = (tmp84_fu_24020_p2 + tmp83_fu_24014_p2);

assign tmp86_fu_24032_p2 = (grp_reg_Point_s_fu_18941_ap_return_0 + grp_reg_Point_s_fu_18989_ap_return_0);

assign tmp87_fu_19085_p2 = (grp_reg_Point_s_fu_16257_ap_return_0 + grp_reg_Point_s_fu_16309_ap_return_0);

assign tmp88_fu_19091_p2 = (tmp87_fu_19085_p2 + grp_reg_Point_s_fu_16221_ap_return_0);

assign tmp89_fu_24038_p2 = (tmp88_reg_30584 + tmp86_fu_24032_p2);

assign tmp90_fu_24145_p2 = (grp_reg_Point_s_fu_19149_ap_return_3 + grp_reg_Point_s_fu_19117_ap_return_3);

assign tmp91_fu_24151_p2 = (grp_reg_Point_s_fu_19197_ap_return_3 + grp_reg_Point_s_fu_19229_ap_return_3);

assign tmp92_fu_24157_p2 = (tmp91_fu_24151_p2 + tmp90_fu_24145_p2);

assign tmp93_fu_24163_p2 = (grp_reg_Point_s_fu_19261_ap_return_3 + grp_reg_Point_s_fu_19309_ap_return_3);

assign tmp94_fu_19369_p2 = (grp_reg_Point_s_fu_16405_ap_return_3 + grp_reg_Point_s_fu_16457_ap_return_3);

assign tmp95_fu_19375_p2 = (tmp94_fu_19369_p2 + grp_reg_Point_s_fu_16369_ap_return_3);

assign tmp96_fu_24169_p2 = (tmp95_reg_30589 + tmp93_fu_24163_p2);

assign tmp97_fu_24180_p2 = (grp_reg_Point_s_fu_19149_ap_return_2 + grp_reg_Point_s_fu_19117_ap_return_2);

assign tmp98_fu_24186_p2 = (grp_reg_Point_s_fu_19197_ap_return_2 + grp_reg_Point_s_fu_19229_ap_return_2);

assign tmp99_fu_24192_p2 = (tmp98_fu_24186_p2 + tmp97_fu_24180_p2);

assign tmp_10_fu_10618_p2 = (tmp_5_reg_6920 + 4'd1);

assign tmp_11_fu_10624_p1 = tmp_5_reg_6920;

assign tmp_12_fu_10820_p2 = ((tmp_5_reg_6920 == 4'd15) ? 1'b1 : 1'b0);

assign tmp_13_fu_10826_p2 = ((tmp_s_reg_6908 == 4'd15) ? 1'b1 : 1'b0);

assign tmp_14_fu_10832_p2 = ((tmp_8_reg_6896 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_16_fu_10838_p2 = (tmp_15_reg_6931 + 2'd1);

assign tmp_18_fu_10844_p2 = (tmp_17_reg_6943 ^ 1'd1);

assign tmp_1_fu_9067_p2 = (tmp_reg_6513 + 2'd1);

assign tmp_20_fu_10850_p2 = (tmp_19_reg_6955 + 4'd1);

assign tmp_21_fu_10856_p1 = tmp_19_reg_6955;

assign tmp_22_fu_10884_p2 = ((tmp_19_reg_6955 == 4'd15) ? 1'b1 : 1'b0);

assign tmp_23_fu_9198_p2 = (tmp_reg_6513 | tmp_3_reg_6885);

assign tmp_24_fu_10890_p2 = ((tmp_15_reg_6931 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_26_fu_10920_p2 = (tmp_25_reg_6966 + 4'd1);

assign tmp_27_fu_11230_p2 = ((tmp_25_reg_6966 == 4'd15) ? 1'b1 : 1'b0);

assign tmp_28_fu_9204_p2 = ((tmp_23_fu_9198_p2 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_29_fu_14185_p2 = ((reset_cnt_1_fu_14179_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_2_fu_10612_p2 = (tmp_s_reg_6908 + 4'd1);

assign tmp_31_fu_13556_p1 = app_input_read_times_reg_6989;

assign tmp_33_fu_13552_p1 = num_line_reg_7001[7:0];

assign tmp_35_fu_13776_p2 = ((tmp_33_fu_13552_p1 > 8'd2) ? 1'b1 : 1'b0);

assign tmp_36_fu_13782_p1 = num_line_reg_7001[1:0];

assign tmp_37_fu_13786_p2 = (2'd1 + tmp_36_fu_13782_p1);

assign tmp_38_fu_13792_p3 = ((tmp_35_fu_13776_p2[0:0] === 1'b1) ? tmp_37_fu_13786_p2 : tmp_36_fu_13782_p1);

assign tmp_40_fu_13812_p2 = (tmp_36_fu_13782_p1 ^ 2'd2);

assign tmp_41_fu_13818_p3 = ((tmp_77_1_fu_13806_p2[0:0] === 1'b1) ? tmp_40_fu_13812_p2 : tmp_37_fu_13786_p2);

assign tmp_43_fu_13838_p2 = ($signed(2'd3) + $signed(tmp_36_fu_13782_p1));

assign tmp_44_fu_13844_p3 = ((tmp_77_2_fu_13832_p2[0:0] === 1'b1) ? tmp_43_fu_13838_p2 : tmp_40_fu_13812_p2);

assign tmp_47_fu_12954_p2 = ((stencil_width_idx_1_fu_12947_p2 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_48_fu_11395_p2 = ((app_input_read_times_2_fu_11389_p2 == 8'd16) ? 1'b1 : 1'b0);

assign tmp_49_fu_11407_p2 = ((num_line_1_fu_11401_p2 == 64'd3) ? 1'b1 : 1'b0);

assign tmp_4_fu_9103_p2 = (tmp_3_reg_6885 + 2'd1);

assign tmp_50_fu_12967_p2 = ((stencil_height_idx_1_fu_12960_p2 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_52_fu_11355_p2 = (tmp_56_fu_11297_p1 | tmp_53_fu_11293_p1);

assign tmp_53_fu_11293_p1 = ap_phi_mux_stencil_height_idx_phi_fu_7017_p4[1:0];

assign tmp_54_fu_11361_p2 = ((tmp_52_fu_11355_p2 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_56_fu_11297_p1 = ap_phi_mux_stencil_width_idx_phi_fu_7029_p4[1:0];

assign tmp_6_fu_10594_p2 = ((tmp_3_reg_6885 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_77_1_fu_13806_p2 = ((index_1_1_fu_13800_p2 > 8'd2) ? 1'b1 : 1'b0);

assign tmp_77_2_fu_13832_p2 = ((index_1_2_fu_13826_p2 > 8'd2) ? 1'b1 : 1'b0);

assign tmp_7_fu_10600_p2 = ((tmp_reg_6513 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_9_fu_10606_p2 = (tmp_8_reg_6896 + 2'd1);

endmodule //app_stencil
