module top_module (
    input clk,
    input reset,
    output [9:0] q);

    always @(posedge clk)
        begin
            if(reset)
                q <= 10'b0000000000;
            else
                q <= (q == 'd999)? 10'b0000000000: q+1;
        end
endmodule
