// Autogenerated using stratification.
requires "x86-configuration.k"

module VMINSD-XMM-XMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vminsd R1:Xmm, R2:Xmm, R3:Xmm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt(mi(128, 0), concatenateMInt(extractMInt(getParentValue(R2, RSMap), 128, 192),  mincmp_double ( extractMInt(getParentValue(R1, RSMap), 192, 256), extractMInt(getParentValue(R2, RSMap), 192, 256) ) )) )


)

    </regstate>
endmodule

module VMINSD-XMM-XMM-XMM-SEMANTICS
  imports VMINSD-XMM-XMM-XMM
endmodule
/*
TargetInstr:
vminsd %xmm3, %xmm2, %xmm1
RWSet:
maybe read:{ %xmm2 %xmm3 }
must read:{ %xmm2 %xmm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx }

Circuit:
circuit:vminpd %xmm3, %xmm2, %xmm4   #  1     0    4      OPC=vminpd_xmm_xmm_xmm
circuit:vmovdqa %ymm4, %ymm14        #  2     0x4  4      OPC=vmovdqa_ymm_ymm
circuit:vmovsd %xmm14, %xmm2, %xmm1  #  3     0x8  5      OPC=vmovsd_xmm_xmm_xmm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vminsd %xmm3, %xmm2, %xmm1

  maybe read:      { %xmm2 %xmm3 }
  must read:       { %xmm2 %xmm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx }

Circuits:

%ymm1  : (concat <0x0|128> (concat <%ymm2|256>[127:64] (if (== mincmp_double(<%ymm2|256>[63:0], <%ymm3|256>[63:0]) <0x1|1>) then <%ymm2|256>[63:0] else <%ymm3|256>[63:0])))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/