;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB #12, @206
	ADD 270, 1
	SUB -7, <-20
	JMP <121, 100
	MOV -7, <-20
	MOV 12, @10
	SLT 0, @42
	MOV -7, <-20
	SUB @127, 106
	SUB <0, @2
	MOV -7, <-26
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	MOV 12, @10
	MOV -7, <-20
	MOV 12, @10
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-420
	CMP -7, <-420
	ADD 270, 1
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB @127, 106
	SLT 0, @42
	ADD 270, 60
	SUB @127, 106
	JMP 0, 20
	JMZ -7, @-20
	SUB -7, <-20
	MOV -7, <-20
	SUB @127, 106
	MOV 12, @10
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	JMZ @270, 1
	SUB @121, 106
	CMP -7, <-420
	ADD 270, 1
	DJN -1, @-20
