ARM GAS  /tmp/ccd2Z26i.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB150:
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** 
  22:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7/Core/Src/main.c **** 
  25:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../../CM7/Core/Src/main.c **** 
  30:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccd2Z26i.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:../../CM7/Core/Src/main.c **** 
  35:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  36:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  37:../../CM7/Core/Src/main.c **** #endif
  38:../../CM7/Core/Src/main.c **** 
  39:../../CM7/Core/Src/main.c **** #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  42:../../CM7/Core/Src/main.c **** 
  43:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:../../CM7/Core/Src/main.c **** 
  50:../../CM7/Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  51:../../CM7/Core/Src/main.c **** 
  52:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  53:../../CM7/Core/Src/main.c **** 
  54:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:../../CM7/Core/Src/main.c **** 
  56:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  57:../../CM7/Core/Src/main.c **** 
  58:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  60:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  61:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void);
  62:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  63:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:../../CM7/Core/Src/main.c **** 
  65:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  66:../../CM7/Core/Src/main.c **** 
  67:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:../../CM7/Core/Src/main.c **** // Printf redirect to UART
  70:../../CM7/Core/Src/main.c **** PUTCHAR_PROTOTYPE
  71:../../CM7/Core/Src/main.c **** {
  72:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  73:../../CM7/Core/Src/main.c ****   return ch;
  74:../../CM7/Core/Src/main.c **** }
  75:../../CM7/Core/Src/main.c **** 
  76:../../CM7/Core/Src/main.c **** int _write(int fd, char *ch, int len)
  77:../../CM7/Core/Src/main.c **** {
  78:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)ch, len, HAL_MAX_DELAY);
  79:../../CM7/Core/Src/main.c ****   return len;
  80:../../CM7/Core/Src/main.c **** }
  81:../../CM7/Core/Src/main.c **** // -----------------------
  82:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  83:../../CM7/Core/Src/main.c **** 
  84:../../CM7/Core/Src/main.c **** /**
  85:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  86:../../CM7/Core/Src/main.c ****   * @retval int
  87:../../CM7/Core/Src/main.c ****   */
  88:../../CM7/Core/Src/main.c **** int main(void)
  89:../../CM7/Core/Src/main.c **** {
ARM GAS  /tmp/ccd2Z26i.s 			page 3


  90:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  91:../../CM7/Core/Src/main.c **** 
  92:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  93:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  94:../../CM7/Core/Src/main.c ****   int32_t timeout;
  95:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  96:../../CM7/Core/Src/main.c **** 
  97:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  98:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  99:../../CM7/Core/Src/main.c ****   /*timeout = 0xFFFF;
 100:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 101:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 102:../../CM7/Core/Src/main.c ****   {
 103:../../CM7/Core/Src/main.c ****   Error_Handler();
 104:../../CM7/Core/Src/main.c ****   }*/
 105:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 106:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 107:../../CM7/Core/Src/main.c **** 
 108:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 109:../../CM7/Core/Src/main.c ****   HAL_Init();
 110:../../CM7/Core/Src/main.c **** 
 111:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 112:../../CM7/Core/Src/main.c **** 
 113:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 114:../../CM7/Core/Src/main.c **** 
 115:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 116:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 117:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 118:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 119:../../CM7/Core/Src/main.c **** HSEM notification */
 120:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 121:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 122:../../CM7/Core/Src/main.c **** /*Take HSEM */
 123:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 124:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 125:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 126:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 127:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 128:../../CM7/Core/Src/main.c **** /*while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 130:../../CM7/Core/Src/main.c **** {
 131:../../CM7/Core/Src/main.c **** Error_Handler();
 132:../../CM7/Core/Src/main.c **** }*/
 133:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 134:../../CM7/Core/Src/main.c **** 
 135:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 136:../../CM7/Core/Src/main.c **** 
 137:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 138:../../CM7/Core/Src/main.c **** 
 139:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 140:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 141:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 142:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 143:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 144:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin, GPIO_PIN_SET);
 145:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, YELLOW_LED_Pin, GPIO_PIN_RESET);
 146:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
ARM GAS  /tmp/ccd2Z26i.s 			page 4


 147:../../CM7/Core/Src/main.c ****   printf("Initialized...\r\n");
 148:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 149:../../CM7/Core/Src/main.c **** 
 150:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 151:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 152:../../CM7/Core/Src/main.c ****   uint8_t tx[2] = {0x00, 0x00};
 153:../../CM7/Core/Src/main.c ****   while (1)
 154:../../CM7/Core/Src/main.c ****   {
 155:../../CM7/Core/Src/main.c ****     HAL_Delay(1000);
 156:../../CM7/Core/Src/main.c ****     tx[1] += 1;
 157:../../CM7/Core/Src/main.c ****     uint8_t rx[2] = {0x00, 0x00};
 158:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 159:../../CM7/Core/Src/main.c ****     if (HAL_SPI_TransmitReceive(&hspi1, tx, rx, 2, 50000000) != HAL_OK) {
 160:../../CM7/Core/Src/main.c ****       Error_Handler();
 161:../../CM7/Core/Src/main.c ****     }
 162:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 163:../../CM7/Core/Src/main.c ****     printf("Sent: 0x%02x 0x%02x\r\n", tx[0], tx[1]);
 164:../../CM7/Core/Src/main.c ****     printf("Read: 0x%02x 0x%02x\r\n\r\n", rx[0], rx[1]);
 165:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 166:../../CM7/Core/Src/main.c **** 
 167:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 168:../../CM7/Core/Src/main.c ****   }
 169:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 170:../../CM7/Core/Src/main.c **** }
 171:../../CM7/Core/Src/main.c **** 
 172:../../CM7/Core/Src/main.c **** /**
 173:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 174:../../CM7/Core/Src/main.c ****   * @retval None
 175:../../CM7/Core/Src/main.c ****   */
 176:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 177:../../CM7/Core/Src/main.c **** {
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 179:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 180:../../CM7/Core/Src/main.c **** 
 181:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 182:../../CM7/Core/Src/main.c ****   */
 183:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 184:../../CM7/Core/Src/main.c **** 
 185:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 186:../../CM7/Core/Src/main.c ****   */
 187:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 188:../../CM7/Core/Src/main.c **** 
 189:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 190:../../CM7/Core/Src/main.c **** 
 191:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 192:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 193:../../CM7/Core/Src/main.c ****   */
 194:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 195:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 196:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 197:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 198:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 199:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 200:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 201:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 202:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 203:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
ARM GAS  /tmp/ccd2Z26i.s 			page 5


 204:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 205:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 206:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 207:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 208:../../CM7/Core/Src/main.c ****   {
 209:../../CM7/Core/Src/main.c ****     Error_Handler();
 210:../../CM7/Core/Src/main.c ****   }
 211:../../CM7/Core/Src/main.c **** 
 212:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 213:../../CM7/Core/Src/main.c ****   */
 214:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 215:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 216:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 217:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 218:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 219:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 220:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 221:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 222:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 223:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 224:../../CM7/Core/Src/main.c **** 
 225:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 226:../../CM7/Core/Src/main.c ****   {
 227:../../CM7/Core/Src/main.c ****     Error_Handler();
 228:../../CM7/Core/Src/main.c ****   }
 229:../../CM7/Core/Src/main.c **** }
 230:../../CM7/Core/Src/main.c **** 
 231:../../CM7/Core/Src/main.c **** /**
 232:../../CM7/Core/Src/main.c ****   * @brief SPI1 Initialization Function
 233:../../CM7/Core/Src/main.c ****   * @param None
 234:../../CM7/Core/Src/main.c ****   * @retval None
 235:../../CM7/Core/Src/main.c ****   */
 236:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void)
 237:../../CM7/Core/Src/main.c **** {
 238:../../CM7/Core/Src/main.c **** 
 239:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 240:../../CM7/Core/Src/main.c **** 
 241:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 242:../../CM7/Core/Src/main.c **** 
 243:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 244:../../CM7/Core/Src/main.c **** 
 245:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 246:../../CM7/Core/Src/main.c ****   /* SPI1 parameter configuration*/
 247:../../CM7/Core/Src/main.c ****   hspi1.Instance = SPI1;
 248:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 249:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 250:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 251:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 252:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 253:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 254:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 255:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 256:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 257:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 258:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 259:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 260:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
ARM GAS  /tmp/ccd2Z26i.s 			page 6


 261:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 262:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 263:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 264:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 265:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 266:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 267:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 268:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 269:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 270:../../CM7/Core/Src/main.c ****   {
 271:../../CM7/Core/Src/main.c ****     Error_Handler();
 272:../../CM7/Core/Src/main.c ****   }
 273:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 274:../../CM7/Core/Src/main.c **** 
 275:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 276:../../CM7/Core/Src/main.c **** 
 277:../../CM7/Core/Src/main.c **** }
 278:../../CM7/Core/Src/main.c **** 
 279:../../CM7/Core/Src/main.c **** /**
 280:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 281:../../CM7/Core/Src/main.c ****   * @param None
 282:../../CM7/Core/Src/main.c ****   * @retval None
 283:../../CM7/Core/Src/main.c ****   */
 284:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 285:../../CM7/Core/Src/main.c **** {
 286:../../CM7/Core/Src/main.c **** 
 287:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 288:../../CM7/Core/Src/main.c **** 
 289:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 290:../../CM7/Core/Src/main.c **** 
 291:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 292:../../CM7/Core/Src/main.c **** 
 293:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 294:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 295:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 296:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 297:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 298:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 299:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 300:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 301:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 302:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 303:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 304:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 305:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 306:../../CM7/Core/Src/main.c ****   {
 307:../../CM7/Core/Src/main.c ****     Error_Handler();
 308:../../CM7/Core/Src/main.c ****   }
 309:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 310:../../CM7/Core/Src/main.c ****   {
 311:../../CM7/Core/Src/main.c ****     Error_Handler();
 312:../../CM7/Core/Src/main.c ****   }
 313:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 314:../../CM7/Core/Src/main.c ****   {
 315:../../CM7/Core/Src/main.c ****     Error_Handler();
 316:../../CM7/Core/Src/main.c ****   }
 317:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
ARM GAS  /tmp/ccd2Z26i.s 			page 7


 318:../../CM7/Core/Src/main.c ****   {
 319:../../CM7/Core/Src/main.c ****     Error_Handler();
 320:../../CM7/Core/Src/main.c ****   }
 321:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 322:../../CM7/Core/Src/main.c **** 
 323:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 324:../../CM7/Core/Src/main.c **** 
 325:../../CM7/Core/Src/main.c **** }
 326:../../CM7/Core/Src/main.c **** 
 327:../../CM7/Core/Src/main.c **** /**
 328:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 329:../../CM7/Core/Src/main.c ****   * @param None
 330:../../CM7/Core/Src/main.c ****   * @retval None
 331:../../CM7/Core/Src/main.c ****   */
 332:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 333:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 333 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8AB0     		sub	sp, sp, #40
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 64
 334:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 334 3 view .LVU1
  44              		.loc 1 334 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0594     		str	r4, [sp, #20]
  47 000a 0694     		str	r4, [sp, #24]
  48 000c 0794     		str	r4, [sp, #28]
  49 000e 0894     		str	r4, [sp, #32]
  50 0010 0994     		str	r4, [sp, #36]
 335:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 336:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 337:../../CM7/Core/Src/main.c **** 
 338:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 339:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  51              		.loc 1 339 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 339 3 view .LVU4
  54              		.loc 1 339 3 view .LVU5
  55 0012 364B     		ldr	r3, .L3
  56 0014 D3F8E020 		ldr	r2, [r3, #224]
  57 0018 42F00102 		orr	r2, r2, #1
  58 001c C3F8E020 		str	r2, [r3, #224]
  59              		.loc 1 339 3 view .LVU6
  60 0020 D3F8E020 		ldr	r2, [r3, #224]
  61 0024 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccd2Z26i.s 			page 8


  62 0028 0192     		str	r2, [sp, #4]
  63              		.loc 1 339 3 view .LVU7
  64 002a 019A     		ldr	r2, [sp, #4]
  65              	.LBE4:
  66              		.loc 1 339 3 view .LVU8
 340:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  67              		.loc 1 340 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 340 3 view .LVU10
  70              		.loc 1 340 3 view .LVU11
  71 002c D3F8E020 		ldr	r2, [r3, #224]
  72 0030 42F00202 		orr	r2, r2, #2
  73 0034 C3F8E020 		str	r2, [r3, #224]
  74              		.loc 1 340 3 view .LVU12
  75 0038 D3F8E020 		ldr	r2, [r3, #224]
  76 003c 02F00202 		and	r2, r2, #2
  77 0040 0292     		str	r2, [sp, #8]
  78              		.loc 1 340 3 view .LVU13
  79 0042 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 340 3 view .LVU14
 341:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  82              		.loc 1 341 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 341 3 view .LVU16
  85              		.loc 1 341 3 view .LVU17
  86 0044 D3F8E020 		ldr	r2, [r3, #224]
  87 0048 42F00802 		orr	r2, r2, #8
  88 004c C3F8E020 		str	r2, [r3, #224]
  89              		.loc 1 341 3 view .LVU18
  90 0050 D3F8E020 		ldr	r2, [r3, #224]
  91 0054 02F00802 		and	r2, r2, #8
  92 0058 0392     		str	r2, [sp, #12]
  93              		.loc 1 341 3 view .LVU19
  94 005a 039A     		ldr	r2, [sp, #12]
  95              	.LBE6:
  96              		.loc 1 341 3 view .LVU20
 342:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  97              		.loc 1 342 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 342 3 view .LVU22
 100              		.loc 1 342 3 view .LVU23
 101 005c D3F8E020 		ldr	r2, [r3, #224]
 102 0060 42F01002 		orr	r2, r2, #16
 103 0064 C3F8E020 		str	r2, [r3, #224]
 104              		.loc 1 342 3 view .LVU24
 105 0068 D3F8E030 		ldr	r3, [r3, #224]
 106 006c 03F01003 		and	r3, r3, #16
 107 0070 0493     		str	r3, [sp, #16]
 108              		.loc 1 342 3 view .LVU25
 109 0072 049B     		ldr	r3, [sp, #16]
 110              	.LBE7:
 111              		.loc 1 342 3 view .LVU26
 343:../../CM7/Core/Src/main.c **** 
 344:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 345:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 112              		.loc 1 345 3 view .LVU27
ARM GAS  /tmp/ccd2Z26i.s 			page 9


 113 0074 1E4E     		ldr	r6, .L3+4
 114 0076 2246     		mov	r2, r4
 115 0078 0121     		movs	r1, #1
 116 007a 3046     		mov	r0, r6
 117 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 118              	.LVL0:
 346:../../CM7/Core/Src/main.c **** 
 347:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 348:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 119              		.loc 1 348 3 view .LVU28
 120 0080 0122     		movs	r2, #1
 121 0082 4FF48041 		mov	r1, #16384
 122 0086 3046     		mov	r0, r6
 123 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL1:
 349:../../CM7/Core/Src/main.c **** 
 350:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 351:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 125              		.loc 1 351 3 view .LVU29
 126 008c DFF86880 		ldr	r8, .L3+12
 127 0090 0122     		movs	r2, #1
 128 0092 4FF48041 		mov	r1, #16384
 129 0096 4046     		mov	r0, r8
 130 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 131              	.LVL2:
 352:../../CM7/Core/Src/main.c **** 
 353:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 354:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_SET);
 132              		.loc 1 354 3 view .LVU30
 133 009c 154F     		ldr	r7, .L3+8
 134 009e 0122     		movs	r2, #1
 135 00a0 0221     		movs	r1, #2
 136 00a2 3846     		mov	r0, r7
 137 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 138              	.LVL3:
 355:../../CM7/Core/Src/main.c **** 
 356:../../CM7/Core/Src/main.c ****   /*Configure GPIO pins : GREEN_LED_Pin RED_LED_Pin */
 357:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin;
 139              		.loc 1 357 3 view .LVU31
 140              		.loc 1 357 23 is_stmt 0 view .LVU32
 141 00a8 44F20103 		movw	r3, #16385
 142 00ac 0593     		str	r3, [sp, #20]
 358:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 143              		.loc 1 358 3 is_stmt 1 view .LVU33
 144              		.loc 1 358 24 is_stmt 0 view .LVU34
 145 00ae 0125     		movs	r5, #1
 146 00b0 0695     		str	r5, [sp, #24]
 359:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 359 3 is_stmt 1 view .LVU35
 148              		.loc 1 359 24 is_stmt 0 view .LVU36
 149 00b2 0794     		str	r4, [sp, #28]
 360:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 150              		.loc 1 360 3 is_stmt 1 view .LVU37
 151              		.loc 1 360 25 is_stmt 0 view .LVU38
 152 00b4 0894     		str	r4, [sp, #32]
 361:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 153              		.loc 1 361 3 is_stmt 1 view .LVU39
ARM GAS  /tmp/ccd2Z26i.s 			page 10


 154 00b6 05A9     		add	r1, sp, #20
 155 00b8 3046     		mov	r0, r6
 156 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 157              	.LVL4:
 362:../../CM7/Core/Src/main.c **** 
 363:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : SPI1_CS_Pin */
 364:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_CS_Pin;
 158              		.loc 1 364 3 view .LVU40
 159              		.loc 1 364 23 is_stmt 0 view .LVU41
 160 00be 4FF48043 		mov	r3, #16384
 161 00c2 0593     		str	r3, [sp, #20]
 365:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 162              		.loc 1 365 3 is_stmt 1 view .LVU42
 163              		.loc 1 365 24 is_stmt 0 view .LVU43
 164 00c4 0695     		str	r5, [sp, #24]
 366:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 165              		.loc 1 366 3 is_stmt 1 view .LVU44
 166              		.loc 1 366 24 is_stmt 0 view .LVU45
 167 00c6 0794     		str	r4, [sp, #28]
 367:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 168              		.loc 1 367 3 is_stmt 1 view .LVU46
 169              		.loc 1 367 25 is_stmt 0 view .LVU47
 170 00c8 0894     		str	r4, [sp, #32]
 368:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 171              		.loc 1 368 3 is_stmt 1 view .LVU48
 172 00ca 05A9     		add	r1, sp, #20
 173 00cc 4046     		mov	r0, r8
 174 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL5:
 369:../../CM7/Core/Src/main.c **** 
 370:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : YELLOW_LED_Pin */
 371:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = YELLOW_LED_Pin;
 176              		.loc 1 371 3 view .LVU49
 177              		.loc 1 371 23 is_stmt 0 view .LVU50
 178 00d2 0223     		movs	r3, #2
 179 00d4 0593     		str	r3, [sp, #20]
 372:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 180              		.loc 1 372 3 is_stmt 1 view .LVU51
 181              		.loc 1 372 24 is_stmt 0 view .LVU52
 182 00d6 0695     		str	r5, [sp, #24]
 373:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 373 3 is_stmt 1 view .LVU53
 184              		.loc 1 373 24 is_stmt 0 view .LVU54
 185 00d8 0794     		str	r4, [sp, #28]
 374:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 186              		.loc 1 374 3 is_stmt 1 view .LVU55
 187              		.loc 1 374 25 is_stmt 0 view .LVU56
 188 00da 0894     		str	r4, [sp, #32]
 375:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(YELLOW_LED_GPIO_Port, &GPIO_InitStruct);
 189              		.loc 1 375 3 is_stmt 1 view .LVU57
 190 00dc 05A9     		add	r1, sp, #20
 191 00de 3846     		mov	r0, r7
 192 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL6:
 376:../../CM7/Core/Src/main.c **** 
 377:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 378:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
ARM GAS  /tmp/ccd2Z26i.s 			page 11


 379:../../CM7/Core/Src/main.c **** }
 194              		.loc 1 379 1 is_stmt 0 view .LVU58
 195 00e4 0AB0     		add	sp, sp, #40
 196              	.LCFI2:
 197              		.cfi_def_cfa_offset 24
 198              		@ sp needed
 199 00e6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 200              	.L4:
 201 00ea 00BF     		.align	2
 202              	.L3:
 203 00ec 00440258 		.word	1476543488
 204 00f0 00040258 		.word	1476527104
 205 00f4 00100258 		.word	1476530176
 206 00f8 000C0258 		.word	1476529152
 207              		.cfi_endproc
 208              	.LFE150:
 210              		.section	.text.__io_putchar,"ax",%progbits
 211              		.align	1
 212              		.global	__io_putchar
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 217              	__io_putchar:
 218              	.LVL7:
 219              	.LFB144:
  71:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 220              		.loc 1 71 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 8
 223              		@ frame_needed = 0, uses_anonymous_args = 0
  71:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 224              		.loc 1 71 1 is_stmt 0 view .LVU60
 225 0000 00B5     		push	{lr}
 226              	.LCFI3:
 227              		.cfi_def_cfa_offset 4
 228              		.cfi_offset 14, -4
 229 0002 83B0     		sub	sp, sp, #12
 230              	.LCFI4:
 231              		.cfi_def_cfa_offset 16
 232 0004 0190     		str	r0, [sp, #4]
  72:../../CM7/Core/Src/main.c ****   return ch;
 233              		.loc 1 72 3 is_stmt 1 view .LVU61
 234 0006 4FF0FF33 		mov	r3, #-1
 235 000a 0122     		movs	r2, #1
 236 000c 01A9     		add	r1, sp, #4
 237 000e 0348     		ldr	r0, .L7
 238              	.LVL8:
  72:../../CM7/Core/Src/main.c ****   return ch;
 239              		.loc 1 72 3 is_stmt 0 view .LVU62
 240 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 241              	.LVL9:
  73:../../CM7/Core/Src/main.c **** }
 242              		.loc 1 73 3 is_stmt 1 view .LVU63
  74:../../CM7/Core/Src/main.c **** 
 243              		.loc 1 74 1 is_stmt 0 view .LVU64
 244 0014 0198     		ldr	r0, [sp, #4]
 245 0016 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccd2Z26i.s 			page 12


 246              	.LCFI5:
 247              		.cfi_def_cfa_offset 4
 248              		@ sp needed
 249 0018 5DF804FB 		ldr	pc, [sp], #4
 250              	.L8:
 251              		.align	2
 252              	.L7:
 253 001c 00000000 		.word	huart3
 254              		.cfi_endproc
 255              	.LFE144:
 257              		.section	.text._write,"ax",%progbits
 258              		.align	1
 259              		.global	_write
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	_write:
 265              	.LVL10:
 266              	.LFB145:
  77:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)ch, len, HAL_MAX_DELAY);
 267              		.loc 1 77 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
  77:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit(&huart3, (uint8_t *)ch, len, HAL_MAX_DELAY);
 271              		.loc 1 77 1 is_stmt 0 view .LVU66
 272 0000 10B5     		push	{r4, lr}
 273              	.LCFI6:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
 277 0002 1446     		mov	r4, r2
  78:../../CM7/Core/Src/main.c ****   return len;
 278              		.loc 1 78 3 is_stmt 1 view .LVU67
 279 0004 4FF0FF33 		mov	r3, #-1
 280 0008 92B2     		uxth	r2, r2
 281              	.LVL11:
  78:../../CM7/Core/Src/main.c ****   return len;
 282              		.loc 1 78 3 is_stmt 0 view .LVU68
 283 000a 0248     		ldr	r0, .L11
 284              	.LVL12:
  78:../../CM7/Core/Src/main.c ****   return len;
 285              		.loc 1 78 3 view .LVU69
 286 000c FFF7FEFF 		bl	HAL_UART_Transmit
 287              	.LVL13:
  79:../../CM7/Core/Src/main.c **** }
 288              		.loc 1 79 3 is_stmt 1 view .LVU70
  80:../../CM7/Core/Src/main.c **** // -----------------------
 289              		.loc 1 80 1 is_stmt 0 view .LVU71
 290 0010 2046     		mov	r0, r4
 291 0012 10BD     		pop	{r4, pc}
 292              	.LVL14:
 293              	.L12:
  80:../../CM7/Core/Src/main.c **** // -----------------------
 294              		.loc 1 80 1 view .LVU72
 295              		.align	2
 296              	.L11:
ARM GAS  /tmp/ccd2Z26i.s 			page 13


 297 0014 00000000 		.word	huart3
 298              		.cfi_endproc
 299              	.LFE145:
 301              		.section	.text.Error_Handler,"ax",%progbits
 302              		.align	1
 303              		.global	Error_Handler
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 308              	Error_Handler:
 309              	.LFB151:
 380:../../CM7/Core/Src/main.c **** 
 381:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 382:../../CM7/Core/Src/main.c **** 
 383:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 384:../../CM7/Core/Src/main.c **** 
 385:../../CM7/Core/Src/main.c **** /**
 386:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 387:../../CM7/Core/Src/main.c ****   * @retval None
 388:../../CM7/Core/Src/main.c ****   */
 389:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 390:../../CM7/Core/Src/main.c **** {
 310              		.loc 1 390 1 is_stmt 1 view -0
 311              		.cfi_startproc
 312              		@ Volatile: function does not return.
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315 0000 08B5     		push	{r3, lr}
 316              	.LCFI7:
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 3, -8
 319              		.cfi_offset 14, -4
 391:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 392:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, RED_LED_Pin, GPIO_PIN_SET);
 320              		.loc 1 392 3 view .LVU74
 321 0002 0122     		movs	r2, #1
 322 0004 4FF48041 		mov	r1, #16384
 323 0008 0248     		ldr	r0, .L16
 324 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 325              	.LVL15:
 393:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 394:../../CM7/Core/Src/main.c ****   __disable_irq();
 326              		.loc 1 394 3 view .LVU75
 327              	.LBB8:
 328              	.LBI8:
 329              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccd2Z26i.s 			page 14


  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccd2Z26i.s 			page 15


  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
ARM GAS  /tmp/ccd2Z26i.s 			page 16


 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
ARM GAS  /tmp/ccd2Z26i.s 			page 17


 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 330              		.loc 2 207 27 view .LVU76
 331              	.LBB9:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 332              		.loc 2 209 3 view .LVU77
 333              		.syntax unified
 334              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 335 000e 72B6     		cpsid i
 336              	@ 0 "" 2
 337              		.thumb
 338              		.syntax unified
 339              	.L14:
 340              	.LBE9:
 341              	.LBE8:
 395:../../CM7/Core/Src/main.c ****   while (1)
 342              		.loc 1 395 3 view .LVU78
 396:../../CM7/Core/Src/main.c ****   {
 397:../../CM7/Core/Src/main.c ****   }
 343              		.loc 1 397 3 view .LVU79
 395:../../CM7/Core/Src/main.c ****   while (1)
 344              		.loc 1 395 9 view .LVU80
 345 0010 FEE7     		b	.L14
 346              	.L17:
 347 0012 00BF     		.align	2
 348              	.L16:
 349 0014 00040258 		.word	1476527104
 350              		.cfi_endproc
 351              	.LFE151:
 353              		.section	.text.MX_SPI1_Init,"ax",%progbits
 354              		.align	1
 355              		.syntax unified
 356              		.thumb
ARM GAS  /tmp/ccd2Z26i.s 			page 18


 357              		.thumb_func
 359              	MX_SPI1_Init:
 360              	.LFB148:
 237:../../CM7/Core/Src/main.c **** 
 361              		.loc 1 237 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 08B5     		push	{r3, lr}
 366              	.LCFI8:
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 3, -8
 369              		.cfi_offset 14, -4
 247:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 370              		.loc 1 247 3 view .LVU82
 247:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 371              		.loc 1 247 18 is_stmt 0 view .LVU83
 372 0002 1348     		ldr	r0, .L22
 373 0004 134B     		ldr	r3, .L22+4
 374 0006 0360     		str	r3, [r0]
 248:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 375              		.loc 1 248 3 is_stmt 1 view .LVU84
 248:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 376              		.loc 1 248 19 is_stmt 0 view .LVU85
 377 0008 4FF48003 		mov	r3, #4194304
 378 000c 4360     		str	r3, [r0, #4]
 249:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 379              		.loc 1 249 3 is_stmt 1 view .LVU86
 249:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 380              		.loc 1 249 24 is_stmt 0 view .LVU87
 381 000e 0023     		movs	r3, #0
 382 0010 8360     		str	r3, [r0, #8]
 250:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 383              		.loc 1 250 3 is_stmt 1 view .LVU88
 250:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 384              		.loc 1 250 23 is_stmt 0 view .LVU89
 385 0012 0722     		movs	r2, #7
 386 0014 C260     		str	r2, [r0, #12]
 251:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 387              		.loc 1 251 3 is_stmt 1 view .LVU90
 251:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 388              		.loc 1 251 26 is_stmt 0 view .LVU91
 389 0016 0361     		str	r3, [r0, #16]
 252:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 390              		.loc 1 252 3 is_stmt 1 view .LVU92
 252:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 391              		.loc 1 252 23 is_stmt 0 view .LVU93
 392 0018 4361     		str	r3, [r0, #20]
 253:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 393              		.loc 1 253 3 is_stmt 1 view .LVU94
 253:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 394              		.loc 1 253 18 is_stmt 0 view .LVU95
 395 001a 4FF08062 		mov	r2, #67108864
 396 001e 8261     		str	r2, [r0, #24]
 254:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 397              		.loc 1 254 3 is_stmt 1 view .LVU96
 254:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/ccd2Z26i.s 			page 19


 398              		.loc 1 254 32 is_stmt 0 view .LVU97
 399 0020 4FF08042 		mov	r2, #1073741824
 400 0024 C261     		str	r2, [r0, #28]
 255:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 401              		.loc 1 255 3 is_stmt 1 view .LVU98
 255:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 402              		.loc 1 255 23 is_stmt 0 view .LVU99
 403 0026 0362     		str	r3, [r0, #32]
 256:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 404              		.loc 1 256 3 is_stmt 1 view .LVU100
 256:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 405              		.loc 1 256 21 is_stmt 0 view .LVU101
 406 0028 4362     		str	r3, [r0, #36]
 257:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 407              		.loc 1 257 3 is_stmt 1 view .LVU102
 257:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 408              		.loc 1 257 29 is_stmt 0 view .LVU103
 409 002a 8362     		str	r3, [r0, #40]
 258:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 410              		.loc 1 258 3 is_stmt 1 view .LVU104
 258:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 411              		.loc 1 258 28 is_stmt 0 view .LVU105
 412 002c C362     		str	r3, [r0, #44]
 259:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 413              		.loc 1 259 3 is_stmt 1 view .LVU106
 259:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 414              		.loc 1 259 23 is_stmt 0 view .LVU107
 415 002e 4263     		str	r2, [r0, #52]
 260:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 416              		.loc 1 260 3 is_stmt 1 view .LVU108
 260:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 417              		.loc 1 260 26 is_stmt 0 view .LVU109
 418 0030 8363     		str	r3, [r0, #56]
 261:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 419              		.loc 1 261 3 is_stmt 1 view .LVU110
 261:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 420              		.loc 1 261 28 is_stmt 0 view .LVU111
 421 0032 C363     		str	r3, [r0, #60]
 262:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 422              		.loc 1 262 3 is_stmt 1 view .LVU112
 262:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 423              		.loc 1 262 41 is_stmt 0 view .LVU113
 424 0034 0364     		str	r3, [r0, #64]
 263:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 425              		.loc 1 263 3 is_stmt 1 view .LVU114
 263:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 426              		.loc 1 263 41 is_stmt 0 view .LVU115
 427 0036 4364     		str	r3, [r0, #68]
 264:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 428              		.loc 1 264 3 is_stmt 1 view .LVU116
 264:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 429              		.loc 1 264 31 is_stmt 0 view .LVU117
 430 0038 8364     		str	r3, [r0, #72]
 265:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 431              		.loc 1 265 3 is_stmt 1 view .LVU118
 265:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 432              		.loc 1 265 38 is_stmt 0 view .LVU119
ARM GAS  /tmp/ccd2Z26i.s 			page 20


 433 003a C364     		str	r3, [r0, #76]
 266:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 434              		.loc 1 266 3 is_stmt 1 view .LVU120
 266:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 435              		.loc 1 266 37 is_stmt 0 view .LVU121
 436 003c 0365     		str	r3, [r0, #80]
 267:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 437              		.loc 1 267 3 is_stmt 1 view .LVU122
 267:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 438              		.loc 1 267 32 is_stmt 0 view .LVU123
 439 003e 4365     		str	r3, [r0, #84]
 268:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 440              		.loc 1 268 3 is_stmt 1 view .LVU124
 268:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 441              		.loc 1 268 21 is_stmt 0 view .LVU125
 442 0040 8365     		str	r3, [r0, #88]
 269:../../CM7/Core/Src/main.c ****   {
 443              		.loc 1 269 3 is_stmt 1 view .LVU126
 269:../../CM7/Core/Src/main.c ****   {
 444              		.loc 1 269 7 is_stmt 0 view .LVU127
 445 0042 FFF7FEFF 		bl	HAL_SPI_Init
 446              	.LVL16:
 269:../../CM7/Core/Src/main.c ****   {
 447              		.loc 1 269 6 discriminator 1 view .LVU128
 448 0046 00B9     		cbnz	r0, .L21
 277:../../CM7/Core/Src/main.c **** 
 449              		.loc 1 277 1 view .LVU129
 450 0048 08BD     		pop	{r3, pc}
 451              	.L21:
 271:../../CM7/Core/Src/main.c ****   }
 452              		.loc 1 271 5 is_stmt 1 view .LVU130
 453 004a FFF7FEFF 		bl	Error_Handler
 454              	.LVL17:
 455              	.L23:
 456 004e 00BF     		.align	2
 457              	.L22:
 458 0050 00000000 		.word	hspi1
 459 0054 00300140 		.word	1073819648
 460              		.cfi_endproc
 461              	.LFE148:
 463              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 464              		.align	1
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	MX_USART3_UART_Init:
 470              	.LFB149:
 285:../../CM7/Core/Src/main.c **** 
 471              		.loc 1 285 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475 0000 08B5     		push	{r3, lr}
 476              	.LCFI9:
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 3, -8
 479              		.cfi_offset 14, -4
ARM GAS  /tmp/ccd2Z26i.s 			page 21


 294:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 480              		.loc 1 294 3 view .LVU132
 294:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 481              		.loc 1 294 19 is_stmt 0 view .LVU133
 482 0002 1548     		ldr	r0, .L34
 483 0004 154B     		ldr	r3, .L34+4
 484 0006 0360     		str	r3, [r0]
 295:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 485              		.loc 1 295 3 is_stmt 1 view .LVU134
 295:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 486              		.loc 1 295 24 is_stmt 0 view .LVU135
 487 0008 4FF4E133 		mov	r3, #115200
 488 000c 4360     		str	r3, [r0, #4]
 296:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 489              		.loc 1 296 3 is_stmt 1 view .LVU136
 296:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 490              		.loc 1 296 26 is_stmt 0 view .LVU137
 491 000e 0023     		movs	r3, #0
 492 0010 8360     		str	r3, [r0, #8]
 297:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 493              		.loc 1 297 3 is_stmt 1 view .LVU138
 297:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 494              		.loc 1 297 24 is_stmt 0 view .LVU139
 495 0012 C360     		str	r3, [r0, #12]
 298:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 496              		.loc 1 298 3 is_stmt 1 view .LVU140
 298:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 497              		.loc 1 298 22 is_stmt 0 view .LVU141
 498 0014 0361     		str	r3, [r0, #16]
 299:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 499              		.loc 1 299 3 is_stmt 1 view .LVU142
 299:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 500              		.loc 1 299 20 is_stmt 0 view .LVU143
 501 0016 0C22     		movs	r2, #12
 502 0018 4261     		str	r2, [r0, #20]
 300:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 503              		.loc 1 300 3 is_stmt 1 view .LVU144
 300:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 504              		.loc 1 300 25 is_stmt 0 view .LVU145
 505 001a 8361     		str	r3, [r0, #24]
 301:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 506              		.loc 1 301 3 is_stmt 1 view .LVU146
 301:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 507              		.loc 1 301 28 is_stmt 0 view .LVU147
 508 001c C361     		str	r3, [r0, #28]
 302:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 509              		.loc 1 302 3 is_stmt 1 view .LVU148
 302:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 510              		.loc 1 302 30 is_stmt 0 view .LVU149
 511 001e 0362     		str	r3, [r0, #32]
 303:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 512              		.loc 1 303 3 is_stmt 1 view .LVU150
 303:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 513              		.loc 1 303 30 is_stmt 0 view .LVU151
 514 0020 4362     		str	r3, [r0, #36]
 304:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 515              		.loc 1 304 3 is_stmt 1 view .LVU152
ARM GAS  /tmp/ccd2Z26i.s 			page 22


 304:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 516              		.loc 1 304 38 is_stmt 0 view .LVU153
 517 0022 8362     		str	r3, [r0, #40]
 305:../../CM7/Core/Src/main.c ****   {
 518              		.loc 1 305 3 is_stmt 1 view .LVU154
 305:../../CM7/Core/Src/main.c ****   {
 519              		.loc 1 305 7 is_stmt 0 view .LVU155
 520 0024 FFF7FEFF 		bl	HAL_UART_Init
 521              	.LVL18:
 305:../../CM7/Core/Src/main.c ****   {
 522              		.loc 1 305 6 discriminator 1 view .LVU156
 523 0028 70B9     		cbnz	r0, .L30
 309:../../CM7/Core/Src/main.c ****   {
 524              		.loc 1 309 3 is_stmt 1 view .LVU157
 309:../../CM7/Core/Src/main.c ****   {
 525              		.loc 1 309 7 is_stmt 0 view .LVU158
 526 002a 0021     		movs	r1, #0
 527 002c 0A48     		ldr	r0, .L34
 528 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 529              	.LVL19:
 309:../../CM7/Core/Src/main.c ****   {
 530              		.loc 1 309 6 discriminator 1 view .LVU159
 531 0032 58B9     		cbnz	r0, .L31
 313:../../CM7/Core/Src/main.c ****   {
 532              		.loc 1 313 3 is_stmt 1 view .LVU160
 313:../../CM7/Core/Src/main.c ****   {
 533              		.loc 1 313 7 is_stmt 0 view .LVU161
 534 0034 0021     		movs	r1, #0
 535 0036 0848     		ldr	r0, .L34
 536 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 537              	.LVL20:
 313:../../CM7/Core/Src/main.c ****   {
 538              		.loc 1 313 6 discriminator 1 view .LVU162
 539 003c 40B9     		cbnz	r0, .L32
 317:../../CM7/Core/Src/main.c ****   {
 540              		.loc 1 317 3 is_stmt 1 view .LVU163
 317:../../CM7/Core/Src/main.c ****   {
 541              		.loc 1 317 7 is_stmt 0 view .LVU164
 542 003e 0648     		ldr	r0, .L34
 543 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 544              	.LVL21:
 317:../../CM7/Core/Src/main.c ****   {
 545              		.loc 1 317 6 discriminator 1 view .LVU165
 546 0044 30B9     		cbnz	r0, .L33
 325:../../CM7/Core/Src/main.c **** 
 547              		.loc 1 325 1 view .LVU166
 548 0046 08BD     		pop	{r3, pc}
 549              	.L30:
 307:../../CM7/Core/Src/main.c ****   }
 550              		.loc 1 307 5 is_stmt 1 view .LVU167
 551 0048 FFF7FEFF 		bl	Error_Handler
 552              	.LVL22:
 553              	.L31:
 311:../../CM7/Core/Src/main.c ****   }
 554              		.loc 1 311 5 view .LVU168
 555 004c FFF7FEFF 		bl	Error_Handler
 556              	.LVL23:
ARM GAS  /tmp/ccd2Z26i.s 			page 23


 557              	.L32:
 315:../../CM7/Core/Src/main.c ****   }
 558              		.loc 1 315 5 view .LVU169
 559 0050 FFF7FEFF 		bl	Error_Handler
 560              	.LVL24:
 561              	.L33:
 319:../../CM7/Core/Src/main.c ****   }
 562              		.loc 1 319 5 view .LVU170
 563 0054 FFF7FEFF 		bl	Error_Handler
 564              	.LVL25:
 565              	.L35:
 566              		.align	2
 567              	.L34:
 568 0058 00000000 		.word	huart3
 569 005c 00480040 		.word	1073760256
 570              		.cfi_endproc
 571              	.LFE149:
 573              		.section	.text.SystemClock_Config,"ax",%progbits
 574              		.align	1
 575              		.global	SystemClock_Config
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	SystemClock_Config:
 581              	.LFB147:
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 582              		.loc 1 177 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 112
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586 0000 00B5     		push	{lr}
 587              	.LCFI10:
 588              		.cfi_def_cfa_offset 4
 589              		.cfi_offset 14, -4
 590 0002 9DB0     		sub	sp, sp, #116
 591              	.LCFI11:
 592              		.cfi_def_cfa_offset 120
 178:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 593              		.loc 1 178 3 view .LVU172
 178:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 594              		.loc 1 178 22 is_stmt 0 view .LVU173
 595 0004 4C22     		movs	r2, #76
 596 0006 0021     		movs	r1, #0
 597 0008 09A8     		add	r0, sp, #36
 598 000a FFF7FEFF 		bl	memset
 599              	.LVL26:
 179:../../CM7/Core/Src/main.c **** 
 600              		.loc 1 179 3 is_stmt 1 view .LVU174
 179:../../CM7/Core/Src/main.c **** 
 601              		.loc 1 179 22 is_stmt 0 view .LVU175
 602 000e 2022     		movs	r2, #32
 603 0010 0021     		movs	r1, #0
 604 0012 01A8     		add	r0, sp, #4
 605 0014 FFF7FEFF 		bl	memset
 606              	.LVL27:
 183:../../CM7/Core/Src/main.c **** 
 607              		.loc 1 183 3 is_stmt 1 view .LVU176
ARM GAS  /tmp/ccd2Z26i.s 			page 24


 608 0018 0420     		movs	r0, #4
 609 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 610              	.LVL28:
 187:../../CM7/Core/Src/main.c **** 
 611              		.loc 1 187 3 view .LVU177
 612              	.LBB10:
 187:../../CM7/Core/Src/main.c **** 
 613              		.loc 1 187 3 view .LVU178
 614 001e 0023     		movs	r3, #0
 615 0020 0093     		str	r3, [sp]
 187:../../CM7/Core/Src/main.c **** 
 616              		.loc 1 187 3 view .LVU179
 187:../../CM7/Core/Src/main.c **** 
 617              		.loc 1 187 3 discriminator 2 view .LVU180
 618 0022 254B     		ldr	r3, .L43
 619 0024 DA6A     		ldr	r2, [r3, #44]
 620 0026 22F00102 		bic	r2, r2, #1
 621 002a DA62     		str	r2, [r3, #44]
 187:../../CM7/Core/Src/main.c **** 
 622              		.loc 1 187 3 discriminator 2 view .LVU181
 623 002c DB6A     		ldr	r3, [r3, #44]
 624 002e 03F00103 		and	r3, r3, #1
 625 0032 0093     		str	r3, [sp]
 187:../../CM7/Core/Src/main.c **** 
 626              		.loc 1 187 3 discriminator 2 view .LVU182
 627 0034 214A     		ldr	r2, .L43+4
 628 0036 9369     		ldr	r3, [r2, #24]
 629 0038 23F44043 		bic	r3, r3, #49152
 630 003c 43F48043 		orr	r3, r3, #16384
 631 0040 9361     		str	r3, [r2, #24]
 187:../../CM7/Core/Src/main.c **** 
 632              		.loc 1 187 3 discriminator 2 view .LVU183
 633 0042 9369     		ldr	r3, [r2, #24]
 634 0044 03F44043 		and	r3, r3, #49152
 635 0048 0093     		str	r3, [sp]
 187:../../CM7/Core/Src/main.c **** 
 636              		.loc 1 187 3 discriminator 4 view .LVU184
 637 004a 009B     		ldr	r3, [sp]
 638              	.LBE10:
 187:../../CM7/Core/Src/main.c **** 
 639              		.loc 1 187 3 discriminator 4 view .LVU185
 189:../../CM7/Core/Src/main.c **** 
 640              		.loc 1 189 3 view .LVU186
 641              	.L37:
 189:../../CM7/Core/Src/main.c **** 
 642              		.loc 1 189 48 discriminator 1 view .LVU187
 189:../../CM7/Core/Src/main.c **** 
 643              		.loc 1 189 9 discriminator 1 view .LVU188
 189:../../CM7/Core/Src/main.c **** 
 644              		.loc 1 189 10 is_stmt 0 discriminator 1 view .LVU189
 645 004c 1B4B     		ldr	r3, .L43+4
 646 004e 9B69     		ldr	r3, [r3, #24]
 189:../../CM7/Core/Src/main.c **** 
 647              		.loc 1 189 9 discriminator 1 view .LVU190
 648 0050 13F4005F 		tst	r3, #8192
 649 0054 FAD0     		beq	.L37
 194:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
ARM GAS  /tmp/ccd2Z26i.s 			page 25


 650              		.loc 1 194 3 is_stmt 1 view .LVU191
 194:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 651              		.loc 1 194 36 is_stmt 0 view .LVU192
 652 0056 0223     		movs	r3, #2
 653 0058 0993     		str	r3, [sp, #36]
 195:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 654              		.loc 1 195 3 is_stmt 1 view .LVU193
 195:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 655              		.loc 1 195 30 is_stmt 0 view .LVU194
 656 005a 0122     		movs	r2, #1
 657 005c 0C92     		str	r2, [sp, #48]
 196:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 658              		.loc 1 196 3 is_stmt 1 view .LVU195
 196:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 659              		.loc 1 196 41 is_stmt 0 view .LVU196
 660 005e 4022     		movs	r2, #64
 661 0060 0D92     		str	r2, [sp, #52]
 197:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 662              		.loc 1 197 3 is_stmt 1 view .LVU197
 197:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 663              		.loc 1 197 34 is_stmt 0 view .LVU198
 664 0062 1293     		str	r3, [sp, #72]
 198:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 665              		.loc 1 198 3 is_stmt 1 view .LVU199
 198:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 666              		.loc 1 198 35 is_stmt 0 view .LVU200
 667 0064 0022     		movs	r2, #0
 668 0066 1392     		str	r2, [sp, #76]
 199:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 669              		.loc 1 199 3 is_stmt 1 view .LVU201
 199:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 670              		.loc 1 199 30 is_stmt 0 view .LVU202
 671 0068 0422     		movs	r2, #4
 672 006a 1492     		str	r2, [sp, #80]
 200:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 673              		.loc 1 200 3 is_stmt 1 view .LVU203
 200:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 674              		.loc 1 200 30 is_stmt 0 view .LVU204
 675 006c 0922     		movs	r2, #9
 676 006e 1592     		str	r2, [sp, #84]
 201:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 677              		.loc 1 201 3 is_stmt 1 view .LVU205
 201:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 678              		.loc 1 201 30 is_stmt 0 view .LVU206
 679 0070 1693     		str	r3, [sp, #88]
 202:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 680              		.loc 1 202 3 is_stmt 1 view .LVU207
 202:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 681              		.loc 1 202 30 is_stmt 0 view .LVU208
 682 0072 1793     		str	r3, [sp, #92]
 203:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 683              		.loc 1 203 3 is_stmt 1 view .LVU209
 203:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 684              		.loc 1 203 30 is_stmt 0 view .LVU210
 685 0074 1893     		str	r3, [sp, #96]
 204:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 686              		.loc 1 204 3 is_stmt 1 view .LVU211
ARM GAS  /tmp/ccd2Z26i.s 			page 26


 204:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 687              		.loc 1 204 32 is_stmt 0 view .LVU212
 688 0076 0C22     		movs	r2, #12
 689 0078 1992     		str	r2, [sp, #100]
 205:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 690              		.loc 1 205 3 is_stmt 1 view .LVU213
 205:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 691              		.loc 1 205 35 is_stmt 0 view .LVU214
 692 007a 1A93     		str	r3, [sp, #104]
 206:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 693              		.loc 1 206 3 is_stmt 1 view .LVU215
 206:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 694              		.loc 1 206 34 is_stmt 0 view .LVU216
 695 007c 4FF44063 		mov	r3, #3072
 696 0080 1B93     		str	r3, [sp, #108]
 207:../../CM7/Core/Src/main.c ****   {
 697              		.loc 1 207 3 is_stmt 1 view .LVU217
 207:../../CM7/Core/Src/main.c ****   {
 698              		.loc 1 207 7 is_stmt 0 view .LVU218
 699 0082 09A8     		add	r0, sp, #36
 700 0084 FFF7FEFF 		bl	HAL_RCC_OscConfig
 701              	.LVL29:
 207:../../CM7/Core/Src/main.c ****   {
 702              		.loc 1 207 6 discriminator 1 view .LVU219
 703 0088 90B9     		cbnz	r0, .L41
 214:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 704              		.loc 1 214 3 is_stmt 1 view .LVU220
 214:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 705              		.loc 1 214 31 is_stmt 0 view .LVU221
 706 008a 3F23     		movs	r3, #63
 707 008c 0193     		str	r3, [sp, #4]
 217:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 708              		.loc 1 217 3 is_stmt 1 view .LVU222
 217:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 709              		.loc 1 217 34 is_stmt 0 view .LVU223
 710 008e 0023     		movs	r3, #0
 711 0090 0293     		str	r3, [sp, #8]
 218:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 712              		.loc 1 218 3 is_stmt 1 view .LVU224
 218:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 713              		.loc 1 218 35 is_stmt 0 view .LVU225
 714 0092 0393     		str	r3, [sp, #12]
 219:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 715              		.loc 1 219 3 is_stmt 1 view .LVU226
 219:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 716              		.loc 1 219 35 is_stmt 0 view .LVU227
 717 0094 0493     		str	r3, [sp, #16]
 220:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 718              		.loc 1 220 3 is_stmt 1 view .LVU228
 220:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 719              		.loc 1 220 36 is_stmt 0 view .LVU229
 720 0096 0593     		str	r3, [sp, #20]
 221:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 721              		.loc 1 221 3 is_stmt 1 view .LVU230
 221:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 722              		.loc 1 221 36 is_stmt 0 view .LVU231
 723 0098 4022     		movs	r2, #64
ARM GAS  /tmp/ccd2Z26i.s 			page 27


 724 009a 0692     		str	r2, [sp, #24]
 222:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 725              		.loc 1 222 3 is_stmt 1 view .LVU232
 222:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 726              		.loc 1 222 36 is_stmt 0 view .LVU233
 727 009c 0793     		str	r3, [sp, #28]
 223:../../CM7/Core/Src/main.c **** 
 728              		.loc 1 223 3 is_stmt 1 view .LVU234
 223:../../CM7/Core/Src/main.c **** 
 729              		.loc 1 223 36 is_stmt 0 view .LVU235
 730 009e 0893     		str	r3, [sp, #32]
 225:../../CM7/Core/Src/main.c ****   {
 731              		.loc 1 225 3 is_stmt 1 view .LVU236
 225:../../CM7/Core/Src/main.c ****   {
 732              		.loc 1 225 7 is_stmt 0 view .LVU237
 733 00a0 0121     		movs	r1, #1
 734 00a2 01A8     		add	r0, sp, #4
 735 00a4 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 736              	.LVL30:
 225:../../CM7/Core/Src/main.c ****   {
 737              		.loc 1 225 6 discriminator 1 view .LVU238
 738 00a8 20B9     		cbnz	r0, .L42
 229:../../CM7/Core/Src/main.c **** 
 739              		.loc 1 229 1 view .LVU239
 740 00aa 1DB0     		add	sp, sp, #116
 741              	.LCFI12:
 742              		.cfi_remember_state
 743              		.cfi_def_cfa_offset 4
 744              		@ sp needed
 745 00ac 5DF804FB 		ldr	pc, [sp], #4
 746              	.L41:
 747              	.LCFI13:
 748              		.cfi_restore_state
 209:../../CM7/Core/Src/main.c ****   }
 749              		.loc 1 209 5 is_stmt 1 view .LVU240
 750 00b0 FFF7FEFF 		bl	Error_Handler
 751              	.LVL31:
 752              	.L42:
 227:../../CM7/Core/Src/main.c ****   }
 753              		.loc 1 227 5 view .LVU241
 754 00b4 FFF7FEFF 		bl	Error_Handler
 755              	.LVL32:
 756              	.L44:
 757              		.align	2
 758              	.L43:
 759 00b8 00040058 		.word	1476396032
 760 00bc 00480258 		.word	1476544512
 761              		.cfi_endproc
 762              	.LFE147:
 764              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 765              		.align	2
 766              	.LC0:
 767 0000 496E6974 		.ascii	"Initialized...\015\000"
 767      69616C69 
 767      7A65642E 
 767      2E2E0D00 
 768              		.align	2
ARM GAS  /tmp/ccd2Z26i.s 			page 28


 769              	.LC1:
 770 0010 53656E74 		.ascii	"Sent: 0x%02x 0x%02x\015\012\000"
 770      3A203078 
 770      25303278 
 770      20307825 
 770      3032780D 
 771 0026 0000     		.align	2
 772              	.LC2:
 773 0028 52656164 		.ascii	"Read: 0x%02x 0x%02x\015\012\015\012\000"
 773      3A203078 
 773      25303278 
 773      20307825 
 773      3032780D 
 774              		.section	.text.main,"ax",%progbits
 775              		.align	1
 776              		.global	main
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 781              	main:
 782              	.LFB146:
  89:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 783              		.loc 1 89 1 view -0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 16
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787 0000 00B5     		push	{lr}
 788              	.LCFI14:
 789              		.cfi_def_cfa_offset 4
 790              		.cfi_offset 14, -4
 791 0002 87B0     		sub	sp, sp, #28
 792              	.LCFI15:
 793              		.cfi_def_cfa_offset 32
  94:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 794              		.loc 1 94 3 view .LVU243
 109:../../CM7/Core/Src/main.c **** 
 795              		.loc 1 109 3 view .LVU244
 796 0004 FFF7FEFF 		bl	HAL_Init
 797              	.LVL33:
 116:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 798              		.loc 1 116 3 view .LVU245
 799 0008 FFF7FEFF 		bl	SystemClock_Config
 800              	.LVL34:
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 801              		.loc 1 121 1 view .LVU246
 802              	.LBB11:
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 803              		.loc 1 121 1 view .LVU247
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 804              		.loc 1 121 1 view .LVU248
 805 000c 304B     		ldr	r3, .L49
 806 000e D3F8E020 		ldr	r2, [r3, #224]
 807 0012 42F00072 		orr	r2, r2, #33554432
 808 0016 C3F8E020 		str	r2, [r3, #224]
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 809              		.loc 1 121 1 view .LVU249
 810 001a D3F8E030 		ldr	r3, [r3, #224]
ARM GAS  /tmp/ccd2Z26i.s 			page 29


 811 001e 03F00073 		and	r3, r3, #33554432
 812 0022 0493     		str	r3, [sp, #16]
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 813              		.loc 1 121 1 view .LVU250
 814 0024 049B     		ldr	r3, [sp, #16]
 815              	.LBE11:
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 816              		.loc 1 121 1 view .LVU251
 123:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 817              		.loc 1 123 1 view .LVU252
 818 0026 0020     		movs	r0, #0
 819 0028 FFF7FEFF 		bl	HAL_HSEM_FastTake
 820              	.LVL35:
 125:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 821              		.loc 1 125 1 view .LVU253
 822 002c 0021     		movs	r1, #0
 823 002e 0846     		mov	r0, r1
 824 0030 FFF7FEFF 		bl	HAL_HSEM_Release
 825              	.LVL36:
 127:../../CM7/Core/Src/main.c **** /*while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 826              		.loc 1 127 1 view .LVU254
 140:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 827              		.loc 1 140 3 view .LVU255
 828 0034 FFF7FEFF 		bl	MX_GPIO_Init
 829              	.LVL37:
 141:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 830              		.loc 1 141 3 view .LVU256
 831 0038 FFF7FEFF 		bl	MX_SPI1_Init
 832              	.LVL38:
 142:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 833              		.loc 1 142 3 view .LVU257
 834 003c FFF7FEFF 		bl	MX_USART3_UART_Init
 835              	.LVL39:
 144:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, YELLOW_LED_Pin, GPIO_PIN_RESET);
 836              		.loc 1 144 3 view .LVU258
 837 0040 0122     		movs	r2, #1
 838 0042 1146     		mov	r1, r2
 839 0044 2348     		ldr	r0, .L49+4
 840 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 841              	.LVL40:
 145:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 842              		.loc 1 145 3 view .LVU259
 843 004a 0022     		movs	r2, #0
 844 004c 0221     		movs	r1, #2
 845 004e 2248     		ldr	r0, .L49+8
 846 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 847              	.LVL41:
 146:../../CM7/Core/Src/main.c ****   printf("Initialized...\r\n");
 848              		.loc 1 146 3 view .LVU260
 849 0054 0122     		movs	r2, #1
 850 0056 4FF48041 		mov	r1, #16384
 851 005a 2048     		ldr	r0, .L49+12
 852 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 853              	.LVL42:
 147:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 854              		.loc 1 147 3 view .LVU261
 855 0060 1F48     		ldr	r0, .L49+16
ARM GAS  /tmp/ccd2Z26i.s 			page 30


 856 0062 FFF7FEFF 		bl	puts
 857              	.LVL43:
 152:../../CM7/Core/Src/main.c ****   while (1)
 858              		.loc 1 152 3 view .LVU262
 152:../../CM7/Core/Src/main.c ****   while (1)
 859              		.loc 1 152 11 is_stmt 0 view .LVU263
 860 0066 0023     		movs	r3, #0
 861 0068 ADF81430 		strh	r3, [sp, #20]	@ movhi
 862 006c 13E0     		b	.L47
 863              	.L46:
 864              	.LBB12:
 162:../../CM7/Core/Src/main.c ****     printf("Sent: 0x%02x 0x%02x\r\n", tx[0], tx[1]);
 865              		.loc 1 162 5 is_stmt 1 view .LVU264
 866 006e 0122     		movs	r2, #1
 867 0070 4FF48041 		mov	r1, #16384
 868 0074 1948     		ldr	r0, .L49+12
 869 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 870              	.LVL44:
 163:../../CM7/Core/Src/main.c ****     printf("Read: 0x%02x 0x%02x\r\n\r\n", rx[0], rx[1]);
 871              		.loc 1 163 5 view .LVU265
 872 007a 9DF81520 		ldrb	r2, [sp, #21]	@ zero_extendqisi2
 873 007e 9DF81410 		ldrb	r1, [sp, #20]	@ zero_extendqisi2
 874 0082 1848     		ldr	r0, .L49+20
 875 0084 FFF7FEFF 		bl	printf
 876              	.LVL45:
 164:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 877              		.loc 1 164 5 view .LVU266
 878 0088 9DF80D20 		ldrb	r2, [sp, #13]	@ zero_extendqisi2
 879 008c 9DF80C10 		ldrb	r1, [sp, #12]	@ zero_extendqisi2
 880 0090 1548     		ldr	r0, .L49+24
 881 0092 FFF7FEFF 		bl	printf
 882              	.LVL46:
 883              	.LBE12:
 153:../../CM7/Core/Src/main.c ****   {
 884              		.loc 1 153 9 view .LVU267
 885              	.L47:
 153:../../CM7/Core/Src/main.c ****   {
 886              		.loc 1 153 3 view .LVU268
 887              	.LBB13:
 155:../../CM7/Core/Src/main.c ****     tx[1] += 1;
 888              		.loc 1 155 5 view .LVU269
 889 0096 4FF47A70 		mov	r0, #1000
 890 009a FFF7FEFF 		bl	HAL_Delay
 891              	.LVL47:
 156:../../CM7/Core/Src/main.c ****     uint8_t rx[2] = {0x00, 0x00};
 892              		.loc 1 156 5 view .LVU270
 156:../../CM7/Core/Src/main.c ****     uint8_t rx[2] = {0x00, 0x00};
 893              		.loc 1 156 7 is_stmt 0 view .LVU271
 894 009e 9DF81530 		ldrb	r3, [sp, #21]	@ zero_extendqisi2
 156:../../CM7/Core/Src/main.c ****     uint8_t rx[2] = {0x00, 0x00};
 895              		.loc 1 156 11 view .LVU272
 896 00a2 0133     		adds	r3, r3, #1
 897 00a4 8DF81530 		strb	r3, [sp, #21]
 157:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 898              		.loc 1 157 5 is_stmt 1 view .LVU273
 157:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 899              		.loc 1 157 13 is_stmt 0 view .LVU274
ARM GAS  /tmp/ccd2Z26i.s 			page 31


 900 00a8 0022     		movs	r2, #0
 901 00aa ADF80C20 		strh	r2, [sp, #12]	@ movhi
 158:../../CM7/Core/Src/main.c ****     if (HAL_SPI_TransmitReceive(&hspi1, tx, rx, 2, 50000000) != HAL_OK) {
 902              		.loc 1 158 5 is_stmt 1 view .LVU275
 903 00ae 4FF48041 		mov	r1, #16384
 904 00b2 0A48     		ldr	r0, .L49+12
 905 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 906              	.LVL48:
 159:../../CM7/Core/Src/main.c ****       Error_Handler();
 907              		.loc 1 159 5 view .LVU276
 159:../../CM7/Core/Src/main.c ****       Error_Handler();
 908              		.loc 1 159 9 is_stmt 0 view .LVU277
 909 00b8 0C4B     		ldr	r3, .L49+28
 910 00ba 0093     		str	r3, [sp]
 911 00bc 0223     		movs	r3, #2
 912 00be 03AA     		add	r2, sp, #12
 913 00c0 05A9     		add	r1, sp, #20
 914 00c2 0B48     		ldr	r0, .L49+32
 915 00c4 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 916              	.LVL49:
 159:../../CM7/Core/Src/main.c ****       Error_Handler();
 917              		.loc 1 159 8 discriminator 1 view .LVU278
 918 00c8 0028     		cmp	r0, #0
 919 00ca D0D0     		beq	.L46
 160:../../CM7/Core/Src/main.c ****     }
 920              		.loc 1 160 7 is_stmt 1 view .LVU279
 921 00cc FFF7FEFF 		bl	Error_Handler
 922              	.LVL50:
 923              	.L50:
 924              		.align	2
 925              	.L49:
 926 00d0 00440258 		.word	1476543488
 927 00d4 00040258 		.word	1476527104
 928 00d8 00100258 		.word	1476530176
 929 00dc 000C0258 		.word	1476529152
 930 00e0 00000000 		.word	.LC0
 931 00e4 10000000 		.word	.LC1
 932 00e8 28000000 		.word	.LC2
 933 00ec 80F0FA02 		.word	50000000
 934 00f0 00000000 		.word	hspi1
 935              	.LBE13:
 936              		.cfi_endproc
 937              	.LFE146:
 939              		.global	huart3
 940              		.section	.bss.huart3,"aw",%nobits
 941              		.align	2
 944              	huart3:
 945 0000 00000000 		.space	148
 945      00000000 
 945      00000000 
 945      00000000 
 945      00000000 
 946              		.global	hspi1
 947              		.section	.bss.hspi1,"aw",%nobits
 948              		.align	2
 951              	hspi1:
 952 0000 00000000 		.space	136
ARM GAS  /tmp/ccd2Z26i.s 			page 32


 952      00000000 
 952      00000000 
 952      00000000 
 952      00000000 
 953              		.text
 954              	.Letext0:
 955              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 956              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 957              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 958              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 959              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 960              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 961              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 962              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 963              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 964              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 965              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 966              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 967              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 968              		.file 16 "<built-in>"
ARM GAS  /tmp/ccd2Z26i.s 			page 33


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccd2Z26i.s:20     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccd2Z26i.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccd2Z26i.s:203    .text.MX_GPIO_Init:000000ec $d
     /tmp/ccd2Z26i.s:211    .text.__io_putchar:00000000 $t
     /tmp/ccd2Z26i.s:217    .text.__io_putchar:00000000 __io_putchar
     /tmp/ccd2Z26i.s:253    .text.__io_putchar:0000001c $d
     /tmp/ccd2Z26i.s:944    .bss.huart3:00000000 huart3
     /tmp/ccd2Z26i.s:258    .text._write:00000000 $t
     /tmp/ccd2Z26i.s:264    .text._write:00000000 _write
     /tmp/ccd2Z26i.s:297    .text._write:00000014 $d
     /tmp/ccd2Z26i.s:302    .text.Error_Handler:00000000 $t
     /tmp/ccd2Z26i.s:308    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccd2Z26i.s:349    .text.Error_Handler:00000014 $d
     /tmp/ccd2Z26i.s:354    .text.MX_SPI1_Init:00000000 $t
     /tmp/ccd2Z26i.s:359    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccd2Z26i.s:458    .text.MX_SPI1_Init:00000050 $d
     /tmp/ccd2Z26i.s:951    .bss.hspi1:00000000 hspi1
     /tmp/ccd2Z26i.s:464    .text.MX_USART3_UART_Init:00000000 $t
     /tmp/ccd2Z26i.s:469    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
     /tmp/ccd2Z26i.s:568    .text.MX_USART3_UART_Init:00000058 $d
     /tmp/ccd2Z26i.s:574    .text.SystemClock_Config:00000000 $t
     /tmp/ccd2Z26i.s:580    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccd2Z26i.s:759    .text.SystemClock_Config:000000b8 $d
     /tmp/ccd2Z26i.s:765    .rodata.main.str1.4:00000000 $d
     /tmp/ccd2Z26i.s:775    .text.main:00000000 $t
     /tmp/ccd2Z26i.s:781    .text.main:00000000 main
     /tmp/ccd2Z26i.s:926    .text.main:000000d0 $d
     /tmp/ccd2Z26i.s:941    .bss.huart3:00000000 $d
     /tmp/ccd2Z26i.s:948    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
puts
printf
HAL_Delay
HAL_SPI_TransmitReceive
