
ubuntu-preinstalled/mtr-packet:     file format elf32-littlearm


Disassembly of section .init:

00000b18 <.init>:
 b18:	push	{r3, lr}
 b1c:	bl	f08 <__assert_fail@plt+0x170>
 b20:	pop	{r3, pc}

Disassembly of section .plt:

00000b24 <calloc@plt-0x14>:
 b24:	push	{lr}		; (str lr, [sp, #-4]!)
 b28:	ldr	lr, [pc, #4]	; b34 <calloc@plt-0x4>
 b2c:	add	lr, pc, lr
 b30:	ldr	pc, [lr, #8]!
 b34:	andeq	r4, r1, r0, asr #7

00000b38 <calloc@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #20, 20	; 0x14000
 b40:	ldr	pc, [ip, #960]!	; 0x3c0

00000b44 <__strncat_chk@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #20, 20	; 0x14000
 b4c:	ldr	pc, [ip, #952]!	; 0x3b8

00000b50 <strcmp@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #20, 20	; 0x14000
 b58:	ldr	pc, [ip, #944]!	; 0x3b0

00000b5c <__cxa_finalize@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #20, 20	; 0x14000
 b64:	ldr	pc, [ip, #936]!	; 0x3a8

00000b68 <strtol@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #20, 20	; 0x14000
 b70:	ldr	pc, [ip, #928]!	; 0x3a0

00000b74 <setsockopt@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #20, 20	; 0x14000
 b7c:	ldr	pc, [ip, #920]!	; 0x398

00000b80 <read@plt>:
 b80:	add	ip, pc, #0, 12
 b84:	add	ip, ip, #20, 20	; 0x14000
 b88:	ldr	pc, [ip, #912]!	; 0x390

00000b8c <fflush@plt>:
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #20, 20	; 0x14000
 b94:	ldr	pc, [ip, #904]!	; 0x388

00000b98 <getuid@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #20, 20	; 0x14000
 ba0:	ldr	pc, [ip, #896]!	; 0x380

00000ba4 <memmove@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #20, 20	; 0x14000
 bac:	ldr	pc, [ip, #888]!	; 0x378

00000bb0 <__memmove_chk@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #20, 20	; 0x14000
 bb8:	ldr	pc, [ip, #880]!	; 0x370

00000bbc <free@plt>:
 bbc:			; <UNDEFINED> instruction: 0x46c04778
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #20, 20	; 0x14000
 bc8:	ldr	pc, [ip, #868]!	; 0x364

00000bcc <inet_pton@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #20, 20	; 0x14000
 bd4:	ldr	pc, [ip, #860]!	; 0x35c

00000bd8 <memcpy@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #20, 20	; 0x14000
 be0:	ldr	pc, [ip, #852]!	; 0x354

00000be4 <memcmp@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #20, 20	; 0x14000
 bec:	ldr	pc, [ip, #844]!	; 0x34c

00000bf0 <select@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #20, 20	; 0x14000
 bf8:	ldr	pc, [ip, #836]!	; 0x344

00000bfc <__stack_chk_fail@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #20, 20	; 0x14000
 c04:	ldr	pc, [ip, #828]!	; 0x33c

00000c08 <__fdelt_chk@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #20, 20	; 0x14000
 c10:	ldr	pc, [ip, #820]!	; 0x334

00000c14 <geteuid@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #20, 20	; 0x14000
 c1c:	ldr	pc, [ip, #812]!	; 0x32c

00000c20 <index@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #20, 20	; 0x14000
 c28:	ldr	pc, [ip, #804]!	; 0x324

00000c2c <getegid@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #20, 20	; 0x14000
 c34:	ldr	pc, [ip, #796]!	; 0x31c

00000c38 <getsockopt@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #20, 20	; 0x14000
 c40:	ldr	pc, [ip, #788]!	; 0x314

00000c44 <gettimeofday@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #20, 20	; 0x14000
 c4c:	ldr	pc, [ip, #780]!	; 0x30c

00000c50 <error@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #20, 20	; 0x14000
 c58:	ldr	pc, [ip, #772]!	; 0x304

00000c5c <puts@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #20, 20	; 0x14000
 c64:	ldr	pc, [ip, #764]!	; 0x2fc

00000c68 <setgid@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #20, 20	; 0x14000
 c70:	ldr	pc, [ip, #756]!	; 0x2f4

00000c74 <__libc_start_main@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #20, 20	; 0x14000
 c7c:	ldr	pc, [ip, #748]!	; 0x2ec

00000c80 <__gmon_start__@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #20, 20	; 0x14000
 c88:	ldr	pc, [ip, #740]!	; 0x2e4

00000c8c <__ctype_b_loc@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #20, 20	; 0x14000
 c94:	ldr	pc, [ip, #732]!	; 0x2dc

00000c98 <getpid@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #20, 20	; 0x14000
 ca0:	ldr	pc, [ip, #724]!	; 0x2d4

00000ca4 <exit@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #20, 20	; 0x14000
 cac:	ldr	pc, [ip, #716]!	; 0x2cc

00000cb0 <strlen@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #20, 20	; 0x14000
 cb8:	ldr	pc, [ip, #708]!	; 0x2c4

00000cbc <__errno_location@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #20, 20	; 0x14000
 cc4:	ldr	pc, [ip, #700]!	; 0x2bc

00000cc8 <bind@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #20, 20	; 0x14000
 cd0:	ldr	pc, [ip, #692]!	; 0x2b4

00000cd4 <fcntl@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #20, 20	; 0x14000
 cdc:	ldr	pc, [ip, #684]!	; 0x2ac

00000ce0 <getgid@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #20, 20	; 0x14000
 ce8:	ldr	pc, [ip, #676]!	; 0x2a4

00000cec <memset@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #20, 20	; 0x14000
 cf4:	ldr	pc, [ip, #668]!	; 0x29c

00000cf8 <__printf_chk@plt>:
 cf8:			; <UNDEFINED> instruction: 0x46c04778
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #20, 20	; 0x14000
 d04:	ldr	pc, [ip, #656]!	; 0x290

00000d08 <fileno@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #20, 20	; 0x14000
 d10:	ldr	pc, [ip, #648]!	; 0x288

00000d14 <sendto@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #20, 20	; 0x14000
 d1c:	ldr	pc, [ip, #640]!	; 0x280

00000d20 <setuid@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #20, 20	; 0x14000
 d28:	ldr	pc, [ip, #632]!	; 0x278

00000d2c <getsockname@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #20, 20	; 0x14000
 d34:	ldr	pc, [ip, #624]!	; 0x270

00000d38 <recvmsg@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #20, 20	; 0x14000
 d40:	ldr	pc, [ip, #616]!	; 0x268

00000d44 <inet_ntop@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #20, 20	; 0x14000
 d4c:	ldr	pc, [ip, #608]!	; 0x260

00000d50 <socket@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #20, 20	; 0x14000
 d58:	ldr	pc, [ip, #600]!	; 0x258

00000d5c <strncat@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #20, 20	; 0x14000
 d64:	ldr	pc, [ip, #592]!	; 0x250

00000d68 <abort@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #20, 20	; 0x14000
 d70:	ldr	pc, [ip, #584]!	; 0x248

00000d74 <close@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #20, 20	; 0x14000
 d7c:	ldr	pc, [ip, #576]!	; 0x240

00000d80 <connect@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #20, 20	; 0x14000
 d88:	ldr	pc, [ip, #568]!	; 0x238

00000d8c <__snprintf_chk@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #20, 20	; 0x14000
 d94:	ldr	pc, [ip, #560]!	; 0x230

00000d98 <__assert_fail@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #20, 20	; 0x14000
 da0:	ldr	pc, [ip, #552]!	; 0x228

Disassembly of section .text:

00000da4 <.text>:
     da4:	ldrblt	r4, [r0, #2367]!	; 0x93f
     da8:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
     dac:	addlt	r4, r3, lr, lsr sl
     db0:			; <UNDEFINED> instruction: 0xf50d4479
     db4:	svcmi	0x003d5382
     db8:	stmpl	sl, {r2, r3, r5, r6, r9, sl, lr}
     dbc:	movwcc	r4, #17952	; 0x4620
     dc0:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
     dc4:			; <UNDEFINED> instruction: 0xf04f601a
     dc8:			; <UNDEFINED> instruction: 0xf0010200
     dcc:			; <UNDEFINED> instruction: 0xf7ffffe5
     dd0:			; <UNDEFINED> instruction: 0xf7ffef88
     dd4:	stmdacs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
     dd8:			; <UNDEFINED> instruction: 0xf7ffd159
     ddc:			; <UNDEFINED> instruction: 0xf7ffeede
     de0:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
     de4:			; <UNDEFINED> instruction: 0xf7ffd153
     de8:			; <UNDEFINED> instruction: 0x4605ef16
     dec:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
     df0:	smlalbble	r4, ip, r5, r2
     df4:	svc	0x001af7ff
     df8:			; <UNDEFINED> instruction: 0xf7ff4605
     dfc:	addmi	lr, r5, #456	; 0x1c8
     e00:	strtmi	sp, [r0], -r5, asr #2
     e04:			; <UNDEFINED> instruction: 0xf002ad0f
     e08:	blmi	a7f194 <_IO_stdin_used@@Base+0xa7b878>
     e0c:	ldmpl	fp!, {r0, r9, sl, sp}^
     e10:			; <UNDEFINED> instruction: 0xf7ff6818
     e14:			; <UNDEFINED> instruction: 0x4601ef7a
     e18:			; <UNDEFINED> instruction: 0xf0004628
     e1c:	blmi	980040 <_IO_stdin_used@@Base+0x97c724>
     e20:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
     e24:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
     e28:	strtmi	r4, [r1], -r8, lsr #12
     e2c:	mrrc2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
     e30:			; <UNDEFINED> instruction: 0xf0024620
     e34:	ldmdblt	r6, {r0, r5, r7, r9, fp, ip, sp, lr, pc}^
     e38:			; <UNDEFINED> instruction: 0xf0024620
     e3c:	strtmi	pc, [r8], -r5, lsr #23
     e40:			; <UNDEFINED> instruction: 0xf0004621
     e44:	stmdavs	r0!, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
     e48:			; <UNDEFINED> instruction: 0x2600b190
     e4c:	strtmi	lr, [r8], -r9, ror #15
     e50:	ldc2	0, cr15, [r8], {0}
     e54:			; <UNDEFINED> instruction: 0xf7ffb120
     e58:	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
     e5c:	rscle	r2, fp, r0, lsr #22
     e60:			; <UNDEFINED> instruction: 0xf0024620
     e64:			; <UNDEFINED> instruction: 0x4621fb91
     e68:			; <UNDEFINED> instruction: 0xf0004628
     e6c:			; <UNDEFINED> instruction: 0xe7d8f93b
     e70:			; <UNDEFINED> instruction: 0xf50d4911
     e74:	bmi	315c84 <_IO_stdin_used@@Base+0x312368>
     e78:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
     e7c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
     e80:	subsmi	r6, r1, sl, lsl r8
     e84:			; <UNDEFINED> instruction: 0xf50dd10b
     e88:	andlt	r5, r3, r2, lsl #27
     e8c:			; <UNDEFINED> instruction: 0xf7ffbdf0
     e90:	bmi	2bcaf0 <_IO_stdin_used@@Base+0x2b91d4>
     e94:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     e98:			; <UNDEFINED> instruction: 0xf7ff2001
     e9c:			; <UNDEFINED> instruction: 0xf7ffeeda
     ea0:	svclt	0x0000eeae
     ea4:	andeq	r4, r1, r0, asr #2
     ea8:	andeq	r0, r0, r4, ror #1
     eac:	andeq	r4, r1, r0, lsr r1
     eb0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     eb4:	strdeq	r0, [r0], -ip
     eb8:	andeq	r4, r1, r6, ror r0
     ebc:	andeq	r2, r0, r8, lsl #21
     ec0:	bleq	3d004 <_IO_stdin_used@@Base+0x396e8>
     ec4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     ec8:	strbtmi	fp, [sl], -r2, lsl #24
     ecc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     ed0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     ed4:	ldrmi	sl, [sl], #776	; 0x308
     ed8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     edc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     ee0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     ee4:			; <UNDEFINED> instruction: 0xf85a4b06
     ee8:	stmdami	r6, {r0, r1, ip, sp}
     eec:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     ef0:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ef4:	svc	0x0038f7ff
     ef8:	strdeq	r3, [r1], -ip
     efc:	ldrdeq	r0, [r0], -r8
     f00:	strdeq	r0, [r0], -r4
     f04:	andeq	r0, r0, r0, lsl #2
     f08:	ldr	r3, [pc, #20]	; f24 <__assert_fail@plt+0x18c>
     f0c:	ldr	r2, [pc, #20]	; f28 <__assert_fail@plt+0x190>
     f10:	add	r3, pc, r3
     f14:	ldr	r2, [r3, r2]
     f18:	cmp	r2, #0
     f1c:	bxeq	lr
     f20:	b	c80 <__gmon_start__@plt>
     f24:	ldrdeq	r3, [r1], -ip
     f28:	andeq	r0, r0, ip, ror #1
     f2c:	blmi	1d2f4c <_IO_stdin_used@@Base+0x1cf630>
     f30:	bmi	1d2118 <_IO_stdin_used@@Base+0x1ce7fc>
     f34:	addmi	r4, r3, #2063597568	; 0x7b000000
     f38:	andle	r4, r3, sl, ror r4
     f3c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f40:	ldrmi	fp, [r8, -r3, lsl #2]
     f44:	svclt	0x00004770
     f48:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
     f4c:	ldrdeq	r4, [r1], -r0
     f50:			; <UNDEFINED> instruction: 0x00013fb8
     f54:	andeq	r0, r0, r0, ror #1
     f58:	stmdbmi	r9, {r3, fp, lr}
     f5c:	bmi	252144 <_IO_stdin_used@@Base+0x24e828>
     f60:	bne	25214c <_IO_stdin_used@@Base+0x24e830>
     f64:	svceq	0x00cb447a
     f68:			; <UNDEFINED> instruction: 0x01a1eb03
     f6c:	andle	r1, r3, r9, asr #32
     f70:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f74:	ldrmi	fp, [r8, -r3, lsl #2]
     f78:	svclt	0x00004770
     f7c:	andeq	r4, r1, r8, lsr #1
     f80:	andeq	r4, r1, r4, lsr #1
     f84:	andeq	r3, r1, ip, lsl #31
     f88:	andeq	r0, r0, r8, lsl #2
     f8c:	blmi	2ae3b4 <_IO_stdin_used@@Base+0x2aaa98>
     f90:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     f94:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     f98:	blmi	26f54c <_IO_stdin_used@@Base+0x26bc30>
     f9c:	ldrdlt	r5, [r3, -r3]!
     fa0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     fa4:			; <UNDEFINED> instruction: 0xf7ff6818
     fa8:			; <UNDEFINED> instruction: 0xf7ffedda
     fac:	blmi	1c0eb0 <_IO_stdin_used@@Base+0x1bd594>
     fb0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     fb4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     fb8:	andeq	r4, r1, r2, ror r0
     fbc:	andeq	r3, r1, ip, asr pc
     fc0:	ldrdeq	r0, [r0], -ip
     fc4:	andeq	r4, r1, lr, asr r0
     fc8:	andeq	r4, r1, r2, asr r0
     fcc:	svclt	0x0000e7c4
     fd0:	mvnsmi	lr, sp, lsr #18
     fd4:	sfmmi	f2, 2, [r0], {140}	; 0x8c
     fd8:	blmi	102d270 <_IO_stdin_used@@Base+0x1029954>
     fdc:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
     fe0:	strmi	r2, [r6], -r0, lsl #2
     fe4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     fe8:			; <UNDEFINED> instruction: 0xf04f9323
     fec:			; <UNDEFINED> instruction: 0xf7ff0300
     ff0:	ldmdavc	ip!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     ff4:	rsble	r2, r5, r0, lsl #24
     ff8:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     ffc:	andcs	r2, r1, #0, 10
    1000:			; <UNDEFINED> instruction: 0xf413e00e
    1004:	mrsle	r5, (UNDEF: 56)
    1008:	mrrcle	13, 2, r2, fp, cr1
    100c:	blge	91287c <_IO_stdin_used@@Base+0x90ef60>
    1010:	orreq	lr, r5, #3072	; 0xc00
    1014:			; <UNDEFINED> instruction: 0xf8433501
    1018:			; <UNDEFINED> instruction: 0xf8177c8c
    101c:	cmnlt	ip, r1, lsl #30
    1020:			; <UNDEFINED> instruction: 0xf8336803
    1024:	bcs	d07c <_IO_stdin_used@@Base+0x9760>
    1028:	ldreq	sp, [fp], #491	; 0x1eb
    102c:	eorsvc	fp, sl, r8, asr #30
    1030:	svcmi	0x0001f817
    1034:	andcs	fp, r1, #72, 30	; 0x120
    1038:	mvnsle	r2, r0, lsl #24
    103c:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
    1040:	strmi	r2, [r0], r1, lsl #26
    1044:	andvs	sp, r4, lr, lsr sp
    1048:	stmdals	r1, {r0, r5, r9, sl, lr}
    104c:			; <UNDEFINED> instruction: 0xf7ff220a
    1050:	eorsvs	lr, r0, ip, lsl #27
    1054:	ldrdeq	pc, [r0], -r8
    1058:	blls	afca0 <_IO_stdin_used@@Base+0xac384>
    105c:	stmib	r6, {r1, r8, sl, fp, sp}^
    1060:	eorle	r3, r2, r1
    1064:	andsle	r2, fp, r3, lsl #26
    1068:	stfeqd	f7, [r3], {165}	; 0xa5
    106c:	bge	50484 <_IO_stdin_used@@Base+0x4cb68>
    1070:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    1074:	mrrceq	10, 4, lr, ip, cr15
    1078:			; <UNDEFINED> instruction: 0xf10c086d
    107c:	strcc	r0, [r1, #-3073]	; 0xfffff3ff
    1080:	ldmib	r2, {r0, r1, r9, sl, lr}^
    1084:	movwcc	r7, #5122	; 0x1402
    1088:			; <UNDEFINED> instruction: 0xf8414563
    108c:	strvs	r7, [ip], #-3844	; 0xfffff0fc
    1090:	adcmi	sp, fp, #22
    1094:	blcs	4350a8 <_IO_stdin_used@@Base+0x43178c>
    1098:	andeq	pc, r8, #-2147483648	; 0x80000000
    109c:	ldrshtvs	sp, [r3], r1
    10a0:	rscscc	pc, pc, pc, asr #32
    10a4:			; <UNDEFINED> instruction: 0xf8c82316
    10a8:	bmi	34d0b0 <_IO_stdin_used@@Base+0x349794>
    10ac:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    10b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    10b4:	subsmi	r9, sl, r3, lsr #22
    10b8:	eorlt	sp, r4, ip, lsl #2
    10bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    10c0:			; <UNDEFINED> instruction: 0xe7f260b3
    10c4:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    10c8:			; <UNDEFINED> instruction: 0x46032216
    10cc:	rscscc	pc, pc, pc, asr #32
    10d0:			; <UNDEFINED> instruction: 0xe7ea601a
    10d4:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    10d8:	andeq	r3, r1, r2, lsl pc
    10dc:	andeq	r0, r0, r4, ror #1
    10e0:	andeq	r3, r1, r2, asr #28
    10e4:	svcmi	0x00f0e92d
    10e8:	movweq	pc, #16961	; 0x4241	; <UNPREDICTABLE>
    10ec:	blhi	23c5a8 <_IO_stdin_used@@Base+0x238c8c>
    10f0:	strcs	pc, [r0, #2271]	; 0x8df
    10f4:	cdp	8, 0, cr5, cr11, cr6, {6}
    10f8:			; <UNDEFINED> instruction: 0xf8df1a10
    10fc:			; <UNDEFINED> instruction: 0xf5ad157c
    1100:			; <UNDEFINED> instruction: 0xf5b65d86
    1104:	ldrbtmi	r5, [r9], #-3968	; 0xfffff080
    1108:			; <UNDEFINED> instruction: 0xf50db087
    110c:	stmpl	sl, {r1, r2, r7, r8, r9, ip, lr}
    1110:	tsteq	r4, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    1114:	andsvs	r6, sl, r2, lsl r8
    1118:	andeq	pc, r0, #79	; 0x4f
    111c:	addshi	pc, sp, #128, 4
    1120:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1124:	bleq	13d52c <_IO_stdin_used@@Base+0x139c10>
    1128:	ldrbtmi	r4, [fp], #-1665	; 0xfffff97f
    112c:	bcc	fe43c95c <_IO_stdin_used@@Base+0xfe439040>
    1130:	vmov.16	d10[0], sl
    1134:	and	r3, sl, r0, lsl sl
    1138:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    113c:			; <UNDEFINED> instruction: 0xf7ff4478
    1140:			; <UNDEFINED> instruction: 0xf859ed8e
    1144:			; <UNDEFINED> instruction: 0xf5b6600a
    1148:			; <UNDEFINED> instruction: 0xf2805f80
    114c:	bl	261b6c <_IO_stdin_used@@Base+0x25e250>
    1150:			; <UNDEFINED> instruction: 0xf04f0306
    1154:	tstcs	sl, r0, lsl #16
    1158:			; <UNDEFINED> instruction: 0xf8834658
    115c:			; <UNDEFINED> instruction: 0xf7ff8004
    1160:	strmi	lr, [r5], -r0, ror #26
    1164:			; <UNDEFINED> instruction: 0xf0002800
    1168:	bl	fe82198c <_IO_stdin_used@@Base+0xfe81e070>
    116c:	vst1.8	{d16}, [pc], fp
    1170:	ldrbmi	r5, [r9], -r0, lsl #7
    1174:	beq	43c9e4 <_IO_stdin_used@@Base+0x4390c8>
    1178:	vmin.s8	d20, d1, d26
    117c:			; <UNDEFINED> instruction: 0xf7ff0a04
    1180:	stclne	13, cr14, [r9], #-96	; 0xffffffa0
    1184:	bpl	43c9f4 <_IO_stdin_used@@Base+0x4390d8>
    1188:	bcc	48158 <_IO_stdin_used@@Base+0x4483c>
    118c:			; <UNDEFINED> instruction: 0x4658ac16
    1190:	andhi	pc, r7, r5, lsl #16
    1194:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1198:	ldmdaeq	r0, {r2, r5, r7, r8, ip, sp, lr, pc}
    119c:	andcc	pc, sl, r9, asr r8	; <UNPREDICTABLE>
    11a0:	cdp	7, 1, cr3, cr10, cr1, {0}
    11a4:	blne	ff7c79ec <_IO_stdin_used@@Base+0xff7c40d0>
    11a8:			; <UNDEFINED> instruction: 0xf8494640
    11ac:			; <UNDEFINED> instruction: 0xf7ff700a
    11b0:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    11b4:			; <UNDEFINED> instruction: 0xf8d8d1c0
    11b8:	cdp	0, 1, cr5, cr10, cr4, {0}
    11bc:			; <UNDEFINED> instruction: 0x46281a90
    11c0:	stcl	7, cr15, [r6], {255}	; 0xff
    11c4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    11c8:	cmnhi	r1, r0	; <UNPREDICTABLE>
    11cc:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    11d0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    11d4:	ldc	7, cr15, [ip], #1020	; 0x3fc
    11d8:	ldrdvs	pc, [r0], -r8
    11dc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    11e0:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    11e4:	strmi	sl, [r1], -r4, lsl #26
    11e8:			; <UNDEFINED> instruction: 0x46282238
    11ec:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    11f0:	ldrdcc	pc, [r8], -r8
    11f4:	rscscs	r2, pc, #1073741824	; 0x40000000
    11f8:			; <UNDEFINED> instruction: 0x61292b00
    11fc:			; <UNDEFINED> instruction: 0xf04f626a
    1200:			; <UNDEFINED> instruction: 0xf04f0140
    1204:	ldrtmi	r0, [r8], -sl, lsl #4
    1208:			; <UNDEFINED> instruction: 0xf885606e
    120c:	adcvs	r7, r9, #52	; 0x34
    1210:	vcgt.u8	d22, d0, d26
    1214:			; <UNDEFINED> instruction: 0xf8df8125
    1218:	mcr	4, 0, r2, cr9, cr0, {3}
    121c:			; <UNDEFINED> instruction: 0xf8dfba90
    1220:	strbmi	r3, [r3], ip, ror #8
    1224:			; <UNDEFINED> instruction: 0xf8cd447a
    1228:	ldrbtmi	r9, [fp], #-4
    122c:	cdp	15, 0, cr10, cr8, cr3, {0}
    1230:			; <UNDEFINED> instruction: 0xf8df2a90
    1234:	cfmvsr	mvf8, r2
    1238:	svcne	0x00233a10
    123c:	sxtab16mi	r4, r0, sl, ror #8
    1240:	mcr	6, 0, r4, cr9, cr9, {4}
    1244:	sub	r2, r4, r0, lsl sl
    1248:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    124c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1250:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1254:			; <UNDEFINED> instruction: 0xf0002800
    1258:			; <UNDEFINED> instruction: 0xf8df8091
    125c:			; <UNDEFINED> instruction: 0x4620143c
    1260:			; <UNDEFINED> instruction: 0xf7ff4479
    1264:	stmdacs	r0, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    1268:	adchi	pc, r7, r0
    126c:	strtne	pc, [ip], #-2271	; 0xfffff721
    1270:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1274:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1278:			; <UNDEFINED> instruction: 0xf0002800
    127c:			; <UNDEFINED> instruction: 0xf8df80aa
    1280:	strtmi	r1, [r0], -r0, lsr #8
    1284:			; <UNDEFINED> instruction: 0xf7ff4479
    1288:	stmdacs	r0, {r2, r5, r6, sl, fp, sp, lr, pc}
    128c:	adchi	pc, sp, r0
    1290:	ldrne	pc, [r0], #-2271	; 0xfffff721
    1294:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1298:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    129c:			; <UNDEFINED> instruction: 0xf0002800
    12a0:			; <UNDEFINED> instruction: 0xf8df80b0
    12a4:	strtmi	r1, [r0], -r4, lsl #8
    12a8:			; <UNDEFINED> instruction: 0xf7ff4479
    12ac:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
    12b0:	adcshi	pc, r3, r0
    12b4:			; <UNDEFINED> instruction: 0x462049fd
    12b8:			; <UNDEFINED> instruction: 0xf7ff4479
    12bc:	stmdacs	r0, {r1, r3, r6, sl, fp, sp, lr, pc}
    12c0:	adcshi	pc, r7, r0
    12c4:	ldrdcc	pc, [r8], -fp
    12c8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    12cc:	vshl.s64	d4, d8, #0
    12d0:			; <UNDEFINED> instruction: 0xf85980c1
    12d4:	movwcs	r4, #2820	; 0xb04
    12d8:	bne	43cb40 <_IO_stdin_used@@Base+0x439224>
    12dc:			; <UNDEFINED> instruction: 0x4620603b
    12e0:	ldrsbtvs	pc, [ip], -r9	; <UNPREDICTABLE>
    12e4:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    12e8:	movwcs	fp, #18704	; 0x4910
    12ec:	eorvs	r6, fp, lr, lsr #1
    12f0:	bne	fe43cb58 <_IO_stdin_used@@Base+0xfe43923c>
    12f4:			; <UNDEFINED> instruction: 0xf7ff4620
    12f8:	ldmdblt	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
    12fc:	adcvs	r2, lr, r6, lsl #6
    1300:	cdp	0, 1, cr6, cr9, cr11, {1}
    1304:			; <UNDEFINED> instruction: 0x46201a10
    1308:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    130c:	rscvs	fp, lr, r0, lsl #18
    1310:	strtmi	r4, [r0], -r7, ror #19
    1314:			; <UNDEFINED> instruction: 0xf7ff4479
    1318:	stmdblt	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    131c:	stmibmi	r5!, {r1, r2, r3, r5, r6, r7, sp, lr}^
    1320:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1324:	ldc	7, cr15, [r4], {255}	; 0xff
    1328:	stmibmi	r3!, {r6, r8, fp, ip, sp, pc}^
    132c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1330:	stc	7, cr15, [lr], {255}	; 0xff
    1334:	teqle	r6, r0, lsl #16
    1338:			; <UNDEFINED> instruction: 0x612b2301
    133c:			; <UNDEFINED> instruction: 0x462049df
    1340:			; <UNDEFINED> instruction: 0xf7ff4479
    1344:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
    1348:	svcge	0x007ef47f
    134c:	ldrtmi	r2, [r9], -sl, lsl #4
    1350:			; <UNDEFINED> instruction: 0xf7ff4630
    1354:	ldmdavs	fp!, {r1, r3, sl, fp, sp, lr, pc}
    1358:	ldmdavc	fp, {r3, r5, r6, r8, sp, lr}
    135c:			; <UNDEFINED> instruction: 0xf43f2b00
    1360:			; <UNDEFINED> instruction: 0x46d8af73
    1364:	blt	fe43cbd0 <_IO_stdin_used@@Base+0xfe4392b4>
    1368:	ldrdls	pc, [r4], -sp
    136c:	ldrdcs	r4, [r1], -r4	; <UNPREDICTABLE>
    1370:	ldrdcs	pc, [r0], -r8
    1374:			; <UNDEFINED> instruction: 0xf7ff4479
    1378:	strbt	lr, [r2], r2, asr #25
    137c:	ldrtmi	r2, [r9], -sl, lsl #4
    1380:			; <UNDEFINED> instruction: 0xf7ff4630
    1384:	ldmdavs	fp!, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1388:	ldmdavc	fp, {r3, r5, r7, r8, sp, lr}
    138c:	mvnle	r2, r0, lsl #22
    1390:	svcvs	0x0080f5b0
    1394:	svcge	0x0061f6bf
    1398:			; <UNDEFINED> instruction: 0xf8dd46d8
    139c:	cdp	0, 1, cr9, cr9, cr4, {0}
    13a0:			; <UNDEFINED> instruction: 0x61abba90
    13a4:	stmibmi	r7, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    13a8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    13ac:	bl	ff43f3b0 <_IO_stdin_used@@Base+0xff43ba94>
    13b0:	cmnle	fp, r0, lsl #16
    13b4:			; <UNDEFINED> instruction: 0x612b2311
    13b8:	andcs	lr, sl, #192, 14	; 0x3000000
    13bc:			; <UNDEFINED> instruction: 0x46304639
    13c0:	bl	ff4bf3c4 <_IO_stdin_used@@Base+0xff4bbaa8>
    13c4:	mvnvs	r6, fp, lsr r8
    13c8:	blcs	1f43c <_IO_stdin_used@@Base+0x1bb20>
    13cc:	svcge	0x004ef43f
    13d0:	andcs	lr, sl, #52166656	; 0x31c0000
    13d4:			; <UNDEFINED> instruction: 0x46304639
    13d8:	bl	ff1bf3dc <_IO_stdin_used@@Base+0xff1bbac0>
    13dc:	eorvs	r6, r8, #3866624	; 0x3b0000
    13e0:	blcs	1f454 <_IO_stdin_used@@Base+0x1bb38>
    13e4:	svcge	0x004bf43f
    13e8:	andcs	lr, sl, #49020928	; 0x2ec0000
    13ec:			; <UNDEFINED> instruction: 0x46304639
    13f0:	bl	feebf3f4 <_IO_stdin_used@@Base+0xfeebbad8>
    13f4:	adcvs	r6, r8, #3866624	; 0x3b0000
    13f8:	blcs	1f46c <_IO_stdin_used@@Base+0x1bb50>
    13fc:	svcge	0x0048f43f
    1400:	andcs	lr, sl, #45875200	; 0x2bc0000
    1404:			; <UNDEFINED> instruction: 0x46304639
    1408:	bl	febbf40c <_IO_stdin_used@@Base+0xfebbbaf0>
    140c:	rscvs	r6, r8, #3866624	; 0x3b0000
    1410:	blcs	1f484 <_IO_stdin_used@@Base+0x1bb68>
    1414:	svcge	0x0045f43f
    1418:	andcs	lr, sl, #42729472	; 0x28c0000
    141c:			; <UNDEFINED> instruction: 0x46304639
    1420:	bl	fe8bf424 <_IO_stdin_used@@Base+0xfe8bbb08>
    1424:	rsbvs	r6, r8, #3866624	; 0x3b0000
    1428:	blcs	1f49c <_IO_stdin_used@@Base+0x1bb80>
    142c:	svcge	0x0042f43f
    1430:			; <UNDEFINED> instruction: 0x4630e797
    1434:	ldrtmi	r2, [r9], -sl, lsl #4
    1438:	bl	fe5bf43c <_IO_stdin_used@@Base+0xfe5bbb20>
    143c:			; <UNDEFINED> instruction: 0x6328683b
    1440:	blcs	1f4b4 <_IO_stdin_used@@Base+0x1bb98>
    1444:			; <UNDEFINED> instruction: 0xf8dbd18d
    1448:			; <UNDEFINED> instruction: 0xf1083008
    144c:	ldrmi	r0, [r8, #2049]	; 0x801
    1450:	svcge	0x003ff6ff
    1454:	blt	fe43ccc0 <_IO_stdin_used@@Base+0xfe4393a4>
    1458:			; <UNDEFINED> instruction: 0xf8dd682b
    145c:	ldrmi	r9, [pc], -r4
    1460:	beq	43ccd4 <_IO_stdin_used@@Base+0x4393b8>
    1464:			; <UNDEFINED> instruction: 0xf0014639
    1468:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    146c:	adcshi	pc, r6, r0
    1470:	beq	43cce4 <_IO_stdin_used@@Base+0x4393c8>
    1474:			; <UNDEFINED> instruction: 0xf0016929
    1478:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    147c:	sbcshi	pc, r6, r0
    1480:	beq	43ccf4 <_IO_stdin_used@@Base+0x4393d8>
    1484:			; <UNDEFINED> instruction: 0xf0014629
    1488:	ldrb	pc, [sl], -sp, asr #28	; <UNPREDICTABLE>
    148c:	ldrtmi	r4, [r0], -lr, lsl #19
    1490:			; <UNDEFINED> instruction: 0xf7ff4479
    1494:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1498:	movwcs	sp, #24931	; 0x6163
    149c:	strb	r6, [sp, -fp, lsr #2]
    14a0:	ldrtmi	r4, [r2], -sl, lsl #19
    14a4:	ldrbtmi	r2, [r9], #-1
    14a8:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    14ac:			; <UNDEFINED> instruction: 0xf8d8e649
    14b0:	stccs	0, cr5, [r0, #-32]	; 0xffffffe0
    14b4:	addhi	pc, sl, r0, asr #6
    14b8:	stccc	15, cr4, [r4], {133}	; 0x85
    14bc:	and	r4, r3, pc, ror r4
    14c0:	adcmi	r3, lr, #1048576	; 0x100000
    14c4:	addhi	pc, r2, r0
    14c8:	bleq	13f620 <_IO_stdin_used@@Base+0x13bd04>
    14cc:			; <UNDEFINED> instruction: 0xf7ff4639
    14d0:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
    14d4:	bl	235cac <_IO_stdin_used@@Base+0x232390>
    14d8:	ldclvs	6, cr0, [r4], #536	; 0x218
    14dc:	rsbsle	r2, r5, r0, lsl #24
    14e0:			; <UNDEFINED> instruction: 0x4620497c
    14e4:			; <UNDEFINED> instruction: 0xf7ff4479
    14e8:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    14ec:	ldmdbmi	sl!, {r0, r1, r3, r5, r6, ip, lr, pc}^
    14f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    14f4:	bl	b3f4f8 <_IO_stdin_used@@Base+0xb3bbdc>
    14f8:	rsbsle	r2, r6, r0, lsl #16
    14fc:			; <UNDEFINED> instruction: 0x46204977
    1500:			; <UNDEFINED> instruction: 0xf7ff4479
    1504:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    1508:	ldmdbmi	r5!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
    150c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1510:	bl	7bf514 <_IO_stdin_used@@Base+0x7bbbf8>
    1514:	suble	r2, ip, r0, lsl #16
    1518:			; <UNDEFINED> instruction: 0x46204972
    151c:			; <UNDEFINED> instruction: 0xf7ff4479
    1520:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
    1524:	addhi	pc, r9, r0
    1528:	strtmi	r4, [r0], -pc, ror #18
    152c:			; <UNDEFINED> instruction: 0xf7ff4479
    1530:	stmdacs	r0, {r4, r8, r9, fp, sp, lr, pc}
    1534:	stmdbmi	sp!, {r1, r4, r5, r6, ip, lr, pc}^
    1538:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    153c:	bl	23f540 <_IO_stdin_used@@Base+0x23bc24>
    1540:	stmdbmi	fp!, {r7, r8, r9, ip, sp, pc}^
    1544:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1548:	bl	bf54c <_IO_stdin_used@@Base+0xbbc30>
    154c:	rsbsle	r2, ip, r0, lsl #16
    1550:	strtmi	r4, [r0], -r8, ror #18
    1554:			; <UNDEFINED> instruction: 0xf7ff4479
    1558:	cmplt	r0, #252, 20	; 0xfc000
    155c:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
    1560:	stmdbmi	r6!, {r0, r3, r5, sp, lr, pc}^
    1564:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1568:	b	ffcbf56c <_IO_stdin_used@@Base+0xffcbbc50>
    156c:			; <UNDEFINED> instruction: 0xf47f2800
    1570:	orrcs	sl, r4, #248, 28	; 0xf80
    1574:	strbt	r6, [r1], fp, lsr #2
    1578:	mvnsvc	pc, #64, 12	; 0x4000000
    157c:	umaalle	r4, r4, lr, r2
    1580:			; <UNDEFINED> instruction: 0xf50d495f
    1584:	bmi	ed63a4 <_IO_stdin_used@@Base+0xed2a88>
    1588:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    158c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    1590:	subsmi	r6, r1, sl, lsl r8
    1594:			; <UNDEFINED> instruction: 0xf50dd16b
    1598:	andlt	r5, r7, r6, lsl #27
    159c:	blhi	23c898 <_IO_stdin_used@@Base+0x238f7c>
    15a0:	svchi	0x00f0e8bd
    15a4:	beq	43ce18 <_IO_stdin_used@@Base+0x4394fc>
    15a8:			; <UNDEFINED> instruction: 0xf0012106
    15ac:	stmdacs	r0, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
    15b0:	blmi	1535908 <_IO_stdin_used@@Base+0x1531fec>
    15b4:	ldmdbmi	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    15b8:			; <UNDEFINED> instruction: 0xf8d82001
    15bc:	ldrbtmi	r2, [r9], #-0
    15c0:	bl	fe73f5c4 <_IO_stdin_used@@Base+0xfe73bca8>
    15c4:	blmi	147acc0 <_IO_stdin_used@@Base+0x14773a4>
    15c8:			; <UNDEFINED> instruction: 0xe7f4447b
    15cc:	andcs	r4, r1, r0, asr r9
    15d0:	ldrdcs	pc, [r0], -r8
    15d4:			; <UNDEFINED> instruction: 0xf7ff4479
    15d8:	ldr	lr, [r2, #2962]!	; 0xb92
    15dc:	andcs	r4, r1, sp, asr #18
    15e0:	ldrbtmi	r6, [r9], #-2154	; 0xfffff796
    15e4:	bl	fe2bf5e8 <_IO_stdin_used@@Base+0xfe2bbccc>
    15e8:	cdp	5, 1, cr14, cr11, cr11, {5}
    15ec:	tstcs	r4, r0, lsl sl
    15f0:	ldc2	0, cr15, [r4, #-4]
    15f4:	adcsle	r2, r1, r0, lsl #16
    15f8:	mrc	7, 0, lr, cr11, cr11, {6}
    15fc:	tstcs	r6, r0, lsl sl
    1600:	stc2	0, cr15, [ip, #-4]
    1604:	bicsle	r2, r4, r0, lsl #16
    1608:	stmdami	r3, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    160c:			; <UNDEFINED> instruction: 0xf7ff4478
    1610:	vqdmulh.s<illegal width 8>	d30, d1, d22
    1614:			; <UNDEFINED> instruction: 0xf8490304
    1618:	ldr	r5, [r1, r3]!
    161c:	beq	43ce90 <_IO_stdin_used@@Base+0x439574>
    1620:			; <UNDEFINED> instruction: 0xf0012111
    1624:	stmdacs	r0, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    1628:	ldr	sp, [r7, r3, asr #3]
    162c:	andcs	r4, r1, fp, lsr r9
    1630:	ldrbtmi	r6, [r9], #-2154	; 0xfffff796
    1634:	bl	18bf638 <_IO_stdin_used@@Base+0x18bbd1c>
    1638:	cdp	5, 1, cr14, cr11, cr3, {4}
    163c:	tstcs	r1, r0, lsl sl
    1640:	ldc2l	0, cr15, [r6], #4
    1644:			; <UNDEFINED> instruction: 0xd1b42800
    1648:	cdp	7, 1, cr14, cr11, cr8, {4}
    164c:	orrcs	r0, r4, r0, lsl sl
    1650:	stc2l	0, cr15, [lr], #4
    1654:			; <UNDEFINED> instruction: 0xd1ac2800
    1658:	blmi	c7b460 <_IO_stdin_used@@Base+0xc77b44>
    165c:	addne	pc, r1, #64, 4
    1660:	ldmdami	r1!, {r4, r5, r8, fp, lr}
    1664:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1668:			; <UNDEFINED> instruction: 0xf7ff4478
    166c:			; <UNDEFINED> instruction: 0xf7ffeb96
    1670:	svclt	0x0000eac6
    1674:	andeq	r0, r0, r4, ror #1
    1678:	andeq	r3, r1, sl, ror #27
    167c:	andeq	r2, r0, sl, lsl #17
    1680:	andeq	r2, r0, r0, ror #16
    1684:	andeq	r2, r0, sl, lsr #16
    1688:	ldrdeq	r2, [r0], -r0
    168c:	andeq	r2, r0, r2, asr #15
    1690:	andeq	r2, r0, ip, lsl #16
    1694:	andeq	r2, r0, r6, lsr #16
    1698:	andeq	r2, r0, r0, lsr #16
    169c:	andeq	r2, r0, lr, lsr #15
    16a0:	andeq	r2, r0, r0, lsl #16
    16a4:	strdeq	r2, [r0], -r6
    16a8:	strdeq	r2, [r0], -r0
    16ac:	andeq	r2, r0, r4, ror #15
    16b0:	andeq	r2, r0, r0, asr #14
    16b4:	andeq	r2, r0, lr, lsr r7
    16b8:	ldrdeq	r2, [r0], -sl
    16bc:	andeq	r2, r0, ip, lsr #14
    16c0:	andeq	r2, r0, r8, asr r6
    16c4:	andeq	r2, r0, r6, ror #12
    16c8:	andeq	r2, r0, r4, lsl #11
    16cc:	andeq	r2, r0, sl, ror #12
    16d0:	andeq	r2, r0, r8, lsl #10
    16d4:	andeq	r2, r0, r0, lsl #10
    16d8:	strdeq	r2, [r0], -sl
    16dc:	strdeq	r2, [r0], -r4
    16e0:	andeq	r2, r0, lr, ror #9
    16e4:	andeq	r2, r0, ip, ror #9
    16e8:	andeq	r2, r0, r4, ror #9
    16ec:	ldrdeq	r2, [r0], -sl
    16f0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    16f4:	andeq	r2, r0, ip, asr #9
    16f8:	andeq	r2, r0, r2, ror #7
    16fc:			; <UNDEFINED> instruction: 0x000024b2
    1700:	andeq	r3, r1, r6, ror #18
    1704:	muleq	r0, r0, r3
    1708:	andeq	r2, r0, sl, ror #8
    170c:	andeq	r2, r0, r0, lsl #7
    1710:	strdeq	r2, [r0], -r8
    1714:	andeq	r2, r0, r2, asr #9
    1718:	andeq	r2, r0, r8, lsl r5
    171c:	andeq	r2, r0, sl, lsr #9
    1720:	andeq	r2, r0, r4, lsr #10
    1724:	andeq	r2, r0, sl, ror #5
    1728:	strdeq	r2, [r0], -ip
    172c:	vqrshl.s8	d27, d24, d1
    1730:	strmi	r0, [ip], -r8, lsl #4
    1734:	tstcs	r0, r5, lsl #12
    1738:	b	ff63f73c <_IO_stdin_used@@Base+0xff63be20>
    173c:	andcs	r4, r0, #32, 12	; 0x2000000
    1740:	eorvs	r2, ip, r3, lsl #2
    1744:	b	ff1bf748 <_IO_stdin_used@@Base+0xff1bbe2c>
    1748:	andle	r1, r7, r3, asr #24
    174c:	andvs	pc, r0, #64, 8	; 0x40000000
    1750:	strtmi	r2, [r0], -r4, lsl #2
    1754:	b	fefbf758 <_IO_stdin_used@@Base+0xfefbbe3c>
    1758:			; <UNDEFINED> instruction: 0xbd38b940
    175c:	b	febbf760 <_IO_stdin_used@@Base+0xfebbbe44>
    1760:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    1764:	andcs	r6, r1, r1, lsl #16
    1768:	b	1cbf76c <_IO_stdin_used@@Base+0x1cbbe50>
    176c:	b	fe9bf770 <_IO_stdin_used@@Base+0xfe9bbe54>
    1770:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    1774:	andcs	r6, r1, r1, lsl #16
    1778:	b	1abf77c <_IO_stdin_used@@Base+0x1abbe60>
    177c:	ldrdeq	r2, [r0], -lr
    1780:	andeq	r2, r0, lr, asr #7
    1784:	vqrshl.s8	d27, d24, d1
    1788:	stmdbpl	r2, {r2, r8, sl}^
    178c:	stmdavs	r0, {r2, r9, sl, lr}
    1790:			; <UNDEFINED> instruction: 0xf5c21d11
    1794:	strtmi	r6, [r1], #-639	; 0xfffffd81
    1798:			; <UNDEFINED> instruction: 0xf7ff320f
    179c:			; <UNDEFINED> instruction: 0x1e03e9f2
    17a0:	stcle	0, cr13, [r4, #-80]	; 0xffffffb0
    17a4:	andcs	r5, r0, r2, ror #18
    17a8:	cmnpl	r3, r3, lsl r4
    17ac:			; <UNDEFINED> instruction: 0xf7ffbd38
    17b0:	stmdavs	r1, {r1, r2, r7, r9, fp, sp, lr, pc}
    17b4:	svclt	0x00182904
    17b8:	svclt	0x0014290b
    17bc:	andcs	r2, r0, r1
    17c0:	bmi	1b5b98 <_IO_stdin_used@@Base+0x1b227c>
    17c4:	ldrbtmi	r2, [sl], #-1
    17c8:	b	10bf7cc <_IO_stdin_used@@Base+0x10bbeb0>
    17cc:	b	1dbf7d0 <_IO_stdin_used@@Base+0x1dbbeb4>
    17d0:	strmi	r2, [r3], -r0, lsr #4
    17d4:	rscscc	pc, pc, pc, asr #32
    17d8:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    17dc:	muleq	r0, sl, r3
    17e0:	strdlt	fp, [r7], r0
    17e4:	blmi	914878 <_IO_stdin_used@@Base+0x910f5c>
    17e8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    17ec:	movwls	r6, #22555	; 0x581b
    17f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    17f4:	stmdacs	r6, {r1, r4, r5, r6, r8, r9, ip, sp, pc}
    17f8:	andsle	r4, r7, r4, lsl r6
    17fc:	teqle	r0, r4, lsl #16
    1800:	andcs	r4, r2, sl, ror #12
    1804:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1808:			; <UNDEFINED> instruction: 0xd1232801
    180c:	strcs	r9, [r0, #-2816]	; 0xfffff500
    1810:	stmib	r4, {r1, r9, sp}^
    1814:	bmi	64a41c <_IO_stdin_used@@Base+0x646b00>
    1818:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    181c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1820:	subsmi	r9, sl, r5, lsl #22
    1824:	strtmi	sp, [r8], -r4, lsr #2
    1828:	ldcllt	0, cr11, [r0, #28]!
    182c:	andcs	sl, sl, r1, lsl #26
    1830:			; <UNDEFINED> instruction: 0xf7ff462a
    1834:	stmdacs	r1, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1838:	ldm	r5, {r2, r3, r8, ip, lr, pc}
    183c:	cps	#15
    1840:	strcs	r0, [r0, -r8, lsl #12]
    1844:	stmib	r4, {r1, r3, r8, sl, sp}^
    1848:	ldrtmi	r5, [sp], -r0, lsl #14
    184c:	andeq	lr, pc, r6, lsl #17
    1850:	strb	r6, [r0, r7, lsr #3]!
    1854:	b	cbf858 <_IO_stdin_used@@Base+0xcbbf3c>
    1858:	ldrbcc	pc, [pc, #79]!	; 18af <__assert_fail@plt+0xb17>	; <UNPREDICTABLE>
    185c:	andvs	r2, r3, r6, lsl r3
    1860:			; <UNDEFINED> instruction: 0xf7ffe7d9
    1864:			; <UNDEFINED> instruction: 0xf04fea2c
    1868:	tstcs	r6, #1069547520	; 0x3fc00000
    186c:	ldrb	r6, [r2, r3]
    1870:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1874:	andeq	r3, r1, r8, lsl #14
    1878:	andeq	r0, r0, r4, ror #1
    187c:	ldrdeq	r3, [r1], -r6
    1880:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    1884:	svcvs	0x0080f5b3
    1888:			; <UNDEFINED> instruction: 0x4604da19
    188c:	vst1.8	{d20-d22}, [pc], lr
    1890:	swpcs	r7, r2, [r1]
    1894:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1898:	orrlt	r4, r0, r5, lsl #12
    189c:	sbcvs	r4, r6, r1, lsl #12
    18a0:			; <UNDEFINED> instruction: 0xf0014620
    18a4:	ldmib	r4, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    18a8:	movwcc	r3, #4608	; 0x1200
    18ac:	eorvs	r6, sl, r3, lsr #32
    18b0:	subsvs	fp, r5, r2, lsl #2
    18b4:	svcpl	0x0004f844
    18b8:	rsbvs	r4, ip, r8, lsr #12
    18bc:	strcs	fp, [r0, #-3440]	; 0xfffff290
    18c0:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    18c4:			; <UNDEFINED> instruction: 0x460cb538
    18c8:	strmi	r6, [r3], -r9, lsl #16
    18cc:	tstlt	r9, r5, ror #16
    18d0:	stmdavs	r5!, {r0, r2, r3, r6, sp, lr}^
    18d4:			; <UNDEFINED> instruction: 0x4620681a
    18d8:	bcc	59984 <_IO_stdin_used@@Base+0x56068>
    18dc:			; <UNDEFINED> instruction: 0xf001601a
    18e0:	strtmi	pc, [r0], -r3, asr #23
    18e4:	ldrhtmi	lr, [r8], -sp
    18e8:	stmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18ec:	ldrblt	r2, [r0, #-2305]!	; 0xfffff6ff
    18f0:	ldrmi	r4, [lr], -r4, lsl #12
    18f4:	stmdavs	r0!, {r1, r3, ip, lr, pc}^
    18f8:	and	fp, lr, r0, lsl r9
    18fc:	cmnlt	r0, r0, lsl #16
    1900:	blt	149bb10 <_IO_stdin_used@@Base+0x14981f4>
    1904:	adcsmi	fp, r2, #536870921	; 0x20000009
    1908:	ldfltp	f5, [r0, #-992]!	; 0xfffffc20
    190c:			; <UNDEFINED> instruction: 0xf7ff4615
    1910:	blt	103c028 <_IO_stdin_used@@Base+0x103870c>
    1914:	adcmi	fp, sl, #536870920	; 0x20000008
    1918:	andcs	sp, r0, sp, ror #1
    191c:	svclt	0x0000bd70
    1920:	svcmi	0x00f0e92d
    1924:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    1928:	strmi	r8, [r2], r2, lsl #22
    192c:			; <UNDEFINED> instruction: 0x46184c78
    1930:	bcs	2d3f18 <_IO_stdin_used@@Base+0x2d05fc>
    1934:			; <UNDEFINED> instruction: 0xf5ad447c
    1938:	addlt	r5, r7, r1, lsl #26
    193c:			; <UNDEFINED> instruction: 0xf50d5861
    1940:			; <UNDEFINED> instruction: 0xf1035301
    1944:	stmdavs	r9, {r2, r4, r8, r9}
    1948:			; <UNDEFINED> instruction: 0xf04f6019
    194c:			; <UNDEFINED> instruction: 0xf50d0100
    1950:			; <UNDEFINED> instruction: 0xf1035302
    1954:	ldmdavs	lr, {r4, r8, r9}
    1958:	bcs	f5adc <_IO_stdin_used@@Base+0xf21c0>
    195c:	stclmi	0, cr13, [lr, #-328]!	; 0xfffffeb8
    1960:	bcs	12b5c <_IO_stdin_used@@Base+0xf240>
    1964:	sbchi	pc, r9, r0, asr #32
    1968:			; <UNDEFINED> instruction: 0xb000f8b0
    196c:	svceq	0x000af1bb
    1970:			; <UNDEFINED> instruction: 0xf8dfd04f
    1974:	ldrbtmi	r9, [r9], #424	; 0x1a8
    1978:			; <UNDEFINED> instruction: 0xf9d8f000
    197c:			; <UNDEFINED> instruction: 0xf1a7af16
    1980:			; <UNDEFINED> instruction: 0x232e0434
    1984:	strmi	r4, [r1], -r2, lsr #12
    1988:			; <UNDEFINED> instruction: 0xf7ff4658
    198c:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1990:	adchi	pc, r9, r0
    1994:	tstpl	r2, sp, lsl #10	; <UNPREDICTABLE>
    1998:	ldrdcs	pc, [ip], -r8
    199c:			; <UNDEFINED> instruction: 0xf8df3108
    19a0:	svccc	0x0004c180
    19a4:	orrpl	pc, r0, #1325400064	; 0x4f000000
    19a8:	ldrbtmi	r6, [ip], #2057	; 0x809
    19ac:	ldrtmi	r9, [r8], -r1, lsl #4
    19b0:			; <UNDEFINED> instruction: 0xf8cd2201
    19b4:	stmib	sp, {r2, r3, ip, pc}^
    19b8:	ldrmi	r4, [r9], -r4, lsl #2
    19bc:			; <UNDEFINED> instruction: 0xf8cd9502
    19c0:			; <UNDEFINED> instruction: 0xf7ffc000
    19c4:			; <UNDEFINED> instruction: 0xf50de9e4
    19c8:	movwcc	r5, #49922	; 0xc302
    19cc:	blcs	1ba40 <_IO_stdin_used@@Base+0x18124>
    19d0:	ldrtmi	sp, [r8], -r6, lsr #2
    19d4:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d8:	ldrbmi	r4, [r0], -r1, asr #12
    19dc:			; <UNDEFINED> instruction: 0xff72f7ff
    19e0:	bmi	1313f28 <_IO_stdin_used@@Base+0x131060c>
    19e4:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
    19e8:	tstcc	r4, #2030043136	; 0x79000000
    19ec:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    19f0:	subsmi	r6, r1, sl, lsl r8
    19f4:			; <UNDEFINED> instruction: 0xf50dd17f
    19f8:	andlt	r5, r7, r1, lsl #26
    19fc:	blhi	bccf8 <_IO_stdin_used@@Base+0xb93dc>
    1a00:	svchi	0x00f0e8bd
    1a04:			; <UNDEFINED> instruction: 0xb000f8b0
    1a08:			; <UNDEFINED> instruction: 0xf1bb4d47
    1a0c:	ldrbtmi	r0, [sp], #-3850	; 0xfffff0f6
    1a10:			; <UNDEFINED> instruction: 0xf8dfd1af
    1a14:	ldrbtmi	r9, [r9], #280	; 0x118
    1a18:	stclmi	7, cr14, [r5, #-696]	; 0xfffffd48
    1a1c:			; <UNDEFINED> instruction: 0xe7a3447d
    1a20:	orrpl	pc, r2, #54525952	; 0x3400000
    1a24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a28:	tsteq	r8, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    1a2c:	streq	pc, [r4], #-419	; 0xfffffe5d
    1a30:	stcls	8, cr15, [r4], {3}
    1a34:	cfldrsle	mvf9, [lr, #-28]!	; 0xffffffe4
    1a38:			; <UNDEFINED> instruction: 0xf44f4b3e
    1a3c:			; <UNDEFINED> instruction: 0xf8df5180
    1a40:	mcr	0, 0, fp, cr8, cr8, {7}
    1a44:	ldrbtmi	r7, [fp], #-2576	; 0xfffff5f0
    1a48:	ldrbtmi	r3, [fp], #1544	; 0x608
    1a4c:	movwls	r4, #26127	; 0x660f
    1a50:	cdpne	0, 7, cr14, cr10, cr9, {0}
    1a54:			; <UNDEFINED> instruction: 0x46204659
    1a58:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a5c:			; <UNDEFINED> instruction: 0xf7ff4620
    1a60:	bne	ffbf08 <_IO_stdin_used@@Base+0xff85ec>
    1a64:			; <UNDEFINED> instruction: 0xf8164404
    1a68:			; <UNDEFINED> instruction: 0xf04fcc02
    1a6c:	andcs	r3, r1, #-67108861	; 0xfc000003
    1a70:			; <UNDEFINED> instruction: 0x46204639
    1a74:			; <UNDEFINED> instruction: 0xf8cd4491
    1a78:			; <UNDEFINED> instruction: 0x3608c010
    1a7c:	stcgt	8, cr15, [fp], {22}
    1a80:	andgt	pc, ip, sp, asr #17
    1a84:	stcgt	8, cr15, [ip], {22}
    1a88:	andgt	pc, r8, sp, asr #17
    1a8c:	ldcpl	8, cr15, [r0], {86}	; 0x56
    1a90:	cfstr32ls	mvfx9, [r6, #-4]
    1a94:			; <UNDEFINED> instruction: 0xf7ff9500
    1a98:			; <UNDEFINED> instruction: 0x4620e97a
    1a9c:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aa0:	movwpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
    1aa4:	ldmdavs	fp, {r2, r3, r8, r9, ip, sp}
    1aa8:	bl	fe9d2fdc <_IO_stdin_used@@Base+0xfe9cf6c0>
    1aac:	strmi	r0, [r4], #-1792	; 0xfffff900
    1ab0:	mnf<illegal precision>m	f5, #10.0
    1ab4:			; <UNDEFINED> instruction: 0x46387a10
    1ab8:	ldrbtvc	pc, [pc], #1600	; 1ac0 <__assert_fail@plt+0xd28>	; <UNPREDICTABLE>
    1abc:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ac0:	vst2.8	{d20,d22}, [pc :64], lr
    1ac4:	ldrbtmi	r5, [r9], #-896	; 0xfffffc80
    1ac8:	ldrtmi	r1, [r8], -r2, lsr #20
    1acc:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ad0:			; <UNDEFINED> instruction: 0xf7ff4638
    1ad4:	stmdbls	r7, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    1ad8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    1adc:	ldrtmi	r1, [r8], -r2, lsr #20
    1ae0:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ae4:			; <UNDEFINED> instruction: 0xf7ffe775
    1ae8:	bmi	57be98 <_IO_stdin_used@@Base+0x57857c>
    1aec:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1af0:			; <UNDEFINED> instruction: 0xf7ff2001
    1af4:			; <UNDEFINED> instruction: 0xf7ffe8ae
    1af8:	blmi	4bbd08 <_IO_stdin_used@@Base+0x4b83ec>
    1afc:	addvc	pc, r3, #1325400064	; 0x4f000000
    1b00:	ldmdami	r2, {r0, r4, r8, fp, lr}
    1b04:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1b08:			; <UNDEFINED> instruction: 0xf7ff4478
    1b0c:	svclt	0x0000e946
    1b10:			; <UNDEFINED> instruction: 0x000135bc
    1b14:	andeq	r0, r0, r4, ror #1
    1b18:	andeq	r2, r0, ip, asr r2
    1b1c:	andeq	r2, r0, r6, ror r0
    1b20:	andeq	r2, r0, lr, asr r2
    1b24:	andeq	r3, r1, r8, lsl #10
    1b28:	andeq	r2, r0, r2, lsr #3
    1b2c:	ldrdeq	r1, [r0], -lr
    1b30:	andeq	r2, r0, r8, lsl #3
    1b34:	andeq	r2, r0, lr, ror #3
    1b38:	andeq	r2, r0, r6, ror #3
    1b3c:	andeq	r2, r0, r2, ror #2
    1b40:	andeq	r2, r0, r8, lsl #2
    1b44:	andeq	r2, r0, ip, lsr r1
    1b48:	strheq	r2, [r0], -lr
    1b4c:	ldrdeq	r2, [r0], -r0
    1b50:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    1b54:	stcge	12, cr4, [r3, #-188]	; 0xffffff44
    1b58:	addcs	r4, r0, #48128	; 0xbc00
    1b5c:	andls	r4, r1, ip, ror r4
    1b60:	strmi	r4, [lr], -r8, lsr #12
    1b64:	svcmi	0x002d58e3
    1b68:			; <UNDEFINED> instruction: 0x9323681b
    1b6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b70:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b74:	ldrbtmi	r4, [pc], #-1576	; 1b7c <__assert_fail@plt+0xde4>
    1b78:			; <UNDEFINED> instruction: 0xf8fef000
    1b7c:	addvc	pc, r0, #1325400064	; 0x4f000000
    1b80:	strtmi	r4, [r8], -r3, lsl #12
    1b84:			; <UNDEFINED> instruction: 0xf000801a
    1b88:	andscs	pc, r1, #14614528	; 0xdf0000
    1b8c:	strmi	r2, [r3], -r2, lsl #2
    1b90:	movwls	r8, #10288	; 0x2830
    1b94:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b98:	strmi	r1, [r4], -r3, asr #24
    1b9c:	bls	b5c08 <_IO_stdin_used@@Base+0xb22ec>
    1ba0:			; <UNDEFINED> instruction: 0xf7ff4629
    1ba4:	teqlt	r0, #15597568	; 0xee0000
    1ba8:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bac:	blcs	1c5bbc0 <_IO_stdin_used@@Base+0x1c582a4>
    1bb0:	ldmdahi	r2!, {r3, r5, r8, ip, lr, pc}
    1bb4:	bcs	2a8fc0 <_IO_stdin_used@@Base+0x2a56a4>
    1bb8:	andcs	fp, r0, #28, 30	; 0x70
    1bbc:	andsle	r6, r3, sl, rrx
    1bc0:			; <UNDEFINED> instruction: 0xf7ff4620
    1bc4:	stmdage	r1, {r3, r4, r6, r7, fp, sp, lr, pc}
    1bc8:			; <UNDEFINED> instruction: 0xf8d6f000
    1bcc:	ldrmi	r2, [ip], -r0, lsl #6
    1bd0:	bmi	4e1be4 <_IO_stdin_used@@Base+0x4de2c8>
    1bd4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    1bd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1bdc:	subsmi	r9, sl, r3, lsr #22
    1be0:			; <UNDEFINED> instruction: 0x4620d116
    1be4:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    1be8:	strcc	r4, [r8, #-2574]	; 0xfffff5f2
    1bec:	blgt	3d7ee0 <_IO_stdin_used@@Base+0x3d45c4>
    1bf0:	andeq	lr, pc, r5, lsl #17
    1bf4:	stmdbls	r1, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1bf8:	strtmi	sl, [r0], -r2, lsl #20
    1bfc:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c00:	sbcsle	r2, sp, r0, lsl #16
    1c04:			; <UNDEFINED> instruction: 0xf04f4620
    1c08:			; <UNDEFINED> instruction: 0xf7ff34ff
    1c0c:			; <UNDEFINED> instruction: 0xe7e0e8b4
    1c10:	svc	0x00f4f7fe
    1c14:	muleq	r1, r4, r3
    1c18:	andeq	r0, r0, r4, ror #1
    1c1c:	andeq	r3, r1, sl, ror r3
    1c20:	andeq	r3, r1, sl, lsl r3
    1c24:	andeq	r0, r0, r4, lsl #2
    1c28:	mvnsmi	lr, sp, lsr #18
    1c2c:	strmi	r4, [r0], ip, lsl #12
    1c30:	stmdavs	r0!, {r0, r3, r7, fp, sp, lr}
    1c34:			; <UNDEFINED> instruction: 0x4616461f
    1c38:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
    1c3c:	stmiavs	r1!, {r3, r4, r5, r8, r9, fp, ip, sp, pc}^
    1c40:	mvnslt	r4, r5, lsl #12
    1c44:	ldrtmi	r6, [sl], -r0, lsr #16
    1c48:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    1c4c:	stmdbvs	r3!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    1c50:	andle	r2, r2, r1, lsl #22
    1c54:	pop	{r3, r5, r9, sl, lr}
    1c58:	ldmdahi	fp!, {r4, r5, r6, r7, r8, pc}
    1c5c:	andsle	r2, r9, r2, lsl #22
    1c60:	mvnsle	r2, sl, lsl #22
    1c64:	mulcc	fp, r8, r8
    1c68:	mvnsle	r2, r0, lsl #22
    1c6c:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c70:	ldrtmi	r4, [r8], -r4, lsl #12
    1c74:			; <UNDEFINED> instruction: 0xf880f000
    1c78:	andhi	fp, r4, r4, ror #20
    1c7c:	pop	{r3, r5, r9, sl, lr}
    1c80:			; <UNDEFINED> instruction: 0x463181f0
    1c84:			; <UNDEFINED> instruction: 0xf7ff4638
    1c88:	stmdacs	r0, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1c8c:			; <UNDEFINED> instruction: 0xf04fd0df
    1c90:			; <UNDEFINED> instruction: 0xe7df35ff
    1c94:	mulcc	sl, r8, r8
    1c98:	bicsle	r2, fp, r0, lsl #22
    1c9c:	svclt	0x0000e7e6
    1ca0:			; <UNDEFINED> instruction: 0xf64db430
    1ca4:	stmdavs	r4, {r0, r1, r7, r8, r9, sp, lr}^
    1ca8:	tstcc	fp, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
    1cac:			; <UNDEFINED> instruction: 0xf64b6802
    1cb0:			; <UNDEFINED> instruction: 0xf6cf55c0
    1cb4:	blx	fe0df47e <_IO_stdin_used@@Base+0xfe0dbb62>
    1cb8:	strbne	r3, [r3, r4, lsl #2]!
    1cbc:			; <UNDEFINED> instruction: 0x43a1ebc3
    1cc0:	andvs	r4, r2, sl, lsl r4
    1cc4:	movwmi	pc, #15109	; 0x3b05	; <UNPREDICTABLE>
    1cc8:	blcs	30d90 <_IO_stdin_used@@Base+0x2d474>
    1ccc:			; <UNDEFINED> instruction: 0xf102bfb8
    1cd0:	strdvs	r3, [r3], #-47	; 0xffffffd1
    1cd4:			; <UNDEFINED> instruction: 0xf503bfbe
    1cd8:			; <UNDEFINED> instruction: 0xf5032374
    1cdc:	stmib	r0, {r4, r8, r9, ip, sp, lr}^
    1ce0:	bcs	a8e8 <_IO_stdin_used@@Base+0x6fcc>
    1ce4:	movwcs	fp, #4028	; 0xfbc
    1ce8:	movwcc	lr, #2496	; 0x9c0
    1cec:	svclt	0x00004770
    1cf0:			; <UNDEFINED> instruction: 0xf10db084
    1cf4:	stmdb	ip, {r4, sl, fp}
    1cf8:	strbtmi	r0, [r9], -r3
    1cfc:	stm	r1, {r1, fp, ip, pc}
    1d00:	ldrmi	r0, [r3], -ip
    1d04:	bls	5276c <_IO_stdin_used@@Base+0x4ee50>
    1d08:			; <UNDEFINED> instruction: 0xdc0b9903
    1d0c:			; <UNDEFINED> instruction: 0xf04fbfb8
    1d10:	blle	14e114 <_IO_stdin_used@@Base+0x14a7f8>
    1d14:	sfmle	f4, 4, [r5], {145}	; 0x91
    1d18:			; <UNDEFINED> instruction: 0xf04fbfb4
    1d1c:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
    1d20:	ldrbmi	fp, [r0, -r4]!
    1d24:	andlt	r2, r4, r1
    1d28:	svclt	0x00004770
    1d2c:	stmdahi	r3, {r4, r5, r8, ip, sp, pc}
    1d30:	andle	r2, r6, r2, lsl #22
    1d34:	svclt	0x00182b0a
    1d38:	andle	r2, r0, r0
    1d3c:	andcc	r4, r8, r0, ror r7
    1d40:	andcc	r4, r4, r0, ror r7
    1d44:	svclt	0x00004770
    1d48:	stmdahi	r3, {r6, r8, ip, sp, pc}
    1d4c:	andle	r2, r4, r2, lsl #22
    1d50:	svclt	0x00142b0a
    1d54:	andscs	r2, r0, r0
    1d58:	andcs	r4, r4, r0, ror r7
    1d5c:	svclt	0x00004770
    1d60:	stmdahi	r3, {r6, r8, ip, sp, pc}
    1d64:	andle	r2, r4, r2, lsl #22
    1d68:	svclt	0x00142b0a
    1d6c:	andscs	r2, ip, r0
    1d70:	andscs	r4, r0, r0, ror r7
    1d74:	svclt	0x00004770
    1d78:	stmdahi	r3, {r4, r5, r8, ip, sp, pc}
    1d7c:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    1d80:	svclt	0x00182b02
    1d84:	andle	r2, r0, r0
    1d88:	andcc	r4, r2, r0, ror r7
    1d8c:	svclt	0x00004770
    1d90:	vldrle.16	s4, [sl, #-0]	; <UNPREDICTABLE>
    1d94:	vmlane.f16	s7, s6, s2	; <UNPREDICTABLE>
    1d98:	stmdane	r4, {r4, r5, sl, ip, sp, pc}^
    1d9c:	streq	pc, [r1, #-448]	; 0xfffffe40
    1da0:	stmiane	r9!, {sp}^
    1da4:	svccs	0x0001f813
    1da8:	svclt	0x004c07c9
    1dac:	bl	7fb4 <_IO_stdin_used@@Base+0x4698>
    1db0:	addsmi	r2, ip, #2
    1db4:	stfeqd	f5, [r3], {245}	; 0xf5
    1db8:	blx	4f5dcc <_IO_stdin_used@@Base+0x4f24b0>
    1dbc:	stceq	0, cr15, [r3], {128}	; 0x80
    1dc0:	bicmi	sp, r0, #-1073741762	; 0xc000003e
    1dc4:	lfmlt	f3, 1, [r0], #-512	; 0xfffffe00
    1dc8:			; <UNDEFINED> instruction: 0xf64f4770
    1dcc:			; <UNDEFINED> instruction: 0x477070ff
    1dd0:			; <UNDEFINED> instruction: 0x460db538
    1dd4:	strmi	r6, [r4], -r9, lsl #17
    1dd8:	teqlt	r2, r9, asr #20
    1ddc:	subhi	fp, r2, r2, asr sl
    1de0:	blt	16ee4d4 <_IO_stdin_used@@Base+0x16eabb8>
    1de4:	andhi	r8, r3, r1, asr #1
    1de8:	subhi	lr, r1, r5
    1dec:	blt	16ee480 <_IO_stdin_used@@Base+0x16eab64>
    1df0:	movwcs	r8, #3
    1df4:			; <UNDEFINED> instruction: 0xf10580e3
    1df8:			; <UNDEFINED> instruction: 0xf7ff0090
    1dfc:	stmdahi	r2!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1e00:			; <UNDEFINED> instruction: 0xf1054603
    1e04:	andshi	r0, sl, r0, lsl r0
    1e08:			; <UNDEFINED> instruction: 0xffb6f7ff
    1e0c:	andhi	r8, r3, r3, ror #16
    1e10:	andhi	fp, r1, r8, lsr sp
    1e14:	strb	r8, [lr, r3, asr #1]!
    1e18:	svc	0x003ef7fe
    1e1c:	eorhi	fp, r0, r0, asr #20
    1e20:	svclt	0x0000e7e7
    1e24:	svcmi	0x00f0e92d
    1e28:	ldrmi	fp, [r3], r7, asr #1
    1e2c:	vldrls	s9, [r0, #-356]	; 0xfffffe9c
    1e30:	blmi	165389c <_IO_stdin_used@@Base+0x164ff80>
    1e34:	tstls	r3, sl, ror r4
    1e38:	ldmpl	r3, {r2, r3, r5, fp, sp, lr}^
    1e3c:	ldmdavs	fp, {r1, r2, sl, fp, sp}
    1e40:			; <UNDEFINED> instruction: 0xf04f9345
    1e44:			; <UNDEFINED> instruction: 0xf0000300
    1e48:	stccs	0, cr8, [r4], {147}	; 0x93
    1e4c:	addshi	pc, r9, r0, asr #32
    1e50:	tstcs	r1, r2, lsl #12
    1e54:			; <UNDEFINED> instruction: 0xf04f2002
    1e58:			; <UNDEFINED> instruction: 0xf7fe0810
    1e5c:			; <UNDEFINED> instruction: 0x4604ef7a
    1e60:	rsble	r1, r3, r3, ror #24
    1e64:	strtmi	sl, [r0], -r4, lsl #28
    1e68:	beq	7dfac <_IO_stdin_used@@Base+0x7a690>
    1e6c:			; <UNDEFINED> instruction: 0xff70f000
    1e70:	ldrtmi	r2, [r3], -r4, lsl #14
    1e74:	ldrbmi	r9, [r1], -r0, lsl #14
    1e78:	strtmi	r2, [r0], -pc, lsl #4
    1e7c:	andge	pc, r0, r6, asr #17
    1e80:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    1e84:	rsble	r3, r2, r1
    1e88:	andcs	r4, r2, #53477376	; 0x3300000
    1e8c:			; <UNDEFINED> instruction: 0x46204651
    1e90:			; <UNDEFINED> instruction: 0xf7fe9700
    1e94:	andcc	lr, r1, r0, ror lr
    1e98:			; <UNDEFINED> instruction: 0x462bd059
    1e9c:			; <UNDEFINED> instruction: 0xf8539700
    1ea0:	strtmi	r2, [r0], -r4, lsr #22
    1ea4:	svclt	0x000b2a06
    1ea8:	andcs	r2, r2, #16, 4
    1eac:	tstcs	r0, r9, lsr #2
    1eb0:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1eb4:	suble	r3, sl, r1
    1eb8:	strls	r4, [r0, -fp, lsr #12]
    1ebc:	blcs	740010 <_IO_stdin_used@@Base+0x73c6f4>
    1ec0:	bcs	193748 <_IO_stdin_used@@Base+0x18fe2c>
    1ec4:	subcs	fp, r3, #11, 30	; 0x2c
    1ec8:			; <UNDEFINED> instruction: 0x21292201
    1ecc:			; <UNDEFINED> instruction: 0xf7fe2100
    1ed0:	andcc	lr, r1, r2, asr lr
    1ed4:	bvs	af5fc8 <_IO_stdin_used@@Base+0xaf26ac>
    1ed8:	teqle	lr, r0, lsl #22
    1edc:	ldrbmi	sl, [r9], -r5, lsr #30
    1ee0:	ldrtmi	r2, [r8], -r0, lsl #5
    1ee4:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    1ee8:			; <UNDEFINED> instruction: 0xf7ff4638
    1eec:	blls	101c08 <_IO_stdin_used@@Base+0xfe2ec>
    1ef0:			; <UNDEFINED> instruction: 0x46424639
    1ef4:	andhi	fp, r6, lr, asr sl
    1ef8:			; <UNDEFINED> instruction: 0xf7fe4620
    1efc:	bllt	c3da9c <_IO_stdin_used@@Base+0xc3a180>
    1f00:	vst2.16	{d22,d24}, [pc :128], sl
    1f04:	smlatblt	sl, r0, r6, r4
    1f08:	addslt	fp, r6, #335872	; 0x52000
    1f0c:	strbmi	sl, [r9], -r5, lsl #26
    1f10:	strtmi	r2, [r8], -r0, lsl #5
    1f14:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1f18:			; <UNDEFINED> instruction: 0xf7ff4628
    1f1c:	strtmi	pc, [r9], -sp, lsr #30
    1f20:	andhi	r4, r6, r2, asr #12
    1f24:			; <UNDEFINED> instruction: 0xf7fe4620
    1f28:	ldmdblt	r8, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    1f2c:	blmi	6947a0 <_IO_stdin_used@@Base+0x690e84>
    1f30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1f34:	blls	115bfa4 <_IO_stdin_used@@Base+0x1158688>
    1f38:	qsuble	r4, sl, r9
    1f3c:	sublt	r4, r7, r0, lsr #12
    1f40:	svchi	0x00f0e8bd
    1f44:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    1f48:	blcs	1cdbf5c <_IO_stdin_used@@Base+0x1cd8640>
    1f4c:	strtmi	sp, [r0], -lr, ror #1
    1f50:	ldrbtcc	pc, [pc], #79	; 1f58 <__assert_fail@plt+0x11c0>	; <UNPREDICTABLE>
    1f54:	svc	0x000ef7fe
    1f58:			; <UNDEFINED> instruction: 0xf105e7e8
    1f5c:	ldrbmi	r0, [r1], -r0, lsr #6
    1f60:	strtmi	r2, [r0], -r4, lsr #4
    1f64:			; <UNDEFINED> instruction: 0xf7fe9700
    1f68:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    1f6c:			; <UNDEFINED> instruction: 0xe7eed0b6
    1f70:	tstcs	r1, r2, lsl #12
    1f74:			; <UNDEFINED> instruction: 0xf04f200a
    1f78:			; <UNDEFINED> instruction: 0xf7fe081c
    1f7c:	strmi	lr, [r4], -sl, ror #29
    1f80:			; <UNDEFINED> instruction: 0xf7fee76e
    1f84:			; <UNDEFINED> instruction: 0xf04fee9c
    1f88:	tstcs	r6, #-16777216	; 0xff000000
    1f8c:	strb	r6, [sp, r3]
    1f90:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    1f94:	strheq	r3, [r1], -ip
    1f98:	andeq	r0, r0, r4, ror #1
    1f9c:	andeq	r2, r1, r0, asr #31
    1fa0:	svcmi	0x00f0e92d
    1fa4:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
    1fa8:	ldrmi	r8, [lr], -r2, lsl #22
    1fac:	strbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1fb0:			; <UNDEFINED> instruction: 0xf8df4680
    1fb4:	strmi	r3, [sl], r0, ror #9
    1fb8:	adclt	r4, sp, sl, ror r4
    1fbc:	ldmpl	r3, {r1, r8, r9, sl, fp, sp, pc}^
    1fc0:	ldrsbmi	pc, [ip], #135	; 0x87	; <UNPREDICTABLE>
    1fc4:			; <UNDEFINED> instruction: 0xf8c7681b
    1fc8:			; <UNDEFINED> instruction: 0xf04f30a4
    1fcc:	stmdbvs	r0!, {r8, r9}
    1fd0:	svclt	0x00182884
    1fd4:			; <UNDEFINED> instruction: 0xf0002806
    1fd8:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, pc}
    1fdc:			; <UNDEFINED> instruction: 0xf0002b06
    1fe0:	blcs	122314 <_IO_stdin_used@@Base+0x11e9f8>
    1fe4:	bichi	pc, fp, r0, asr #32
    1fe8:	mulcs	sl, r8, r8
    1fec:	svclt	0x000c2a00
    1ff0:	ldrcs	r2, [r4, #-1280]	; 0xfffffb00
    1ff4:	svclt	0x00082801
    1ff8:	andle	r3, r3, r8, lsl #10
    1ffc:			; <UNDEFINED> instruction: 0xf0402811
    2000:	strcc	r8, [ip, #-446]	; 0xfffffe42
    2004:	addsmi	r6, r5, #663552	; 0xa2000
    2008:			; <UNDEFINED> instruction: 0x4615bfb8
    200c:			; <UNDEFINED> instruction: 0xf0002b06
    2010:			; <UNDEFINED> instruction: 0xf8d780db
    2014:	adcmi	r3, fp, #216	; 0xd8
    2018:			; <UNDEFINED> instruction: 0x81b1f2c0
    201c:	strtmi	r6, [sl], -r1, ror #21
    2020:	rscsvs	r4, sp, r0, lsr r6
    2024:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2028:	blcs	19c0bc <_IO_stdin_used@@Base+0x1987a0>
    202c:	rscshi	pc, fp, r0
    2030:			; <UNDEFINED> instruction: 0xf0402b04
    2034:	stmdbvs	r0!, {r2, r5, r7, r8, pc}
    2038:	svclt	0x00182884
    203c:	svclt	0x000c2806
    2040:	movwcs	r2, #769	; 0x301
    2044:	addshi	pc, pc, r0
    2048:	ldrdne	pc, [ip], -r8
    204c:	mulcs	sl, r8, r8
    2050:	bcs	1a33c <_IO_stdin_used@@Base+0x16a20>
    2054:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    2058:			; <UNDEFINED> instruction: 0xf0002801
    205c:	ldmdacs	r1, {r0, r1, r2, r4, r7, r8, pc}
    2060:	orrhi	pc, sp, r0, asr #32
    2064:	mulcc	sl, r8, r8
    2068:	ldrtmi	r4, [r3], sl, lsr #13
    206c:			; <UNDEFINED> instruction: 0xf1a5b12b
    2070:			; <UNDEFINED> instruction: 0xf1060314
    2074:	rscsvs	r0, fp, r4, lsl fp
    2078:	movwcs	r4, #1690	; 0x69a
    207c:	andcc	pc, r0, fp, asr #17
    2080:	andcc	pc, r4, fp, asr #17
    2084:	movweq	pc, #49418	; 0xc10a	; <UNPREDICTABLE>
    2088:	ldrbmi	r4, [r8], -r9, asr #12
    208c:	bcc	fe43d8b4 <_IO_stdin_used@@Base+0xfe439f98>
    2090:	movwcs	lr, #22996	; 0x59d4
    2094:	mrc2	7, 4, pc, cr12, cr15, {7}
    2098:			; <UNDEFINED> instruction: 0xf39afa9a
    209c:	addseq	pc, r0, r9, lsl #2
    20a0:	andcc	pc, r4, fp, lsr #17
    20a4:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    20a8:			; <UNDEFINED> instruction: 0xf1096803
    20ac:			; <UNDEFINED> instruction: 0x61bb0010
    20b0:	mrc2	7, 1, pc, cr12, cr15, {7}
    20b4:			; <UNDEFINED> instruction: 0xc004f8bb
    20b8:	addpl	pc, r8, #1325400064	; 0x4f000000
    20bc:			; <UNDEFINED> instruction: 0x3006f8bb
    20c0:			; <UNDEFINED> instruction: 0xf8a76801
    20c4:	ldrthi	ip, [sl], #-34	; 0xffffffde
    20c8:	blcs	1a8b4 <_IO_stdin_used@@Base+0x16f98>
    20cc:	addhi	pc, r5, r0, asr #32
    20d0:	tsteq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    20d4:	cfmadd32	mvax3, mvfx4, mvfx8, mvfx10
    20d8:			; <UNDEFINED> instruction: 0xf10a2a10
    20dc:	blgt	1c4930 <_IO_stdin_used@@Base+0x1c1014>
    20e0:	beq	1fe190 <_IO_stdin_used@@Base+0x1fa874>
    20e4:	vstreq	d14, [sl, #-692]	; 0xfffffd4c
    20e8:	streq	pc, [r6], -fp, lsl #2
    20ec:	beq	23e528 <_IO_stdin_used@@Base+0x23ac0c>
    20f0:	stmdage	r5, {r1, ip, pc}
    20f4:	ldrbmi	r9, [r9], -r3, lsl #2
    20f8:	ldmvs	sl!, {r2, r9, ip, pc}^
    20fc:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2100:	bne	fe43d968 <_IO_stdin_used@@Base+0xfe43a04c>
    2104:			; <UNDEFINED> instruction: 0xf7ff4650
    2108:	cdp	14, 1, cr15, cr8, cr3, {2}
    210c:			; <UNDEFINED> instruction: 0x469d3a10
    2110:	eorshi	fp, r0, r0, asr #20
    2114:	blcs	1c9a8 <_IO_stdin_used@@Base+0x1908c>
    2118:	msrhi	CPSR_s, r0, asr #32
    211c:	mulcc	sl, r8, r8
    2120:	teqle	lr, r0, lsl #22
    2124:			; <UNDEFINED> instruction: 0xf8946923
    2128:	blcs	4a200 <_IO_stdin_used@@Base+0x468e4>
    212c:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    2130:	teqle	r6, r0, lsl #20
    2134:	teqle	r4, r1, lsl fp
    2138:			; <UNDEFINED> instruction: 0x901cf8d8
    213c:	smlattcs	r0, r6, r9, r6
    2140:	tsteq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2144:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2148:	strbmi	r2, [r8], -r1, lsl #4
    214c:			; <UNDEFINED> instruction: 0xf8cd613e
    2150:			; <UNDEFINED> instruction: 0xf7fe8000
    2154:			; <UNDEFINED> instruction: 0x4601ed10
    2158:			; <UNDEFINED> instruction: 0xf0402800
    215c:	bvs	1922494 <_IO_stdin_used@@Base+0x191eb78>
    2160:	tsteq	r4, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2164:	andcs	r4, r2, #72, 12	; 0x4800000
    2168:			; <UNDEFINED> instruction: 0xf8cd617c
    216c:			; <UNDEFINED> instruction: 0xf7fe8000
    2170:	andcc	lr, r1, r2, lsl #26
    2174:	adcs	sp, lr, r5, lsl r1
    2178:	mulcs	fp, r8, r8
    217c:	svclt	0x000c2a00
    2180:	strcs	r2, [r8, #-1280]!	; 0xfffffb00
    2184:			; <UNDEFINED> instruction: 0xf8d9e736
    2188:			; <UNDEFINED> instruction: 0xf1091008
    218c:			; <UNDEFINED> instruction: 0xf1090310
    2190:	strls	r0, [r0], #-656	; 0xfffffd70
    2194:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    2198:			; <UNDEFINED> instruction: 0xf0001c43
    219c:			; <UNDEFINED> instruction: 0xf8ca80ac
    21a0:	bmi	fef421a8 <_IO_stdin_used@@Base+0xfef3e88c>
    21a4:	ldrbtmi	r4, [sl], #-3003	; 0xfffff445
    21a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    21ac:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
    21b0:			; <UNDEFINED> instruction: 0xf040405a
    21b4:	strtmi	r8, [r8], -fp, ror #2
    21b8:	ldrtmi	r3, [sp], ip, lsr #15
    21bc:	blhi	bd4b8 <_IO_stdin_used@@Base+0xb9b9c>
    21c0:	svchi	0x00f0e8bd
    21c4:	str	r2, [r4, -r0, lsl #10]!
    21c8:	mulcc	fp, r8, r8
    21cc:			; <UNDEFINED> instruction: 0xf43f2b00
    21d0:	stccc	15, cr10, [r8, #-128]!	; 0xffffff80
    21d4:	svcge	0x001df57f
    21d8:			; <UNDEFINED> instruction: 0xf107e08d
    21dc:			; <UNDEFINED> instruction: 0x466a0318
    21e0:	bcs	43da08 <_IO_stdin_used@@Base+0x43a0ec>
    21e4:	ldfeqd	f7, [r3], {10}
    21e8:			; <UNDEFINED> instruction: 0xf02ccb07
    21ec:	bl	feb45210 <_IO_stdin_used@@Base+0xfeb418f4>
    21f0:	bl	fe945628 <_IO_stdin_used@@Base+0xfe941d0c>
    21f4:			; <UNDEFINED> instruction: 0xf10a0a0a
    21f8:	ldrbmi	r0, [r6], #-2568	; 0xfffff5f8
    21fc:	beq	23e638 <_IO_stdin_used@@Base+0x23ad1c>
    2200:	ldrbmi	r9, [r9], -r3, lsl #2
    2204:	ldrdlt	pc, [ip], -r7
    2208:	stmdage	r5, {r1, ip, pc}
    220c:	ldrbmi	r9, [sl], -r4, lsl #4
    2210:	stcl	7, cr15, [r2], #1016	; 0x3f8
    2214:	blcs	253b88 <_IO_stdin_used@@Base+0x25026c>
    2218:	movwcs	fp, #3970	; 0xf82
    221c:	andscc	pc, r4, sl, lsl #17
    2220:	andscc	pc, r5, sl, lsl #17
    2224:	stmdbvs	r0!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    2228:	svclt	0x00182806
    222c:	adcle	r2, sl, r4, lsl #17
    2230:			; <UNDEFINED> instruction: 0xf0002801
    2234:	ldmdacs	r1, {r3, r8, pc}
    2238:	adchi	pc, r1, r0, asr #32
    223c:	ldrdlt	pc, [r4], -r8	; <UNPREDICTABLE>
    2240:	mulcc	fp, r8, r8
    2244:	blcs	13db4 <_IO_stdin_used@@Base+0x10498>
    2248:	rschi	pc, r2, r0
    224c:	strbmi	r2, [r9], -r0, lsl #6
    2250:			; <UNDEFINED> instruction: 0x46306033
    2254:	ldmib	r4, {r0, r1, r4, r5, r6, sp, lr}^
    2258:			; <UNDEFINED> instruction: 0xf7ff2305
    225c:			; <UNDEFINED> instruction: 0xf898fdb9
    2260:	blt	1a8e294 <_IO_stdin_used@@Base+0x1a8a978>
    2264:	blcs	22534 <_IO_stdin_used@@Base+0x1ec18>
    2268:	sbcshi	pc, r5, r0, asr #32
    226c:	tsteq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2270:	strteq	pc, [r4], -r7, lsl #2
    2274:			; <UNDEFINED> instruction: 0x4650461a
    2278:	bleq	73e3bc <_IO_stdin_used@@Base+0x73aaa0>
    227c:			; <UNDEFINED> instruction: 0xf8c74631
    2280:			; <UNDEFINED> instruction: 0xf7feb018
    2284:	stmdacs	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    2288:	sbcshi	pc, sl, r0, asr #32
    228c:	mulcc	fp, r8, r8
    2290:			; <UNDEFINED> instruction: 0xf0002b00
    2294:			; <UNDEFINED> instruction: 0xf10980d1
    2298:			; <UNDEFINED> instruction: 0x465a0190
    229c:	rscsvs	r4, r9, r0, lsr r6
    22a0:	stc	7, cr15, [r0], #1016	; 0x3f8
    22a4:	strdlt	r6, [r0, -r9]!
    22a8:			; <UNDEFINED> instruction: 0x4650221c
    22ac:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    22b0:	strcs	fp, [r4], -r8, lsl #22
    22b4:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
    22b8:			; <UNDEFINED> instruction: 0x21292243
    22bc:			; <UNDEFINED> instruction: 0x96004650
    22c0:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    22c4:			; <UNDEFINED> instruction: 0xf104b9b8
    22c8:	andscs	r0, r0, #36, 6	; 0x90000000
    22cc:	ldrbmi	r2, [r0], -r9, lsr #2
    22d0:			; <UNDEFINED> instruction: 0xf7fe9600
    22d4:	ldmdblt	r0!, {r4, r6, sl, fp, sp, lr, pc}^
    22d8:	blcs	1cb6c <_IO_stdin_used@@Base+0x19250>
    22dc:	svcge	0x0061f43f
    22e0:	msreq	CPSR_, #4, 2
    22e4:	eorcs	r4, r4, #80, 12	; 0x5000000
    22e8:	strls	r2, [r0], -r1, lsl #2
    22ec:	mcrr	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    22f0:			; <UNDEFINED> instruction: 0xf43f2800
    22f4:			; <UNDEFINED> instruction: 0xf04faf56
    22f8:	smmlsr	r2, pc, r5, r3	; <UNPREDICTABLE>
    22fc:	cmpcs	r5, r3, lsr r0
    2300:	adclt	r6, sl, #115	; 0x73
    2304:	ldrhtvs	r6, [r3], #3
    2308:	eorsvc	r6, r1, r3, lsr r1
    230c:	rsbsvc	r6, r3, r3, ror #19
    2310:	mlascc	r4, r8, r8, pc	; <UNPREDICTABLE>
    2314:	blt	14b0748 <_IO_stdin_used@@Base+0x14ace2c>
    2318:	bvs	18eed68 <_IO_stdin_used@@Base+0x18eb44c>
    231c:	bleq	fe43e748 <_IO_stdin_used@@Base+0xfe43ae2c>
    2320:			; <UNDEFINED> instruction: 0xf1098072
    2324:			; <UNDEFINED> instruction: 0x46580a10
    2328:	stmdbvs	r3!, {r0, r1, r4, r5, r9, ip, sp, lr}
    232c:			; <UNDEFINED> instruction: 0xf7ff7273
    2330:	ldrshtvs	pc, [r8], #-205	; 0xffffff33	; <UNPREDICTABLE>
    2334:			; <UNDEFINED> instruction: 0xf7ff4658
    2338:	ldmdavs	r9!, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}^
    233c:			; <UNDEFINED> instruction: 0xf1064602
    2340:			; <UNDEFINED> instruction: 0xf7fe000c
    2344:	ldrbmi	lr, [r0], -sl, asr #24
    2348:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    234c:			; <UNDEFINED> instruction: 0x46506078
    2350:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    2354:			; <UNDEFINED> instruction: 0x46026879
    2358:	andseq	pc, r0, r6, lsl #2
    235c:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    2360:	ldrbt	r6, [r9], -r0, lsr #18
    2364:	ldmvs	r8!, {r2, r9, sp}
    2368:	msreq	CPSR_, #4, 2
    236c:	mrscs	r9, R9_usr
    2370:			; <UNDEFINED> instruction: 0xf7fe2224
    2374:	stmdacs	r0, {sl, fp, sp, lr, pc}
    2378:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {1}
    237c:			; <UNDEFINED> instruction: 0xf7fee7bb
    2380:			; <UNDEFINED> instruction: 0xf04fec9e
    2384:	tstcs	r6, #1069547520	; 0x3fc00000
    2388:	str	r6, [sl, -r3]
    238c:	mulcc	sl, r8, r8
    2390:	tstlt	r3, r9, lsr #12
    2394:			; <UNDEFINED> instruction: 0xf1a53614
    2398:	movwcs	r0, #276	; 0x114
    239c:	rsbsvs	r6, r3, r3, lsr r0
    23a0:	eorsvc	r2, r3, r8, lsl #6
    23a4:			; <UNDEFINED> instruction: 0xf7fe60f9
    23a8:			; <UNDEFINED> instruction: 0xf8d9ec78
    23ac:	ldmvs	r9!, {r3, ip, sp}^
    23b0:	rscshi	fp, r3, fp, asr sl
    23b4:	adcshi	fp, r0, r0, asr #20
    23b8:			; <UNDEFINED> instruction: 0xf7ff4630
    23bc:	blt	1041768 <_IO_stdin_used@@Base+0x103de4c>
    23c0:	sxtab	r8, r7, r0
    23c4:			; <UNDEFINED> instruction: 0xf47f2a00
    23c8:			; <UNDEFINED> instruction: 0xf8d8aeec
    23cc:			; <UNDEFINED> instruction: 0xf1076018
    23d0:			; <UNDEFINED> instruction: 0xf1070218
    23d4:			; <UNDEFINED> instruction: 0xf04f0124
    23d8:			; <UNDEFINED> instruction: 0xf8c70a10
    23dc:			; <UNDEFINED> instruction: 0x4630a018
    23e0:	stc	7, cr15, [r4], #1016	; 0x3f8
    23e4:	orrle	r2, r6, r0, lsl #16
    23e8:	blcs	257dc <_IO_stdin_used@@Base+0x21ec0>
    23ec:			; <UNDEFINED> instruction: 0xf898d045
    23f0:	blcs	e420 <_IO_stdin_used@@Base+0xab04>
    23f4:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
    23f8:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
    23fc:			; <UNDEFINED> instruction: 0xf47f2b00
    2400:	stmdbvs	r3!, {r4, r6, r7, r9, sl, fp, sp, pc}
    2404:			; <UNDEFINED> instruction: 0xf47f2b01
    2408:			; <UNDEFINED> instruction: 0xf8d8ae95
    240c:			; <UNDEFINED> instruction: 0xe6959018
    2410:	ldrsbtge	pc, [r0], -r8	; <UNPREDICTABLE>
    2414:			; <UNDEFINED> instruction: 0xf107e71a
    2418:	tstcs	r6, r8, lsl r3
    241c:	andcs	r6, r4, #251	; 0xfb
    2420:			; <UNDEFINED> instruction: 0x465861b9
    2424:			; <UNDEFINED> instruction: 0x21299200
    2428:			; <UNDEFINED> instruction: 0xf7fe2207
    242c:	ldmvs	fp!, {r2, r5, r7, r8, r9, fp, sp, lr, pc}^
    2430:			; <UNDEFINED> instruction: 0xf43f2800
    2434:	smmla	lr, sp, pc, sl	; <UNPREDICTABLE>
    2438:	blcs	2582c <_IO_stdin_used@@Base+0x21f10>
    243c:	svcge	0x0039f47f
    2440:	orrseq	pc, r0, r9, lsl #2
    2444:			; <UNDEFINED> instruction: 0xf898e730
    2448:	orrslt	r3, fp, fp
    244c:	ldrdge	pc, [r0], -r8	; <UNPREDICTABLE>
    2450:	eorsvs	r2, r3, r0, lsl #6
    2454:	orrcs	r6, r0, #115	; 0x73
    2458:			; <UNDEFINED> instruction: 0xf1077033
    245c:	rscsvs	r0, fp, r8, lsl r3
    2460:	ldc	7, cr15, [sl], {254}	; 0xfe
    2464:	ldrdcs	pc, [r8], -r9
    2468:	blt	149c85c <_IO_stdin_used@@Base+0x1498f40>
    246c:	blt	102283c <_IO_stdin_used@@Base+0x101ef20>
    2470:			; <UNDEFINED> instruction: 0xe6fd80b0
    2474:	ldrdge	pc, [ip], -r8	; <UNPREDICTABLE>
    2478:			; <UNDEFINED> instruction: 0xf109e7ea
    247c:			; <UNDEFINED> instruction: 0x46520190
    2480:			; <UNDEFINED> instruction: 0xf7fe4630
    2484:	stmdacs	r0, {r1, r5, sl, fp, sp, lr, pc}
    2488:			; <UNDEFINED> instruction: 0xe734d0b1
    248c:	bl	fedc048c <_IO_stdin_used@@Base+0xfedbcb70>
    2490:	andeq	r2, r1, r8, lsr pc
    2494:	andeq	r0, r0, r4, ror #1
    2498:	andeq	r2, r1, sl, asr #26
    249c:	ldrbmi	lr, [r0, sp, lsr #18]!
    24a0:			; <UNDEFINED> instruction: 0x4617461c
    24a4:	blls	293ce4 <_IO_stdin_used@@Base+0x2903c8>
    24a8:	ldmib	sp, {r0, r2, r5, r9, sl, lr}^
    24ac:	strmi	r1, [r4], -r8, lsl #4
    24b0:	stmdbhi	fp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    24b4:	blx	6c04b8 <_IO_stdin_used@@Base+0x6bcb9c>
    24b8:	strmi	fp, [r1], -r0, ror #2
    24bc:			; <UNDEFINED> instruction: 0x462a4633
    24c0:			; <UNDEFINED> instruction: 0xf8cd4620
    24c4:			; <UNDEFINED> instruction: 0xf8cd9028
    24c8:	strls	r8, [r8, -r4, lsr #32]
    24cc:			; <UNDEFINED> instruction: 0x47f0e8bd
    24d0:	ldcllt	0, cr15, [r6]
    24d4:			; <UNDEFINED> instruction: 0x87f0e8bd
    24d8:	svcmi	0x00f0e92d
    24dc:	strmi	fp, [sp], -r7, lsl #1
    24e0:	ldcls	6, cr4, [r2], {144}	; 0x90
    24e4:			; <UNDEFINED> instruction: 0xf8dd461f
    24e8:	andcs	r9, r0, #68	; 0x44
    24ec:			; <UNDEFINED> instruction: 0xf8dd2111
    24f0:	strls	sl, [r1], #-64	; 0xffffffc0
    24f4:	ldcls	6, cr4, [r3], {6}
    24f8:			; <UNDEFINED> instruction: 0x3002f8b9
    24fc:	ldrsblt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2500:			; <UNDEFINED> instruction: 0xf7ff9402
    2504:			; <UNDEFINED> instruction: 0x4604f9f3
    2508:	rsble	r2, r1, r0, lsl #16
    250c:	stmdahi	fp!, {r1, r5, r9, fp, pc}
    2510:	mulle	r2, sl, r2
    2514:	pop	{r0, r1, r2, ip, sp, pc}
    2518:			; <UNDEFINED> instruction: 0xf1048ff0
    251c:			; <UNDEFINED> instruction: 0xf8b90210
    2520:	andls	r3, r3, #2
    2524:	movwls	r4, #17936	; 0x4610
    2528:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    252c:	bls	e9144 <_IO_stdin_used@@Base+0xe5828>
    2530:	addsmi	r8, r9, #65536	; 0x10000
    2534:			; <UNDEFINED> instruction: 0xf104d1ee
    2538:			; <UNDEFINED> instruction: 0xf8b90390
    253c:	andls	r9, r4, #0
    2540:	movwls	r4, #13848	; 0x3618
    2544:	ldc2	7, cr15, [r8], {255}	; 0xff
    2548:	strbmi	r8, [r9, #-2049]	; 0xfffff7ff
    254c:	svccs	0x0002d1e2
    2550:	andcc	lr, r3, #3620864	; 0x374000
    2554:			; <UNDEFINED> instruction: 0xf10abf04
    2558:			; <UNDEFINED> instruction: 0xf10a070c
    255c:	andle	r0, r5, r0, lsl r1
    2560:	bicsle	r2, r7, sl, lsl #30
    2564:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
    2568:	streq	pc, [r8, -sl, lsl #2]
    256c:	stmib	sp, {r4, r9, sl, lr}^
    2570:	andls	r1, r3, #4, 6	; 0x10000000
    2574:	blx	ff6c057a <_IO_stdin_used@@Base+0xff6bcc5e>
    2578:	strmi	r9, [r1], r3, lsl #20
    257c:			; <UNDEFINED> instruction: 0xf7ff4610
    2580:	stmdbls	r4, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2584:	strbmi	r4, [r8], -r2, lsl #12
    2588:	bl	b40588 <_IO_stdin_used@@Base+0xb3cc6c>
    258c:	bicle	r2, r1, r0, lsl #16
    2590:	ldrmi	r9, [r8], -r5, lsl #22
    2594:			; <UNDEFINED> instruction: 0xf7ff9303
    2598:	blls	1014c4 <_IO_stdin_used@@Base+0xfdba8>
    259c:	ldrmi	r4, [r8], -r1, lsl #13
    25a0:	blx	ff4c05a6 <_IO_stdin_used@@Base+0xff4bcc8a>
    25a4:			; <UNDEFINED> instruction: 0x46024639
    25a8:			; <UNDEFINED> instruction: 0xf7fe4648
    25ac:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    25b0:	bls	b6c78 <_IO_stdin_used@@Base+0xb335c>
    25b4:	stmdbls	r1, {r0, r1, r3, r5, r9, sl, lr}
    25b8:			; <UNDEFINED> instruction: 0xf8cd4630
    25bc:	andsls	fp, r1, #72	; 0x48
    25c0:	tstls	r0, r2, asr #12
    25c4:	andlt	r4, r7, r1, lsr #12
    25c8:	svcmi	0x00f0e8bd
    25cc:	ldcllt	0, cr15, [r8, #-0]
    25d0:			; <UNDEFINED> instruction: 0xf8b94602
    25d4:	tstcs	r1, r0
    25d8:			; <UNDEFINED> instruction: 0xf7ff4630
    25dc:	strmi	pc, [r4], -r7, lsl #19
    25e0:	orrsle	r2, r3, r0, lsl #16
    25e4:			; <UNDEFINED> instruction: 0xf8b94602
    25e8:	tstcs	r1, r6
    25ec:			; <UNDEFINED> instruction: 0xf7ff4630
    25f0:			; <UNDEFINED> instruction: 0x4604f97d
    25f4:	orrle	r2, r9, r0, lsl #16
    25f8:	pop	{r0, r1, r2, ip, sp, pc}
    25fc:	svclt	0x00008ff0
    2600:			; <UNDEFINED> instruction: 0x461cb570
    2604:	addlt	r7, r6, sp, asr sl
    2608:	stccs	6, cr4, [r1, #-76]	; 0xffffffb4
    260c:	ldccs	0, cr13, [r1, #-136]	; 0xffffff78
    2610:	stccs	0, cr13, [r6, #-60]	; 0xffffffc4
    2614:	eorle	r9, lr, sl, lsl #20
    2618:	svclt	0x00cc2a1b
    261c:	andcs	r2, r1, #0, 4
    2620:	svclt	0x000c2d84
    2624:			; <UNDEFINED> instruction: 0xf0424615
    2628:	cfstr32cs	mvfx0, [r0, #-4]
    262c:	andlt	sp, r6, r2, lsr r0
    2630:	blls	2b1bf8 <_IO_stdin_used@@Base+0x2ae2dc>
    2634:			; <UNDEFINED> instruction: 0xddfa2b1b
    2638:			; <UNDEFINED> instruction: 0xf1049b0d
    263c:	mcrls	5, 0, r0, cr11, cr4, {0}
    2640:	blls	327258 <_IO_stdin_used@@Base+0x32393c>
    2644:	rsbseq	lr, r0, sp, lsl #17
    2648:	movwcs	r9, #8963	; 0x2303
    264c:			; <UNDEFINED> instruction: 0xff44f7ff
    2650:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    2654:	bcs	6e8e84 <_IO_stdin_used@@Base+0x6e5568>
    2658:	bls	379e04 <_IO_stdin_used@@Base+0x3764e8>
    265c:	blhi	9253fc <_IO_stdin_used@@Base+0x921ae0>
    2660:	bls	326e78 <_IO_stdin_used@@Base+0x32355c>
    2664:	stmib	sp, {r8, sl, ip, pc}^
    2668:	andls	r4, r3, #1048576	; 0x100000
    266c:			; <UNDEFINED> instruction: 0xf7ff9a0b
    2670:	andlt	pc, r6, r5, lsl pc	; <UNPREDICTABLE>
    2674:	bcs	6f1c3c <_IO_stdin_used@@Base+0x6ee320>
    2678:	bhi	fe8b9de4 <_IO_stdin_used@@Base+0xfe8b64c8>
    267c:	stcls	14, cr9, [sp], {12}
    2680:	strcs	lr, [r2], -sp, asr #19
    2684:	strcs	r9, [r0], #-1028	; 0xfffffbfc
    2688:	stmib	sp, {r0, r1, r3, r9, fp, ip, pc}^
    268c:			; <UNDEFINED> instruction: 0xf7ff5400
    2690:	strb	pc, [ip, r5, lsl #30]	; <UNPREDICTABLE>
    2694:	vmlals.f32	s16, s25, s5
    2698:	stmib	sp, {r0, r2, r3, sl, fp, ip, pc}^
    269c:	strls	r2, [r4], #-1538	; 0xfffff9fe
    26a0:	bls	2cb8b8 <_IO_stdin_used@@Base+0x2c7f9c>
    26a4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    26a8:	mrc2	7, 7, pc, cr8, cr15, {7}
    26ac:	svclt	0x0000e7bf
    26b0:			; <UNDEFINED> instruction: 0x461cb570
    26b4:	umulllt	r7, r6, sp, r9
    26b8:	ldccs	6, cr4, [sl, #-76]!	; 0xffffffb4
    26bc:	ldccs	0, cr13, [r1, #-136]	; 0xffffff78
    26c0:	stccs	0, cr13, [r6, #-60]	; 0xffffffc4
    26c4:	eorle	r9, pc, sl, lsl #20
    26c8:	svclt	0x00cc2a1b
    26cc:	andcs	r2, r1, #0, 4
    26d0:	svclt	0x000c2d84
    26d4:			; <UNDEFINED> instruction: 0xf0424615
    26d8:	cfstr32cs	mvfx0, [r0, #-4]
    26dc:	andlt	sp, r6, r3, lsr r0
    26e0:	blls	2b1ca8 <_IO_stdin_used@@Base+0x2ae38c>
    26e4:			; <UNDEFINED> instruction: 0xddfa2b2f
    26e8:			; <UNDEFINED> instruction: 0xf1049b0d
    26ec:	cfsh32ls	mvfx0, mvfx11, #24
    26f0:	blls	327308 <_IO_stdin_used@@Base+0x3239ec>
    26f4:	rsbseq	lr, r0, sp, lsl #17
    26f8:	movwcs	r9, #41731	; 0xa303
    26fc:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2700:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    2704:	bcs	be8f34 <_IO_stdin_used@@Base+0xbe5618>
    2708:	cdpls	13, 0, cr13, cr13, cr9, {7}
    270c:	stchi	13, cr8, [r5, #904]!	; 0x388
    2710:	strls	r2, [r4], -r1, lsl #8
    2714:	stmib	sp, {r2, r3, r9, sl, fp, ip, pc}^
    2718:	stmib	sp, {r8, sl, lr}^
    271c:	bls	2cbf2c <_IO_stdin_used@@Base+0x2c8610>
    2720:	mrc2	7, 5, pc, cr12, cr15, {7}
    2724:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    2728:	vldrle	s5, [r8, #188]	; 0xbc
    272c:	cdpls	13, 0, cr8, cr12, cr2, {1}
    2730:	stmib	sp, {r0, r2, r3, sl, fp, ip, pc}^
    2734:	strls	r2, [r4], #-1538	; 0xfffff9fe
    2738:	bls	2cb740 <_IO_stdin_used@@Base+0x2c7e24>
    273c:	strpl	lr, [r0], #-2509	; 0xfffff633
    2740:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2744:	stchi	7, cr14, [r2, #-812]!	; 0xfffffcd4
    2748:	strls	r9, [r4], #-3085	; 0xfffff3f3
    274c:	strb	r2, [r1, r4, lsl #9]!
    2750:	stmdbcs	r3, {r2, r3, r7, r8, fp, ip, sp}
    2754:	ldrbtlt	sp, [r0], #3396	; 0xd44
    2758:	streq	pc, [ip], #256	; 0x100
    275c:	strne	pc, [r1, #-576]	; 0xfffffdc0
    2760:	blcs	fa784 <_IO_stdin_used@@Base+0xf6e68>
    2764:	stmdahi	r0!, {r2, r3, r8, fp, ip, lr, pc}^
    2768:	andle	r4, ip, r8, lsr #5
    276c:	ldrmi	r2, [ip], #-2307	; 0xfffff6fd
    2770:	stmdahi	r3!, {r1, r2, r8, fp, ip, lr, pc}
    2774:	addslt	fp, fp, #372736	; 0x5b000
    2778:	bl	fe8531ac <_IO_stdin_used@@Base+0xfe84f890>
    277c:	ldflee	f0, [r0, #12]!
    2780:	ldcllt	0, cr2, [r0]
    2784:	blcc	11454c <_IO_stdin_used@@Base+0x110c30>
    2788:	blcs	2049fc <_IO_stdin_used@@Base+0x2010e0>
    278c:	svclt	0x00a84618
    2790:	teqlt	fp, #8
    2794:	ldrtmi	r2, [r3], -r0, lsl #12
    2798:			; <UNDEFINED> instruction: 0x36016053
    279c:	adcsmi	r6, r0, #19
    27a0:			; <UNDEFINED> instruction: 0xf1027961
    27a4:	stmdbvc	r7!, {r3, r9}
    27a8:	streq	pc, [r4], #-260	; 0xfffffefc
    27ac:	b	13e0a48 <_IO_stdin_used@@Base+0x13dd12c>
    27b0:	b	1046bbc <_IO_stdin_used@@Base+0x10432a0>
    27b4:	vaddw.u8	<illegal reg q9.5>, <illegal reg q2.5>, d7
    27b8:	b	10444c8 <_IO_stdin_used@@Base+0x1040bac>
    27bc:			; <UNDEFINED> instruction: 0xf8021115
    27c0:			; <UNDEFINED> instruction: 0xf8427c04
    27c4:			; <UNDEFINED> instruction: 0xf0051c08
    27c8:			; <UNDEFINED> instruction: 0xf8020501
    27cc:	stmiavc	r1!, {r0, r1, sl, fp, ip, lr}^
    27d0:	stcne	8, cr15, [r2], {2}
    27d4:	stmdacs	r1, {r5, r6, r7, sl, fp, ip, lr, pc}
    27d8:	svclt	0x00b8bcf0
    27dc:	ldrbmi	r2, [r0, -r1]!
    27e0:	ldrbmi	r2, [r0, -r0]!
    27e4:	bfi	r4, r8, #12, #1
    27e8:	ldrlt	r2, [r0, #-2833]!	; 0xfffff4ef
    27ec:	andsle	fp, r6, r7, lsl #1
    27f0:	svclt	0x00182b3a
    27f4:	andle	r2, r1, r1, lsl #22
    27f8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    27fc:	strcs	r9, [r0], #-2826	; 0xfffff4f6
    2800:	strcs	r9, [r1, #-2570]	; 0xfffff5f6
    2804:	ldmhi	r2, {r0, r1, r3, r4, r6, r7, fp, pc}
    2808:	movwls	r9, #9220	; 0x2404
    280c:	andls	r2, r1, #738197504	; 0x2c000000
    2810:	bls	327824 <_IO_stdin_used@@Base+0x323f08>
    2814:			; <UNDEFINED> instruction: 0xf7ff9500
    2818:	andlt	pc, r7, r1, asr #28
    281c:	bls	331ce4 <_IO_stdin_used@@Base+0x32e3c8>
    2820:	movwls	r2, #17152	; 0x4300
    2824:	andls	r9, r2, #201326592	; 0xc000000
    2828:	movwls	r9, #2570	; 0xa0a
    282c:	andcs	r9, fp, #268435456	; 0x10000000
    2830:	mrc2	7, 2, pc, cr2, cr15, {7}
    2834:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    2838:	ldrbmi	lr, [r0, sp, lsr #18]!
    283c:	bmi	10d409c <_IO_stdin_used@@Base+0x10d0780>
    2840:	blmi	10d40b8 <_IO_stdin_used@@Base+0x10d079c>
    2844:	ldrbtmi	fp, [sl], #-152	; 0xffffff68
    2848:			; <UNDEFINED> instruction: 0xf8dd7a85
    284c:	strmi	r9, [r7], -r0, lsl #1
    2850:	pkhtbmi	r5, r8, r3, asr #17
    2854:	tstls	r7, #1769472	; 0x1b0000
    2858:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    285c:	ldccs	3, cr11, [fp], {69}	; 0x45
    2860:	bvc	1cf9cd4 <_IO_stdin_used@@Base+0x1cf63b8>
    2864:	tstle	r8, r1, lsl #22
    2868:			; <UNDEFINED> instruction: 0x36143c14
    286c:			; <UNDEFINED> instruction: 0xf04f2c8b
    2870:	vstmdble	r4!, {s0-s27}
    2874:	umullcc	pc, r8, r6, r8	; <UNPREDICTABLE>
    2878:	mvnseq	pc, #3
    287c:	svclt	0x00182b20
    2880:	eorle	r2, r0, r0, lsl #10
    2884:	bcs	20954 <_IO_stdin_used@@Base+0x1d038>
    2888:	bcs	2f6980 <_IO_stdin_used@@Base+0x2f3064>
    288c:	streq	pc, [r8], #-420	; 0xfffffe5c
    2890:	beq	23ecb0 <_IO_stdin_used@@Base+0x23b394>
    2894:	bcs	f69c8 <_IO_stdin_used@@Base+0xf30ac>
    2898:	bmi	bb691c <_IO_stdin_used@@Base+0xbb3000>
    289c:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    28a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28a4:	subsmi	r9, sl, r7, lsl fp
    28a8:	andslt	sp, r8, sp, asr #2
    28ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    28b0:	svclt	0x00c82c07
    28b4:	beq	23e9f8 <_IO_stdin_used@@Base+0x23b0dc>
    28b8:	stccs	13, cr13, [fp], {239}	; 0xef
    28bc:	ldmdavc	r5!, {r1, r3, r4, r6, r7, sl, fp, ip, lr, pc}
    28c0:	strcs	fp, [r0, #-773]	; 0xfffffcfb
    28c4:	bge	1fa988 <_IO_stdin_used@@Base+0x1f706c>
    28c8:	ldrtmi	r4, [r0], -r1, lsr #12
    28cc:			; <UNDEFINED> instruction: 0xff40f7ff
    28d0:			; <UNDEFINED> instruction: 0x46057832
    28d4:	bicsle	r2, r8, r0, lsl #20
    28d8:	ldmdavc	r3!, {r2, r4, sp, lr, pc}^
    28dc:	blcs	e7cec <_IO_stdin_used@@Base+0xe43d0>
    28e0:	andls	pc, r4, sp, asr #17
    28e4:	strls	fp, [r0], #-3848	; 0xfffff0f8
    28e8:	svclt	0x00144653
    28ec:	strbmi	r9, [r1], -r0, lsl #8
    28f0:	svclt	0x0007ac07
    28f4:	andcs	r4, r0, #56, 12	; 0x3800000
    28f8:	ldrtmi	r4, [r8], -r1, asr #12
    28fc:			; <UNDEFINED> instruction: 0xf7ff9403
    2900:			; <UNDEFINED> instruction: 0xe7cafe7f
    2904:	stmdage	r7, {r1, r4, r5, r6, r7, fp, pc}
    2908:			; <UNDEFINED> instruction: 0xf04f88b1
    290c:	andls	r0, r4, r1, lsl #24
    2910:	andls	r2, r2, #0, 6
    2914:	tstls	r1, r8, lsr r6
    2918:	strbmi	r4, [r1], -sl, asr #12
    291c:			; <UNDEFINED> instruction: 0xf8cd9503
    2920:			; <UNDEFINED> instruction: 0xf7ffc000
    2924:	ldrbmi	pc, [r4, #-3515]	; 0xfffff245	; <UNPREDICTABLE>
    2928:	ldmdavc	r2!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, lr, pc}
    292c:	stmdbge	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    2930:	tstls	r3, r3, asr r6
    2934:			; <UNDEFINED> instruction: 0x46414638
    2938:	strls	lr, [r1, #-2509]	; 0xfffff633
    293c:			; <UNDEFINED> instruction: 0xf7ff9400
    2940:	ldmdavc	r2!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    2944:			; <UNDEFINED> instruction: 0xf7fee7a7
    2948:	svclt	0x0000e95a
    294c:	andeq	r2, r1, sl, lsr #13
    2950:	andeq	r0, r0, r4, ror #1
    2954:	andeq	r2, r1, r2, asr r6
    2958:	ldrbmi	lr, [r0, sp, lsr #18]!
    295c:	bmi	f941b4 <_IO_stdin_used@@Base+0xf90898>
    2960:	blmi	f941dc <_IO_stdin_used@@Base+0xf908c0>
    2964:	ldrbtmi	fp, [sl], #-152	; 0xffffff68
    2968:			; <UNDEFINED> instruction: 0xf8dd2d8b
    296c:	strmi	r8, [r6], -r0, lsl #1
    2970:			; <UNDEFINED> instruction: 0x460f58d3
    2974:	tstls	r7, #1769472	; 0x1b0000
    2978:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    297c:			; <UNDEFINED> instruction: 0xf894dd61
    2980:			; <UNDEFINED> instruction: 0xf0033088
    2984:	blcs	80394c <_IO_stdin_used@@Base+0x800030>
    2988:			; <UNDEFINED> instruction: 0xf04fbf18
    298c:	andsle	r0, r5, r0, lsl #18
    2990:	bcs	fe060a20 <_IO_stdin_used@@Base+0xfe05d104>
    2994:	bcs	f6a08 <_IO_stdin_used@@Base+0xf30ec>
    2998:	streq	pc, [r8, #-421]	; 0xfffffe5b
    299c:	beq	23edb4 <_IO_stdin_used@@Base+0x23b498>
    29a0:	bcs	76a64 <_IO_stdin_used@@Base+0x73148>
    29a4:	bmi	bb6a98 <_IO_stdin_used@@Base+0xbb317c>
    29a8:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    29ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29b0:	subsmi	r9, sl, r7, lsl fp
    29b4:	andslt	sp, r8, sp, asr #2
    29b8:			; <UNDEFINED> instruction: 0x87f0e8bd
    29bc:	strtmi	sl, [r9], -r7, lsl #20
    29c0:			; <UNDEFINED> instruction: 0xf7ff4620
    29c4:	stmdavc	r2!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    29c8:	strmi	r2, [r1], r1, lsl #21
    29cc:	stmiahi	r2!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
    29d0:	stmiahi	r1!, {r0, r1, r2, fp, sp, pc}
    29d4:	stceq	0, cr15, [r1], {79}	; 0x4f
    29d8:	movwcs	r9, #4
    29dc:	ldrtmi	r9, [r0], -r2, lsl #4
    29e0:	strbmi	r9, [r2], -r1, lsl #2
    29e4:			; <UNDEFINED> instruction: 0xf8cd4639
    29e8:			; <UNDEFINED> instruction: 0xf8cd900c
    29ec:			; <UNDEFINED> instruction: 0xf7ffc000
    29f0:	stccs	13, cr15, [pc, #-340]!	; 28a4 <__assert_fail@plt+0x1b0c>
    29f4:	stmdavc	r2!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    29f8:			; <UNDEFINED> instruction: 0xf1043d08
    29fc:	bcs	c5224 <_IO_stdin_used@@Base+0xc1908>
    2a00:	stmdbge	r7, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    2a04:	tstls	r3, fp, lsl #4
    2a08:			; <UNDEFINED> instruction: 0x46394653
    2a0c:	stmib	sp, {r4, r5, r9, sl, lr}^
    2a10:	strls	r8, [r0, #-2305]	; 0xfffff6ff
    2a14:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2a18:	bcs	60aa8 <_IO_stdin_used@@Base+0x5d18c>
    2a1c:	stmdavc	r3!, {r0, r1, r6, r7, r8, ip, lr, pc}^
    2a20:	stcge	6, cr4, [r7], {57}	; 0x39
    2a24:	blcs	1142ec <_IO_stdin_used@@Base+0x1109d0>
    2a28:	andls	pc, r8, sp, asr #17
    2a2c:			; <UNDEFINED> instruction: 0xf8cd4653
    2a30:	svclt	0x000c8004
    2a34:	andcs	r2, r3, #0, 4
    2a38:	strls	r9, [r3], #-1280	; 0xfffffb00
    2a3c:	mrc2	7, 1, pc, cr8, cr15, {7}
    2a40:	stmdavc	r3!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2a44:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2a48:	sbcle	r2, r0, r1, lsl #23
    2a4c:	stcle	13, cr2, [sl, #188]!	; 0xbc
    2a50:			; <UNDEFINED> instruction: 0xf7fee7d1
    2a54:	svclt	0x0000e8d4
    2a58:	andeq	r2, r1, sl, lsl #11
    2a5c:	andeq	r0, r0, r4, ror #1
    2a60:	andeq	r2, r1, r6, asr #10
    2a64:			; <UNDEFINED> instruction: 0x4604b510
    2a68:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a6c:	stmdavs	r3, {r1, r5, r9, sl, lr}
    2a70:	andsle	r2, r9, r6, lsl fp
    2a74:	eorle	r2, r5, r4, ror #22
    2a78:	andle	r2, lr, r5, ror #22
    2a7c:	andle	r2, ip, r1, ror fp
    2a80:	eorle	r2, r6, r1, lsl #22
    2a84:	eorle	r2, fp, r2, ror #22
    2a88:	andsle	r2, r4, r3, ror #22
    2a8c:	andcs	r4, r1, r8, lsl r9
    2a90:			; <UNDEFINED> instruction: 0x4010e8bd
    2a94:			; <UNDEFINED> instruction: 0xf7fe4479
    2a98:	ldmdbmi	r6, {r0, r1, r2, r3, r5, r8, fp, ip, sp, pc}
    2a9c:	pop	{r0, sp}
    2aa0:	ldrbtmi	r4, [r9], #-16
    2aa4:	stmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2aa8:	andcs	r4, r1, r3, lsl r9
    2aac:			; <UNDEFINED> instruction: 0x4010e8bd
    2ab0:			; <UNDEFINED> instruction: 0xf7fe4479
    2ab4:	ldmdbmi	r1, {r0, r5, r8, fp, ip, sp, pc}
    2ab8:	pop	{r0, sp}
    2abc:	ldrbtmi	r4, [r9], #-16
    2ac0:	ldmdblt	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ac4:	andcs	r4, r1, lr, lsl #18
    2ac8:			; <UNDEFINED> instruction: 0x4010e8bd
    2acc:			; <UNDEFINED> instruction: 0xf7fe4479
    2ad0:	stmdbmi	ip, {r0, r1, r4, r8, fp, ip, sp, pc}
    2ad4:	pop	{r3, r4, r9, sl, lr}
    2ad8:	ldrbtmi	r4, [r9], #-16
    2adc:	stmdblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ae0:	andcs	r4, r1, r9, lsl #18
    2ae4:			; <UNDEFINED> instruction: 0x4010e8bd
    2ae8:			; <UNDEFINED> instruction: 0xf7fe4479
    2aec:	svclt	0x0000b905
    2af0:	andeq	r1, r0, ip, lsr #4
    2af4:	andeq	r1, r0, r6, asr #3
    2af8:	andeq	r0, r0, ip, lsl pc
    2afc:	andeq	r1, r0, r6, ror #3
    2b00:	andeq	r1, r0, r8, lsl #3
    2b04:	muleq	r0, lr, r1
    2b08:	andeq	r1, r0, r8, lsr #3
    2b0c:	svcmi	0x00f0e92d
    2b10:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
    2b14:	movwcs	r8, #2820	; 0xb04
    2b18:	ldrmi	r4, [r8], r7, lsl #19
    2b1c:	mcr	4, 0, r4, cr8, cr9, {3}
    2b20:			; <UNDEFINED> instruction: 0xf5ad0a10
    2b24:	addlt	r5, r5, r0, lsr #26
    2b28:	vfma.f32	d10, d13, d4
    2b2c:	andls	r4, fp, #228, 10	; 0x39000000
    2b30:	bmi	fe0ae378 <_IO_stdin_used@@Base+0xfe0aaa5c>
    2b34:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2b38:			; <UNDEFINED> instruction: 0xf10d930a
    2b3c:	strls	r0, [r6], #-2616	; 0xfffff5c8
    2b40:	strls	sl, [r5, #-3090]	; 0xfffff3ee
    2b44:	stmib	sp, {r0, r3, r4, r5, r8, sl, fp, sp, pc}^
    2b48:			; <UNDEFINED> instruction: 0xf50d3308
    2b4c:	strls	r5, [r7, #-800]	; 0xfffffce0
    2b50:	stmpl	sl, {r2, r3, r8, sl, fp, sp, pc}
    2b54:	cdp	3, 0, cr3, cr9, cr12, {0}
    2b58:	ldmdavs	r2, {r4, r9, fp, ip, lr}
    2b5c:			; <UNDEFINED> instruction: 0xf04f601a
    2b60:	blls	183368 <_IO_stdin_used@@Base+0x17fa4c>
    2b64:	strbmi	r4, [r2], -r1, lsr #12
    2b68:	smlsdcs	r1, r8, r6, r4
    2b6c:	ldrmi	r6, [sp], -r6, lsr #1
    2b70:			; <UNDEFINED> instruction: 0x612b2300
    2b74:	vstrls	d9, [r7, #-20]	; 0xffffffec
    2b78:	andls	pc, r0, r4, asr #17
    2b7c:	vqadd.s8	d22, d2, d19
    2b80:	stmib	r4, {r3, r5, r8, r9, ip, sp}^
    2b84:	rsbsvs	r7, r3, r3, lsl #10
    2b88:	rsbvs	r2, r3, r0, lsl #7
    2b8c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2b90:			; <UNDEFINED> instruction: 0xf7fe6163
    2b94:	ldrdcs	lr, [r0, -r2]
    2b98:	ldrbmi	r4, [r0], -r5, lsl #12
    2b9c:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ba0:			; <UNDEFINED> instruction: 0xf0402800
    2ba4:	stclne	0, cr8, [fp], #-712	; 0xfffffd38
    2ba8:			; <UNDEFINED> instruction: 0xf1b8d011
    2bac:			; <UNDEFINED> instruction: 0xd12d0f00
    2bb0:	ldmiblt	r3!, {r3, r8, r9, fp, ip, pc}^
    2bb4:	blcs	297e4 <_IO_stdin_used@@Base+0x25ec8>
    2bb8:			; <UNDEFINED> instruction: 0x462bd158
    2bbc:	beq	43e424 <_IO_stdin_used@@Base+0x43ab08>
    2bc0:	strbmi	r9, [r9], -r5, lsl #20
    2bc4:			; <UNDEFINED> instruction: 0xf8cd9d0b
    2bc8:	strmi	sl, [r8, r0]!
    2bcc:			; <UNDEFINED> instruction: 0xf7fee7c9
    2bd0:	stmdavs	r1, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    2bd4:	stmdbcs	fp, {r0, r2, r9, sl, lr}
    2bd8:	addhi	pc, r5, r0
    2bdc:	rsble	r2, r9, r4, lsl #18
    2be0:	rsble	r2, r3, r1, ror r9
    2be4:			; <UNDEFINED> instruction: 0xf040296f
    2be8:	vst4.32	{d24-d27}, [pc :64], r8
    2bec:	strls	r5, [r8, -r0, lsl #16]
    2bf0:	stmdbls	r5, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2bf4:	mrc	3, 0, r2, cr8, cr1, {0}
    2bf8:	andcs	r0, r0, #16, 20	; 0x10000
    2bfc:	andge	pc, r8, sp, asr #17
    2c00:	strbmi	r9, [r9], -r0, lsl #2
    2c04:			; <UNDEFINED> instruction: 0xf7ff9501
    2c08:	str	pc, [sl, pc, ror #27]!
    2c0c:	stmdbcs	fp, {r0, r5, r6, r8, fp, sp, lr}
    2c10:	stmdbvs	r3!, {r0, r3, r4, r8, fp, ip, lr, pc}
    2c14:			; <UNDEFINED> instruction: 0xb1b34419
    2c18:	ldmiblt	r2!, {r1, r3, r4, r6, fp, sp, lr}^
    2c1c:	bcs	2dce8c <_IO_stdin_used@@Base+0x2d9570>
    2c20:	ldmdavs	sl, {r5, ip, lr, pc}
    2c24:	stmdble	lr, {r0, r1, r3, r9, fp, sp}
    2c28:			; <UNDEFINED> instruction: 0xf0223203
    2c2c:	ldrmi	r0, [r3], #-515	; 0xfffffdfd
    2c30:	andeq	pc, ip, #-1073741824	; 0xc0000000
    2c34:	movwle	r4, #25233	; 0x6291
    2c38:	andcc	r6, r3, #1703936	; 0x1a0000
    2c3c:	andeq	pc, r3, #34	; 0x22
    2c40:	addsmi	r4, r1, #436207616	; 0x1a000000
    2c44:	blls	2777e8 <_IO_stdin_used@@Base+0x273ecc>
    2c48:	adcsle	r2, r1, r0, lsl #22
    2c4c:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    2c50:	strbmi	r2, [r8], -r0, lsl #5
    2c54:	svc	0x00c0f7fd
    2c58:	bcs	a7cb08 <_IO_stdin_used@@Base+0xa791ec>
    2c5c:	ldmvs	sl, {r0, r5, r6, r7, r8, ip, lr, pc}
    2c60:	bicsle	r2, lr, r9, lsl sl
    2c64:	andeq	pc, ip, #-1073741824	; 0xc0000000
    2c68:	ldrb	r9, [sl, r9, lsl #4]
    2c6c:			; <UNDEFINED> instruction: 0xf04f9b06
    2c70:	tstcs	r1, r4, lsl #24
    2c74:			; <UNDEFINED> instruction: 0xf1a34658
    2c78:	andls	r0, r0, #28, 4	; 0xc0000001
    2c7c:	eorcs	r4, r6, #32505856	; 0x1f00000
    2c80:			; <UNDEFINED> instruction: 0xf8473b20
    2c84:			; <UNDEFINED> instruction: 0xf7fdcc1c
    2c88:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2c8c:	blls	1799c4 <_IO_stdin_used@@Base+0x1760a8>
    2c90:			; <UNDEFINED> instruction: 0xf8cd220b
    2c94:	strbmi	sl, [r9], -r8
    2c98:	movwls	r9, #1281	; 0x501
    2c9c:	vnmls.f64	d9, d8, d6
    2ca0:			; <UNDEFINED> instruction: 0xf8530a10
    2ca4:			; <UNDEFINED> instruction: 0xf7ff3c20
    2ca8:			; <UNDEFINED> instruction: 0xe75afd9f
    2cac:	stmdapl	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    2cb0:	ldrb	r9, [r6, -sl, lsl #14]
    2cb4:	vmla.f64	d9, d8, d6
    2cb8:	vmov	r8, s19
    2cbc:			; <UNDEFINED> instruction: 0xf1a38a10
    2cc0:			; <UNDEFINED> instruction: 0xf843071c
    2cc4:	and	r1, r2, ip, lsl ip
    2cc8:	bcs	11cd78 <_IO_stdin_used@@Base+0x11945c>
    2ccc:	strbmi	sp, [r3], -r8, lsl #2
    2cd0:	tstcs	r1, r4, lsl #4
    2cd4:	smlsdls	r0, r8, r6, r4
    2cd8:	svc	0x00aef7fd
    2cdc:	blle	ffcccce4 <_IO_stdin_used@@Base+0xffcc93c8>
    2ce0:	bhi	fe43e548 <_IO_stdin_used@@Base+0xfe43ac2c>
    2ce4:	ldmdbmi	r6, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    2ce8:	msrpl	CPSR_, #54525952	; 0x3400000
    2cec:	movwcc	r4, #51731	; 0xca13
    2cf0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2cf4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2cf8:	tstle	r3, r1, asr r0
    2cfc:	cfstr32pl	mvfx15, [r0, #-52]!	; 0xffffffcc
    2d00:	ldc	0, cr11, [sp], #20
    2d04:	pop	{r2, r8, r9, fp, pc}
    2d08:			; <UNDEFINED> instruction: 0xf7fd8ff0
    2d0c:	bmi	37ec74 <_IO_stdin_used@@Base+0x37b358>
    2d10:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2d14:			; <UNDEFINED> instruction: 0xf7fd4638
    2d18:	bmi	2feb90 <_IO_stdin_used@@Base+0x2fb274>
    2d1c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    2d20:	svc	0x0096f7fd
    2d24:	svc	0x006af7fd
    2d28:	svc	0x00c8f7fd
    2d2c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    2d30:	andcs	r6, r1, r1, lsl #16
    2d34:	svc	0x008cf7fd
    2d38:	ldrdeq	r2, [r1], -r4
    2d3c:	andeq	r0, r0, r4, ror #1
    2d40:	andeq	r2, r1, r0, lsl #4
    2d44:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d48:	ldrdeq	r0, [r0], -sl
    2d4c:	andeq	r0, r0, r6, ror #31
    2d50:	andcs	fp, r0, #16, 10	; 0x4000000
    2d54:	strmi	r2, [r4], -r3, lsl #2
    2d58:	svc	0x00bcf7fd
    2d5c:	andle	r1, r7, r3, asr #24
    2d60:	andvs	pc, r0, #64, 8	; 0x40000000
    2d64:	strtmi	r2, [r0], -r4, lsl #2
    2d68:	svc	0x00b4f7fd
    2d6c:	vldrlt.16	s22, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    2d70:	svc	0x00a4f7fd
    2d74:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    2d78:	andcs	r6, r1, r1, lsl #16
    2d7c:	svc	0x0068f7fd
    2d80:	svc	0x009cf7fd
    2d84:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    2d88:	andcs	r6, r1, r1, lsl #16
    2d8c:	svc	0x0060f7fd
    2d90:			; <UNDEFINED> instruction: 0x00000fbe
    2d94:	andeq	r0, r0, lr, asr #31
    2d98:	mvnsmi	lr, #737280	; 0xb4000
    2d9c:	sfmmi	f2, 4, [r6, #240]	; 0xf0
    2da0:	blmi	fe1aefc4 <_IO_stdin_used@@Base+0xfe1ab6a8>
    2da4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    2da8:	strcs	r2, [r1], -r0, lsl #2
    2dac:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2db0:			; <UNDEFINED> instruction: 0xf04f9305
    2db4:			; <UNDEFINED> instruction: 0xf7fd0300
    2db8:	vrecps.f32	d30, d24, d10
    2dbc:	rscscs	r0, pc, #232, 6	; 0xa0000003
    2dc0:	andcs	r2, r2, r3, lsl #2
    2dc4:	strls	r6, [r4], -r3, lsr #7
    2dc8:	svc	0x00c2f7fd
    2dcc:	svclt	0x00181c45
    2dd0:	suble	r4, r2, r5, lsl #12
    2dd4:	blge	10b5ec <_IO_stdin_used@@Base+0x107cd0>
    2dd8:	mrscs	r9, R8_usr
    2ddc:	strtmi	r2, [r8], -r3, lsl #4
    2de0:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    2de4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2de8:	sbchi	pc, lr, r0, asr #32
    2dec:	tstcs	r3, r1, lsl #4
    2df0:			; <UNDEFINED> instruction: 0xf7fd2002
    2df4:	mcrrne	15, 10, lr, r2, cr14
    2df8:	sbchi	pc, r6, r0
    2dfc:	rscvs	r2, r5, r1, lsl #6
    2e00:	eorvc	r6, r3, #32, 2
    2e04:	eorscs	r7, sl, #805306378	; 0x3000000a
    2e08:	andcs	r2, sl, r3, lsl #2
    2e0c:	svc	0x00a0f7fd
    2e10:	strmi	r1, [r5], -r6, asr #24
    2e14:	andscs	sp, r1, #97	; 0x61
    2e18:	andcs	r2, sl, r3, lsl #2
    2e1c:	svc	0x0098f7fd
    2e20:	ldclne	6, cr4, [r0], #-24	; 0xffffffe8
    2e24:	qaddcs	sp, r6, r3
    2e28:	andcs	r2, sl, sl, lsr r2
    2e2c:	svc	0x0090f7fd
    2e30:			; <UNDEFINED> instruction: 0xf0001c41
    2e34:	movwcs	r8, #4269	; 0x10ad
    2e38:	stmib	r4, {r0, r2, r5, r9, sp, lr}^
    2e3c:	rsbvc	r6, r3, #9
    2e40:	bmi	17df9d4 <_IO_stdin_used@@Base+0x17dc0b8>
    2e44:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
    2e48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e4c:	subsmi	r9, sl, r5, lsl #22
    2e50:	adcshi	pc, r0, r0, asr #32
    2e54:	pop	{r0, r1, r2, ip, sp, pc}
    2e58:	strdcs	r8, [r3, -r0]
    2e5c:	andcs	r4, r2, r2, lsr r6
    2e60:	svc	0x0076f7fd
    2e64:	strmi	r1, [r5], -r1, asr #24
    2e68:			; <UNDEFINED> instruction: 0x2601d1b4
    2e6c:	ldrtmi	r2, [r2], -r2, lsl #2
    2e70:	strls	r4, [r4], -r8, lsl #12
    2e74:	svc	0x006cf7fd
    2e78:	strmi	r1, [r5], -r3, asr #24
    2e7c:	blge	137010 <_IO_stdin_used@@Base+0x1336f4>
    2e80:	andcs	r2, fp, #4, 14	; 0x100000
    2e84:	strls	r2, [r0, -r0, lsl #2]
    2e88:			; <UNDEFINED> instruction: 0xf7fd9303
    2e8c:	stmdacs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2e90:	tstcs	r2, r9, asr fp
    2e94:			; <UNDEFINED> instruction: 0x46082211
    2e98:	svc	0x005af7fd
    2e9c:			; <UNDEFINED> instruction: 0xf1b09b03
    2ea0:			; <UNDEFINED> instruction: 0x46803fff
    2ea4:	andcs	sp, fp, #123	; 0x7b
    2ea8:	strls	r2, [r0, -r0, lsl #2]
    2eac:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    2eb0:	blle	108ceb8 <_IO_stdin_used@@Base+0x108959c>
    2eb4:	ldrtmi	r2, [r2], -r2, lsl #2
    2eb8:			; <UNDEFINED> instruction: 0xf7fd4608
    2ebc:	mcrrne	15, 4, lr, r7, cr10
    2ec0:	movwcs	sp, #59	; 0x3b
    2ec4:	ldrmi	r7, [pc], -r6, lsr #4
    2ec8:	cmnvs	r0, r5, lsr #3
    2ecc:	andshi	pc, ip, r4, asr #17
    2ed0:	ldr	r7, [r8, r3, lsr #5]
    2ed4:			; <UNDEFINED> instruction: 0xf7fd4628
    2ed8:	eorscs	lr, sl, #312	; 0x138
    2edc:	andcs	r2, sl, r2, lsl #2
    2ee0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ee4:	andshi	pc, r0, sp, asr #17
    2ee8:	svc	0x0032f7fd
    2eec:	strmi	r1, [r5], -r2, asr #24
    2ef0:	blge	136fb8 <_IO_stdin_used@@Base+0x13369c>
    2ef4:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ef8:			; <UNDEFINED> instruction: 0x21292219
    2efc:	andls	pc, r0, sp, asr #17
    2f00:			; <UNDEFINED> instruction: 0xf7fd9303
    2f04:	stmdacs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    2f08:	andscs	sp, r1, #36, 22	; 0x9000
    2f0c:	andcs	r2, sl, r2, lsl #2
    2f10:	svc	0x001ef7fd
    2f14:	strmi	r1, [r6], -r3, asr #24
    2f18:	andsle	r9, r8, r3, lsl #22
    2f1c:			; <UNDEFINED> instruction: 0x21292219
    2f20:	andls	pc, r0, sp, asr #17
    2f24:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    2f28:	blle	f0cf30 <_IO_stdin_used@@Base+0xf09614>
    2f2c:			; <UNDEFINED> instruction: 0xf8842300
    2f30:	stmib	r4, {r0, r3, pc}^
    2f34:	rscvc	r5, r3, #11534336	; 0xb00000
    2f38:	strtmi	lr, [r8], -r3, lsl #15
    2f3c:	svc	0x001af7fd
    2f40:			; <UNDEFINED> instruction: 0xf7fd4640
    2f44:			; <UNDEFINED> instruction: 0xf7fdef18
    2f48:	stmdavs	r7, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2f4c:			; <UNDEFINED> instruction: 0x4628e75b
    2f50:	svc	0x0010f7fd
    2f54:	blcs	217e8 <_IO_stdin_used@@Base+0x1decc>
    2f58:	svcge	0x0073f47f
    2f5c:			; <UNDEFINED> instruction: 0x2c007a64
    2f60:	svcge	0x006ff47f
    2f64:	mcr	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    2f68:			; <UNDEFINED> instruction: 0x46394a16
    2f6c:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
    2f70:			; <UNDEFINED> instruction: 0xf7fd4620
    2f74:	bmi	53e934 <_IO_stdin_used@@Base+0x53b018>
    2f78:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2f7c:			; <UNDEFINED> instruction: 0xf7fd4629
    2f80:	andcs	lr, r1, r8, ror #28
    2f84:	mcr	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    2f88:			; <UNDEFINED> instruction: 0xf7fd4628
    2f8c:			; <UNDEFINED> instruction: 0xe76ceef4
    2f90:			; <UNDEFINED> instruction: 0xf7fd4628
    2f94:			; <UNDEFINED> instruction: 0x4630eef0
    2f98:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    2f9c:			; <UNDEFINED> instruction: 0x4628e79d
    2fa0:	mcr	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    2fa4:	strtmi	lr, [r8], -pc, asr #15
    2fa8:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    2fac:			; <UNDEFINED> instruction: 0xf7fd4630
    2fb0:	strb	lr, [pc, r2, ror #29]
    2fb4:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    2fb8:	andeq	r2, r1, sl, asr #2
    2fbc:	andeq	r0, r0, r4, ror #1
    2fc0:	andeq	r2, r1, sl, lsr #1
    2fc4:	andeq	r0, r0, r4, lsl lr
    2fc8:	andeq	r0, r0, r6, lsr #28
    2fcc:	ldrlt	r7, [r0, #-2691]	; 0xfffff57d
    2fd0:			; <UNDEFINED> instruction: 0xb1b34604
    2fd4:			; <UNDEFINED> instruction: 0xf7ff6900
    2fd8:	bvc	ff902acc <_IO_stdin_used@@Base+0xff8ff1b0>
    2fdc:	bvs	fe82f530 <_IO_stdin_used@@Base+0xfe82bc14>
    2fe0:	mrc2	7, 5, pc, cr6, cr15, {7}
    2fe4:	smlabbcs	r1, r4, r2, r2
    2fe8:			; <UNDEFINED> instruction: 0xf7fd2002
    2fec:	mcrrne	14, 11, lr, r3, cr2
    2ff0:	ldfltd	f5, [r0, #-56]	; 0xffffffc8
    2ff4:			; <UNDEFINED> instruction: 0xf7ff6ae0
    2ff8:	blvs	842aac <_IO_stdin_used@@Base+0x83f190>
    2ffc:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    3000:	stmibvs	r0, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3004:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3008:			; <UNDEFINED> instruction: 0xf7ff69e0
    300c:	strb	pc, [r4, r1, lsr #29]!	; <UNPREDICTABLE>
    3010:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    3014:			; <UNDEFINED> instruction: 0xf8842301
    3018:	ldclt	0, cr3, [r0, #-212]	; 0xffffff2c
    301c:	andle	r2, r4, r4, lsl #18
    3020:	svclt	0x000c2906
    3024:	andcs	r7, r0, r0, asr #20
    3028:	bvc	14df0 <_IO_stdin_used@@Base+0x114d4>
    302c:	svclt	0x00004770
    3030:	tsteq	r0, #33	; 0x21	; <UNPREDICTABLE>
    3034:	svclt	0x00182906
    3038:	svclt	0x000c2b01
    303c:	movwcs	r2, #769	; 0x301
    3040:	stmibcs	r4, {r0, r1, ip, lr, pc}
    3044:			; <UNDEFINED> instruction: 0xf890bf08
    3048:			; <UNDEFINED> instruction: 0x46183035
    304c:	svclt	0x00004770
    3050:	mrrcne	11, 8, r6, r3, cr2
    3054:			; <UNDEFINED> instruction: 0xf5b36383
    3058:	addvs	r3, sl, r0, lsl #31
    305c:	vmax.f32	d27, d24, d20
    3060:	orrvs	r0, r3, #232, 6	; 0xa0000003
    3064:	svclt	0x00004770
    3068:			; <UNDEFINED> instruction: 0x4604b510
    306c:			; <UNDEFINED> instruction: 0x0110f8d0
    3070:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    3074:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    3078:			; <UNDEFINED> instruction: 0xf8c42300
    307c:	ldflts	f3, [r0, #-64]	; 0xffffffc0
    3080:	ldrbmi	lr, [r0, sp, lsr #18]!
    3084:	bmi	8d4ad0 <_IO_stdin_used@@Base+0x8d11b4>
    3088:	ldrmi	fp, [sl], r8, lsl #1
    308c:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    3090:	ldcls	14, cr9, [r2], {16}
    3094:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
    3098:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    309c:			; <UNDEFINED> instruction: 0xf04f9307
    30a0:	tstlt	lr, #0, 6
    30a4:			; <UNDEFINED> instruction: 0x46389a11
    30a8:	vshl.s8	d25, d2, d4
    30ac:	vqdmlsl.s<illegal width 8>	q9, d0, d0[0]
    30b0:	ldrbmi	r0, [r3], -pc, lsl #14
    30b4:	strbmi	r9, [sl], -r1, lsl #4
    30b8:			; <UNDEFINED> instruction: 0xf8d56834
    30bc:			; <UNDEFINED> instruction: 0xf8d6111c
    30c0:	bne	19330d8 <_IO_stdin_used@@Base+0x192f7bc>
    30c4:	ldrdvs	pc, [r0, -r5]!
    30c8:	blx	1d4976 <_IO_stdin_used@@Base+0x1d105a>
    30cc:	blne	fe9340e4 <_IO_stdin_used@@Base+0xfe9307c8>
    30d0:			; <UNDEFINED> instruction: 0xf7fe9400
    30d4:	bmi	482170 <_IO_stdin_used@@Base+0x47e854>
    30d8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    30dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30e0:	subsmi	r9, sl, r7, lsl #22
    30e4:	andlt	sp, r8, r3, lsl r1
    30e8:			; <UNDEFINED> instruction: 0x87f0e8bd
    30ec:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    30f0:			; <UNDEFINED> instruction: 0x46404631
    30f4:			; <UNDEFINED> instruction: 0xf7fd4646
    30f8:	stmdacs	r0, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    30fc:			; <UNDEFINED> instruction: 0xf7fdd0d2
    3100:	bmi	1fe880 <_IO_stdin_used@@Base+0x1faf64>
    3104:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3108:			; <UNDEFINED> instruction: 0xf7fd2001
    310c:			; <UNDEFINED> instruction: 0xf7fdeda2
    3110:	svclt	0x0000ed76
    3114:	andeq	r1, r1, r2, ror #28
    3118:	andeq	r0, r0, r4, ror #1
    311c:	andeq	r1, r1, r6, lsl lr
    3120:	ldrdeq	r0, [r0], -ip
    3124:	svcmi	0x00f0e92d
    3128:	stmibmi	sp, {r0, r1, r2, r3, r9, sl, lr}
    312c:	cfstr32pl	mvfx15, [sp, #-692]	; 0xfffffd4c
    3130:	addlt	r4, r5, ip, lsl #21
    3134:			; <UNDEFINED> instruction: 0xf50d4479
    3138:	movwcc	r5, #49933	; 0xc30d
    313c:	stmpl	sl, {r0, r2, r9, sl, lr}
    3140:	ldmdavs	r2, {r0, r3, r4, r5, r6, fp, sp, lr}
    3144:			; <UNDEFINED> instruction: 0xf04f601a
    3148:			; <UNDEFINED> instruction: 0xf7fe0200
    314c:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    3150:	addshi	pc, ip, r0
    3154:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    3158:	movwls	r4, #22073	; 0x5639
    315c:	ldrmi	r4, [sl], -r6, lsl #12
    3160:	orrseq	pc, r0, #0, 2
    3164:			; <UNDEFINED> instruction: 0xf7fe4628
    3168:			; <UNDEFINED> instruction: 0x4601fd5f
    316c:			; <UNDEFINED> instruction: 0xf0402800
    3170:			; <UNDEFINED> instruction: 0xf5068082
    3174:	movwls	r7, #25486	; 0x638e
    3178:	blvc	fe240598 <_IO_stdin_used@@Base+0xfe23cc7c>
    317c:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3180:			; <UNDEFINED> instruction: 0xf6474618
    3184:			; <UNDEFINED> instruction: 0xf7fd7817
    3188:	vmla.f32	q15, q1, q7
    318c:	biclt	r3, r0, r8, lsr #20
    3190:	ldmdbvs	fp!, {r1, r2, r3, r4, r6, r7, sp, lr, pc}
    3194:	svclt	0x00182b06
    3198:	smlalbble	r2, pc, r4, fp	; <UNPREDICTABLE>
    319c:	stc	7, cr15, [lr, #1012]	; 0x3f4
    31a0:	blcc	189d1b4 <_IO_stdin_used@@Base+0x1899898>
    31a4:	stmdale	r9, {r0, r8, r9, fp, sp}^
    31a8:	mrrcne	11, 10, r6, r3, cr10
    31ac:			; <UNDEFINED> instruction: 0xf5b363ab
    31b0:	adcsvs	r3, r2, r0, lsl #31
    31b4:	vmax.f32	d27, d24, d20
    31b8:			; <UNDEFINED> instruction: 0x63ab03e8
    31bc:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    31c0:			; <UNDEFINED> instruction: 0x464bd03c
    31c4:			; <UNDEFINED> instruction: 0x46594632
    31c8:	strls	r4, [r1, -r8, lsr #12]
    31cc:	andge	pc, r0, sp, asr #17
    31d0:	mcr2	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    31d4:	ldclle	14, cr1, [ip, #16]
    31d8:			; <UNDEFINED> instruction: 0xf8d68a33
    31dc:	blcs	2a3204 <_IO_stdin_used@@Base+0x29f8e8>
    31e0:	blcs	b73bc <_IO_stdin_used@@Base+0xb3aa0>
    31e4:	adchi	pc, sp, r0, asr #32
    31e8:	blcs	21c9c <_IO_stdin_used@@Base+0x1e380>
    31ec:	ldmdbvs	fp!, {r1, r5, r6, r8, ip, lr, pc}
    31f0:			; <UNDEFINED> instruction: 0xf0002b01
    31f4:	blcs	46342c <_IO_stdin_used@@Base+0x45fb10>
    31f8:	adchi	pc, r3, r0, asr #32
    31fc:			; <UNDEFINED> instruction: 0xf8d769eb
    3200:	stmdals	r5, {r2, r4, sp, pc}
    3204:			; <UNDEFINED> instruction: 0xf1ba9307
    3208:			; <UNDEFINED> instruction: 0xf0000f00
    320c:			; <UNDEFINED> instruction: 0xf7fe8086
    3210:	blls	2028e4 <_IO_stdin_used@@Base+0x1fefc8>
    3214:	blx	fe68ba5c <_IO_stdin_used@@Base+0xfe688140>
    3218:			; <UNDEFINED> instruction: 0xf8a0fa9a
    321c:	blcs	2b224 <_IO_stdin_used@@Base+0x27908>
    3220:	addhi	pc, pc, r0
    3224:	ldrmi	r9, [r8], -r5, lsl #18
    3228:	movwcs	r9, #513	; 0x201
    322c:	tstls	r0, r2, lsr #12
    3230:			; <UNDEFINED> instruction: 0xf7fd4649
    3234:	andcc	lr, r1, r0, ror sp
    3238:	eors	sp, r3, r1, lsl #2
    323c:	blls	1b1ff4 <_IO_stdin_used@@Base+0x1ae6d8>
    3240:	addvc	pc, sl, #25165824	; 0x1800000
    3244:	ldm	r3, {r2, r3, r4, r5, r8, r9, fp, sp, lr}
    3248:	strmi	r0, [r3], -r3
    324c:	andeq	lr, r3, r2, lsl #17
    3250:			; <UNDEFINED> instruction: 0xf8c64423
    3254:	stmdbmi	r4, {r2, r4, r8, ip, sp}^
    3258:	movwpl	pc, #54541	; 0xd50d	; <UNPREDICTABLE>
    325c:	movwcc	r4, #51777	; 0xca41
    3260:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3264:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3268:	qdsuble	r4, r1, pc	; <UNPREDICTABLE>
    326c:	cfstr32pl	mvfx15, [sp, #-52]	; 0xffffffcc
    3270:	pop	{r0, r2, ip, sp, pc}
    3274:	ldmdbmi	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3278:	ldmdavs	sl!, {r0, sp}^
    327c:			; <UNDEFINED> instruction: 0xf7fd4479
    3280:			; <UNDEFINED> instruction: 0x4631ed3e
    3284:			; <UNDEFINED> instruction: 0xf7fe4628
    3288:			; <UNDEFINED> instruction: 0xe7e4fb1d
    328c:	andcs	r4, r1, r8, lsr r9
    3290:	ldrbtmi	r6, [r9], #-2170	; 0xfffff786
    3294:	ldc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3298:			; <UNDEFINED> instruction: 0xf7fde7dd
    329c:	stmdavs	r3, {r4, r8, sl, fp, sp, lr, pc}
    32a0:	andle	r2, sl, pc, ror #22
    32a4:			; <UNDEFINED> instruction: 0xf7ff6878
    32a8:			; <UNDEFINED> instruction: 0x4631fbdd
    32ac:			; <UNDEFINED> instruction: 0xf7fe4628
    32b0:	ldrb	pc, [r0, r9, lsl #22]	; <UNPREDICTABLE>
    32b4:	andscs	r6, r0, #15400960	; 0xeb0000
    32b8:	andcs	lr, r0, #46399488	; 0x2c40000
    32bc:	ldrtmi	r9, [r1], -r5, lsl #22
    32c0:	stmib	sp, {r3, r5, r9, sl, lr}^
    32c4:	andls	r2, r0, #268435456	; 0x10000000
    32c8:	mrc2	7, 6, pc, cr10, cr15, {7}
    32cc:	ldmdbvs	fp!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    32d0:	andle	r2, r6, r1, lsl #22
    32d4:	teqle	r4, r1, lsl fp
    32d8:	teqlt	fp, fp, ror #21
    32dc:	andscs	r6, ip, #438272	; 0x6b000
    32e0:	bvc	ffafd15c <_IO_stdin_used@@Base+0xffaf9840>
    32e4:	bvs	aefef8 <_IO_stdin_used@@Base+0xaec5dc>
    32e8:			; <UNDEFINED> instruction: 0xe798221c
    32ec:			; <UNDEFINED> instruction: 0xf8d76b2b
    32f0:	stmdals	r5, {r2, r4, sp, pc}
    32f4:			; <UNDEFINED> instruction: 0xf1ba9307
    32f8:	andsle	r0, r8, r0, lsl #30
    32fc:	ldc2	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3300:	blx	fe6c1d70 <_IO_stdin_used@@Base+0xfe6be454>
    3304:	andscs	r9, ip, #7168	; 0x1c00
    3308:	andge	pc, r0, r0, lsr #17
    330c:			; <UNDEFINED> instruction: 0xf897e787
    3310:	orrslt	r3, fp, r4, lsr r0
    3314:	andscs	r6, r0, #1753088	; 0x1ac000
    3318:			; <UNDEFINED> instruction: 0xf7fee781
    331c:	blls	2027d8 <_IO_stdin_used@@Base+0x1feebc>
    3320:			; <UNDEFINED> instruction: 0xf8a02210
    3324:	ldrb	r8, [sl, -r0]!
    3328:	andscs	r6, ip, #962560	; 0xeb000
    332c:			; <UNDEFINED> instruction: 0xf7fee777
    3330:	blls	2027c4 <_IO_stdin_used@@Base+0x1feea8>
    3334:			; <UNDEFINED> instruction: 0xf8a0221c
    3338:	ldrb	r8, [r0, -r0]!
    333c:	andscs	r6, r0, #2801664	; 0x2ac000
    3340:			; <UNDEFINED> instruction: 0xf7fde76d
    3344:	tstcs	r6, #188, 24	; 0xbc00
    3348:	str	r6, [fp, r3]!
    334c:	mrrc	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    3350:	ldc	7, cr15, [r4], #1012	; 0x3f4
    3354:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    3358:	andcs	r6, r1, r1, lsl #16
    335c:	ldcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    3360:			; <UNDEFINED> instruction: 0x00011dbc
    3364:	andeq	r0, r0, r4, ror #1
    3368:	muleq	r1, r0, ip
    336c:	andeq	r0, r0, r0, asr r7
    3370:	andeq	r0, r0, lr, lsr #22
    3374:	andeq	r0, r0, sl, lsl #19
    3378:	blmi	19d5d18 <_IO_stdin_used@@Base+0x19d23fc>
    337c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3380:	strdlt	r4, [fp], r0	; <UNPREDICTABLE>
    3384:	pkhtbmi	r5, r2, r3, asr #17
    3388:	ldmdavs	fp, {r2, r5, r6, sl, fp, lr}
    338c:			; <UNDEFINED> instruction: 0xf04f9329
    3390:	bvc	c3f98 <_IO_stdin_used@@Base+0xc067c>
    3394:	hvclt	13388	; 0x344c
    3398:	blcs	21dac <_IO_stdin_used@@Base+0x1e490>
    339c:	adchi	pc, r3, r0
    33a0:	stmdbvs	r1, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}
    33a4:			; <UNDEFINED> instruction: 0xf7ff58e2
    33a8:			; <UNDEFINED> instruction: 0xf89afbb1
    33ac:	cmplt	fp, r9
    33b0:	mulcc	fp, sl, r8
    33b4:			; <UNDEFINED> instruction: 0xf0002b00
    33b8:	blmi	16a35dc <_IO_stdin_used@@Base+0x169fcc0>
    33bc:			; <UNDEFINED> instruction: 0xf8da4650
    33c0:	stmiapl	r2!, {r3, r5, ip}^
    33c4:	blx	fe8c13ca <_IO_stdin_used@@Base+0xfe8bdaae>
    33c8:	ldrdvs	pc, [r4], -sl
    33cc:	subsle	r2, r8, r0, lsl #28
    33d0:	bleq	fe83f80c <_IO_stdin_used@@Base+0xfe83bef0>
    33d4:	ldrtmi	r2, [r0], r0, lsl #14
    33d8:			; <UNDEFINED> instruction: 0xf8d82304
    33dc:	ldmdavs	r6!, {r4, r8, lr}
    33e0:	stccs	3, cr9, [r0], {6}
    33e4:	blge	237518 <_IO_stdin_used@@Base+0x233bfc>
    33e8:	svcvc	0x0004f843
    33ec:	mvnsle	r4, fp, asr r5
    33f0:			; <UNDEFINED> instruction: 0xf0044620
    33f4:			; <UNDEFINED> instruction: 0xf7fd051f
    33f8:	blge	abe420 <_IO_stdin_used@@Base+0xabab04>
    33fc:			; <UNDEFINED> instruction: 0xf04f4262
    3400:			; <UNDEFINED> instruction: 0xf0020901
    3404:	smladls	r7, pc, r2, r0	; <UNPREDICTABLE>
    3408:	subsmi	fp, r5, #88, 30	; 0x160
    340c:	blx	26dc30 <_IO_stdin_used@@Base+0x26a314>
    3410:	strls	pc, [r8, -r5, lsl #10]
    3414:	fstmiaxeq	r0, {d14}	;@ Deprecated
    3418:	ldrmi	r2, [r9], -r0, lsl #6
    341c:	stceq	8, cr15, [r4], {92}	; 0x5c
    3420:	bge	267c28 <_IO_stdin_used@@Base+0x26430c>
    3424:	vmlseq.f32	s28, s10, s0
    3428:	andeq	lr, r9, r4, lsl #22
    342c:	stc	8, cr15, [r4], {76}	; 0x4c
    3430:	bl	ff7c142c <_IO_stdin_used@@Base+0xff7bdb10>
    3434:	eorle	r3, pc, r1
    3438:			; <UNDEFINED> instruction: 0xf7fd4620
    343c:	blge	abe3dc <_IO_stdin_used@@Base+0xabaac0>
    3440:	addeq	lr, r0, r3, lsl #22
    3444:	stccc	8, cr15, [r4], {80}	; 0x50
    3448:	andsle	r4, r8, sp, lsl r2
    344c:	blge	16dc6c <_IO_stdin_used@@Base+0x16a350>
    3450:	strtmi	r9, [r0], -r0, lsl #4
    3454:	strbmi	r2, [r9], -r4, lsl #4
    3458:	bl	ffbc1454 <_IO_stdin_used@@Base+0xffbbdb38>
    345c:	cmple	pc, r0, lsl #16
    3460:	stclcs	12, cr9, [pc], #-20	; 3454 <__assert_fail@plt+0x26bc>
    3464:	stccs	15, cr11, [r0], {24}
    3468:	strmi	sp, [r2], -r0, lsr #2
    346c:	andls	r9, r1, r2
    3470:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    3474:	strbmi	r9, [r1], -r0
    3478:			; <UNDEFINED> instruction: 0xf7ff4650
    347c:	cdpcs	14, 0, cr15, cr0, cr1, {0}
    3480:	bmi	a77b2c <_IO_stdin_used@@Base+0xa74210>
    3484:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    3488:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    348c:	subsmi	r9, sl, r9, lsr #22
    3490:	eorlt	sp, fp, lr, lsr r1
    3494:	svchi	0x00f0e8bd
    3498:	ldc	7, cr15, [r0], {253}	; 0xfd
    349c:	stmdbcs	fp, {r0, fp, sp, lr}
    34a0:	bmi	8b785c <_IO_stdin_used@@Base+0x8b3f40>
    34a4:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    34a8:	bl	ff4c14a4 <_IO_stdin_used@@Base+0xff4bdb88>
    34ac:	stc	7, cr15, [r6], {253}	; 0xfd
    34b0:			; <UNDEFINED> instruction: 0xf8d86004
    34b4:			; <UNDEFINED> instruction: 0xf7ff000c
    34b8:			; <UNDEFINED> instruction: 0x4641fad5
    34bc:			; <UNDEFINED> instruction: 0xf7fe4650
    34c0:	vmlacs.f32	s30, s0, s2
    34c4:	ldrb	sp, [ip, r7, lsl #3]
    34c8:			; <UNDEFINED> instruction: 0x46504b16
    34cc:	ldrdne	pc, [ip], -sl	; <UNPREDICTABLE>
    34d0:	strtmi	r5, [r2], -r4, ror #17
    34d4:	blx	6c14da <_IO_stdin_used@@Base+0x6bdbbe>
    34d8:	ldrsbtne	pc, [r0], -sl	; <UNPREDICTABLE>
    34dc:	ldrbmi	r4, [r0], -r2, lsr #12
    34e0:	blx	5414e6 <_IO_stdin_used@@Base+0x53dbca>
    34e4:	blmi	3bd2ac <_IO_stdin_used@@Base+0x3b9990>
    34e8:	stmiapl	r5!, {r0, r7, r8, fp, sp, lr}^
    34ec:			; <UNDEFINED> instruction: 0xf7ff462a
    34f0:			; <UNDEFINED> instruction: 0xf8dafb0d
    34f4:			; <UNDEFINED> instruction: 0x462a101c
    34f8:			; <UNDEFINED> instruction: 0xf7ff4650
    34fc:	ldrb	pc, [r4, -r7, lsl #22]	; <UNPREDICTABLE>
    3500:	bl	ff7414fc <_IO_stdin_used@@Base+0xff73dbe0>
    3504:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    3508:	strbmi	r6, [r8], -r1, lsl #16
    350c:	bl	fe841508 <_IO_stdin_used@@Base+0xfe83dbec>
    3510:	bl	1d4150c <_IO_stdin_used@@Base+0x1d3dbf0>
    3514:	andeq	r1, r1, r4, ror fp
    3518:	andeq	r0, r0, r4, ror #1
    351c:	andeq	r1, r1, ip, asr fp
    3520:	strdeq	r0, [r0], -r8
    3524:	andeq	r0, r0, r8, ror #1
    3528:	andeq	r1, r1, sl, ror #20
    352c:	andeq	r0, r0, r2, lsr r9
    3530:	andeq	r0, r0, lr, ror #17
    3534:	mvnsmi	lr, sp, lsr #18
    3538:	movwlt	r6, #55365	; 0xd845
    353c:			; <UNDEFINED> instruction: 0xf04f460f
    3540:	strcs	r0, [r1], -r0, lsl #16
    3544:			; <UNDEFINED> instruction: 0x4110f8d5
    3548:	orrslt	r4, ip, r0, lsr #12
    354c:	bl	1741548 <_IO_stdin_used@@Base+0x173dc2c>
    3550:			; <UNDEFINED> instruction: 0xf0014261
    3554:			; <UNDEFINED> instruction: 0xf004011f
    3558:	svclt	0x0058031f
    355c:	strbmi	r4, [r4, #-587]	; 0xfffffdb5
    3560:			; <UNDEFINED> instruction: 0xf104bfa8
    3564:	blx	185570 <_IO_stdin_used@@Base+0x181c54>
    3568:			; <UNDEFINED> instruction: 0xf857f303
    356c:	tstmi	r3, #32
    3570:	eorcc	pc, r0, r7, asr #16
    3574:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    3578:	strbmi	sp, [r0], -r4, ror #3
    357c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3580:	strbmi	r4, [r0], -r8, lsr #13
    3584:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3588:	tstcs	r0, r1, lsr #20
    358c:	push	{r0, r5, r8, r9, fp, lr}
    3590:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    3594:	strmi	fp, [r7], -r4, lsl #1
    3598:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    359c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    35a0:			; <UNDEFINED> instruction: 0xf04f9303
    35a4:			; <UNDEFINED> instruction: 0xf7fd0300
    35a8:	bllt	e3e2e8 <_IO_stdin_used@@Base+0xe3a9cc>
    35ac:	cmnlt	r4, ip, ror r8
    35b0:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    35b4:	ldmib	r4, {r3, r4, r5, r6, r7, sl, lr}^
    35b8:	strtmi	r0, [r5], -r5, asr #2
    35bc:	muleq	ip, r6, r8
    35c0:			; <UNDEFINED> instruction: 0xf7fe6824
    35c4:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    35c8:			; <UNDEFINED> instruction: 0x2c00db0c
    35cc:	bmi	4f7da0 <_IO_stdin_used@@Base+0x4f4484>
    35d0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    35d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    35d8:	subsmi	r9, sl, r3, lsl #22
    35dc:	andlt	sp, r4, r6, lsl r1
    35e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    35e4:	stmiavs	sl!, {r0, r6, r9, sl, lr}^
    35e8:			; <UNDEFINED> instruction: 0xf7fd2001
    35ec:	strtmi	lr, [r9], -r8, lsl #23
    35f0:			; <UNDEFINED> instruction: 0xf7fe4638
    35f4:			; <UNDEFINED> instruction: 0x2c00f967
    35f8:	ubfx	sp, sp, #3, #9
    35fc:	bl	17c15f8 <_IO_stdin_used@@Base+0x17bdcdc>
    3600:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    3604:	andcs	r6, r1, r1, lsl #16
    3608:	bl	8c1604 <_IO_stdin_used@@Base+0x8bdce8>
    360c:	b	ffdc1608 <_IO_stdin_used@@Base+0xffdbdcec>
    3610:	andeq	r1, r1, lr, asr r9
    3614:	andeq	r0, r0, r4, ror #1
    3618:	andeq	r0, r0, r8, asr r8
    361c:	andeq	r1, r1, lr, lsl r9
    3620:	ldrdeq	r0, [r0], -lr
    3624:	blmi	ad5ed4 <_IO_stdin_used@@Base+0xad25b8>
    3628:	push	{r1, r3, r4, r5, r6, sl, lr}
    362c:	strdlt	r4, [r8], r0
    3630:			; <UNDEFINED> instruction: 0x460458d3
    3634:	stmdage	r3, {r1, r2, r3, r9, sl, lr}
    3638:	ldmdavs	fp, {r8, sp}
    363c:			; <UNDEFINED> instruction: 0xf04f9307
    3640:			; <UNDEFINED> instruction: 0xf7fd0300
    3644:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
    3648:	stmdavs	r4!, {r0, r3, r4, r5, r8, ip, lr, pc}^
    364c:	eorsle	r2, r2, r0, lsl #24
    3650:	strmi	sl, [r7], -r5, lsl #26
    3654:	ldm	r5, {r1, r2, sp, lr, pc}
    3658:	strcs	r0, [r1, -r3]
    365c:	stm	r6, {r2, r5, fp, sp, lr}
    3660:	mvnlt	r0, r3
    3664:			; <UNDEFINED> instruction: 0x3118f8d4
    3668:			; <UNDEFINED> instruction: 0xf8d44628
    366c:	movwls	r2, #4372	; 0x1114
    3670:	ldrdcc	lr, [r3, -sp]
    3674:	blls	4a1c4 <_IO_stdin_used@@Base+0x468a8>
    3678:	bne	16e7e94 <_IO_stdin_used@@Base+0x16e4578>
    367c:			; <UNDEFINED> instruction: 0xf7fe9306
    3680:	svccs	0x0000fb0f
    3684:	ldm	r6, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    3688:	ldm	r5, {r2, r3}
    368c:			; <UNDEFINED> instruction: 0xf7fe0003
    3690:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    3694:	stmdavs	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, lr, pc}
    3698:	stccs	7, cr2, [r0], {1}
    369c:	ldrtmi	sp, [r8], -r2, ror #3
    36a0:	blmi	315edc <_IO_stdin_used@@Base+0x3125c0>
    36a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    36a8:	blls	1dd718 <_IO_stdin_used@@Base+0x1d9dfc>
    36ac:	qaddle	r4, sl, r4
    36b0:	pop	{r3, ip, sp, pc}
    36b4:			; <UNDEFINED> instruction: 0x462081f0
    36b8:			; <UNDEFINED> instruction: 0xf7fde7f2
    36bc:			; <UNDEFINED> instruction: 0xf7fdeaa0
    36c0:	bmi	1be2c0 <_IO_stdin_used@@Base+0x1ba9a4>
    36c4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    36c8:			; <UNDEFINED> instruction: 0xf7fd2001
    36cc:	svclt	0x0000eac2
    36d0:	andeq	r1, r1, r8, asr #17
    36d4:	andeq	r0, r0, r4, ror #1
    36d8:	andeq	r1, r1, ip, asr #16
    36dc:	andeq	r0, r0, ip, lsl r6
    36e0:	mvnsmi	lr, #737280	; 0xb4000
    36e4:	ldclmi	6, cr4, [r3], #-52	; 0xffffffcc
    36e8:	ldmdbmi	r3!, {r0, r1, r2, r6, r7, ip, sp, pc}^
    36ec:	ldrbtmi	sl, [ip], #-2820	; 0xfffff4fc
    36f0:	stmdage	r4!, {r0, r1, r2, fp, sp, lr}
    36f4:	stmdapl	r1!, {r9, sp}^
    36f8:	cmpls	r5, r9, lsl #16
    36fc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3700:	svccs	0x0004f843
    3704:	mvnsle	r4, r3, lsl #5
    3708:	andcs	sl, r0, #68, 18	; 0x110000
    370c:	svccs	0x0004f843
    3710:			; <UNDEFINED> instruction: 0xd1fb4299
    3714:	mcrge	6, 0, r4, cr5, cr8, {1}
    3718:	b	1dc1714 <_IO_stdin_used@@Base+0x1dbddf8>
    371c:			; <UNDEFINED> instruction: 0xf002427a
    3720:	bvc	fea43fa4 <_IO_stdin_used@@Base+0xfea40688>
    3724:	tsteq	pc, #7	; <UNPREDICTABLE>
    3728:	streq	pc, [r1], #-79	; 0xffffffb1
    372c:	subsmi	fp, r3, #88, 30	; 0x160
    3730:	stmdbeq	r4, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    3734:	vpmax.u8	d15, d3, d4
    3738:	eorcs	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    373c:			; <UNDEFINED> instruction: 0xf8464313
    3740:	stmdbcs	r0, {r5, ip, sp}
    3744:	stmdbvs	pc!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    3748:			; <UNDEFINED> instruction: 0xf7fd4638
    374c:	rsbsmi	lr, r9, #385024	; 0x5e000
    3750:	tsteq	pc, r1	; <UNPREDICTABLE>
    3754:	tsteq	pc, #7	; <UNPREDICTABLE>
    3758:	submi	fp, fp, #88, 30	; 0x160
    375c:	svclt	0x00d845b9
    3760:	stmdbeq	r4, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    3764:	vpmax.u8	d15, d3, d4
    3768:	eorcs	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    376c:			; <UNDEFINED> instruction: 0xf8464313
    3770:	bvc	ffacf7f8 <_IO_stdin_used@@Base+0xffacbedc>
    3774:	suble	r2, r5, r0, lsl #22
    3778:	strtmi	r6, [r0], -ip, lsr #21
    377c:	ldmeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    3780:	b	10c177c <_IO_stdin_used@@Base+0x10bde60>
    3784:			; <UNDEFINED> instruction: 0xf0024262
    3788:			; <UNDEFINED> instruction: 0xf004021f
    378c:			; <UNDEFINED> instruction: 0xf04f011f
    3790:	svclt	0x00580301
    3794:	addmi	r4, fp, r1, asr r2
    3798:	strbmi	r4, [r1], -ip, asr #10
    379c:			; <UNDEFINED> instruction: 0xf104bfa8
    37a0:			; <UNDEFINED> instruction: 0xac030901
    37a4:	eorcs	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    37a8:			; <UNDEFINED> instruction: 0xf8464313
    37ac:	strtmi	r3, [r8], -r0, lsr #32
    37b0:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    37b4:	svclt	0x00b84581
    37b8:	and	r4, r6, r1, lsl #13
    37bc:	b	1fc17b8 <_IO_stdin_used@@Base+0x1fbde9c>
    37c0:	stmdbcs	r4, {r0, fp, sp, lr}
    37c4:	stmdbcs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    37c8:	strtmi	sp, [r1], -r3, ror #2
    37cc:			; <UNDEFINED> instruction: 0xf7ff4628
    37d0:	tstlt	r8, r9, lsr #30	; <UNPREDICTABLE>
    37d4:	blcs	1d868 <_IO_stdin_used@@Base+0x19f4c>
    37d8:	strtmi	sp, [r0], -r0, ror #22
    37dc:	movwcs	r9, #0
    37e0:	ldrtmi	r4, [r1], -r2, asr #12
    37e4:			; <UNDEFINED> instruction: 0xf7fd4648
    37e8:	andcc	lr, r1, r4, lsl #20
    37ec:	bmi	cf7b8c <_IO_stdin_used@@Base+0xcf4270>
    37f0:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    37f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37f8:	subsmi	r9, sl, r5, asr #22
    37fc:	sublt	sp, r7, r7, asr r1
    3800:	mvnshi	lr, #12386304	; 0xbd0000
    3804:	strtmi	r6, [r0], -ip, ror #21
    3808:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    380c:			; <UNDEFINED> instruction: 0xf0024262
    3810:			; <UNDEFINED> instruction: 0xf004021f
    3814:			; <UNDEFINED> instruction: 0xf04f011f
    3818:	svclt	0x00580301
    381c:	addmi	r4, fp, r1, asr r2
    3820:	svclt	0x00d845a1
    3824:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3828:			; <UNDEFINED> instruction: 0xf8566b2c
    382c:	tstmi	r3, #32
    3830:	eorcc	pc, r0, r6, asr #16
    3834:	stmibvs	pc!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    3838:			; <UNDEFINED> instruction: 0xf7fd4638
    383c:	rsbsmi	lr, r9, #3768320	; 0x398000
    3840:	tsteq	pc, r1	; <UNPREDICTABLE>
    3844:	andseq	pc, pc, #7
    3848:	submi	fp, sl, #88, 30	; 0x160
    384c:	blx	114f38 <_IO_stdin_used@@Base+0x11161c>
    3850:	svclt	0x00d8f402
    3854:	stmdbeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
    3858:	eorcc	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    385c:			; <UNDEFINED> instruction: 0xf846431c
    3860:	stmibvs	ip!, {r5, lr}^
    3864:			; <UNDEFINED> instruction: 0xf7fd4620
    3868:	rsbmi	lr, r2, #208, 18	; 0x340000
    386c:	andseq	pc, pc, #2
    3870:	tsteq	pc, r4	; <UNPREDICTABLE>
    3874:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    3878:	subsmi	fp, r1, #88, 30	; 0x160
    387c:	strbmi	r4, [ip, #-139]	; 0xffffff75
    3880:			; <UNDEFINED> instruction: 0xf104bfa8
    3884:			; <UNDEFINED> instruction: 0xf8560901
    3888:	tstmi	r3, #32
    388c:	eorcc	pc, r0, r6, asr #16
    3890:	bmi	2fd654 <_IO_stdin_used@@Base+0x2f9d38>
    3894:	ldrbtmi	r2, [sl], #-1
    3898:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    389c:	addcs	r4, r0, #9216	; 0x2400
    38a0:	stmdami	sl, {r0, r3, r8, fp, lr}
    38a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    38a8:			; <UNDEFINED> instruction: 0xf7fd4478
    38ac:			; <UNDEFINED> instruction: 0xf7fdea76
    38b0:	svclt	0x0000e9a6
    38b4:	andeq	r1, r1, r2, lsl #16
    38b8:	andeq	r0, r0, r4, ror #1
    38bc:	strdeq	r1, [r1], -lr
    38c0:			; <UNDEFINED> instruction: 0x000005ba
    38c4:	andeq	r0, r0, r4, asr #11
    38c8:	andeq	r0, r0, r6, ror r5
    38cc:	andeq	r0, r0, ip, lsl #11
    38d0:	mvnsmi	lr, #737280	; 0xb4000
    38d4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    38d8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    38dc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    38e0:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38e4:	blne	1d94ae0 <_IO_stdin_used@@Base+0x1d911c4>
    38e8:	strhle	r1, [sl], -r6
    38ec:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    38f0:			; <UNDEFINED> instruction: 0xf8553401
    38f4:	strbmi	r3, [sl], -r4, lsl #30
    38f8:	ldrtmi	r4, [r8], -r1, asr #12
    38fc:	adcmi	r4, r6, #152, 14	; 0x2600000
    3900:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3904:	svclt	0x000083f8
    3908:	andeq	r1, r1, lr, lsl #10
    390c:	andeq	r1, r1, r4, lsl #10
    3910:	svclt	0x00004770

Disassembly of section .fini:

00003914 <.fini>:
    3914:	push	{r3, lr}
    3918:	pop	{r3, pc}
