$date
	Tue Oct 10 23:31:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module gh $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$scope task dff_y $end
$var reg 1 % d $end
$var reg 1 & q $end
$var reg 1 ' qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
1!
$end
#2
0!
1"
0'
1&
1%
1#
1$
#4
1!
0"
1'
0&
0%
0#
0$
#6
0!
1"
0'
1&
1%
1#
1$
#8
0#
#10
1#
#12
0#
#14
1#
#15
