
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.20000000000000000000;
1.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_8_1";
mvm_20_20_8_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_8_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_8_1' with
	the parameters "20,20,8,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b8_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b8_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b8_g1' with
	the parameters "1,20,8,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b8_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b8_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b8_g1' with
	the parameters "8,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b8_g1' with
	the parameters "16,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b8_g1' with
	the parameters "8,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b8_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b8_SIZE20' with
	the parameters "8,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b8_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b8_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |   8   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b8_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "16,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 424 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b8_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b16_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b16_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b8_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b8_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b8_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b8_g1'
  Processing 'mvm_20_20_8_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b8_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b8_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b8_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b8_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b8_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b8_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b8_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b8_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b8_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b8_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b8_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b8_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b8_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b8_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b8_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b8_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b8_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b8_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b8_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b8_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b8_g1_1_DW_mult_tc_0'
  Mapping 'mac_b8_g1_2_DW_mult_tc_0'
  Mapping 'mac_b8_g1_3_DW_mult_tc_0'
  Mapping 'mac_b8_g1_4_DW_mult_tc_0'
  Mapping 'mac_b8_g1_5_DW_mult_tc_0'
  Mapping 'mac_b8_g1_6_DW_mult_tc_0'
  Mapping 'mac_b8_g1_7_DW_mult_tc_0'
  Mapping 'mac_b8_g1_8_DW_mult_tc_0'
  Mapping 'mac_b8_g1_9_DW_mult_tc_0'
  Mapping 'mac_b8_g1_10_DW_mult_tc_0'
  Mapping 'mac_b8_g1_11_DW_mult_tc_0'
  Mapping 'mac_b8_g1_12_DW_mult_tc_0'
  Mapping 'mac_b8_g1_13_DW_mult_tc_0'
  Mapping 'mac_b8_g1_14_DW_mult_tc_0'
  Mapping 'mac_b8_g1_15_DW_mult_tc_0'
  Mapping 'mac_b8_g1_16_DW_mult_tc_0'
  Mapping 'mac_b8_g1_17_DW_mult_tc_0'
  Mapping 'mac_b8_g1_18_DW_mult_tc_0'
  Mapping 'mac_b8_g1_19_DW_mult_tc_0'
  Mapping 'mac_b8_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   88797.4      0.64     131.9     273.3                          
    0:00:16   88797.4      0.64     131.9     273.3                          
    0:00:16   89132.6      0.64     131.9     273.3                          
    0:00:16   89459.8      0.64     131.9     273.3                          
    0:00:23   90540.3      0.50     102.0     273.3                          
    0:00:24   90524.3      0.50     102.0     273.3                          
    0:00:24   90524.3      0.50     102.0     273.3                          
    0:00:24   90524.6      0.50     102.0     273.3                          
    0:00:24   90524.6      0.50     102.0     273.3                          
    0:00:33   73800.6      0.90     133.8       0.0                          
    0:00:34   73720.8      0.52      91.9       0.0                          
    0:00:37   73731.7      0.51      90.8       0.0                          
    0:00:38   73741.6      0.50      90.3       0.0                          
    0:00:38   73750.6      0.50      89.6       0.0                          
    0:00:38   73755.7      0.49      89.2       0.0                          
    0:00:39   73755.9      0.50      88.9       0.0                          
    0:00:39   73757.8      0.49      88.7       0.0                          
    0:00:39   73759.9      0.50      88.7       0.0                          
    0:00:40   73760.5      0.49      88.6       0.0                          
    0:00:40   73762.3      0.49      88.3       0.0                          
    0:00:40   73772.2      0.48      87.9       0.0                          
    0:00:40   73780.7      0.47      87.2       0.0                          
    0:00:41   73786.5      0.47      86.3       0.0                          
    0:00:41   73793.2      0.47      84.8       0.0                          
    0:00:41   73798.5      0.45      84.2       0.0                          
    0:00:41   73812.3      0.45      83.7       0.0                          
    0:00:42   73824.0      0.44      83.2       0.0                          
    0:00:42   73836.0      0.44      81.7       0.0                          
    0:00:42   73750.6      0.44      81.7       0.0                          
    0:00:42   73750.6      0.44      81.7       0.0                          
    0:00:42   73750.6      0.44      81.7       0.0                          
    0:00:42   73750.6      0.44      81.7       0.0                          
    0:00:42   73750.6      0.44      81.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   73750.6      0.44      81.7       0.0                          
    0:00:42   73778.6      0.44      79.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73809.7      0.44      77.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73832.8      0.44      76.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:00:43   73850.4      0.43      75.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73871.1      0.43      74.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73890.0      0.43      74.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73912.9      0.42      72.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73928.3      0.42      72.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:43   73945.1      0.42      72.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[14]/D
    0:00:43   73956.0      0.42      72.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73964.2      0.41      71.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73970.1      0.41      71.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73992.2      0.41      71.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:43   74007.6      0.41      70.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:43   74020.6      0.40      70.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:43   74023.8      0.40      70.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:00:44   74029.1      0.40      70.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74041.9      0.40      70.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74060.0      0.39      69.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74067.2      0.39      69.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74089.8      0.39      69.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74095.4      0.38      69.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74109.5      0.38      68.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74120.6      0.38      68.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74130.2      0.38      68.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74139.3      0.38      68.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:00:44   74149.6      0.37      68.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74158.7      0.37      67.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:00:44   74172.0      0.37      67.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:00:44   74181.3      0.37      67.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74184.7      0.37      67.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74196.2      0.36      67.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74205.8      0.36      66.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74237.1      0.36      66.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74253.4      0.36      65.9      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74258.7      0.36      65.8      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74268.0      0.36      65.6      48.4 path/path/path/genblk1.add_in_reg[15]/D
    0:00:45   74278.6      0.35      65.5      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74282.6      0.35      65.4      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74291.7      0.35      65.2      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74316.1      0.35      65.0      96.9 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74326.8      0.35      64.8      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74353.4      0.35      64.2     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   74369.3      0.35      64.0     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74424.7      0.34      62.9     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74452.3      0.34      62.7     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74456.6      0.34      62.7     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74470.7      0.34      62.4     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74478.9      0.34      62.2     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   74493.8      0.34      61.9     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74507.7      0.34      61.6     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74523.1      0.34      61.4     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   74542.0      0.33      61.2     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74547.0      0.33      61.1     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74561.9      0.33      60.8     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   74579.5      0.33      60.5     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   74599.4      0.33      59.7     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74607.1      0.33      59.6     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:00:46   74614.1      0.33      59.5     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74619.4      0.33      59.4     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   74638.8      0.33      59.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74645.2      0.33      59.1     387.5 path/path/path/genblk1.add_in_reg[15]/D
    0:00:46   74655.8      0.33      58.9     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74663.8      0.33      58.8     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74671.5      0.33      58.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74679.0      0.33      58.4     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74691.2      0.32      58.3     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[14]/D
    0:00:47   74703.2      0.32      58.1     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74719.4      0.32      57.8     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[14]/D
    0:00:47   74724.7      0.32      57.8     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74731.1      0.32      57.6     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74735.4      0.32      57.4     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74749.7      0.32      57.3     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74762.2      0.32      57.0     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74768.3      0.32      56.9     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74775.3      0.32      56.6     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74791.0      0.32      56.5     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74805.3      0.32      56.4     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74817.8      0.31      56.0     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74826.9      0.31      55.9     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74843.4      0.31      55.3     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74855.6      0.31      55.1     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[14]/D
    0:00:47   74863.8      0.31      54.9     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74875.3      0.31      54.5     508.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74886.2      0.31      54.4     508.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74893.4      0.31      54.1     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74903.7      0.31      53.9     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74907.5      0.31      53.9     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74919.2      0.31      53.8     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74937.0      0.31      53.3     532.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74941.0      0.31      53.2     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74942.6      0.31      53.2     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74947.4      0.30      53.0     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74958.8      0.30      52.7     532.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74966.8      0.30      52.5     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74980.6      0.30      52.4     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[14]/D
    0:00:48   74984.1      0.30      52.3     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74993.9      0.30      52.1     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74999.5      0.30      51.9     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:48   75009.6      0.30      51.8     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:48   75018.9      0.30      51.7     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:48   75024.0      0.30      51.6     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:48   75035.1      0.30      51.5     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:48   75036.5      0.30      51.4     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:48   75047.1      0.30      51.1     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   75055.6      0.30      50.8     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   75063.3      0.30      50.7     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75069.2      0.30      50.6     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75079.6      0.30      50.5     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   75086.7      0.30      50.3     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75095.3      0.29      50.1     532.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   75102.7      0.29      49.9     532.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   75112.5      0.29      49.6     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:00:49   75115.2      0.29      49.6     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75129.6      0.29      49.2     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75138.6      0.29      49.1     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75145.5      0.29      49.0     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75148.7      0.29      48.9     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75148.7      0.29      48.9     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75150.3      0.29      48.8     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75155.4      0.29      48.8     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75155.9      0.29      48.8     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75159.4      0.29      48.7     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:50   75161.0      0.29      48.7     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75164.7      0.29      48.5     532.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75172.1      0.29      48.4     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75174.8      0.29      48.3     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:50   75176.7      0.29      48.3     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75178.8      0.29      48.3     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75184.1      0.28      48.0     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75189.4      0.28      47.9     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75197.1      0.28      47.7     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75200.1      0.28      47.6     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75202.2      0.28      47.5     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75209.9      0.28      47.3     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75219.2      0.28      47.1     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75225.9      0.28      47.1     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75237.8      0.28      46.8     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75243.2      0.28      46.8     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75245.8      0.28      46.7     532.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75245.8      0.28      46.7     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75252.7      0.28      46.5     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75264.7      0.28      46.3     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75269.2      0.28      46.2     532.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75282.5      0.28      46.0     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75284.1      0.28      45.9     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75287.6      0.28      45.9     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75297.9      0.28      45.5     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75299.5      0.28      45.5     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75309.1      0.28      45.2     532.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75312.0      0.28      45.2     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:51   75311.8      0.28      45.2     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75317.4      0.27      45.0     532.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75319.2      0.27      44.9     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75319.2      0.27      44.9     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75323.5      0.27      44.8     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75333.3      0.27      44.6     532.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75343.4      0.27      44.3     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75351.4      0.27      44.3     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75352.2      0.27      44.3     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75356.5      0.27      44.3     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75355.4      0.27      44.3     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75360.7      0.27      44.2     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75366.0      0.27      44.2     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75369.8      0.27      44.1     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75376.4      0.27      44.1     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75381.5      0.27      44.0     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75385.5      0.27      44.0     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75390.3      0.27      43.9     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75390.3      0.27      44.0     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75390.3      0.27      43.9     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75396.9      0.27      43.8     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75400.9      0.27      43.8     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75404.6      0.27      43.7     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:52   75411.5      0.27      43.5     532.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   75412.3      0.27      43.5     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75411.0      0.27      43.4     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75423.2      0.27      43.1     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   75429.9      0.27      42.9     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75431.7      0.26      42.8     532.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75438.4      0.26      42.6     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75445.6      0.26      42.4     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75446.6      0.26      42.4     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75447.4      0.26      42.4     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75448.2      0.26      42.3     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75456.2      0.26      42.1     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75463.7      0.26      42.0     532.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75467.9      0.26      41.9     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75467.1      0.26      41.9     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75470.3      0.26      41.8     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75474.8      0.26      41.7     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75480.2      0.26      41.5     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:00:53   75486.3      0.26      41.4     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75487.9      0.26      41.4     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75494.3      0.26      41.3     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75497.2      0.26      41.3     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75500.1      0.26      41.3     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:54   75500.9      0.26      41.3     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75501.7      0.26      41.3     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75503.0      0.26      41.3     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75503.0      0.26      41.3     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75507.8      0.26      41.2     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75509.4      0.26      41.2     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75520.6      0.26      41.0     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75523.0      0.26      41.0     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75529.6      0.26      40.9     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   75536.6      0.26      40.8     532.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   75540.3      0.26      40.8     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75546.4      0.26      40.6     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75546.4      0.25      40.6     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:54   75546.4      0.25      40.6     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75555.7      0.25      40.3     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75556.8      0.25      40.3     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75563.7      0.25      40.1     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75563.7      0.25      40.1     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75566.9      0.25      40.1     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75575.4      0.25      39.9     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75576.2      0.25      39.9     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75580.7      0.25      39.7     532.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   75589.8      0.25      39.7     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75592.4      0.25      39.6     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75594.0      0.25      39.6     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75595.1      0.25      39.6     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75598.3      0.25      39.7     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75604.1      0.25      39.5     532.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   75605.4      0.25      39.5     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75607.3      0.25      39.5     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:55   75607.6      0.25      39.5     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75619.8      0.25      39.3     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75626.2      0.25      39.1     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75636.3      0.25      39.0     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75638.4      0.25      38.9     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75639.8      0.25      38.9     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75643.7      0.25      38.9     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75645.6      0.25      38.9     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75654.1      0.25      38.8     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75664.5      0.25      38.7     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75669.3      0.25      38.5     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75674.3      0.25      38.5     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75681.8      0.24      38.3     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75689.5      0.24      38.2     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75694.8      0.24      38.2     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75697.7      0.24      38.1     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75703.9      0.24      38.1     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75709.5      0.24      37.9     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75715.6      0.24      37.8     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75720.9      0.24      37.7     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:57   75722.0      0.24      37.7     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75727.5      0.24      37.5     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75732.3      0.24      37.5     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75739.5      0.24      37.4     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75747.2      0.24      37.3     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75751.7      0.24      37.3     532.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75754.7      0.24      37.2     532.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75759.7      0.24      37.2     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75768.5      0.24      37.1     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75775.7      0.24      37.0     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75776.0      0.24      36.9     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75783.4      0.23      36.8     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75788.2      0.23      36.8     532.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75791.6      0.23      36.7     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:57   75797.0      0.23      36.6     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75800.2      0.23      36.7     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:57   75804.1      0.23      36.7     532.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75811.6      0.23      36.6     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75814.5      0.23      36.5     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75820.1      0.23      36.4     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75822.5      0.23      36.3     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   75827.3      0.23      36.2     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75834.2      0.23      36.1     532.8 path/path/path/genblk1.add_in_reg[15]/D
    0:00:58   75840.1      0.23      36.1     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75843.0      0.23      36.0     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75850.2      0.23      36.0     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75853.9      0.23      35.9     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75855.5      0.23      35.8     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75865.1      0.23      35.7     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   75874.6      0.23      35.5     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75880.0      0.23      35.5     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75887.4      0.23      35.4     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75889.0      0.23      35.4     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75894.9      0.23      35.2     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75898.6      0.23      35.1     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   75903.1      0.23      35.0     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75906.6      0.22      35.0     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75913.5      0.22      34.9     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75918.3      0.22      34.8     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75919.9      0.22      34.7     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:59   75923.6      0.22      34.7     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:59   75927.0      0.22      34.6     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   75930.2      0.22      34.6     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:59   75930.2      0.22      34.6     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:59   75931.0      0.22      34.6     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:59   75934.2      0.22      34.6     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:59   75938.7      0.22      34.5     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   75942.5      0.22      34.4     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:59   75947.3      0.22      34.4     532.8                          
    0:01:04   73838.4      0.22      34.3     532.8                          
    0:01:04   73838.4      0.22      34.3     532.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04   73838.4      0.22      34.3     532.8                          
    0:01:04   73726.2      0.22      34.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:04   73728.8      0.22      34.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:04   73730.7      0.22      34.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73733.1      0.22      34.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73733.1      0.22      34.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73733.1      0.22      34.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73734.9      0.22      34.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:05   73737.3      0.22      34.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:05   73746.4      0.22      33.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:05   73746.4      0.22      33.7       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:05   73754.1      0.22      33.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:05   73755.4      0.22      33.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73755.4      0.22      33.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73757.8      0.22      33.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73764.5      0.22      33.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73770.0      0.22      33.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73772.2      0.22      33.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73777.8      0.22      33.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73780.7      0.22      33.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73781.7      0.22      33.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73781.7      0.22      33.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73785.2      0.22      33.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73785.2      0.22      33.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73787.9      0.22      33.1       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:06   73787.3      0.22      33.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73788.1      0.22      33.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73788.1      0.22      33.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73790.3      0.22      33.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:06   73791.1      0.22      33.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:06   73791.1      0.22      33.1       0.0                          
    0:01:06   73791.1      0.22      33.1       0.0                          
    0:01:08   72871.5      0.22      33.1       0.0                          
    0:01:09   72204.4      0.22      33.1       0.0                          
    0:01:09   72202.8      0.22      33.1       0.0                          
    0:01:09   72201.2      0.22      33.1       0.0                          
    0:01:09   72199.6      0.22      33.1       0.0                          
    0:01:09   72199.6      0.22      33.1       0.0                          
    0:01:10   72199.6      0.22      33.1       0.0                          
    0:01:10   72149.0      0.22      33.6       0.0                          
    0:01:10   72148.5      0.22      33.6       0.0                          
    0:01:10   72148.5      0.22      33.6       0.0                          
    0:01:10   72148.5      0.22      33.6       0.0                          
    0:01:10   72148.5      0.22      33.6       0.0                          
    0:01:10   72148.5      0.22      33.6       0.0                          
    0:01:10   72148.5      0.22      33.6       0.0                          
    0:01:10   72153.3      0.22      33.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72153.6      0.22      33.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72161.5      0.22      33.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:11   72170.1      0.22      33.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:11   72173.5      0.22      32.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72176.4      0.22      32.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72180.4      0.22      32.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:11   72185.2      0.22      32.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72190.3      0.22      32.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72192.1      0.22      32.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72193.7      0.22      32.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72196.1      0.22      32.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72196.9      0.22      32.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72198.0      0.22      32.5       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:11   72201.2      0.22      32.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72208.4      0.21      32.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:11   72212.3      0.21      32.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72216.3      0.21      32.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:11   72216.3      0.21      32.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72218.7      0.21      32.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72216.9      0.21      32.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72218.2      0.21      32.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72223.3      0.21      32.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72224.3      0.21      32.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72224.3      0.21      32.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72226.2      0.21      32.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72232.3      0.21      31.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:12   72238.2      0.21      31.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72242.9      0.21      31.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72245.9      0.21      31.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72246.4      0.21      31.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72247.2      0.21      31.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72250.9      0.21      31.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72258.4      0.21      31.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:12   72264.0      0.21      31.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72264.0      0.21      31.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72267.7      0.21      31.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:13   72269.0      0.21      31.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72272.7      0.21      31.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72278.3      0.21      31.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72279.4      0.21      31.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72279.6      0.21      31.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72281.5      0.21      31.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72282.0      0.21      31.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72284.2      0.21      31.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72285.0      0.21      31.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72285.8      0.21      31.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72286.6      0.21      31.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72286.6      0.21      31.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72287.4      0.21      31.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:13   72288.4      0.21      31.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:14   72288.2      0.21      31.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:14   72289.8      0.21      31.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:14   72289.8      0.21      31.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:15   72284.7      0.21      31.2       0.0                          
    0:01:16   72133.1      0.21      31.2       0.0                          
    0:01:16   71980.7      0.21      31.2       0.0                          
    0:01:17   71826.6      0.21      31.2       0.0                          
    0:01:17   71764.9      0.21      31.2       0.0                          
    0:01:17   71761.5      0.21      31.2       0.0                          
    0:01:17   71758.6      0.21      31.2       0.0                          
    0:01:17   71755.1      0.21      31.1       0.0                          
    0:01:17   71750.3      0.21      31.1       0.0                          
    0:01:19   71741.5      0.21      31.1       0.0                          
    0:01:19   71737.5      0.21      31.1       0.0                          
    0:01:20   71736.7      0.21      31.1       0.0                          
    0:01:20   71721.6      0.22      31.3       0.0                          
    0:01:20   71721.6      0.22      31.3       0.0                          
    0:01:20   71721.6      0.22      31.3       0.0                          
    0:01:21   71721.6      0.22      31.3       0.0                          
    0:01:21   71721.6      0.22      31.3       0.0                          
    0:01:21   71721.6      0.22      31.3       0.0                          
    0:01:21   71724.0      0.21      31.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71725.0      0.21      31.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71726.6      0.21      31.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71729.0      0.21      31.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71729.8      0.21      31.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71730.6      0.21      31.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71731.4      0.21      31.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71734.9      0.21      31.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71734.9      0.21      31.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71738.3      0.21      31.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71741.8      0.21      31.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71743.4      0.21      31.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71747.4      0.21      31.0       0.0                          
    0:01:22   71754.3      0.21      31.0       0.0                          
    0:01:22   71754.3      0.21      31.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71758.0      0.21      31.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71758.6      0.21      30.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71759.6      0.21      30.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71759.6      0.21      30.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71759.6      0.21      30.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71758.8      0.21      30.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71758.8      0.21      30.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71758.8      0.21      30.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71758.8      0.21      30.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71761.2      0.21      30.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71762.8      0.21      30.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71766.0      0.21      30.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71766.5      0.21      30.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71768.7      0.21      30.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71771.6      0.21      30.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71774.8      0.21      30.6       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:23   71777.2      0.21      30.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71782.2      0.21      30.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71783.6      0.21      30.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71784.6      0.21      30.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71789.7      0.20      30.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71804.3      0.20      30.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:23   71809.9      0.20      30.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71814.7      0.20      30.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71814.7      0.20      30.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71819.2      0.20      30.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71820.8      0.20      30.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71821.3      0.20      30.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71823.7      0.20      30.4       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:24   71832.0      0.20      30.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:24   71835.7      0.20      30.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71839.9      0.20      30.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71844.2      0.20      30.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_8_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9128 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_8_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:51:25 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_8_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           30
Number of nets:                            30
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              29292.186230
Buf/Inv area:                     1972.921999
Noncombinational area:           42552.018523
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 71844.204752
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_8_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:51:29 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_8_1          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  41.6489 mW   (92%)
  Net Switching Power  =   3.4367 mW    (8%)
                         ---------
Total Dynamic Power    =  45.0856 mW  (100%)

Cell Leakage Power     =   1.5039 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.0302e+04          711.1719        7.2044e+05        4.1735e+04  (  89.58%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3454e+03        2.7255e+03        7.8348e+05        4.8545e+03  (  10.42%)
--------------------------------------------------------------------------------------------------
Total          4.1648e+04 uW     3.4367e+03 uW     1.5039e+06 nW     4.6589e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_8_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:51:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[15].path/path/genblk1.add_in_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_8_1      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out[1] (memory_b8_SIZE20_LOGSIZE5_10)
                                                          0.00       0.22 f
  path/genblk1[15].path/Mat_a_Mem/data_out[1] (seqMemory_b8_SIZE20_10)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/in0[1] (mac_b8_g1_5)         0.00       0.22 f
  path/genblk1[15].path/path/mult_21/a[1] (mac_b8_g1_5_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/mult_21/U181/ZN (NAND2_X1)
                                                          0.06       0.27 r
  path/genblk1[15].path/path/mult_21/U359/ZN (OAI21_X1)
                                                          0.05       0.32 f
  path/genblk1[15].path/path/mult_21/U15/CO (HA_X1)       0.06       0.38 f
  path/genblk1[15].path/path/mult_21/U14/CO (FA_X1)       0.09       0.47 f
  path/genblk1[15].path/path/mult_21/U264/ZN (NAND2_X1)
                                                          0.04       0.52 r
  path/genblk1[15].path/path/mult_21/U267/ZN (NAND3_X1)
                                                          0.04       0.55 f
  path/genblk1[15].path/path/mult_21/U271/ZN (NAND2_X1)
                                                          0.03       0.59 r
  path/genblk1[15].path/path/mult_21/U232/ZN (NAND3_X1)
                                                          0.05       0.63 f
  path/genblk1[15].path/path/mult_21/U160/ZN (NAND2_X1)
                                                          0.04       0.67 r
  path/genblk1[15].path/path/mult_21/U229/ZN (NAND3_X1)
                                                          0.03       0.70 f
  path/genblk1[15].path/path/mult_21/U242/ZN (NAND2_X1)
                                                          0.03       0.74 r
  path/genblk1[15].path/path/mult_21/U190/ZN (NAND3_X1)
                                                          0.04       0.77 f
  path/genblk1[15].path/path/mult_21/U205/ZN (NAND2_X1)
                                                          0.04       0.81 r
  path/genblk1[15].path/path/mult_21/U174/ZN (NAND3_X1)
                                                          0.04       0.84 f
  path/genblk1[15].path/path/mult_21/U223/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[15].path/path/mult_21/U226/ZN (NAND3_X1)
                                                          0.04       0.92 f
  path/genblk1[15].path/path/mult_21/U251/ZN (NAND2_X1)
                                                          0.04       0.95 r
  path/genblk1[15].path/path/mult_21/U220/ZN (NAND3_X1)
                                                          0.04       0.99 f
  path/genblk1[15].path/path/mult_21/U257/ZN (NAND2_X1)
                                                          0.04       1.03 r
  path/genblk1[15].path/path/mult_21/U227/ZN (NAND3_X1)
                                                          0.04       1.06 f
  path/genblk1[15].path/path/mult_21/U293/ZN (NAND2_X1)
                                                          0.04       1.10 r
  path/genblk1[15].path/path/mult_21/U260/ZN (NAND3_X1)
                                                          0.04       1.14 f
  path/genblk1[15].path/path/mult_21/U300/ZN (NAND2_X1)
                                                          0.04       1.17 r
  path/genblk1[15].path/path/mult_21/U302/ZN (NAND3_X1)
                                                          0.04       1.21 f
  path/genblk1[15].path/path/mult_21/U307/ZN (NAND2_X1)
                                                          0.04       1.25 r
  path/genblk1[15].path/path/mult_21/U308/ZN (NAND3_X1)
                                                          0.04       1.29 f
  path/genblk1[15].path/path/mult_21/U310/ZN (NAND2_X1)
                                                          0.03       1.31 r
  path/genblk1[15].path/path/mult_21/U281/ZN (AND3_X1)
                                                          0.05       1.36 r
  path/genblk1[15].path/path/mult_21/product[15] (mac_b8_g1_5_DW_mult_tc_0)
                                                          0.00       1.36 r
  path/genblk1[15].path/path/genblk1.add_in_reg[15]/D (DFF_X1)
                                                          0.01       1.37 r
  data arrival time                                                  1.37

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  path/genblk1[15].path/path/genblk1.add_in_reg[15]/CK (DFF_X1)
                                                          0.00       1.20 r
  library setup time                                     -0.03       1.17
  data required time                                                 1.17
  --------------------------------------------------------------------------
  data required time                                                 1.17
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b8_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
