# This script segment is generated automatically by AutoPilot

set id 54
set name combine_mul_37ns_20ns_56_4
set corename simcore_mul
set op mul
set stage_num 4
set registered_input 1
set in0_width 37
set in0_signed 0
set in1_width 20
set in1_signed 0
set out_width 56
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename Mul4S
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul] == "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul"} {
eval "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 55
set MemName combine_currentFrame_V
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 17
set AddrRange 1024
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10101001011000000" "10101001111000000" "10101001101011111" "10101001100011111" "10101011011100000" "10101100110000000" "10101100100011111" "10101100110011111" "10101101000011111" "10101101100011111" "10101111000111111" "10101111010100000" "10101110000011111" "10101101101000000" "10101101011000000" "10101100110011111" "10101101000011111" "10101101100000000" "10101101001011111" "10101101111000000" "10101111101111111" "10110000010000000" "10101110111100000" "10101101101000000" "10101100100011111" "10101010101111111" "10101000110111111" "10100111110111111" "10100111111111111" "10101000101111111" "10101000100100000" "10100111010111111" "10100101101000000" "10100011001000000" "10100000111111111" "10100000010111111" "10100000001100000" "10011111100000000" "10011101101100000" "10011011011011111" "10011010101011111" "10011010010100000" "10011000011011111" "10010110100111111" "10010100111011111" "10010001111100000" "10001111001111111" "10001100001100000" "10000111000011111" "10000010110000000" "10000001000111111" "10000000000100000" "01111110111000000" "01111110101011111" "01111110011000000" "01111100011011111" "01111010000100000" "01110111101011111" "01110100111000000" "01110010111111111" "01110001101011111" "01101110110100000" "01101100001111111" "01101011001100000" "01101001001000000" "01100110010000000" "01100011110100000" "01100001010100000" "01011111000011111" "01011100110100000" "01011010010100000" "01011001010111111" "01011000100000000" "01010110000100000" "01010100000000000" "01010001110111111" "01001110111111111" "01001100010100000" "01001001111000000" "01001000100100000" "01000111110111111" "01000101110011111" "01000100101111111" "01000100010100000" "01000001010111111" "00111110010011111" "00111100010000000" "00111001010100000" "00110111010011111" "00110101100100000" "00110010010100000" "00110000110000000" "00101111111100000" "00101011110100000" "00100110111011111" "00100100000100000" "00100001101111111" "00100000000000000" "00011111110011111" "00100000001111111" "00011111111000000" "00011111011011111" "00011111001000000" "00011100110111111" "00011001010111111" "00010111010011111" "00010101110111111" "00010100110000000" "00010100101011111" "00010100110000000" "00010100100011111" "00010011101011111" "00010001001011111" "00001111001100000" "00001110010100000" "00001101011000000" "00001101101011111" "00001110101111111" "00001110111111111" "00001111100111111" "00010000101000000" "00010001011011111" "00010010110100000" "00010011010100000" "00010010011100000" "00010001110000000" "00010001101000000" "00010001101000000" "00010001100011111" "00010001010011111" "00010010010100000" "00010011011100000" "00010010100111111" "00010001111111111" "00010010100111111" "00010010010111111" "00010001101011111" "00010010011111111" "00010100000011111" "00010101010011111" "00010101110100000" "00010110001111111" "00010110110100000" "00010111110011111" "00011010001111111" "00011100111100000" "00011101011111111" "00011100111100000" "00011101000100000" "00011101010100000" "00011101110100000" "00011110101000000" "00011111000000000" "00100000000000000" "00100010000011111" "00100011100111111" "00100100110100000" "00100101101011111" "00100101011011111" "00100101111011111" "00101000001111111" "00101010010000000" "00101011011100000" "00101101010011111" "00110000001011111" "00110001111111111" "00110010010111111" "00110100010011111" "00111000010000000" "00111010111000000" "00111100100111111" "00111111110000000" "01000011000011111" "01000101100011111" "01000111100111111" "01001001001011111" "01001010010000000" "01001001111000000" "01001001001011111" "01001010111100000" "01001100100011111" "01001100000111111" "01001101000000000" "01001111000111111" "01010000001011111" "01010001010000000" "01010010000111111" "01010001010000000" "01010000010000000" "01010000100011111" "01010001100011111" "01010010000100000" "01010010011100000" "01010100010011111" "01010110100111111" "01010111101000000" "01011000011011111" "01011001110111111" "01011010111011111" "01011011101011111" "01011100101111111" "01011110000111111" "01011111111000000" "01100001111011111" "01100011111100000" "01100110011000000" "01101010001011111" "01101101100011111" "01101110011100000" "01101110010111111" "01101110010100000" "01101110010100000" "01110000000000000" "01110010011100000" "01110011101000000" "01110110000100000" "01111001011100000" "01111010011100000" "01111010110000000" "01111100011000000" "01111101111100000" "01111110100011111" "01111110100011111" "01111111111011111" "10000011000011111" "10000100111100000" "10000110110000000" "10001010010011111" "10001100101000000" "10001110000011111" "10010000101000000" "10010001011000000" "10010000001011111" "10001111011100000" "10001111000111111" "10001111111100000" "10010001010000000" "10010000101000000" "10010000100000000" "10010010001111111" "10010010010111111" "10010001000011111" "10010001001011111" "10010000011000000" "10001101100000000" "10001100101000000" "10001110000000000" "10001101100000000" "10001011111100000" "10001011100111111" "10001011001100000" "10001010010000000" "10001010001011111" "10001001100000000" "10001000001100000" "10001000010111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 56
set MemName combine_magFrame_V
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 32
set AddrRange 1024
set AddrWd 10
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 57
set MemName combine_phaseFrame_V
set CoreName ap_simcore_mem
set PortList { 2 0 }
set DataWd 26
set AddrRange 1024
set AddrWd 10
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 58
set MemName combine_previousPhase_V
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 1
set AddrRange 1024
set AddrWd 10
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 59
set MemName combine_time_domain_V
set CoreName ap_simcore_mem
set PortList { 0 3 }
set DataWd 32
set AddrRange 1024
set AddrWd 10
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set DelayBudget 2.39
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num 2 \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name currentFrameWindowed_V \
    reset_level 1 \
    sync_rst true \
    corename currentFrameWindowed_V \
    op interface \
    ports { currentFrameWindowed_V_address0 { O 10 vector } currentFrameWindowed_V_ce0 { O 1 bit } currentFrameWindowed_V_we0 { O 1 bit } currentFrameWindowed_V_d0 { O 32 vector } currentFrameWindowed_V_q0 { I 32 vector } currentFrameWindowed_V_address1 { O 10 vector } currentFrameWindowed_V_ce1 { O 1 bit } currentFrameWindowed_V_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'currentFrameWindowed_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name imag_V \
    reset_level 1 \
    sync_rst true \
    corename imag_V \
    op interface \
    ports { imag_V_address0 { O 10 vector } imag_V_ce0 { O 1 bit } imag_V_we0 { O 1 bit } imag_V_d0 { O 32 vector } imag_V_q0 { I 32 vector } imag_V_address1 { O 10 vector } imag_V_ce1 { O 1 bit } imag_V_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'imag_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
}


