$date
	Mon Jan 24 21:02:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module _3to8_tb $end
$var wire 8 ! d [7:0] $end
$var reg 3 " a [2:0] $end
$scope module uut $end
$var wire 3 # a [2:0] $end
$var wire 8 $ d [7:0] $end
$var wire 8 % w [7:0] $end
$scope module c $end
$var wire 2 & a [1:0] $end
$var wire 1 ' en $end
$var wire 4 ( d [3:0] $end
$upscope $end
$scope module e $end
$var wire 2 ) a [1:0] $end
$var wire 1 * en $end
$var wire 4 + d [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 +
1*
b0 )
b0 (
0'
b0 &
b1 %
b1 $
b0 #
b0 "
b1 !
$end
#5
b10 !
b10 $
b10 %
b10 +
b1 &
b1 )
b1 "
b1 #
#10
b100 !
b100 $
b100 %
b100 +
b10 &
b10 )
b10 "
b10 #
#15
b1000 !
b1000 $
b1000 %
b1000 +
b11 &
b11 )
b11 "
b11 #
#20
b1 (
b10000 !
b10000 $
b10000 %
b0 +
0*
b0 &
1'
b0 )
b100 "
b100 #
#25
b100000 !
b100000 $
b100000 %
b10 (
b1 &
b1 )
b101 "
b101 #
#30
b1000000 !
b1000000 $
b1000000 %
b100 (
b10 &
b10 )
b110 "
b110 #
#35
b10000000 !
b10000000 $
b10000000 %
b1000 (
b11 &
b11 )
b111 "
b111 #
#40
