<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.15.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PWM: Register_synch_load_ce_g Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PWM
   </div>
   <div id="projectbrief">Demonstration of pulse-width modulation with deadtime generator in VHDL</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.15.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('class_register__synch__load__ce__g.html','','class_register__synch__load__ce__g-members'); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Register_synch_load_ce_g Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Generic entity synchronous register with inputs <em class="arg">ce</em> a <em class="arg">load</em>. Input data width is <em class="arg">BITS</em>.  
 <a href="#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for Register_synch_load_ce_g:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_register__synch__load__ce__g.png" usemap="#Register_5Fsynch_5Fload_5Fce_5Fg_map" alt=""/>
  <map id="Register_5Fsynch_5Fload_5Fce_5Fg_map" name="Register_5Fsynch_5Fload_5Fce_5Fg_map">
<area href="class_generator__pwm__deadtime.html" title="Top-level entity Generator_pwm_deadtime." alt="Generator_pwm_deadtime" shape="rect" coords="0,56,165,80"/>
<area href="class_testbench.html" title="Testbench for: Generator_pwm_deadtime." alt="Testbench" shape="rect" coords="0,112,165,136"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:Register_5Fsynch_5Fload_5Fce_5Fg_2EBehavioral" id="r_Register_5Fsynch_5Fload_5Fce_5Fg_2EBehavioral"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_register__synch__load__ce__g_1_1_behavioral.html">Register_synch_load_ce_g.Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_register__synch__load__ce__g_1_1_behavioral.html" title="Behavioral architecture entity of the synchronous register with input load and input data width BITS.">Behavioral</a> architecture entity of the synchronous register with input load and input data width BITS.  <a href="class_register__synch__load__ce__g_1_1_behavioral.html#details">More...</a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-Libraries" class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-Use_20Clauses" class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e" id="r_a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-Generics" class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:aa7e4ba2c3780dbd15b39530246c6e5f2" id="r_aa7e4ba2c3780dbd15b39530246c6e5f2"><td class="memItemLeft" align="right" valign="top"><a id="aa7e4ba2c3780dbd15b39530246c6e5f2" name="aa7e4ba2c3780dbd15b39530246c6e5f2"></a>
<a class="el" href="#aa7e4ba2c3780dbd15b39530246c6e5f2">BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aa7e4ba2c3780dbd15b39530246c6e5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic parameter declaring width of the output vector <em class="arg">q</em>[BITS-1:0]. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 id="header-Ports" class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f" id="r_a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a id="a50da91b765765ac486df1b41692e962f" name="a50da91b765765ac486df1b41692e962f"></a>
<a class="el" href="#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port for clock signal input<em class="arg">clk</em>. <br /></td></tr>
<tr class="memitem:a5c7b2eb169e548d1121667fbea36448d" id="r_a5c7b2eb169e548d1121667fbea36448d"><td class="memItemLeft" align="right" valign="top"><a id="a5c7b2eb169e548d1121667fbea36448d" name="a5c7b2eb169e548d1121667fbea36448d"></a>
<a class="el" href="#a5c7b2eb169e548d1121667fbea36448d">ce</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5c7b2eb169e548d1121667fbea36448d"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port for clock enable input <em class="arg">ce</em>. <br /></td></tr>
<tr class="memitem:a8228f784cce74e4e4f25ca91de3d71b5" id="r_a8228f784cce74e4e4f25ca91de3d71b5"><td class="memItemLeft" align="right" valign="top"><a id="a8228f784cce74e4e4f25ca91de3d71b5" name="a8228f784cce74e4e4f25ca91de3d71b5"></a>
<a class="el" href="#a8228f784cce74e4e4f25ca91de3d71b5">load</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8228f784cce74e4e4f25ca91de3d71b5"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port for synchronous data load <em class="arg">load</em>. <br /></td></tr>
<tr class="memitem:ab75b29e524f5a2111f5336f1ed564910" id="r_ab75b29e524f5a2111f5336f1ed564910"><td class="memItemLeft" align="right" valign="top"><a id="ab75b29e524f5a2111f5336f1ed564910" name="ab75b29e524f5a2111f5336f1ed564910"></a>
<a class="el" href="#ab75b29e524f5a2111f5336f1ed564910">d</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="#aa7e4ba2c3780dbd15b39530246c6e5f2">BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab75b29e524f5a2111f5336f1ed564910"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port for input data vector <em class="arg">d</em>[BITS-1:0] for synchronous load. <br /></td></tr>
<tr class="memitem:ab1c0b80facf6c5f293721514d8ac7305" id="r_ab1c0b80facf6c5f293721514d8ac7305"><td class="memItemLeft" align="right" valign="top"><a id="ab1c0b80facf6c5f293721514d8ac7305" name="ab1c0b80facf6c5f293721514d8ac7305"></a>
<a class="el" href="#ab1c0b80facf6c5f293721514d8ac7305">q</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="#aa7e4ba2c3780dbd15b39530246c6e5f2">BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab1c0b80facf6c5f293721514d8ac7305"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Port for output values <em class="arg">q</em>[BITS-1:0]. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Generic entity synchronous register with inputs <em class="arg">ce</em> a <em class="arg">load</em>. Input data width is <em class="arg">BITS</em>. </p>
</div><hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="design__register__synch__load__ce__g_8vhdl.html">design_register_synch_load_ce_g.vhdl</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="class_register__synch__load__ce__g.html">Register_synch_load_ce_g</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.15.0 </li>
  </ul>
</div>
</body>
</html>
