Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 10 14:26:43 2023
| Host         : LAPTOP-B536QLCF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             311 |           91 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           10 |
| Yes          | No                    | Yes                    |             283 |          126 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------+-------------------------------+------------------+----------------+--------------+
|   Clock Signal  |               Enable Signal              |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG  | seg_isnt/r_data[3]_i_1_n_0               | u_freq_meter_calc/rstn        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG  | u_bin2bcd32/bin_r[27]_i_1_n_0            | u_bin2bcd32/bin_r[31]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG  | u_key/FSM_onehot_r_state_reg_n_0_[2]     | u_freq_meter_calc/rstn        |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG  | seg_isnt/r_seg_n_0                       | u_freq_meter_calc/rstn        |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG  | seg_isnt/r_seg_pos                       | u_freq_meter_calc/rstn        |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG  | r_freq_num[27]_i_1_n_0                   | u_freq_meter_calc/rstn        |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG  | u_freq_meter_calc/calc_flag_reg_n_0      | u_freq_meter_calc/rstn        |               28 |             28 |         1.00 |
|  clk_IBUF_BUFG  | u_freq_meter_calc/calc_flag_reg__0       | u_freq_meter_calc/rstn        |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG  | u_bin2bcd32/bin_r[27]_i_1_n_0            |                               |               10 |             28 |         2.80 |
| ~clk_IBUF_BUFG  |                                          | u_freq_meter_calc/rstn        |                6 |             29 |         4.83 |
|  clk_IBUF_BUFG  | u_bin2bcd32/GEN_BCD[0].bcd[0][3]_i_1_n_0 | u_freq_meter_calc/rstn        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG  | u_bin2bcd32/w_bcd_tran_fin               | u_freq_meter_calc/rstn        |               15 |             32 |         2.13 |
|  o_div_clk_BUFG | u_freq_meter_calc/gate_a_flag_t          | u_freq_meter_calc/rstn        |               16 |             48 |         3.00 |
|  clk_IBUF_BUFG  | u_freq_meter_calc/gate_a_flag_s          | u_freq_meter_calc/rstn        |               24 |             48 |         2.00 |
|  o_div_clk_BUFG |                                          | u_freq_meter_calc/rstn        |               14 |             51 |         3.64 |
|  clk_IBUF_BUFG  |                                          | u_freq_meter_calc/rstn        |               71 |            231 |         3.25 |
+-----------------+------------------------------------------+-------------------------------+------------------+----------------+--------------+


