# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Banco_Registros.srcs/sources_1/new/Banco_Registros.vhd" \
"../../../../Banco_Registros.srcs/sim_1/new/tb_Banco_Registros.vhd" \

# Do not sort compile order
nosort
