Running : C:\Xilinx\10.1\ISE\bin\nt\unwrapped\fuse.exe -ise
E:/final_proj/final_proj.ise -intstyle ise -incremental -lib unisims_ver -lib
unimacro_ver -lib xilinxcorelib_ver -o rcv_test_isim_beh.exe -prj
rcv_test_beh.prj -top rcv_test -top glbl
Determining compilation order of HDL files
Analyzing Verilog file receiver.v
Analyzing Verilog file rcv_test.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.receiver into
e:/final_proj/isim/work/receiver.sdb
Saving Verilog parse-tree work.rcv_test into
e:/final_proj/isim/work/rcv_test.sdb
Saving Verilog parse-tree work.glbl into e:/final_proj/isim/work/glbl.sdb
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 54392 Kb
Fuse CPU Usage: 77 ms
Compiling module glbl
Compiling module receiver
Compiling module rcv_test
Compiled 3 Verilog Units
Built simulation executable rcv_test_isim_beh.exe
Fuse Memory Usage: 55676 Kb
Fuse CPU Usage: 109 ms
