// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_drop_optional_ip_header_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer0_dout,
        rxEng_dataBuffer0_empty_n,
        rxEng_dataBuffer0_read,
        rx_process2dropLengthFifo_dout,
        rx_process2dropLengthFifo_empty_n,
        rx_process2dropLengthFifo_read,
        rxEng_dataBuffer4_din,
        rxEng_dataBuffer4_full_n,
        rxEng_dataBuffer4_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] rxEng_dataBuffer0_dout;
input   rxEng_dataBuffer0_empty_n;
output   rxEng_dataBuffer0_read;
input  [3:0] rx_process2dropLengthFifo_dout;
input   rx_process2dropLengthFifo_empty_n;
output   rx_process2dropLengthFifo_read;
output  [1023:0] rxEng_dataBuffer4_din;
input   rxEng_dataBuffer4_full_n;
output   rxEng_dataBuffer4_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer0_read;
reg rx_process2dropLengthFifo_read;
reg[1023:0] rxEng_dataBuffer4_din;
reg rxEng_dataBuffer4_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] doh_state_load_load_fu_213_p1;
wire   [0:0] grp_nbreadreq_fu_120_p3;
reg    ap_predicate_op8_read_state1;
reg    ap_predicate_op26_read_state1;
reg    ap_predicate_op44_read_state1;
reg    ap_predicate_op53_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_134_p3;
reg    ap_predicate_op72_read_state1;
wire   [0:0] icmp_ln1064_fu_349_p2;
reg    ap_predicate_op76_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] doh_state_load_reg_515;
reg   [0:0] tmp_60_i_reg_519;
reg    ap_predicate_op110_write_state2;
reg   [0:0] tmp_59_i_reg_546;
reg    ap_predicate_op118_write_state2;
reg   [0:0] tmp_58_i_reg_573;
reg    ap_predicate_op122_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] doh_state;
reg   [511:0] prevWord_data_V_2;
reg   [63:0] prevWord_keep_V_5;
reg   [3:0] length_V;
reg    rx_process2dropLengthFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_dataBuffer0_blk_n;
reg    rxEng_dataBuffer4_blk_n;
reg   [63:0] reg_209;
reg    ap_block_pp0_stage0_11001;
wire   [511:0] currWord_data_V_7_fu_223_p1;
reg   [511:0] currWord_data_V_7_reg_523;
wire   [159:0] trunc_ln674_8_fu_227_p1;
reg   [159:0] trunc_ln674_8_reg_531;
reg   [19:0] p_Result_583_i_reg_536;
wire   [0:0] tmp_334_fu_241_p3;
reg   [0:0] tmp_334_reg_541;
wire   [511:0] currWord_data_V_fu_261_p1;
reg   [511:0] currWord_data_V_reg_550;
wire   [31:0] trunc_ln674_fu_265_p1;
reg   [31:0] trunc_ln674_reg_558;
reg   [3:0] p_Result_578_i_reg_563;
wire   [0:0] tmp_fu_279_p3;
reg   [0:0] tmp_reg_568;
reg   [576:0] rxEng_dataBuffer0_read_1_reg_577;
reg   [0:0] tmp_i_340_reg_585;
wire   [511:0] trunc_ln144_fu_305_p1;
reg   [511:0] trunc_ln144_reg_589;
reg   [0:0] tmp_i_reg_597;
reg   [0:0] tmp_61_i_reg_601;
reg   [0:0] icmp_ln1064_reg_605;
wire   [511:0] trunc_ln144_24_fu_355_p1;
reg   [511:0] trunc_ln144_24_reg_609;
wire   [2:0] select_ln97_fu_359_p3;
wire   [0:0] grp_fu_165_p3;
wire   [3:0] length_V_load_load_fu_309_p1;
wire   [3:0] add_ln886_fu_313_p2;
wire   [1023:0] zext_ln173_57_fu_397_p1;
reg    ap_block_pp0_stage0_01001;
wire   [1023:0] p_012_fu_411_p7;
wire   [1023:0] p_013_fu_446_p7;
wire   [1023:0] p_014_fu_472_p1;
wire   [1023:0] zext_ln173_fu_499_p1;
wire   [59:0] grp_fu_182_p4;
wire   [479:0] grp_fu_173_p4;
wire   [576:0] or_ln173_s_fu_385_p5;
wire   [0:0] xor_ln173_1_fu_402_p2;
wire   [11:0] zext_ln173_59_fu_407_p1;
wire   [43:0] grp_fu_200_p4;
wire   [351:0] grp_fu_191_p4;
wire   [0:0] xor_ln173_fu_437_p2;
wire   [27:0] zext_ln173_58_fu_442_p1;
wire   [576:0] or_ln_fu_487_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_253;
reg    ap_condition_259;
reg    ap_condition_263;
reg    ap_condition_267;
reg    ap_condition_270;
reg    ap_condition_275;
reg    ap_condition_279;
reg    ap_condition_90;
reg    ap_condition_197;
reg    ap_condition_81;
reg    ap_condition_303;
reg    ap_condition_285;
reg    ap_condition_332;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 doh_state = 3'd0;
#0 prevWord_data_V_2 = 512'd0;
#0 prevWord_keep_V_5 = 64'd0;
#0 length_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_197)) begin
        if ((1'b1 == ap_condition_90)) begin
            doh_state <= select_ln97_fu_359_p3;
        end else if ((doh_state_load_load_fu_213_p1 == 3'd6)) begin
            doh_state <= 3'd0;
        end else if ((1'b1 == ap_condition_279)) begin
            doh_state <= 3'd3;
        end else if ((1'b1 == ap_condition_275)) begin
            doh_state <= 3'd2;
        end else if ((1'b1 == ap_condition_270)) begin
            doh_state <= 3'd0;
        end else if ((1'b1 == ap_condition_267)) begin
            doh_state <= 3'd4;
        end else if ((1'b1 == ap_condition_263)) begin
            doh_state <= 3'd0;
        end else if ((1'b1 == ap_condition_259)) begin
            doh_state <= 3'd6;
        end else if ((1'b1 == ap_condition_253)) begin
            doh_state <= 3'd0;
        end else if ((doh_state_load_load_fu_213_p1 == 3'd4)) begin
            doh_state <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_197)) begin
        if ((1'b1 == ap_condition_81)) begin
            length_V <= rx_process2dropLengthFifo_dout;
        end else if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1))) begin
            length_V <= add_ln886_fu_313_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_285)) begin
        if ((1'b1 == ap_condition_303)) begin
            prevWord_data_V_2 <= trunc_ln144_24_reg_609;
        end else if (((tmp_i_340_reg_585 == 1'd1) & (doh_state_load_reg_515 == 3'd1))) begin
            prevWord_data_V_2 <= trunc_ln144_reg_589;
        end else if (((tmp_59_i_reg_546 == 1'd1) & (doh_state_load_reg_515 == 3'd3))) begin
            prevWord_data_V_2 <= currWord_data_V_reg_550;
        end else if (((tmp_60_i_reg_519 == 1'd1) & (doh_state_load_reg_515 == 3'd5))) begin
            prevWord_data_V_2 <= currWord_data_V_7_reg_523;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_7_reg_523 <= currWord_data_V_7_fu_223_p1;
        p_Result_583_i_reg_536 <= {{rxEng_dataBuffer0_dout[531:512]}};
        tmp_334_reg_541 <= rxEng_dataBuffer0_dout[32'd532];
        trunc_ln674_8_reg_531 <= trunc_ln674_8_fu_227_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_reg_550 <= currWord_data_V_fu_261_p1;
        p_Result_578_i_reg_563 <= {{rxEng_dataBuffer0_dout[515:512]}};
        tmp_reg_568 <= rxEng_dataBuffer0_dout[32'd516];
        trunc_ln674_reg_558 <= trunc_ln674_fu_265_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state_load_reg_515 <= doh_state;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0)) | ((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd7))))) begin
        icmp_ln1064_reg_605 <= icmp_ln1064_fu_349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_i_340_reg_585 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_515 == 3'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1064_reg_605 == 1'd1) & (tmp_61_i_reg_601 == 1'd1) & (tmp_i_reg_597 == 1'd1) & (doh_state_load_reg_515 == 3'd0)) | ((icmp_ln1064_reg_605 == 1'd1) & (tmp_61_i_reg_601 == 1'd1) & (tmp_i_reg_597 == 1'd1) & (doh_state_load_reg_515 == 3'd7)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_59_i_reg_546 == 1'd1) & (doh_state_load_reg_515 == 3'd3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_60_i_reg_519 == 1'd1) & (doh_state_load_reg_515 == 3'd5)))) begin
        prevWord_keep_V_5 <= reg_209;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0)) | ((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd7)))) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_209 <= {{rxEng_dataBuffer0_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer0_read_1_reg_577 <= rxEng_dataBuffer0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_58_i_reg_573 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_59_i_reg_546 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_60_i_reg_519 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (doh_state == 3'd0)) | ((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (doh_state == 3'd7))))) begin
        tmp_61_i_reg_601 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_340_reg_585 <= grp_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((doh_state == 3'd0) | (doh_state == 3'd7)))) begin
        tmp_i_reg_597 <= tmp_i_nbreadreq_fu_134_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0)) | ((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd7))))) begin
        trunc_ln144_24_reg_609 <= trunc_ln144_24_fu_355_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln144_reg_589 <= trunc_ln144_fu_305_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op76_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op26_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_dataBuffer0_blk_n = rxEng_dataBuffer0_empty_n;
    end else begin
        rxEng_dataBuffer0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op76_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op53_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op26_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op8_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer0_read = 1'b1;
    end else begin
        rxEng_dataBuffer0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_515 == 3'd6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op122_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op118_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op110_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_515 == 3'd4)))) begin
        rxEng_dataBuffer4_blk_n = rxEng_dataBuffer4_full_n;
    end else begin
        rxEng_dataBuffer4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_332)) begin
        if ((doh_state_load_reg_515 == 3'd6)) begin
            rxEng_dataBuffer4_din = zext_ln173_fu_499_p1;
        end else if ((ap_predicate_op122_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_din = p_014_fu_472_p1;
        end else if ((ap_predicate_op118_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_din = p_013_fu_446_p7;
        end else if ((ap_predicate_op110_write_state2 == 1'b1)) begin
            rxEng_dataBuffer4_din = p_012_fu_411_p7;
        end else if ((doh_state_load_reg_515 == 3'd4)) begin
            rxEng_dataBuffer4_din = zext_ln173_57_fu_397_p1;
        end else begin
            rxEng_dataBuffer4_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer4_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_515 == 3'd6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op122_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op118_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op110_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_515 == 3'd4)))) begin
        rxEng_dataBuffer4_write = 1'b1;
    end else begin
        rxEng_dataBuffer4_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op72_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_process2dropLengthFifo_blk_n = rx_process2dropLengthFifo_empty_n;
    end else begin
        rx_process2dropLengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op72_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropLengthFifo_read = 1'b1;
    end else begin
        rx_process2dropLengthFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln886_fu_313_p2 = ($signed(length_V) + $signed(4'd14));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op76_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op72_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op53_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op8_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((doh_state_load_reg_515 == 3'd6) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op118_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((doh_state_load_reg_515 == 3'd4) & (rxEng_dataBuffer4_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op76_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op72_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op53_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op8_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((doh_state_load_reg_515 == 3'd6) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op118_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((doh_state_load_reg_515 == 3'd4) & (rxEng_dataBuffer4_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op76_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op72_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op53_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op8_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((doh_state_load_reg_515 == 3'd6) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op118_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((doh_state_load_reg_515 == 3'd4) & (rxEng_dataBuffer4_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op76_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op72_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op53_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)) | ((ap_predicate_op8_read_state1 == 1'b1) & (rxEng_dataBuffer0_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((doh_state_load_reg_515 == 3'd6) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op122_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op118_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (rxEng_dataBuffer4_full_n == 1'b0)) | ((doh_state_load_reg_515 == 3'd4) & (rxEng_dataBuffer4_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_197 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_253 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (tmp_334_fu_241_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_259 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5) & (grp_fu_165_p3 == 1'd1) & (tmp_334_fu_241_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_263 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (tmp_fu_279_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_267 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3) & (grp_fu_165_p3 == 1'd1) & (tmp_fu_279_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_270 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd2) & (grp_fu_165_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_275 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (length_V_load_load_fu_309_p1 == 4'd2));
end

always @ (*) begin
    ap_condition_279 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1) & (length_V_load_load_fu_309_p1 == 4'd3));
end

always @ (*) begin
    ap_condition_285 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_303 = (((icmp_ln1064_reg_605 == 1'd1) & (tmp_61_i_reg_601 == 1'd1) & (tmp_i_reg_597 == 1'd1) & (doh_state_load_reg_515 == 3'd0)) | ((icmp_ln1064_reg_605 == 1'd1) & (tmp_61_i_reg_601 == 1'd1) & (tmp_i_reg_597 == 1'd1) & (doh_state_load_reg_515 == 3'd7)));
end

always @ (*) begin
    ap_condition_332 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_81 = (((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0)) | ((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd7)));
end

always @ (*) begin
    ap_condition_90 = (((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0)) | ((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd7)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op110_write_state2 = ((tmp_60_i_reg_519 == 1'd1) & (doh_state_load_reg_515 == 3'd5));
end

always @ (*) begin
    ap_predicate_op118_write_state2 = ((tmp_59_i_reg_546 == 1'd1) & (doh_state_load_reg_515 == 3'd3));
end

always @ (*) begin
    ap_predicate_op122_write_state2 = ((tmp_58_i_reg_573 == 1'd1) & (doh_state_load_reg_515 == 3'd2));
end

always @ (*) begin
    ap_predicate_op26_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd3));
end

always @ (*) begin
    ap_predicate_op44_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd2));
end

always @ (*) begin
    ap_predicate_op53_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd1));
end

always @ (*) begin
    ap_predicate_op72_read_state1 = (((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0)) | ((tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd7)));
end

always @ (*) begin
    ap_predicate_op76_read_state1 = (((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd0)) | ((icmp_ln1064_fu_349_p2 == 1'd1) & (tmp_i_nbreadreq_fu_134_p3 == 1'd1) & (grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd7)));
end

always @ (*) begin
    ap_predicate_op8_read_state1 = ((grp_nbreadreq_fu_120_p3 == 1'd1) & (doh_state == 3'd5));
end

assign currWord_data_V_7_fu_223_p1 = rxEng_dataBuffer0_dout[511:0];

assign currWord_data_V_fu_261_p1 = rxEng_dataBuffer0_dout[511:0];

assign doh_state_load_load_fu_213_p1 = doh_state;

assign grp_fu_165_p3 = rxEng_dataBuffer0_dout[32'd576];

assign grp_fu_173_p4 = {{prevWord_data_V_2[511:32]}};

assign grp_fu_182_p4 = {{prevWord_keep_V_5[63:4]}};

assign grp_fu_191_p4 = {{prevWord_data_V_2[511:160]}};

assign grp_fu_200_p4 = {{prevWord_keep_V_5[63:20]}};

assign grp_nbreadreq_fu_120_p3 = rxEng_dataBuffer0_empty_n;

assign icmp_ln1064_fu_349_p2 = ((rx_process2dropLengthFifo_dout == 4'd5) ? 1'b1 : 1'b0);

assign length_V_load_load_fu_309_p1 = length_V;

assign or_ln173_s_fu_385_p5 = {{{{{{5'd16}, {grp_fu_182_p4}}}, {32'd0}}}, {grp_fu_173_p4}};

assign or_ln_fu_487_p5 = {{{{{{21'd1048576}, {grp_fu_200_p4}}}, {160'd0}}}, {grp_fu_191_p4}};

assign p_012_fu_411_p7 = {{{{{{{{{{436'd0}, {zext_ln173_59_fu_407_p1}}}, {p_Result_583_i_reg_536}}}, {grp_fu_200_p4}}}, {trunc_ln674_8_reg_531}}}, {grp_fu_191_p4}};

assign p_013_fu_446_p7 = {{{{{{{{{{420'd0}, {zext_ln173_58_fu_442_p1}}}, {p_Result_578_i_reg_563}}}, {grp_fu_182_p4}}}, {trunc_ln674_reg_558}}}, {grp_fu_173_p4}};

assign p_014_fu_472_p1 = rxEng_dataBuffer0_read_1_reg_577;

assign select_ln97_fu_359_p3 = ((grp_fu_165_p3[0:0] == 1'b1) ? 3'd6 : 3'd5);

assign tmp_334_fu_241_p3 = rxEng_dataBuffer0_dout[32'd532];

assign tmp_fu_279_p3 = rxEng_dataBuffer0_dout[32'd516];

assign tmp_i_nbreadreq_fu_134_p3 = rx_process2dropLengthFifo_empty_n;

assign trunc_ln144_24_fu_355_p1 = rxEng_dataBuffer0_dout[511:0];

assign trunc_ln144_fu_305_p1 = rxEng_dataBuffer0_dout[511:0];

assign trunc_ln674_8_fu_227_p1 = rxEng_dataBuffer0_dout[159:0];

assign trunc_ln674_fu_265_p1 = rxEng_dataBuffer0_dout[31:0];

assign xor_ln173_1_fu_402_p2 = (tmp_334_reg_541 ^ 1'd1);

assign xor_ln173_fu_437_p2 = (tmp_reg_568 ^ 1'd1);

assign zext_ln173_57_fu_397_p1 = or_ln173_s_fu_385_p5;

assign zext_ln173_58_fu_442_p1 = xor_ln173_fu_437_p2;

assign zext_ln173_59_fu_407_p1 = xor_ln173_1_fu_402_p2;

assign zext_ln173_fu_499_p1 = or_ln_fu_487_p5;

endmodule //toe_top_drop_optional_ip_header_512_s
