#ifndef INTERRUPT_NRS_H_
#define INTERRUPT_NRS_H_


/*
 *	p.1062
 */


#define IRQ_EMUINT 0
#define IRQ_COMMTX 1
#define IRQ_COMMRX 2
#define IRQ_BENCH 3
#define IRQ_MCBSP2_ST 4
#define IRQ_MCBSP3_ST 5
//reserved #define IRQ_ 6
#define IRQ_sys_nirq 7
//reserved #define IRQ_ 8
#define IRQ_SMX_DBG 9
#define IRQ_SMX_APP 10
#define IRQ_PRCM_MPU 11
#define IRQ_SDMA_0 12
#define IRQ_SDMA_1 13
#define IRQ_SDMA_2 14
#define IRQ_SDMA_3 15
#define IRQ_MCBSP1 16
#define IRQ_MCBSP2 17
//reserved #define IRQ_ 18
//reserved #define IRQ_ 19
#define IRQ_GPMC 20
#define IRQ_SGX 21
#define IRQ_MCBSP3 22
#define IRQ_MCBSP4 23
#define IRQ_CAM0 24
#define IRQ_DSS 25
#define IRQ_MAIL_U0_MPU 26
#define IRQ_MCBSP5 27
#define IRQ_IVA2_MMU 28
#define IRQ_GPIO1_MPU 29
#define IRQ_GPIO2_MPU 30
#define IRQ_GPIO3_MPU 31
#define IRQ_GPIO4_MPU 32
#define IRQ_GPIO5_MPU 33
#define IRQ_GPIO6_MPU 34
//reserved #define IRQ_ 35
#define IRQ_WDT3 36
#define IRQ_GPT1 37
#define IRQ_GPT2 38
#define IRQ_GPT3 39
#define IRQ_GPT4 40
#define IRQ_GPT5 41
#define IRQ_GPT6 42
#define IRQ_GPT7 43
#define IRQ_GPT8 44
#define IRQ_GPT9 45
#define IRQ_GPT10 46
#define IRQ_GPT11 47
#define IRQ_SPI4 48
//reserved #define IRQ_ 49
//reserved #define IRQ_ 50
//reserved #define IRQ_ 51
//reserved #define IRQ_ 52
//reserved #define IRQ_ 53
#define IRQ_MCBSP4_TX 54
#define IRQ_MCBSP4_RX 55
#define IRQ_I2C1 56
#define IRQ_I2C2 57
#define IRQ_HDQ 58
#define IRQ_McBSP1_TX 59
#define IRQ_McBSP1_RX 60
#define IRQ_I2C3 61
#define IRQ_McBSP2_TX 62
#define IRQ_McBSP2_RX 63
//reserved #define IRQ_ 64
#define IRQ_SPI1 65
#define IRQ_SPI2 66
//reserved #define IRQ_ 67
//reserved #define IRQ_ 68
//reserved #define IRQ_ 69
//reserved #define IRQ_ 70
//reserved #define IRQ_ 71
#define IRQ_UART1 72
#define IRQ_UART2 73
#define IRQ_UART3 74
#define IRQ_PBIAS 75
#define IRQ_OHCI 76
#define IRQ_EHCI 77
#define IRQ_TLL 78
//reserved #define IRQ_ 79
//reserved #define IRQ_ 80
#define IRQ_MCBSP5_TX 81
#define IRQ_MCBSP5_RX 82
#define IRQ_MMC1 83
//reserved #define IRQ_ 84
//reserved #define IRQ_ 85
#define IRQ_MMC2 86
#define IRQ_MPU_ICR 87
#define IRQ_D2DFRINT 88
#define IRQ_MCBSP3_TX 89
#define IRQ_MCBSP3_RX 90
#define IRQ_SPI3 91
#define IRQ_HSUSB_MC 92
#define IRQ_HSUSB_DMA 93
#define IRQ_MMC3 94
//reserved #define IRQ_ 95


#endif /* INTERRUPT_NRS_H_ */
