Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep 25 22:17:22 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file baby_monitor_top_timing_summary_routed.rpt -pb baby_monitor_top_timing_summary_routed.pb -rpx baby_monitor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : baby_monitor_top
| Device       : 7k160t-fbg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.095        0.000                      0                   54        0.152        0.000                      0                   54        4.326        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.095        0.000                      0                   54        0.152        0.000                      0                   54        4.326        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.477ns (25.351%)  route 1.406ns (74.649%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[1]/Q
                         net (fo=10, routed)          1.068     5.688    sram/mem_reg_0_7_6_6/A1
    SLICE_X2Y21          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.218     5.906 r  sram/mem_reg_0_7_6_6/SP/O
                         net (fo=1, routed)           0.338     6.244    hb_sensor/data_out0[6]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.043     6.287 r  hb_sensor/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.287    sram/D[6]
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[6]/C
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.033    14.383    sram/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.302ns (16.087%)  route 1.575ns (83.913%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[0]/Q
                         net (fo=11, routed)          1.165     5.785    sram/mem_reg_0_7_4_4/A0
    SLICE_X2Y21          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.043     5.828 r  sram/mem_reg_0_7_4_4/SP/O
                         net (fo=1, routed)           0.410     6.238    hb_sensor/data_out0[4]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.043     6.281 r  hb_sensor/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.281    sram/D[4]
    SLICE_X1Y21          FDRE                                         r  sram/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/CLK
    SLICE_X1Y21          FDRE                                         r  sram/data_out_reg[4]/C
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.032    14.382    sram/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.501ns (26.664%)  route 1.379ns (73.336%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns = ( 14.107 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[1]/Q
                         net (fo=10, routed)          0.985     5.605    sram/mem_reg_0_7_2_2/A1
    SLICE_X2Y22          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.242     5.847 r  sram/mem_reg_0_7_2_2/SP/O
                         net (fo=1, routed)           0.394     6.241    hb_sensor/data_out0[2]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.043     6.284 r  hb_sensor/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.284    sram/D[2]
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.386    14.107    sram/CLK
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[2]/C
                         clock pessimism              0.276    14.383    
                         clock uncertainty           -0.035    14.348    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.064    14.412    sram/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.302ns (16.685%)  route 1.508ns (83.315%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[0]/Q
                         net (fo=11, routed)          1.083     5.703    sram/mem_reg_0_7_0_0/A0
    SLICE_X2Y22          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.043     5.746 r  sram/mem_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.425     6.171    hb_sensor/data_out0[0]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.043     6.214 r  hb_sensor/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.214    sram/D[0]
    SLICE_X0Y21          FDRE                                         r  sram/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/CLK
    SLICE_X0Y21          FDRE                                         r  sram/data_out_reg[0]/C
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.032    14.382    sram/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.479ns (26.663%)  route 1.319ns (73.337%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[1]/Q
                         net (fo=10, routed)          1.068     5.688    sram/mem_reg_0_7_5_5/A1
    SLICE_X2Y21          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.220     5.908 r  sram/mem_reg_0_7_5_5/SP/O
                         net (fo=1, routed)           0.251     6.159    hb_sensor/data_out0[5]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.043     6.202 r  hb_sensor/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.202    sram/D[5]
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[5]/C
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.031    14.381    sram/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.295ns (16.421%)  route 1.501ns (83.579%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[0]/Q
                         net (fo=11, routed)          1.165     5.785    sram/mem_reg_0_7_7_7/A0
    SLICE_X2Y21          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.036     5.821 r  sram/mem_reg_0_7_7_7/SP/O
                         net (fo=1, routed)           0.337     6.157    hb_sensor/data_out0[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.043     6.200 r  hb_sensor/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     6.200    sram/D[7]
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[7]/C
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.033    14.383    sram/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.503ns (28.150%)  route 1.285ns (71.850%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[1]/Q
                         net (fo=10, routed)          0.985     5.605    sram/mem_reg_0_7_1_1/A1
    SLICE_X2Y22          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.244     5.849 r  sram/mem_reg_0_7_1_1/SP/O
                         net (fo=1, routed)           0.300     6.149    hb_sensor/data_out0[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.043     6.192 r  hb_sensor/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.192    sram/D[1]
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[1]/C
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.032    14.382    sram/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.295ns (17.243%)  route 1.416ns (82.757%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns = ( 14.107 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[0]/Q
                         net (fo=11, routed)          1.083     5.703    sram/mem_reg_0_7_3_3/A0
    SLICE_X2Y22          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.036     5.739 r  sram/mem_reg_0_7_3_3/SP/O
                         net (fo=1, routed)           0.332     6.072    hb_sensor/data_out0[3]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.043     6.115 r  hb_sensor/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.115    sram/D[3]
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.386    14.107    sram/CLK
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[3]/C
                         clock pessimism              0.276    14.383    
                         clock uncertainty           -0.035    14.348    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.065    14.413    sram/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.216ns (15.643%)  route 1.165ns (84.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[0]/Q
                         net (fo=11, routed)          1.165     5.785    sram/mem_reg_0_7_4_4/A0
    SLICE_X2Y21          RAMS32                                       r  sram/mem_reg_0_7_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/mem_reg_0_7_4_4/WCLK
    SLICE_X2Y21          RAMS32                                       r  sram/mem_reg_0_7_4_4/SP/CLK
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X2Y21          RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.006    14.344    sram/mem_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.216ns (15.643%)  route 1.165ns (84.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 14.109 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.508     4.404    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.216     4.620 r  addr_reg[0]/Q
                         net (fo=11, routed)          1.165     5.785    sram/mem_reg_0_7_5_5/A0
    SLICE_X2Y21          RAMS32                                       r  sram/mem_reg_0_7_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655    10.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994    12.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.388    14.109    sram/mem_reg_0_7_5_5/WCLK
    SLICE_X2Y21          RAMS32                                       r  sram/mem_reg_0_7_5_5/SP/CLK
                         clock pessimism              0.276    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X2Y21          RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.006    14.344    sram/mem_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  8.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 motion_sensor/trigger_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.231%)  route 0.122ns (48.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.705     1.902    motion_sensor/CLK
    SLICE_X0Y23          FDRE                                         r  motion_sensor/trigger_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  motion_sensor/trigger_write_reg/Q
                         net (fo=9, routed)           0.122     2.124    hb_sensor/we_motion
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.028     2.152 r  hb_sensor/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.152    sram/D[2]
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.942     2.460    sram/CLK
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[2]/C
                         clock pessimism             -0.547     1.913    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.087     2.000    sram/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 motion_sensor/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.932%)  route 0.145ns (53.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.706     1.903    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100     2.003 r  motion_sensor/data_out_reg[1]/Q
                         net (fo=1, routed)           0.055     2.058    hb_sensor/data_out_reg[7]_1[1]
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.028     2.086 r  hb_sensor/mem_reg_0_7_1_1_i_1/O
                         net (fo=2, routed)           0.090     2.176    sram/mem_reg_0_7_1_1/D
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    sram/mem_reg_0_7_1_1/WCLK
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.547     1.915    
    SLICE_X2Y22          RAMS32 (Hold_rams32_CLK_I)
                                                      0.108     2.023    sram/mem_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 motion_sensor/trigger_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.824%)  route 0.124ns (49.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.705     1.902    motion_sensor/CLK
    SLICE_X0Y23          FDRE                                         r  motion_sensor/trigger_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  motion_sensor/trigger_write_reg/Q
                         net (fo=9, routed)           0.124     2.126    hb_sensor/we_motion
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.028     2.154 r  hb_sensor/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.154    sram/D[3]
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.942     2.460    sram/CLK
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[3]/C
                         clock pessimism             -0.547     1.913    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.087     2.000    sram/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 temp_sensor/trigger_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.893%)  route 0.151ns (54.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.705     1.902    temp_sensor/CLK
    SLICE_X0Y23          FDRE                                         r  temp_sensor/trigger_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  temp_sensor/trigger_write_reg/Q
                         net (fo=17, routed)          0.062     2.064    hb_sensor/we_temp
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.028     2.092 r  hb_sensor/mem_reg_0_7_3_3_i_1/O
                         net (fo=2, routed)           0.089     2.181    sram/mem_reg_0_7_3_3/D
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    sram/mem_reg_0_7_3_3/WCLK
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.547     1.915    
    SLICE_X2Y22          RAMS32 (Hold_rams32_CLK_I)
                                                      0.106     2.021    sram/mem_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 temp_sensor/trigger_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.031%)  route 0.128ns (49.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.705     1.902    temp_sensor/CLK
    SLICE_X0Y23          FDRE                                         r  temp_sensor/trigger_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  temp_sensor/trigger_write_reg/Q
                         net (fo=17, routed)          0.128     2.130    hb_sensor/we_temp
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.028     2.158 r  hb_sensor/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.158    sram/D[4]
    SLICE_X1Y21          FDRE                                         r  sram/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.945     2.463    sram/CLK
    SLICE_X1Y21          FDRE                                         r  sram/data_out_reg[4]/C
                         clock pessimism             -0.547     1.916    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.060     1.976    sram/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hb_sensor/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.707%)  route 0.179ns (58.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.708     1.905    hb_sensor/CLK
    SLICE_X0Y20          FDRE                                         r  hb_sensor/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100     2.005 r  hb_sensor/data_out_reg[5]/Q
                         net (fo=1, routed)           0.087     2.092    hb_sensor/data_out[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I0_O)        0.028     2.120 r  hb_sensor/mem_reg_0_7_5_5_i_1/O
                         net (fo=2, routed)           0.092     2.212    sram/mem_reg_0_7_5_5/D
    SLICE_X2Y21          RAMS32                                       r  sram/mem_reg_0_7_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.945     2.463    sram/mem_reg_0_7_5_5/WCLK
    SLICE_X2Y21          RAMS32                                       r  sram/mem_reg_0_7_5_5/SP/CLK
                         clock pessimism             -0.547     1.916    
    SLICE_X2Y21          RAMS32 (Hold_rams32_CLK_I)
                                                      0.108     2.024    sram/mem_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 motion_sensor/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.156ns (51.943%)  route 0.144ns (48.057%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.706     1.903    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100     2.003 r  motion_sensor/data_out_reg[1]/Q
                         net (fo=1, routed)           0.055     2.058    hb_sensor/data_out_reg[7]_1[1]
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.028     2.086 r  hb_sensor/mem_reg_0_7_1_1_i_1/O
                         net (fo=2, routed)           0.089     2.175    hb_sensor/data_in[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.028     2.203 r  hb_sensor/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.203    sram/D[1]
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.945     2.463    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[1]/C
                         clock pessimism             -0.547     1.916    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.060     1.976    sram/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.091ns (20.402%)  route 0.355ns (79.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.706     1.903    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.091     1.994 r  addr_reg[2]/Q
                         net (fo=9, routed)           0.355     2.349    sram/mem_reg_0_7_0_0/A2
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    sram/mem_reg_0_7_0_0/WCLK
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.548     1.914    
    SLICE_X2Y22          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     2.117    sram/mem_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.091ns (20.402%)  route 0.355ns (79.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.706     1.903    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.091     1.994 r  addr_reg[2]/Q
                         net (fo=9, routed)           0.355     2.349    sram/mem_reg_0_7_1_1/A2
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    sram/mem_reg_0_7_1_1/WCLK
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.548     1.914    
    SLICE_X2Y22          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     2.117    sram/mem_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram/mem_reg_0_7_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.091ns (20.402%)  route 0.355ns (79.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.706     1.903    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.091     1.994 r  addr_reg[2]/Q
                         net (fo=9, routed)           0.355     2.349    sram/mem_reg_0_7_2_2/A2
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    sram/mem_reg_0_7_2_2/WCLK
    SLICE_X2Y22          RAMS32                                       r  sram/mem_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.548     1.914    
    SLICE_X2Y22          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     2.117    sram/mem_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349         10.000      8.650      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y22    addr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X1Y22    motion_sensor/data_out_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X1Y22    motion_sensor/data_out_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X1Y22    motion_sensor/data_out_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.700         10.000      9.300      SLICE_X3Y22    addr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.700         10.000      9.300      SLICE_X3Y22    addr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.700         10.000      9.300      SLICE_X0Y18    hb_alert_r_reg/C
Min Period        n/a     FDCE/C      n/a            0.700         10.000      9.300      SLICE_X0Y22    motion_alert_r_reg/C
Min Period        n/a     FDCE/C      n/a            0.700         10.000      9.300      SLICE_X0Y26    temp_alert_r_reg/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y21    sram/mem_reg_0_7_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y21    sram/mem_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y22    sram/mem_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y21    sram/mem_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X2Y21    sram/mem_reg_0_7_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sram/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.008ns  (logic 2.504ns (62.488%)  route 1.503ns (37.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506     4.402    sram/CLK
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.254     4.656 r  sram/data_out_reg[3]/Q
                         net (fo=1, routed)           1.503     6.159    alert_data_OBUF[3]
    AE25                 OBUF (Prop_obuf_I_O)         2.250     8.410 r  alert_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.410    alert_data[3]
    AE25                                                              r  alert_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.948ns  (logic 2.414ns (61.140%)  route 1.534ns (38.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.405    sram/CLK
    SLICE_X0Y21          FDRE                                         r  sram/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.216     4.621 r  sram/data_out_reg[0]/Q
                         net (fo=1, routed)           1.534     6.155    alert_data_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         2.198     8.353 r  alert_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.353    alert_data[0]
    Y20                                                               r  alert_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.943ns  (logic 2.485ns (63.028%)  route 1.458ns (36.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506     4.402    sram/CLK
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.254     4.656 r  sram/data_out_reg[2]/Q
                         net (fo=1, routed)           1.458     6.114    alert_data_OBUF[2]
    AE22                 OBUF (Prop_obuf_I_O)         2.231     8.345 r  alert_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.345    alert_data[2]
    AE22                                                              r  alert_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_alert_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_alert
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.893ns  (logic 2.475ns (63.593%)  route 1.417ns (36.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506     4.402    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  temp_alert_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.216     4.618 r  temp_alert_r_reg/Q
                         net (fo=1, routed)           1.417     6.035    temperature_alert_OBUF
    AF24                 OBUF (Prop_obuf_I_O)         2.259     8.295 r  temperature_alert_OBUF_inst/O
                         net (fo=0)                   0.000     8.295    temperature_alert
    AF24                                                              r  temperature_alert (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 2.453ns (63.213%)  route 1.428ns (36.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.405    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.216     4.621 r  sram/data_out_reg[1]/Q
                         net (fo=1, routed)           1.428     6.048    alert_data_OBUF[1]
    AF22                 OBUF (Prop_obuf_I_O)         2.237     8.285 r  alert_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.285    alert_data[1]
    AF22                                                              r  alert_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 2.465ns (63.751%)  route 1.402ns (36.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.405    sram/CLK
    SLICE_X1Y21          FDRE                                         r  sram/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.216     4.621 r  sram/data_out_reg[4]/Q
                         net (fo=1, routed)           1.402     6.023    alert_data_OBUF[4]
    AD25                 OBUF (Prop_obuf_I_O)         2.249     8.272 r  alert_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.272    alert_data[4]
    AD25                                                              r  alert_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.859ns  (logic 2.471ns (64.026%)  route 1.388ns (35.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.405    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.216     4.621 r  sram/data_out_reg[6]/Q
                         net (fo=1, routed)           1.388     6.009    alert_data_OBUF[6]
    AE23                 OBUF (Prop_obuf_I_O)         2.255     8.264 r  alert_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.264    alert_data[6]
    AE23                                                              r  alert_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.798ns  (logic 2.465ns (64.902%)  route 1.333ns (35.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.405    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.216     4.621 r  sram/data_out_reg[5]/Q
                         net (fo=1, routed)           1.333     5.954    alert_data_OBUF[5]
    AF23                 OBUF (Prop_obuf_I_O)         2.249     8.203 r  alert_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.203    alert_data[5]
    AF23                                                              r  alert_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.787ns  (logic 2.476ns (65.382%)  route 1.311ns (34.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.509     4.405    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.216     4.621 r  sram/data_out_reg[7]/Q
                         net (fo=1, routed)           1.311     5.932    alert_data_OBUF[7]
    AE26                 OBUF (Prop_obuf_I_O)         2.260     8.192 r  alert_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.192    alert_data[7]
    AE26                                                              r  alert_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hb_alert_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_alert
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.745ns  (logic 2.475ns (66.088%)  route 1.270ns (33.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.086     2.816    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.513     4.409    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  hb_alert_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.216     4.625 r  hb_alert_r_reg/Q
                         net (fo=1, routed)           1.270     5.895    heartbeat_alert_OBUF
    AD26                 OBUF (Prop_obuf_I_O)         2.259     8.154 r  heartbeat_alert_OBUF_inst/O
                         net (fo=0)                   0.000     8.154    heartbeat_alert
    AD26                                                              r  heartbeat_alert (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motion_alert_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motion_alert
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.422ns (76.024%)  route 0.448ns (23.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.706     1.903    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  motion_alert_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.100     2.003 r  motion_alert_r_reg/Q
                         net (fo=1, routed)           0.448     2.451    motion_alert_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         1.322     3.773 r  motion_alert_OBUF_inst/O
                         net (fo=0)                   0.000     3.773    motion_alert
    AF25                                                              r  motion_alert (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hb_alert_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_alert
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.416ns (75.398%)  route 0.462ns (24.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.710     1.907    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  hb_alert_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.100     2.007 r  hb_alert_r_reg/Q
                         net (fo=1, routed)           0.462     2.469    heartbeat_alert_OBUF
    AD26                 OBUF (Prop_obuf_I_O)         1.316     3.785 r  heartbeat_alert_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    heartbeat_alert
    AD26                                                              r  heartbeat_alert (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.417ns (74.421%)  route 0.487ns (25.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.707     1.904    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     2.004 r  sram/data_out_reg[7]/Q
                         net (fo=1, routed)           0.487     2.491    alert_data_OBUF[7]
    AE26                 OBUF (Prop_obuf_I_O)         1.317     3.808 r  alert_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.808    alert_data[7]
    AE26                                                              r  alert_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.406ns (73.841%)  route 0.498ns (26.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.707     1.904    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     2.004 r  sram/data_out_reg[5]/Q
                         net (fo=1, routed)           0.498     2.502    alert_data_OBUF[5]
    AF23                 OBUF (Prop_obuf_I_O)         1.306     3.808 r  alert_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.808    alert_data[5]
    AF23                                                              r  alert_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.406ns (73.090%)  route 0.518ns (26.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.707     1.904    sram/CLK
    SLICE_X1Y21          FDRE                                         r  sram/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.100     2.004 r  sram/data_out_reg[4]/Q
                         net (fo=1, routed)           0.518     2.522    alert_data_OBUF[4]
    AD25                 OBUF (Prop_obuf_I_O)         1.306     3.828 r  alert_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.828    alert_data[4]
    AD25                                                              r  alert_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.394ns (72.060%)  route 0.541ns (27.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.707     1.904    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     2.004 r  sram/data_out_reg[1]/Q
                         net (fo=1, routed)           0.541     2.545    alert_data_OBUF[1]
    AF22                 OBUF (Prop_obuf_I_O)         1.294     3.839 r  alert_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.839    alert_data[1]
    AF22                                                              r  alert_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.412ns (72.844%)  route 0.526ns (27.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.707     1.904    sram/CLK
    SLICE_X3Y21          FDRE                                         r  sram/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     2.004 r  sram/data_out_reg[6]/Q
                         net (fo=1, routed)           0.526     2.530    alert_data_OBUF[6]
    AE23                 OBUF (Prop_obuf_I_O)         1.312     3.842 r  alert_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.842    alert_data[6]
    AE23                                                              r  alert_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.355ns (69.309%)  route 0.600ns (30.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.707     1.904    sram/CLK
    SLICE_X0Y21          FDRE                                         r  sram/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.100     2.004 r  sram/data_out_reg[0]/Q
                         net (fo=1, routed)           0.600     2.604    alert_data_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         1.255     3.859 r  alert_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.859    alert_data[0]
    Y20                                                               r  alert_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_alert_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_alert
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.416ns (72.205%)  route 0.545ns (27.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.705     1.902    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  temp_alert_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.100     2.002 r  temp_alert_r_reg/Q
                         net (fo=1, routed)           0.545     2.547    temperature_alert_OBUF
    AF24                 OBUF (Prop_obuf_I_O)         1.316     3.863 r  temperature_alert_OBUF_inst/O
                         net (fo=0)                   0.000     3.863    temperature_alert
    AF24                                                              r  temperature_alert (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sram/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alert_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.406ns (71.600%)  route 0.558ns (28.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.171    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.705     1.902    sram/CLK
    SLICE_X2Y23          FDRE                                         r  sram/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.118     2.020 r  sram/data_out_reg[2]/Q
                         net (fo=1, routed)           0.558     2.578    alert_data_OBUF[2]
    AE22                 OBUF (Prop_obuf_I_O)         1.288     3.866 r  alert_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.866    alert_data[2]
    AE22                                                              r  alert_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temperature_data[1]
                            (input port)
  Destination:            temp_alert_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.830ns (35.866%)  route 1.484ns (64.134%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y26                                               0.000     0.000 r  temperature_data[1] (IN)
                         net (fo=0)                   0.000     0.000    temperature_data[1]
    Y26                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  temperature_data_IBUF[1]_inst/O
                         net (fo=2, routed)           1.260     2.004    temperature_data_IBUF[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.043     2.047 r  temp_alert_r_i_2/O
                         net (fo=1, routed)           0.224     2.272    temp_alert_r_i_2_n_0
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.043     2.315 r  temp_alert_r_i_1/O
                         net (fo=1, routed)           0.000     2.315    temp_alert_r0
    SLICE_X0Y26          FDCE                                         r  temp_alert_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.386     4.107    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  temp_alert_r_reg/C

Slack:                    inf
  Source:                 heartbeat_valid
                            (input port)
  Destination:            hb_alert_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.197ns  (logic 0.782ns (35.579%)  route 1.415ns (64.421%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA25                                              0.000     0.000 r  heartbeat_valid (IN)
                         net (fo=0)                   0.000     0.000    heartbeat_valid
    AA25                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  heartbeat_valid_IBUF_inst/O
                         net (fo=10, routed)          1.415     2.154    heartbeat_valid_IBUF
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.043     2.197 r  hb_alert_r_i_1/O
                         net (fo=1, routed)           0.000     2.197    hb_alert_r0
    SLICE_X0Y18          FDCE                                         r  hb_alert_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.391     4.112    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  hb_alert_r_reg/C

Slack:                    inf
  Source:                 motion_data[5]
                            (input port)
  Destination:            motion_alert_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.024ns  (logic 0.801ns (39.560%)  route 1.223ns (60.440%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y22                                               0.000     0.000 r  motion_data[5] (IN)
                         net (fo=0)                   0.000     0.000    motion_data[5]
    Y22                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  motion_data_IBUF[5]_inst/O
                         net (fo=2, routed)           0.976     1.691    motion_data_IBUF[5]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.043     1.734 r  motion_alert_r_i_2/O
                         net (fo=1, routed)           0.247     1.981    motion_alert_r_i_2_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.043     2.024 r  motion_alert_r_i_1/O
                         net (fo=1, routed)           0.000     2.024    motion_alert_r0
    SLICE_X0Y22          FDCE                                         r  motion_alert_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.387     4.108    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  motion_alert_r_reg/C

Slack:                    inf
  Source:                 heartbeat_valid
                            (input port)
  Destination:            hb_sensor/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.739ns (40.151%)  route 1.101ns (59.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA25                                              0.000     0.000 r  heartbeat_valid (IN)
                         net (fo=0)                   0.000     0.000    heartbeat_valid
    AA25                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  heartbeat_valid_IBUF_inst/O
                         net (fo=10, routed)          1.101     1.839    hb_sensor/E[0]
    SLICE_X0Y19          FDRE                                         r  hb_sensor/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.391     4.112    hb_sensor/CLK
    SLICE_X0Y19          FDRE                                         r  hb_sensor/data_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hb_alert_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 0.696ns (37.981%)  route 1.137ns (62.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V21                  IBUF (Prop_ibuf_I_O)         0.696     0.696 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.137     1.833    reset_IBUF
    SLICE_X0Y18          FDCE                                         f  hb_alert_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.391     4.112    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  hb_alert_r_reg/C

Slack:                    inf
  Source:                 motion_valid
                            (input port)
  Destination:            motion_sensor/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.704ns (38.508%)  route 1.124ns (61.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  motion_valid (IN)
                         net (fo=0)                   0.000     0.000    motion_valid
    W21                  IBUF (Prop_ibuf_I_O)         0.704     0.704 r  motion_valid_IBUF_inst/O
                         net (fo=10, routed)          1.124     1.827    motion_sensor/E[0]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.387     4.108    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[0]/C

Slack:                    inf
  Source:                 motion_valid
                            (input port)
  Destination:            motion_sensor/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.704ns (38.508%)  route 1.124ns (61.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  motion_valid (IN)
                         net (fo=0)                   0.000     0.000    motion_valid
    W21                  IBUF (Prop_ibuf_I_O)         0.704     0.704 r  motion_valid_IBUF_inst/O
                         net (fo=10, routed)          1.124     1.827    motion_sensor/E[0]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.387     4.108    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[1]/C

Slack:                    inf
  Source:                 motion_valid
                            (input port)
  Destination:            motion_sensor/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.704ns (38.508%)  route 1.124ns (61.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  motion_valid (IN)
                         net (fo=0)                   0.000     0.000    motion_valid
    W21                  IBUF (Prop_ibuf_I_O)         0.704     0.704 r  motion_valid_IBUF_inst/O
                         net (fo=10, routed)          1.124     1.827    motion_sensor/E[0]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.387     4.108    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[2]/C

Slack:                    inf
  Source:                 motion_valid
                            (input port)
  Destination:            motion_sensor/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.704ns (38.508%)  route 1.124ns (61.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  motion_valid (IN)
                         net (fo=0)                   0.000     0.000    motion_valid
    W21                  IBUF (Prop_ibuf_I_O)         0.704     0.704 r  motion_valid_IBUF_inst/O
                         net (fo=10, routed)          1.124     1.827    motion_sensor/E[0]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.387     4.108    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[4]/C

Slack:                    inf
  Source:                 motion_valid
                            (input port)
  Destination:            motion_sensor/data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.704ns (38.508%)  route 1.124ns (61.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  motion_valid (IN)
                         net (fo=0)                   0.000     0.000    motion_valid
    W21                  IBUF (Prop_ibuf_I_O)         0.704     0.704 r  motion_valid_IBUF_inst/O
                         net (fo=10, routed)          1.124     1.827    motion_sensor/E[0]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.655     0.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.649    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.387     4.108    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motion_data[3]
                            (input port)
  Destination:            motion_sensor/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.093ns (22.942%)  route 0.314ns (77.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 r  motion_data[3] (IN)
                         net (fo=0)                   0.000     0.000    motion_data[3]
    AC23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  motion_data_IBUF[3]_inst/O
                         net (fo=2, routed)           0.314     0.407    motion_sensor/D[3]
    SLICE_X1Y23          FDRE                                         r  motion_sensor/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.942     2.460    motion_sensor/CLK
    SLICE_X1Y23          FDRE                                         r  motion_sensor/data_out_reg[3]/C

Slack:                    inf
  Source:                 motion_data[4]
                            (input port)
  Destination:            motion_alert_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.107ns (25.386%)  route 0.313ns (74.614%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 r  motion_data[4] (IN)
                         net (fo=0)                   0.000     0.000    motion_data[4]
    AA22                 IBUF (Prop_ibuf_I_O)         0.079     0.079 r  motion_data_IBUF[4]_inst/O
                         net (fo=2, routed)           0.313     0.392    motion_data_IBUF[4]
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.028     0.420 r  motion_alert_r_i_1/O
                         net (fo=1, routed)           0.000     0.420    motion_alert_r0
    SLICE_X0Y22          FDCE                                         r  motion_alert_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  motion_alert_r_reg/C

Slack:                    inf
  Source:                 motion_data[1]
                            (input port)
  Destination:            motion_sensor/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.067ns (15.896%)  route 0.354ns (84.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  motion_data[1] (IN)
                         net (fo=0)                   0.000     0.000    motion_data[1]
    W20                  IBUF (Prop_ibuf_I_O)         0.067     0.067 r  motion_data_IBUF[1]_inst/O
                         net (fo=2, routed)           0.354     0.421    motion_sensor/D[1]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[1]/C

Slack:                    inf
  Source:                 motion_data[4]
                            (input port)
  Destination:            motion_sensor/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.079ns (18.403%)  route 0.349ns (81.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 r  motion_data[4] (IN)
                         net (fo=0)                   0.000     0.000    motion_data[4]
    AA22                 IBUF (Prop_ibuf_I_O)         0.079     0.079 r  motion_data_IBUF[4]_inst/O
                         net (fo=2, routed)           0.349     0.427    motion_sensor/D[4]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[4]/C

Slack:                    inf
  Source:                 heartbeat_data[6]
                            (input port)
  Destination:            hb_sensor/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.098ns (22.368%)  route 0.342ns (77.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 r  heartbeat_data[6] (IN)
                         net (fo=0)                   0.000     0.000    heartbeat_data[6]
    AD24                 IBUF (Prop_ibuf_I_O)         0.098     0.098 r  heartbeat_data_IBUF[6]_inst/O
                         net (fo=2, routed)           0.342     0.440    hb_sensor/data_out_reg[7]_0[6]
    SLICE_X0Y20          FDRE                                         r  hb_sensor/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.946     2.464    hb_sensor/CLK
    SLICE_X0Y20          FDRE                                         r  hb_sensor/data_out_reg[6]/C

Slack:                    inf
  Source:                 motion_data[2]
                            (input port)
  Destination:            motion_sensor/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.093ns (21.057%)  route 0.349ns (78.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC24                                              0.000     0.000 r  motion_data[2] (IN)
                         net (fo=0)                   0.000     0.000    motion_data[2]
    AC24                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  motion_data_IBUF[2]_inst/O
                         net (fo=2, routed)           0.349     0.442    motion_sensor/D[2]
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.944     2.462    motion_sensor/CLK
    SLICE_X1Y22          FDRE                                         r  motion_sensor/data_out_reg[2]/C

Slack:                    inf
  Source:                 heartbeat_data[3]
                            (input port)
  Destination:            hb_sensor/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.077ns (16.869%)  route 0.381ns (83.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  heartbeat_data[3] (IN)
                         net (fo=0)                   0.000     0.000    heartbeat_data[3]
    AB21                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  heartbeat_data_IBUF[3]_inst/O
                         net (fo=2, routed)           0.381     0.458    hb_sensor/data_out_reg[7]_0[3]
    SLICE_X0Y20          FDRE                                         r  hb_sensor/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.946     2.464    hb_sensor/CLK
    SLICE_X0Y20          FDRE                                         r  hb_sensor/data_out_reg[3]/C

Slack:                    inf
  Source:                 heartbeat_data[7]
                            (input port)
  Destination:            hb_sensor/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.098ns (21.282%)  route 0.361ns (78.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD23                                              0.000     0.000 r  heartbeat_data[7] (IN)
                         net (fo=0)                   0.000     0.000    heartbeat_data[7]
    AD23                 IBUF (Prop_ibuf_I_O)         0.098     0.098 r  heartbeat_data_IBUF[7]_inst/O
                         net (fo=2, routed)           0.361     0.458    hb_sensor/data_out_reg[7]_0[7]
    SLICE_X0Y20          FDRE                                         r  hb_sensor/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.946     2.464    hb_sensor/CLK
    SLICE_X0Y20          FDRE                                         r  hb_sensor/data_out_reg[7]/C

Slack:                    inf
  Source:                 temperature_data[0]
                            (input port)
  Destination:            temp_sensor/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.098ns (20.520%)  route 0.379ns (79.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB24                                              0.000     0.000 r  temperature_data[0] (IN)
                         net (fo=0)                   0.000     0.000    temperature_data[0]
    AB24                 IBUF (Prop_ibuf_I_O)         0.098     0.098 r  temperature_data_IBUF[0]_inst/O
                         net (fo=2, routed)           0.379     0.476    temp_sensor/D[0]
    SLICE_X1Y24          FDRE                                         r  temp_sensor/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.941     2.459    temp_sensor/CLK
    SLICE_X1Y24          FDRE                                         r  temp_sensor/data_out_reg[0]/C

Slack:                    inf
  Source:                 heartbeat_data[7]
                            (input port)
  Destination:            hb_alert_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.126ns (26.348%)  route 0.351ns (73.652%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD23                                              0.000     0.000 r  heartbeat_data[7] (IN)
                         net (fo=0)                   0.000     0.000    heartbeat_data[7]
    AD23                 IBUF (Prop_ibuf_I_O)         0.098     0.098 r  heartbeat_data_IBUF[7]_inst/O
                         net (fo=2, routed)           0.351     0.448    heartbeat_data_IBUF[7]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.028     0.476 r  hb_alert_r_i_1/O
                         net (fo=1, routed)           0.000     0.476    hb_alert_r0
    SLICE_X0Y18          FDCE                                         r  hb_alert_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.948     2.466    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  hb_alert_r_reg/C





