
main.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <g_pfnVectors>:
       0:	00 50 00 20 5d 4b 00 00 a9 4b 00 00 a9 4b 00 00     .P. ]K...K...K..
      10:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 00 00 00 00     .K...K...K......
	...
      2c:	bb 26 00 00 a9 4b 00 00 00 00 00 00 a9 4b 00 00     .&...K.......K..
      3c:	9d 26 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .&...K...K...K..
      4c:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      5c:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      6c:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      7c:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      8c:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      9c:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      ac:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      bc:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
      cc:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 9d 26 00 00     .K...K...K...&..
      dc:	a9 4b 00 00 a9 4b 00 00 a9 4b 00 00 a9 4b 00 00     .K...K...K...K..
	...
     108:	5f f8 08 f1                                         _...

0000010c <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
     10c:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t"
     110:	f3ef 8409 	mrs	r4, PSP
     114:	4620      	mov	r0, r4
     116:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     118:	4623      	mov	r3, r4
}
     11a:	4618      	mov	r0, r3

0000011c <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
     11c:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
     11e:	f383 8809 	msr	PSP, r3
     122:	4770      	bx	lr

00000124 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
     124:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t"
     128:	f3ef 8408 	mrs	r4, MSP
     12c:	4620      	mov	r0, r4
     12e:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     130:	4623      	mov	r3, r4
}
     132:	4618      	mov	r0, r3

00000134 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
     134:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
     136:	f383 8808 	msr	MSP, r3
     13a:	4770      	bx	lr

0000013c <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
     13c:	b490      	push	{r4, r7}
     13e:	b082      	sub	sp, #8
     140:	af00      	add	r7, sp, #0
  uint32_t result=0;
     142:	f04f 0300 	mov.w	r3, #0
     146:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
     148:	f3ef 8412 	mrs	r4, BASEPRI_MAX
     14c:	607c      	str	r4, [r7, #4]
  return(result);
     14e:	687b      	ldr	r3, [r7, #4]
}
     150:	4618      	mov	r0, r3
     152:	f107 0708 	add.w	r7, r7, #8
     156:	46bd      	mov	sp, r7
     158:	bc90      	pop	{r4, r7}
     15a:	4770      	bx	lr

0000015c <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
     15c:	b480      	push	{r7}
     15e:	b083      	sub	sp, #12
     160:	af00      	add	r7, sp, #0
     162:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
     164:	687b      	ldr	r3, [r7, #4]
     166:	f383 8811 	msr	BASEPRI, r3
}
     16a:	f107 070c 	add.w	r7, r7, #12
     16e:	46bd      	mov	sp, r7
     170:	bc80      	pop	{r7}
     172:	4770      	bx	lr

00000174 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
     174:	b490      	push	{r4, r7}
     176:	b082      	sub	sp, #8
     178:	af00      	add	r7, sp, #0
  uint32_t result=0;
     17a:	f04f 0300 	mov.w	r3, #0
     17e:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     180:	f3ef 8410 	mrs	r4, PRIMASK
     184:	607c      	str	r4, [r7, #4]
  return(result);
     186:	687b      	ldr	r3, [r7, #4]
}
     188:	4618      	mov	r0, r3
     18a:	f107 0708 	add.w	r7, r7, #8
     18e:	46bd      	mov	sp, r7
     190:	bc90      	pop	{r4, r7}
     192:	4770      	bx	lr

00000194 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
     194:	b480      	push	{r7}
     196:	b083      	sub	sp, #12
     198:	af00      	add	r7, sp, #0
     19a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
     19c:	687b      	ldr	r3, [r7, #4]
     19e:	f383 8810 	msr	PRIMASK, r3
}
     1a2:	f107 070c 	add.w	r7, r7, #12
     1a6:	46bd      	mov	sp, r7
     1a8:	bc80      	pop	{r7}
     1aa:	4770      	bx	lr

000001ac <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
     1ac:	b490      	push	{r4, r7}
     1ae:	b082      	sub	sp, #8
     1b0:	af00      	add	r7, sp, #0
  uint32_t result=0;
     1b2:	f04f 0300 	mov.w	r3, #0
     1b6:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
     1b8:	f3ef 8413 	mrs	r4, FAULTMASK
     1bc:	607c      	str	r4, [r7, #4]
  return(result);
     1be:	687b      	ldr	r3, [r7, #4]
}
     1c0:	4618      	mov	r0, r3
     1c2:	f107 0708 	add.w	r7, r7, #8
     1c6:	46bd      	mov	sp, r7
     1c8:	bc90      	pop	{r4, r7}
     1ca:	4770      	bx	lr

000001cc <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
     1cc:	b480      	push	{r7}
     1ce:	b083      	sub	sp, #12
     1d0:	af00      	add	r7, sp, #0
     1d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
     1d4:	687b      	ldr	r3, [r7, #4]
     1d6:	f383 8813 	msr	FAULTMASK, r3
}
     1da:	f107 070c 	add.w	r7, r7, #12
     1de:	46bd      	mov	sp, r7
     1e0:	bc80      	pop	{r7}
     1e2:	4770      	bx	lr

000001e4 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
     1e4:	b490      	push	{r4, r7}
     1e6:	b082      	sub	sp, #8
     1e8:	af00      	add	r7, sp, #0
  uint32_t result=0;
     1ea:	f04f 0300 	mov.w	r3, #0
     1ee:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
     1f0:	f3ef 8414 	mrs	r4, CONTROL
     1f4:	607c      	str	r4, [r7, #4]
  return(result);
     1f6:	687b      	ldr	r3, [r7, #4]
}
     1f8:	4618      	mov	r0, r3
     1fa:	f107 0708 	add.w	r7, r7, #8
     1fe:	46bd      	mov	sp, r7
     200:	bc90      	pop	{r4, r7}
     202:	4770      	bx	lr

00000204 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
     204:	b480      	push	{r7}
     206:	b083      	sub	sp, #12
     208:	af00      	add	r7, sp, #0
     20a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
     20c:	687b      	ldr	r3, [r7, #4]
     20e:	f383 8814 	msr	CONTROL, r3
}
     212:	f107 070c 	add.w	r7, r7, #12
     216:	46bd      	mov	sp, r7
     218:	bc80      	pop	{r7}
     21a:	4770      	bx	lr

0000021c <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
     21c:	b490      	push	{r4, r7}
     21e:	b084      	sub	sp, #16
     220:	af00      	add	r7, sp, #0
     222:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     224:	f04f 0300 	mov.w	r3, #0
     228:	60fb      	str	r3, [r7, #12]

  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
     22a:	687b      	ldr	r3, [r7, #4]
     22c:	ba1c      	rev	r4, r3
     22e:	60fc      	str	r4, [r7, #12]
  return(result);
     230:	68fb      	ldr	r3, [r7, #12]
}
     232:	4618      	mov	r0, r3
     234:	f107 0710 	add.w	r7, r7, #16
     238:	46bd      	mov	sp, r7
     23a:	bc90      	pop	{r4, r7}
     23c:	4770      	bx	lr
     23e:	bf00      	nop

00000240 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
     240:	b490      	push	{r4, r7}
     242:	b084      	sub	sp, #16
     244:	af00      	add	r7, sp, #0
     246:	4603      	mov	r3, r0
     248:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     24a:	f04f 0300 	mov.w	r3, #0
     24e:	60fb      	str	r3, [r7, #12]

  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
     250:	88fb      	ldrh	r3, [r7, #6]
     252:	ba5c      	rev16	r4, r3
     254:	60fc      	str	r4, [r7, #12]
  return(result);
     256:	68fb      	ldr	r3, [r7, #12]
}
     258:	4618      	mov	r0, r3
     25a:	f107 0710 	add.w	r7, r7, #16
     25e:	46bd      	mov	sp, r7
     260:	bc90      	pop	{r4, r7}
     262:	4770      	bx	lr

00000264 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
     264:	b490      	push	{r4, r7}
     266:	b084      	sub	sp, #16
     268:	af00      	add	r7, sp, #0
     26a:	4603      	mov	r3, r0
     26c:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     26e:	f04f 0300 	mov.w	r3, #0
     272:	60fb      	str	r3, [r7, #12]

  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
     274:	88fb      	ldrh	r3, [r7, #6]
     276:	badc      	revsh	r4, r3
     278:	60fc      	str	r4, [r7, #12]
  return(result);
     27a:	68fb      	ldr	r3, [r7, #12]
}
     27c:	4618      	mov	r0, r3
     27e:	f107 0710 	add.w	r7, r7, #16
     282:	46bd      	mov	sp, r7
     284:	bc90      	pop	{r4, r7}
     286:	4770      	bx	lr

00000288 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
     288:	b490      	push	{r4, r7}
     28a:	b084      	sub	sp, #16
     28c:	af00      	add	r7, sp, #0
     28e:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     290:	f04f 0300 	mov.w	r3, #0
     294:	60fb      	str	r3, [r7, #12]

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
     296:	687b      	ldr	r3, [r7, #4]
     298:	fa93 f4a3 	rbit	r4, r3
     29c:	60fc      	str	r4, [r7, #12]
   return(result);
     29e:	68fb      	ldr	r3, [r7, #12]
}
     2a0:	4618      	mov	r0, r3
     2a2:	f107 0710 	add.w	r7, r7, #16
     2a6:	46bd      	mov	sp, r7
     2a8:	bc90      	pop	{r4, r7}
     2aa:	4770      	bx	lr

000002ac <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
     2ac:	b490      	push	{r4, r7}
     2ae:	b084      	sub	sp, #16
     2b0:	af00      	add	r7, sp, #0
     2b2:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
     2b4:	f04f 0300 	mov.w	r3, #0
     2b8:	73fb      	strb	r3, [r7, #15]

   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
     2ba:	687b      	ldr	r3, [r7, #4]
     2bc:	e8d3 4f4f 	ldrexb	r4, [r3]
     2c0:	73fc      	strb	r4, [r7, #15]
   return(result);
     2c2:	7bfb      	ldrb	r3, [r7, #15]
}
     2c4:	4618      	mov	r0, r3
     2c6:	f107 0710 	add.w	r7, r7, #16
     2ca:	46bd      	mov	sp, r7
     2cc:	bc90      	pop	{r4, r7}
     2ce:	4770      	bx	lr

000002d0 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
     2d0:	b490      	push	{r4, r7}
     2d2:	b084      	sub	sp, #16
     2d4:	af00      	add	r7, sp, #0
     2d6:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
     2d8:	f04f 0300 	mov.w	r3, #0
     2dc:	81fb      	strh	r3, [r7, #14]

   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
     2de:	687b      	ldr	r3, [r7, #4]
     2e0:	e8d3 4f5f 	ldrexh	r4, [r3]
     2e4:	81fc      	strh	r4, [r7, #14]
   return(result);
     2e6:	89fb      	ldrh	r3, [r7, #14]
}
     2e8:	4618      	mov	r0, r3
     2ea:	f107 0710 	add.w	r7, r7, #16
     2ee:	46bd      	mov	sp, r7
     2f0:	bc90      	pop	{r4, r7}
     2f2:	4770      	bx	lr

000002f4 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
     2f4:	b490      	push	{r4, r7}
     2f6:	b084      	sub	sp, #16
     2f8:	af00      	add	r7, sp, #0
     2fa:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
     2fc:	f04f 0300 	mov.w	r3, #0
     300:	60fb      	str	r3, [r7, #12]

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     302:	687b      	ldr	r3, [r7, #4]
     304:	e853 4f00 	ldrex	r4, [r3]
     308:	60fc      	str	r4, [r7, #12]
   return(result);
     30a:	68fb      	ldr	r3, [r7, #12]
}
     30c:	4618      	mov	r0, r3
     30e:	f107 0710 	add.w	r7, r7, #16
     312:	46bd      	mov	sp, r7
     314:	bc90      	pop	{r4, r7}
     316:	4770      	bx	lr

00000318 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
     318:	b490      	push	{r4, r7}
     31a:	b084      	sub	sp, #16
     31c:	af00      	add	r7, sp, #0
     31e:	4603      	mov	r3, r0
     320:	6039      	str	r1, [r7, #0]
     322:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
     324:	f04f 0300 	mov.w	r3, #0
     328:	60fb      	str	r3, [r7, #12]

   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
     32a:	683b      	ldr	r3, [r7, #0]
     32c:	79fa      	ldrb	r2, [r7, #7]
     32e:	e8c3 2f44 	strexb	r4, r2, [r3]
     332:	60fc      	str	r4, [r7, #12]
   return(result);
     334:	68fb      	ldr	r3, [r7, #12]
}
     336:	4618      	mov	r0, r3
     338:	f107 0710 	add.w	r7, r7, #16
     33c:	46bd      	mov	sp, r7
     33e:	bc90      	pop	{r4, r7}
     340:	4770      	bx	lr
     342:	bf00      	nop

00000344 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
     344:	b490      	push	{r4, r7}
     346:	b084      	sub	sp, #16
     348:	af00      	add	r7, sp, #0
     34a:	4603      	mov	r3, r0
     34c:	6039      	str	r1, [r7, #0]
     34e:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
     350:	f04f 0300 	mov.w	r3, #0
     354:	60fb      	str	r3, [r7, #12]

   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
     356:	683b      	ldr	r3, [r7, #0]
     358:	88fa      	ldrh	r2, [r7, #6]
     35a:	e8c3 2f54 	strexh	r4, r2, [r3]
     35e:	60fc      	str	r4, [r7, #12]
   return(result);
     360:	68fb      	ldr	r3, [r7, #12]
}
     362:	4618      	mov	r0, r3
     364:	f107 0710 	add.w	r7, r7, #16
     368:	46bd      	mov	sp, r7
     36a:	bc90      	pop	{r4, r7}
     36c:	4770      	bx	lr
     36e:	bf00      	nop

00000370 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
     370:	b490      	push	{r4, r7}
     372:	b084      	sub	sp, #16
     374:	af00      	add	r7, sp, #0
     376:	6078      	str	r0, [r7, #4]
     378:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
     37a:	f04f 0300 	mov.w	r3, #0
     37e:	60fb      	str	r3, [r7, #12]

   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
     380:	683b      	ldr	r3, [r7, #0]
     382:	687a      	ldr	r2, [r7, #4]
     384:	e843 2400 	strex	r4, r2, [r3]
     388:	60fc      	str	r4, [r7, #12]
   return(result);
     38a:	68fb      	ldr	r3, [r7, #12]
}
     38c:	4618      	mov	r0, r3
     38e:	f107 0710 	add.w	r7, r7, #16
     392:	46bd      	mov	sp, r7
     394:	bc90      	pop	{r4, r7}
     396:	4770      	bx	lr

00000398 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
     398:	b580      	push	{r7, lr}
     39a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
     39c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     3a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     3a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     3a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
     3ac:	6812      	ldr	r2, [r2, #0]
     3ae:	f042 0201 	orr.w	r2, r2, #1
     3b2:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
     3b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     3b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
     3bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     3c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     3c4:	6859      	ldr	r1, [r3, #4]
     3c6:	f04f 0300 	mov.w	r3, #0
     3ca:	f6cf 03ff 	movt	r3, #63743	; 0xf8ff
     3ce:	400b      	ands	r3, r1
     3d0:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
     3d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     3d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
     3da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     3de:	f2c4 0202 	movt	r2, #16386	; 0x4002
     3e2:	6812      	ldr	r2, [r2, #0]
     3e4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
     3e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
     3ec:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
     3ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     3f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     3f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     3fa:	f2c4 0202 	movt	r2, #16386	; 0x4002
     3fe:	6812      	ldr	r2, [r2, #0]
     400:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
     404:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
     406:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     40a:	f2c4 0302 	movt	r3, #16386	; 0x4002
     40e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     412:	f2c4 0202 	movt	r2, #16386	; 0x4002
     416:	6852      	ldr	r2, [r2, #4]
     418:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
     41c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
     41e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     422:	f2c4 0302 	movt	r3, #16386	; 0x4002
     426:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
     42a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
     42c:	f000 f8ac 	bl	588 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
     430:	f44f 436d 	mov.w	r3, #60672	; 0xed00
     434:	f2ce 0300 	movt	r3, #57344	; 0xe000
     438:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
     43c:	609a      	str	r2, [r3, #8]
#endif
}
     43e:	bd80      	pop	{r7, pc}

00000440 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
     440:	b480      	push	{r7}
     442:	b085      	sub	sp, #20
     444:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
     446:	f04f 0300 	mov.w	r3, #0
     44a:	60fb      	str	r3, [r7, #12]
     44c:	f04f 0300 	mov.w	r3, #0
     450:	60bb      	str	r3, [r7, #8]
     452:	f04f 0300 	mov.w	r3, #0
     456:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
     458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     45c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     460:	685b      	ldr	r3, [r3, #4]
     462:	f003 030c 	and.w	r3, r3, #12
     466:	60fb      	str	r3, [r7, #12]

  switch (tmp)
     468:	68fb      	ldr	r3, [r7, #12]
     46a:	2b04      	cmp	r3, #4
     46c:	d00d      	beq.n	48a <SystemCoreClockUpdate+0x4a>
     46e:	2b08      	cmp	r3, #8
     470:	d015      	beq.n	49e <SystemCoreClockUpdate+0x5e>
     472:	2b00      	cmp	r3, #0
     474:	d15c      	bne.n	530 <SystemCoreClockUpdate+0xf0>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
     476:	f240 0300 	movw	r3, #0
     47a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     47e:	f44f 5290 	mov.w	r2, #4608	; 0x1200
     482:	f2c0 027a 	movt	r2, #122	; 0x7a
     486:	601a      	str	r2, [r3, #0]
      break;
     488:	e05c      	b.n	544 <SystemCoreClockUpdate+0x104>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
     48a:	f240 0300 	movw	r3, #0
     48e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     492:	f44f 5290 	mov.w	r2, #4608	; 0x1200
     496:	f2c0 027a 	movt	r2, #122	; 0x7a
     49a:	601a      	str	r2, [r3, #0]
      break;
     49c:	e052      	b.n	544 <SystemCoreClockUpdate+0x104>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
     49e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     4a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     4a6:	685b      	ldr	r3, [r3, #4]
     4a8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
     4ac:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
     4ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     4b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     4b6:	685b      	ldr	r3, [r3, #4]
     4b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
     4bc:	607b      	str	r3, [r7, #4]

#ifndef STM32F10X_CL
      pllmull = ( pllmull >> 18) + 2;
     4be:	68bb      	ldr	r3, [r7, #8]
     4c0:	ea4f 4393 	mov.w	r3, r3, lsr #18
     4c4:	f103 0302 	add.w	r3, r3, #2
     4c8:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
     4ca:	687b      	ldr	r3, [r7, #4]
     4cc:	2b00      	cmp	r3, #0
     4ce:	d10c      	bne.n	4ea <SystemCoreClockUpdate+0xaa>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
     4d0:	68ba      	ldr	r2, [r7, #8]
     4d2:	f44f 6310 	mov.w	r3, #2304	; 0x900
     4d6:	f2c0 033d 	movt	r3, #61	; 0x3d
     4da:	fb03 f202 	mul.w	r2, r3, r2
     4de:	f240 0300 	movw	r3, #0
     4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4e6:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2;
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
        }
      }
#endif /* STM32F10X_CL */
      break;
     4e8:	e02c      	b.n	544 <SystemCoreClockUpdate+0x104>
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
     4ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     4ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
     4f2:	685b      	ldr	r3, [r3, #4]
     4f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     4f8:	2b00      	cmp	r3, #0
     4fa:	d00c      	beq.n	516 <SystemCoreClockUpdate+0xd6>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
     4fc:	68ba      	ldr	r2, [r7, #8]
     4fe:	f44f 6310 	mov.w	r3, #2304	; 0x900
     502:	f2c0 033d 	movt	r3, #61	; 0x3d
     506:	fb03 f202 	mul.w	r2, r3, r2
     50a:	f240 0300 	movw	r3, #0
     50e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     512:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2;
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
        }
      }
#endif /* STM32F10X_CL */
      break;
     514:	e016      	b.n	544 <SystemCoreClockUpdate+0x104>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
     516:	68ba      	ldr	r2, [r7, #8]
     518:	f44f 5390 	mov.w	r3, #4608	; 0x1200
     51c:	f2c0 037a 	movt	r3, #122	; 0x7a
     520:	fb03 f202 	mul.w	r2, r3, r2
     524:	f240 0300 	movw	r3, #0
     528:	f2c2 0300 	movt	r3, #8192	; 0x2000
     52c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2;
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
        }
      }
#endif /* STM32F10X_CL */
      break;
     52e:	e009      	b.n	544 <SystemCoreClockUpdate+0x104>

    default:
      SystemCoreClock = HSI_VALUE;
     530:	f240 0300 	movw	r3, #0
     534:	f2c2 0300 	movt	r3, #8192	; 0x2000
     538:	f44f 5290 	mov.w	r2, #4608	; 0x1200
     53c:	f2c0 027a 	movt	r2, #122	; 0x7a
     540:	601a      	str	r2, [r3, #0]
      break;
     542:	bf00      	nop
  }

  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
     544:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     548:	f2c4 0302 	movt	r3, #16386	; 0x4002
     54c:	685b      	ldr	r3, [r3, #4]
     54e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     552:	ea4f 1213 	mov.w	r2, r3, lsr #4
     556:	f240 0304 	movw	r3, #4
     55a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     55e:	5c9b      	ldrb	r3, [r3, r2]
     560:	b2db      	uxtb	r3, r3
     562:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
     564:	f240 0300 	movw	r3, #0
     568:	f2c2 0300 	movt	r3, #8192	; 0x2000
     56c:	681a      	ldr	r2, [r3, #0]
     56e:	68fb      	ldr	r3, [r7, #12]
     570:	fa22 f203 	lsr.w	r2, r2, r3
     574:	f240 0300 	movw	r3, #0
     578:	f2c2 0300 	movt	r3, #8192	; 0x2000
     57c:	601a      	str	r2, [r3, #0]
}
     57e:	f107 0714 	add.w	r7, r7, #20
     582:	46bd      	mov	sp, r7
     584:	bc80      	pop	{r7}
     586:	4770      	bx	lr

00000588 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
     588:	b580      	push	{r7, lr}
     58a:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
     58c:	f000 f802 	bl	594 <SetSysClockTo72>
#endif

 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */
}
     590:	bd80      	pop	{r7, pc}
     592:	bf00      	nop

00000594 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
     594:	b480      	push	{r7}
     596:	b083      	sub	sp, #12
     598:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
     59a:	f04f 0300 	mov.w	r3, #0
     59e:	607b      	str	r3, [r7, #4]
     5a0:	f04f 0300 	mov.w	r3, #0
     5a4:	603b      	str	r3, [r7, #0]

  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
     5a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     5aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
     5ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     5b2:	f2c4 0202 	movt	r2, #16386	; 0x4002
     5b6:	6812      	ldr	r2, [r2, #0]
     5b8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     5bc:	601a      	str	r2, [r3, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
     5be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     5c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     5c6:	681b      	ldr	r3, [r3, #0]
     5c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     5cc:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
     5ce:	687b      	ldr	r3, [r7, #4]
     5d0:	f103 0301 	add.w	r3, r3, #1
     5d4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
     5d6:	683b      	ldr	r3, [r7, #0]
     5d8:	2b00      	cmp	r3, #0
     5da:	d103      	bne.n	5e4 <SetSysClockTo72+0x50>
     5dc:	687b      	ldr	r3, [r7, #4]
     5de:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     5e2:	d1ec      	bne.n	5be <SetSysClockTo72+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
     5e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     5e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     5ec:	681b      	ldr	r3, [r3, #0]
     5ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     5f2:	2b00      	cmp	r3, #0
     5f4:	d003      	beq.n	5fe <SetSysClockTo72+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
     5f6:	f04f 0301 	mov.w	r3, #1
     5fa:	603b      	str	r3, [r7, #0]
     5fc:	e002      	b.n	604 <SetSysClockTo72+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
     5fe:	f04f 0300 	mov.w	r3, #0
     602:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
     604:	683b      	ldr	r3, [r7, #0]
     606:	2b01      	cmp	r3, #1
     608:	f040 8094 	bne.w	734 <SetSysClockTo72+0x1a0>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
     60c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     610:	f2c4 0302 	movt	r3, #16386	; 0x4002
     614:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     618:	f2c4 0202 	movt	r2, #16386	; 0x4002
     61c:	6812      	ldr	r2, [r2, #0]
     61e:	f042 0210 	orr.w	r2, r2, #16
     622:	601a      	str	r2, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
     624:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     628:	f2c4 0302 	movt	r3, #16386	; 0x4002
     62c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     630:	f2c4 0202 	movt	r2, #16386	; 0x4002
     634:	6812      	ldr	r2, [r2, #0]
     636:	f022 0203 	bic.w	r2, r2, #3
     63a:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;
     63c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     640:	f2c4 0302 	movt	r3, #16386	; 0x4002
     644:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     648:	f2c4 0202 	movt	r2, #16386	; 0x4002
     64c:	6812      	ldr	r2, [r2, #0]
     64e:	f042 0202 	orr.w	r2, r2, #2
     652:	601a      	str	r2, [r3, #0]


    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
     654:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     658:	f2c4 0302 	movt	r3, #16386	; 0x4002
     65c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     660:	f2c4 0202 	movt	r2, #16386	; 0x4002
     664:	6852      	ldr	r2, [r2, #4]
     666:	605a      	str	r2, [r3, #4]

    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
     668:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     66c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     670:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     674:	f2c4 0202 	movt	r2, #16386	; 0x4002
     678:	6852      	ldr	r2, [r2, #4]
     67a:	605a      	str	r2, [r3, #4]

    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
     67c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     680:	f2c4 0302 	movt	r3, #16386	; 0x4002
     684:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     688:	f2c4 0202 	movt	r2, #16386	; 0x4002
     68c:	6852      	ldr	r2, [r2, #4]
     68e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     692:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 |
                            RCC_CFGR_PLLMULL9);
#else
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
     694:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     698:	f2c4 0302 	movt	r3, #16386	; 0x4002
     69c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     6a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
     6a4:	6852      	ldr	r2, [r2, #4]
     6a6:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
     6aa:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
     6ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     6b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     6b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     6b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
     6bc:	6852      	ldr	r2, [r2, #4]
     6be:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
     6c2:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
     6c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     6c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     6cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     6d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
     6d4:	6812      	ldr	r2, [r2, #0]
     6d6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
     6da:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
     6dc:	bf00      	nop
     6de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     6e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     6e6:	681b      	ldr	r3, [r3, #0]
     6e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
     6ec:	2b00      	cmp	r3, #0
     6ee:	d0f6      	beq.n	6de <SetSysClockTo72+0x14a>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
     6f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     6f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     6f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     6fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
     700:	6852      	ldr	r2, [r2, #4]
     702:	f022 0203 	bic.w	r2, r2, #3
     706:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
     708:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     70c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     710:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     714:	f2c4 0202 	movt	r2, #16386	; 0x4002
     718:	6852      	ldr	r2, [r2, #4]
     71a:	f042 0202 	orr.w	r2, r2, #2
     71e:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
     720:	bf00      	nop
     722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     726:	f2c4 0302 	movt	r3, #16386	; 0x4002
     72a:	685b      	ldr	r3, [r3, #4]
     72c:	f003 030c 	and.w	r3, r3, #12
     730:	2b08      	cmp	r3, #8
     732:	d1f6      	bne.n	722 <SetSysClockTo72+0x18e>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }
}
     734:	f107 070c 	add.w	r7, r7, #12
     738:	46bd      	mov	sp, r7
     73a:	bc80      	pop	{r7}
     73c:	4770      	bx	lr
     73e:	bf00      	nop
     740:	00004cd8 	.word	0x00004cd8
     744:	20000000 	.word	0x20000000
     748:	20000044 	.word	0x20000044
     74c:	20000044 	.word	0x20000044
     750:	20000048 	.word	0x20000048

00000754 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
     754:	b480      	push	{r7}
     756:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
     758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     75c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     760:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     764:	f2c4 0202 	movt	r2, #16386	; 0x4002
     768:	6812      	ldr	r2, [r2, #0]
     76a:	f042 0201 	orr.w	r2, r2, #1
     76e:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
     770:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     774:	f2c4 0202 	movt	r2, #16386	; 0x4002
     778:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     77c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     780:	6859      	ldr	r1, [r3, #4]
     782:	f04f 0300 	mov.w	r3, #0
     786:	f6cf 03ff 	movt	r3, #63743	; 0xf8ff
     78a:	400b      	ands	r3, r1
     78c:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
     78e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     792:	f2c4 0302 	movt	r3, #16386	; 0x4002
     796:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     79a:	f2c4 0202 	movt	r2, #16386	; 0x4002
     79e:	6812      	ldr	r2, [r2, #0]
     7a0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
     7a4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
     7a8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
     7aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     7ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
     7b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     7b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
     7ba:	6812      	ldr	r2, [r2, #0]
     7bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
     7c0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
     7c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     7c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
     7ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     7ce:	f2c4 0202 	movt	r2, #16386	; 0x4002
     7d2:	6852      	ldr	r2, [r2, #4]
     7d4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
     7d8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
     7da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     7de:	f2c4 0302 	movt	r3, #16386	; 0x4002
     7e2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
     7e6:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
     7e8:	46bd      	mov	sp, r7
     7ea:	bc80      	pop	{r7}
     7ec:	4770      	bx	lr
     7ee:	bf00      	nop

000007f0 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
     7f0:	b480      	push	{r7}
     7f2:	b083      	sub	sp, #12
     7f4:	af00      	add	r7, sp, #0
     7f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
     7f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     7fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
     800:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     804:	f2c4 0202 	movt	r2, #16386	; 0x4002
     808:	6812      	ldr	r2, [r2, #0]
     80a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
     80e:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
     810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     814:	f2c4 0302 	movt	r3, #16386	; 0x4002
     818:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     81c:	f2c4 0202 	movt	r2, #16386	; 0x4002
     820:	6812      	ldr	r2, [r2, #0]
     822:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
     826:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
     828:	687b      	ldr	r3, [r7, #4]
     82a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
     82e:	d003      	beq.n	838 <RCC_HSEConfig+0x48>
     830:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
     834:	d00d      	beq.n	852 <RCC_HSEConfig+0x62>
     836:	e019      	b.n	86c <RCC_HSEConfig+0x7c>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
     838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     83c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     840:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     844:	f2c4 0202 	movt	r2, #16386	; 0x4002
     848:	6812      	ldr	r2, [r2, #0]
     84a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     84e:	601a      	str	r2, [r3, #0]
      break;
     850:	e00d      	b.n	86e <RCC_HSEConfig+0x7e>

    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
     852:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     856:	f2c4 0302 	movt	r3, #16386	; 0x4002
     85a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     85e:	f2c4 0202 	movt	r2, #16386	; 0x4002
     862:	6812      	ldr	r2, [r2, #0]
     864:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
     868:	601a      	str	r2, [r3, #0]
      break;
     86a:	e000      	b.n	86e <RCC_HSEConfig+0x7e>

    default:
      break;
     86c:	bf00      	nop
  }
}
     86e:	f107 070c 	add.w	r7, r7, #12
     872:	46bd      	mov	sp, r7
     874:	bc80      	pop	{r7}
     876:	4770      	bx	lr

00000878 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
     878:	b580      	push	{r7, lr}
     87a:	b082      	sub	sp, #8
     87c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
     87e:	f04f 0300 	mov.w	r3, #0
     882:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
     884:	f04f 0300 	mov.w	r3, #0
     888:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
     88a:	f04f 0300 	mov.w	r3, #0
     88e:	71bb      	strb	r3, [r7, #6]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
     890:	f04f 0031 	mov.w	r0, #49	; 0x31
     894:	f000 fbce 	bl	1034 <RCC_GetFlagStatus>
     898:	4603      	mov	r3, r0
     89a:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;
     89c:	683b      	ldr	r3, [r7, #0]
     89e:	f103 0301 	add.w	r3, r3, #1
     8a2:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
     8a4:	683b      	ldr	r3, [r7, #0]
     8a6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     8aa:	d002      	beq.n	8b2 <RCC_WaitForHSEStartUp+0x3a>
     8ac:	79bb      	ldrb	r3, [r7, #6]
     8ae:	2b00      	cmp	r3, #0
     8b0:	d0ee      	beq.n	890 <RCC_WaitForHSEStartUp+0x18>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
     8b2:	f04f 0031 	mov.w	r0, #49	; 0x31
     8b6:	f000 fbbd 	bl	1034 <RCC_GetFlagStatus>
     8ba:	4603      	mov	r3, r0
     8bc:	2b00      	cmp	r3, #0
     8be:	d003      	beq.n	8c8 <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
     8c0:	f04f 0301 	mov.w	r3, #1
     8c4:	71fb      	strb	r3, [r7, #7]
     8c6:	e002      	b.n	8ce <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
     8c8:	f04f 0300 	mov.w	r3, #0
     8cc:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
     8ce:	79fb      	ldrb	r3, [r7, #7]
}
     8d0:	4618      	mov	r0, r3
     8d2:	f107 0708 	add.w	r7, r7, #8
     8d6:	46bd      	mov	sp, r7
     8d8:	bd80      	pop	{r7, pc}
     8da:	bf00      	nop

000008dc <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
     8dc:	b480      	push	{r7}
     8de:	b085      	sub	sp, #20
     8e0:	af00      	add	r7, sp, #0
     8e2:	4603      	mov	r3, r0
     8e4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
     8e6:	f04f 0300 	mov.w	r3, #0
     8ea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
     8ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     8f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     8f4:	681b      	ldr	r3, [r3, #0]
     8f6:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
     8f8:	68fb      	ldr	r3, [r7, #12]
     8fa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
     8fe:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
     900:	79fb      	ldrb	r3, [r7, #7]
     902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     906:	68fa      	ldr	r2, [r7, #12]
     908:	4313      	orrs	r3, r2
     90a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
     90c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     910:	f2c4 0302 	movt	r3, #16386	; 0x4002
     914:	68fa      	ldr	r2, [r7, #12]
     916:	601a      	str	r2, [r3, #0]
}
     918:	f107 0714 	add.w	r7, r7, #20
     91c:	46bd      	mov	sp, r7
     91e:	bc80      	pop	{r7}
     920:	4770      	bx	lr
     922:	bf00      	nop

00000924 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
     924:	b480      	push	{r7}
     926:	b083      	sub	sp, #12
     928:	af00      	add	r7, sp, #0
     92a:	4603      	mov	r3, r0
     92c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
     92e:	f04f 0300 	mov.w	r3, #0
     932:	f2c4 2342 	movt	r3, #16962	; 0x4242
     936:	79fa      	ldrb	r2, [r7, #7]
     938:	601a      	str	r2, [r3, #0]
}
     93a:	f107 070c 	add.w	r7, r7, #12
     93e:	46bd      	mov	sp, r7
     940:	bc80      	pop	{r7}
     942:	4770      	bx	lr

00000944 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
     944:	b480      	push	{r7}
     946:	b085      	sub	sp, #20
     948:	af00      	add	r7, sp, #0
     94a:	6078      	str	r0, [r7, #4]
     94c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
     94e:	f04f 0300 	mov.w	r3, #0
     952:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
     954:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     958:	f2c4 0302 	movt	r3, #16386	; 0x4002
     95c:	685b      	ldr	r3, [r3, #4]
     95e:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
     960:	68fb      	ldr	r3, [r7, #12]
     962:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
     966:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
     968:	687a      	ldr	r2, [r7, #4]
     96a:	683b      	ldr	r3, [r7, #0]
     96c:	4313      	orrs	r3, r2
     96e:	68fa      	ldr	r2, [r7, #12]
     970:	4313      	orrs	r3, r2
     972:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
     974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     978:	f2c4 0302 	movt	r3, #16386	; 0x4002
     97c:	68fa      	ldr	r2, [r7, #12]
     97e:	605a      	str	r2, [r3, #4]
}
     980:	f107 0714 	add.w	r7, r7, #20
     984:	46bd      	mov	sp, r7
     986:	bc80      	pop	{r7}
     988:	4770      	bx	lr
     98a:	bf00      	nop

0000098c <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
     98c:	b480      	push	{r7}
     98e:	b083      	sub	sp, #12
     990:	af00      	add	r7, sp, #0
     992:	4603      	mov	r3, r0
     994:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
     996:	f04f 0360 	mov.w	r3, #96	; 0x60
     99a:	f2c4 2342 	movt	r3, #16962	; 0x4242
     99e:	79fa      	ldrb	r2, [r7, #7]
     9a0:	601a      	str	r2, [r3, #0]
}
     9a2:	f107 070c 	add.w	r7, r7, #12
     9a6:	46bd      	mov	sp, r7
     9a8:	bc80      	pop	{r7}
     9aa:	4770      	bx	lr

000009ac <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
     9ac:	b480      	push	{r7}
     9ae:	b085      	sub	sp, #20
     9b0:	af00      	add	r7, sp, #0
     9b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
     9b4:	f04f 0300 	mov.w	r3, #0
     9b8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
     9ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     9be:	f2c4 0302 	movt	r3, #16386	; 0x4002
     9c2:	685b      	ldr	r3, [r3, #4]
     9c4:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
     9c6:	68fb      	ldr	r3, [r7, #12]
     9c8:	f023 0303 	bic.w	r3, r3, #3
     9cc:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
     9ce:	68fa      	ldr	r2, [r7, #12]
     9d0:	687b      	ldr	r3, [r7, #4]
     9d2:	4313      	orrs	r3, r2
     9d4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
     9d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     9da:	f2c4 0302 	movt	r3, #16386	; 0x4002
     9de:	68fa      	ldr	r2, [r7, #12]
     9e0:	605a      	str	r2, [r3, #4]
}
     9e2:	f107 0714 	add.w	r7, r7, #20
     9e6:	46bd      	mov	sp, r7
     9e8:	bc80      	pop	{r7}
     9ea:	4770      	bx	lr

000009ec <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
     9ec:	b480      	push	{r7}
     9ee:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
     9f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     9f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     9f8:	685b      	ldr	r3, [r3, #4]
     9fa:	b2db      	uxtb	r3, r3
     9fc:	f003 030c 	and.w	r3, r3, #12
     a00:	b2db      	uxtb	r3, r3
}
     a02:	4618      	mov	r0, r3
     a04:	46bd      	mov	sp, r7
     a06:	bc80      	pop	{r7}
     a08:	4770      	bx	lr
     a0a:	bf00      	nop

00000a0c <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
     a0c:	b480      	push	{r7}
     a0e:	b085      	sub	sp, #20
     a10:	af00      	add	r7, sp, #0
     a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
     a14:	f04f 0300 	mov.w	r3, #0
     a18:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
     a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     a1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     a22:	685b      	ldr	r3, [r3, #4]
     a24:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
     a26:	68fb      	ldr	r3, [r7, #12]
     a28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
     a2c:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
     a2e:	68fa      	ldr	r2, [r7, #12]
     a30:	687b      	ldr	r3, [r7, #4]
     a32:	4313      	orrs	r3, r2
     a34:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
     a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     a3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
     a3e:	68fa      	ldr	r2, [r7, #12]
     a40:	605a      	str	r2, [r3, #4]
}
     a42:	f107 0714 	add.w	r7, r7, #20
     a46:	46bd      	mov	sp, r7
     a48:	bc80      	pop	{r7}
     a4a:	4770      	bx	lr

00000a4c <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
     a4c:	b480      	push	{r7}
     a4e:	b085      	sub	sp, #20
     a50:	af00      	add	r7, sp, #0
     a52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
     a54:	f04f 0300 	mov.w	r3, #0
     a58:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
     a5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     a5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     a62:	685b      	ldr	r3, [r3, #4]
     a64:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
     a66:	68fb      	ldr	r3, [r7, #12]
     a68:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
     a6c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
     a6e:	68fa      	ldr	r2, [r7, #12]
     a70:	687b      	ldr	r3, [r7, #4]
     a72:	4313      	orrs	r3, r2
     a74:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
     a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     a7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
     a7e:	68fa      	ldr	r2, [r7, #12]
     a80:	605a      	str	r2, [r3, #4]
}
     a82:	f107 0714 	add.w	r7, r7, #20
     a86:	46bd      	mov	sp, r7
     a88:	bc80      	pop	{r7}
     a8a:	4770      	bx	lr

00000a8c <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
     a8c:	b480      	push	{r7}
     a8e:	b085      	sub	sp, #20
     a90:	af00      	add	r7, sp, #0
     a92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
     a94:	f04f 0300 	mov.w	r3, #0
     a98:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
     a9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     a9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     aa2:	685b      	ldr	r3, [r3, #4]
     aa4:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
     aa6:	68fb      	ldr	r3, [r7, #12]
     aa8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
     aac:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
     aae:	687b      	ldr	r3, [r7, #4]
     ab0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     ab4:	68fa      	ldr	r2, [r7, #12]
     ab6:	4313      	orrs	r3, r2
     ab8:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
     aba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     abe:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ac2:	68fa      	ldr	r2, [r7, #12]
     ac4:	605a      	str	r2, [r3, #4]
}
     ac6:	f107 0714 	add.w	r7, r7, #20
     aca:	46bd      	mov	sp, r7
     acc:	bc80      	pop	{r7}
     ace:	4770      	bx	lr

00000ad0 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
     ad0:	b480      	push	{r7}
     ad2:	b083      	sub	sp, #12
     ad4:	af00      	add	r7, sp, #0
     ad6:	4602      	mov	r2, r0
     ad8:	460b      	mov	r3, r1
     ada:	71fa      	strb	r2, [r7, #7]
     adc:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
     ade:	79bb      	ldrb	r3, [r7, #6]
     ae0:	2b00      	cmp	r3, #0
     ae2:	d00e      	beq.n	b02 <RCC_ITConfig+0x32>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
     ae4:	f241 0309 	movw	r3, #4105	; 0x1009
     ae8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     aec:	f241 0209 	movw	r2, #4105	; 0x1009
     af0:	f2c4 0202 	movt	r2, #16386	; 0x4002
     af4:	7812      	ldrb	r2, [r2, #0]
     af6:	b2d1      	uxtb	r1, r2
     af8:	79fa      	ldrb	r2, [r7, #7]
     afa:	430a      	orrs	r2, r1
     afc:	b2d2      	uxtb	r2, r2
     afe:	701a      	strb	r2, [r3, #0]
     b00:	e010      	b.n	b24 <RCC_ITConfig+0x54>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
     b02:	f241 0309 	movw	r3, #4105	; 0x1009
     b06:	f2c4 0302 	movt	r3, #16386	; 0x4002
     b0a:	f241 0209 	movw	r2, #4105	; 0x1009
     b0e:	f2c4 0202 	movt	r2, #16386	; 0x4002
     b12:	7812      	ldrb	r2, [r2, #0]
     b14:	b2d1      	uxtb	r1, r2
     b16:	79fa      	ldrb	r2, [r7, #7]
     b18:	ea6f 0202 	mvn.w	r2, r2
     b1c:	b2d2      	uxtb	r2, r2
     b1e:	400a      	ands	r2, r1
     b20:	b2d2      	uxtb	r2, r2
     b22:	701a      	strb	r2, [r3, #0]
  }
}
     b24:	f107 070c 	add.w	r7, r7, #12
     b28:	46bd      	mov	sp, r7
     b2a:	bc80      	pop	{r7}
     b2c:	4770      	bx	lr
     b2e:	bf00      	nop

00000b30 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
     b30:	b480      	push	{r7}
     b32:	b083      	sub	sp, #12
     b34:	af00      	add	r7, sp, #0
     b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
     b38:	f04f 03d8 	mov.w	r3, #216	; 0xd8
     b3c:	f2c4 2342 	movt	r3, #16962	; 0x4242
     b40:	687a      	ldr	r2, [r7, #4]
     b42:	601a      	str	r2, [r3, #0]
}
     b44:	f107 070c 	add.w	r7, r7, #12
     b48:	46bd      	mov	sp, r7
     b4a:	bc80      	pop	{r7}
     b4c:	4770      	bx	lr
     b4e:	bf00      	nop

00000b50 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
     b50:	b480      	push	{r7}
     b52:	b085      	sub	sp, #20
     b54:	af00      	add	r7, sp, #0
     b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
     b58:	f04f 0300 	mov.w	r3, #0
     b5c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
     b5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     b62:	f2c4 0302 	movt	r3, #16386	; 0x4002
     b66:	685b      	ldr	r3, [r3, #4]
     b68:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
     b6a:	68fb      	ldr	r3, [r7, #12]
     b6c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
     b70:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
     b72:	68fa      	ldr	r2, [r7, #12]
     b74:	687b      	ldr	r3, [r7, #4]
     b76:	4313      	orrs	r3, r2
     b78:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
     b7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     b7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     b82:	68fa      	ldr	r2, [r7, #12]
     b84:	605a      	str	r2, [r3, #4]
}
     b86:	f107 0714 	add.w	r7, r7, #20
     b8a:	46bd      	mov	sp, r7
     b8c:	bc80      	pop	{r7}
     b8e:	4770      	bx	lr

00000b90 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
     b90:	b480      	push	{r7}
     b92:	b083      	sub	sp, #12
     b94:	af00      	add	r7, sp, #0
     b96:	4603      	mov	r3, r0
     b98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
     b9a:	f44f 5381 	mov.w	r3, #4128	; 0x1020
     b9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ba2:	f04f 0200 	mov.w	r2, #0
     ba6:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
     ba8:	f44f 5381 	mov.w	r3, #4128	; 0x1020
     bac:	f2c4 0302 	movt	r3, #16386	; 0x4002
     bb0:	f04f 0200 	mov.w	r2, #0
     bb4:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
     bb6:	79fb      	ldrb	r3, [r7, #7]
     bb8:	2b01      	cmp	r3, #1
     bba:	d002      	beq.n	bc2 <RCC_LSEConfig+0x32>
     bbc:	2b04      	cmp	r3, #4
     bbe:	d008      	beq.n	bd2 <RCC_LSEConfig+0x42>
     bc0:	e00f      	b.n	be2 <RCC_LSEConfig+0x52>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
     bc2:	f44f 5381 	mov.w	r3, #4128	; 0x1020
     bc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
     bca:	f04f 0201 	mov.w	r2, #1
     bce:	701a      	strb	r2, [r3, #0]
      break;
     bd0:	e008      	b.n	be4 <RCC_LSEConfig+0x54>

    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
     bd2:	f44f 5381 	mov.w	r3, #4128	; 0x1020
     bd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
     bda:	f04f 0205 	mov.w	r2, #5
     bde:	701a      	strb	r2, [r3, #0]
      break;
     be0:	e000      	b.n	be4 <RCC_LSEConfig+0x54>

    default:
      break;
     be2:	bf00      	nop
  }
}
     be4:	f107 070c 	add.w	r7, r7, #12
     be8:	46bd      	mov	sp, r7
     bea:	bc80      	pop	{r7}
     bec:	4770      	bx	lr
     bee:	bf00      	nop

00000bf0 <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
     bf0:	b480      	push	{r7}
     bf2:	b083      	sub	sp, #12
     bf4:	af00      	add	r7, sp, #0
     bf6:	4603      	mov	r3, r0
     bf8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
     bfa:	f44f 6390 	mov.w	r3, #1152	; 0x480
     bfe:	f2c4 2342 	movt	r3, #16962	; 0x4242
     c02:	79fa      	ldrb	r2, [r7, #7]
     c04:	601a      	str	r2, [r3, #0]
}
     c06:	f107 070c 	add.w	r7, r7, #12
     c0a:	46bd      	mov	sp, r7
     c0c:	bc80      	pop	{r7}
     c0e:	4770      	bx	lr

00000c10 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
     c10:	b480      	push	{r7}
     c12:	b083      	sub	sp, #12
     c14:	af00      	add	r7, sp, #0
     c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
     c18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     c1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     c20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     c24:	f2c4 0202 	movt	r2, #16386	; 0x4002
     c28:	6a11      	ldr	r1, [r2, #32]
     c2a:	687a      	ldr	r2, [r7, #4]
     c2c:	430a      	orrs	r2, r1
     c2e:	621a      	str	r2, [r3, #32]
}
     c30:	f107 070c 	add.w	r7, r7, #12
     c34:	46bd      	mov	sp, r7
     c36:	bc80      	pop	{r7}
     c38:	4770      	bx	lr
     c3a:	bf00      	nop

00000c3c <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
     c3c:	b480      	push	{r7}
     c3e:	b083      	sub	sp, #12
     c40:	af00      	add	r7, sp, #0
     c42:	4603      	mov	r3, r0
     c44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
     c46:	f240 433c 	movw	r3, #1084	; 0x43c
     c4a:	f2c4 2342 	movt	r3, #16962	; 0x4242
     c4e:	79fa      	ldrb	r2, [r7, #7]
     c50:	601a      	str	r2, [r3, #0]
}
     c52:	f107 070c 	add.w	r7, r7, #12
     c56:	46bd      	mov	sp, r7
     c58:	bc80      	pop	{r7}
     c5a:	4770      	bx	lr

00000c5c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using
  *         fractional value for HSE crystal.
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
     c5c:	b480      	push	{r7}
     c5e:	b087      	sub	sp, #28
     c60:	af00      	add	r7, sp, #0
     c62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
     c64:	f04f 0300 	mov.w	r3, #0
     c68:	617b      	str	r3, [r7, #20]
     c6a:	f04f 0300 	mov.w	r3, #0
     c6e:	613b      	str	r3, [r7, #16]
     c70:	f04f 0300 	mov.w	r3, #0
     c74:	60fb      	str	r3, [r7, #12]
     c76:	f04f 0300 	mov.w	r3, #0
     c7a:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
     c7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     c80:	f2c4 0302 	movt	r3, #16386	; 0x4002
     c84:	685b      	ldr	r3, [r3, #4]
     c86:	f003 030c 	and.w	r3, r3, #12
     c8a:	617b      	str	r3, [r7, #20]

  switch (tmp)
     c8c:	697b      	ldr	r3, [r7, #20]
     c8e:	2b04      	cmp	r3, #4
     c90:	d00a      	beq.n	ca8 <RCC_GetClocksFreq+0x4c>
     c92:	2b08      	cmp	r3, #8
     c94:	d00f      	beq.n	cb6 <RCC_GetClocksFreq+0x5a>
     c96:	2b00      	cmp	r3, #0
     c98:	d14d      	bne.n	d36 <RCC_GetClocksFreq+0xda>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
     c9a:	687a      	ldr	r2, [r7, #4]
     c9c:	f44f 5390 	mov.w	r3, #4608	; 0x1200
     ca0:	f2c0 037a 	movt	r3, #122	; 0x7a
     ca4:	6013      	str	r3, [r2, #0]
      break;
     ca6:	e04d      	b.n	d44 <RCC_GetClocksFreq+0xe8>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
     ca8:	687a      	ldr	r2, [r7, #4]
     caa:	f44f 5390 	mov.w	r3, #4608	; 0x1200
     cae:	f2c0 037a 	movt	r3, #122	; 0x7a
     cb2:	6013      	str	r3, [r2, #0]
      break;
     cb4:	e046      	b.n	d44 <RCC_GetClocksFreq+0xe8>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
     cb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     cba:	f2c4 0302 	movt	r3, #16386	; 0x4002
     cbe:	685b      	ldr	r3, [r3, #4]
     cc0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
     cc4:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
     cc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     cca:	f2c4 0302 	movt	r3, #16386	; 0x4002
     cce:	685b      	ldr	r3, [r3, #4]
     cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
     cd4:	60fb      	str	r3, [r7, #12]

#ifndef STM32F10X_CL
      pllmull = ( pllmull >> 18) + 2;
     cd6:	693b      	ldr	r3, [r7, #16]
     cd8:	ea4f 4393 	mov.w	r3, r3, lsr #18
     cdc:	f103 0302 	add.w	r3, r3, #2
     ce0:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
     ce2:	68fb      	ldr	r3, [r7, #12]
     ce4:	2b00      	cmp	r3, #0
     ce6:	d109      	bne.n	cfc <RCC_GetClocksFreq+0xa0>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
     ce8:	693a      	ldr	r2, [r7, #16]
     cea:	f44f 6310 	mov.w	r3, #2304	; 0x900
     cee:	f2c0 033d 	movt	r3, #61	; 0x3d
     cf2:	fb03 f202 	mul.w	r2, r3, r2
     cf6:	687b      	ldr	r3, [r7, #4]
     cf8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2;
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
        }
      }
#endif /* STM32F10X_CL */
      break;
     cfa:	e023      	b.n	d44 <RCC_GetClocksFreq+0xe8>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
     cfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     d00:	f2c4 0302 	movt	r3, #16386	; 0x4002
     d04:	685b      	ldr	r3, [r3, #4]
     d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     d0a:	2b00      	cmp	r3, #0
     d0c:	d009      	beq.n	d22 <RCC_GetClocksFreq+0xc6>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
     d0e:	693a      	ldr	r2, [r7, #16]
     d10:	f44f 6310 	mov.w	r3, #2304	; 0x900
     d14:	f2c0 033d 	movt	r3, #61	; 0x3d
     d18:	fb03 f202 	mul.w	r2, r3, r2
     d1c:	687b      	ldr	r3, [r7, #4]
     d1e:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2;
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
        }
      }
#endif /* STM32F10X_CL */
      break;
     d20:	e010      	b.n	d44 <RCC_GetClocksFreq+0xe8>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
     d22:	693a      	ldr	r2, [r7, #16]
     d24:	f44f 5390 	mov.w	r3, #4608	; 0x1200
     d28:	f2c0 037a 	movt	r3, #122	; 0x7a
     d2c:	fb03 f202 	mul.w	r2, r3, r2
     d30:	687b      	ldr	r3, [r7, #4]
     d32:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2;
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
        }
      }
#endif /* STM32F10X_CL */
      break;
     d34:	e006      	b.n	d44 <RCC_GetClocksFreq+0xe8>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
     d36:	687a      	ldr	r2, [r7, #4]
     d38:	f44f 5390 	mov.w	r3, #4608	; 0x1200
     d3c:	f2c0 037a 	movt	r3, #122	; 0x7a
     d40:	6013      	str	r3, [r2, #0]
      break;
     d42:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
     d44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     d48:	f2c4 0302 	movt	r3, #16386	; 0x4002
     d4c:	685b      	ldr	r3, [r3, #4]
     d4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     d52:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
     d54:	697b      	ldr	r3, [r7, #20]
     d56:	ea4f 1313 	mov.w	r3, r3, lsr #4
     d5a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
     d5c:	f240 0314 	movw	r3, #20
     d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d64:	697a      	ldr	r2, [r7, #20]
     d66:	189b      	adds	r3, r3, r2
     d68:	781b      	ldrb	r3, [r3, #0]
     d6a:	b2db      	uxtb	r3, r3
     d6c:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
     d6e:	687b      	ldr	r3, [r7, #4]
     d70:	681a      	ldr	r2, [r3, #0]
     d72:	68bb      	ldr	r3, [r7, #8]
     d74:	fa22 f203 	lsr.w	r2, r2, r3
     d78:	687b      	ldr	r3, [r7, #4]
     d7a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
     d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     d80:	f2c4 0302 	movt	r3, #16386	; 0x4002
     d84:	685b      	ldr	r3, [r3, #4]
     d86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
     d8a:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
     d8c:	697b      	ldr	r3, [r7, #20]
     d8e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     d92:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
     d94:	f240 0314 	movw	r3, #20
     d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d9c:	697a      	ldr	r2, [r7, #20]
     d9e:	189b      	adds	r3, r3, r2
     da0:	781b      	ldrb	r3, [r3, #0]
     da2:	b2db      	uxtb	r3, r3
     da4:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
     da6:	687b      	ldr	r3, [r7, #4]
     da8:	685a      	ldr	r2, [r3, #4]
     daa:	68bb      	ldr	r3, [r7, #8]
     dac:	fa22 f203 	lsr.w	r2, r2, r3
     db0:	687b      	ldr	r3, [r7, #4]
     db2:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
     db4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     db8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     dbc:	685b      	ldr	r3, [r3, #4]
     dbe:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
     dc2:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
     dc4:	697b      	ldr	r3, [r7, #20]
     dc6:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     dca:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
     dcc:	f240 0314 	movw	r3, #20
     dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dd4:	697a      	ldr	r2, [r7, #20]
     dd6:	189b      	adds	r3, r3, r2
     dd8:	781b      	ldrb	r3, [r3, #0]
     dda:	b2db      	uxtb	r3, r3
     ddc:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
     dde:	687b      	ldr	r3, [r7, #4]
     de0:	685a      	ldr	r2, [r3, #4]
     de2:	68bb      	ldr	r3, [r7, #8]
     de4:	fa22 f203 	lsr.w	r2, r2, r3
     de8:	687b      	ldr	r3, [r7, #4]
     dea:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
     dec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     df0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     df4:	685b      	ldr	r3, [r3, #4]
     df6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
     dfa:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
     dfc:	697b      	ldr	r3, [r7, #20]
     dfe:	ea4f 3393 	mov.w	r3, r3, lsr #14
     e02:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
     e04:	f240 0324 	movw	r3, #36	; 0x24
     e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e0c:	697a      	ldr	r2, [r7, #20]
     e0e:	189b      	adds	r3, r3, r2
     e10:	781b      	ldrb	r3, [r3, #0]
     e12:	b2db      	uxtb	r3, r3
     e14:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
     e16:	687b      	ldr	r3, [r7, #4]
     e18:	68da      	ldr	r2, [r3, #12]
     e1a:	68bb      	ldr	r3, [r7, #8]
     e1c:	fbb2 f2f3 	udiv	r2, r2, r3
     e20:	687b      	ldr	r3, [r7, #4]
     e22:	611a      	str	r2, [r3, #16]
}
     e24:	f107 071c 	add.w	r7, r7, #28
     e28:	46bd      	mov	sp, r7
     e2a:	bc80      	pop	{r7}
     e2c:	4770      	bx	lr
     e2e:	bf00      	nop

00000e30 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
     e30:	b480      	push	{r7}
     e32:	b083      	sub	sp, #12
     e34:	af00      	add	r7, sp, #0
     e36:	6078      	str	r0, [r7, #4]
     e38:	460b      	mov	r3, r1
     e3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
     e3c:	78fb      	ldrb	r3, [r7, #3]
     e3e:	2b00      	cmp	r3, #0
     e40:	d00c      	beq.n	e5c <RCC_AHBPeriphClockCmd+0x2c>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
     e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     e46:	f2c4 0302 	movt	r3, #16386	; 0x4002
     e4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     e4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
     e52:	6951      	ldr	r1, [r2, #20]
     e54:	687a      	ldr	r2, [r7, #4]
     e56:	430a      	orrs	r2, r1
     e58:	615a      	str	r2, [r3, #20]
     e5a:	e00d      	b.n	e78 <RCC_AHBPeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
     e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     e60:	f2c4 0302 	movt	r3, #16386	; 0x4002
     e64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     e68:	f2c4 0202 	movt	r2, #16386	; 0x4002
     e6c:	6951      	ldr	r1, [r2, #20]
     e6e:	687a      	ldr	r2, [r7, #4]
     e70:	ea6f 0202 	mvn.w	r2, r2
     e74:	400a      	ands	r2, r1
     e76:	615a      	str	r2, [r3, #20]
  }
}
     e78:	f107 070c 	add.w	r7, r7, #12
     e7c:	46bd      	mov	sp, r7
     e7e:	bc80      	pop	{r7}
     e80:	4770      	bx	lr
     e82:	bf00      	nop

00000e84 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
     e84:	b480      	push	{r7}
     e86:	b083      	sub	sp, #12
     e88:	af00      	add	r7, sp, #0
     e8a:	6078      	str	r0, [r7, #4]
     e8c:	460b      	mov	r3, r1
     e8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
     e90:	78fb      	ldrb	r3, [r7, #3]
     e92:	2b00      	cmp	r3, #0
     e94:	d00c      	beq.n	eb0 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
     e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     e9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
     e9e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     ea2:	f2c4 0202 	movt	r2, #16386	; 0x4002
     ea6:	6991      	ldr	r1, [r2, #24]
     ea8:	687a      	ldr	r2, [r7, #4]
     eaa:	430a      	orrs	r2, r1
     eac:	619a      	str	r2, [r3, #24]
     eae:	e00d      	b.n	ecc <RCC_APB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
     eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     eb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     eb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     ebc:	f2c4 0202 	movt	r2, #16386	; 0x4002
     ec0:	6991      	ldr	r1, [r2, #24]
     ec2:	687a      	ldr	r2, [r7, #4]
     ec4:	ea6f 0202 	mvn.w	r2, r2
     ec8:	400a      	ands	r2, r1
     eca:	619a      	str	r2, [r3, #24]
  }
}
     ecc:	f107 070c 	add.w	r7, r7, #12
     ed0:	46bd      	mov	sp, r7
     ed2:	bc80      	pop	{r7}
     ed4:	4770      	bx	lr
     ed6:	bf00      	nop

00000ed8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
     ed8:	b480      	push	{r7}
     eda:	b083      	sub	sp, #12
     edc:	af00      	add	r7, sp, #0
     ede:	6078      	str	r0, [r7, #4]
     ee0:	460b      	mov	r3, r1
     ee2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
     ee4:	78fb      	ldrb	r3, [r7, #3]
     ee6:	2b00      	cmp	r3, #0
     ee8:	d00c      	beq.n	f04 <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
     eea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     eee:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ef2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     ef6:	f2c4 0202 	movt	r2, #16386	; 0x4002
     efa:	69d1      	ldr	r1, [r2, #28]
     efc:	687a      	ldr	r2, [r7, #4]
     efe:	430a      	orrs	r2, r1
     f00:	61da      	str	r2, [r3, #28]
     f02:	e00d      	b.n	f20 <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
     f04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     f08:	f2c4 0302 	movt	r3, #16386	; 0x4002
     f0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     f10:	f2c4 0202 	movt	r2, #16386	; 0x4002
     f14:	69d1      	ldr	r1, [r2, #28]
     f16:	687a      	ldr	r2, [r7, #4]
     f18:	ea6f 0202 	mvn.w	r2, r2
     f1c:	400a      	ands	r2, r1
     f1e:	61da      	str	r2, [r3, #28]
  }
}
     f20:	f107 070c 	add.w	r7, r7, #12
     f24:	46bd      	mov	sp, r7
     f26:	bc80      	pop	{r7}
     f28:	4770      	bx	lr
     f2a:	bf00      	nop

00000f2c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
     f2c:	b480      	push	{r7}
     f2e:	b083      	sub	sp, #12
     f30:	af00      	add	r7, sp, #0
     f32:	6078      	str	r0, [r7, #4]
     f34:	460b      	mov	r3, r1
     f36:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
     f38:	78fb      	ldrb	r3, [r7, #3]
     f3a:	2b00      	cmp	r3, #0
     f3c:	d00c      	beq.n	f58 <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
     f3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     f42:	f2c4 0302 	movt	r3, #16386	; 0x4002
     f46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     f4a:	f2c4 0202 	movt	r2, #16386	; 0x4002
     f4e:	68d1      	ldr	r1, [r2, #12]
     f50:	687a      	ldr	r2, [r7, #4]
     f52:	430a      	orrs	r2, r1
     f54:	60da      	str	r2, [r3, #12]
     f56:	e00d      	b.n	f74 <RCC_APB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
     f58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     f5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     f60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     f64:	f2c4 0202 	movt	r2, #16386	; 0x4002
     f68:	68d1      	ldr	r1, [r2, #12]
     f6a:	687a      	ldr	r2, [r7, #4]
     f6c:	ea6f 0202 	mvn.w	r2, r2
     f70:	400a      	ands	r2, r1
     f72:	60da      	str	r2, [r3, #12]
  }
}
     f74:	f107 070c 	add.w	r7, r7, #12
     f78:	46bd      	mov	sp, r7
     f7a:	bc80      	pop	{r7}
     f7c:	4770      	bx	lr
     f7e:	bf00      	nop

00000f80 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
     f80:	b480      	push	{r7}
     f82:	b083      	sub	sp, #12
     f84:	af00      	add	r7, sp, #0
     f86:	6078      	str	r0, [r7, #4]
     f88:	460b      	mov	r3, r1
     f8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
     f8c:	78fb      	ldrb	r3, [r7, #3]
     f8e:	2b00      	cmp	r3, #0
     f90:	d00c      	beq.n	fac <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
     f92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     f96:	f2c4 0302 	movt	r3, #16386	; 0x4002
     f9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     f9e:	f2c4 0202 	movt	r2, #16386	; 0x4002
     fa2:	6911      	ldr	r1, [r2, #16]
     fa4:	687a      	ldr	r2, [r7, #4]
     fa6:	430a      	orrs	r2, r1
     fa8:	611a      	str	r2, [r3, #16]
     faa:	e00d      	b.n	fc8 <RCC_APB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
     fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     fb0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     fb4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     fb8:	f2c4 0202 	movt	r2, #16386	; 0x4002
     fbc:	6911      	ldr	r1, [r2, #16]
     fbe:	687a      	ldr	r2, [r7, #4]
     fc0:	ea6f 0202 	mvn.w	r2, r2
     fc4:	400a      	ands	r2, r1
     fc6:	611a      	str	r2, [r3, #16]
  }
}
     fc8:	f107 070c 	add.w	r7, r7, #12
     fcc:	46bd      	mov	sp, r7
     fce:	bc80      	pop	{r7}
     fd0:	4770      	bx	lr
     fd2:	bf00      	nop

00000fd4 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
     fd4:	b480      	push	{r7}
     fd6:	b083      	sub	sp, #12
     fd8:	af00      	add	r7, sp, #0
     fda:	4603      	mov	r3, r0
     fdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
     fde:	f44f 6388 	mov.w	r3, #1088	; 0x440
     fe2:	f2c4 2342 	movt	r3, #16962	; 0x4242
     fe6:	79fa      	ldrb	r2, [r7, #7]
     fe8:	601a      	str	r2, [r3, #0]
}
     fea:	f107 070c 	add.w	r7, r7, #12
     fee:	46bd      	mov	sp, r7
     ff0:	bc80      	pop	{r7}
     ff2:	4770      	bx	lr

00000ff4 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
     ff4:	b480      	push	{r7}
     ff6:	b083      	sub	sp, #12
     ff8:	af00      	add	r7, sp, #0
     ffa:	4603      	mov	r3, r0
     ffc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
     ffe:	f04f 034c 	mov.w	r3, #76	; 0x4c
    1002:	f2c4 2342 	movt	r3, #16962	; 0x4242
    1006:	79fa      	ldrb	r2, [r7, #7]
    1008:	601a      	str	r2, [r3, #0]
}
    100a:	f107 070c 	add.w	r7, r7, #12
    100e:	46bd      	mov	sp, r7
    1010:	bc80      	pop	{r7}
    1012:	4770      	bx	lr

00001014 <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
    1014:	b480      	push	{r7}
    1016:	b083      	sub	sp, #12
    1018:	af00      	add	r7, sp, #0
    101a:	4603      	mov	r3, r0
    101c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
    101e:	f241 0307 	movw	r3, #4103	; 0x1007
    1022:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1026:	79fa      	ldrb	r2, [r7, #7]
    1028:	701a      	strb	r2, [r3, #0]
}
    102a:	f107 070c 	add.w	r7, r7, #12
    102e:	46bd      	mov	sp, r7
    1030:	bc80      	pop	{r7}
    1032:	4770      	bx	lr

00001034 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
    1034:	b480      	push	{r7}
    1036:	b087      	sub	sp, #28
    1038:	af00      	add	r7, sp, #0
    103a:	4603      	mov	r3, r0
    103c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
    103e:	f04f 0300 	mov.w	r3, #0
    1042:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
    1044:	f04f 0300 	mov.w	r3, #0
    1048:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
    104a:	f04f 0300 	mov.w	r3, #0
    104e:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
    1050:	79fb      	ldrb	r3, [r7, #7]
    1052:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1056:	b2db      	uxtb	r3, r3
    1058:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
    105a:	68fb      	ldr	r3, [r7, #12]
    105c:	2b01      	cmp	r3, #1
    105e:	d106      	bne.n	106e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->CR;
    1060:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    1064:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1068:	681b      	ldr	r3, [r3, #0]
    106a:	617b      	str	r3, [r7, #20]
    106c:	e00f      	b.n	108e <RCC_GetFlagStatus+0x5a>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
    106e:	68fb      	ldr	r3, [r7, #12]
    1070:	2b02      	cmp	r3, #2
    1072:	d106      	bne.n	1082 <RCC_GetFlagStatus+0x4e>
  {
    statusreg = RCC->BDCR;
    1074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    1078:	f2c4 0302 	movt	r3, #16386	; 0x4002
    107c:	6a1b      	ldr	r3, [r3, #32]
    107e:	617b      	str	r3, [r7, #20]
    1080:	e005      	b.n	108e <RCC_GetFlagStatus+0x5a>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
    1082:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    1086:	f2c4 0302 	movt	r3, #16386	; 0x4002
    108a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    108c:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
    108e:	79fb      	ldrb	r3, [r7, #7]
    1090:	f003 031f 	and.w	r3, r3, #31
    1094:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
    1096:	68fb      	ldr	r3, [r7, #12]
    1098:	697a      	ldr	r2, [r7, #20]
    109a:	fa22 f303 	lsr.w	r3, r2, r3
    109e:	f003 0301 	and.w	r3, r3, #1
    10a2:	b2db      	uxtb	r3, r3
    10a4:	2b00      	cmp	r3, #0
    10a6:	d003      	beq.n	10b0 <RCC_GetFlagStatus+0x7c>
  {
    bitstatus = SET;
    10a8:	f04f 0301 	mov.w	r3, #1
    10ac:	74fb      	strb	r3, [r7, #19]
    10ae:	e002      	b.n	10b6 <RCC_GetFlagStatus+0x82>
  }
  else
  {
    bitstatus = RESET;
    10b0:	f04f 0300 	mov.w	r3, #0
    10b4:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
    10b6:	7cfb      	ldrb	r3, [r7, #19]
}
    10b8:	4618      	mov	r0, r3
    10ba:	f107 071c 	add.w	r7, r7, #28
    10be:	46bd      	mov	sp, r7
    10c0:	bc80      	pop	{r7}
    10c2:	4770      	bx	lr

000010c4 <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
    10c4:	b480      	push	{r7}
    10c6:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
    10c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    10cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    10d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    10d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    10d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
    10da:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    10de:	625a      	str	r2, [r3, #36]	; 0x24
}
    10e0:	46bd      	mov	sp, r7
    10e2:	bc80      	pop	{r7}
    10e4:	4770      	bx	lr
    10e6:	bf00      	nop

000010e8 <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
    10e8:	b480      	push	{r7}
    10ea:	b085      	sub	sp, #20
    10ec:	af00      	add	r7, sp, #0
    10ee:	4603      	mov	r3, r0
    10f0:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
    10f2:	f04f 0300 	mov.w	r3, #0
    10f6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
    10f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    10fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1100:	689a      	ldr	r2, [r3, #8]
    1102:	79fb      	ldrb	r3, [r7, #7]
    1104:	4013      	ands	r3, r2
    1106:	2b00      	cmp	r3, #0
    1108:	d003      	beq.n	1112 <RCC_GetITStatus+0x2a>
  {
    bitstatus = SET;
    110a:	f04f 0301 	mov.w	r3, #1
    110e:	73fb      	strb	r3, [r7, #15]
    1110:	e002      	b.n	1118 <RCC_GetITStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
    1112:	f04f 0300 	mov.w	r3, #0
    1116:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
    1118:	7bfb      	ldrb	r3, [r7, #15]
}
    111a:	4618      	mov	r0, r3
    111c:	f107 0714 	add.w	r7, r7, #20
    1120:	46bd      	mov	sp, r7
    1122:	bc80      	pop	{r7}
    1124:	4770      	bx	lr
    1126:	bf00      	nop

00001128 <RCC_ClearITPendingBit>:
  *
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
    1128:	b480      	push	{r7}
    112a:	b083      	sub	sp, #12
    112c:	af00      	add	r7, sp, #0
    112e:	4603      	mov	r3, r0
    1130:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
    1132:	f241 030a 	movw	r3, #4106	; 0x100a
    1136:	f2c4 0302 	movt	r3, #16386	; 0x4002
    113a:	79fa      	ldrb	r2, [r7, #7]
    113c:	701a      	strb	r2, [r3, #0]
}
    113e:	f107 070c 	add.w	r7, r7, #12
    1142:	46bd      	mov	sp, r7
    1144:	bc80      	pop	{r7}
    1146:	4770      	bx	lr

00001148 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
    1148:	b580      	push	{r7, lr}
    114a:	b082      	sub	sp, #8
    114c:	af00      	add	r7, sp, #0
    114e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
    1150:	687a      	ldr	r2, [r7, #4]
    1152:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1156:	f2c4 0301 	movt	r3, #16385	; 0x4001
    115a:	429a      	cmp	r2, r3
    115c:	d10c      	bne.n	1178 <GPIO_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
    115e:	f04f 0004 	mov.w	r0, #4
    1162:	f04f 0101 	mov.w	r1, #1
    1166:	f7ff fee1 	bl	f2c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
    116a:	f04f 0004 	mov.w	r0, #4
    116e:	f04f 0100 	mov.w	r1, #0
    1172:	f7ff fedb 	bl	f2c <RCC_APB2PeriphResetCmd>
    1176:	e076      	b.n	1266 <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOB)
    1178:	687a      	ldr	r2, [r7, #4]
    117a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    117e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1182:	429a      	cmp	r2, r3
    1184:	d10c      	bne.n	11a0 <GPIO_DeInit+0x58>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
    1186:	f04f 0008 	mov.w	r0, #8
    118a:	f04f 0101 	mov.w	r1, #1
    118e:	f7ff fecd 	bl	f2c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
    1192:	f04f 0008 	mov.w	r0, #8
    1196:	f04f 0100 	mov.w	r1, #0
    119a:	f7ff fec7 	bl	f2c <RCC_APB2PeriphResetCmd>
    119e:	e062      	b.n	1266 <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOC)
    11a0:	687a      	ldr	r2, [r7, #4]
    11a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    11a6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    11aa:	429a      	cmp	r2, r3
    11ac:	d10c      	bne.n	11c8 <GPIO_DeInit+0x80>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
    11ae:	f04f 0010 	mov.w	r0, #16
    11b2:	f04f 0101 	mov.w	r1, #1
    11b6:	f7ff feb9 	bl	f2c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
    11ba:	f04f 0010 	mov.w	r0, #16
    11be:	f04f 0100 	mov.w	r1, #0
    11c2:	f7ff feb3 	bl	f2c <RCC_APB2PeriphResetCmd>
    11c6:	e04e      	b.n	1266 <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOD)
    11c8:	687a      	ldr	r2, [r7, #4]
    11ca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    11ce:	f2c4 0301 	movt	r3, #16385	; 0x4001
    11d2:	429a      	cmp	r2, r3
    11d4:	d10c      	bne.n	11f0 <GPIO_DeInit+0xa8>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
    11d6:	f04f 0020 	mov.w	r0, #32
    11da:	f04f 0101 	mov.w	r1, #1
    11de:	f7ff fea5 	bl	f2c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
    11e2:	f04f 0020 	mov.w	r0, #32
    11e6:	f04f 0100 	mov.w	r1, #0
    11ea:	f7ff fe9f 	bl	f2c <RCC_APB2PeriphResetCmd>
    11ee:	e03a      	b.n	1266 <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOE)
    11f0:	687a      	ldr	r2, [r7, #4]
    11f2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
    11f6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    11fa:	429a      	cmp	r2, r3
    11fc:	d10c      	bne.n	1218 <GPIO_DeInit+0xd0>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
    11fe:	f04f 0040 	mov.w	r0, #64	; 0x40
    1202:	f04f 0101 	mov.w	r1, #1
    1206:	f7ff fe91 	bl	f2c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
    120a:	f04f 0040 	mov.w	r0, #64	; 0x40
    120e:	f04f 0100 	mov.w	r1, #0
    1212:	f7ff fe8b 	bl	f2c <RCC_APB2PeriphResetCmd>
    1216:	e026      	b.n	1266 <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOF)
    1218:	687a      	ldr	r2, [r7, #4]
    121a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
    121e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1222:	429a      	cmp	r2, r3
    1224:	d10c      	bne.n	1240 <GPIO_DeInit+0xf8>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
    1226:	f04f 0080 	mov.w	r0, #128	; 0x80
    122a:	f04f 0101 	mov.w	r1, #1
    122e:	f7ff fe7d 	bl	f2c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
    1232:	f04f 0080 	mov.w	r0, #128	; 0x80
    1236:	f04f 0100 	mov.w	r1, #0
    123a:	f7ff fe77 	bl	f2c <RCC_APB2PeriphResetCmd>
    123e:	e012      	b.n	1266 <GPIO_DeInit+0x11e>
  }
  else
  {
    if (GPIOx == GPIOG)
    1240:	687a      	ldr	r2, [r7, #4]
    1242:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1246:	f2c4 0301 	movt	r3, #16385	; 0x4001
    124a:	429a      	cmp	r2, r3
    124c:	d10b      	bne.n	1266 <GPIO_DeInit+0x11e>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
    124e:	f44f 7080 	mov.w	r0, #256	; 0x100
    1252:	f04f 0101 	mov.w	r1, #1
    1256:	f7ff fe69 	bl	f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    125a:	f44f 7080 	mov.w	r0, #256	; 0x100
    125e:	f04f 0100 	mov.w	r1, #0
    1262:	f7ff fe63 	bl	f2c <RCC_APB2PeriphResetCmd>
    }
  }
}
    1266:	f107 0708 	add.w	r7, r7, #8
    126a:	46bd      	mov	sp, r7
    126c:	bd80      	pop	{r7, pc}
    126e:	bf00      	nop

00001270 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
    1270:	b580      	push	{r7, lr}
    1272:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
    1274:	f04f 0001 	mov.w	r0, #1
    1278:	f04f 0101 	mov.w	r1, #1
    127c:	f7ff fe56 	bl	f2c <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
    1280:	f04f 0001 	mov.w	r0, #1
    1284:	f04f 0100 	mov.w	r1, #0
    1288:	f7ff fe50 	bl	f2c <RCC_APB2PeriphResetCmd>
}
    128c:	bd80      	pop	{r7, pc}
    128e:	bf00      	nop

00001290 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
    1290:	b480      	push	{r7}
    1292:	b089      	sub	sp, #36	; 0x24
    1294:	af00      	add	r7, sp, #0
    1296:	6078      	str	r0, [r7, #4]
    1298:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
    129a:	f04f 0300 	mov.w	r3, #0
    129e:	61fb      	str	r3, [r7, #28]
    12a0:	f04f 0300 	mov.w	r3, #0
    12a4:	613b      	str	r3, [r7, #16]
    12a6:	f04f 0300 	mov.w	r3, #0
    12aa:	61bb      	str	r3, [r7, #24]
    12ac:	f04f 0300 	mov.w	r3, #0
    12b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
    12b2:	f04f 0300 	mov.w	r3, #0
    12b6:	617b      	str	r3, [r7, #20]
    12b8:	f04f 0300 	mov.w	r3, #0
    12bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));

/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
    12be:	683b      	ldr	r3, [r7, #0]
    12c0:	78db      	ldrb	r3, [r3, #3]
    12c2:	f003 030f 	and.w	r3, r3, #15
    12c6:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
    12c8:	683b      	ldr	r3, [r7, #0]
    12ca:	78db      	ldrb	r3, [r3, #3]
    12cc:	f003 0310 	and.w	r3, r3, #16
    12d0:	2b00      	cmp	r3, #0
    12d2:	d004      	beq.n	12de <GPIO_Init+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
    12d4:	683b      	ldr	r3, [r7, #0]
    12d6:	789b      	ldrb	r3, [r3, #2]
    12d8:	69fa      	ldr	r2, [r7, #28]
    12da:	4313      	orrs	r3, r2
    12dc:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
    12de:	683b      	ldr	r3, [r7, #0]
    12e0:	881b      	ldrh	r3, [r3, #0]
    12e2:	b2db      	uxtb	r3, r3
    12e4:	2b00      	cmp	r3, #0
    12e6:	d04e      	beq.n	1386 <GPIO_Init+0xf6>
  {
    tmpreg = GPIOx->CRL;
    12e8:	687b      	ldr	r3, [r7, #4]
    12ea:	681b      	ldr	r3, [r3, #0]
    12ec:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    12ee:	f04f 0300 	mov.w	r3, #0
    12f2:	61bb      	str	r3, [r7, #24]
    12f4:	e041      	b.n	137a <GPIO_Init+0xea>
    {
      pos = ((uint32_t)0x01) << pinpos;
    12f6:	69bb      	ldr	r3, [r7, #24]
    12f8:	f04f 0201 	mov.w	r2, #1
    12fc:	fa02 f303 	lsl.w	r3, r2, r3
    1300:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
    1302:	683b      	ldr	r3, [r7, #0]
    1304:	881b      	ldrh	r3, [r3, #0]
    1306:	461a      	mov	r2, r3
    1308:	68fb      	ldr	r3, [r7, #12]
    130a:	4013      	ands	r3, r2
    130c:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    130e:	693a      	ldr	r2, [r7, #16]
    1310:	68fb      	ldr	r3, [r7, #12]
    1312:	429a      	cmp	r2, r3
    1314:	d12d      	bne.n	1372 <GPIO_Init+0xe2>
      {
        pos = pinpos << 2;
    1316:	69bb      	ldr	r3, [r7, #24]
    1318:	ea4f 0383 	mov.w	r3, r3, lsl #2
    131c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    131e:	68fb      	ldr	r3, [r7, #12]
    1320:	f04f 020f 	mov.w	r2, #15
    1324:	fa02 f303 	lsl.w	r3, r2, r3
    1328:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    132a:	68bb      	ldr	r3, [r7, #8]
    132c:	ea6f 0303 	mvn.w	r3, r3
    1330:	697a      	ldr	r2, [r7, #20]
    1332:	4013      	ands	r3, r2
    1334:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1336:	68fb      	ldr	r3, [r7, #12]
    1338:	69fa      	ldr	r2, [r7, #28]
    133a:	fa02 f303 	lsl.w	r3, r2, r3
    133e:	697a      	ldr	r2, [r7, #20]
    1340:	4313      	orrs	r3, r2
    1342:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1344:	683b      	ldr	r3, [r7, #0]
    1346:	78db      	ldrb	r3, [r3, #3]
    1348:	2b28      	cmp	r3, #40	; 0x28
    134a:	d107      	bne.n	135c <GPIO_Init+0xcc>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
    134c:	69bb      	ldr	r3, [r7, #24]
    134e:	f04f 0201 	mov.w	r2, #1
    1352:	fa02 f203 	lsl.w	r2, r2, r3
    1356:	687b      	ldr	r3, [r7, #4]
    1358:	615a      	str	r2, [r3, #20]
    135a:	e00a      	b.n	1372 <GPIO_Init+0xe2>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    135c:	683b      	ldr	r3, [r7, #0]
    135e:	78db      	ldrb	r3, [r3, #3]
    1360:	2b48      	cmp	r3, #72	; 0x48
    1362:	d106      	bne.n	1372 <GPIO_Init+0xe2>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
    1364:	69bb      	ldr	r3, [r7, #24]
    1366:	f04f 0201 	mov.w	r2, #1
    136a:	fa02 f203 	lsl.w	r2, r2, r3
    136e:	687b      	ldr	r3, [r7, #4]
    1370:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1372:	69bb      	ldr	r3, [r7, #24]
    1374:	f103 0301 	add.w	r3, r3, #1
    1378:	61bb      	str	r3, [r7, #24]
    137a:	69bb      	ldr	r3, [r7, #24]
    137c:	2b07      	cmp	r3, #7
    137e:	d9ba      	bls.n	12f6 <GPIO_Init+0x66>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
    1380:	687b      	ldr	r3, [r7, #4]
    1382:	697a      	ldr	r2, [r7, #20]
    1384:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
    1386:	683b      	ldr	r3, [r7, #0]
    1388:	881b      	ldrh	r3, [r3, #0]
    138a:	2bff      	cmp	r3, #255	; 0xff
    138c:	d953      	bls.n	1436 <GPIO_Init+0x1a6>
  {
    tmpreg = GPIOx->CRH;
    138e:	687b      	ldr	r3, [r7, #4]
    1390:	685b      	ldr	r3, [r3, #4]
    1392:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1394:	f04f 0300 	mov.w	r3, #0
    1398:	61bb      	str	r3, [r7, #24]
    139a:	e046      	b.n	142a <GPIO_Init+0x19a>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
    139c:	69bb      	ldr	r3, [r7, #24]
    139e:	f103 0308 	add.w	r3, r3, #8
    13a2:	f04f 0201 	mov.w	r2, #1
    13a6:	fa02 f303 	lsl.w	r3, r2, r3
    13aa:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
    13ac:	683b      	ldr	r3, [r7, #0]
    13ae:	881b      	ldrh	r3, [r3, #0]
    13b0:	461a      	mov	r2, r3
    13b2:	68fb      	ldr	r3, [r7, #12]
    13b4:	4013      	ands	r3, r2
    13b6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    13b8:	693a      	ldr	r2, [r7, #16]
    13ba:	68fb      	ldr	r3, [r7, #12]
    13bc:	429a      	cmp	r2, r3
    13be:	d130      	bne.n	1422 <GPIO_Init+0x192>
      {
        pos = pinpos << 2;
    13c0:	69bb      	ldr	r3, [r7, #24]
    13c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    13c6:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    13c8:	68fb      	ldr	r3, [r7, #12]
    13ca:	f04f 020f 	mov.w	r2, #15
    13ce:	fa02 f303 	lsl.w	r3, r2, r3
    13d2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    13d4:	68bb      	ldr	r3, [r7, #8]
    13d6:	ea6f 0303 	mvn.w	r3, r3
    13da:	697a      	ldr	r2, [r7, #20]
    13dc:	4013      	ands	r3, r2
    13de:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    13e0:	68fb      	ldr	r3, [r7, #12]
    13e2:	69fa      	ldr	r2, [r7, #28]
    13e4:	fa02 f303 	lsl.w	r3, r2, r3
    13e8:	697a      	ldr	r2, [r7, #20]
    13ea:	4313      	orrs	r3, r2
    13ec:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    13ee:	683b      	ldr	r3, [r7, #0]
    13f0:	78db      	ldrb	r3, [r3, #3]
    13f2:	2b28      	cmp	r3, #40	; 0x28
    13f4:	d108      	bne.n	1408 <GPIO_Init+0x178>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
    13f6:	69bb      	ldr	r3, [r7, #24]
    13f8:	f103 0308 	add.w	r3, r3, #8
    13fc:	f04f 0201 	mov.w	r2, #1
    1400:	fa02 f203 	lsl.w	r2, r2, r3
    1404:	687b      	ldr	r3, [r7, #4]
    1406:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1408:	683b      	ldr	r3, [r7, #0]
    140a:	78db      	ldrb	r3, [r3, #3]
    140c:	2b48      	cmp	r3, #72	; 0x48
    140e:	d108      	bne.n	1422 <GPIO_Init+0x192>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1410:	69bb      	ldr	r3, [r7, #24]
    1412:	f103 0308 	add.w	r3, r3, #8
    1416:	f04f 0201 	mov.w	r2, #1
    141a:	fa02 f203 	lsl.w	r2, r2, r3
    141e:	687b      	ldr	r3, [r7, #4]
    1420:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1422:	69bb      	ldr	r3, [r7, #24]
    1424:	f103 0301 	add.w	r3, r3, #1
    1428:	61bb      	str	r3, [r7, #24]
    142a:	69bb      	ldr	r3, [r7, #24]
    142c:	2b07      	cmp	r3, #7
    142e:	d9b5      	bls.n	139c <GPIO_Init+0x10c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
    1430:	687b      	ldr	r3, [r7, #4]
    1432:	697a      	ldr	r2, [r7, #20]
    1434:	605a      	str	r2, [r3, #4]
  }
}
    1436:	f107 0724 	add.w	r7, r7, #36	; 0x24
    143a:	46bd      	mov	sp, r7
    143c:	bc80      	pop	{r7}
    143e:	4770      	bx	lr

00001440 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
    1440:	b480      	push	{r7}
    1442:	b083      	sub	sp, #12
    1444:	af00      	add	r7, sp, #0
    1446:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
    1448:	687b      	ldr	r3, [r7, #4]
    144a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    144e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
    1450:	687b      	ldr	r3, [r7, #4]
    1452:	f04f 0202 	mov.w	r2, #2
    1456:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
    1458:	687b      	ldr	r3, [r7, #4]
    145a:	f04f 0204 	mov.w	r2, #4
    145e:	70da      	strb	r2, [r3, #3]
}
    1460:	f107 070c 	add.w	r7, r7, #12
    1464:	46bd      	mov	sp, r7
    1466:	bc80      	pop	{r7}
    1468:	4770      	bx	lr
    146a:	bf00      	nop

0000146c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    146c:	b480      	push	{r7}
    146e:	b085      	sub	sp, #20
    1470:	af00      	add	r7, sp, #0
    1472:	6078      	str	r0, [r7, #4]
    1474:	460b      	mov	r3, r1
    1476:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1478:	f04f 0300 	mov.w	r3, #0
    147c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
    147e:	687b      	ldr	r3, [r7, #4]
    1480:	689a      	ldr	r2, [r3, #8]
    1482:	887b      	ldrh	r3, [r7, #2]
    1484:	4013      	ands	r3, r2
    1486:	2b00      	cmp	r3, #0
    1488:	d003      	beq.n	1492 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
    148a:	f04f 0301 	mov.w	r3, #1
    148e:	73fb      	strb	r3, [r7, #15]
    1490:	e002      	b.n	1498 <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1492:	f04f 0300 	mov.w	r3, #0
    1496:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1498:	7bfb      	ldrb	r3, [r7, #15]
}
    149a:	4618      	mov	r0, r3
    149c:	f107 0714 	add.w	r7, r7, #20
    14a0:	46bd      	mov	sp, r7
    14a2:	bc80      	pop	{r7}
    14a4:	4770      	bx	lr
    14a6:	bf00      	nop

000014a8 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
    14a8:	b480      	push	{r7}
    14aa:	b083      	sub	sp, #12
    14ac:	af00      	add	r7, sp, #0
    14ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
    14b0:	687b      	ldr	r3, [r7, #4]
    14b2:	689b      	ldr	r3, [r3, #8]
    14b4:	b29b      	uxth	r3, r3
}
    14b6:	4618      	mov	r0, r3
    14b8:	f107 070c 	add.w	r7, r7, #12
    14bc:	46bd      	mov	sp, r7
    14be:	bc80      	pop	{r7}
    14c0:	4770      	bx	lr
    14c2:	bf00      	nop

000014c4 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    14c4:	b480      	push	{r7}
    14c6:	b085      	sub	sp, #20
    14c8:	af00      	add	r7, sp, #0
    14ca:	6078      	str	r0, [r7, #4]
    14cc:	460b      	mov	r3, r1
    14ce:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    14d0:	f04f 0300 	mov.w	r3, #0
    14d4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
    14d6:	687b      	ldr	r3, [r7, #4]
    14d8:	68da      	ldr	r2, [r3, #12]
    14da:	887b      	ldrh	r3, [r7, #2]
    14dc:	4013      	ands	r3, r2
    14de:	2b00      	cmp	r3, #0
    14e0:	d003      	beq.n	14ea <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
    14e2:	f04f 0301 	mov.w	r3, #1
    14e6:	73fb      	strb	r3, [r7, #15]
    14e8:	e002      	b.n	14f0 <GPIO_ReadOutputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    14ea:	f04f 0300 	mov.w	r3, #0
    14ee:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    14f0:	7bfb      	ldrb	r3, [r7, #15]
}
    14f2:	4618      	mov	r0, r3
    14f4:	f107 0714 	add.w	r7, r7, #20
    14f8:	46bd      	mov	sp, r7
    14fa:	bc80      	pop	{r7}
    14fc:	4770      	bx	lr
    14fe:	bf00      	nop

00001500 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
    1500:	b480      	push	{r7}
    1502:	b083      	sub	sp, #12
    1504:	af00      	add	r7, sp, #0
    1506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
    1508:	687b      	ldr	r3, [r7, #4]
    150a:	68db      	ldr	r3, [r3, #12]
    150c:	b29b      	uxth	r3, r3
}
    150e:	4618      	mov	r0, r3
    1510:	f107 070c 	add.w	r7, r7, #12
    1514:	46bd      	mov	sp, r7
    1516:	bc80      	pop	{r7}
    1518:	4770      	bx	lr
    151a:	bf00      	nop

0000151c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    151c:	b480      	push	{r7}
    151e:	b083      	sub	sp, #12
    1520:	af00      	add	r7, sp, #0
    1522:	6078      	str	r0, [r7, #4]
    1524:	460b      	mov	r3, r1
    1526:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
    1528:	887a      	ldrh	r2, [r7, #2]
    152a:	687b      	ldr	r3, [r7, #4]
    152c:	611a      	str	r2, [r3, #16]
}
    152e:	f107 070c 	add.w	r7, r7, #12
    1532:	46bd      	mov	sp, r7
    1534:	bc80      	pop	{r7}
    1536:	4770      	bx	lr

00001538 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1538:	b480      	push	{r7}
    153a:	b083      	sub	sp, #12
    153c:	af00      	add	r7, sp, #0
    153e:	6078      	str	r0, [r7, #4]
    1540:	460b      	mov	r3, r1
    1542:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BRR = GPIO_Pin;
    1544:	887a      	ldrh	r2, [r7, #2]
    1546:	687b      	ldr	r3, [r7, #4]
    1548:	615a      	str	r2, [r3, #20]
}
    154a:	f107 070c 	add.w	r7, r7, #12
    154e:	46bd      	mov	sp, r7
    1550:	bc80      	pop	{r7}
    1552:	4770      	bx	lr

00001554 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
    1554:	b480      	push	{r7}
    1556:	b083      	sub	sp, #12
    1558:	af00      	add	r7, sp, #0
    155a:	6078      	str	r0, [r7, #4]
    155c:	4613      	mov	r3, r2
    155e:	460a      	mov	r2, r1
    1560:	807a      	strh	r2, [r7, #2]
    1562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
    1564:	787b      	ldrb	r3, [r7, #1]
    1566:	2b00      	cmp	r3, #0
    1568:	d003      	beq.n	1572 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
    156a:	887a      	ldrh	r2, [r7, #2]
    156c:	687b      	ldr	r3, [r7, #4]
    156e:	611a      	str	r2, [r3, #16]
    1570:	e002      	b.n	1578 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
    1572:	887a      	ldrh	r2, [r7, #2]
    1574:	687b      	ldr	r3, [r7, #4]
    1576:	615a      	str	r2, [r3, #20]
  }
}
    1578:	f107 070c 	add.w	r7, r7, #12
    157c:	46bd      	mov	sp, r7
    157e:	bc80      	pop	{r7}
    1580:	4770      	bx	lr
    1582:	bf00      	nop

00001584 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
    1584:	b480      	push	{r7}
    1586:	b083      	sub	sp, #12
    1588:	af00      	add	r7, sp, #0
    158a:	6078      	str	r0, [r7, #4]
    158c:	460b      	mov	r3, r1
    158e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
    1590:	887a      	ldrh	r2, [r7, #2]
    1592:	687b      	ldr	r3, [r7, #4]
    1594:	60da      	str	r2, [r3, #12]
}
    1596:	f107 070c 	add.w	r7, r7, #12
    159a:	46bd      	mov	sp, r7
    159c:	bc80      	pop	{r7}
    159e:	4770      	bx	lr

000015a0 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    15a0:	b480      	push	{r7}
    15a2:	b085      	sub	sp, #20
    15a4:	af00      	add	r7, sp, #0
    15a6:	6078      	str	r0, [r7, #4]
    15a8:	460b      	mov	r3, r1
    15aa:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
    15ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    15b0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
    15b2:	887b      	ldrh	r3, [r7, #2]
    15b4:	68fa      	ldr	r2, [r7, #12]
    15b6:	4313      	orrs	r3, r2
    15b8:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    15ba:	687b      	ldr	r3, [r7, #4]
    15bc:	68fa      	ldr	r2, [r7, #12]
    15be:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
    15c0:	887a      	ldrh	r2, [r7, #2]
    15c2:	687b      	ldr	r3, [r7, #4]
    15c4:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    15c6:	687b      	ldr	r3, [r7, #4]
    15c8:	68fa      	ldr	r2, [r7, #12]
    15ca:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    15cc:	687b      	ldr	r3, [r7, #4]
    15ce:	699b      	ldr	r3, [r3, #24]
    15d0:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    15d2:	687b      	ldr	r3, [r7, #4]
    15d4:	699b      	ldr	r3, [r3, #24]
    15d6:	60fb      	str	r3, [r7, #12]
}
    15d8:	f107 0714 	add.w	r7, r7, #20
    15dc:	46bd      	mov	sp, r7
    15de:	bc80      	pop	{r7}
    15e0:	4770      	bx	lr
    15e2:	bf00      	nop

000015e4 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    15e4:	b480      	push	{r7}
    15e6:	b085      	sub	sp, #20
    15e8:	af00      	add	r7, sp, #0
    15ea:	4602      	mov	r2, r0
    15ec:	460b      	mov	r3, r1
    15ee:	71fa      	strb	r2, [r7, #7]
    15f0:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
    15f2:	f04f 0300 	mov.w	r3, #0
    15f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));

  tmpreg = AFIO->EVCR;
    15f8:	f04f 0300 	mov.w	r3, #0
    15fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1600:	681b      	ldr	r3, [r3, #0]
    1602:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
    1604:	68fa      	ldr	r2, [r7, #12]
    1606:	f64f 7380 	movw	r3, #65408	; 0xff80
    160a:	4013      	ands	r3, r2
    160c:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
    160e:	79fb      	ldrb	r3, [r7, #7]
    1610:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1614:	68fa      	ldr	r2, [r7, #12]
    1616:	4313      	orrs	r3, r2
    1618:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
    161a:	79bb      	ldrb	r3, [r7, #6]
    161c:	68fa      	ldr	r2, [r7, #12]
    161e:	4313      	orrs	r3, r2
    1620:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
    1622:	f04f 0300 	mov.w	r3, #0
    1626:	f2c4 0301 	movt	r3, #16385	; 0x4001
    162a:	68fa      	ldr	r2, [r7, #12]
    162c:	601a      	str	r2, [r3, #0]
}
    162e:	f107 0714 	add.w	r7, r7, #20
    1632:	46bd      	mov	sp, r7
    1634:	bc80      	pop	{r7}
    1636:	4770      	bx	lr

00001638 <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
    1638:	b480      	push	{r7}
    163a:	b083      	sub	sp, #12
    163c:	af00      	add	r7, sp, #0
    163e:	4603      	mov	r3, r0
    1640:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
    1642:	f04f 031c 	mov.w	r3, #28
    1646:	f2c4 2320 	movt	r3, #16928	; 0x4220
    164a:	79fa      	ldrb	r2, [r7, #7]
    164c:	601a      	str	r2, [r3, #0]
}
    164e:	f107 070c 	add.w	r7, r7, #12
    1652:	46bd      	mov	sp, r7
    1654:	bc80      	pop	{r7}
    1656:	4770      	bx	lr

00001658 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
    1658:	b480      	push	{r7}
    165a:	b087      	sub	sp, #28
    165c:	af00      	add	r7, sp, #0
    165e:	6078      	str	r0, [r7, #4]
    1660:	460b      	mov	r3, r1
    1662:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
    1664:	f04f 0300 	mov.w	r3, #0
    1668:	613b      	str	r3, [r7, #16]
    166a:	f04f 0300 	mov.w	r3, #0
    166e:	60fb      	str	r3, [r7, #12]
    1670:	f04f 0300 	mov.w	r3, #0
    1674:	617b      	str	r3, [r7, #20]
    1676:	f04f 0300 	mov.w	r3, #0
    167a:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    167c:	687b      	ldr	r3, [r7, #4]
    167e:	2b00      	cmp	r3, #0
    1680:	da06      	bge.n	1690 <GPIO_PinRemapConfig+0x38>
  {
    tmpreg = AFIO->MAPR2;
    1682:	f04f 0300 	mov.w	r3, #0
    1686:	f2c4 0301 	movt	r3, #16385	; 0x4001
    168a:	69db      	ldr	r3, [r3, #28]
    168c:	617b      	str	r3, [r7, #20]
    168e:	e005      	b.n	169c <GPIO_PinRemapConfig+0x44>
  }
  else
  {
    tmpreg = AFIO->MAPR;
    1690:	f04f 0300 	mov.w	r3, #0
    1694:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1698:	685b      	ldr	r3, [r3, #4]
    169a:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
    169c:	687b      	ldr	r3, [r7, #4]
    169e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    16a2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    16a6:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
    16a8:	687b      	ldr	r3, [r7, #4]
    16aa:	ea4f 4303 	mov.w	r3, r3, lsl #16
    16ae:	ea4f 4313 	mov.w	r3, r3, lsr #16
    16b2:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
    16b4:	687b      	ldr	r3, [r7, #4]
    16b6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    16ba:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
    16be:	d110      	bne.n	16e2 <GPIO_PinRemapConfig+0x8a>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    16c0:	697b      	ldr	r3, [r7, #20]
    16c2:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    16c6:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
    16c8:	f04f 0300 	mov.w	r3, #0
    16cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    16d0:	f04f 0200 	mov.w	r2, #0
    16d4:	f2c4 0201 	movt	r2, #16385	; 0x4001
    16d8:	6852      	ldr	r2, [r2, #4]
    16da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    16de:	605a      	str	r2, [r3, #4]
    16e0:	e026      	b.n	1730 <GPIO_PinRemapConfig+0xd8>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
    16e2:	687b      	ldr	r3, [r7, #4]
    16e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    16e8:	2b00      	cmp	r3, #0
    16ea:	d010      	beq.n	170e <GPIO_PinRemapConfig+0xb6>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    16ec:	68bb      	ldr	r3, [r7, #8]
    16ee:	f04f 0203 	mov.w	r2, #3
    16f2:	fa02 f303 	lsl.w	r3, r2, r3
    16f6:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
    16f8:	68fb      	ldr	r3, [r7, #12]
    16fa:	ea6f 0303 	mvn.w	r3, r3
    16fe:	697a      	ldr	r2, [r7, #20]
    1700:	4013      	ands	r3, r2
    1702:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1704:	697b      	ldr	r3, [r7, #20]
    1706:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    170a:	617b      	str	r3, [r7, #20]
    170c:	e010      	b.n	1730 <GPIO_PinRemapConfig+0xd8>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    170e:	687b      	ldr	r3, [r7, #4]
    1710:	ea4f 5353 	mov.w	r3, r3, lsr #21
    1714:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1718:	693a      	ldr	r2, [r7, #16]
    171a:	fa02 f303 	lsl.w	r3, r2, r3
    171e:	ea6f 0303 	mvn.w	r3, r3
    1722:	697a      	ldr	r2, [r7, #20]
    1724:	4013      	ands	r3, r2
    1726:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1728:	697b      	ldr	r3, [r7, #20]
    172a:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    172e:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
    1730:	78fb      	ldrb	r3, [r7, #3]
    1732:	2b00      	cmp	r3, #0
    1734:	d00a      	beq.n	174c <GPIO_PinRemapConfig+0xf4>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
    1736:	687b      	ldr	r3, [r7, #4]
    1738:	ea4f 5353 	mov.w	r3, r3, lsr #21
    173c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1740:	693a      	ldr	r2, [r7, #16]
    1742:	fa02 f303 	lsl.w	r3, r2, r3
    1746:	697a      	ldr	r2, [r7, #20]
    1748:	4313      	orrs	r3, r2
    174a:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    174c:	687b      	ldr	r3, [r7, #4]
    174e:	2b00      	cmp	r3, #0
    1750:	da06      	bge.n	1760 <GPIO_PinRemapConfig+0x108>
  {
    AFIO->MAPR2 = tmpreg;
    1752:	f04f 0300 	mov.w	r3, #0
    1756:	f2c4 0301 	movt	r3, #16385	; 0x4001
    175a:	697a      	ldr	r2, [r7, #20]
    175c:	61da      	str	r2, [r3, #28]
    175e:	e005      	b.n	176c <GPIO_PinRemapConfig+0x114>
  }
  else
  {
    AFIO->MAPR = tmpreg;
    1760:	f04f 0300 	mov.w	r3, #0
    1764:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1768:	697a      	ldr	r2, [r7, #20]
    176a:	605a      	str	r2, [r3, #4]
  }
}
    176c:	f107 071c 	add.w	r7, r7, #28
    1770:	46bd      	mov	sp, r7
    1772:	bc80      	pop	{r7}
    1774:	4770      	bx	lr
    1776:	bf00      	nop

00001778 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1778:	b490      	push	{r4, r7}
    177a:	b084      	sub	sp, #16
    177c:	af00      	add	r7, sp, #0
    177e:	4602      	mov	r2, r0
    1780:	460b      	mov	r3, r1
    1782:	71fa      	strb	r2, [r7, #7]
    1784:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
    1786:	f04f 0300 	mov.w	r3, #0
    178a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));

  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
    178c:	79bb      	ldrb	r3, [r7, #6]
    178e:	f003 0303 	and.w	r3, r3, #3
    1792:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1796:	f04f 020f 	mov.w	r2, #15
    179a:	fa02 f303 	lsl.w	r3, r2, r3
    179e:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
    17a0:	f04f 0300 	mov.w	r3, #0
    17a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    17a8:	79ba      	ldrb	r2, [r7, #6]
    17aa:	ea4f 0292 	mov.w	r2, r2, lsr #2
    17ae:	b2d2      	uxtb	r2, r2
    17b0:	4610      	mov	r0, r2
    17b2:	f04f 0200 	mov.w	r2, #0
    17b6:	f2c4 0201 	movt	r2, #16385	; 0x4001
    17ba:	79b9      	ldrb	r1, [r7, #6]
    17bc:	ea4f 0191 	mov.w	r1, r1, lsr #2
    17c0:	b2c9      	uxtb	r1, r1
    17c2:	f101 0102 	add.w	r1, r1, #2
    17c6:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    17ca:	68fa      	ldr	r2, [r7, #12]
    17cc:	ea6f 0202 	mvn.w	r2, r2
    17d0:	4011      	ands	r1, r2
    17d2:	f100 0202 	add.w	r2, r0, #2
    17d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
    17da:	f04f 0300 	mov.w	r3, #0
    17de:	f2c4 0301 	movt	r3, #16385	; 0x4001
    17e2:	79ba      	ldrb	r2, [r7, #6]
    17e4:	ea4f 0292 	mov.w	r2, r2, lsr #2
    17e8:	b2d2      	uxtb	r2, r2
    17ea:	4610      	mov	r0, r2
    17ec:	f04f 0200 	mov.w	r2, #0
    17f0:	f2c4 0201 	movt	r2, #16385	; 0x4001
    17f4:	79b9      	ldrb	r1, [r7, #6]
    17f6:	ea4f 0191 	mov.w	r1, r1, lsr #2
    17fa:	b2c9      	uxtb	r1, r1
    17fc:	f101 0102 	add.w	r1, r1, #2
    1800:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    1804:	79fc      	ldrb	r4, [r7, #7]
    1806:	79ba      	ldrb	r2, [r7, #6]
    1808:	f002 0203 	and.w	r2, r2, #3
    180c:	ea4f 0282 	mov.w	r2, r2, lsl #2
    1810:	fa04 f202 	lsl.w	r2, r4, r2
    1814:	4311      	orrs	r1, r2
    1816:	f100 0202 	add.w	r2, r0, #2
    181a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    181e:	f107 0710 	add.w	r7, r7, #16
    1822:	46bd      	mov	sp, r7
    1824:	bc90      	pop	{r4, r7}
    1826:	4770      	bx	lr

00001828 <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface)
{
    1828:	b480      	push	{r7}
    182a:	b083      	sub	sp, #12
    182c:	af00      	add	r7, sp, #0
    182e:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface));

  /* Configure MII_RMII selection bit */
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface;
    1830:	f04f 03dc 	mov.w	r3, #220	; 0xdc
    1834:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1838:	687a      	ldr	r2, [r7, #4]
    183a:	601a      	str	r2, [r3, #0]
}
    183c:	f107 070c 	add.w	r7, r7, #12
    1840:	46bd      	mov	sp, r7
    1842:	bc80      	pop	{r7}
    1844:	4770      	bx	lr
    1846:	bf00      	nop

00001848 <USART_DeInit>:
  *   This parameter can be one of the following values:
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
    1848:	b580      	push	{r7, lr}
    184a:	b082      	sub	sp, #8
    184c:	af00      	add	r7, sp, #0
    184e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
    1850:	687a      	ldr	r2, [r7, #4]
    1852:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    1856:	f2c4 0301 	movt	r3, #16385	; 0x4001
    185a:	429a      	cmp	r2, r3
    185c:	d10c      	bne.n	1878 <USART_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    185e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    1862:	f04f 0101 	mov.w	r1, #1
    1866:	f7ff fb61 	bl	f2c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
    186a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    186e:	f04f 0100 	mov.w	r1, #0
    1872:	f7ff fb5b 	bl	f2c <RCC_APB2PeriphResetCmd>
    1876:	e04e      	b.n	1916 <USART_DeInit+0xce>
  }
  else if (USARTx == USART2)
    1878:	687a      	ldr	r2, [r7, #4]
    187a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
    187e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1882:	429a      	cmp	r2, r3
    1884:	d10c      	bne.n	18a0 <USART_DeInit+0x58>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    1886:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    188a:	f04f 0101 	mov.w	r1, #1
    188e:	f7ff fb77 	bl	f80 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
    1892:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    1896:	f04f 0100 	mov.w	r1, #0
    189a:	f7ff fb71 	bl	f80 <RCC_APB1PeriphResetCmd>
    189e:	e03a      	b.n	1916 <USART_DeInit+0xce>
  }
  else if (USARTx == USART3)
    18a0:	687a      	ldr	r2, [r7, #4]
    18a2:	f44f 4390 	mov.w	r3, #18432	; 0x4800
    18a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    18aa:	429a      	cmp	r2, r3
    18ac:	d10c      	bne.n	18c8 <USART_DeInit+0x80>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    18ae:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    18b2:	f04f 0101 	mov.w	r1, #1
    18b6:	f7ff fb63 	bl	f80 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
    18ba:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    18be:	f04f 0100 	mov.w	r1, #0
    18c2:	f7ff fb5d 	bl	f80 <RCC_APB1PeriphResetCmd>
    18c6:	e026      	b.n	1916 <USART_DeInit+0xce>
  }
  else if (USARTx == UART4)
    18c8:	687a      	ldr	r2, [r7, #4]
    18ca:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
    18ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
    18d2:	429a      	cmp	r2, r3
    18d4:	d10c      	bne.n	18f0 <USART_DeInit+0xa8>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    18d6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    18da:	f04f 0101 	mov.w	r1, #1
    18de:	f7ff fb4f 	bl	f80 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
    18e2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    18e6:	f04f 0100 	mov.w	r1, #0
    18ea:	f7ff fb49 	bl	f80 <RCC_APB1PeriphResetCmd>
    18ee:	e012      	b.n	1916 <USART_DeInit+0xce>
  }
  else
  {
    if (USARTx == UART5)
    18f0:	687a      	ldr	r2, [r7, #4]
    18f2:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
    18f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    18fa:	429a      	cmp	r2, r3
    18fc:	d10b      	bne.n	1916 <USART_DeInit+0xce>
    {
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    18fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    1902:	f04f 0101 	mov.w	r1, #1
    1906:	f7ff fb3b 	bl	f80 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    190a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    190e:	f04f 0100 	mov.w	r1, #0
    1912:	f7ff fb35 	bl	f80 <RCC_APB1PeriphResetCmd>
    }
  }
}
    1916:	f107 0708 	add.w	r7, r7, #8
    191a:	46bd      	mov	sp, r7
    191c:	bd80      	pop	{r7, pc}
    191e:	bf00      	nop

00001920 <USART_Init>:
  *         that contains the configuration information for the specified USART
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    1920:	b580      	push	{r7, lr}
    1922:	b08c      	sub	sp, #48	; 0x30
    1924:	af00      	add	r7, sp, #0
    1926:	6078      	str	r0, [r7, #4]
    1928:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    192a:	f04f 0300 	mov.w	r3, #0
    192e:	62fb      	str	r3, [r7, #44]	; 0x2c
    1930:	f04f 0300 	mov.w	r3, #0
    1934:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
    1936:	f04f 0300 	mov.w	r3, #0
    193a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
    193c:	f04f 0300 	mov.w	r3, #0
    1940:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
    1942:	f04f 0300 	mov.w	r3, #0
    1946:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
    1948:	687b      	ldr	r3, [r7, #4]
    194a:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    194c:	687b      	ldr	r3, [r7, #4]
    194e:	8a1b      	ldrh	r3, [r3, #16]
    1950:	b29b      	uxth	r3, r3
    1952:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
    1954:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1956:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    195a:	4013      	ands	r3, r2
    195c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
    195e:	683b      	ldr	r3, [r7, #0]
    1960:	88db      	ldrh	r3, [r3, #6]
    1962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1964:	4313      	orrs	r3, r2
    1966:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    1968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    196a:	b29a      	uxth	r2, r3
    196c:	687b      	ldr	r3, [r7, #4]
    196e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	899b      	ldrh	r3, [r3, #12]
    1974:	b29b      	uxth	r3, r3
    1976:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
    1978:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    197a:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
    197e:	4013      	ands	r3, r2
    1980:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    1982:	683b      	ldr	r3, [r7, #0]
    1984:	889a      	ldrh	r2, [r3, #4]
    1986:	683b      	ldr	r3, [r7, #0]
    1988:	891b      	ldrh	r3, [r3, #8]
    198a:	4313      	orrs	r3, r2
    198c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
    198e:	683b      	ldr	r3, [r7, #0]
    1990:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    1992:	4313      	orrs	r3, r2
    1994:	b29b      	uxth	r3, r3
    1996:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1998:	4313      	orrs	r3, r2
    199a:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
    199c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    199e:	b29a      	uxth	r2, r3
    19a0:	687b      	ldr	r3, [r7, #4]
    19a2:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/
  tmpreg = USARTx->CR3;
    19a4:	687b      	ldr	r3, [r7, #4]
    19a6:	8a9b      	ldrh	r3, [r3, #20]
    19a8:	b29b      	uxth	r3, r3
    19aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
    19ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    19ae:	f64f 43ff 	movw	r3, #64767	; 0xfcff
    19b2:	4013      	ands	r3, r2
    19b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    19b6:	683b      	ldr	r3, [r7, #0]
    19b8:	899b      	ldrh	r3, [r3, #12]
    19ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    19bc:	4313      	orrs	r3, r2
    19be:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
    19c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    19c2:	b29a      	uxth	r2, r3
    19c4:	687b      	ldr	r3, [r7, #4]
    19c6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
    19c8:	f107 0308 	add.w	r3, r7, #8
    19cc:	4618      	mov	r0, r3
    19ce:	f7ff f945 	bl	c5c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
    19d2:	69fa      	ldr	r2, [r7, #28]
    19d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    19d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    19dc:	429a      	cmp	r2, r3
    19de:	d102      	bne.n	19e6 <USART_Init+0xc6>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    19e0:	697b      	ldr	r3, [r7, #20]
    19e2:	62bb      	str	r3, [r7, #40]	; 0x28
    19e4:	e001      	b.n	19ea <USART_Init+0xca>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    19e6:	693b      	ldr	r3, [r7, #16]
    19e8:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    19ea:	687b      	ldr	r3, [r7, #4]
    19ec:	899b      	ldrh	r3, [r3, #12]
    19ee:	b29b      	uxth	r3, r3
    19f0:	b29b      	uxth	r3, r3
    19f2:	b21b      	sxth	r3, r3
    19f4:	2b00      	cmp	r3, #0
    19f6:	da0f      	bge.n	1a18 <USART_Init+0xf8>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));
    19f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
    19fa:	4613      	mov	r3, r2
    19fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1a00:	189b      	adds	r3, r3, r2
    1a02:	ea4f 0283 	mov.w	r2, r3, lsl #2
    1a06:	189a      	adds	r2, r3, r2
    1a08:	683b      	ldr	r3, [r7, #0]
    1a0a:	681b      	ldr	r3, [r3, #0]
    1a0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1a10:	fbb2 f3f3 	udiv	r3, r2, r3
    1a14:	627b      	str	r3, [r7, #36]	; 0x24
    1a16:	e00e      	b.n	1a36 <USART_Init+0x116>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));
    1a18:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1a1a:	4613      	mov	r3, r2
    1a1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1a20:	189b      	adds	r3, r3, r2
    1a22:	ea4f 0283 	mov.w	r2, r3, lsl #2
    1a26:	189a      	adds	r2, r3, r2
    1a28:	683b      	ldr	r3, [r7, #0]
    1a2a:	681b      	ldr	r3, [r3, #0]
    1a2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1a30:	fbb2 f3f3 	udiv	r3, r2, r3
    1a34:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
    1a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1a38:	f248 531f 	movw	r3, #34079	; 0x851f
    1a3c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    1a40:	fba3 1302 	umull	r1, r3, r3, r2
    1a44:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1a48:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1a4c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
    1a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1a50:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1a54:	f04f 0264 	mov.w	r2, #100	; 0x64
    1a58:	fb02 f303 	mul.w	r3, r2, r3
    1a5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1a5e:	1ad3      	subs	r3, r2, r3
    1a60:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    1a62:	687b      	ldr	r3, [r7, #4]
    1a64:	899b      	ldrh	r3, [r3, #12]
    1a66:	b29b      	uxth	r3, r3
    1a68:	b29b      	uxth	r3, r3
    1a6a:	b21b      	sxth	r3, r3
    1a6c:	2b00      	cmp	r3, #0
    1a6e:	da12      	bge.n	1a96 <USART_Init+0x176>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
    1a70:	6a3b      	ldr	r3, [r7, #32]
    1a72:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1a76:	f103 0232 	add.w	r2, r3, #50	; 0x32
    1a7a:	f248 531f 	movw	r3, #34079	; 0x851f
    1a7e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    1a82:	fba3 1302 	umull	r1, r3, r3, r2
    1a86:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1a8a:	f003 0307 	and.w	r3, r3, #7
    1a8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1a90:	4313      	orrs	r3, r2
    1a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    1a94:	e011      	b.n	1aba <USART_Init+0x19a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
    1a96:	6a3b      	ldr	r3, [r7, #32]
    1a98:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1a9c:	f103 0232 	add.w	r2, r3, #50	; 0x32
    1aa0:	f248 531f 	movw	r3, #34079	; 0x851f
    1aa4:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    1aa8:	fba3 1302 	umull	r1, r3, r3, r2
    1aac:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1ab0:	f003 030f 	and.w	r3, r3, #15
    1ab4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1ab6:	4313      	orrs	r3, r2
    1ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
    1aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1abc:	b29a      	uxth	r2, r3
    1abe:	687b      	ldr	r3, [r7, #4]
    1ac0:	811a      	strh	r2, [r3, #8]
}
    1ac2:	f107 0730 	add.w	r7, r7, #48	; 0x30
    1ac6:	46bd      	mov	sp, r7
    1ac8:	bd80      	pop	{r7, pc}
    1aca:	bf00      	nop

00001acc <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
    1acc:	b480      	push	{r7}
    1ace:	b083      	sub	sp, #12
    1ad0:	af00      	add	r7, sp, #0
    1ad2:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
    1ad4:	687b      	ldr	r3, [r7, #4]
    1ad6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
    1ada:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
    1adc:	687b      	ldr	r3, [r7, #4]
    1ade:	f04f 0200 	mov.w	r2, #0
    1ae2:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
    1ae4:	687b      	ldr	r3, [r7, #4]
    1ae6:	f04f 0200 	mov.w	r2, #0
    1aea:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
    1aec:	687b      	ldr	r3, [r7, #4]
    1aee:	f04f 0200 	mov.w	r2, #0
    1af2:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    1af4:	687b      	ldr	r3, [r7, #4]
    1af6:	f04f 020c 	mov.w	r2, #12
    1afa:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    1afc:	687b      	ldr	r3, [r7, #4]
    1afe:	f04f 0200 	mov.w	r2, #0
    1b02:	819a      	strh	r2, [r3, #12]
}
    1b04:	f107 070c 	add.w	r7, r7, #12
    1b08:	46bd      	mov	sp, r7
    1b0a:	bc80      	pop	{r7}
    1b0c:	4770      	bx	lr
    1b0e:	bf00      	nop

00001b10 <USART_ClockInit>:
  *         USART peripheral.
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    1b10:	b480      	push	{r7}
    1b12:	b085      	sub	sp, #20
    1b14:	af00      	add	r7, sp, #0
    1b16:	6078      	str	r0, [r7, #4]
    1b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
    1b1a:	f04f 0300 	mov.w	r3, #0
    1b1e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    1b20:	687b      	ldr	r3, [r7, #4]
    1b22:	8a1b      	ldrh	r3, [r3, #16]
    1b24:	b29b      	uxth	r3, r3
    1b26:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
    1b28:	68fa      	ldr	r2, [r7, #12]
    1b2a:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
    1b2e:	4013      	ands	r3, r2
    1b30:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL |
    1b32:	683b      	ldr	r3, [r7, #0]
    1b34:	881a      	ldrh	r2, [r3, #0]
    1b36:	683b      	ldr	r3, [r7, #0]
    1b38:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
    1b3a:	4313      	orrs	r3, r2
    1b3c:	b29a      	uxth	r2, r3
    1b3e:	683b      	ldr	r3, [r7, #0]
    1b40:	889b      	ldrh	r3, [r3, #4]
    1b42:	4313      	orrs	r3, r2
    1b44:	b29a      	uxth	r2, r3
    1b46:	683b      	ldr	r3, [r7, #0]
    1b48:	88db      	ldrh	r3, [r3, #6]
    1b4a:	4313      	orrs	r3, r2
    1b4c:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL |
    1b4e:	68fa      	ldr	r2, [r7, #12]
    1b50:	4313      	orrs	r3, r2
    1b52:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    1b54:	68fb      	ldr	r3, [r7, #12]
    1b56:	b29a      	uxth	r2, r3
    1b58:	687b      	ldr	r3, [r7, #4]
    1b5a:	821a      	strh	r2, [r3, #16]
}
    1b5c:	f107 0714 	add.w	r7, r7, #20
    1b60:	46bd      	mov	sp, r7
    1b62:	bc80      	pop	{r7}
    1b64:	4770      	bx	lr
    1b66:	bf00      	nop

00001b68 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    1b68:	b480      	push	{r7}
    1b6a:	b083      	sub	sp, #12
    1b6c:	af00      	add	r7, sp, #0
    1b6e:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
    1b70:	687b      	ldr	r3, [r7, #4]
    1b72:	f04f 0200 	mov.w	r2, #0
    1b76:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
    1b78:	687b      	ldr	r3, [r7, #4]
    1b7a:	f04f 0200 	mov.w	r2, #0
    1b7e:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
    1b80:	687b      	ldr	r3, [r7, #4]
    1b82:	f04f 0200 	mov.w	r2, #0
    1b86:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
    1b88:	687b      	ldr	r3, [r7, #4]
    1b8a:	f04f 0200 	mov.w	r2, #0
    1b8e:	80da      	strh	r2, [r3, #6]
}
    1b90:	f107 070c 	add.w	r7, r7, #12
    1b94:	46bd      	mov	sp, r7
    1b96:	bc80      	pop	{r7}
    1b98:	4770      	bx	lr
    1b9a:	bf00      	nop

00001b9c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1b9c:	b480      	push	{r7}
    1b9e:	b083      	sub	sp, #12
    1ba0:	af00      	add	r7, sp, #0
    1ba2:	6078      	str	r0, [r7, #4]
    1ba4:	460b      	mov	r3, r1
    1ba6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    1ba8:	78fb      	ldrb	r3, [r7, #3]
    1baa:	2b00      	cmp	r3, #0
    1bac:	d008      	beq.n	1bc0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
    1bae:	687b      	ldr	r3, [r7, #4]
    1bb0:	899b      	ldrh	r3, [r3, #12]
    1bb2:	b29b      	uxth	r3, r3
    1bb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1bb8:	b29a      	uxth	r2, r3
    1bba:	687b      	ldr	r3, [r7, #4]
    1bbc:	819a      	strh	r2, [r3, #12]
    1bbe:	e007      	b.n	1bd0 <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
    1bc0:	687b      	ldr	r3, [r7, #4]
    1bc2:	899b      	ldrh	r3, [r3, #12]
    1bc4:	b29b      	uxth	r3, r3
    1bc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1bca:	b29a      	uxth	r2, r3
    1bcc:	687b      	ldr	r3, [r7, #4]
    1bce:	819a      	strh	r2, [r3, #12]
  }
}
    1bd0:	f107 070c 	add.w	r7, r7, #12
    1bd4:	46bd      	mov	sp, r7
    1bd6:	bc80      	pop	{r7}
    1bd8:	4770      	bx	lr
    1bda:	bf00      	nop

00001bdc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
    1bdc:	b480      	push	{r7}
    1bde:	b087      	sub	sp, #28
    1be0:	af00      	add	r7, sp, #0
    1be2:	6078      	str	r0, [r7, #4]
    1be4:	4613      	mov	r3, r2
    1be6:	460a      	mov	r2, r1
    1be8:	807a      	strh	r2, [r7, #2]
    1bea:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
    1bec:	f04f 0300 	mov.w	r3, #0
    1bf0:	613b      	str	r3, [r7, #16]
    1bf2:	f04f 0300 	mov.w	r3, #0
    1bf6:	60fb      	str	r3, [r7, #12]
    1bf8:	f04f 0300 	mov.w	r3, #0
    1bfc:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
    1bfe:	f04f 0300 	mov.w	r3, #0
    1c02:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
    1c04:	687b      	ldr	r3, [r7, #4]
    1c06:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    1c08:	887b      	ldrh	r3, [r7, #2]
    1c0a:	b2db      	uxtb	r3, r3
    1c0c:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1c10:	b2db      	uxtb	r3, r3
    1c12:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
    1c14:	887b      	ldrh	r3, [r7, #2]
    1c16:	f003 031f 	and.w	r3, r3, #31
    1c1a:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
    1c1c:	68fb      	ldr	r3, [r7, #12]
    1c1e:	f04f 0201 	mov.w	r2, #1
    1c22:	fa02 f303 	lsl.w	r3, r2, r3
    1c26:	60bb      	str	r3, [r7, #8]

  if (usartreg == 0x01) /* The IT is in CR1 register */
    1c28:	693b      	ldr	r3, [r7, #16]
    1c2a:	2b01      	cmp	r3, #1
    1c2c:	d104      	bne.n	1c38 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x0C;
    1c2e:	697b      	ldr	r3, [r7, #20]
    1c30:	f103 030c 	add.w	r3, r3, #12
    1c34:	617b      	str	r3, [r7, #20]
    1c36:	e00b      	b.n	1c50 <USART_ITConfig+0x74>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
    1c38:	693b      	ldr	r3, [r7, #16]
    1c3a:	2b02      	cmp	r3, #2
    1c3c:	d104      	bne.n	1c48 <USART_ITConfig+0x6c>
  {
    usartxbase += 0x10;
    1c3e:	697b      	ldr	r3, [r7, #20]
    1c40:	f103 0310 	add.w	r3, r3, #16
    1c44:	617b      	str	r3, [r7, #20]
    1c46:	e003      	b.n	1c50 <USART_ITConfig+0x74>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14;
    1c48:	697b      	ldr	r3, [r7, #20]
    1c4a:	f103 0314 	add.w	r3, r3, #20
    1c4e:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
    1c50:	787b      	ldrb	r3, [r7, #1]
    1c52:	2b00      	cmp	r3, #0
    1c54:	d006      	beq.n	1c64 <USART_ITConfig+0x88>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
    1c56:	697b      	ldr	r3, [r7, #20]
    1c58:	697a      	ldr	r2, [r7, #20]
    1c5a:	6811      	ldr	r1, [r2, #0]
    1c5c:	68ba      	ldr	r2, [r7, #8]
    1c5e:	430a      	orrs	r2, r1
    1c60:	601a      	str	r2, [r3, #0]
    1c62:	e007      	b.n	1c74 <USART_ITConfig+0x98>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
    1c64:	697b      	ldr	r3, [r7, #20]
    1c66:	697a      	ldr	r2, [r7, #20]
    1c68:	6811      	ldr	r1, [r2, #0]
    1c6a:	68ba      	ldr	r2, [r7, #8]
    1c6c:	ea6f 0202 	mvn.w	r2, r2
    1c70:	400a      	ands	r2, r1
    1c72:	601a      	str	r2, [r3, #0]
  }
}
    1c74:	f107 071c 	add.w	r7, r7, #28
    1c78:	46bd      	mov	sp, r7
    1c7a:	bc80      	pop	{r7}
    1c7c:	4770      	bx	lr
    1c7e:	bf00      	nop

00001c80 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
    1c80:	b480      	push	{r7}
    1c82:	b083      	sub	sp, #12
    1c84:	af00      	add	r7, sp, #0
    1c86:	6078      	str	r0, [r7, #4]
    1c88:	4613      	mov	r3, r2
    1c8a:	460a      	mov	r2, r1
    1c8c:	807a      	strh	r2, [r7, #2]
    1c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1c90:	787b      	ldrb	r3, [r7, #1]
    1c92:	2b00      	cmp	r3, #0
    1c94:	d008      	beq.n	1ca8 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
    1c96:	687b      	ldr	r3, [r7, #4]
    1c98:	8a9b      	ldrh	r3, [r3, #20]
    1c9a:	b29a      	uxth	r2, r3
    1c9c:	887b      	ldrh	r3, [r7, #2]
    1c9e:	4313      	orrs	r3, r2
    1ca0:	b29a      	uxth	r2, r3
    1ca2:	687b      	ldr	r3, [r7, #4]
    1ca4:	829a      	strh	r2, [r3, #20]
    1ca6:	e00a      	b.n	1cbe <USART_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
    1ca8:	687b      	ldr	r3, [r7, #4]
    1caa:	8a9b      	ldrh	r3, [r3, #20]
    1cac:	b29a      	uxth	r2, r3
    1cae:	887b      	ldrh	r3, [r7, #2]
    1cb0:	ea6f 0303 	mvn.w	r3, r3
    1cb4:	b29b      	uxth	r3, r3
    1cb6:	4013      	ands	r3, r2
    1cb8:	b29a      	uxth	r2, r3
    1cba:	687b      	ldr	r3, [r7, #4]
    1cbc:	829a      	strh	r2, [r3, #20]
  }
}
    1cbe:	f107 070c 	add.w	r7, r7, #12
    1cc2:	46bd      	mov	sp, r7
    1cc4:	bc80      	pop	{r7}
    1cc6:	4770      	bx	lr

00001cc8 <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
    1cc8:	b480      	push	{r7}
    1cca:	b083      	sub	sp, #12
    1ccc:	af00      	add	r7, sp, #0
    1cce:	6078      	str	r0, [r7, #4]
    1cd0:	460b      	mov	r3, r1
    1cd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address));

  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
    1cd4:	687b      	ldr	r3, [r7, #4]
    1cd6:	8a1b      	ldrh	r3, [r3, #16]
    1cd8:	b29b      	uxth	r3, r3
    1cda:	f023 030f 	bic.w	r3, r3, #15
    1cde:	b29a      	uxth	r2, r3
    1ce0:	687b      	ldr	r3, [r7, #4]
    1ce2:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
    1ce4:	687b      	ldr	r3, [r7, #4]
    1ce6:	8a1b      	ldrh	r3, [r3, #16]
    1ce8:	b29a      	uxth	r2, r3
    1cea:	78fb      	ldrb	r3, [r7, #3]
    1cec:	b29b      	uxth	r3, r3
    1cee:	4313      	orrs	r3, r2
    1cf0:	b29a      	uxth	r2, r3
    1cf2:	687b      	ldr	r3, [r7, #4]
    1cf4:	821a      	strh	r2, [r3, #16]
}
    1cf6:	f107 070c 	add.w	r7, r7, #12
    1cfa:	46bd      	mov	sp, r7
    1cfc:	bc80      	pop	{r7}
    1cfe:	4770      	bx	lr

00001d00 <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
    1d00:	b480      	push	{r7}
    1d02:	b083      	sub	sp, #12
    1d04:	af00      	add	r7, sp, #0
    1d06:	6078      	str	r0, [r7, #4]
    1d08:	460b      	mov	r3, r1
    1d0a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));

  USARTx->CR1 &= CR1_WAKE_Mask;
    1d0c:	687b      	ldr	r3, [r7, #4]
    1d0e:	899b      	ldrh	r3, [r3, #12]
    1d10:	b29b      	uxth	r3, r3
    1d12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    1d16:	b29a      	uxth	r2, r3
    1d18:	687b      	ldr	r3, [r7, #4]
    1d1a:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
    1d1c:	687b      	ldr	r3, [r7, #4]
    1d1e:	899b      	ldrh	r3, [r3, #12]
    1d20:	b29a      	uxth	r2, r3
    1d22:	887b      	ldrh	r3, [r7, #2]
    1d24:	4313      	orrs	r3, r2
    1d26:	b29a      	uxth	r2, r3
    1d28:	687b      	ldr	r3, [r7, #4]
    1d2a:	819a      	strh	r2, [r3, #12]
}
    1d2c:	f107 070c 	add.w	r7, r7, #12
    1d30:	46bd      	mov	sp, r7
    1d32:	bc80      	pop	{r7}
    1d34:	4770      	bx	lr
    1d36:	bf00      	nop

00001d38 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1d38:	b480      	push	{r7}
    1d3a:	b083      	sub	sp, #12
    1d3c:	af00      	add	r7, sp, #0
    1d3e:	6078      	str	r0, [r7, #4]
    1d40:	460b      	mov	r3, r1
    1d42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    1d44:	78fb      	ldrb	r3, [r7, #3]
    1d46:	2b00      	cmp	r3, #0
    1d48:	d008      	beq.n	1d5c <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
    1d4a:	687b      	ldr	r3, [r7, #4]
    1d4c:	899b      	ldrh	r3, [r3, #12]
    1d4e:	b29b      	uxth	r3, r3
    1d50:	f043 0302 	orr.w	r3, r3, #2
    1d54:	b29a      	uxth	r2, r3
    1d56:	687b      	ldr	r3, [r7, #4]
    1d58:	819a      	strh	r2, [r3, #12]
    1d5a:	e007      	b.n	1d6c <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
    1d5c:	687b      	ldr	r3, [r7, #4]
    1d5e:	899b      	ldrh	r3, [r3, #12]
    1d60:	b29b      	uxth	r3, r3
    1d62:	f023 0302 	bic.w	r3, r3, #2
    1d66:	b29a      	uxth	r2, r3
    1d68:	687b      	ldr	r3, [r7, #4]
    1d6a:	819a      	strh	r2, [r3, #12]
  }
}
    1d6c:	f107 070c 	add.w	r7, r7, #12
    1d70:	46bd      	mov	sp, r7
    1d72:	bc80      	pop	{r7}
    1d74:	4770      	bx	lr
    1d76:	bf00      	nop

00001d78 <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
    1d78:	b480      	push	{r7}
    1d7a:	b083      	sub	sp, #12
    1d7c:	af00      	add	r7, sp, #0
    1d7e:	6078      	str	r0, [r7, #4]
    1d80:	460b      	mov	r3, r1
    1d82:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));

  USARTx->CR2 &= CR2_LBDL_Mask;
    1d84:	687b      	ldr	r3, [r7, #4]
    1d86:	8a1b      	ldrh	r3, [r3, #16]
    1d88:	b29b      	uxth	r3, r3
    1d8a:	f023 0320 	bic.w	r3, r3, #32
    1d8e:	b29a      	uxth	r2, r3
    1d90:	687b      	ldr	r3, [r7, #4]
    1d92:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;
    1d94:	687b      	ldr	r3, [r7, #4]
    1d96:	8a1b      	ldrh	r3, [r3, #16]
    1d98:	b29a      	uxth	r2, r3
    1d9a:	887b      	ldrh	r3, [r7, #2]
    1d9c:	4313      	orrs	r3, r2
    1d9e:	b29a      	uxth	r2, r3
    1da0:	687b      	ldr	r3, [r7, #4]
    1da2:	821a      	strh	r2, [r3, #16]
}
    1da4:	f107 070c 	add.w	r7, r7, #12
    1da8:	46bd      	mov	sp, r7
    1daa:	bc80      	pop	{r7}
    1dac:	4770      	bx	lr
    1dae:	bf00      	nop

00001db0 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1db0:	b480      	push	{r7}
    1db2:	b083      	sub	sp, #12
    1db4:	af00      	add	r7, sp, #0
    1db6:	6078      	str	r0, [r7, #4]
    1db8:	460b      	mov	r3, r1
    1dba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    1dbc:	78fb      	ldrb	r3, [r7, #3]
    1dbe:	2b00      	cmp	r3, #0
    1dc0:	d008      	beq.n	1dd4 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
    1dc2:	687b      	ldr	r3, [r7, #4]
    1dc4:	8a1b      	ldrh	r3, [r3, #16]
    1dc6:	b29b      	uxth	r3, r3
    1dc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1dcc:	b29a      	uxth	r2, r3
    1dce:	687b      	ldr	r3, [r7, #4]
    1dd0:	821a      	strh	r2, [r3, #16]
    1dd2:	e007      	b.n	1de4 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
    1dd4:	687b      	ldr	r3, [r7, #4]
    1dd6:	8a1b      	ldrh	r3, [r3, #16]
    1dd8:	b29b      	uxth	r3, r3
    1dda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    1dde:	b29a      	uxth	r2, r3
    1de0:	687b      	ldr	r3, [r7, #4]
    1de2:	821a      	strh	r2, [r3, #16]
  }
}
    1de4:	f107 070c 	add.w	r7, r7, #12
    1de8:	46bd      	mov	sp, r7
    1dea:	bc80      	pop	{r7}
    1dec:	4770      	bx	lr
    1dee:	bf00      	nop

00001df0 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    1df0:	b480      	push	{r7}
    1df2:	b083      	sub	sp, #12
    1df4:	af00      	add	r7, sp, #0
    1df6:	6078      	str	r0, [r7, #4]
    1df8:	460b      	mov	r3, r1
    1dfa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data));

  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
    1dfc:	887b      	ldrh	r3, [r7, #2]
    1dfe:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    1e02:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    1e06:	b29a      	uxth	r2, r3
    1e08:	687b      	ldr	r3, [r7, #4]
    1e0a:	809a      	strh	r2, [r3, #4]
}
    1e0c:	f107 070c 	add.w	r7, r7, #12
    1e10:	46bd      	mov	sp, r7
    1e12:	bc80      	pop	{r7}
    1e14:	4770      	bx	lr
    1e16:	bf00      	nop

00001e18 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
    1e18:	b480      	push	{r7}
    1e1a:	b083      	sub	sp, #12
    1e1c:	af00      	add	r7, sp, #0
    1e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
    1e20:	687b      	ldr	r3, [r7, #4]
    1e22:	889b      	ldrh	r3, [r3, #4]
    1e24:	b29b      	uxth	r3, r3
    1e26:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    1e2a:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    1e2e:	b29b      	uxth	r3, r3
}
    1e30:	4618      	mov	r0, r3
    1e32:	f107 070c 	add.w	r7, r7, #12
    1e36:	46bd      	mov	sp, r7
    1e38:	bc80      	pop	{r7}
    1e3a:	4770      	bx	lr

00001e3c <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
    1e3c:	b480      	push	{r7}
    1e3e:	b083      	sub	sp, #12
    1e40:	af00      	add	r7, sp, #0
    1e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
    1e44:	687b      	ldr	r3, [r7, #4]
    1e46:	899b      	ldrh	r3, [r3, #12]
    1e48:	b29b      	uxth	r3, r3
    1e4a:	f043 0301 	orr.w	r3, r3, #1
    1e4e:	b29a      	uxth	r2, r3
    1e50:	687b      	ldr	r3, [r7, #4]
    1e52:	819a      	strh	r2, [r3, #12]
}
    1e54:	f107 070c 	add.w	r7, r7, #12
    1e58:	46bd      	mov	sp, r7
    1e5a:	bc80      	pop	{r7}
    1e5c:	4770      	bx	lr
    1e5e:	bf00      	nop

00001e60 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{
    1e60:	b480      	push	{r7}
    1e62:	b083      	sub	sp, #12
    1e64:	af00      	add	r7, sp, #0
    1e66:	6078      	str	r0, [r7, #4]
    1e68:	460b      	mov	r3, r1
    1e6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));

  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
    1e6c:	687b      	ldr	r3, [r7, #4]
    1e6e:	8b1b      	ldrh	r3, [r3, #24]
    1e70:	b29b      	uxth	r3, r3
    1e72:	b2db      	uxtb	r3, r3
    1e74:	b29a      	uxth	r2, r3
    1e76:	687b      	ldr	r3, [r7, #4]
    1e78:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
    1e7a:	687b      	ldr	r3, [r7, #4]
    1e7c:	8b1b      	ldrh	r3, [r3, #24]
    1e7e:	b29a      	uxth	r2, r3
    1e80:	78fb      	ldrb	r3, [r7, #3]
    1e82:	b29b      	uxth	r3, r3
    1e84:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1e88:	b29b      	uxth	r3, r3
    1e8a:	4313      	orrs	r3, r2
    1e8c:	b29a      	uxth	r2, r3
    1e8e:	687b      	ldr	r3, [r7, #4]
    1e90:	831a      	strh	r2, [r3, #24]
}
    1e92:	f107 070c 	add.w	r7, r7, #12
    1e96:	46bd      	mov	sp, r7
    1e98:	bc80      	pop	{r7}
    1e9a:	4770      	bx	lr

00001e9c <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{
    1e9c:	b480      	push	{r7}
    1e9e:	b083      	sub	sp, #12
    1ea0:	af00      	add	r7, sp, #0
    1ea2:	6078      	str	r0, [r7, #4]
    1ea4:	460b      	mov	r3, r1
    1ea6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
    1ea8:	687b      	ldr	r3, [r7, #4]
    1eaa:	8b1b      	ldrh	r3, [r3, #24]
    1eac:	b29b      	uxth	r3, r3
    1eae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    1eb2:	b29a      	uxth	r2, r3
    1eb4:	687b      	ldr	r3, [r7, #4]
    1eb6:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
    1eb8:	687b      	ldr	r3, [r7, #4]
    1eba:	8b1b      	ldrh	r3, [r3, #24]
    1ebc:	b29a      	uxth	r2, r3
    1ebe:	78fb      	ldrb	r3, [r7, #3]
    1ec0:	b29b      	uxth	r3, r3
    1ec2:	4313      	orrs	r3, r2
    1ec4:	b29a      	uxth	r2, r3
    1ec6:	687b      	ldr	r3, [r7, #4]
    1ec8:	831a      	strh	r2, [r3, #24]
}
    1eca:	f107 070c 	add.w	r7, r7, #12
    1ece:	46bd      	mov	sp, r7
    1ed0:	bc80      	pop	{r7}
    1ed2:	4770      	bx	lr

00001ed4 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1ed4:	b480      	push	{r7}
    1ed6:	b083      	sub	sp, #12
    1ed8:	af00      	add	r7, sp, #0
    1eda:	6078      	str	r0, [r7, #4]
    1edc:	460b      	mov	r3, r1
    1ede:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1ee0:	78fb      	ldrb	r3, [r7, #3]
    1ee2:	2b00      	cmp	r3, #0
    1ee4:	d008      	beq.n	1ef8 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
    1ee6:	687b      	ldr	r3, [r7, #4]
    1ee8:	8a9b      	ldrh	r3, [r3, #20]
    1eea:	b29b      	uxth	r3, r3
    1eec:	f043 0320 	orr.w	r3, r3, #32
    1ef0:	b29a      	uxth	r2, r3
    1ef2:	687b      	ldr	r3, [r7, #4]
    1ef4:	829a      	strh	r2, [r3, #20]
    1ef6:	e007      	b.n	1f08 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
    1ef8:	687b      	ldr	r3, [r7, #4]
    1efa:	8a9b      	ldrh	r3, [r3, #20]
    1efc:	b29b      	uxth	r3, r3
    1efe:	f023 0320 	bic.w	r3, r3, #32
    1f02:	b29a      	uxth	r2, r3
    1f04:	687b      	ldr	r3, [r7, #4]
    1f06:	829a      	strh	r2, [r3, #20]
  }
}
    1f08:	f107 070c 	add.w	r7, r7, #12
    1f0c:	46bd      	mov	sp, r7
    1f0e:	bc80      	pop	{r7}
    1f10:	4770      	bx	lr
    1f12:	bf00      	nop

00001f14 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1f14:	b480      	push	{r7}
    1f16:	b083      	sub	sp, #12
    1f18:	af00      	add	r7, sp, #0
    1f1a:	6078      	str	r0, [r7, #4]
    1f1c:	460b      	mov	r3, r1
    1f1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1f20:	78fb      	ldrb	r3, [r7, #3]
    1f22:	2b00      	cmp	r3, #0
    1f24:	d008      	beq.n	1f38 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
    1f26:	687b      	ldr	r3, [r7, #4]
    1f28:	8a9b      	ldrh	r3, [r3, #20]
    1f2a:	b29b      	uxth	r3, r3
    1f2c:	f043 0310 	orr.w	r3, r3, #16
    1f30:	b29a      	uxth	r2, r3
    1f32:	687b      	ldr	r3, [r7, #4]
    1f34:	829a      	strh	r2, [r3, #20]
    1f36:	e007      	b.n	1f48 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
    1f38:	687b      	ldr	r3, [r7, #4]
    1f3a:	8a9b      	ldrh	r3, [r3, #20]
    1f3c:	b29b      	uxth	r3, r3
    1f3e:	f023 0310 	bic.w	r3, r3, #16
    1f42:	b29a      	uxth	r2, r3
    1f44:	687b      	ldr	r3, [r7, #4]
    1f46:	829a      	strh	r2, [r3, #20]
  }
}
    1f48:	f107 070c 	add.w	r7, r7, #12
    1f4c:	46bd      	mov	sp, r7
    1f4e:	bc80      	pop	{r7}
    1f50:	4770      	bx	lr
    1f52:	bf00      	nop

00001f54 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1f54:	b480      	push	{r7}
    1f56:	b083      	sub	sp, #12
    1f58:	af00      	add	r7, sp, #0
    1f5a:	6078      	str	r0, [r7, #4]
    1f5c:	460b      	mov	r3, r1
    1f5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    1f60:	78fb      	ldrb	r3, [r7, #3]
    1f62:	2b00      	cmp	r3, #0
    1f64:	d008      	beq.n	1f78 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
    1f66:	687b      	ldr	r3, [r7, #4]
    1f68:	8a9b      	ldrh	r3, [r3, #20]
    1f6a:	b29b      	uxth	r3, r3
    1f6c:	f043 0308 	orr.w	r3, r3, #8
    1f70:	b29a      	uxth	r2, r3
    1f72:	687b      	ldr	r3, [r7, #4]
    1f74:	829a      	strh	r2, [r3, #20]
    1f76:	e007      	b.n	1f88 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
    1f78:	687b      	ldr	r3, [r7, #4]
    1f7a:	8a9b      	ldrh	r3, [r3, #20]
    1f7c:	b29b      	uxth	r3, r3
    1f7e:	f023 0308 	bic.w	r3, r3, #8
    1f82:	b29a      	uxth	r2, r3
    1f84:	687b      	ldr	r3, [r7, #4]
    1f86:	829a      	strh	r2, [r3, #20]
  }
}
    1f88:	f107 070c 	add.w	r7, r7, #12
    1f8c:	46bd      	mov	sp, r7
    1f8e:	bc80      	pop	{r7}
    1f90:	4770      	bx	lr
    1f92:	bf00      	nop

00001f94 <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1f94:	b480      	push	{r7}
    1f96:	b083      	sub	sp, #12
    1f98:	af00      	add	r7, sp, #0
    1f9a:	6078      	str	r0, [r7, #4]
    1f9c:	460b      	mov	r3, r1
    1f9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    1fa0:	78fb      	ldrb	r3, [r7, #3]
    1fa2:	2b00      	cmp	r3, #0
    1fa4:	d00a      	beq.n	1fbc <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
    1fa6:	687b      	ldr	r3, [r7, #4]
    1fa8:	899b      	ldrh	r3, [r3, #12]
    1faa:	b29b      	uxth	r3, r3
    1fac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    1fb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    1fb4:	b29a      	uxth	r2, r3
    1fb6:	687b      	ldr	r3, [r7, #4]
    1fb8:	819a      	strh	r2, [r3, #12]
    1fba:	e009      	b.n	1fd0 <USART_OverSampling8Cmd+0x3c>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
    1fbc:	687b      	ldr	r3, [r7, #4]
    1fbe:	899b      	ldrh	r3, [r3, #12]
    1fc0:	b29b      	uxth	r3, r3
    1fc2:	ea4f 4343 	mov.w	r3, r3, lsl #17
    1fc6:	ea4f 4353 	mov.w	r3, r3, lsr #17
    1fca:	b29a      	uxth	r2, r3
    1fcc:	687b      	ldr	r3, [r7, #4]
    1fce:	819a      	strh	r2, [r3, #12]
  }
}
    1fd0:	f107 070c 	add.w	r7, r7, #12
    1fd4:	46bd      	mov	sp, r7
    1fd6:	bc80      	pop	{r7}
    1fd8:	4770      	bx	lr
    1fda:	bf00      	nop

00001fdc <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    1fdc:	b480      	push	{r7}
    1fde:	b083      	sub	sp, #12
    1fe0:	af00      	add	r7, sp, #0
    1fe2:	6078      	str	r0, [r7, #4]
    1fe4:	460b      	mov	r3, r1
    1fe6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    1fe8:	78fb      	ldrb	r3, [r7, #3]
    1fea:	2b00      	cmp	r3, #0
    1fec:	d008      	beq.n	2000 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
    1fee:	687b      	ldr	r3, [r7, #4]
    1ff0:	8a9b      	ldrh	r3, [r3, #20]
    1ff2:	b29b      	uxth	r3, r3
    1ff4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    1ff8:	b29a      	uxth	r2, r3
    1ffa:	687b      	ldr	r3, [r7, #4]
    1ffc:	829a      	strh	r2, [r3, #20]
    1ffe:	e007      	b.n	2010 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
    2000:	687b      	ldr	r3, [r7, #4]
    2002:	8a9b      	ldrh	r3, [r3, #20]
    2004:	b29b      	uxth	r3, r3
    2006:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    200a:	b29a      	uxth	r2, r3
    200c:	687b      	ldr	r3, [r7, #4]
    200e:	829a      	strh	r2, [r3, #20]
  }
}
    2010:	f107 070c 	add.w	r7, r7, #12
    2014:	46bd      	mov	sp, r7
    2016:	bc80      	pop	{r7}
    2018:	4770      	bx	lr
    201a:	bf00      	nop

0000201c <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
    201c:	b480      	push	{r7}
    201e:	b083      	sub	sp, #12
    2020:	af00      	add	r7, sp, #0
    2022:	6078      	str	r0, [r7, #4]
    2024:	460b      	mov	r3, r1
    2026:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));

  USARTx->CR3 &= CR3_IRLP_Mask;
    2028:	687b      	ldr	r3, [r7, #4]
    202a:	8a9b      	ldrh	r3, [r3, #20]
    202c:	b29b      	uxth	r3, r3
    202e:	f023 0304 	bic.w	r3, r3, #4
    2032:	b29a      	uxth	r2, r3
    2034:	687b      	ldr	r3, [r7, #4]
    2036:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
    2038:	687b      	ldr	r3, [r7, #4]
    203a:	8a9b      	ldrh	r3, [r3, #20]
    203c:	b29a      	uxth	r2, r3
    203e:	887b      	ldrh	r3, [r7, #2]
    2040:	4313      	orrs	r3, r2
    2042:	b29a      	uxth	r2, r3
    2044:	687b      	ldr	r3, [r7, #4]
    2046:	829a      	strh	r2, [r3, #20]
}
    2048:	f107 070c 	add.w	r7, r7, #12
    204c:	46bd      	mov	sp, r7
    204e:	bc80      	pop	{r7}
    2050:	4770      	bx	lr
    2052:	bf00      	nop

00002054 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2054:	b480      	push	{r7}
    2056:	b083      	sub	sp, #12
    2058:	af00      	add	r7, sp, #0
    205a:	6078      	str	r0, [r7, #4]
    205c:	460b      	mov	r3, r1
    205e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    2060:	78fb      	ldrb	r3, [r7, #3]
    2062:	2b00      	cmp	r3, #0
    2064:	d008      	beq.n	2078 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
    2066:	687b      	ldr	r3, [r7, #4]
    2068:	8a9b      	ldrh	r3, [r3, #20]
    206a:	b29b      	uxth	r3, r3
    206c:	f043 0302 	orr.w	r3, r3, #2
    2070:	b29a      	uxth	r2, r3
    2072:	687b      	ldr	r3, [r7, #4]
    2074:	829a      	strh	r2, [r3, #20]
    2076:	e007      	b.n	2088 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
    2078:	687b      	ldr	r3, [r7, #4]
    207a:	8a9b      	ldrh	r3, [r3, #20]
    207c:	b29b      	uxth	r3, r3
    207e:	f023 0302 	bic.w	r3, r3, #2
    2082:	b29a      	uxth	r2, r3
    2084:	687b      	ldr	r3, [r7, #4]
    2086:	829a      	strh	r2, [r3, #20]
  }
}
    2088:	f107 070c 	add.w	r7, r7, #12
    208c:	46bd      	mov	sp, r7
    208e:	bc80      	pop	{r7}
    2090:	4770      	bx	lr
    2092:	bf00      	nop

00002094 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    2094:	b480      	push	{r7}
    2096:	b085      	sub	sp, #20
    2098:	af00      	add	r7, sp, #0
    209a:	6078      	str	r0, [r7, #4]
    209c:	460b      	mov	r3, r1
    209e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
    20a0:	f04f 0300 	mov.w	r3, #0
    20a4:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
    20a6:	687b      	ldr	r3, [r7, #4]
    20a8:	881b      	ldrh	r3, [r3, #0]
    20aa:	b29a      	uxth	r2, r3
    20ac:	887b      	ldrh	r3, [r7, #2]
    20ae:	4013      	ands	r3, r2
    20b0:	b29b      	uxth	r3, r3
    20b2:	2b00      	cmp	r3, #0
    20b4:	d003      	beq.n	20be <USART_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
    20b6:	f04f 0301 	mov.w	r3, #1
    20ba:	73fb      	strb	r3, [r7, #15]
    20bc:	e002      	b.n	20c4 <USART_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
    20be:	f04f 0300 	mov.w	r3, #0
    20c2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    20c4:	7bfb      	ldrb	r3, [r7, #15]
}
    20c6:	4618      	mov	r0, r3
    20c8:	f107 0714 	add.w	r7, r7, #20
    20cc:	46bd      	mov	sp, r7
    20ce:	bc80      	pop	{r7}
    20d0:	4770      	bx	lr
    20d2:	bf00      	nop

000020d4 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    20d4:	b480      	push	{r7}
    20d6:	b083      	sub	sp, #12
    20d8:	af00      	add	r7, sp, #0
    20da:	6078      	str	r0, [r7, #4]
    20dc:	460b      	mov	r3, r1
    20de:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  USARTx->SR = (uint16_t)~USART_FLAG;
    20e0:	887b      	ldrh	r3, [r7, #2]
    20e2:	ea6f 0303 	mvn.w	r3, r3
    20e6:	b29a      	uxth	r2, r3
    20e8:	687b      	ldr	r3, [r7, #4]
    20ea:	801a      	strh	r2, [r3, #0]
}
    20ec:	f107 070c 	add.w	r7, r7, #12
    20f0:	46bd      	mov	sp, r7
    20f2:	bc80      	pop	{r7}
    20f4:	4770      	bx	lr
    20f6:	bf00      	nop

000020f8 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    20f8:	b480      	push	{r7}
    20fa:	b087      	sub	sp, #28
    20fc:	af00      	add	r7, sp, #0
    20fe:	6078      	str	r0, [r7, #4]
    2100:	460b      	mov	r3, r1
    2102:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    2104:	f04f 0300 	mov.w	r3, #0
    2108:	60fb      	str	r3, [r7, #12]
    210a:	f04f 0300 	mov.w	r3, #0
    210e:	617b      	str	r3, [r7, #20]
    2110:	f04f 0300 	mov.w	r3, #0
    2114:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
    2116:	f04f 0300 	mov.w	r3, #0
    211a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    211c:	887b      	ldrh	r3, [r7, #2]
    211e:	b2db      	uxtb	r3, r3
    2120:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2124:	b2db      	uxtb	r3, r3
    2126:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
    2128:	887b      	ldrh	r3, [r7, #2]
    212a:	f003 031f 	and.w	r3, r3, #31
    212e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
    2130:	697b      	ldr	r3, [r7, #20]
    2132:	f04f 0201 	mov.w	r2, #1
    2136:	fa02 f303 	lsl.w	r3, r2, r3
    213a:	617b      	str	r3, [r7, #20]

  if (usartreg == 0x01) /* The IT  is in CR1 register */
    213c:	68bb      	ldr	r3, [r7, #8]
    213e:	2b01      	cmp	r3, #1
    2140:	d106      	bne.n	2150 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR1;
    2142:	687b      	ldr	r3, [r7, #4]
    2144:	899b      	ldrh	r3, [r3, #12]
    2146:	b29b      	uxth	r3, r3
    2148:	697a      	ldr	r2, [r7, #20]
    214a:	4013      	ands	r3, r2
    214c:	617b      	str	r3, [r7, #20]
    214e:	e00f      	b.n	2170 <USART_GetITStatus+0x78>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
    2150:	68bb      	ldr	r3, [r7, #8]
    2152:	2b02      	cmp	r3, #2
    2154:	d106      	bne.n	2164 <USART_GetITStatus+0x6c>
  {
    itmask &= USARTx->CR2;
    2156:	687b      	ldr	r3, [r7, #4]
    2158:	8a1b      	ldrh	r3, [r3, #16]
    215a:	b29b      	uxth	r3, r3
    215c:	697a      	ldr	r2, [r7, #20]
    215e:	4013      	ands	r3, r2
    2160:	617b      	str	r3, [r7, #20]
    2162:	e005      	b.n	2170 <USART_GetITStatus+0x78>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
    2164:	687b      	ldr	r3, [r7, #4]
    2166:	8a9b      	ldrh	r3, [r3, #20]
    2168:	b29b      	uxth	r3, r3
    216a:	697a      	ldr	r2, [r7, #20]
    216c:	4013      	ands	r3, r2
    216e:	617b      	str	r3, [r7, #20]
  }

  bitpos = USART_IT >> 0x08;
    2170:	887b      	ldrh	r3, [r7, #2]
    2172:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2176:	b29b      	uxth	r3, r3
    2178:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
    217a:	68fb      	ldr	r3, [r7, #12]
    217c:	f04f 0201 	mov.w	r2, #1
    2180:	fa02 f303 	lsl.w	r3, r2, r3
    2184:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
    2186:	687b      	ldr	r3, [r7, #4]
    2188:	881b      	ldrh	r3, [r3, #0]
    218a:	b29b      	uxth	r3, r3
    218c:	68fa      	ldr	r2, [r7, #12]
    218e:	4013      	ands	r3, r2
    2190:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    2192:	697b      	ldr	r3, [r7, #20]
    2194:	2b00      	cmp	r3, #0
    2196:	d006      	beq.n	21a6 <USART_GetITStatus+0xae>
    2198:	68fb      	ldr	r3, [r7, #12]
    219a:	2b00      	cmp	r3, #0
    219c:	d003      	beq.n	21a6 <USART_GetITStatus+0xae>
  {
    bitstatus = SET;
    219e:	f04f 0301 	mov.w	r3, #1
    21a2:	74fb      	strb	r3, [r7, #19]
    21a4:	e002      	b.n	21ac <USART_GetITStatus+0xb4>
  }
  else
  {
    bitstatus = RESET;
    21a6:	f04f 0300 	mov.w	r3, #0
    21aa:	74fb      	strb	r3, [r7, #19]
  }

  return bitstatus;
    21ac:	7cfb      	ldrb	r3, [r7, #19]
}
    21ae:	4618      	mov	r0, r3
    21b0:	f107 071c 	add.w	r7, r7, #28
    21b4:	46bd      	mov	sp, r7
    21b6:	bc80      	pop	{r7}
    21b8:	4770      	bx	lr
    21ba:	bf00      	nop

000021bc <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    21bc:	b480      	push	{r7}
    21be:	b085      	sub	sp, #20
    21c0:	af00      	add	r7, sp, #0
    21c2:	6078      	str	r0, [r7, #4]
    21c4:	460b      	mov	r3, r1
    21c6:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
    21c8:	f04f 0300 	mov.w	r3, #0
    21cc:	81fb      	strh	r3, [r7, #14]
    21ce:	f04f 0300 	mov.w	r3, #0
    21d2:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  bitpos = USART_IT >> 0x08;
    21d4:	887b      	ldrh	r3, [r7, #2]
    21d6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    21da:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    21dc:	89fb      	ldrh	r3, [r7, #14]
    21de:	f04f 0201 	mov.w	r2, #1
    21e2:	fa02 f303 	lsl.w	r3, r2, r3
    21e6:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
    21e8:	89bb      	ldrh	r3, [r7, #12]
    21ea:	ea6f 0303 	mvn.w	r3, r3
    21ee:	b29a      	uxth	r2, r3
    21f0:	687b      	ldr	r3, [r7, #4]
    21f2:	801a      	strh	r2, [r3, #0]
}
    21f4:	f107 0714 	add.w	r7, r7, #20
    21f8:	46bd      	mov	sp, r7
    21fa:	bc80      	pop	{r7}
    21fc:	4770      	bx	lr
    21fe:	bf00      	nop

00002200 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
    2200:	b480      	push	{r7}
    2202:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
    2204:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2208:	f2c4 0301 	movt	r3, #16385	; 0x4001
    220c:	f04f 0200 	mov.w	r2, #0
    2210:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
    2212:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2216:	f2c4 0301 	movt	r3, #16385	; 0x4001
    221a:	f04f 0200 	mov.w	r2, #0
    221e:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
    2220:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2224:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2228:	f04f 0200 	mov.w	r2, #0
    222c:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
    222e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2232:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2236:	f04f 0200 	mov.w	r2, #0
    223a:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
    223c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2240:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2244:	f64f 72ff 	movw	r2, #65535	; 0xffff
    2248:	f2c0 020f 	movt	r2, #15
    224c:	615a      	str	r2, [r3, #20]
}
    224e:	46bd      	mov	sp, r7
    2250:	bc80      	pop	{r7}
    2252:	4770      	bx	lr

00002254 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
    2254:	b480      	push	{r7}
    2256:	b085      	sub	sp, #20
    2258:	af00      	add	r7, sp, #0
    225a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
    225c:	f04f 0300 	mov.w	r3, #0
    2260:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
    2262:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2266:	f2c4 0301 	movt	r3, #16385	; 0x4001
    226a:	60fb      	str	r3, [r7, #12]

  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
    226c:	687b      	ldr	r3, [r7, #4]
    226e:	799b      	ldrb	r3, [r3, #6]
    2270:	2b00      	cmp	r3, #0
    2272:	d078      	beq.n	2366 <EXTI_Init+0x112>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    2274:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2278:	f2c4 0301 	movt	r3, #16385	; 0x4001
    227c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2280:	f2c4 0201 	movt	r2, #16385	; 0x4001
    2284:	6811      	ldr	r1, [r2, #0]
    2286:	687a      	ldr	r2, [r7, #4]
    2288:	6812      	ldr	r2, [r2, #0]
    228a:	ea6f 0202 	mvn.w	r2, r2
    228e:	400a      	ands	r2, r1
    2290:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    2292:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2296:	f2c4 0301 	movt	r3, #16385	; 0x4001
    229a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    229e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    22a2:	6851      	ldr	r1, [r2, #4]
    22a4:	687a      	ldr	r2, [r7, #4]
    22a6:	6812      	ldr	r2, [r2, #0]
    22a8:	ea6f 0202 	mvn.w	r2, r2
    22ac:	400a      	ands	r2, r1
    22ae:	605a      	str	r2, [r3, #4]

    tmp += EXTI_InitStruct->EXTI_Mode;
    22b0:	687b      	ldr	r3, [r7, #4]
    22b2:	791b      	ldrb	r3, [r3, #4]
    22b4:	68fa      	ldr	r2, [r7, #12]
    22b6:	18d3      	adds	r3, r2, r3
    22b8:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    22ba:	68fb      	ldr	r3, [r7, #12]
    22bc:	68fa      	ldr	r2, [r7, #12]
    22be:	6811      	ldr	r1, [r2, #0]
    22c0:	687a      	ldr	r2, [r7, #4]
    22c2:	6812      	ldr	r2, [r2, #0]
    22c4:	430a      	orrs	r2, r1
    22c6:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    22c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    22cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    22d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    22d4:	f2c4 0201 	movt	r2, #16385	; 0x4001
    22d8:	6891      	ldr	r1, [r2, #8]
    22da:	687a      	ldr	r2, [r7, #4]
    22dc:	6812      	ldr	r2, [r2, #0]
    22de:	ea6f 0202 	mvn.w	r2, r2
    22e2:	400a      	ands	r2, r1
    22e4:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    22e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
    22ea:	f2c4 0301 	movt	r3, #16385	; 0x4001
    22ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
    22f2:	f2c4 0201 	movt	r2, #16385	; 0x4001
    22f6:	68d1      	ldr	r1, [r2, #12]
    22f8:	687a      	ldr	r2, [r7, #4]
    22fa:	6812      	ldr	r2, [r2, #0]
    22fc:	ea6f 0202 	mvn.w	r2, r2
    2300:	400a      	ands	r2, r1
    2302:	60da      	str	r2, [r3, #12]

    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    2304:	687b      	ldr	r3, [r7, #4]
    2306:	795b      	ldrb	r3, [r3, #5]
    2308:	2b10      	cmp	r3, #16
    230a:	d11a      	bne.n	2342 <EXTI_Init+0xee>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
    230c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2310:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2314:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2318:	f2c4 0201 	movt	r2, #16385	; 0x4001
    231c:	6891      	ldr	r1, [r2, #8]
    231e:	687a      	ldr	r2, [r7, #4]
    2320:	6812      	ldr	r2, [r2, #0]
    2322:	430a      	orrs	r2, r1
    2324:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    2326:	f44f 6380 	mov.w	r3, #1024	; 0x400
    232a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    232e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2332:	f2c4 0201 	movt	r2, #16385	; 0x4001
    2336:	68d1      	ldr	r1, [r2, #12]
    2338:	687a      	ldr	r2, [r7, #4]
    233a:	6812      	ldr	r2, [r2, #0]
    233c:	430a      	orrs	r2, r1
    233e:	60da      	str	r2, [r3, #12]
    2340:	e01f      	b.n	2382 <EXTI_Init+0x12e>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
    2342:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2346:	f2c4 0301 	movt	r3, #16385	; 0x4001
    234a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
    234c:	687b      	ldr	r3, [r7, #4]
    234e:	795b      	ldrb	r3, [r3, #5]
    2350:	68fa      	ldr	r2, [r7, #12]
    2352:	18d3      	adds	r3, r2, r3
    2354:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    2356:	68fb      	ldr	r3, [r7, #12]
    2358:	68fa      	ldr	r2, [r7, #12]
    235a:	6811      	ldr	r1, [r2, #0]
    235c:	687a      	ldr	r2, [r7, #4]
    235e:	6812      	ldr	r2, [r2, #0]
    2360:	430a      	orrs	r2, r1
    2362:	601a      	str	r2, [r3, #0]
    2364:	e00d      	b.n	2382 <EXTI_Init+0x12e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
    2366:	687b      	ldr	r3, [r7, #4]
    2368:	791b      	ldrb	r3, [r3, #4]
    236a:	68fa      	ldr	r2, [r7, #12]
    236c:	18d3      	adds	r3, r2, r3
    236e:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
    2370:	68fb      	ldr	r3, [r7, #12]
    2372:	68fa      	ldr	r2, [r7, #12]
    2374:	6811      	ldr	r1, [r2, #0]
    2376:	687a      	ldr	r2, [r7, #4]
    2378:	6812      	ldr	r2, [r2, #0]
    237a:	ea6f 0202 	mvn.w	r2, r2
    237e:	400a      	ands	r2, r1
    2380:	601a      	str	r2, [r3, #0]
  }
}
    2382:	f107 0714 	add.w	r7, r7, #20
    2386:	46bd      	mov	sp, r7
    2388:	bc80      	pop	{r7}
    238a:	4770      	bx	lr

0000238c <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
    238c:	b480      	push	{r7}
    238e:	b083      	sub	sp, #12
    2390:	af00      	add	r7, sp, #0
    2392:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
    2394:	687b      	ldr	r3, [r7, #4]
    2396:	f04f 0200 	mov.w	r2, #0
    239a:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	f04f 0200 	mov.w	r2, #0
    23a2:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
    23a4:	687b      	ldr	r3, [r7, #4]
    23a6:	f04f 020c 	mov.w	r2, #12
    23aa:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
    23ac:	687b      	ldr	r3, [r7, #4]
    23ae:	f04f 0200 	mov.w	r2, #0
    23b2:	719a      	strb	r2, [r3, #6]
}
    23b4:	f107 070c 	add.w	r7, r7, #12
    23b8:	46bd      	mov	sp, r7
    23ba:	bc80      	pop	{r7}
    23bc:	4770      	bx	lr
    23be:	bf00      	nop

000023c0 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
    23c0:	b480      	push	{r7}
    23c2:	b083      	sub	sp, #12
    23c4:	af00      	add	r7, sp, #0
    23c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->SWIER |= EXTI_Line;
    23c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    23cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    23d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    23d4:	f2c4 0201 	movt	r2, #16385	; 0x4001
    23d8:	6911      	ldr	r1, [r2, #16]
    23da:	687a      	ldr	r2, [r7, #4]
    23dc:	430a      	orrs	r2, r1
    23de:	611a      	str	r2, [r3, #16]
}
    23e0:	f107 070c 	add.w	r7, r7, #12
    23e4:	46bd      	mov	sp, r7
    23e6:	bc80      	pop	{r7}
    23e8:	4770      	bx	lr
    23ea:	bf00      	nop

000023ec <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
    23ec:	b480      	push	{r7}
    23ee:	b085      	sub	sp, #20
    23f0:	af00      	add	r7, sp, #0
    23f2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    23f4:	f04f 0300 	mov.w	r3, #0
    23f8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
    23fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
    23fe:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2402:	695a      	ldr	r2, [r3, #20]
    2404:	687b      	ldr	r3, [r7, #4]
    2406:	4013      	ands	r3, r2
    2408:	2b00      	cmp	r3, #0
    240a:	d003      	beq.n	2414 <EXTI_GetFlagStatus+0x28>
  {
    bitstatus = SET;
    240c:	f04f 0301 	mov.w	r3, #1
    2410:	73fb      	strb	r3, [r7, #15]
    2412:	e002      	b.n	241a <EXTI_GetFlagStatus+0x2e>
  }
  else
  {
    bitstatus = RESET;
    2414:	f04f 0300 	mov.w	r3, #0
    2418:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    241a:	7bfb      	ldrb	r3, [r7, #15]
}
    241c:	4618      	mov	r0, r3
    241e:	f107 0714 	add.w	r7, r7, #20
    2422:	46bd      	mov	sp, r7
    2424:	bc80      	pop	{r7}
    2426:	4770      	bx	lr

00002428 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
    2428:	b480      	push	{r7}
    242a:	b083      	sub	sp, #12
    242c:	af00      	add	r7, sp, #0
    242e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
    2430:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2434:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2438:	687a      	ldr	r2, [r7, #4]
    243a:	615a      	str	r2, [r3, #20]
}
    243c:	f107 070c 	add.w	r7, r7, #12
    2440:	46bd      	mov	sp, r7
    2442:	bc80      	pop	{r7}
    2444:	4770      	bx	lr
    2446:	bf00      	nop

00002448 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
    2448:	b480      	push	{r7}
    244a:	b085      	sub	sp, #20
    244c:	af00      	add	r7, sp, #0
    244e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
    2450:	f04f 0300 	mov.w	r3, #0
    2454:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
    2456:	f04f 0300 	mov.w	r3, #0
    245a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  enablestatus =  EXTI->IMR & EXTI_Line;
    245c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2460:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2464:	681a      	ldr	r2, [r3, #0]
    2466:	687b      	ldr	r3, [r7, #4]
    2468:	4013      	ands	r3, r2
    246a:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
    246c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2470:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2474:	695a      	ldr	r2, [r3, #20]
    2476:	687b      	ldr	r3, [r7, #4]
    2478:	4013      	ands	r3, r2
    247a:	2b00      	cmp	r3, #0
    247c:	d006      	beq.n	248c <EXTI_GetITStatus+0x44>
    247e:	68bb      	ldr	r3, [r7, #8]
    2480:	2b00      	cmp	r3, #0
    2482:	d003      	beq.n	248c <EXTI_GetITStatus+0x44>
  {
    bitstatus = SET;
    2484:	f04f 0301 	mov.w	r3, #1
    2488:	73fb      	strb	r3, [r7, #15]
    248a:	e002      	b.n	2492 <EXTI_GetITStatus+0x4a>
  }
  else
  {
    bitstatus = RESET;
    248c:	f04f 0300 	mov.w	r3, #0
    2490:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    2492:	7bfb      	ldrb	r3, [r7, #15]
}
    2494:	4618      	mov	r0, r3
    2496:	f107 0714 	add.w	r7, r7, #20
    249a:	46bd      	mov	sp, r7
    249c:	bc80      	pop	{r7}
    249e:	4770      	bx	lr

000024a0 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
    24a0:	b480      	push	{r7}
    24a2:	b083      	sub	sp, #12
    24a4:	af00      	add	r7, sp, #0
    24a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
    24a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    24ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
    24b0:	687a      	ldr	r2, [r7, #4]
    24b2:	615a      	str	r2, [r3, #20]
}
    24b4:	f107 070c 	add.w	r7, r7, #12
    24b8:	46bd      	mov	sp, r7
    24ba:	bc80      	pop	{r7}
    24bc:	4770      	bx	lr
    24be:	bf00      	nop

000024c0 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
    24c0:	b480      	push	{r7}
    24c2:	b083      	sub	sp, #12
    24c4:	af00      	add	r7, sp, #0
    24c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
    24c8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    24cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24d0:	687a      	ldr	r2, [r7, #4]
    24d2:	f042 62be 	orr.w	r2, r2, #99614720	; 0x5f00000
    24d6:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
    24da:	60da      	str	r2, [r3, #12]
}
    24dc:	f107 070c 	add.w	r7, r7, #12
    24e0:	46bd      	mov	sp, r7
    24e2:	bc80      	pop	{r7}
    24e4:	4770      	bx	lr
    24e6:	bf00      	nop

000024e8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
    24e8:	b480      	push	{r7}
    24ea:	b087      	sub	sp, #28
    24ec:	af00      	add	r7, sp, #0
    24ee:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
    24f0:	f04f 0300 	mov.w	r3, #0
    24f4:	617b      	str	r3, [r7, #20]
    24f6:	f04f 0300 	mov.w	r3, #0
    24fa:	613b      	str	r3, [r7, #16]
    24fc:	f04f 030f 	mov.w	r3, #15
    2500:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));

  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
    2502:	687b      	ldr	r3, [r7, #4]
    2504:	78db      	ldrb	r3, [r3, #3]
    2506:	2b00      	cmp	r3, #0
    2508:	d047      	beq.n	259a <NVIC_Init+0xb2>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    250a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    250e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2512:	68db      	ldr	r3, [r3, #12]
    2514:	ea6f 0303 	mvn.w	r3, r3
    2518:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    251c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2520:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
    2522:	697b      	ldr	r3, [r7, #20]
    2524:	f1c3 0304 	rsb	r3, r3, #4
    2528:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
    252a:	697b      	ldr	r3, [r7, #20]
    252c:	68fa      	ldr	r2, [r7, #12]
    252e:	fa22 f303 	lsr.w	r3, r2, r3
    2532:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    2534:	687b      	ldr	r3, [r7, #4]
    2536:	785b      	ldrb	r3, [r3, #1]
    2538:	461a      	mov	r2, r3
    253a:	693b      	ldr	r3, [r7, #16]
    253c:	fa02 f303 	lsl.w	r3, r2, r3
    2540:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    2542:	687b      	ldr	r3, [r7, #4]
    2544:	789b      	ldrb	r3, [r3, #2]
    2546:	461a      	mov	r2, r3
    2548:	68fb      	ldr	r3, [r7, #12]
    254a:	4013      	ands	r3, r2
    254c:	697a      	ldr	r2, [r7, #20]
    254e:	4313      	orrs	r3, r2
    2550:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
    2552:	697b      	ldr	r3, [r7, #20]
    2554:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2558:	617b      	str	r3, [r7, #20]

    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    255a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    255e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2562:	687a      	ldr	r2, [r7, #4]
    2564:	7812      	ldrb	r2, [r2, #0]
    2566:	4611      	mov	r1, r2
    2568:	697a      	ldr	r2, [r7, #20]
    256a:	b2d2      	uxtb	r2, r2
    256c:	185b      	adds	r3, r3, r1
    256e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300

    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    2572:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    2576:	f2ce 0300 	movt	r3, #57344	; 0xe000
    257a:	687a      	ldr	r2, [r7, #4]
    257c:	7812      	ldrb	r2, [r2, #0]
    257e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2582:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    2584:	6879      	ldr	r1, [r7, #4]
    2586:	7809      	ldrb	r1, [r1, #0]
    2588:	f001 011f 	and.w	r1, r1, #31
    258c:	f04f 0001 	mov.w	r0, #1
    2590:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;

    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;

    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    2594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    2598:	e014      	b.n	25c4 <NVIC_Init+0xdc>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    259a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    259e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    25a2:	687a      	ldr	r2, [r7, #4]
    25a4:	7812      	ldrb	r2, [r2, #0]
    25a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    25aa:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    25ac:	6879      	ldr	r1, [r7, #4]
    25ae:	7809      	ldrb	r1, [r1, #0]
    25b0:	f001 011f 	and.w	r1, r1, #31
    25b4:	f04f 0001 	mov.w	r0, #1
    25b8:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    25bc:	f102 0220 	add.w	r2, r2, #32
    25c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
    25c4:	f107 071c 	add.w	r7, r7, #28
    25c8:	46bd      	mov	sp, r7
    25ca:	bc80      	pop	{r7}
    25cc:	4770      	bx	lr
    25ce:	bf00      	nop

000025d0 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{
    25d0:	b480      	push	{r7}
    25d2:	b083      	sub	sp, #12
    25d4:	af00      	add	r7, sp, #0
    25d6:	6078      	str	r0, [r7, #4]
    25d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));

  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
    25da:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    25de:	f2ce 0300 	movt	r3, #57344	; 0xe000
    25e2:	683a      	ldr	r2, [r7, #0]
    25e4:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
    25e8:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    25ec:	6879      	ldr	r1, [r7, #4]
    25ee:	430a      	orrs	r2, r1
    25f0:	609a      	str	r2, [r3, #8]
}
    25f2:	f107 070c 	add.w	r7, r7, #12
    25f6:	46bd      	mov	sp, r7
    25f8:	bc80      	pop	{r7}
    25fa:	4770      	bx	lr

000025fc <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
    25fc:	b480      	push	{r7}
    25fe:	b083      	sub	sp, #12
    2600:	af00      	add	r7, sp, #0
    2602:	4602      	mov	r2, r0
    2604:	460b      	mov	r3, r1
    2606:	71fa      	strb	r2, [r7, #7]
    2608:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    260a:	79bb      	ldrb	r3, [r7, #6]
    260c:	2b00      	cmp	r3, #0
    260e:	d00c      	beq.n	262a <NVIC_SystemLPConfig+0x2e>
  {
    SCB->SCR |= LowPowerMode;
    2610:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    2614:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2618:	f44f 426d 	mov.w	r2, #60672	; 0xed00
    261c:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2620:	6911      	ldr	r1, [r2, #16]
    2622:	79fa      	ldrb	r2, [r7, #7]
    2624:	430a      	orrs	r2, r1
    2626:	611a      	str	r2, [r3, #16]
    2628:	e00d      	b.n	2646 <NVIC_SystemLPConfig+0x4a>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
    262a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    262e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2632:	f44f 426d 	mov.w	r2, #60672	; 0xed00
    2636:	f2ce 0200 	movt	r2, #57344	; 0xe000
    263a:	6911      	ldr	r1, [r2, #16]
    263c:	79fa      	ldrb	r2, [r7, #7]
    263e:	ea6f 0202 	mvn.w	r2, r2
    2642:	400a      	ands	r2, r1
    2644:	611a      	str	r2, [r3, #16]
  }
}
    2646:	f107 070c 	add.w	r7, r7, #12
    264a:	46bd      	mov	sp, r7
    264c:	bc80      	pop	{r7}
    264e:	4770      	bx	lr

00002650 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
    2650:	b480      	push	{r7}
    2652:	b083      	sub	sp, #12
    2654:	af00      	add	r7, sp, #0
    2656:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
    2658:	687b      	ldr	r3, [r7, #4]
    265a:	2b04      	cmp	r3, #4
    265c:	d10c      	bne.n	2678 <SysTick_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
    265e:	f24e 0310 	movw	r3, #57360	; 0xe010
    2662:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2666:	f24e 0210 	movw	r2, #57360	; 0xe010
    266a:	f2ce 0200 	movt	r2, #57344	; 0xe000
    266e:	6812      	ldr	r2, [r2, #0]
    2670:	f042 0204 	orr.w	r2, r2, #4
    2674:	601a      	str	r2, [r3, #0]
    2676:	e00b      	b.n	2690 <SysTick_CLKSourceConfig+0x40>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
    2678:	f24e 0310 	movw	r3, #57360	; 0xe010
    267c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2680:	f24e 0210 	movw	r2, #57360	; 0xe010
    2684:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2688:	6812      	ldr	r2, [r2, #0]
    268a:	f022 0204 	bic.w	r2, r2, #4
    268e:	601a      	str	r2, [r3, #0]
  }
}
    2690:	f107 070c 	add.w	r7, r7, #12
    2694:	46bd      	mov	sp, r7
    2696:	bc80      	pop	{r7}
    2698:	4770      	bx	lr
    269a:	bf00      	nop

0000269c <SysTick_Handler>:
	.global SysTick_Handler
	.type	USART2_IRQHandler, %function
	.global USART2_IRQHandler
SysTick_Handler:
USART2_IRQHandler:
	mrs r0, psp
    269c:	f3ef 8009 	mrs	r0, PSP
	stmdb r0!, {r7}
    26a0:	f840 7d04 	str.w	r7, [r0, #-4]!

	/* Get ISR number */
	mrs r7, ipsr
    26a4:	f3ef 8705 	mrs	r7, IPSR
	neg r7, r7
    26a8:	f1c7 0700 	rsb	r7, r7, #0

	/* save user state */
	stmdb r0!, {r4, r5, r6, r7, r8, r9, r10, r11, lr}
    26ac:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* load kernel state */
	pop {r4, r5, r6, r7, r8, r9, r10, r11, ip, lr}
    26b0:	e8bd 5ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	msr psr, ip
    26b4:	f38c 8803 	msr	PSR, ip

	bx lr
    26b8:	4770      	bx	lr

000026ba <SVC_Handler>:

	.type	SVC_Handler, %function
	.global SVC_Handler
SVC_Handler:
	/* save user state */
	mrs r0, psp
    26ba:	f3ef 8009 	mrs	r0, PSP
	stmdb r0!, {r7}
    26be:	f840 7d04 	str.w	r7, [r0, #-4]!
	stmdb r0!, {r4, r5, r6, r7, r8, r9, r10, r11, lr}
    26c2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* load kernel state */
	pop {r4, r5, r6, r7, r8, r9, r10, r11, ip, lr}
    26c6:	e8bd 5ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	msr psr, ip
    26ca:	f38c 8803 	msr	PSR, ip
	
	bx lr
    26ce:	4770      	bx	lr

000026d0 <activate>:

	.global activate
activate:
	/* save kernel state */
	mrs ip, psr
    26d0:	f3ef 8c03 	mrs	ip, PSR
	push {r4, r5, r6, r7, r8, r9, r10, r11, ip, lr}
    26d4:	e92d 5ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	
	/* switch to process stack pointer */
	msr psp, r0
    26d8:	f380 8809 	msr	PSP, r0
	mov r0, #3
    26dc:	f04f 0003 	mov.w	r0, #3
	msr control, r0
    26e0:	f380 8814 	msr	CONTROL, r0
	
	/* load user state */
	pop {r4, r5, r6, r7, r8, r9, r10, r11, lr}
    26e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	pop {r7}
    26e8:	bc80      	pop	{r7}

	bx lr
    26ea:	4770      	bx	lr

000026ec <fork>:
	.fpu softvfp
	.thumb

.global fork
fork:
	push {r7}
    26ec:	b480      	push	{r7}
	mov r7, #0x1
    26ee:	f04f 0701 	mov.w	r7, #1
	svc 0
    26f2:	df00      	svc	0
	nop
    26f4:	bf00      	nop
	pop {r7}
    26f6:	bc80      	pop	{r7}
	bx lr
    26f8:	4770      	bx	lr

000026fa <getpid>:
.global getpid
getpid:
	push {r7}
    26fa:	b480      	push	{r7}
	mov r7, #0x2
    26fc:	f04f 0702 	mov.w	r7, #2
	svc 0
    2700:	df00      	svc	0
	nop
    2702:	bf00      	nop
	pop {r7}
    2704:	bc80      	pop	{r7}
	bx lr
    2706:	4770      	bx	lr

00002708 <write>:
.global write
write:
	push {r7}
    2708:	b480      	push	{r7}
	mov r7, #0x3
    270a:	f04f 0703 	mov.w	r7, #3
	svc 0
    270e:	df00      	svc	0
	nop
    2710:	bf00      	nop
	pop {r7}
    2712:	bc80      	pop	{r7}
	bx lr
    2714:	4770      	bx	lr

00002716 <read>:
.global read
read:
	push {r7}
    2716:	b480      	push	{r7}
	mov r7, #0x4
    2718:	f04f 0704 	mov.w	r7, #4
	svc 0
    271c:	df00      	svc	0
	nop
    271e:	bf00      	nop
	pop {r7}
    2720:	bc80      	pop	{r7}
	bx lr
    2722:	4770      	bx	lr

00002724 <interrupt_wait>:
.global interrupt_wait
interrupt_wait:
	push {r7}
    2724:	b480      	push	{r7}
	mov r7, #0x5
    2726:	f04f 0705 	mov.w	r7, #5
	svc 0
    272a:	df00      	svc	0
	nop
    272c:	bf00      	nop
	pop {r7}
    272e:	bc80      	pop	{r7}
	bx lr
    2730:	4770      	bx	lr

00002732 <getpriority>:
.global getpriority
getpriority:
	push {r7}
    2732:	b480      	push	{r7}
	mov r7, #0x6
    2734:	f04f 0706 	mov.w	r7, #6
	svc 0
    2738:	df00      	svc	0
	nop
    273a:	bf00      	nop
	pop {r7}
    273c:	bc80      	pop	{r7}
	bx lr
    273e:	4770      	bx	lr

00002740 <setpriority>:
.global setpriority
setpriority:
	push {r7}
    2740:	b480      	push	{r7}
	mov r7, #0x7
    2742:	f04f 0707 	mov.w	r7, #7
	svc 0
    2746:	df00      	svc	0
	nop
    2748:	bf00      	nop
	pop {r7}
    274a:	bc80      	pop	{r7}
	bx lr
    274c:	4770      	bx	lr

0000274e <mknod>:
.global mknod
mknod:
	push {r7}
    274e:	b480      	push	{r7}
	mov r7, #0x8
    2750:	f04f 0708 	mov.w	r7, #8
	svc 0
    2754:	df00      	svc	0
	nop
    2756:	bf00      	nop
	pop {r7}
    2758:	bc80      	pop	{r7}
	bx lr
    275a:	4770      	bx	lr

0000275c <sleep>:
.global sleep
sleep:
	push {r7}
    275c:	b480      	push	{r7}
	mov r7, #0x9
    275e:	f04f 0709 	mov.w	r7, #9
	svc 0
    2762:	df00      	svc	0
	nop
    2764:	bf00      	nop
	pop {r7}
    2766:	bc80      	pop	{r7}
	bx lr
    2768:	4770      	bx	lr
	...

0000276c <init_led>:
#include "stm32f10x_usart.h"
#include "stm32f10x_exti.h"
#include "misc.h"

void init_led(void)
{
    276c:	b580      	push	{r7, lr}
    276e:	b082      	sub	sp, #8
    2770:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO C clock. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    2772:	f04f 0010 	mov.w	r0, #16
    2776:	f04f 0101 	mov.w	r1, #1
    277a:	f7fe fb83 	bl	e84 <RCC_APB2PeriphClockCmd>

    /* Set the LED pin state such that the LED is off.  The LED is connected
     * between power and the microcontroller pin, which makes it turn on when
     * the pin is low.
     */
    GPIO_WriteBit(GPIOC,GPIO_Pin_12,Bit_SET);
    277e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    2782:	f2c4 0001 	movt	r0, #16385	; 0x4001
    2786:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    278a:	f04f 0201 	mov.w	r2, #1
    278e:	f7fe fee1 	bl	1554 <GPIO_WriteBit>

    /* Configure the LED pin as push-pull output. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_12;
    2792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    2796:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    2798:	f04f 0310 	mov.w	r3, #16
    279c:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    279e:	f04f 0303 	mov.w	r3, #3
    27a2:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    27a4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    27a8:	f2c4 0001 	movt	r0, #16385	; 0x4001
    27ac:	f107 0304 	add.w	r3, r7, #4
    27b0:	4619      	mov	r1, r3
    27b2:	f7fe fd6d 	bl	1290 <GPIO_Init>
}
    27b6:	f107 0708 	add.w	r7, r7, #8
    27ba:	46bd      	mov	sp, r7
    27bc:	bd80      	pop	{r7, pc}
    27be:	bf00      	nop

000027c0 <init_button>:

void init_button(void)
{
    27c0:	b580      	push	{r7, lr}
    27c2:	b082      	sub	sp, #8
    27c4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO A clock */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
    27c6:	f04f 0004 	mov.w	r0, #4
    27ca:	f04f 0101 	mov.w	r1, #1
    27ce:	f7fe fb59 	bl	e84 <RCC_APB2PeriphClockCmd>

    /* Configure the button pin as a floating input. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0;
    27d2:	f04f 0301 	mov.w	r3, #1
    27d6:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    27d8:	f04f 0304 	mov.w	r3, #4
    27dc:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    27de:	f04f 0303 	mov.w	r3, #3
    27e2:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    27e4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    27e8:	f2c4 0001 	movt	r0, #16385	; 0x4001
    27ec:	f107 0304 	add.w	r3, r7, #4
    27f0:	4619      	mov	r1, r3
    27f2:	f7fe fd4d 	bl	1290 <GPIO_Init>
}
    27f6:	f107 0708 	add.w	r7, r7, #8
    27fa:	46bd      	mov	sp, r7
    27fc:	bd80      	pop	{r7, pc}
    27fe:	bf00      	nop

00002800 <enable_button_interrupts>:

void enable_button_interrupts(void)
{
    2800:	b580      	push	{r7, lr}
    2802:	b084      	sub	sp, #16
    2804:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the AFIO clock.  GPIO_EXTILineConfig sets registers in
     * the AFIO.
     */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
    2806:	f04f 0001 	mov.w	r0, #1
    280a:	f04f 0101 	mov.w	r1, #1
    280e:	f7fe fb39 	bl	e84 <RCC_APB2PeriphClockCmd>

    /* Connect EXTI Line 0 to the button GPIO Pin */
    GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource0);
    2812:	f04f 0000 	mov.w	r0, #0
    2816:	f04f 0100 	mov.w	r1, #0
    281a:	f7fe ffad 	bl	1778 <GPIO_EXTILineConfig>

    /* Configure the EXTI line to generate an interrupt when the button is
     * pressed.  The button pin is high when pressed, so it needs to trigger
     * when rising from low to high. */
    EXTI_InitStructure.EXTI_Line = EXTI_Line0;
    281e:	f04f 0301 	mov.w	r3, #1
    2822:	60bb      	str	r3, [r7, #8]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
    2824:	f04f 0300 	mov.w	r3, #0
    2828:	733b      	strb	r3, [r7, #12]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
    282a:	f04f 0308 	mov.w	r3, #8
    282e:	737b      	strb	r3, [r7, #13]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
    2830:	f04f 0301 	mov.w	r3, #1
    2834:	73bb      	strb	r3, [r7, #14]
    EXTI_Init(&EXTI_InitStructure);
    2836:	f107 0308 	add.w	r3, r7, #8
    283a:	4618      	mov	r0, r3
    283c:	f7ff fd0a 	bl	2254 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
    2840:	f04f 0306 	mov.w	r3, #6
    2844:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
    2846:	f04f 030f 	mov.w	r3, #15
    284a:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
    284c:	f04f 030f 	mov.w	r3, #15
    2850:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    2852:	f04f 0301 	mov.w	r3, #1
    2856:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
    2858:	f107 0304 	add.w	r3, r7, #4
    285c:	4618      	mov	r0, r3
    285e:	f7ff fe43 	bl	24e8 <NVIC_Init>
}
    2862:	f107 0710 	add.w	r7, r7, #16
    2866:	46bd      	mov	sp, r7
    2868:	bd80      	pop	{r7, pc}
    286a:	bf00      	nop

0000286c <init_rs232>:

void init_rs232(void)
{
    286c:	b580      	push	{r7, lr}
    286e:	b086      	sub	sp, #24
    2870:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART_InitStructure;
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable peripheral clocks. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
    2872:	f04f 0005 	mov.w	r0, #5
    2876:	f04f 0101 	mov.w	r1, #1
    287a:	f7fe fb03 	bl	e84 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
    287e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    2882:	f04f 0101 	mov.w	r1, #1
    2886:	f7fe fb27 	bl	ed8 <RCC_APB1PeriphClockCmd>

    /* Configure USART2 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
    288a:	f04f 0308 	mov.w	r3, #8
    288e:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    2890:	f04f 0304 	mov.w	r3, #4
    2894:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
    2896:	f44f 6000 	mov.w	r0, #2048	; 0x800
    289a:	f2c4 0001 	movt	r0, #16385	; 0x4001
    289e:	f107 0304 	add.w	r3, r7, #4
    28a2:	4619      	mov	r1, r3
    28a4:	f7fe fcf4 	bl	1290 <GPIO_Init>

    /* Configure USART2 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    28a8:	f04f 0304 	mov.w	r3, #4
    28ac:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    28ae:	f04f 0303 	mov.w	r3, #3
    28b2:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    28b4:	f04f 0318 	mov.w	r3, #24
    28b8:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
    28ba:	f44f 6000 	mov.w	r0, #2048	; 0x800
    28be:	f2c4 0001 	movt	r0, #16385	; 0x4001
    28c2:	f107 0304 	add.w	r3, r7, #4
    28c6:	4619      	mov	r1, r3
    28c8:	f7fe fce2 	bl	1290 <GPIO_Init>

    /* Configure the USART2 */
    USART_InitStructure.USART_BaudRate = 9600;
    28cc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
    28d0:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    28d2:	f04f 0300 	mov.w	r3, #0
    28d6:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    28d8:	f04f 0300 	mov.w	r3, #0
    28dc:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
    28de:	f04f 0300 	mov.w	r3, #0
    28e2:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    28e4:	f04f 0300 	mov.w	r3, #0
    28e8:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    28ea:	f04f 030c 	mov.w	r3, #12
    28ee:	827b      	strh	r3, [r7, #18]
    USART_Init(USART2, &USART_InitStructure);
    28f0:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    28f4:	f2c4 0000 	movt	r0, #16384	; 0x4000
    28f8:	f107 0308 	add.w	r3, r7, #8
    28fc:	4619      	mov	r1, r3
    28fe:	f7ff f80f 	bl	1920 <USART_Init>
    USART_Cmd(USART2, ENABLE);
    2902:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2906:	f2c4 0000 	movt	r0, #16384	; 0x4000
    290a:	f04f 0101 	mov.w	r1, #1
    290e:	f7ff f945 	bl	1b9c <USART_Cmd>
}
    2912:	f107 0718 	add.w	r7, r7, #24
    2916:	46bd      	mov	sp, r7
    2918:	bd80      	pop	{r7, pc}
    291a:	bf00      	nop

0000291c <enable_rs232_interrupts>:

void enable_rs232_interrupts(void)
{
    291c:	b580      	push	{r7, lr}
    291e:	b082      	sub	sp, #8
    2920:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable transmit and receive interrupts for the USART2. */
    USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
    2922:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2926:	f2c4 0000 	movt	r0, #16384	; 0x4000
    292a:	f240 7127 	movw	r1, #1831	; 0x727
    292e:	f04f 0200 	mov.w	r2, #0
    2932:	f7ff f953 	bl	1bdc <USART_ITConfig>
    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
    2936:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    293a:	f2c4 0000 	movt	r0, #16384	; 0x4000
    293e:	f240 5125 	movw	r1, #1317	; 0x525
    2942:	f04f 0201 	mov.w	r2, #1
    2946:	f7ff f949 	bl	1bdc <USART_ITConfig>

    /* Enable the USART2 IRQ in the NVIC module (so that the USART2 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
    294a:	f04f 0326 	mov.w	r3, #38	; 0x26
    294e:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    2950:	f04f 0300 	mov.w	r3, #0
    2954:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    2956:	f04f 0301 	mov.w	r3, #1
    295a:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
    295c:	f107 0304 	add.w	r3, r7, #4
    2960:	4618      	mov	r0, r3
    2962:	f7ff fdc1 	bl	24e8 <NVIC_Init>
}
    2966:	f107 0708 	add.w	r7, r7, #8
    296a:	46bd      	mov	sp, r7
    296c:	bd80      	pop	{r7, pc}
    296e:	bf00      	nop

00002970 <enable_rs232>:

void enable_rs232(void)
{
    2970:	b580      	push	{r7, lr}
    2972:	af00      	add	r7, sp, #0
    /* Enable the RS232 port. */
    USART_Cmd(USART2, ENABLE);
    2974:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2978:	f2c4 0000 	movt	r0, #16384	; 0x4000
    297c:	f04f 0101 	mov.w	r1, #1
    2980:	f7ff f90c 	bl	1b9c <USART_Cmd>
}
    2984:	bd80      	pop	{r7, pc}
    2986:	bf00      	nop

00002988 <__enable_irq>:


#elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
/* GNU gcc specific functions */

static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
    2988:	b480      	push	{r7}
    298a:	af00      	add	r7, sp, #0
    298c:	b662      	cpsie	i
    298e:	46bd      	mov	sp, r7
    2990:	bc80      	pop	{r7}
    2992:	4770      	bx	lr

00002994 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2994:	b480      	push	{r7}
    2996:	b083      	sub	sp, #12
    2998:	af00      	add	r7, sp, #0
    299a:	4603      	mov	r3, r0
    299c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    299e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    29a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    29a6:	f997 2007 	ldrsb.w	r2, [r7, #7]
    29aa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    29ae:	79f9      	ldrb	r1, [r7, #7]
    29b0:	f001 011f 	and.w	r1, r1, #31
    29b4:	f04f 0001 	mov.w	r0, #1
    29b8:	fa00 f101 	lsl.w	r1, r0, r1
    29bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    29c0:	f107 070c 	add.w	r7, r7, #12
    29c4:	46bd      	mov	sp, r7
    29c6:	bc80      	pop	{r7}
    29c8:	4770      	bx	lr
    29ca:	bf00      	nop

000029cc <NVIC_DisableIRQ>:
 *
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    29cc:	b480      	push	{r7}
    29ce:	b083      	sub	sp, #12
    29d0:	af00      	add	r7, sp, #0
    29d2:	4603      	mov	r3, r0
    29d4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    29d6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    29da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    29de:	f997 2007 	ldrsb.w	r2, [r7, #7]
    29e2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    29e6:	79f9      	ldrb	r1, [r7, #7]
    29e8:	f001 011f 	and.w	r1, r1, #31
    29ec:	f04f 0001 	mov.w	r0, #1
    29f0:	fa00 f101 	lsl.w	r1, r0, r1
    29f4:	f102 0220 	add.w	r2, r2, #32
    29f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    29fc:	f107 070c 	add.w	r7, r7, #12
    2a00:	46bd      	mov	sp, r7
    2a02:	bc80      	pop	{r7}
    2a04:	4770      	bx	lr
    2a06:	bf00      	nop

00002a08 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    2a08:	b480      	push	{r7}
    2a0a:	b083      	sub	sp, #12
    2a0c:	af00      	add	r7, sp, #0
    2a0e:	4603      	mov	r3, r0
    2a10:	6039      	str	r1, [r7, #0]
    2a12:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
    2a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
    2a18:	2b00      	cmp	r3, #0
    2a1a:	da10      	bge.n	2a3e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
    2a1c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
    2a20:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a24:	79fa      	ldrb	r2, [r7, #7]
    2a26:	f002 020f 	and.w	r2, r2, #15
    2a2a:	f1a2 0104 	sub.w	r1, r2, #4
    2a2e:	683a      	ldr	r2, [r7, #0]
    2a30:	b2d2      	uxtb	r2, r2
    2a32:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2a36:	b2d2      	uxtb	r2, r2
    2a38:	185b      	adds	r3, r3, r1
    2a3a:	761a      	strb	r2, [r3, #24]
    2a3c:	e00d      	b.n	2a5a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    2a3e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    2a42:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a46:	f997 1007 	ldrsb.w	r1, [r7, #7]
    2a4a:	683a      	ldr	r2, [r7, #0]
    2a4c:	b2d2      	uxtb	r2, r2
    2a4e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2a52:	b2d2      	uxtb	r2, r2
    2a54:	185b      	adds	r3, r3, r1
    2a56:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    2a5a:	f107 070c 	add.w	r7, r7, #12
    2a5e:	46bd      	mov	sp, r7
    2a60:	bc80      	pop	{r7}
    2a62:	4770      	bx	lr

00002a64 <SysTick_Config>:
 * Initialise the system tick timer and its interrupt and start the
 * system tick timer / counter in free running mode to generate
 * periodical interrupts.
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
    2a64:	b580      	push	{r7, lr}
    2a66:	b082      	sub	sp, #8
    2a68:	af00      	add	r7, sp, #0
    2a6a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
    2a6c:	687a      	ldr	r2, [r7, #4]
    2a6e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    2a72:	429a      	cmp	r2, r3
    2a74:	d902      	bls.n	2a7c <SysTick_Config+0x18>
    2a76:	f04f 0301 	mov.w	r3, #1
    2a7a:	e01f      	b.n	2abc <SysTick_Config+0x58>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
    2a7c:	f24e 0310 	movw	r3, #57360	; 0xe010
    2a80:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a84:	687a      	ldr	r2, [r7, #4]
    2a86:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    2a8a:	f102 32ff 	add.w	r2, r2, #4294967295
    2a8e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
    2a90:	f04f 30ff 	mov.w	r0, #4294967295
    2a94:	f04f 010f 	mov.w	r1, #15
    2a98:	f7ff ffb6 	bl	2a08 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
    2a9c:	f24e 0310 	movw	r3, #57360	; 0xe010
    2aa0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2aa4:	f04f 0200 	mov.w	r2, #0
    2aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    2aaa:	f24e 0310 	movw	r3, #57360	; 0xe010
    2aae:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ab2:	f04f 0207 	mov.w	r2, #7
    2ab6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
    2ab8:	f04f 0300 	mov.w	r3, #0
}
    2abc:	4618      	mov	r0, r3
    2abe:	f107 0708 	add.w	r7, r7, #8
    2ac2:	46bd      	mov	sp, r7
    2ac4:	bd80      	pop	{r7, pc}
    2ac6:	bf00      	nop

00002ac8 <strcmp>:
void *memcpy(void *dest, const void *src, size_t n);

int strcmp(const char *a, const char *b) __attribute__ ((naked));
int strcmp(const char *a, const char *b)
{
	asm(
    2ac8:	f810 2b01 	ldrb.w	r2, [r0], #1
    2acc:	f811 3b01 	ldrb.w	r3, [r1], #1
    2ad0:	2a01      	cmp	r2, #1
    2ad2:	bf88      	it	hi
    2ad4:	429a      	cmphi	r2, r3
    2ad6:	f43f aff7 	beq.w	2ac8 <strcmp>
    2ada:	eba2 0003 	sub.w	r0, r2, r3
    2ade:	4770      	bx	lr
        "   beq     strcmp_lop      \n"
		"	sub     r0, r2, r3  	\n"
        "   bx      lr              \n"
		:::
	);
}
    2ae0:	4618      	mov	r0, r3
    2ae2:	bf00      	nop

00002ae4 <strlen>:

size_t strlen(const char *s) __attribute__ ((naked));
size_t strlen(const char *s)
{
	asm(
    2ae4:	f1a0 0301 	sub.w	r3, r0, #1

00002ae8 <strlen_loop>:
    2ae8:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    2aec:	2a00      	cmp	r2, #0
    2aee:	f47f affb 	bne.w	2ae8 <strlen_loop>
    2af2:	eba3 0000 	sub.w	r0, r3, r0
    2af6:	4770      	bx	lr
        "   bne  strlen_loop        \n"
		"	sub  r0, r3, r0			\n"
		"	bx   lr					\n"
		:::
	);
}
    2af8:	4618      	mov	r0, r3
    2afa:	bf00      	nop

00002afc <puts>:

void puts(char *s)
{
    2afc:	b580      	push	{r7, lr}
    2afe:	b082      	sub	sp, #8
    2b00:	af00      	add	r7, sp, #0
    2b02:	6078      	str	r0, [r7, #4]
	while (*s) {
    2b04:	e018      	b.n	2b38 <puts+0x3c>
		while (USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET)
    2b06:	bf00      	nop
    2b08:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2b0c:	f2c4 0000 	movt	r0, #16384	; 0x4000
    2b10:	f04f 0180 	mov.w	r1, #128	; 0x80
    2b14:	f7ff fabe 	bl	2094 <USART_GetFlagStatus>
    2b18:	4603      	mov	r3, r0
    2b1a:	2b00      	cmp	r3, #0
    2b1c:	d0f4      	beq.n	2b08 <puts+0xc>
			/* wait */ ;
		USART_SendData(USART2, *s);
    2b1e:	687b      	ldr	r3, [r7, #4]
    2b20:	781b      	ldrb	r3, [r3, #0]
    2b22:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2b26:	f2c4 0000 	movt	r0, #16384	; 0x4000
    2b2a:	4619      	mov	r1, r3
    2b2c:	f7ff f960 	bl	1df0 <USART_SendData>
		s++;
    2b30:	687b      	ldr	r3, [r7, #4]
    2b32:	f103 0301 	add.w	r3, r3, #1
    2b36:	607b      	str	r3, [r7, #4]
	);
}

void puts(char *s)
{
	while (*s) {
    2b38:	687b      	ldr	r3, [r7, #4]
    2b3a:	781b      	ldrb	r3, [r3, #0]
    2b3c:	2b00      	cmp	r3, #0
    2b3e:	d1e2      	bne.n	2b06 <puts+0xa>
		while (USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET)
			/* wait */ ;
		USART_SendData(USART2, *s);
		s++;
	}
}
    2b40:	f107 0708 	add.w	r7, r7, #8
    2b44:	46bd      	mov	sp, r7
    2b46:	bd80      	pop	{r7, pc}

00002b48 <pathserver>:
 * 0-2 are reserved FDs and are skipped.
 * The server registers itself at /sys/pathserver
*/
#define PATH_SERVER_NAME "/sys/pathserver"
void pathserver()
{
    2b48:	b5b0      	push	{r4, r5, r7, lr}
    2b4a:	b0b6      	sub	sp, #216	; 0xd8
    2b4c:	af00      	add	r7, sp, #0
	char paths[PIPE_LIMIT - TASK_LIMIT - 3][PATH_MAX];
	int npaths = 0;
    2b4e:	f04f 0300 	mov.w	r3, #0
    2b52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	int i = 0;
    2b56:	f04f 0300 	mov.w	r3, #0
    2b5a:	633b      	str	r3, [r7, #48]	; 0x30
	unsigned int plen = 0;
    2b5c:	f04f 0300 	mov.w	r3, #0
    2b60:	62fb      	str	r3, [r7, #44]	; 0x2c
	unsigned int replyfd = 0;
    2b62:	f04f 0300 	mov.w	r3, #0
    2b66:	62bb      	str	r3, [r7, #40]	; 0x28
	char path[PATH_MAX];

	memcpy(paths[npaths++], PATH_SERVER_NAME, sizeof(PATH_SERVER_NAME));
    2b68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    2b6c:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2b70:	f107 0234 	add.w	r2, r7, #52	; 0x34
    2b74:	18d2      	adds	r2, r2, r3
    2b76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    2b7a:	f103 0301 	add.w	r3, r3, #1
    2b7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    2b82:	f644 33ac 	movw	r3, #19372	; 0x4bac
    2b86:	f2c0 0300 	movt	r3, #0
    2b8a:	4614      	mov	r4, r2
    2b8c:	461d      	mov	r5, r3
    2b8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2b90:	6020      	str	r0, [r4, #0]
    2b92:	6061      	str	r1, [r4, #4]
    2b94:	60a2      	str	r2, [r4, #8]
    2b96:	60e3      	str	r3, [r4, #12]
    2b98:	e000      	b.n	2b9c <pathserver+0x54>
			if (i >= npaths) {
				i = -1; /* Error: not found */
				write(replyfd, &i, 4);
			}
		}
	}
    2b9a:	bf00      	nop
	char path[PATH_MAX];

	memcpy(paths[npaths++], PATH_SERVER_NAME, sizeof(PATH_SERVER_NAME));

	while (1) {
		read(PATHSERVER_FD, &replyfd, 4);
    2b9c:	f04f 000b 	mov.w	r0, #11
    2ba0:	f107 0328 	add.w	r3, r7, #40	; 0x28
    2ba4:	4619      	mov	r1, r3
    2ba6:	f04f 0204 	mov.w	r2, #4
    2baa:	f7ff fdb4 	bl	2716 <read>
		read(PATHSERVER_FD, &plen, 4);
    2bae:	f04f 000b 	mov.w	r0, #11
    2bb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    2bb6:	4619      	mov	r1, r3
    2bb8:	f04f 0204 	mov.w	r2, #4
    2bbc:	f7ff fdab 	bl	2716 <read>
		read(PATHSERVER_FD, path, plen);
    2bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2bc2:	f04f 000b 	mov.w	r0, #11
    2bc6:	f107 0208 	add.w	r2, r7, #8
    2bca:	4611      	mov	r1, r2
    2bcc:	461a      	mov	r2, r3
    2bce:	f7ff fda2 	bl	2716 <read>

		if (!replyfd) { /* mkfifo */
    2bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	d12a      	bne.n	2c2e <pathserver+0xe6>
			int dev;
			read(PATHSERVER_FD, &dev, 4);
    2bd8:	f04f 000b 	mov.w	r0, #11
    2bdc:	f107 0304 	add.w	r3, r7, #4
    2be0:	4619      	mov	r1, r3
    2be2:	f04f 0204 	mov.w	r2, #4
    2be6:	f7ff fd96 	bl	2716 <read>
			memcpy(paths[npaths], path, plen);
    2bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    2bee:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2bf2:	f107 0234 	add.w	r2, r7, #52	; 0x34
    2bf6:	18d2      	adds	r2, r2, r3
    2bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2bfa:	4611      	mov	r1, r2
    2bfc:	f107 0208 	add.w	r2, r7, #8
    2c00:	4608      	mov	r0, r1
    2c02:	4611      	mov	r1, r2
    2c04:	461a      	mov	r2, r3
    2c06:	f001 ff1b 	bl	4a40 <memcpy>
			mknod(npaths + 3 + TASK_LIMIT, 0, dev);
    2c0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    2c0e:	f103 020b 	add.w	r2, r3, #11
    2c12:	687b      	ldr	r3, [r7, #4]
    2c14:	4610      	mov	r0, r2
    2c16:	f04f 0100 	mov.w	r1, #0
    2c1a:	461a      	mov	r2, r3
    2c1c:	f7ff fd97 	bl	274e <mknod>
			npaths++;
    2c20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    2c24:	f103 0301 	add.w	r3, r3, #1
    2c28:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
			if (i >= npaths) {
				i = -1; /* Error: not found */
				write(replyfd, &i, 4);
			}
		}
	}
    2c2c:	e7b5      	b.n	2b9a <pathserver+0x52>
			mknod(npaths + 3 + TASK_LIMIT, 0, dev);
			npaths++;
		}
		else { /* open */
			/* Search for path */
			for (i = 0; i < npaths; i++) {
    2c2e:	f04f 0300 	mov.w	r3, #0
    2c32:	633b      	str	r3, [r7, #48]	; 0x30
    2c34:	e030      	b.n	2c98 <pathserver+0x150>
				if (*paths[i] && strcmp(path, paths[i]) == 0) {
    2c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2c38:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2c3c:	f107 0234 	add.w	r2, r7, #52	; 0x34
    2c40:	18d3      	adds	r3, r2, r3
    2c42:	781b      	ldrb	r3, [r3, #0]
    2c44:	2b00      	cmp	r3, #0
    2c46:	d023      	beq.n	2c90 <pathserver+0x148>
    2c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2c4a:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2c4e:	f107 0234 	add.w	r2, r7, #52	; 0x34
    2c52:	18d3      	adds	r3, r2, r3
    2c54:	f107 0208 	add.w	r2, r7, #8
    2c58:	4610      	mov	r0, r2
    2c5a:	4619      	mov	r1, r3
    2c5c:	f7ff ff34 	bl	2ac8 <strcmp>
    2c60:	4603      	mov	r3, r0
    2c62:	2b00      	cmp	r3, #0
    2c64:	d114      	bne.n	2c90 <pathserver+0x148>
					i += 3; /* 0-2 are reserved */
    2c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2c68:	f103 0303 	add.w	r3, r3, #3
    2c6c:	633b      	str	r3, [r7, #48]	; 0x30
					i += TASK_LIMIT; /* FDs reserved for tasks */
    2c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2c70:	f103 0308 	add.w	r3, r3, #8
    2c74:	633b      	str	r3, [r7, #48]	; 0x30
					write(replyfd, &i, 4);
    2c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2c78:	4618      	mov	r0, r3
    2c7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
    2c7e:	4619      	mov	r1, r3
    2c80:	f04f 0204 	mov.w	r2, #4
    2c84:	f7ff fd40 	bl	2708 <write>
					i = 0;
    2c88:	f04f 0300 	mov.w	r3, #0
    2c8c:	633b      	str	r3, [r7, #48]	; 0x30
					break;
    2c8e:	e008      	b.n	2ca2 <pathserver+0x15a>
			mknod(npaths + 3 + TASK_LIMIT, 0, dev);
			npaths++;
		}
		else { /* open */
			/* Search for path */
			for (i = 0; i < npaths; i++) {
    2c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2c92:	f103 0301 	add.w	r3, r3, #1
    2c96:	633b      	str	r3, [r7, #48]	; 0x30
    2c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    2c9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    2c9e:	429a      	cmp	r2, r3
    2ca0:	dbc9      	blt.n	2c36 <pathserver+0xee>
					i = 0;
					break;
				}
			}

			if (i >= npaths) {
    2ca2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    2ca4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    2ca8:	429a      	cmp	r2, r3
    2caa:	f6ff af76 	blt.w	2b9a <pathserver+0x52>
				i = -1; /* Error: not found */
    2cae:	f04f 33ff 	mov.w	r3, #4294967295
    2cb2:	633b      	str	r3, [r7, #48]	; 0x30
				write(replyfd, &i, 4);
    2cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2cb6:	4618      	mov	r0, r3
    2cb8:	f107 0330 	add.w	r3, r7, #48	; 0x30
    2cbc:	4619      	mov	r1, r3
    2cbe:	f04f 0204 	mov.w	r2, #4
    2cc2:	f7ff fd21 	bl	2708 <write>
			}
		}
	}
    2cc6:	e768      	b.n	2b9a <pathserver+0x52>

00002cc8 <mkfile>:
}

int mkfile(const char *pathname, int mode, int dev)
{
    2cc8:	b580      	push	{r7, lr}
    2cca:	b090      	sub	sp, #64	; 0x40
    2ccc:	af00      	add	r7, sp, #0
    2cce:	60f8      	str	r0, [r7, #12]
    2cd0:	60b9      	str	r1, [r7, #8]
    2cd2:	607a      	str	r2, [r7, #4]
	size_t plen = strlen(pathname)+1;
    2cd4:	68f8      	ldr	r0, [r7, #12]
    2cd6:	f7ff ff05 	bl	2ae4 <strlen>
    2cda:	4603      	mov	r3, r0
    2cdc:	f103 0301 	add.w	r3, r3, #1
    2ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
	char buf[4+4+PATH_MAX+4];
	(void) mode;

	*((unsigned int *)buf) = 0;
    2ce2:	f04f 0200 	mov.w	r2, #0
    2ce6:	f107 0310 	add.w	r3, r7, #16
    2cea:	601a      	str	r2, [r3, #0]
	*((unsigned int *)(buf + 4)) = plen;
    2cec:	f107 0310 	add.w	r3, r7, #16
    2cf0:	f103 0304 	add.w	r3, r3, #4
    2cf4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    2cf6:	601a      	str	r2, [r3, #0]
	memcpy(buf + 4 + 4, pathname, plen);
    2cf8:	f107 0310 	add.w	r3, r7, #16
    2cfc:	f103 0208 	add.w	r2, r3, #8
    2d00:	68fb      	ldr	r3, [r7, #12]
    2d02:	4611      	mov	r1, r2
    2d04:	461a      	mov	r2, r3
    2d06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2d08:	4608      	mov	r0, r1
    2d0a:	4611      	mov	r1, r2
    2d0c:	461a      	mov	r2, r3
    2d0e:	f001 fe97 	bl	4a40 <memcpy>
	*((int *)(buf + 4 + 4 + plen)) = dev;
    2d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2d14:	f103 0308 	add.w	r3, r3, #8
    2d18:	f107 0210 	add.w	r2, r7, #16
    2d1c:	18d3      	adds	r3, r2, r3
    2d1e:	687a      	ldr	r2, [r7, #4]
    2d20:	601a      	str	r2, [r3, #0]
	write(PATHSERVER_FD, buf, 4 + 4 + plen + 4);
    2d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2d24:	f103 030c 	add.w	r3, r3, #12
    2d28:	f04f 000b 	mov.w	r0, #11
    2d2c:	f107 0210 	add.w	r2, r7, #16
    2d30:	4611      	mov	r1, r2
    2d32:	461a      	mov	r2, r3
    2d34:	f7ff fce8 	bl	2708 <write>

	return 0;
    2d38:	f04f 0300 	mov.w	r3, #0
}
    2d3c:	4618      	mov	r0, r3
    2d3e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2d42:	46bd      	mov	sp, r7
    2d44:	bd80      	pop	{r7, pc}
    2d46:	bf00      	nop

00002d48 <mkfifo>:

int mkfifo(const char *pathname, int mode)
{
    2d48:	b580      	push	{r7, lr}
    2d4a:	b082      	sub	sp, #8
    2d4c:	af00      	add	r7, sp, #0
    2d4e:	6078      	str	r0, [r7, #4]
    2d50:	6039      	str	r1, [r7, #0]
	mkfile(pathname, mode, S_IFIFO);
    2d52:	6878      	ldr	r0, [r7, #4]
    2d54:	6839      	ldr	r1, [r7, #0]
    2d56:	f04f 0201 	mov.w	r2, #1
    2d5a:	f7ff ffb5 	bl	2cc8 <mkfile>
	return 0;
    2d5e:	f04f 0300 	mov.w	r3, #0
}
    2d62:	4618      	mov	r0, r3
    2d64:	f107 0708 	add.w	r7, r7, #8
    2d68:	46bd      	mov	sp, r7
    2d6a:	bd80      	pop	{r7, pc}

00002d6c <open>:

int open(const char *pathname, int flags)
{
    2d6c:	b580      	push	{r7, lr}
    2d6e:	b090      	sub	sp, #64	; 0x40
    2d70:	af00      	add	r7, sp, #0
    2d72:	6078      	str	r0, [r7, #4]
    2d74:	6039      	str	r1, [r7, #0]
	unsigned int replyfd = getpid() + 3;
    2d76:	f7ff fcc0 	bl	26fa <getpid>
    2d7a:	4603      	mov	r3, r0
    2d7c:	f103 0303 	add.w	r3, r3, #3
    2d80:	63fb      	str	r3, [r7, #60]	; 0x3c
	size_t plen = strlen(pathname) + 1;
    2d82:	6878      	ldr	r0, [r7, #4]
    2d84:	f7ff feae 	bl	2ae4 <strlen>
    2d88:	4603      	mov	r3, r0
    2d8a:	f103 0301 	add.w	r3, r3, #1
    2d8e:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned int fd = -1;
    2d90:	f04f 33ff 	mov.w	r3, #4294967295
    2d94:	637b      	str	r3, [r7, #52]	; 0x34
	char buf[4 + 4 + PATH_MAX];
	(void) flags;

	*((unsigned int *)buf) = replyfd;
    2d96:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    2d98:	f107 030c 	add.w	r3, r7, #12
    2d9c:	601a      	str	r2, [r3, #0]
	*((unsigned int *)(buf + 4)) = plen;
    2d9e:	f107 030c 	add.w	r3, r7, #12
    2da2:	f103 0304 	add.w	r3, r3, #4
    2da6:	6bba      	ldr	r2, [r7, #56]	; 0x38
    2da8:	601a      	str	r2, [r3, #0]
	memcpy(buf + 4 + 4, pathname, plen);
    2daa:	f107 030c 	add.w	r3, r7, #12
    2dae:	f103 0208 	add.w	r2, r3, #8
    2db2:	687b      	ldr	r3, [r7, #4]
    2db4:	4611      	mov	r1, r2
    2db6:	461a      	mov	r2, r3
    2db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2dba:	4608      	mov	r0, r1
    2dbc:	4611      	mov	r1, r2
    2dbe:	461a      	mov	r2, r3
    2dc0:	f001 fe3e 	bl	4a40 <memcpy>
	write(PATHSERVER_FD, buf, 4 + 4 + plen);
    2dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2dc6:	f103 0308 	add.w	r3, r3, #8
    2dca:	f04f 000b 	mov.w	r0, #11
    2dce:	f107 020c 	add.w	r2, r7, #12
    2dd2:	4611      	mov	r1, r2
    2dd4:	461a      	mov	r2, r3
    2dd6:	f7ff fc97 	bl	2708 <write>
	read(replyfd, &fd, 4);
    2dda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2ddc:	4618      	mov	r0, r3
    2dde:	f107 0334 	add.w	r3, r7, #52	; 0x34
    2de2:	4619      	mov	r1, r3
    2de4:	f04f 0204 	mov.w	r2, #4
    2de8:	f7ff fc95 	bl	2716 <read>

	return fd;
    2dec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
    2dee:	4618      	mov	r0, r3
    2df0:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2df4:	46bd      	mov	sp, r7
    2df6:	bd80      	pop	{r7, pc}

00002df8 <mq_open>:

int mq_open(const char *name, int oflag)
{
    2df8:	b580      	push	{r7, lr}
    2dfa:	b082      	sub	sp, #8
    2dfc:	af00      	add	r7, sp, #0
    2dfe:	6078      	str	r0, [r7, #4]
    2e00:	6039      	str	r1, [r7, #0]
	if (oflag & O_CREAT)
    2e02:	683b      	ldr	r3, [r7, #0]
    2e04:	f003 0304 	and.w	r3, r3, #4
    2e08:	2b00      	cmp	r3, #0
    2e0a:	d006      	beq.n	2e1a <mq_open+0x22>
		mkfile(name, 0, S_IMSGQ);
    2e0c:	6878      	ldr	r0, [r7, #4]
    2e0e:	f04f 0100 	mov.w	r1, #0
    2e12:	f04f 0202 	mov.w	r2, #2
    2e16:	f7ff ff57 	bl	2cc8 <mkfile>
	return open(name, 0);
    2e1a:	6878      	ldr	r0, [r7, #4]
    2e1c:	f04f 0100 	mov.w	r1, #0
    2e20:	f7ff ffa4 	bl	2d6c <open>
    2e24:	4603      	mov	r3, r0
}
    2e26:	4618      	mov	r0, r3
    2e28:	f107 0708 	add.w	r7, r7, #8
    2e2c:	46bd      	mov	sp, r7
    2e2e:	bd80      	pop	{r7, pc}

00002e30 <serialout>:

void serialout(USART_TypeDef* uart, unsigned int intr)
{
    2e30:	b580      	push	{r7, lr}
    2e32:	b086      	sub	sp, #24
    2e34:	af00      	add	r7, sp, #0
    2e36:	6078      	str	r0, [r7, #4]
    2e38:	6039      	str	r1, [r7, #0]
	int fd;
	char c;
	int doread = 1;
    2e3a:	f04f 0301 	mov.w	r3, #1
    2e3e:	617b      	str	r3, [r7, #20]
	mkfifo("/dev/tty0/out", 0);
    2e40:	f644 30bc 	movw	r0, #19388	; 0x4bbc
    2e44:	f2c0 0000 	movt	r0, #0
    2e48:	f04f 0100 	mov.w	r1, #0
    2e4c:	f7ff ff7c 	bl	2d48 <mkfifo>
	fd = open("/dev/tty0/out", 0);
    2e50:	f644 30bc 	movw	r0, #19388	; 0x4bbc
    2e54:	f2c0 0000 	movt	r0, #0
    2e58:	f04f 0100 	mov.w	r1, #0
    2e5c:	f7ff ff86 	bl	2d6c <open>
    2e60:	6138      	str	r0, [r7, #16]

	while (1) {
		if (doread)
    2e62:	697b      	ldr	r3, [r7, #20]
    2e64:	2b00      	cmp	r3, #0
    2e66:	d007      	beq.n	2e78 <serialout+0x48>
			read(fd, &c, 1);
    2e68:	6938      	ldr	r0, [r7, #16]
    2e6a:	f107 030f 	add.w	r3, r7, #15
    2e6e:	4619      	mov	r1, r3
    2e70:	f04f 0201 	mov.w	r2, #1
    2e74:	f7ff fc4f 	bl	2716 <read>
		doread = 0;
    2e78:	f04f 0300 	mov.w	r3, #0
    2e7c:	617b      	str	r3, [r7, #20]
		if (USART_GetFlagStatus(uart, USART_FLAG_TXE) == SET) {
    2e7e:	6878      	ldr	r0, [r7, #4]
    2e80:	f04f 0180 	mov.w	r1, #128	; 0x80
    2e84:	f7ff f906 	bl	2094 <USART_GetFlagStatus>
    2e88:	4603      	mov	r3, r0
    2e8a:	2b01      	cmp	r3, #1
    2e8c:	d111      	bne.n	2eb2 <serialout+0x82>
			USART_SendData(uart, c);
    2e8e:	7bfb      	ldrb	r3, [r7, #15]
    2e90:	6878      	ldr	r0, [r7, #4]
    2e92:	4619      	mov	r1, r3
    2e94:	f7fe ffac 	bl	1df0 <USART_SendData>
			USART_ITConfig(USART2, USART_IT_TXE, ENABLE);
    2e98:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2e9c:	f2c4 0000 	movt	r0, #16384	; 0x4000
    2ea0:	f240 7127 	movw	r1, #1831	; 0x727
    2ea4:	f04f 0201 	mov.w	r2, #1
    2ea8:	f7fe fe98 	bl	1bdc <USART_ITConfig>
			doread = 1;
    2eac:	f04f 0301 	mov.w	r3, #1
    2eb0:	617b      	str	r3, [r7, #20]
		}
		interrupt_wait(intr);
    2eb2:	683b      	ldr	r3, [r7, #0]
    2eb4:	4618      	mov	r0, r3
    2eb6:	f7ff fc35 	bl	2724 <interrupt_wait>
		USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
    2eba:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2ebe:	f2c4 0000 	movt	r0, #16384	; 0x4000
    2ec2:	f240 7127 	movw	r1, #1831	; 0x727
    2ec6:	f04f 0200 	mov.w	r2, #0
    2eca:	f7fe fe87 	bl	1bdc <USART_ITConfig>
	}
    2ece:	e7c8      	b.n	2e62 <serialout+0x32>

00002ed0 <serialin>:
}

void serialin(USART_TypeDef* uart, unsigned int intr)
{
    2ed0:	b580      	push	{r7, lr}
    2ed2:	b084      	sub	sp, #16
    2ed4:	af00      	add	r7, sp, #0
    2ed6:	6078      	str	r0, [r7, #4]
    2ed8:	6039      	str	r1, [r7, #0]
	int fd;
	char c;
	mkfifo("/dev/tty0/in", 0);
    2eda:	f644 30cc 	movw	r0, #19404	; 0x4bcc
    2ede:	f2c0 0000 	movt	r0, #0
    2ee2:	f04f 0100 	mov.w	r1, #0
    2ee6:	f7ff ff2f 	bl	2d48 <mkfifo>
	fd = open("/dev/tty0/in", 0);
    2eea:	f644 30cc 	movw	r0, #19404	; 0x4bcc
    2eee:	f2c0 0000 	movt	r0, #0
    2ef2:	f04f 0100 	mov.w	r1, #0
    2ef6:	f7ff ff39 	bl	2d6c <open>
    2efa:	60f8      	str	r0, [r7, #12]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
    2efc:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    2f00:	f2c4 0000 	movt	r0, #16384	; 0x4000
    2f04:	f240 5125 	movw	r1, #1317	; 0x525
    2f08:	f04f 0201 	mov.w	r2, #1
    2f0c:	f7fe fe66 	bl	1bdc <USART_ITConfig>
    2f10:	e000      	b.n	2f14 <serialin+0x44>
		interrupt_wait(intr);
		if (USART_GetFlagStatus(uart, USART_FLAG_RXNE) == SET) {
			c = USART_ReceiveData(uart);
			write(fd, &c, 1);
		}
	}
    2f12:	bf00      	nop
	fd = open("/dev/tty0/in", 0);

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);

	while (1) {
		interrupt_wait(intr);
    2f14:	683b      	ldr	r3, [r7, #0]
    2f16:	4618      	mov	r0, r3
    2f18:	f7ff fc04 	bl	2724 <interrupt_wait>
		if (USART_GetFlagStatus(uart, USART_FLAG_RXNE) == SET) {
    2f1c:	6878      	ldr	r0, [r7, #4]
    2f1e:	f04f 0120 	mov.w	r1, #32
    2f22:	f7ff f8b7 	bl	2094 <USART_GetFlagStatus>
    2f26:	4603      	mov	r3, r0
    2f28:	2b01      	cmp	r3, #1
    2f2a:	d1f2      	bne.n	2f12 <serialin+0x42>
			c = USART_ReceiveData(uart);
    2f2c:	6878      	ldr	r0, [r7, #4]
    2f2e:	f7fe ff73 	bl	1e18 <USART_ReceiveData>
    2f32:	4603      	mov	r3, r0
    2f34:	b2db      	uxtb	r3, r3
    2f36:	72fb      	strb	r3, [r7, #11]
			write(fd, &c, 1);
    2f38:	68f8      	ldr	r0, [r7, #12]
    2f3a:	f107 030b 	add.w	r3, r7, #11
    2f3e:	4619      	mov	r1, r3
    2f40:	f04f 0201 	mov.w	r2, #1
    2f44:	f7ff fbe0 	bl	2708 <write>
		}
	}
    2f48:	e7e3      	b.n	2f12 <serialin+0x42>
    2f4a:	bf00      	nop

00002f4c <greeting>:
}

void greeting()
{
    2f4c:	b580      	push	{r7, lr}
    2f4e:	b082      	sub	sp, #8
    2f50:	af00      	add	r7, sp, #0
	int fdout = open("/dev/tty0/out", 0);
    2f52:	f644 30bc 	movw	r0, #19388	; 0x4bbc
    2f56:	f2c0 0000 	movt	r0, #0
    2f5a:	f04f 0100 	mov.w	r1, #0
    2f5e:	f7ff ff05 	bl	2d6c <open>
    2f62:	6038      	str	r0, [r7, #0]
	char *string = "Hello, World!\n";
    2f64:	f644 33dc 	movw	r3, #19420	; 0x4bdc
    2f68:	f2c0 0300 	movt	r3, #0
    2f6c:	607b      	str	r3, [r7, #4]
	while (*string) {
    2f6e:	e009      	b.n	2f84 <greeting+0x38>
		write(fdout, string, 1);
    2f70:	6838      	ldr	r0, [r7, #0]
    2f72:	6879      	ldr	r1, [r7, #4]
    2f74:	f04f 0201 	mov.w	r2, #1
    2f78:	f7ff fbc6 	bl	2708 <write>
		string++;
    2f7c:	687b      	ldr	r3, [r7, #4]
    2f7e:	f103 0301 	add.w	r3, r3, #1
    2f82:	607b      	str	r3, [r7, #4]

void greeting()
{
	int fdout = open("/dev/tty0/out", 0);
	char *string = "Hello, World!\n";
	while (*string) {
    2f84:	687b      	ldr	r3, [r7, #4]
    2f86:	781b      	ldrb	r3, [r3, #0]
    2f88:	2b00      	cmp	r3, #0
    2f8a:	d1f1      	bne.n	2f70 <greeting+0x24>
		write(fdout, string, 1);
		string++;
	}
}
    2f8c:	f107 0708 	add.w	r7, r7, #8
    2f90:	46bd      	mov	sp, r7
    2f92:	bd80      	pop	{r7, pc}

00002f94 <echo>:

void echo()
{
    2f94:	b580      	push	{r7, lr}
    2f96:	b084      	sub	sp, #16
    2f98:	af00      	add	r7, sp, #0
	int fdout, fdin;
	char c;
	fdout = open("/dev/tty0/out", 0);
    2f9a:	f644 30bc 	movw	r0, #19388	; 0x4bbc
    2f9e:	f2c0 0000 	movt	r0, #0
    2fa2:	f04f 0100 	mov.w	r1, #0
    2fa6:	f7ff fee1 	bl	2d6c <open>
    2faa:	60f8      	str	r0, [r7, #12]
	fdin = open("/dev/tty0/in", 0);
    2fac:	f644 30cc 	movw	r0, #19404	; 0x4bcc
    2fb0:	f2c0 0000 	movt	r0, #0
    2fb4:	f04f 0100 	mov.w	r1, #0
    2fb8:	f7ff fed8 	bl	2d6c <open>
    2fbc:	60b8      	str	r0, [r7, #8]

	while (1) {
		read(fdin, &c, 1);
    2fbe:	68b8      	ldr	r0, [r7, #8]
    2fc0:	f107 0307 	add.w	r3, r7, #7
    2fc4:	4619      	mov	r1, r3
    2fc6:	f04f 0201 	mov.w	r2, #1
    2fca:	f7ff fba4 	bl	2716 <read>
		write(fdout, &c, 1);
    2fce:	68f8      	ldr	r0, [r7, #12]
    2fd0:	f107 0307 	add.w	r3, r7, #7
    2fd4:	4619      	mov	r1, r3
    2fd6:	f04f 0201 	mov.w	r2, #1
    2fda:	f7ff fb95 	bl	2708 <write>
	}
    2fde:	e7ee      	b.n	2fbe <echo+0x2a>

00002fe0 <rs232_xmit_msg_task>:
    NULL
};


void rs232_xmit_msg_task()
{
    2fe0:	b590      	push	{r4, r7, lr}
    2fe2:	b09f      	sub	sp, #124	; 0x7c
    2fe4:	af00      	add	r7, sp, #0
	char str[100];
	int curr_char;
    static int flag = 0;
    char **option;
    
	fdout = open("/dev/tty0/out", 0);
    2fe6:	f644 30bc 	movw	r0, #19388	; 0x4bbc
    2fea:	f2c0 0000 	movt	r0, #0
    2fee:	f04f 0100 	mov.w	r1, #0
    2ff2:	f7ff febb 	bl	2d6c <open>
    2ff6:	66f8      	str	r0, [r7, #108]	; 0x6c
	fdin = mq_open("/tmp/mqueue/out", O_CREAT);
    2ff8:	f644 4080 	movw	r0, #19584	; 0x4c80
    2ffc:	f2c0 0000 	movt	r0, #0
    3000:	f04f 0104 	mov.w	r1, #4
    3004:	f7ff fef8 	bl	2df8 <mq_open>
    3008:	66b8      	str	r0, [r7, #104]	; 0x68
	setpriority(0, PRIORITY_DEFAULT - 2);
    300a:	f04f 0000 	mov.w	r0, #0
    300e:	f04f 0112 	mov.w	r1, #18
    3012:	f7ff fb95 	bl	2740 <setpriority>

    if(!flag) {
    3016:	f240 0344 	movw	r3, #68	; 0x44
    301a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    301e:	681b      	ldr	r3, [r3, #0]
    3020:	2b00      	cmp	r3, #0
    3022:	d121      	bne.n	3068 <rs232_xmit_msg_task+0x88>

        option = menu;        
    3024:	f240 0328 	movw	r3, #40	; 0x28
    3028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    302c:	673b      	str	r3, [r7, #112]	; 0x70
        while(*option){
    302e:	e010      	b.n	3052 <rs232_xmit_msg_task+0x72>

			write(fdout, *option, strlen(*option));
    3030:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    3032:	681c      	ldr	r4, [r3, #0]
    3034:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    3036:	681b      	ldr	r3, [r3, #0]
    3038:	4618      	mov	r0, r3
    303a:	f7ff fd53 	bl	2ae4 <strlen>
    303e:	4603      	mov	r3, r0
    3040:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
    3042:	4621      	mov	r1, r4
    3044:	461a      	mov	r2, r3
    3046:	f7ff fb5f 	bl	2708 <write>
			option++;
    304a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    304c:	f103 0304 	add.w	r3, r3, #4
    3050:	673b      	str	r3, [r7, #112]	; 0x70
	setpriority(0, PRIORITY_DEFAULT - 2);

    if(!flag) {

        option = menu;        
        while(*option){
    3052:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    3054:	681b      	ldr	r3, [r3, #0]
    3056:	2b00      	cmp	r3, #0
    3058:	d1ea      	bne.n	3030 <rs232_xmit_msg_task+0x50>

			write(fdout, *option, strlen(*option));
			option++;
        }       
        flag = 1;                    
    305a:	f240 0344 	movw	r3, #68	; 0x44
    305e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3062:	f04f 0201 	mov.w	r2, #1
    3066:	601a      	str	r2, [r3, #0]
        
	while (1) {
		/* Read from the queue.  Keep trying until a message is
		 * received.  This will block for a period of time (specified
		 * by portMAX_DELAY). */
		read(fdin, str, 100);
    3068:	6eb8      	ldr	r0, [r7, #104]	; 0x68
    306a:	f107 0304 	add.w	r3, r7, #4
    306e:	4619      	mov	r1, r3
    3070:	f04f 0264 	mov.w	r2, #100	; 0x64
    3074:	f7ff fb4f 	bl	2716 <read>

		/* Write each character of the message to the RS232 port. */
		curr_char = 0;
    3078:	f04f 0300 	mov.w	r3, #0
    307c:	677b      	str	r3, [r7, #116]	; 0x74
		while (str[curr_char] != '\0') {
    307e:	e00d      	b.n	309c <rs232_xmit_msg_task+0xbc>
			write(fdout, &str[curr_char], 1);
    3080:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    3082:	f107 0204 	add.w	r2, r7, #4
    3086:	18d3      	adds	r3, r2, r3
    3088:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
    308a:	4619      	mov	r1, r3
    308c:	f04f 0201 	mov.w	r2, #1
    3090:	f7ff fb3a 	bl	2708 <write>
			curr_char++;
    3094:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    3096:	f103 0301 	add.w	r3, r3, #1
    309a:	677b      	str	r3, [r7, #116]	; 0x74
		 * by portMAX_DELAY). */
		read(fdin, str, 100);

		/* Write each character of the message to the RS232 port. */
		curr_char = 0;
		while (str[curr_char] != '\0') {
    309c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    309e:	f107 0204 	add.w	r2, r7, #4
    30a2:	18d3      	adds	r3, r2, r3
    30a4:	781b      	ldrb	r3, [r3, #0]
    30a6:	2b00      	cmp	r3, #0
    30a8:	d1ea      	bne.n	3080 <rs232_xmit_msg_task+0xa0>
			write(fdout, &str[curr_char], 1);
			curr_char++;
		}
	}
    30aa:	e7dd      	b.n	3068 <rs232_xmit_msg_task+0x88>

000030ac <queue_str_task>:
}

void queue_str_task(const char *str, int delay)
{
    30ac:	b580      	push	{r7, lr}
    30ae:	b084      	sub	sp, #16
    30b0:	af00      	add	r7, sp, #0
    30b2:	6078      	str	r0, [r7, #4]
    30b4:	6039      	str	r1, [r7, #0]
	int fdout = mq_open("/tmp/mqueue/out", 0);
    30b6:	f644 4080 	movw	r0, #19584	; 0x4c80
    30ba:	f2c0 0000 	movt	r0, #0
    30be:	f04f 0100 	mov.w	r1, #0
    30c2:	f7ff fe99 	bl	2df8 <mq_open>
    30c6:	60f8      	str	r0, [r7, #12]
	int msg_len = strlen(str) + 1;
    30c8:	6878      	ldr	r0, [r7, #4]
    30ca:	f7ff fd0b 	bl	2ae4 <strlen>
    30ce:	4603      	mov	r3, r0
    30d0:	f103 0301 	add.w	r3, r3, #1
    30d4:	60bb      	str	r3, [r7, #8]

	while (1) {
		/* Post the message.  Keep on trying until it is successful. */
		write(fdout, str, msg_len);
    30d6:	68bb      	ldr	r3, [r7, #8]
    30d8:	68f8      	ldr	r0, [r7, #12]
    30da:	6879      	ldr	r1, [r7, #4]
    30dc:	461a      	mov	r2, r3
    30de:	f7ff fb13 	bl	2708 <write>

		/* Wait. */
		sleep(delay);
    30e2:	683b      	ldr	r3, [r7, #0]
    30e4:	4618      	mov	r0, r3
    30e6:	f7ff fb39 	bl	275c <sleep>
	}
    30ea:	e7f4      	b.n	30d6 <queue_str_task+0x2a>

000030ec <queue_str_task1>:
}

void queue_str_task1()
{
    30ec:	b580      	push	{r7, lr}
    30ee:	af00      	add	r7, sp, #0
	queue_str_task("Hello 1\n", 200);
    30f0:	f644 4090 	movw	r0, #19600	; 0x4c90
    30f4:	f2c0 0000 	movt	r0, #0
    30f8:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    30fc:	f7ff ffd6 	bl	30ac <queue_str_task>
}
    3100:	bd80      	pop	{r7, pc}
    3102:	bf00      	nop

00003104 <queue_str_task2>:

void queue_str_task2()
{
    3104:	b580      	push	{r7, lr}
    3106:	af00      	add	r7, sp, #0
	queue_str_task("Hello 2\n", 50);
    3108:	f644 409c 	movw	r0, #19612	; 0x4c9c
    310c:	f2c0 0000 	movt	r0, #0
    3110:	f04f 0132 	mov.w	r1, #50	; 0x32
    3114:	f7ff ffca 	bl	30ac <queue_str_task>
}
    3118:	bd80      	pop	{r7, pc}
    311a:	bf00      	nop

0000311c <write_char>:

void write_char(char data_char)
{
    311c:	b580      	push	{r7, lr}
    311e:	b082      	sub	sp, #8
    3120:	af00      	add	r7, sp, #0
    3122:	4603      	mov	r3, r0
    3124:	71fb      	strb	r3, [r7, #7]
	USART_SendData(USART2, data_char);
    3126:	79fb      	ldrb	r3, [r7, #7]
    3128:	b29b      	uxth	r3, r3
    312a:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    312e:	f2c4 0000 	movt	r0, #16384	; 0x4000
    3132:	4619      	mov	r1, r3
    3134:	f7fe fe5c 	bl	1df0 <USART_SendData>
	while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);	
    3138:	bf00      	nop
    313a:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    313e:	f2c4 0000 	movt	r0, #16384	; 0x4000
    3142:	f04f 0180 	mov.w	r1, #128	; 0x80
    3146:	f7fe ffa5 	bl	2094 <USART_GetFlagStatus>
    314a:	4603      	mov	r3, r0
    314c:	2b00      	cmp	r3, #0
    314e:	d0f4      	beq.n	313a <write_char+0x1e>
}
    3150:	f107 0708 	add.w	r7, r7, #8
    3154:	46bd      	mov	sp, r7
    3156:	bd80      	pop	{r7, pc}

00003158 <serial_readwrite_task>:

void serial_readwrite_task()
{
    3158:	b590      	push	{r4, r7, lr}
    315a:	b0a5      	sub	sp, #148	; 0x94
    315c:	af00      	add	r7, sp, #0
	char str[100];
	char ch;
	int curr_char;
	int done;
    
    char *strCmd[] = {"hello","echo","ps",NULL};
    315e:	f644 43c8 	movw	r3, #19656	; 0x4cc8
    3162:	f2c0 0300 	movt	r3, #0
    3166:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3168:	f107 0404 	add.w	r4, r7, #4
    316c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int i;
    int len_msghead;
    

	fdout = mq_open("/tmp/mqueue/out", 0);
    3170:	f644 4080 	movw	r0, #19584	; 0x4c80
    3174:	f2c0 0000 	movt	r0, #0
    3178:	f04f 0100 	mov.w	r1, #0
    317c:	f7ff fe3c 	bl	2df8 <mq_open>
    3180:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	fdin = open("/dev/tty0/in", 0);
    3184:	f644 30cc 	movw	r0, #19404	; 0x4bcc
    3188:	f2c0 0000 	movt	r0, #0
    318c:	f04f 0100 	mov.w	r1, #0
    3190:	f7ff fdec 	bl	2d6c <open>
    3194:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80

	/* Prepare the response message to be queued. */
    len_msghead = strlen("MyShell:");
    3198:	f04f 0308 	mov.w	r3, #8
    319c:	67fb      	str	r3, [r7, #124]	; 0x7c

	while (1) {
        
        curr_char =0;
    319e:	f04f 0300 	mov.w	r3, #0
    31a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        memset(str, 0x00, strlen(str));
    31a6:	f107 0318 	add.w	r3, r7, #24
    31aa:	4618      	mov	r0, r3
    31ac:	f7ff fc9a 	bl	2ae4 <strlen>
    31b0:	4603      	mov	r3, r0
    31b2:	f107 0218 	add.w	r2, r7, #24
    31b6:	4610      	mov	r0, r2
    31b8:	f04f 0100 	mov.w	r1, #0
    31bc:	461a      	mov	r2, r3
    31be:	f001 fc87 	bl	4ad0 <memset>
        
        memcpy(str, "MyShell:", len_msghead);
    31c2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
    31c4:	f644 43a8 	movw	r3, #19624	; 0x4ca8
    31c8:	f2c0 0300 	movt	r3, #0
    31cc:	f107 0218 	add.w	r2, r7, #24
    31d0:	4611      	mov	r1, r2
    31d2:	461a      	mov	r2, r3
    31d4:	4603      	mov	r3, r0
    31d6:	4608      	mov	r0, r1
    31d8:	4611      	mov	r1, r2
    31da:	461a      	mov	r2, r3
    31dc:	f001 fc30 	bl	4a40 <memcpy>
		curr_char = strlen(str);
    31e0:	f107 0318 	add.w	r3, r7, #24
    31e4:	4618      	mov	r0, r3
    31e6:	f7ff fc7d 	bl	2ae4 <strlen>
    31ea:	4603      	mov	r3, r0
    31ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        
		done = 0;
    31f0:	f04f 0300 	mov.w	r3, #0
    31f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		do {

			/* Receive a byte from the RS232 port (this call will
			 * block). */
			read(fdin, &ch, 1);
    31f8:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
    31fc:	f107 0317 	add.w	r3, r7, #23
    3200:	4619      	mov	r1, r3
    3202:	f04f 0201 	mov.w	r2, #1
    3206:	f7ff fa86 	bl	2716 <read>
            
			if(ch == '\r') {
    320a:	7dfb      	ldrb	r3, [r7, #23]
    320c:	2b0d      	cmp	r3, #13
    320e:	d107      	bne.n	3220 <serial_readwrite_task+0xc8>
				/* Enter */
				write_char('\n');
    3210:	f04f 000a 	mov.w	r0, #10
    3214:	f7ff ff82 	bl	311c <write_char>
				write_char('\r');
    3218:	f04f 000d 	mov.w	r0, #13
    321c:	f7ff ff7e 	bl	311c <write_char>
            

			/* If the byte is an end-of-line type character, then
			 * finish the string and inidcate we are done.
			 */
			if (curr_char >= 99 || (ch == '\r') || (ch == '\n')) {
    3220:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    3224:	2b62      	cmp	r3, #98	; 0x62
    3226:	dc05      	bgt.n	3234 <serial_readwrite_task+0xdc>
    3228:	7dfb      	ldrb	r3, [r7, #23]
    322a:	2b0d      	cmp	r3, #13
    322c:	d002      	beq.n	3234 <serial_readwrite_task+0xdc>
    322e:	7dfb      	ldrb	r3, [r7, #23]
    3230:	2b0a      	cmp	r3, #10
    3232:	d10c      	bne.n	324e <serial_readwrite_task+0xf6>
				str[curr_char] = '\0';
    3234:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    3238:	f107 0218 	add.w	r2, r7, #24
    323c:	18d3      	adds	r3, r2, r3
    323e:	f04f 0200 	mov.w	r2, #0
    3242:	701a      	strb	r2, [r3, #0]
				done = -1;
    3244:	f04f 33ff 	mov.w	r3, #4294967295
    3248:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    324c:	e00c      	b.n	3268 <serial_readwrite_task+0x110>
				/* Otherwise, add the character to the
				 * response string. */
			}
			else {
				str[curr_char++] = ch;
    324e:	7dfa      	ldrb	r2, [r7, #23]
    3250:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    3254:	f107 0118 	add.w	r1, r7, #24
    3258:	18cb      	adds	r3, r1, r3
    325a:	701a      	strb	r2, [r3, #0]
    325c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    3260:	f103 0301 	add.w	r3, r3, #1
    3264:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			}
            
		} while (!done);
    3268:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    326c:	2b00      	cmp	r3, #0
    326e:	d0c3      	beq.n	31f8 <serial_readwrite_task+0xa0>

		/* Once we are done building the response string, queue the
		 * response to be sent to the RS232 port.
		 */
		 
		write(fdout, str, curr_char+1+1);		 
    3270:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    3274:	f103 0302 	add.w	r3, r3, #2
    3278:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
    327c:	f107 0218 	add.w	r2, r7, #24
    3280:	4611      	mov	r1, r2
    3282:	461a      	mov	r2, r3
    3284:	f7ff fa40 	bl	2708 <write>
//        write(fdout, str, strlen(str));      
    
	}
    3288:	e789      	b.n	319e <serial_readwrite_task+0x46>
    328a:	bf00      	nop

0000328c <first>:

    
}

void first()
{
    328c:	b580      	push	{r7, lr}
    328e:	af00      	add	r7, sp, #0
	setpriority(0, 0);
    3290:	f04f 0000 	mov.w	r0, #0
    3294:	f04f 0100 	mov.w	r1, #0
    3298:	f7ff fa52 	bl	2740 <setpriority>

	if (!fork()) setpriority(0, 0), pathserver();
    329c:	f7ff fa26 	bl	26ec <fork>
    32a0:	4603      	mov	r3, r0
    32a2:	2b00      	cmp	r3, #0
    32a4:	d107      	bne.n	32b6 <first+0x2a>
    32a6:	f04f 0000 	mov.w	r0, #0
    32aa:	f04f 0100 	mov.w	r1, #0
    32ae:	f7ff fa47 	bl	2740 <setpriority>
    32b2:	f7ff fc49 	bl	2b48 <pathserver>
	if (!fork()) setpriority(0, 0), serialout(USART2, USART2_IRQn);
    32b6:	f7ff fa19 	bl	26ec <fork>
    32ba:	4603      	mov	r3, r0
    32bc:	2b00      	cmp	r3, #0
    32be:	d10d      	bne.n	32dc <first+0x50>
    32c0:	f04f 0000 	mov.w	r0, #0
    32c4:	f04f 0100 	mov.w	r1, #0
    32c8:	f7ff fa3a 	bl	2740 <setpriority>
    32cc:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    32d0:	f2c4 0000 	movt	r0, #16384	; 0x4000
    32d4:	f04f 0126 	mov.w	r1, #38	; 0x26
    32d8:	f7ff fdaa 	bl	2e30 <serialout>
	if (!fork()) setpriority(0, 0), serialin(USART2, USART2_IRQn);
    32dc:	f7ff fa06 	bl	26ec <fork>
    32e0:	4603      	mov	r3, r0
    32e2:	2b00      	cmp	r3, #0
    32e4:	d10d      	bne.n	3302 <first+0x76>
    32e6:	f04f 0000 	mov.w	r0, #0
    32ea:	f04f 0100 	mov.w	r1, #0
    32ee:	f7ff fa27 	bl	2740 <setpriority>
    32f2:	f44f 4088 	mov.w	r0, #17408	; 0x4400
    32f6:	f2c4 0000 	movt	r0, #16384	; 0x4000
    32fa:	f04f 0126 	mov.w	r1, #38	; 0x26
    32fe:	f7ff fde7 	bl	2ed0 <serialin>
	if (!fork()) rs232_xmit_msg_task();
    3302:	f7ff f9f3 	bl	26ec <fork>
    3306:	4603      	mov	r3, r0
    3308:	2b00      	cmp	r3, #0
    330a:	d101      	bne.n	3310 <first+0x84>
    330c:	f7ff fe68 	bl	2fe0 <rs232_xmit_msg_task>
//	if (!fork()) setpriority(0, PRIORITY_DEFAULT - 10), queue_str_task1();
//  if (!fork()) setpriority(0, PRIORITY_DEFAULT - 10), queue_str_task2();
	if (!fork()) setpriority(0, PRIORITY_DEFAULT - 10), serial_readwrite_task();
    3310:	f7ff f9ec 	bl	26ec <fork>
    3314:	4603      	mov	r3, r0
    3316:	2b00      	cmp	r3, #0
    3318:	d107      	bne.n	332a <first+0x9e>
    331a:	f04f 0000 	mov.w	r0, #0
    331e:	f04f 010a 	mov.w	r1, #10
    3322:	f7ff fa0d 	bl	2740 <setpriority>
    3326:	f7ff ff17 	bl	3158 <serial_readwrite_task>

	setpriority(0, PRIORITY_LIMIT);
    332a:	f04f 0000 	mov.w	r0, #0
    332e:	f04f 0127 	mov.w	r1, #39	; 0x27
    3332:	f7ff fa05 	bl	2740 <setpriority>

	while(1);
    3336:	e7fe      	b.n	3336 <first+0xaa>

00003338 <init_task>:
#define PIPE_POP(pipe, v)  RB_POP((pipe), PIPE_BUF, (v))
#define PIPE_PEEK(pipe, v, i)  RB_PEEK((pipe), PIPE_BUF, (v), (i))
#define PIPE_LEN(pipe)     (RB_LEN((pipe), PIPE_BUF))

unsigned int *init_task(unsigned int *stack, void (*start)())
{
    3338:	b480      	push	{r7}
    333a:	b083      	sub	sp, #12
    333c:	af00      	add	r7, sp, #0
    333e:	6078      	str	r0, [r7, #4]
    3340:	6039      	str	r1, [r7, #0]
	stack += STACK_SIZE - 9; /* End of stack, minus what we're about to push */
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
    3348:	f103 030c 	add.w	r3, r3, #12
    334c:	607b      	str	r3, [r7, #4]
	stack[8] = (unsigned int)start;
    334e:	687b      	ldr	r3, [r7, #4]
    3350:	f103 0320 	add.w	r3, r3, #32
    3354:	683a      	ldr	r2, [r7, #0]
    3356:	601a      	str	r2, [r3, #0]
	return stack;
    3358:	687b      	ldr	r3, [r7, #4]
}
    335a:	4618      	mov	r0, r3
    335c:	f107 070c 	add.w	r7, r7, #12
    3360:	46bd      	mov	sp, r7
    3362:	bc80      	pop	{r7}
    3364:	4770      	bx	lr
    3366:	bf00      	nop

00003368 <task_push>:

int
task_push (struct task_control_block **list, struct task_control_block *item)
{
    3368:	b480      	push	{r7}
    336a:	b083      	sub	sp, #12
    336c:	af00      	add	r7, sp, #0
    336e:	6078      	str	r0, [r7, #4]
    3370:	6039      	str	r1, [r7, #0]
	if (list && item) {
    3372:	687b      	ldr	r3, [r7, #4]
    3374:	2b00      	cmp	r3, #0
    3376:	d02d      	beq.n	33d4 <task_push+0x6c>
    3378:	683b      	ldr	r3, [r7, #0]
    337a:	2b00      	cmp	r3, #0
    337c:	d02a      	beq.n	33d4 <task_push+0x6c>
		/* Remove itself from original list */
		if (item->prev)
    337e:	683b      	ldr	r3, [r7, #0]
    3380:	691b      	ldr	r3, [r3, #16]
    3382:	2b00      	cmp	r3, #0
    3384:	d004      	beq.n	3390 <task_push+0x28>
			*(item->prev) = item->next;
    3386:	683b      	ldr	r3, [r7, #0]
    3388:	691b      	ldr	r3, [r3, #16]
    338a:	683a      	ldr	r2, [r7, #0]
    338c:	6952      	ldr	r2, [r2, #20]
    338e:	601a      	str	r2, [r3, #0]
		if (item->next)
    3390:	683b      	ldr	r3, [r7, #0]
    3392:	695b      	ldr	r3, [r3, #20]
    3394:	2b00      	cmp	r3, #0
    3396:	d00b      	beq.n	33b0 <task_push+0x48>
			item->next->prev = item->prev;
    3398:	683b      	ldr	r3, [r7, #0]
    339a:	695b      	ldr	r3, [r3, #20]
    339c:	683a      	ldr	r2, [r7, #0]
    339e:	6912      	ldr	r2, [r2, #16]
    33a0:	611a      	str	r2, [r3, #16]
		/* Insert into new list */
		while (*list) list = &((*list)->next);
    33a2:	e005      	b.n	33b0 <task_push+0x48>
    33a4:	687b      	ldr	r3, [r7, #4]
    33a6:	681b      	ldr	r3, [r3, #0]
    33a8:	f103 0314 	add.w	r3, r3, #20
    33ac:	607b      	str	r3, [r7, #4]
    33ae:	e000      	b.n	33b2 <task_push+0x4a>
    33b0:	bf00      	nop
    33b2:	687b      	ldr	r3, [r7, #4]
    33b4:	681b      	ldr	r3, [r3, #0]
    33b6:	2b00      	cmp	r3, #0
    33b8:	d1f4      	bne.n	33a4 <task_push+0x3c>
		*list = item;
    33ba:	687b      	ldr	r3, [r7, #4]
    33bc:	683a      	ldr	r2, [r7, #0]
    33be:	601a      	str	r2, [r3, #0]
		item->prev = list;
    33c0:	683b      	ldr	r3, [r7, #0]
    33c2:	687a      	ldr	r2, [r7, #4]
    33c4:	611a      	str	r2, [r3, #16]
		item->next = NULL;
    33c6:	683b      	ldr	r3, [r7, #0]
    33c8:	f04f 0200 	mov.w	r2, #0
    33cc:	615a      	str	r2, [r3, #20]
		return 0;
    33ce:	f04f 0300 	mov.w	r3, #0
    33d2:	e001      	b.n	33d8 <task_push+0x70>
	}
	return -1;
    33d4:	f04f 33ff 	mov.w	r3, #4294967295
}
    33d8:	4618      	mov	r0, r3
    33da:	f107 070c 	add.w	r7, r7, #12
    33de:	46bd      	mov	sp, r7
    33e0:	bc80      	pop	{r7}
    33e2:	4770      	bx	lr

000033e4 <task_pop>:

struct task_control_block*
task_pop (struct task_control_block **list)
{
    33e4:	b480      	push	{r7}
    33e6:	b085      	sub	sp, #20
    33e8:	af00      	add	r7, sp, #0
    33ea:	6078      	str	r0, [r7, #4]
	if (list) {
    33ec:	687b      	ldr	r3, [r7, #4]
    33ee:	2b00      	cmp	r3, #0
    33f0:	d01b      	beq.n	342a <task_pop+0x46>
		struct task_control_block *item = *list;
    33f2:	687b      	ldr	r3, [r7, #4]
    33f4:	681b      	ldr	r3, [r3, #0]
    33f6:	60fb      	str	r3, [r7, #12]
		if (item) {
    33f8:	68fb      	ldr	r3, [r7, #12]
    33fa:	2b00      	cmp	r3, #0
    33fc:	d015      	beq.n	342a <task_pop+0x46>
			*list = item->next;
    33fe:	68fb      	ldr	r3, [r7, #12]
    3400:	695a      	ldr	r2, [r3, #20]
    3402:	687b      	ldr	r3, [r7, #4]
    3404:	601a      	str	r2, [r3, #0]
			if (item->next)
    3406:	68fb      	ldr	r3, [r7, #12]
    3408:	695b      	ldr	r3, [r3, #20]
    340a:	2b00      	cmp	r3, #0
    340c:	d003      	beq.n	3416 <task_pop+0x32>
				item->next->prev = list;
    340e:	68fb      	ldr	r3, [r7, #12]
    3410:	695b      	ldr	r3, [r3, #20]
    3412:	687a      	ldr	r2, [r7, #4]
    3414:	611a      	str	r2, [r3, #16]
			item->prev = NULL;
    3416:	68fb      	ldr	r3, [r7, #12]
    3418:	f04f 0200 	mov.w	r2, #0
    341c:	611a      	str	r2, [r3, #16]
			item->next = NULL;
    341e:	68fb      	ldr	r3, [r7, #12]
    3420:	f04f 0200 	mov.w	r2, #0
    3424:	615a      	str	r2, [r3, #20]
			return item;
    3426:	68fb      	ldr	r3, [r7, #12]
    3428:	e001      	b.n	342e <task_pop+0x4a>
		}
	}
	return NULL;
    342a:	f04f 0300 	mov.w	r3, #0
}
    342e:	4618      	mov	r0, r3
    3430:	f107 0714 	add.w	r7, r7, #20
    3434:	46bd      	mov	sp, r7
    3436:	bc80      	pop	{r7}
    3438:	4770      	bx	lr
    343a:	bf00      	nop

0000343c <_read>:

void _read(struct task_control_block *task, struct task_control_block *tasks, size_t task_count, struct pipe_ringbuffer *pipes);
void _write(struct task_control_block *task, struct task_control_block *tasks, size_t task_count, struct pipe_ringbuffer *pipes);

void _read(struct task_control_block *task, struct task_control_block *tasks, size_t task_count, struct pipe_ringbuffer *pipes)
{
    343c:	b580      	push	{r7, lr}
    343e:	b086      	sub	sp, #24
    3440:	af00      	add	r7, sp, #0
    3442:	60f8      	str	r0, [r7, #12]
    3444:	60b9      	str	r1, [r7, #8]
    3446:	607a      	str	r2, [r7, #4]
    3448:	603b      	str	r3, [r7, #0]
	task->status = TASK_READY;
    344a:	68fb      	ldr	r3, [r7, #12]
    344c:	f04f 0200 	mov.w	r2, #0
    3450:	609a      	str	r2, [r3, #8]
	/* If the fd is invalid */
	if (task->stack->r0 > PIPE_LIMIT) {
    3452:	68fb      	ldr	r3, [r7, #12]
    3454:	681b      	ldr	r3, [r3, #0]
    3456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3458:	2b10      	cmp	r3, #16
    345a:	d905      	bls.n	3468 <_read+0x2c>
		task->stack->r0 = -1;
    345c:	68fb      	ldr	r3, [r7, #12]
    345e:	681b      	ldr	r3, [r3, #0]
    3460:	f04f 32ff 	mov.w	r2, #4294967295
    3464:	629a      	str	r2, [r3, #40]	; 0x28
    3466:	e03d      	b.n	34e4 <_read+0xa8>
	}
	else {
		struct pipe_ringbuffer *pipe = &pipes[task->stack->r0];
    3468:	68fb      	ldr	r3, [r7, #12]
    346a:	681b      	ldr	r3, [r3, #0]
    346c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    346e:	f04f 0258 	mov.w	r2, #88	; 0x58
    3472:	fb02 f303 	mul.w	r3, r2, r3
    3476:	683a      	ldr	r2, [r7, #0]
    3478:	18d3      	adds	r3, r2, r3
    347a:	613b      	str	r3, [r7, #16]

		if (pipe->readable(pipe, task)) {
    347c:	693b      	ldr	r3, [r7, #16]
    347e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3480:	6938      	ldr	r0, [r7, #16]
    3482:	68f9      	ldr	r1, [r7, #12]
    3484:	4798      	blx	r3
    3486:	4603      	mov	r3, r0
    3488:	2b00      	cmp	r3, #0
    348a:	d02b      	beq.n	34e4 <_read+0xa8>
			size_t i;

			pipe->read(pipe, task);
    348c:	693b      	ldr	r3, [r7, #16]
    348e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    3490:	6938      	ldr	r0, [r7, #16]
    3492:	68f9      	ldr	r1, [r7, #12]
    3494:	4798      	blx	r3

			/* Unblock any waiting writes */
			for (i = 0; i < task_count; i++)
    3496:	f04f 0300 	mov.w	r3, #0
    349a:	617b      	str	r3, [r7, #20]
    349c:	e01e      	b.n	34dc <_read+0xa0>
				if (tasks[i].status == TASK_WAIT_WRITE)
    349e:	697a      	ldr	r2, [r7, #20]
    34a0:	4613      	mov	r3, r2
    34a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    34a6:	189b      	adds	r3, r3, r2
    34a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    34ac:	68ba      	ldr	r2, [r7, #8]
    34ae:	18d3      	adds	r3, r2, r3
    34b0:	689b      	ldr	r3, [r3, #8]
    34b2:	2b02      	cmp	r3, #2
    34b4:	d10e      	bne.n	34d4 <_read+0x98>
					_write(&tasks[i], tasks, task_count, pipes);
    34b6:	697a      	ldr	r2, [r7, #20]
    34b8:	4613      	mov	r3, r2
    34ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
    34be:	189b      	adds	r3, r3, r2
    34c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    34c4:	68ba      	ldr	r2, [r7, #8]
    34c6:	18d3      	adds	r3, r2, r3
    34c8:	4618      	mov	r0, r3
    34ca:	68b9      	ldr	r1, [r7, #8]
    34cc:	687a      	ldr	r2, [r7, #4]
    34ce:	683b      	ldr	r3, [r7, #0]
    34d0:	f000 f80c 	bl	34ec <_write>
			size_t i;

			pipe->read(pipe, task);

			/* Unblock any waiting writes */
			for (i = 0; i < task_count; i++)
    34d4:	697b      	ldr	r3, [r7, #20]
    34d6:	f103 0301 	add.w	r3, r3, #1
    34da:	617b      	str	r3, [r7, #20]
    34dc:	697a      	ldr	r2, [r7, #20]
    34de:	687b      	ldr	r3, [r7, #4]
    34e0:	429a      	cmp	r2, r3
    34e2:	d3dc      	bcc.n	349e <_read+0x62>
				if (tasks[i].status == TASK_WAIT_WRITE)
					_write(&tasks[i], tasks, task_count, pipes);
		}
	}
}
    34e4:	f107 0718 	add.w	r7, r7, #24
    34e8:	46bd      	mov	sp, r7
    34ea:	bd80      	pop	{r7, pc}

000034ec <_write>:

void _write(struct task_control_block *task, struct task_control_block *tasks, size_t task_count, struct pipe_ringbuffer *pipes)
{
    34ec:	b580      	push	{r7, lr}
    34ee:	b086      	sub	sp, #24
    34f0:	af00      	add	r7, sp, #0
    34f2:	60f8      	str	r0, [r7, #12]
    34f4:	60b9      	str	r1, [r7, #8]
    34f6:	607a      	str	r2, [r7, #4]
    34f8:	603b      	str	r3, [r7, #0]
	task->status = TASK_READY;
    34fa:	68fb      	ldr	r3, [r7, #12]
    34fc:	f04f 0200 	mov.w	r2, #0
    3500:	609a      	str	r2, [r3, #8]
	/* If the fd is invalid */
	if (task->stack->r0 > PIPE_LIMIT) {
    3502:	68fb      	ldr	r3, [r7, #12]
    3504:	681b      	ldr	r3, [r3, #0]
    3506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3508:	2b10      	cmp	r3, #16
    350a:	d905      	bls.n	3518 <_write+0x2c>
		task->stack->r0 = -1;
    350c:	68fb      	ldr	r3, [r7, #12]
    350e:	681b      	ldr	r3, [r3, #0]
    3510:	f04f 32ff 	mov.w	r2, #4294967295
    3514:	629a      	str	r2, [r3, #40]	; 0x28
    3516:	e03d      	b.n	3594 <_write+0xa8>
	}
	else {
		struct pipe_ringbuffer *pipe = &pipes[task->stack->r0];
    3518:	68fb      	ldr	r3, [r7, #12]
    351a:	681b      	ldr	r3, [r3, #0]
    351c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    351e:	f04f 0258 	mov.w	r2, #88	; 0x58
    3522:	fb02 f303 	mul.w	r3, r2, r3
    3526:	683a      	ldr	r2, [r7, #0]
    3528:	18d3      	adds	r3, r2, r3
    352a:	613b      	str	r3, [r7, #16]

		if (pipe->writable(pipe, task)) {
    352c:	693b      	ldr	r3, [r7, #16]
    352e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3530:	6938      	ldr	r0, [r7, #16]
    3532:	68f9      	ldr	r1, [r7, #12]
    3534:	4798      	blx	r3
    3536:	4603      	mov	r3, r0
    3538:	2b00      	cmp	r3, #0
    353a:	d02b      	beq.n	3594 <_write+0xa8>
			size_t i;

			pipe->write(pipe, task);
    353c:	693b      	ldr	r3, [r7, #16]
    353e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3540:	6938      	ldr	r0, [r7, #16]
    3542:	68f9      	ldr	r1, [r7, #12]
    3544:	4798      	blx	r3

			/* Unblock any waiting reads */
			for (i = 0; i < task_count; i++)
    3546:	f04f 0300 	mov.w	r3, #0
    354a:	617b      	str	r3, [r7, #20]
    354c:	e01e      	b.n	358c <_write+0xa0>
				if (tasks[i].status == TASK_WAIT_READ)
    354e:	697a      	ldr	r2, [r7, #20]
    3550:	4613      	mov	r3, r2
    3552:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3556:	189b      	adds	r3, r3, r2
    3558:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    355c:	68ba      	ldr	r2, [r7, #8]
    355e:	18d3      	adds	r3, r2, r3
    3560:	689b      	ldr	r3, [r3, #8]
    3562:	2b01      	cmp	r3, #1
    3564:	d10e      	bne.n	3584 <_write+0x98>
					_read(&tasks[i], tasks, task_count, pipes);
    3566:	697a      	ldr	r2, [r7, #20]
    3568:	4613      	mov	r3, r2
    356a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    356e:	189b      	adds	r3, r3, r2
    3570:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3574:	68ba      	ldr	r2, [r7, #8]
    3576:	18d3      	adds	r3, r2, r3
    3578:	4618      	mov	r0, r3
    357a:	68b9      	ldr	r1, [r7, #8]
    357c:	687a      	ldr	r2, [r7, #4]
    357e:	683b      	ldr	r3, [r7, #0]
    3580:	f7ff ff5c 	bl	343c <_read>
			size_t i;

			pipe->write(pipe, task);

			/* Unblock any waiting reads */
			for (i = 0; i < task_count; i++)
    3584:	697b      	ldr	r3, [r7, #20]
    3586:	f103 0301 	add.w	r3, r3, #1
    358a:	617b      	str	r3, [r7, #20]
    358c:	697a      	ldr	r2, [r7, #20]
    358e:	687b      	ldr	r3, [r7, #4]
    3590:	429a      	cmp	r2, r3
    3592:	d3dc      	bcc.n	354e <_write+0x62>
				if (tasks[i].status == TASK_WAIT_READ)
					_read(&tasks[i], tasks, task_count, pipes);
		}
	}
}
    3594:	f107 0718 	add.w	r7, r7, #24
    3598:	46bd      	mov	sp, r7
    359a:	bd80      	pop	{r7, pc}

0000359c <fifo_readable>:

int
fifo_readable (struct pipe_ringbuffer *pipe,
			   struct task_control_block *task)
{
    359c:	b480      	push	{r7}
    359e:	b083      	sub	sp, #12
    35a0:	af00      	add	r7, sp, #0
    35a2:	6078      	str	r0, [r7, #4]
    35a4:	6039      	str	r1, [r7, #0]
	/* Trying to read too much */
	if (task->stack->r2 > PIPE_BUF) {
    35a6:	683b      	ldr	r3, [r7, #0]
    35a8:	681b      	ldr	r3, [r3, #0]
    35aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    35ac:	2b40      	cmp	r3, #64	; 0x40
    35ae:	d907      	bls.n	35c0 <fifo_readable+0x24>
		task->stack->r0 = -1;
    35b0:	683b      	ldr	r3, [r7, #0]
    35b2:	681b      	ldr	r3, [r3, #0]
    35b4:	f04f 32ff 	mov.w	r2, #4294967295
    35b8:	629a      	str	r2, [r3, #40]	; 0x28
		return 0;
    35ba:	f04f 0300 	mov.w	r3, #0
    35be:	e01f      	b.n	3600 <fifo_readable+0x64>
	}
	if ((size_t)PIPE_LEN(*pipe) < task->stack->r2) {
    35c0:	687b      	ldr	r3, [r7, #4]
    35c2:	685a      	ldr	r2, [r3, #4]
    35c4:	687b      	ldr	r3, [r7, #4]
    35c6:	681b      	ldr	r3, [r3, #0]
    35c8:	1ad2      	subs	r2, r2, r3
    35ca:	687b      	ldr	r3, [r7, #4]
    35cc:	6859      	ldr	r1, [r3, #4]
    35ce:	687b      	ldr	r3, [r7, #4]
    35d0:	681b      	ldr	r3, [r3, #0]
    35d2:	4299      	cmp	r1, r3
    35d4:	da02      	bge.n	35dc <fifo_readable+0x40>
    35d6:	f04f 0340 	mov.w	r3, #64	; 0x40
    35da:	e001      	b.n	35e0 <fifo_readable+0x44>
    35dc:	f04f 0300 	mov.w	r3, #0
    35e0:	18d3      	adds	r3, r2, r3
    35e2:	461a      	mov	r2, r3
    35e4:	683b      	ldr	r3, [r7, #0]
    35e6:	681b      	ldr	r3, [r3, #0]
    35e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    35ea:	429a      	cmp	r2, r3
    35ec:	d206      	bcs.n	35fc <fifo_readable+0x60>
		/* Trying to read more than there is: block */
		task->status = TASK_WAIT_READ;
    35ee:	683b      	ldr	r3, [r7, #0]
    35f0:	f04f 0201 	mov.w	r2, #1
    35f4:	609a      	str	r2, [r3, #8]
		return 0;
    35f6:	f04f 0300 	mov.w	r3, #0
    35fa:	e001      	b.n	3600 <fifo_readable+0x64>
	}
	return 1;
    35fc:	f04f 0301 	mov.w	r3, #1
}
    3600:	4618      	mov	r0, r3
    3602:	f107 070c 	add.w	r7, r7, #12
    3606:	46bd      	mov	sp, r7
    3608:	bc80      	pop	{r7}
    360a:	4770      	bx	lr

0000360c <mq_readable>:

int
mq_readable (struct pipe_ringbuffer *pipe,
			 struct task_control_block *task)
{
    360c:	b480      	push	{r7}
    360e:	b087      	sub	sp, #28
    3610:	af00      	add	r7, sp, #0
    3612:	6078      	str	r0, [r7, #4]
    3614:	6039      	str	r1, [r7, #0]
	size_t msg_len;

	/* Trying to read too much */
	if ((size_t)PIPE_LEN(*pipe) < sizeof(size_t)) {
    3616:	687b      	ldr	r3, [r7, #4]
    3618:	685a      	ldr	r2, [r3, #4]
    361a:	687b      	ldr	r3, [r7, #4]
    361c:	681b      	ldr	r3, [r3, #0]
    361e:	1ad2      	subs	r2, r2, r3
    3620:	687b      	ldr	r3, [r7, #4]
    3622:	6859      	ldr	r1, [r3, #4]
    3624:	687b      	ldr	r3, [r7, #4]
    3626:	681b      	ldr	r3, [r3, #0]
    3628:	4299      	cmp	r1, r3
    362a:	da02      	bge.n	3632 <mq_readable+0x26>
    362c:	f04f 0340 	mov.w	r3, #64	; 0x40
    3630:	e001      	b.n	3636 <mq_readable+0x2a>
    3632:	f04f 0300 	mov.w	r3, #0
    3636:	18d3      	adds	r3, r2, r3
    3638:	2b03      	cmp	r3, #3
    363a:	d806      	bhi.n	364a <mq_readable+0x3e>
		/* Nothing to read */
		task->status = TASK_WAIT_READ;
    363c:	683b      	ldr	r3, [r7, #0]
    363e:	f04f 0201 	mov.w	r2, #1
    3642:	609a      	str	r2, [r3, #8]
		return 0;
    3644:	f04f 0300 	mov.w	r3, #0
    3648:	e03e      	b.n	36c8 <mq_readable+0xbc>
	}

	PIPE_PEEK(*pipe, msg_len, 4);
    364a:	f04f 0304 	mov.w	r3, #4
    364e:	617b      	str	r3, [r7, #20]
    3650:	687b      	ldr	r3, [r7, #4]
    3652:	681b      	ldr	r3, [r3, #0]
    3654:	613b      	str	r3, [r7, #16]
    3656:	f04f 0300 	mov.w	r3, #0
    365a:	60fb      	str	r3, [r7, #12]
    365c:	e018      	b.n	3690 <mq_readable+0x84>
    365e:	68fb      	ldr	r3, [r7, #12]
    3660:	f107 0208 	add.w	r2, r7, #8
    3664:	18d3      	adds	r3, r2, r3
    3666:	6879      	ldr	r1, [r7, #4]
    3668:	693a      	ldr	r2, [r7, #16]
    366a:	188a      	adds	r2, r1, r2
    366c:	f102 0208 	add.w	r2, r2, #8
    3670:	7812      	ldrb	r2, [r2, #0]
    3672:	701a      	strb	r2, [r3, #0]
    3674:	68fb      	ldr	r3, [r7, #12]
    3676:	f103 0301 	add.w	r3, r3, #1
    367a:	60fb      	str	r3, [r7, #12]
    367c:	693b      	ldr	r3, [r7, #16]
    367e:	f103 0301 	add.w	r3, r3, #1
    3682:	613b      	str	r3, [r7, #16]
    3684:	693b      	ldr	r3, [r7, #16]
    3686:	2b3f      	cmp	r3, #63	; 0x3f
    3688:	dd02      	ble.n	3690 <mq_readable+0x84>
    368a:	f04f 0300 	mov.w	r3, #0
    368e:	613b      	str	r3, [r7, #16]
    3690:	697b      	ldr	r3, [r7, #20]
    3692:	2b00      	cmp	r3, #0
    3694:	bf0c      	ite	eq
    3696:	2300      	moveq	r3, #0
    3698:	2301      	movne	r3, #1
    369a:	b2db      	uxtb	r3, r3
    369c:	697a      	ldr	r2, [r7, #20]
    369e:	f102 32ff 	add.w	r2, r2, #4294967295
    36a2:	617a      	str	r2, [r7, #20]
    36a4:	2b00      	cmp	r3, #0
    36a6:	d1da      	bne.n	365e <mq_readable+0x52>

	if (msg_len > task->stack->r2) {
    36a8:	683b      	ldr	r3, [r7, #0]
    36aa:	681b      	ldr	r3, [r3, #0]
    36ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    36ae:	68bb      	ldr	r3, [r7, #8]
    36b0:	429a      	cmp	r2, r3
    36b2:	d207      	bcs.n	36c4 <mq_readable+0xb8>
		/* Trying to read more than buffer size */
		task->stack->r0 = -1;
    36b4:	683b      	ldr	r3, [r7, #0]
    36b6:	681b      	ldr	r3, [r3, #0]
    36b8:	f04f 32ff 	mov.w	r2, #4294967295
    36bc:	629a      	str	r2, [r3, #40]	; 0x28
		return 0;
    36be:	f04f 0300 	mov.w	r3, #0
    36c2:	e001      	b.n	36c8 <mq_readable+0xbc>
	}
	return 1;
    36c4:	f04f 0301 	mov.w	r3, #1
}
    36c8:	4618      	mov	r0, r3
    36ca:	f107 071c 	add.w	r7, r7, #28
    36ce:	46bd      	mov	sp, r7
    36d0:	bc80      	pop	{r7}
    36d2:	4770      	bx	lr

000036d4 <fifo_read>:

int
fifo_read (struct pipe_ringbuffer *pipe,
		   struct task_control_block *task)
{
    36d4:	b480      	push	{r7}
    36d6:	b085      	sub	sp, #20
    36d8:	af00      	add	r7, sp, #0
    36da:	6078      	str	r0, [r7, #4]
    36dc:	6039      	str	r1, [r7, #0]
	size_t i;
	char *buf = (char*)task->stack->r1;
    36de:	683b      	ldr	r3, [r7, #0]
    36e0:	681b      	ldr	r3, [r3, #0]
    36e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    36e4:	60bb      	str	r3, [r7, #8]
	/* Copy data into buf */
	for (i = 0; i < task->stack->r2; i++) {
    36e6:	f04f 0300 	mov.w	r3, #0
    36ea:	60fb      	str	r3, [r7, #12]
    36ec:	e01a      	b.n	3724 <fifo_read+0x50>
		PIPE_POP(*pipe, buf[i]);
    36ee:	68ba      	ldr	r2, [r7, #8]
    36f0:	68fb      	ldr	r3, [r7, #12]
    36f2:	18d3      	adds	r3, r2, r3
    36f4:	687a      	ldr	r2, [r7, #4]
    36f6:	6812      	ldr	r2, [r2, #0]
    36f8:	6879      	ldr	r1, [r7, #4]
    36fa:	188a      	adds	r2, r1, r2
    36fc:	7a12      	ldrb	r2, [r2, #8]
    36fe:	701a      	strb	r2, [r3, #0]
    3700:	687b      	ldr	r3, [r7, #4]
    3702:	681b      	ldr	r3, [r3, #0]
    3704:	f103 0201 	add.w	r2, r3, #1
    3708:	687b      	ldr	r3, [r7, #4]
    370a:	601a      	str	r2, [r3, #0]
    370c:	687b      	ldr	r3, [r7, #4]
    370e:	681b      	ldr	r3, [r3, #0]
    3710:	2b3f      	cmp	r3, #63	; 0x3f
    3712:	dd03      	ble.n	371c <fifo_read+0x48>
    3714:	687b      	ldr	r3, [r7, #4]
    3716:	f04f 0200 	mov.w	r2, #0
    371a:	601a      	str	r2, [r3, #0]
		   struct task_control_block *task)
{
	size_t i;
	char *buf = (char*)task->stack->r1;
	/* Copy data into buf */
	for (i = 0; i < task->stack->r2; i++) {
    371c:	68fb      	ldr	r3, [r7, #12]
    371e:	f103 0301 	add.w	r3, r3, #1
    3722:	60fb      	str	r3, [r7, #12]
    3724:	683b      	ldr	r3, [r7, #0]
    3726:	681b      	ldr	r3, [r3, #0]
    3728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    372a:	68fb      	ldr	r3, [r7, #12]
    372c:	429a      	cmp	r2, r3
    372e:	d8de      	bhi.n	36ee <fifo_read+0x1a>
		PIPE_POP(*pipe, buf[i]);
	}
	return task->stack->r2;
    3730:	683b      	ldr	r3, [r7, #0]
    3732:	681b      	ldr	r3, [r3, #0]
    3734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
    3736:	4618      	mov	r0, r3
    3738:	f107 0714 	add.w	r7, r7, #20
    373c:	46bd      	mov	sp, r7
    373e:	bc80      	pop	{r7}
    3740:	4770      	bx	lr
    3742:	bf00      	nop

00003744 <mq_read>:

int
mq_read (struct pipe_ringbuffer *pipe,
		 struct task_control_block *task)
{
    3744:	b480      	push	{r7}
    3746:	b087      	sub	sp, #28
    3748:	af00      	add	r7, sp, #0
    374a:	6078      	str	r0, [r7, #4]
    374c:	6039      	str	r1, [r7, #0]
	size_t msg_len;
	size_t i;
	char *buf = (char*)task->stack->r1;
    374e:	683b      	ldr	r3, [r7, #0]
    3750:	681b      	ldr	r3, [r3, #0]
    3752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3754:	613b      	str	r3, [r7, #16]
	/* Get length */
	for (i = 0; i < 4; i++) {
    3756:	f04f 0300 	mov.w	r3, #0
    375a:	617b      	str	r3, [r7, #20]
    375c:	e01b      	b.n	3796 <mq_read+0x52>
		PIPE_POP(*pipe, *(((char*)&msg_len)+i));
    375e:	697b      	ldr	r3, [r7, #20]
    3760:	f107 020c 	add.w	r2, r7, #12
    3764:	18d3      	adds	r3, r2, r3
    3766:	687a      	ldr	r2, [r7, #4]
    3768:	6812      	ldr	r2, [r2, #0]
    376a:	6879      	ldr	r1, [r7, #4]
    376c:	188a      	adds	r2, r1, r2
    376e:	7a12      	ldrb	r2, [r2, #8]
    3770:	701a      	strb	r2, [r3, #0]
    3772:	687b      	ldr	r3, [r7, #4]
    3774:	681b      	ldr	r3, [r3, #0]
    3776:	f103 0201 	add.w	r2, r3, #1
    377a:	687b      	ldr	r3, [r7, #4]
    377c:	601a      	str	r2, [r3, #0]
    377e:	687b      	ldr	r3, [r7, #4]
    3780:	681b      	ldr	r3, [r3, #0]
    3782:	2b3f      	cmp	r3, #63	; 0x3f
    3784:	dd03      	ble.n	378e <mq_read+0x4a>
    3786:	687b      	ldr	r3, [r7, #4]
    3788:	f04f 0200 	mov.w	r2, #0
    378c:	601a      	str	r2, [r3, #0]
{
	size_t msg_len;
	size_t i;
	char *buf = (char*)task->stack->r1;
	/* Get length */
	for (i = 0; i < 4; i++) {
    378e:	697b      	ldr	r3, [r7, #20]
    3790:	f103 0301 	add.w	r3, r3, #1
    3794:	617b      	str	r3, [r7, #20]
    3796:	697b      	ldr	r3, [r7, #20]
    3798:	2b03      	cmp	r3, #3
    379a:	d9e0      	bls.n	375e <mq_read+0x1a>
		PIPE_POP(*pipe, *(((char*)&msg_len)+i));
	}
	/* Copy data into buf */
	for (i = 0; i < msg_len; i++) {
    379c:	f04f 0300 	mov.w	r3, #0
    37a0:	617b      	str	r3, [r7, #20]
    37a2:	e01a      	b.n	37da <mq_read+0x96>
		PIPE_POP(*pipe, buf[i]);
    37a4:	693a      	ldr	r2, [r7, #16]
    37a6:	697b      	ldr	r3, [r7, #20]
    37a8:	18d3      	adds	r3, r2, r3
    37aa:	687a      	ldr	r2, [r7, #4]
    37ac:	6812      	ldr	r2, [r2, #0]
    37ae:	6879      	ldr	r1, [r7, #4]
    37b0:	188a      	adds	r2, r1, r2
    37b2:	7a12      	ldrb	r2, [r2, #8]
    37b4:	701a      	strb	r2, [r3, #0]
    37b6:	687b      	ldr	r3, [r7, #4]
    37b8:	681b      	ldr	r3, [r3, #0]
    37ba:	f103 0201 	add.w	r2, r3, #1
    37be:	687b      	ldr	r3, [r7, #4]
    37c0:	601a      	str	r2, [r3, #0]
    37c2:	687b      	ldr	r3, [r7, #4]
    37c4:	681b      	ldr	r3, [r3, #0]
    37c6:	2b3f      	cmp	r3, #63	; 0x3f
    37c8:	dd03      	ble.n	37d2 <mq_read+0x8e>
    37ca:	687b      	ldr	r3, [r7, #4]
    37cc:	f04f 0200 	mov.w	r2, #0
    37d0:	601a      	str	r2, [r3, #0]
	/* Get length */
	for (i = 0; i < 4; i++) {
		PIPE_POP(*pipe, *(((char*)&msg_len)+i));
	}
	/* Copy data into buf */
	for (i = 0; i < msg_len; i++) {
    37d2:	697b      	ldr	r3, [r7, #20]
    37d4:	f103 0301 	add.w	r3, r3, #1
    37d8:	617b      	str	r3, [r7, #20]
    37da:	68fb      	ldr	r3, [r7, #12]
    37dc:	697a      	ldr	r2, [r7, #20]
    37de:	429a      	cmp	r2, r3
    37e0:	d3e0      	bcc.n	37a4 <mq_read+0x60>
		PIPE_POP(*pipe, buf[i]);
	}
	return msg_len;
    37e2:	68fb      	ldr	r3, [r7, #12]
}
    37e4:	4618      	mov	r0, r3
    37e6:	f107 071c 	add.w	r7, r7, #28
    37ea:	46bd      	mov	sp, r7
    37ec:	bc80      	pop	{r7}
    37ee:	4770      	bx	lr

000037f0 <fifo_writable>:

int
fifo_writable (struct pipe_ringbuffer *pipe,
			   struct task_control_block *task)
{
    37f0:	b480      	push	{r7}
    37f2:	b083      	sub	sp, #12
    37f4:	af00      	add	r7, sp, #0
    37f6:	6078      	str	r0, [r7, #4]
    37f8:	6039      	str	r1, [r7, #0]
	/* If the write would be non-atomic */
	if (task->stack->r2 > PIPE_BUF) {
    37fa:	683b      	ldr	r3, [r7, #0]
    37fc:	681b      	ldr	r3, [r3, #0]
    37fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3800:	2b40      	cmp	r3, #64	; 0x40
    3802:	d907      	bls.n	3814 <fifo_writable+0x24>
		task->stack->r0 = -1;
    3804:	683b      	ldr	r3, [r7, #0]
    3806:	681b      	ldr	r3, [r3, #0]
    3808:	f04f 32ff 	mov.w	r2, #4294967295
    380c:	629a      	str	r2, [r3, #40]	; 0x28
		return 0;
    380e:	f04f 0300 	mov.w	r3, #0
    3812:	e020      	b.n	3856 <fifo_writable+0x66>
	}
	/* Preserve 1 byte to distiguish empty or full */
	if ((size_t)PIPE_BUF - PIPE_LEN(*pipe) - 1 < task->stack->r2) {
    3814:	687b      	ldr	r3, [r7, #4]
    3816:	681a      	ldr	r2, [r3, #0]
    3818:	687b      	ldr	r3, [r7, #4]
    381a:	685b      	ldr	r3, [r3, #4]
    381c:	1ad2      	subs	r2, r2, r3
    381e:	687b      	ldr	r3, [r7, #4]
    3820:	6859      	ldr	r1, [r3, #4]
    3822:	687b      	ldr	r3, [r7, #4]
    3824:	681b      	ldr	r3, [r3, #0]
    3826:	4299      	cmp	r1, r3
    3828:	da02      	bge.n	3830 <fifo_writable+0x40>
    382a:	f04f 0340 	mov.w	r3, #64	; 0x40
    382e:	e001      	b.n	3834 <fifo_writable+0x44>
    3830:	f04f 0300 	mov.w	r3, #0
    3834:	1ad3      	subs	r3, r2, r3
    3836:	f103 023f 	add.w	r2, r3, #63	; 0x3f
    383a:	683b      	ldr	r3, [r7, #0]
    383c:	681b      	ldr	r3, [r3, #0]
    383e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3840:	429a      	cmp	r2, r3
    3842:	d206      	bcs.n	3852 <fifo_writable+0x62>
		/* Trying to write more than we have space for: block */
		task->status = TASK_WAIT_WRITE;
    3844:	683b      	ldr	r3, [r7, #0]
    3846:	f04f 0202 	mov.w	r2, #2
    384a:	609a      	str	r2, [r3, #8]
		return 0;
    384c:	f04f 0300 	mov.w	r3, #0
    3850:	e001      	b.n	3856 <fifo_writable+0x66>
	}
	return 1;
    3852:	f04f 0301 	mov.w	r3, #1
}
    3856:	4618      	mov	r0, r3
    3858:	f107 070c 	add.w	r7, r7, #12
    385c:	46bd      	mov	sp, r7
    385e:	bc80      	pop	{r7}
    3860:	4770      	bx	lr
    3862:	bf00      	nop

00003864 <mq_writable>:

int
mq_writable (struct pipe_ringbuffer *pipe,
			 struct task_control_block *task)
{
    3864:	b480      	push	{r7}
    3866:	b085      	sub	sp, #20
    3868:	af00      	add	r7, sp, #0
    386a:	6078      	str	r0, [r7, #4]
    386c:	6039      	str	r1, [r7, #0]
	size_t total_len = sizeof(size_t) + task->stack->r2;
    386e:	683b      	ldr	r3, [r7, #0]
    3870:	681b      	ldr	r3, [r3, #0]
    3872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3874:	f103 0304 	add.w	r3, r3, #4
    3878:	60fb      	str	r3, [r7, #12]

	/* If the write would be non-atomic */
	if (total_len > PIPE_BUF) {
    387a:	68fb      	ldr	r3, [r7, #12]
    387c:	2b40      	cmp	r3, #64	; 0x40
    387e:	d907      	bls.n	3890 <mq_writable+0x2c>
		task->stack->r0 = -1;
    3880:	683b      	ldr	r3, [r7, #0]
    3882:	681b      	ldr	r3, [r3, #0]
    3884:	f04f 32ff 	mov.w	r2, #4294967295
    3888:	629a      	str	r2, [r3, #40]	; 0x28
		return 0;
    388a:	f04f 0300 	mov.w	r3, #0
    388e:	e01e      	b.n	38ce <mq_writable+0x6a>
	}
	/* Preserve 1 byte to distiguish empty or full */
	if ((size_t)PIPE_BUF - PIPE_LEN(*pipe) - 1 < total_len) {
    3890:	687b      	ldr	r3, [r7, #4]
    3892:	681a      	ldr	r2, [r3, #0]
    3894:	687b      	ldr	r3, [r7, #4]
    3896:	685b      	ldr	r3, [r3, #4]
    3898:	1ad2      	subs	r2, r2, r3
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	6859      	ldr	r1, [r3, #4]
    389e:	687b      	ldr	r3, [r7, #4]
    38a0:	681b      	ldr	r3, [r3, #0]
    38a2:	4299      	cmp	r1, r3
    38a4:	da02      	bge.n	38ac <mq_writable+0x48>
    38a6:	f04f 0340 	mov.w	r3, #64	; 0x40
    38aa:	e001      	b.n	38b0 <mq_writable+0x4c>
    38ac:	f04f 0300 	mov.w	r3, #0
    38b0:	1ad3      	subs	r3, r2, r3
    38b2:	f103 023f 	add.w	r2, r3, #63	; 0x3f
    38b6:	68fb      	ldr	r3, [r7, #12]
    38b8:	429a      	cmp	r2, r3
    38ba:	d206      	bcs.n	38ca <mq_writable+0x66>
		/* Trying to write more than we have space for: block */
		task->status = TASK_WAIT_WRITE;
    38bc:	683b      	ldr	r3, [r7, #0]
    38be:	f04f 0202 	mov.w	r2, #2
    38c2:	609a      	str	r2, [r3, #8]
		return 0;
    38c4:	f04f 0300 	mov.w	r3, #0
    38c8:	e001      	b.n	38ce <mq_writable+0x6a>
	}
	return 1;
    38ca:	f04f 0301 	mov.w	r3, #1
}
    38ce:	4618      	mov	r0, r3
    38d0:	f107 0714 	add.w	r7, r7, #20
    38d4:	46bd      	mov	sp, r7
    38d6:	bc80      	pop	{r7}
    38d8:	4770      	bx	lr
    38da:	bf00      	nop

000038dc <fifo_write>:

int
fifo_write (struct pipe_ringbuffer *pipe,
			struct task_control_block *task)
{
    38dc:	b480      	push	{r7}
    38de:	b085      	sub	sp, #20
    38e0:	af00      	add	r7, sp, #0
    38e2:	6078      	str	r0, [r7, #4]
    38e4:	6039      	str	r1, [r7, #0]
	size_t i;
	const char *buf = (const char*)task->stack->r1;
    38e6:	683b      	ldr	r3, [r7, #0]
    38e8:	681b      	ldr	r3, [r3, #0]
    38ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    38ec:	60bb      	str	r3, [r7, #8]
	/* Copy data into pipe */
	for (i = 0; i < task->stack->r2; i++)
    38ee:	f04f 0300 	mov.w	r3, #0
    38f2:	60fb      	str	r3, [r7, #12]
    38f4:	e01a      	b.n	392c <fifo_write+0x50>
		PIPE_PUSH(*pipe,buf[i]);
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	685b      	ldr	r3, [r3, #4]
    38fa:	68b9      	ldr	r1, [r7, #8]
    38fc:	68fa      	ldr	r2, [r7, #12]
    38fe:	188a      	adds	r2, r1, r2
    3900:	7812      	ldrb	r2, [r2, #0]
    3902:	6879      	ldr	r1, [r7, #4]
    3904:	18cb      	adds	r3, r1, r3
    3906:	721a      	strb	r2, [r3, #8]
    3908:	687b      	ldr	r3, [r7, #4]
    390a:	685b      	ldr	r3, [r3, #4]
    390c:	f103 0201 	add.w	r2, r3, #1
    3910:	687b      	ldr	r3, [r7, #4]
    3912:	605a      	str	r2, [r3, #4]
    3914:	687b      	ldr	r3, [r7, #4]
    3916:	685b      	ldr	r3, [r3, #4]
    3918:	2b3f      	cmp	r3, #63	; 0x3f
    391a:	dd03      	ble.n	3924 <fifo_write+0x48>
    391c:	687b      	ldr	r3, [r7, #4]
    391e:	f04f 0200 	mov.w	r2, #0
    3922:	605a      	str	r2, [r3, #4]
			struct task_control_block *task)
{
	size_t i;
	const char *buf = (const char*)task->stack->r1;
	/* Copy data into pipe */
	for (i = 0; i < task->stack->r2; i++)
    3924:	68fb      	ldr	r3, [r7, #12]
    3926:	f103 0301 	add.w	r3, r3, #1
    392a:	60fb      	str	r3, [r7, #12]
    392c:	683b      	ldr	r3, [r7, #0]
    392e:	681b      	ldr	r3, [r3, #0]
    3930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3932:	68fb      	ldr	r3, [r7, #12]
    3934:	429a      	cmp	r2, r3
    3936:	d8de      	bhi.n	38f6 <fifo_write+0x1a>
		PIPE_PUSH(*pipe,buf[i]);
	return task->stack->r2;
    3938:	683b      	ldr	r3, [r7, #0]
    393a:	681b      	ldr	r3, [r3, #0]
    393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
    393e:	4618      	mov	r0, r3
    3940:	f107 0714 	add.w	r7, r7, #20
    3944:	46bd      	mov	sp, r7
    3946:	bc80      	pop	{r7}
    3948:	4770      	bx	lr
    394a:	bf00      	nop

0000394c <mq_write>:

int
mq_write (struct pipe_ringbuffer *pipe,
		  struct task_control_block *task)
{
    394c:	b480      	push	{r7}
    394e:	b085      	sub	sp, #20
    3950:	af00      	add	r7, sp, #0
    3952:	6078      	str	r0, [r7, #4]
    3954:	6039      	str	r1, [r7, #0]
	size_t i;
	const char *buf = (const char*)task->stack->r1;
    3956:	683b      	ldr	r3, [r7, #0]
    3958:	681b      	ldr	r3, [r3, #0]
    395a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    395c:	60bb      	str	r3, [r7, #8]
	/* Copy count into pipe */
	for (i = 0; i < sizeof(size_t); i++)
    395e:	f04f 0300 	mov.w	r3, #0
    3962:	60fb      	str	r3, [r7, #12]
    3964:	e01d      	b.n	39a2 <mq_write+0x56>
		PIPE_PUSH(*pipe,*(((char*)&task->stack->r2)+i));
    3966:	687b      	ldr	r3, [r7, #4]
    3968:	685b      	ldr	r3, [r3, #4]
    396a:	683a      	ldr	r2, [r7, #0]
    396c:	6812      	ldr	r2, [r2, #0]
    396e:	f102 0130 	add.w	r1, r2, #48	; 0x30
    3972:	68fa      	ldr	r2, [r7, #12]
    3974:	188a      	adds	r2, r1, r2
    3976:	7812      	ldrb	r2, [r2, #0]
    3978:	6879      	ldr	r1, [r7, #4]
    397a:	18cb      	adds	r3, r1, r3
    397c:	721a      	strb	r2, [r3, #8]
    397e:	687b      	ldr	r3, [r7, #4]
    3980:	685b      	ldr	r3, [r3, #4]
    3982:	f103 0201 	add.w	r2, r3, #1
    3986:	687b      	ldr	r3, [r7, #4]
    3988:	605a      	str	r2, [r3, #4]
    398a:	687b      	ldr	r3, [r7, #4]
    398c:	685b      	ldr	r3, [r3, #4]
    398e:	2b3f      	cmp	r3, #63	; 0x3f
    3990:	dd03      	ble.n	399a <mq_write+0x4e>
    3992:	687b      	ldr	r3, [r7, #4]
    3994:	f04f 0200 	mov.w	r2, #0
    3998:	605a      	str	r2, [r3, #4]
		  struct task_control_block *task)
{
	size_t i;
	const char *buf = (const char*)task->stack->r1;
	/* Copy count into pipe */
	for (i = 0; i < sizeof(size_t); i++)
    399a:	68fb      	ldr	r3, [r7, #12]
    399c:	f103 0301 	add.w	r3, r3, #1
    39a0:	60fb      	str	r3, [r7, #12]
    39a2:	68fb      	ldr	r3, [r7, #12]
    39a4:	2b03      	cmp	r3, #3
    39a6:	d9de      	bls.n	3966 <mq_write+0x1a>
		PIPE_PUSH(*pipe,*(((char*)&task->stack->r2)+i));
	/* Copy data into pipe */
	for (i = 0; i < task->stack->r2; i++)
    39a8:	f04f 0300 	mov.w	r3, #0
    39ac:	60fb      	str	r3, [r7, #12]
    39ae:	e01a      	b.n	39e6 <mq_write+0x9a>
		PIPE_PUSH(*pipe,buf[i]);
    39b0:	687b      	ldr	r3, [r7, #4]
    39b2:	685b      	ldr	r3, [r3, #4]
    39b4:	68b9      	ldr	r1, [r7, #8]
    39b6:	68fa      	ldr	r2, [r7, #12]
    39b8:	188a      	adds	r2, r1, r2
    39ba:	7812      	ldrb	r2, [r2, #0]
    39bc:	6879      	ldr	r1, [r7, #4]
    39be:	18cb      	adds	r3, r1, r3
    39c0:	721a      	strb	r2, [r3, #8]
    39c2:	687b      	ldr	r3, [r7, #4]
    39c4:	685b      	ldr	r3, [r3, #4]
    39c6:	f103 0201 	add.w	r2, r3, #1
    39ca:	687b      	ldr	r3, [r7, #4]
    39cc:	605a      	str	r2, [r3, #4]
    39ce:	687b      	ldr	r3, [r7, #4]
    39d0:	685b      	ldr	r3, [r3, #4]
    39d2:	2b3f      	cmp	r3, #63	; 0x3f
    39d4:	dd03      	ble.n	39de <mq_write+0x92>
    39d6:	687b      	ldr	r3, [r7, #4]
    39d8:	f04f 0200 	mov.w	r2, #0
    39dc:	605a      	str	r2, [r3, #4]
	const char *buf = (const char*)task->stack->r1;
	/* Copy count into pipe */
	for (i = 0; i < sizeof(size_t); i++)
		PIPE_PUSH(*pipe,*(((char*)&task->stack->r2)+i));
	/* Copy data into pipe */
	for (i = 0; i < task->stack->r2; i++)
    39de:	68fb      	ldr	r3, [r7, #12]
    39e0:	f103 0301 	add.w	r3, r3, #1
    39e4:	60fb      	str	r3, [r7, #12]
    39e6:	683b      	ldr	r3, [r7, #0]
    39e8:	681b      	ldr	r3, [r3, #0]
    39ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    39ec:	68fb      	ldr	r3, [r7, #12]
    39ee:	429a      	cmp	r2, r3
    39f0:	d8de      	bhi.n	39b0 <mq_write+0x64>
		PIPE_PUSH(*pipe,buf[i]);
	return task->stack->r2;
    39f2:	683b      	ldr	r3, [r7, #0]
    39f4:	681b      	ldr	r3, [r3, #0]
    39f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
    39f8:	4618      	mov	r0, r3
    39fa:	f107 0714 	add.w	r7, r7, #20
    39fe:	46bd      	mov	sp, r7
    3a00:	bc80      	pop	{r7}
    3a02:	4770      	bx	lr

00003a04 <_mknod>:

int
_mknod(struct pipe_ringbuffer *pipe, int dev)
{
    3a04:	b480      	push	{r7}
    3a06:	b083      	sub	sp, #12
    3a08:	af00      	add	r7, sp, #0
    3a0a:	6078      	str	r0, [r7, #4]
    3a0c:	6039      	str	r1, [r7, #0]
	switch(dev) {
    3a0e:	683b      	ldr	r3, [r7, #0]
    3a10:	2b01      	cmp	r3, #1
    3a12:	d002      	beq.n	3a1a <_mknod+0x16>
    3a14:	2b02      	cmp	r3, #2
    3a16:	d019      	beq.n	3a4c <_mknod+0x48>
    3a18:	e031      	b.n	3a7e <_mknod+0x7a>
	case S_IFIFO:
		pipe->readable = fifo_readable;
    3a1a:	687a      	ldr	r2, [r7, #4]
    3a1c:	f243 539d 	movw	r3, #13725	; 0x359d
    3a20:	f2c0 0300 	movt	r3, #0
    3a24:	6493      	str	r3, [r2, #72]	; 0x48
		pipe->writable = fifo_writable;
    3a26:	687a      	ldr	r2, [r7, #4]
    3a28:	f243 73f1 	movw	r3, #14321	; 0x37f1
    3a2c:	f2c0 0300 	movt	r3, #0
    3a30:	64d3      	str	r3, [r2, #76]	; 0x4c
		pipe->read = fifo_read;
    3a32:	687a      	ldr	r2, [r7, #4]
    3a34:	f243 63d5 	movw	r3, #14037	; 0x36d5
    3a38:	f2c0 0300 	movt	r3, #0
    3a3c:	6513      	str	r3, [r2, #80]	; 0x50
		pipe->write = fifo_write;
    3a3e:	687a      	ldr	r2, [r7, #4]
    3a40:	f643 03dd 	movw	r3, #14557	; 0x38dd
    3a44:	f2c0 0300 	movt	r3, #0
    3a48:	6553      	str	r3, [r2, #84]	; 0x54
		break;
    3a4a:	e01b      	b.n	3a84 <_mknod+0x80>
	case S_IMSGQ:
		pipe->readable = mq_readable;
    3a4c:	687a      	ldr	r2, [r7, #4]
    3a4e:	f243 630d 	movw	r3, #13837	; 0x360d
    3a52:	f2c0 0300 	movt	r3, #0
    3a56:	6493      	str	r3, [r2, #72]	; 0x48
		pipe->writable = mq_writable;
    3a58:	687a      	ldr	r2, [r7, #4]
    3a5a:	f643 0365 	movw	r3, #14437	; 0x3865
    3a5e:	f2c0 0300 	movt	r3, #0
    3a62:	64d3      	str	r3, [r2, #76]	; 0x4c
		pipe->read = mq_read;
    3a64:	687a      	ldr	r2, [r7, #4]
    3a66:	f243 7345 	movw	r3, #14149	; 0x3745
    3a6a:	f2c0 0300 	movt	r3, #0
    3a6e:	6513      	str	r3, [r2, #80]	; 0x50
		pipe->write = mq_write;
    3a70:	687a      	ldr	r2, [r7, #4]
    3a72:	f643 134d 	movw	r3, #14669	; 0x394d
    3a76:	f2c0 0300 	movt	r3, #0
    3a7a:	6553      	str	r3, [r2, #84]	; 0x54
		break;
    3a7c:	e002      	b.n	3a84 <_mknod+0x80>
	default:
		return 1;
    3a7e:	f04f 0301 	mov.w	r3, #1
    3a82:	e001      	b.n	3a88 <_mknod+0x84>
	}
	return 0;
    3a84:	f04f 0300 	mov.w	r3, #0
}
    3a88:	4618      	mov	r0, r3
    3a8a:	f107 070c 	add.w	r7, r7, #12
    3a8e:	46bd      	mov	sp, r7
    3a90:	bc80      	pop	{r7}
    3a92:	4770      	bx	lr

00003a94 <main>:

int main()
{
    3a94:	b590      	push	{r4, r7, lr}
    3a96:	f5ad 4d8e 	sub.w	sp, sp, #18176	; 0x4700
    3a9a:	b087      	sub	sp, #28
    3a9c:	af00      	add	r7, sp, #0
	unsigned int stacks[TASK_LIMIT][STACK_SIZE];
	struct task_control_block tasks[TASK_LIMIT];
	struct pipe_ringbuffer pipes[PIPE_LIMIT];
	struct task_control_block *ready_list[PRIORITY_LIMIT + 1];  /* [0 ... 39] */
	struct task_control_block *wait_list = NULL;
    3a9e:	f107 0318 	add.w	r3, r7, #24
    3aa2:	f1a3 0314 	sub.w	r3, r3, #20
    3aa6:	f04f 0200 	mov.w	r2, #0
    3aaa:	601a      	str	r2, [r3, #0]
	size_t task_count = 0;
    3aac:	f04f 0300 	mov.w	r3, #0
    3ab0:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3ab4:	f100 0014 	add.w	r0, r0, #20
    3ab8:	6003      	str	r3, [r0, #0]
	size_t current_task = 0;
    3aba:	f04f 0300 	mov.w	r3, #0
    3abe:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3ac2:	f101 0110 	add.w	r1, r1, #16
    3ac6:	600b      	str	r3, [r1, #0]
	size_t i;
	struct task_control_block *task;
	int timeup;
	unsigned int tick_count = 0;
    3ac8:	f04f 0300 	mov.w	r3, #0
    3acc:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    3ad0:	6013      	str	r3, [r2, #0]

	SysTick_Config(configCPU_CLOCK_HZ / configTICK_RATE_HZ);
    3ad2:	f64f 4080 	movw	r0, #64640	; 0xfc80
    3ad6:	f2c0 000a 	movt	r0, #10
    3ada:	f7fe ffc3 	bl	2a64 <SysTick_Config>

	init_rs232();
    3ade:	f7fe fec5 	bl	286c <init_rs232>
	__enable_irq();
    3ae2:	f7fe ff51 	bl	2988 <__enable_irq>

	tasks[task_count].stack = (void*)init_task(stacks[task_count], &first);
    3ae6:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3aea:	f10c 0c14 	add.w	ip, ip, #20
    3aee:	f8dc 3000 	ldr.w	r3, [ip]
    3af2:	ea4f 22c3 	mov.w	r2, r3, lsl #11
    3af6:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    3afa:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
    3afe:	189b      	adds	r3, r3, r2
    3b00:	4618      	mov	r0, r3
    3b02:	f243 218d 	movw	r1, #12941	; 0x328d
    3b06:	f2c0 0100 	movt	r1, #0
    3b0a:	f7ff fc15 	bl	3338 <init_task>
    3b0e:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3b12:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3b16:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3b1a:	f103 0314 	add.w	r3, r3, #20
    3b1e:	6819      	ldr	r1, [r3, #0]
    3b20:	460b      	mov	r3, r1
    3b22:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3b26:	185b      	adds	r3, r3, r1
    3b28:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3b2c:	18d3      	adds	r3, r2, r3
    3b2e:	6018      	str	r0, [r3, #0]
	tasks[task_count].pid = 0;
    3b30:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3b34:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3b38:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3b3c:	f10c 0c14 	add.w	ip, ip, #20
    3b40:	f8dc 1000 	ldr.w	r1, [ip]
    3b44:	460b      	mov	r3, r1
    3b46:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3b4a:	185b      	adds	r3, r3, r1
    3b4c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3b50:	18d3      	adds	r3, r2, r3
    3b52:	f04f 0200 	mov.w	r2, #0
    3b56:	605a      	str	r2, [r3, #4]
	tasks[task_count].priority = PRIORITY_DEFAULT;
    3b58:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3b5c:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3b60:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3b64:	f100 0014 	add.w	r0, r0, #20
    3b68:	6801      	ldr	r1, [r0, #0]
    3b6a:	460b      	mov	r3, r1
    3b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3b70:	185b      	adds	r3, r3, r1
    3b72:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3b76:	18d3      	adds	r3, r2, r3
    3b78:	f103 0308 	add.w	r3, r3, #8
    3b7c:	f04f 0214 	mov.w	r2, #20
    3b80:	605a      	str	r2, [r3, #4]
	task_count++;
    3b82:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3b86:	f101 0114 	add.w	r1, r1, #20
    3b8a:	680b      	ldr	r3, [r1, #0]
    3b8c:	f103 0301 	add.w	r3, r3, #1
    3b90:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    3b94:	f102 0214 	add.w	r2, r2, #20
    3b98:	6013      	str	r3, [r2, #0]

	/* Initialize all pipes */
	for (i = 0; i < PIPE_LIMIT; i++)
    3b9a:	f04f 0300 	mov.w	r3, #0
    3b9e:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3ba2:	f10c 0c0c 	add.w	ip, ip, #12
    3ba6:	f8cc 3000 	str.w	r3, [ip]
    3baa:	e03b      	b.n	3c24 <main+0x190>
		pipes[i].start = pipes[i].end = 0;
    3bac:	f507 738c 	add.w	r3, r7, #280	; 0x118
    3bb0:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
    3bb4:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3bb8:	f100 000c 	add.w	r0, r0, #12
    3bbc:	6802      	ldr	r2, [r0, #0]
    3bbe:	f04f 0158 	mov.w	r1, #88	; 0x58
    3bc2:	fb01 f202 	mul.w	r2, r1, r2
    3bc6:	189b      	adds	r3, r3, r2
    3bc8:	f04f 0200 	mov.w	r2, #0
    3bcc:	605a      	str	r2, [r3, #4]
    3bce:	f507 738c 	add.w	r3, r7, #280	; 0x118
    3bd2:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
    3bd6:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3bda:	f101 010c 	add.w	r1, r1, #12
    3bde:	680a      	ldr	r2, [r1, #0]
    3be0:	f04f 0158 	mov.w	r1, #88	; 0x58
    3be4:	fb01 f202 	mul.w	r2, r1, r2
    3be8:	189b      	adds	r3, r3, r2
    3bea:	685a      	ldr	r2, [r3, #4]
    3bec:	f507 738c 	add.w	r3, r7, #280	; 0x118
    3bf0:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
    3bf4:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3bf8:	f10c 0c0c 	add.w	ip, ip, #12
    3bfc:	f8dc 1000 	ldr.w	r1, [ip]
    3c00:	f04f 0058 	mov.w	r0, #88	; 0x58
    3c04:	fb00 f101 	mul.w	r1, r0, r1
    3c08:	185b      	adds	r3, r3, r1
    3c0a:	601a      	str	r2, [r3, #0]
	tasks[task_count].pid = 0;
	tasks[task_count].priority = PRIORITY_DEFAULT;
	task_count++;

	/* Initialize all pipes */
	for (i = 0; i < PIPE_LIMIT; i++)
    3c0c:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3c10:	f100 000c 	add.w	r0, r0, #12
    3c14:	6803      	ldr	r3, [r0, #0]
    3c16:	f103 0301 	add.w	r3, r3, #1
    3c1a:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3c1e:	f101 010c 	add.w	r1, r1, #12
    3c22:	600b      	str	r3, [r1, #0]
    3c24:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    3c28:	f102 020c 	add.w	r2, r2, #12
    3c2c:	6813      	ldr	r3, [r2, #0]
    3c2e:	2b0f      	cmp	r3, #15
    3c30:	d9bc      	bls.n	3bac <main+0x118>
		pipes[i].start = pipes[i].end = 0;

	/* Initialize fifos */
	for (i = 0; i <= PATHSERVER_FD; i++)
    3c32:	f04f 0300 	mov.w	r3, #0
    3c36:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3c3a:	f10c 0c0c 	add.w	ip, ip, #12
    3c3e:	f8cc 3000 	str.w	r3, [ip]
    3c42:	e01e      	b.n	3c82 <main+0x1ee>
		_mknod(&pipes[i], S_IFIFO);
    3c44:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3c48:	f100 000c 	add.w	r0, r0, #12
    3c4c:	6803      	ldr	r3, [r0, #0]
    3c4e:	f04f 0258 	mov.w	r2, #88	; 0x58
    3c52:	fb02 f203 	mul.w	r2, r2, r3
    3c56:	f507 738c 	add.w	r3, r7, #280	; 0x118
    3c5a:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
    3c5e:	189b      	adds	r3, r3, r2
    3c60:	4618      	mov	r0, r3
    3c62:	f04f 0101 	mov.w	r1, #1
    3c66:	f7ff fecd 	bl	3a04 <_mknod>
	/* Initialize all pipes */
	for (i = 0; i < PIPE_LIMIT; i++)
		pipes[i].start = pipes[i].end = 0;

	/* Initialize fifos */
	for (i = 0; i <= PATHSERVER_FD; i++)
    3c6a:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3c6e:	f101 010c 	add.w	r1, r1, #12
    3c72:	680b      	ldr	r3, [r1, #0]
    3c74:	f103 0301 	add.w	r3, r3, #1
    3c78:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    3c7c:	f102 020c 	add.w	r2, r2, #12
    3c80:	6013      	str	r3, [r2, #0]
    3c82:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3c86:	f10c 0c0c 	add.w	ip, ip, #12
    3c8a:	f8dc 3000 	ldr.w	r3, [ip]
    3c8e:	2b0b      	cmp	r3, #11
    3c90:	d9d8      	bls.n	3c44 <main+0x1b0>
		_mknod(&pipes[i], S_IFIFO);

	/* Initialize ready lists */
	for (i = 0; i <= PRIORITY_LIMIT; i++)
    3c92:	f04f 0300 	mov.w	r3, #0
    3c96:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3c9a:	f100 000c 	add.w	r0, r0, #12
    3c9e:	6003      	str	r3, [r0, #0]
    3ca0:	e019      	b.n	3cd6 <main+0x242>
		ready_list[i] = NULL;
    3ca2:	f107 0318 	add.w	r3, r7, #24
    3ca6:	f1a3 0310 	sub.w	r3, r3, #16
    3caa:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3cae:	f101 010c 	add.w	r1, r1, #12
    3cb2:	680a      	ldr	r2, [r1, #0]
    3cb4:	f04f 0100 	mov.w	r1, #0
    3cb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	/* Initialize fifos */
	for (i = 0; i <= PATHSERVER_FD; i++)
		_mknod(&pipes[i], S_IFIFO);

	/* Initialize ready lists */
	for (i = 0; i <= PRIORITY_LIMIT; i++)
    3cbc:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    3cc0:	f102 020c 	add.w	r2, r2, #12
    3cc4:	6813      	ldr	r3, [r2, #0]
    3cc6:	f103 0301 	add.w	r3, r3, #1
    3cca:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3cce:	f10c 0c0c 	add.w	ip, ip, #12
    3cd2:	f8cc 3000 	str.w	r3, [ip]
    3cd6:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3cda:	f100 000c 	add.w	r0, r0, #12
    3cde:	6803      	ldr	r3, [r0, #0]
    3ce0:	2b27      	cmp	r3, #39	; 0x27
    3ce2:	d9de      	bls.n	3ca2 <main+0x20e>
		ready_list[i] = NULL;

	while (1) {
		tasks[current_task].stack = activate(tasks[current_task].stack);
    3ce4:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3ce8:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3cec:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3cf0:	f103 0310 	add.w	r3, r3, #16
    3cf4:	6819      	ldr	r1, [r3, #0]
    3cf6:	460b      	mov	r3, r1
    3cf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3cfc:	185b      	adds	r3, r3, r1
    3cfe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3d02:	18d3      	adds	r3, r2, r3
    3d04:	681b      	ldr	r3, [r3, #0]
    3d06:	4618      	mov	r0, r3
    3d08:	f7fe fce2 	bl	26d0 <activate>
    3d0c:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3d10:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3d14:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3d18:	f10c 0c10 	add.w	ip, ip, #16
    3d1c:	f8dc 1000 	ldr.w	r1, [ip]
    3d20:	460b      	mov	r3, r1
    3d22:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3d26:	185b      	adds	r3, r3, r1
    3d28:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3d2c:	18d3      	adds	r3, r2, r3
    3d2e:	6018      	str	r0, [r3, #0]
		tasks[current_task].status = TASK_READY;
    3d30:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3d34:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3d38:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3d3c:	f100 0010 	add.w	r0, r0, #16
    3d40:	6801      	ldr	r1, [r0, #0]
    3d42:	460b      	mov	r3, r1
    3d44:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3d48:	185b      	adds	r3, r3, r1
    3d4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3d4e:	18d3      	adds	r3, r2, r3
    3d50:	f103 0308 	add.w	r3, r3, #8
    3d54:	f04f 0200 	mov.w	r2, #0
    3d58:	601a      	str	r2, [r3, #0]
		timeup = 0;
    3d5a:	f04f 0300 	mov.w	r3, #0
    3d5e:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3d62:	f101 0104 	add.w	r1, r1, #4
    3d66:	600b      	str	r3, [r1, #0]

		switch (tasks[current_task].stack->r7) {
    3d68:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3d6c:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3d70:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3d74:	f103 0310 	add.w	r3, r3, #16
    3d78:	6819      	ldr	r1, [r3, #0]
    3d7a:	460b      	mov	r3, r1
    3d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3d80:	185b      	adds	r3, r3, r1
    3d82:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3d86:	18d3      	adds	r3, r2, r3
    3d88:	681b      	ldr	r3, [r3, #0]
    3d8a:	68db      	ldr	r3, [r3, #12]
    3d8c:	f103 33ff 	add.w	r3, r3, #4294967295
    3d90:	2b08      	cmp	r3, #8
    3d92:	f200 842e 	bhi.w	45f2 <main+0xb5e>
    3d96:	f20f 0c08 	addw	ip, pc, #8
    3d9a:	f85c f023 	ldr.w	pc, [ip, r3, lsl #2]
    3d9e:	bf00      	nop
    3da0:	00003dc5 	.word	0x00003dc5
    3da4:	000040a5 	.word	0x000040a5
    3da8:	000040d7 	.word	0x000040d7
    3dac:	0000411f 	.word	0x0000411f
    3db0:	00004167 	.word	0x00004167
    3db4:	000041c1 	.word	0x000041c1
    3db8:	000042ed 	.word	0x000042ed
    3dbc:	0000446b 	.word	0x0000446b
    3dc0:	00004549 	.word	0x00004549
		case 0x1: /* fork */
			if (task_count == TASK_LIMIT) {
    3dc4:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3dc8:	f100 0014 	add.w	r0, r0, #20
    3dcc:	6803      	ldr	r3, [r0, #0]
    3dce:	2b08      	cmp	r3, #8
    3dd0:	d115      	bne.n	3dfe <main+0x36a>
				/* Cannot create a new task, return error */
				tasks[current_task].stack->r0 = -1;
    3dd2:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3dd6:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3dda:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3dde:	f103 0310 	add.w	r3, r3, #16
    3de2:	6819      	ldr	r1, [r3, #0]
    3de4:	460b      	mov	r3, r1
    3de6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3dea:	185b      	adds	r3, r3, r1
    3dec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3df0:	18d3      	adds	r3, r2, r3
    3df2:	681b      	ldr	r3, [r3, #0]
    3df4:	f04f 32ff 	mov.w	r2, #4294967295
    3df8:	629a      	str	r2, [r3, #40]	; 0x28
				tasks[task_count].next = NULL;
				task_push(&ready_list[tasks[task_count].priority], &tasks[task_count]);
				/* There is now one more task */
				task_count++;
			}
			break;
    3dfa:	f000 bce5 	b.w	47c8 <main+0xd34>
				/* Cannot create a new task, return error */
				tasks[current_task].stack->r0 = -1;
			}
			else {
				/* Compute how much of the stack is used */
				size_t used = stacks[current_task] + STACK_SIZE
    3dfe:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3e02:	f10c 0c10 	add.w	ip, ip, #16
    3e06:	f8dc 3000 	ldr.w	r3, [ip]
    3e0a:	f103 0301 	add.w	r3, r3, #1
    3e0e:	ea4f 22c3 	mov.w	r2, r3, lsl #11
    3e12:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    3e16:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
    3e1a:	189b      	adds	r3, r3, r2
					      - (unsigned int*)tasks[current_task].stack;
    3e1c:	4618      	mov	r0, r3
    3e1e:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3e22:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3e26:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3e2a:	f103 0310 	add.w	r3, r3, #16
    3e2e:	6819      	ldr	r1, [r3, #0]
    3e30:	460b      	mov	r3, r1
    3e32:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3e36:	185b      	adds	r3, r3, r1
    3e38:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3e3c:	18d3      	adds	r3, r2, r3
    3e3e:	681b      	ldr	r3, [r3, #0]
    3e40:	1ac3      	subs	r3, r0, r3
    3e42:	ea4f 03a3 	mov.w	r3, r3, asr #2
				/* Cannot create a new task, return error */
				tasks[current_task].stack->r0 = -1;
			}
			else {
				/* Compute how much of the stack is used */
				size_t used = stacks[current_task] + STACK_SIZE
    3e46:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    3e4a:	f10c 0cfc 	add.w	ip, ip, #252	; 0xfc
    3e4e:	f8cc 3000 	str.w	r3, [ip]
					      - (unsigned int*)tasks[current_task].stack;
				/* New stack is END - used */
				tasks[task_count].stack = (void*)(stacks[task_count] + STACK_SIZE - used);
    3e52:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3e56:	f100 0014 	add.w	r0, r0, #20
    3e5a:	6803      	ldr	r3, [r0, #0]
    3e5c:	f103 0301 	add.w	r3, r3, #1
    3e60:	ea4f 2243 	mov.w	r2, r3, lsl #9
    3e64:	f507 418c 	add.w	r1, r7, #17920	; 0x4600
    3e68:	f101 01fc 	add.w	r1, r1, #252	; 0xfc
    3e6c:	680b      	ldr	r3, [r1, #0]
    3e6e:	1ad3      	subs	r3, r2, r3
    3e70:	ea4f 0283 	mov.w	r2, r3, lsl #2
    3e74:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    3e78:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
    3e7c:	1898      	adds	r0, r3, r2
    3e7e:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3e82:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3e86:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3e8a:	f103 0314 	add.w	r3, r3, #20
    3e8e:	6819      	ldr	r1, [r3, #0]
    3e90:	460b      	mov	r3, r1
    3e92:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3e96:	185b      	adds	r3, r3, r1
    3e98:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3e9c:	18d3      	adds	r3, r2, r3
    3e9e:	6018      	str	r0, [r3, #0]
				/* Copy only the used part of the stack */
				memcpy(tasks[task_count].stack, tasks[current_task].stack,
    3ea0:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3ea4:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3ea8:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3eac:	f10c 0c14 	add.w	ip, ip, #20
    3eb0:	f8dc 1000 	ldr.w	r1, [ip]
    3eb4:	460b      	mov	r3, r1
    3eb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3eba:	185b      	adds	r3, r3, r1
    3ebc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3ec0:	18d3      	adds	r3, r2, r3
    3ec2:	6818      	ldr	r0, [r3, #0]
    3ec4:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3ec8:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3ecc:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3ed0:	f103 0310 	add.w	r3, r3, #16
    3ed4:	6819      	ldr	r1, [r3, #0]
    3ed6:	460b      	mov	r3, r1
    3ed8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3edc:	185b      	adds	r3, r3, r1
    3ede:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3ee2:	18d3      	adds	r3, r2, r3
    3ee4:	681a      	ldr	r2, [r3, #0]
    3ee6:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    3eea:	f10c 0cfc 	add.w	ip, ip, #252	; 0xfc
    3eee:	f8dc 3000 	ldr.w	r3, [ip]
    3ef2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3ef6:	4601      	mov	r1, r0
    3ef8:	4608      	mov	r0, r1
    3efa:	4611      	mov	r1, r2
    3efc:	461a      	mov	r2, r3
    3efe:	f000 fd9f 	bl	4a40 <memcpy>
				       used * sizeof(unsigned int));
				/* Set PID */
				tasks[task_count].pid = task_count;
    3f02:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    3f06:	f101 0114 	add.w	r1, r1, #20
    3f0a:	6808      	ldr	r0, [r1, #0]
    3f0c:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3f10:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3f14:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3f18:	f103 0314 	add.w	r3, r3, #20
    3f1c:	6819      	ldr	r1, [r3, #0]
    3f1e:	460b      	mov	r3, r1
    3f20:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3f24:	185b      	adds	r3, r3, r1
    3f26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3f2a:	18d3      	adds	r3, r2, r3
    3f2c:	6058      	str	r0, [r3, #4]
				/* Set priority, inherited from forked task */
				tasks[task_count].priority = tasks[current_task].priority;
    3f2e:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3f32:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3f36:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3f3a:	f10c 0c10 	add.w	ip, ip, #16
    3f3e:	f8dc 1000 	ldr.w	r1, [ip]
    3f42:	460b      	mov	r3, r1
    3f44:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3f48:	185b      	adds	r3, r3, r1
    3f4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3f4e:	18d3      	adds	r3, r2, r3
    3f50:	f103 0308 	add.w	r3, r3, #8
    3f54:	6858      	ldr	r0, [r3, #4]
    3f56:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3f5a:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3f5e:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3f62:	f103 0314 	add.w	r3, r3, #20
    3f66:	6819      	ldr	r1, [r3, #0]
    3f68:	460b      	mov	r3, r1
    3f6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3f6e:	185b      	adds	r3, r3, r1
    3f70:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3f74:	18d3      	adds	r3, r2, r3
    3f76:	f103 0308 	add.w	r3, r3, #8
    3f7a:	6058      	str	r0, [r3, #4]
				/* Set return values in each process */
				tasks[current_task].stack->r0 = task_count;
    3f7c:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3f80:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3f84:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3f88:	f10c 0c10 	add.w	ip, ip, #16
    3f8c:	f8dc 1000 	ldr.w	r1, [ip]
    3f90:	460b      	mov	r3, r1
    3f92:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3f96:	185b      	adds	r3, r3, r1
    3f98:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3f9c:	18d3      	adds	r3, r2, r3
    3f9e:	681b      	ldr	r3, [r3, #0]
    3fa0:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    3fa4:	f100 0014 	add.w	r0, r0, #20
    3fa8:	6802      	ldr	r2, [r0, #0]
    3faa:	629a      	str	r2, [r3, #40]	; 0x28
				tasks[task_count].stack->r0 = 0;
    3fac:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3fb0:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3fb4:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    3fb8:	f103 0314 	add.w	r3, r3, #20
    3fbc:	6819      	ldr	r1, [r3, #0]
    3fbe:	460b      	mov	r3, r1
    3fc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3fc4:	185b      	adds	r3, r3, r1
    3fc6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3fca:	18d3      	adds	r3, r2, r3
    3fcc:	681b      	ldr	r3, [r3, #0]
    3fce:	f04f 0200 	mov.w	r2, #0
    3fd2:	629a      	str	r2, [r3, #40]	; 0x28
				tasks[task_count].prev = NULL;
    3fd4:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    3fd8:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    3fdc:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    3fe0:	f10c 0c14 	add.w	ip, ip, #20
    3fe4:	f8dc 1000 	ldr.w	r1, [ip]
    3fe8:	460b      	mov	r3, r1
    3fea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3fee:	185b      	adds	r3, r3, r1
    3ff0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3ff4:	18d3      	adds	r3, r2, r3
    3ff6:	f103 0310 	add.w	r3, r3, #16
    3ffa:	f04f 0200 	mov.w	r2, #0
    3ffe:	601a      	str	r2, [r3, #0]
				tasks[task_count].next = NULL;
    4000:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4004:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4008:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    400c:	f100 0014 	add.w	r0, r0, #20
    4010:	6801      	ldr	r1, [r0, #0]
    4012:	460b      	mov	r3, r1
    4014:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4018:	185b      	adds	r3, r3, r1
    401a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    401e:	18d3      	adds	r3, r2, r3
    4020:	f103 0310 	add.w	r3, r3, #16
    4024:	f04f 0200 	mov.w	r2, #0
    4028:	605a      	str	r2, [r3, #4]
				task_push(&ready_list[tasks[task_count].priority], &tasks[task_count]);
    402a:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    402e:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4032:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    4036:	f103 0314 	add.w	r3, r3, #20
    403a:	6819      	ldr	r1, [r3, #0]
    403c:	460b      	mov	r3, r1
    403e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4042:	185b      	adds	r3, r3, r1
    4044:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4048:	18d3      	adds	r3, r2, r3
    404a:	f103 0308 	add.w	r3, r3, #8
    404e:	685b      	ldr	r3, [r3, #4]
    4050:	ea4f 0283 	mov.w	r2, r3, lsl #2
    4054:	f107 0318 	add.w	r3, r7, #24
    4058:	f1a3 0310 	sub.w	r3, r3, #16
    405c:	1899      	adds	r1, r3, r2
    405e:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4062:	f10c 0c14 	add.w	ip, ip, #20
    4066:	f8dc 2000 	ldr.w	r2, [ip]
    406a:	4613      	mov	r3, r2
    406c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4070:	189b      	adds	r3, r3, r2
    4072:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4076:	461a      	mov	r2, r3
    4078:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    407c:	f1a3 03f0 	sub.w	r3, r3, #240	; 0xf0
    4080:	189b      	adds	r3, r3, r2
    4082:	4608      	mov	r0, r1
    4084:	4619      	mov	r1, r3
    4086:	f7ff f96f 	bl	3368 <task_push>
				/* There is now one more task */
				task_count++;
    408a:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    408e:	f100 0014 	add.w	r0, r0, #20
    4092:	6803      	ldr	r3, [r0, #0]
    4094:	f103 0301 	add.w	r3, r3, #1
    4098:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    409c:	f101 0114 	add.w	r1, r1, #20
    40a0:	600b      	str	r3, [r1, #0]
			}
			break;
    40a2:	e391      	b.n	47c8 <main+0xd34>
		case 0x2: /* getpid */
			tasks[current_task].stack->r0 = current_task;
    40a4:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    40a8:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    40ac:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    40b0:	f103 0310 	add.w	r3, r3, #16
    40b4:	6819      	ldr	r1, [r3, #0]
    40b6:	460b      	mov	r3, r1
    40b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    40bc:	185b      	adds	r3, r3, r1
    40be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    40c2:	18d3      	adds	r3, r2, r3
    40c4:	681b      	ldr	r3, [r3, #0]
    40c6:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    40ca:	f10c 0c10 	add.w	ip, ip, #16
    40ce:	f8dc 2000 	ldr.w	r2, [ip]
    40d2:	629a      	str	r2, [r3, #40]	; 0x28
			break;
    40d4:	e378      	b.n	47c8 <main+0xd34>
		case 0x3: /* write */
			_write(&tasks[current_task], tasks, task_count, pipes);
    40d6:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    40da:	f100 0010 	add.w	r0, r0, #16
    40de:	6802      	ldr	r2, [r0, #0]
    40e0:	4613      	mov	r3, r2
    40e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    40e6:	189b      	adds	r3, r3, r2
    40e8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    40ec:	461a      	mov	r2, r3
    40ee:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    40f2:	f1a3 03f0 	sub.w	r3, r3, #240	; 0xf0
    40f6:	1899      	adds	r1, r3, r2
    40f8:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    40fc:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4100:	f507 738c 	add.w	r3, r7, #280	; 0x118
    4104:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
    4108:	4608      	mov	r0, r1
    410a:	4611      	mov	r1, r2
    410c:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4110:	f10c 0c14 	add.w	ip, ip, #20
    4114:	f8dc 2000 	ldr.w	r2, [ip]
    4118:	f7ff f9e8 	bl	34ec <_write>
			break;
    411c:	e354      	b.n	47c8 <main+0xd34>
		case 0x4: /* read */
			_read(&tasks[current_task], tasks, task_count, pipes);
    411e:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4122:	f100 0010 	add.w	r0, r0, #16
    4126:	6802      	ldr	r2, [r0, #0]
    4128:	4613      	mov	r3, r2
    412a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    412e:	189b      	adds	r3, r3, r2
    4130:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4134:	461a      	mov	r2, r3
    4136:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    413a:	f1a3 03f0 	sub.w	r3, r3, #240	; 0xf0
    413e:	1899      	adds	r1, r3, r2
    4140:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4144:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4148:	f507 738c 	add.w	r3, r7, #280	; 0x118
    414c:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
    4150:	4608      	mov	r0, r1
    4152:	4611      	mov	r1, r2
    4154:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4158:	f10c 0c14 	add.w	ip, ip, #20
    415c:	f8dc 2000 	ldr.w	r2, [ip]
    4160:	f7ff f96c 	bl	343c <_read>
			break;
    4164:	e330      	b.n	47c8 <main+0xd34>
		case 0x5: /* interrupt_wait */
			/* Enable interrupt */
			NVIC_EnableIRQ(tasks[current_task].stack->r0);
    4166:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    416a:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    416e:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4172:	f100 0010 	add.w	r0, r0, #16
    4176:	6801      	ldr	r1, [r0, #0]
    4178:	460b      	mov	r3, r1
    417a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    417e:	185b      	adds	r3, r3, r1
    4180:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4184:	18d3      	adds	r3, r2, r3
    4186:	681b      	ldr	r3, [r3, #0]
    4188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    418a:	b2db      	uxtb	r3, r3
    418c:	b25b      	sxtb	r3, r3
    418e:	4618      	mov	r0, r3
    4190:	f7fe fc00 	bl	2994 <NVIC_EnableIRQ>
			/* Block task waiting for interrupt to happen */
			tasks[current_task].status = TASK_WAIT_INTR;
    4194:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4198:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    419c:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    41a0:	f103 0310 	add.w	r3, r3, #16
    41a4:	6819      	ldr	r1, [r3, #0]
    41a6:	460b      	mov	r3, r1
    41a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    41ac:	185b      	adds	r3, r3, r1
    41ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    41b2:	18d3      	adds	r3, r2, r3
    41b4:	f103 0308 	add.w	r3, r3, #8
    41b8:	f04f 0203 	mov.w	r2, #3
    41bc:	601a      	str	r2, [r3, #0]
			break;
    41be:	e303      	b.n	47c8 <main+0xd34>
		case 0x6: /* getpriority */
			{
				int who = tasks[current_task].stack->r0;
    41c0:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    41c4:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    41c8:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    41cc:	f10c 0c10 	add.w	ip, ip, #16
    41d0:	f8dc 1000 	ldr.w	r1, [ip]
    41d4:	460b      	mov	r3, r1
    41d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    41da:	185b      	adds	r3, r3, r1
    41dc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    41e0:	18d3      	adds	r3, r2, r3
    41e2:	681b      	ldr	r3, [r3, #0]
    41e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    41e6:	f507 408c 	add.w	r0, r7, #17920	; 0x4600
    41ea:	f100 00f8 	add.w	r0, r0, #248	; 0xf8
    41ee:	6003      	str	r3, [r0, #0]
				if (who > 0 && who < (int)task_count)
    41f0:	f507 418c 	add.w	r1, r7, #17920	; 0x4600
    41f4:	f101 01f8 	add.w	r1, r1, #248	; 0xf8
    41f8:	680b      	ldr	r3, [r1, #0]
    41fa:	2b00      	cmp	r3, #0
    41fc:	dd32      	ble.n	4264 <main+0x7d0>
    41fe:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    4202:	f103 0314 	add.w	r3, r3, #20
    4206:	681a      	ldr	r2, [r3, #0]
    4208:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    420c:	f10c 0cf8 	add.w	ip, ip, #248	; 0xf8
    4210:	f8dc 3000 	ldr.w	r3, [ip]
    4214:	429a      	cmp	r2, r3
    4216:	dd25      	ble.n	4264 <main+0x7d0>
					tasks[current_task].stack->r0 = tasks[who].priority;
    4218:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    421c:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4220:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4224:	f100 0010 	add.w	r0, r0, #16
    4228:	6801      	ldr	r1, [r0, #0]
    422a:	460b      	mov	r3, r1
    422c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4230:	185b      	adds	r3, r3, r1
    4232:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4236:	18d3      	adds	r3, r2, r3
    4238:	6818      	ldr	r0, [r3, #0]
    423a:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    423e:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4242:	f507 438c 	add.w	r3, r7, #17920	; 0x4600
    4246:	f103 03f8 	add.w	r3, r3, #248	; 0xf8
    424a:	6819      	ldr	r1, [r3, #0]
    424c:	460b      	mov	r3, r1
    424e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4252:	185b      	adds	r3, r3, r1
    4254:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4258:	18d3      	adds	r3, r2, r3
    425a:	f103 0308 	add.w	r3, r3, #8
    425e:	685b      	ldr	r3, [r3, #4]
    4260:	6283      	str	r3, [r0, #40]	; 0x28
				else if (who == 0)
					tasks[current_task].stack->r0 = tasks[current_task].priority;
				else
					tasks[current_task].stack->r0 = -1;
			} break;
    4262:	e2b1      	b.n	47c8 <main+0xd34>
		case 0x6: /* getpriority */
			{
				int who = tasks[current_task].stack->r0;
				if (who > 0 && who < (int)task_count)
					tasks[current_task].stack->r0 = tasks[who].priority;
				else if (who == 0)
    4264:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    4268:	f10c 0cf8 	add.w	ip, ip, #248	; 0xf8
    426c:	f8dc 3000 	ldr.w	r3, [ip]
    4270:	2b00      	cmp	r3, #0
    4272:	d125      	bne.n	42c0 <main+0x82c>
					tasks[current_task].stack->r0 = tasks[current_task].priority;
    4274:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4278:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    427c:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4280:	f100 0010 	add.w	r0, r0, #16
    4284:	6801      	ldr	r1, [r0, #0]
    4286:	460b      	mov	r3, r1
    4288:	ea4f 0343 	mov.w	r3, r3, lsl #1
    428c:	185b      	adds	r3, r3, r1
    428e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4292:	18d3      	adds	r3, r2, r3
    4294:	6818      	ldr	r0, [r3, #0]
    4296:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    429a:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    429e:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    42a2:	f103 0310 	add.w	r3, r3, #16
    42a6:	6819      	ldr	r1, [r3, #0]
    42a8:	460b      	mov	r3, r1
    42aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42ae:	185b      	adds	r3, r3, r1
    42b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    42b4:	18d3      	adds	r3, r2, r3
    42b6:	f103 0308 	add.w	r3, r3, #8
    42ba:	685b      	ldr	r3, [r3, #4]
    42bc:	6283      	str	r3, [r0, #40]	; 0x28
				else
					tasks[current_task].stack->r0 = -1;
			} break;
    42be:	e283      	b.n	47c8 <main+0xd34>
				if (who > 0 && who < (int)task_count)
					tasks[current_task].stack->r0 = tasks[who].priority;
				else if (who == 0)
					tasks[current_task].stack->r0 = tasks[current_task].priority;
				else
					tasks[current_task].stack->r0 = -1;
    42c0:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    42c4:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    42c8:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    42cc:	f10c 0c10 	add.w	ip, ip, #16
    42d0:	f8dc 1000 	ldr.w	r1, [ip]
    42d4:	460b      	mov	r3, r1
    42d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42da:	185b      	adds	r3, r3, r1
    42dc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    42e0:	18d3      	adds	r3, r2, r3
    42e2:	681b      	ldr	r3, [r3, #0]
    42e4:	f04f 32ff 	mov.w	r2, #4294967295
    42e8:	629a      	str	r2, [r3, #40]	; 0x28
			} break;
    42ea:	e26d      	b.n	47c8 <main+0xd34>
		case 0x7: /* setpriority */
			{
				int who = tasks[current_task].stack->r0;
    42ec:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    42f0:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    42f4:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    42f8:	f100 0010 	add.w	r0, r0, #16
    42fc:	6801      	ldr	r1, [r0, #0]
    42fe:	460b      	mov	r3, r1
    4300:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4304:	185b      	adds	r3, r3, r1
    4306:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    430a:	18d3      	adds	r3, r2, r3
    430c:	681b      	ldr	r3, [r3, #0]
    430e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4310:	f507 418c 	add.w	r1, r7, #17920	; 0x4600
    4314:	f101 01f4 	add.w	r1, r1, #244	; 0xf4
    4318:	600b      	str	r3, [r1, #0]
				int value = tasks[current_task].stack->r1;
    431a:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    431e:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4322:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    4326:	f103 0310 	add.w	r3, r3, #16
    432a:	6819      	ldr	r1, [r3, #0]
    432c:	460b      	mov	r3, r1
    432e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4332:	185b      	adds	r3, r3, r1
    4334:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4338:	18d3      	adds	r3, r2, r3
    433a:	681b      	ldr	r3, [r3, #0]
    433c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    433e:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    4342:	f10c 0cf0 	add.w	ip, ip, #240	; 0xf0
    4346:	f8cc 3000 	str.w	r3, [ip]
				value = (value < 0) ? 0 : ((value > PRIORITY_LIMIT) ? PRIORITY_LIMIT : value);
    434a:	f507 408c 	add.w	r0, r7, #17920	; 0x4600
    434e:	f100 00f0 	add.w	r0, r0, #240	; 0xf0
    4352:	6803      	ldr	r3, [r0, #0]
    4354:	2b00      	cmp	r3, #0
    4356:	db08      	blt.n	436a <main+0x8d6>
    4358:	f507 418c 	add.w	r1, r7, #17920	; 0x4600
    435c:	f101 01f0 	add.w	r1, r1, #240	; 0xf0
    4360:	680b      	ldr	r3, [r1, #0]
    4362:	2b27      	cmp	r3, #39	; 0x27
    4364:	bfa8      	it	ge
    4366:	2327      	movge	r3, #39	; 0x27
    4368:	e001      	b.n	436e <main+0x8da>
    436a:	f04f 0300 	mov.w	r3, #0
    436e:	f507 428c 	add.w	r2, r7, #17920	; 0x4600
    4372:	f102 02f0 	add.w	r2, r2, #240	; 0xf0
    4376:	6013      	str	r3, [r2, #0]
				if (who > 0 && who < (int)task_count)
    4378:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    437c:	f10c 0cf4 	add.w	ip, ip, #244	; 0xf4
    4380:	f8dc 3000 	ldr.w	r3, [ip]
    4384:	2b00      	cmp	r3, #0
    4386:	dd25      	ble.n	43d4 <main+0x940>
    4388:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    438c:	f100 0014 	add.w	r0, r0, #20
    4390:	6802      	ldr	r2, [r0, #0]
    4392:	f507 418c 	add.w	r1, r7, #17920	; 0x4600
    4396:	f101 01f4 	add.w	r1, r1, #244	; 0xf4
    439a:	680b      	ldr	r3, [r1, #0]
    439c:	429a      	cmp	r2, r3
    439e:	dd19      	ble.n	43d4 <main+0x940>
					tasks[who].priority = value;
    43a0:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    43a4:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    43a8:	f507 438c 	add.w	r3, r7, #17920	; 0x4600
    43ac:	f103 03f4 	add.w	r3, r3, #244	; 0xf4
    43b0:	6819      	ldr	r1, [r3, #0]
    43b2:	460b      	mov	r3, r1
    43b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    43b8:	185b      	adds	r3, r3, r1
    43ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    43be:	18d3      	adds	r3, r2, r3
    43c0:	f103 0308 	add.w	r3, r3, #8
    43c4:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    43c8:	f10c 0cf0 	add.w	ip, ip, #240	; 0xf0
    43cc:	f8dc 2000 	ldr.w	r2, [ip]
    43d0:	605a      	str	r2, [r3, #4]
    43d2:	e035      	b.n	4440 <main+0x9ac>
				else if (who == 0)
    43d4:	f507 408c 	add.w	r0, r7, #17920	; 0x4600
    43d8:	f100 00f4 	add.w	r0, r0, #244	; 0xf4
    43dc:	6803      	ldr	r3, [r0, #0]
    43de:	2b00      	cmp	r3, #0
    43e0:	d119      	bne.n	4416 <main+0x982>
					tasks[current_task].priority = value;
    43e2:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    43e6:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    43ea:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    43ee:	f103 0310 	add.w	r3, r3, #16
    43f2:	6819      	ldr	r1, [r3, #0]
    43f4:	460b      	mov	r3, r1
    43f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    43fa:	185b      	adds	r3, r3, r1
    43fc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4400:	18d3      	adds	r3, r2, r3
    4402:	f103 0308 	add.w	r3, r3, #8
    4406:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    440a:	f10c 0cf0 	add.w	ip, ip, #240	; 0xf0
    440e:	f8dc 2000 	ldr.w	r2, [ip]
    4412:	605a      	str	r2, [r3, #4]
    4414:	e014      	b.n	4440 <main+0x9ac>
				else {
					tasks[current_task].stack->r0 = -1;
    4416:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    441a:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    441e:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4422:	f100 0010 	add.w	r0, r0, #16
    4426:	6801      	ldr	r1, [r0, #0]
    4428:	460b      	mov	r3, r1
    442a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    442e:	185b      	adds	r3, r3, r1
    4430:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4434:	18d3      	adds	r3, r2, r3
    4436:	681b      	ldr	r3, [r3, #0]
    4438:	f04f 32ff 	mov.w	r2, #4294967295
    443c:	629a      	str	r2, [r3, #40]	; 0x28
					break;
    443e:	e1c3      	b.n	47c8 <main+0xd34>
				}
				tasks[current_task].stack->r0 = 0;
    4440:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4444:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4448:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    444c:	f103 0310 	add.w	r3, r3, #16
    4450:	6819      	ldr	r1, [r3, #0]
    4452:	460b      	mov	r3, r1
    4454:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4458:	185b      	adds	r3, r3, r1
    445a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    445e:	18d3      	adds	r3, r2, r3
    4460:	681b      	ldr	r3, [r3, #0]
    4462:	f04f 0200 	mov.w	r2, #0
    4466:	629a      	str	r2, [r3, #40]	; 0x28
			} break;
    4468:	e1ae      	b.n	47c8 <main+0xd34>
		case 0x8: /* mknod */
			if (tasks[current_task].stack->r0 < PIPE_LIMIT)
    446a:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    446e:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4472:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4476:	f10c 0c10 	add.w	ip, ip, #16
    447a:	f8dc 1000 	ldr.w	r1, [ip]
    447e:	460b      	mov	r3, r1
    4480:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4484:	185b      	adds	r3, r3, r1
    4486:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    448a:	18d3      	adds	r3, r2, r3
    448c:	681b      	ldr	r3, [r3, #0]
    448e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4490:	2b0f      	cmp	r3, #15
    4492:	d844      	bhi.n	451e <main+0xa8a>
				tasks[current_task].stack->r0 =
    4494:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4498:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    449c:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    44a0:	f100 0010 	add.w	r0, r0, #16
    44a4:	6801      	ldr	r1, [r0, #0]
    44a6:	460b      	mov	r3, r1
    44a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    44ac:	185b      	adds	r3, r3, r1
    44ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    44b2:	18d3      	adds	r3, r2, r3
    44b4:	681c      	ldr	r4, [r3, #0]
					_mknod(&pipes[tasks[current_task].stack->r0],
    44b6:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    44ba:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    44be:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    44c2:	f103 0310 	add.w	r3, r3, #16
    44c6:	6819      	ldr	r1, [r3, #0]
    44c8:	460b      	mov	r3, r1
    44ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    44ce:	185b      	adds	r3, r3, r1
    44d0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    44d4:	18d3      	adds	r3, r2, r3
    44d6:	681b      	ldr	r3, [r3, #0]
    44d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    44da:	f04f 0258 	mov.w	r2, #88	; 0x58
    44de:	fb02 f203 	mul.w	r2, r2, r3
    44e2:	f507 738c 	add.w	r3, r7, #280	; 0x118
    44e6:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
    44ea:	1898      	adds	r0, r3, r2
						   tasks[current_task].stack->r2);
    44ec:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    44f0:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    44f4:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    44f8:	f10c 0c10 	add.w	ip, ip, #16
    44fc:	f8dc 1000 	ldr.w	r1, [ip]
    4500:	460b      	mov	r3, r1
    4502:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4506:	185b      	adds	r3, r3, r1
    4508:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    450c:	18d3      	adds	r3, r2, r3
    450e:	681b      	ldr	r3, [r3, #0]
    4510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
				tasks[current_task].stack->r0 = 0;
			} break;
		case 0x8: /* mknod */
			if (tasks[current_task].stack->r0 < PIPE_LIMIT)
				tasks[current_task].stack->r0 =
					_mknod(&pipes[tasks[current_task].stack->r0],
    4512:	4619      	mov	r1, r3
    4514:	f7ff fa76 	bl	3a04 <_mknod>
    4518:	4603      	mov	r3, r0
				}
				tasks[current_task].stack->r0 = 0;
			} break;
		case 0x8: /* mknod */
			if (tasks[current_task].stack->r0 < PIPE_LIMIT)
				tasks[current_task].stack->r0 =
    451a:	62a3      	str	r3, [r4, #40]	; 0x28
					_mknod(&pipes[tasks[current_task].stack->r0],
						   tasks[current_task].stack->r2);
			else
				tasks[current_task].stack->r0 = -1;
			break;
    451c:	e154      	b.n	47c8 <main+0xd34>
			if (tasks[current_task].stack->r0 < PIPE_LIMIT)
				tasks[current_task].stack->r0 =
					_mknod(&pipes[tasks[current_task].stack->r0],
						   tasks[current_task].stack->r2);
			else
				tasks[current_task].stack->r0 = -1;
    451e:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4522:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4526:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    452a:	f100 0010 	add.w	r0, r0, #16
    452e:	6801      	ldr	r1, [r0, #0]
    4530:	460b      	mov	r3, r1
    4532:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4536:	185b      	adds	r3, r3, r1
    4538:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    453c:	18d3      	adds	r3, r2, r3
    453e:	681b      	ldr	r3, [r3, #0]
    4540:	f04f 32ff 	mov.w	r2, #4294967295
    4544:	629a      	str	r2, [r3, #40]	; 0x28
			break;
    4546:	e13f      	b.n	47c8 <main+0xd34>
		case 0x9: /* sleep */
			if (tasks[current_task].stack->r0 != 0) {
    4548:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    454c:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4550:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    4554:	f103 0310 	add.w	r3, r3, #16
    4558:	6819      	ldr	r1, [r3, #0]
    455a:	460b      	mov	r3, r1
    455c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4560:	185b      	adds	r3, r3, r1
    4562:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4566:	18d3      	adds	r3, r2, r3
    4568:	681b      	ldr	r3, [r3, #0]
    456a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    456c:	2b00      	cmp	r3, #0
    456e:	f000 812a 	beq.w	47c6 <main+0xd32>
				tasks[current_task].stack->r0 += tick_count;
    4572:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4576:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    457a:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    457e:	f10c 0c10 	add.w	ip, ip, #16
    4582:	f8dc 1000 	ldr.w	r1, [ip]
    4586:	460b      	mov	r3, r1
    4588:	ea4f 0343 	mov.w	r3, r3, lsl #1
    458c:	185b      	adds	r3, r3, r1
    458e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4592:	18d3      	adds	r3, r2, r3
    4594:	6818      	ldr	r0, [r3, #0]
    4596:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    459a:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    459e:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    45a2:	f103 0310 	add.w	r3, r3, #16
    45a6:	6819      	ldr	r1, [r3, #0]
    45a8:	460b      	mov	r3, r1
    45aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    45ae:	185b      	adds	r3, r3, r1
    45b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    45b4:	18d3      	adds	r3, r2, r3
    45b6:	681b      	ldr	r3, [r3, #0]
    45b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45ba:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    45be:	f8dc 3000 	ldr.w	r3, [ip]
    45c2:	18d3      	adds	r3, r2, r3
    45c4:	6283      	str	r3, [r0, #40]	; 0x28
				tasks[current_task].status = TASK_WAIT_TIME;
    45c6:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    45ca:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    45ce:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    45d2:	f100 0010 	add.w	r0, r0, #16
    45d6:	6801      	ldr	r1, [r0, #0]
    45d8:	460b      	mov	r3, r1
    45da:	ea4f 0343 	mov.w	r3, r3, lsl #1
    45de:	185b      	adds	r3, r3, r1
    45e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    45e4:	18d3      	adds	r3, r2, r3
    45e6:	f103 0308 	add.w	r3, r3, #8
    45ea:	f04f 0204 	mov.w	r2, #4
    45ee:	601a      	str	r2, [r3, #0]
			}
			break;
    45f0:	e0e9      	b.n	47c6 <main+0xd32>
		default: /* Catch all interrupts */
			if ((int)tasks[current_task].stack->r7 < 0) {
    45f2:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    45f6:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    45fa:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    45fe:	f103 0310 	add.w	r3, r3, #16
    4602:	6819      	ldr	r1, [r3, #0]
    4604:	460b      	mov	r3, r1
    4606:	ea4f 0343 	mov.w	r3, r3, lsl #1
    460a:	185b      	adds	r3, r3, r1
    460c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4610:	18d3      	adds	r3, r2, r3
    4612:	681b      	ldr	r3, [r3, #0]
    4614:	68db      	ldr	r3, [r3, #12]
    4616:	2b00      	cmp	r3, #0
    4618:	f280 80d6 	bge.w	47c8 <main+0xd34>
				unsigned int intr = -tasks[current_task].stack->r7 - 16;
    461c:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4620:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4624:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4628:	f10c 0c10 	add.w	ip, ip, #16
    462c:	f8dc 1000 	ldr.w	r1, [ip]
    4630:	460b      	mov	r3, r1
    4632:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4636:	185b      	adds	r3, r3, r1
    4638:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    463c:	18d3      	adds	r3, r2, r3
    463e:	681b      	ldr	r3, [r3, #0]
    4640:	68da      	ldr	r2, [r3, #12]
    4642:	f64f 73f0 	movw	r3, #65520	; 0xfff0
    4646:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    464a:	1a9b      	subs	r3, r3, r2
    464c:	f507 408c 	add.w	r0, r7, #17920	; 0x4600
    4650:	f100 00ec 	add.w	r0, r0, #236	; 0xec
    4654:	6003      	str	r3, [r0, #0]

				if (intr == SysTick_IRQn) {
    4656:	f507 418c 	add.w	r1, r7, #17920	; 0x4600
    465a:	f101 01ec 	add.w	r1, r1, #236	; 0xec
    465e:	680b      	ldr	r3, [r1, #0]
    4660:	f1b3 3fff 	cmp.w	r3, #4294967295
    4664:	d110      	bne.n	4688 <main+0xbf4>
					/* Never disable timer. We need it for pre-emption */
					timeup = 1;
    4666:	f04f 0301 	mov.w	r3, #1
    466a:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    466e:	f102 0204 	add.w	r2, r2, #4
    4672:	6013      	str	r3, [r2, #0]
					tick_count++;
    4674:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4678:	f8dc 3000 	ldr.w	r3, [ip]
    467c:	f103 0301 	add.w	r3, r3, #1
    4680:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4684:	6003      	str	r3, [r0, #0]
    4686:	e009      	b.n	469c <main+0xc08>
				}
				else {
					/* Disable interrupt, interrupt_wait re-enables */
					NVIC_DisableIRQ(intr);
    4688:	f507 418c 	add.w	r1, r7, #17920	; 0x4600
    468c:	f101 01ec 	add.w	r1, r1, #236	; 0xec
    4690:	680b      	ldr	r3, [r1, #0]
    4692:	b2db      	uxtb	r3, r3
    4694:	b25b      	sxtb	r3, r3
    4696:	4618      	mov	r0, r3
    4698:	f7fe f998 	bl	29cc <NVIC_DisableIRQ>
				}
				/* Unblock any waiting tasks */
				for (i = 0; i < task_count; i++)
    469c:	f04f 0300 	mov.w	r3, #0
    46a0:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    46a4:	f102 020c 	add.w	r2, r2, #12
    46a8:	6013      	str	r3, [r2, #0]
    46aa:	e07d      	b.n	47a8 <main+0xd14>
					if ((tasks[i].status == TASK_WAIT_INTR && tasks[i].stack->r0 == intr) ||
    46ac:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    46b0:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    46b4:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    46b8:	f103 030c 	add.w	r3, r3, #12
    46bc:	6819      	ldr	r1, [r3, #0]
    46be:	460b      	mov	r3, r1
    46c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    46c4:	185b      	adds	r3, r3, r1
    46c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    46ca:	18d3      	adds	r3, r2, r3
    46cc:	f103 0308 	add.w	r3, r3, #8
    46d0:	681b      	ldr	r3, [r3, #0]
    46d2:	2b03      	cmp	r3, #3
    46d4:	d119      	bne.n	470a <main+0xc76>
    46d6:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    46da:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    46de:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    46e2:	f10c 0c0c 	add.w	ip, ip, #12
    46e6:	f8dc 1000 	ldr.w	r1, [ip]
    46ea:	460b      	mov	r3, r1
    46ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    46f0:	185b      	adds	r3, r3, r1
    46f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    46f6:	18d3      	adds	r3, r2, r3
    46f8:	681b      	ldr	r3, [r3, #0]
    46fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    46fc:	f507 408c 	add.w	r0, r7, #17920	; 0x4600
    4700:	f100 00ec 	add.w	r0, r0, #236	; 0xec
    4704:	6803      	ldr	r3, [r0, #0]
    4706:	429a      	cmp	r2, r3
    4708:	d02c      	beq.n	4764 <main+0xcd0>
					    (tasks[i].status == TASK_WAIT_TIME && tasks[i].stack->r0 == tick_count))
    470a:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    470e:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4712:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    4716:	f103 030c 	add.w	r3, r3, #12
    471a:	6819      	ldr	r1, [r3, #0]
    471c:	460b      	mov	r3, r1
    471e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4722:	185b      	adds	r3, r3, r1
    4724:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4728:	18d3      	adds	r3, r2, r3
    472a:	f103 0308 	add.w	r3, r3, #8
    472e:	681b      	ldr	r3, [r3, #0]
					/* Disable interrupt, interrupt_wait re-enables */
					NVIC_DisableIRQ(intr);
				}
				/* Unblock any waiting tasks */
				for (i = 0; i < task_count; i++)
					if ((tasks[i].status == TASK_WAIT_INTR && tasks[i].stack->r0 == intr) ||
    4730:	2b04      	cmp	r3, #4
    4732:	d12c      	bne.n	478e <main+0xcfa>
					    (tasks[i].status == TASK_WAIT_TIME && tasks[i].stack->r0 == tick_count))
    4734:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4738:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    473c:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4740:	f10c 0c0c 	add.w	ip, ip, #12
    4744:	f8dc 1000 	ldr.w	r1, [ip]
    4748:	460b      	mov	r3, r1
    474a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    474e:	185b      	adds	r3, r3, r1
    4750:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4754:	18d3      	adds	r3, r2, r3
    4756:	681b      	ldr	r3, [r3, #0]
    4758:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    475a:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    475e:	6803      	ldr	r3, [r0, #0]
    4760:	429a      	cmp	r2, r3
    4762:	d114      	bne.n	478e <main+0xcfa>
						tasks[i].status = TASK_READY;
    4764:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4768:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    476c:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    4770:	f103 030c 	add.w	r3, r3, #12
    4774:	6819      	ldr	r1, [r3, #0]
    4776:	460b      	mov	r3, r1
    4778:	ea4f 0343 	mov.w	r3, r3, lsl #1
    477c:	185b      	adds	r3, r3, r1
    477e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4782:	18d3      	adds	r3, r2, r3
    4784:	f103 0308 	add.w	r3, r3, #8
    4788:	f04f 0200 	mov.w	r2, #0
    478c:	601a      	str	r2, [r3, #0]
				else {
					/* Disable interrupt, interrupt_wait re-enables */
					NVIC_DisableIRQ(intr);
				}
				/* Unblock any waiting tasks */
				for (i = 0; i < task_count; i++)
    478e:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4792:	f10c 0c0c 	add.w	ip, ip, #12
    4796:	f8dc 3000 	ldr.w	r3, [ip]
    479a:	f103 0301 	add.w	r3, r3, #1
    479e:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    47a2:	f100 000c 	add.w	r0, r0, #12
    47a6:	6003      	str	r3, [r0, #0]
    47a8:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    47ac:	f101 010c 	add.w	r1, r1, #12
    47b0:	680a      	ldr	r2, [r1, #0]
    47b2:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    47b6:	f10c 0c14 	add.w	ip, ip, #20
    47ba:	f8dc 3000 	ldr.w	r3, [ip]
    47be:	429a      	cmp	r2, r3
    47c0:	f4ff af74 	bcc.w	46ac <main+0xc18>
    47c4:	e000      	b.n	47c8 <main+0xd34>
		case 0x9: /* sleep */
			if (tasks[current_task].stack->r0 != 0) {
				tasks[current_task].stack->r0 += tick_count;
				tasks[current_task].status = TASK_WAIT_TIME;
			}
			break;
    47c6:	bf00      	nop
						tasks[i].status = TASK_READY;
			}
		}

		/* Put waken tasks in ready list */
		for (task = wait_list; task != NULL;) {
    47c8:	f107 0318 	add.w	r3, r7, #24
    47cc:	f1a3 0314 	sub.w	r3, r3, #20
    47d0:	681b      	ldr	r3, [r3, #0]
    47d2:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    47d6:	f100 0008 	add.w	r0, r0, #8
    47da:	6003      	str	r3, [r0, #0]
    47dc:	e033      	b.n	4846 <main+0xdb2>
			struct task_control_block *next = task->next;
    47de:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    47e2:	f101 0108 	add.w	r1, r1, #8
    47e6:	680b      	ldr	r3, [r1, #0]
    47e8:	695b      	ldr	r3, [r3, #20]
    47ea:	f507 428c 	add.w	r2, r7, #17920	; 0x4600
    47ee:	f102 02e8 	add.w	r2, r2, #232	; 0xe8
    47f2:	6013      	str	r3, [r2, #0]
			if (task->status == TASK_READY)
    47f4:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    47f8:	f10c 0c08 	add.w	ip, ip, #8
    47fc:	f8dc 3000 	ldr.w	r3, [ip]
    4800:	689b      	ldr	r3, [r3, #8]
    4802:	2b00      	cmp	r3, #0
    4804:	d114      	bne.n	4830 <main+0xd9c>
				task_push(&ready_list[task->priority], task);
    4806:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    480a:	f100 0008 	add.w	r0, r0, #8
    480e:	6803      	ldr	r3, [r0, #0]
    4810:	68db      	ldr	r3, [r3, #12]
    4812:	ea4f 0283 	mov.w	r2, r3, lsl #2
    4816:	f107 0318 	add.w	r3, r7, #24
    481a:	f1a3 0310 	sub.w	r3, r3, #16
    481e:	189b      	adds	r3, r3, r2
    4820:	4618      	mov	r0, r3
    4822:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    4826:	f102 0208 	add.w	r2, r2, #8
    482a:	6811      	ldr	r1, [r2, #0]
    482c:	f7fe fd9c 	bl	3368 <task_push>
			task = next;
    4830:	f507 4c8c 	add.w	ip, r7, #17920	; 0x4600
    4834:	f10c 0ce8 	add.w	ip, ip, #232	; 0xe8
    4838:	f8dc 3000 	ldr.w	r3, [ip]
    483c:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4840:	f100 0008 	add.w	r0, r0, #8
    4844:	6003      	str	r3, [r0, #0]
						tasks[i].status = TASK_READY;
			}
		}

		/* Put waken tasks in ready list */
		for (task = wait_list; task != NULL;) {
    4846:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    484a:	f101 0108 	add.w	r1, r1, #8
    484e:	680b      	ldr	r3, [r1, #0]
    4850:	2b00      	cmp	r3, #0
    4852:	d1c4      	bne.n	47de <main+0xd4a>
			if (task->status == TASK_READY)
				task_push(&ready_list[task->priority], task);
			task = next;
		}
		/* Select next TASK_READY task */
		for (i = 0; i < (size_t)tasks[current_task].priority && ready_list[i] == NULL; i++);
    4854:	f04f 0300 	mov.w	r3, #0
    4858:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    485c:	f102 020c 	add.w	r2, r2, #12
    4860:	6013      	str	r3, [r2, #0]
    4862:	e00c      	b.n	487e <main+0xdea>
    4864:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4868:	f10c 0c0c 	add.w	ip, ip, #12
    486c:	f8dc 3000 	ldr.w	r3, [ip]
    4870:	f103 0301 	add.w	r3, r3, #1
    4874:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4878:	f100 000c 	add.w	r0, r0, #12
    487c:	6003      	str	r3, [r0, #0]
    487e:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4882:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4886:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    488a:	f103 0310 	add.w	r3, r3, #16
    488e:	6819      	ldr	r1, [r3, #0]
    4890:	460b      	mov	r3, r1
    4892:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4896:	185b      	adds	r3, r3, r1
    4898:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    489c:	18d3      	adds	r3, r2, r3
    489e:	f103 0308 	add.w	r3, r3, #8
    48a2:	685b      	ldr	r3, [r3, #4]
    48a4:	461a      	mov	r2, r3
    48a6:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    48aa:	f10c 0c0c 	add.w	ip, ip, #12
    48ae:	f8dc 3000 	ldr.w	r3, [ip]
    48b2:	429a      	cmp	r2, r3
    48b4:	d90c      	bls.n	48d0 <main+0xe3c>
    48b6:	f107 0318 	add.w	r3, r7, #24
    48ba:	f1a3 0310 	sub.w	r3, r3, #16
    48be:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    48c2:	f100 000c 	add.w	r0, r0, #12
    48c6:	6802      	ldr	r2, [r0, #0]
    48c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    48cc:	2b00      	cmp	r3, #0
    48ce:	d0c9      	beq.n	4864 <main+0xdd0>
		if (tasks[current_task].status == TASK_READY) {
    48d0:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    48d4:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    48d8:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    48dc:	f103 0310 	add.w	r3, r3, #16
    48e0:	6819      	ldr	r1, [r3, #0]
    48e2:	460b      	mov	r3, r1
    48e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    48e8:	185b      	adds	r3, r3, r1
    48ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    48ee:	18d3      	adds	r3, r2, r3
    48f0:	f103 0308 	add.w	r3, r3, #8
    48f4:	681b      	ldr	r3, [r3, #0]
    48f6:	2b00      	cmp	r3, #0
    48f8:	d153      	bne.n	49a2 <main+0xf0e>
			if (!timeup && i == (size_t)tasks[current_task].priority)
    48fa:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    48fe:	f10c 0c04 	add.w	ip, ip, #4
    4902:	f8dc 3000 	ldr.w	r3, [ip]
    4906:	2b00      	cmp	r3, #0
    4908:	d11a      	bne.n	4940 <main+0xeac>
    490a:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    490e:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4912:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4916:	f100 0010 	add.w	r0, r0, #16
    491a:	6801      	ldr	r1, [r0, #0]
    491c:	460b      	mov	r3, r1
    491e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4922:	185b      	adds	r3, r3, r1
    4924:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4928:	18d3      	adds	r3, r2, r3
    492a:	f103 0308 	add.w	r3, r3, #8
    492e:	685b      	ldr	r3, [r3, #4]
    4930:	461a      	mov	r2, r3
    4932:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    4936:	f101 010c 	add.w	r1, r1, #12
    493a:	680b      	ldr	r3, [r1, #0]
    493c:	429a      	cmp	r2, r3
    493e:	d07c      	beq.n	4a3a <main+0xfa6>
				/* Current task has highest priority and remains execution time */
				continue;
			else
				task_push(&ready_list[tasks[current_task].priority], &tasks[current_task]);
    4940:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
    4944:	f1a2 02f0 	sub.w	r2, r2, #240	; 0xf0
    4948:	f507 438e 	add.w	r3, r7, #18176	; 0x4700
    494c:	f103 0310 	add.w	r3, r3, #16
    4950:	6819      	ldr	r1, [r3, #0]
    4952:	460b      	mov	r3, r1
    4954:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4958:	185b      	adds	r3, r3, r1
    495a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    495e:	18d3      	adds	r3, r2, r3
    4960:	f103 0308 	add.w	r3, r3, #8
    4964:	685b      	ldr	r3, [r3, #4]
    4966:	ea4f 0283 	mov.w	r2, r3, lsl #2
    496a:	f107 0318 	add.w	r3, r7, #24
    496e:	f1a3 0310 	sub.w	r3, r3, #16
    4972:	1899      	adds	r1, r3, r2
    4974:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    4978:	f10c 0c10 	add.w	ip, ip, #16
    497c:	f8dc 2000 	ldr.w	r2, [ip]
    4980:	4613      	mov	r3, r2
    4982:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4986:	189b      	adds	r3, r3, r2
    4988:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    498c:	461a      	mov	r2, r3
    498e:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    4992:	f1a3 03f0 	sub.w	r3, r3, #240	; 0xf0
    4996:	189b      	adds	r3, r3, r2
    4998:	4608      	mov	r0, r1
    499a:	4619      	mov	r1, r3
    499c:	f7fe fce4 	bl	3368 <task_push>
		}
		else {
			task_push(&wait_list, &tasks[current_task]);
		}
		while (ready_list[i] == NULL)
    49a0:	e025      	b.n	49ee <main+0xf5a>
				continue;
			else
				task_push(&ready_list[tasks[current_task].priority], &tasks[current_task]);
		}
		else {
			task_push(&wait_list, &tasks[current_task]);
    49a2:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    49a6:	f100 0010 	add.w	r0, r0, #16
    49aa:	6802      	ldr	r2, [r0, #0]
    49ac:	4613      	mov	r3, r2
    49ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
    49b2:	189b      	adds	r3, r3, r2
    49b4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    49b8:	461a      	mov	r2, r3
    49ba:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
    49be:	f1a3 03f0 	sub.w	r3, r3, #240	; 0xf0
    49c2:	189a      	adds	r2, r3, r2
    49c4:	f107 0318 	add.w	r3, r7, #24
    49c8:	f1a3 0314 	sub.w	r3, r3, #20
    49cc:	4618      	mov	r0, r3
    49ce:	4611      	mov	r1, r2
    49d0:	f7fe fcca 	bl	3368 <task_push>
		}
		while (ready_list[i] == NULL)
    49d4:	e00b      	b.n	49ee <main+0xf5a>
			i++;
    49d6:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    49da:	f101 010c 	add.w	r1, r1, #12
    49de:	680b      	ldr	r3, [r1, #0]
    49e0:	f103 0301 	add.w	r3, r3, #1
    49e4:	f507 428e 	add.w	r2, r7, #18176	; 0x4700
    49e8:	f102 020c 	add.w	r2, r2, #12
    49ec:	6013      	str	r3, [r2, #0]
				task_push(&ready_list[tasks[current_task].priority], &tasks[current_task]);
		}
		else {
			task_push(&wait_list, &tasks[current_task]);
		}
		while (ready_list[i] == NULL)
    49ee:	f107 0318 	add.w	r3, r7, #24
    49f2:	f1a3 0310 	sub.w	r3, r3, #16
    49f6:	f507 4c8e 	add.w	ip, r7, #18176	; 0x4700
    49fa:	f10c 0c0c 	add.w	ip, ip, #12
    49fe:	f8dc 2000 	ldr.w	r2, [ip]
    4a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4a06:	2b00      	cmp	r3, #0
    4a08:	d0e5      	beq.n	49d6 <main+0xf42>
			i++;
		current_task = task_pop(&ready_list[i])->pid;
    4a0a:	f507 408e 	add.w	r0, r7, #18176	; 0x4700
    4a0e:	f100 000c 	add.w	r0, r0, #12
    4a12:	6803      	ldr	r3, [r0, #0]
    4a14:	ea4f 0283 	mov.w	r2, r3, lsl #2
    4a18:	f107 0318 	add.w	r3, r7, #24
    4a1c:	f1a3 0310 	sub.w	r3, r3, #16
    4a20:	189b      	adds	r3, r3, r2
    4a22:	4618      	mov	r0, r3
    4a24:	f7fe fcde 	bl	33e4 <task_pop>
    4a28:	4603      	mov	r3, r0
    4a2a:	685b      	ldr	r3, [r3, #4]
    4a2c:	f507 418e 	add.w	r1, r7, #18176	; 0x4700
    4a30:	f101 0110 	add.w	r1, r1, #16
    4a34:	600b      	str	r3, [r1, #0]
	}
    4a36:	f7ff b955 	b.w	3ce4 <main+0x250>
		/* Select next TASK_READY task */
		for (i = 0; i < (size_t)tasks[current_task].priority && ready_list[i] == NULL; i++);
		if (tasks[current_task].status == TASK_READY) {
			if (!timeup && i == (size_t)tasks[current_task].priority)
				/* Current task has highest priority and remains execution time */
				continue;
    4a3a:	bf00      	nop
			task_push(&wait_list, &tasks[current_task]);
		}
		while (ready_list[i] == NULL)
			i++;
		current_task = task_pop(&ready_list[i])->pid;
	}
    4a3c:	f7ff b952 	b.w	3ce4 <main+0x250>

00004a40 <memcpy>:
    .syntax unified
    .align 4

.global memcpy
memcpy:
	push    {r0}
    4a40:	b401      	push	{r0}
	cmp     r2, #4
    4a42:	2a04      	cmp	r2, #4
	it      lo
    4a44:	bf38      	it	cc
	lslslo  r2, r2, #30         /* Adjust r2 for less_than_4_bytes */
    4a46:	ea5f 7282 	movscc.w	r2, r2, lsl #30
	blo     less_than_4_bytes
    4a4a:	f0c0 8031 	bcc.w	4ab0 <less_than_4_bytes>
	
	ands    r3, r1, #3
    4a4e:	f011 0303 	ands.w	r3, r1, #3
	beq     aligned
    4a52:	f000 800e 	beq.w	4a72 <aligned>
	
	negs    r3, r3              /* Next aligned offset = (4 - src & 3) & 3 */
    4a56:	425b      	negs	r3, r3
	lsls    r3, r3, #31
    4a58:	07db      	lsls	r3, r3, #31
	ittt    cs
    4a5a:	bf22      	ittt	cs
	ldrhcs  r3, [r1], #2		/* Load if 2 bytes unaligned */
    4a5c:	f831 3b02 	ldrhcs.w	r3, [r1], #2
	subcs   r2, r2, #2
    4a60:	3a02      	subcs	r2, #2
	strhcs  r3, [r0], #2		/* Save if 2 bytes unaligned */
    4a62:	f820 3b02 	strhcs.w	r3, [r0], #2
	ittt    mi
    4a66:	bf42      	ittt	mi
	strbmi  r3, [r1] ,#1		/* Load if 1 byte unaligned */
    4a68:	f801 3b01 	strbmi.w	r3, [r1], #1
	submi   r2, r2, #1
    4a6c:	3a01      	submi	r2, #1
	strbmi  r3, [r0] ,#1		/* Save if 1 byte unaligned */
    4a6e:	f800 3b01 	strbmi.w	r3, [r0], #1

00004a72 <aligned>:

aligned:
	push    {r4 - r10}
    4a72:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
	subs 	r2, #32		 
    4a76:	3a20      	subs	r2, #32
	blo     less_than_32_bytes
    4a78:	f0c0 8007 	bcc.w	4a8a <less_than_32_bytes>

00004a7c <L>:
L:
	ldmia 	r1!, {r3 - r10}
    4a7c:	e8b1 07f8 	ldmia.w	r1!, {r3, r4, r5, r6, r7, r8, r9, sl}
	subs 	r2, #32		 
    4a80:	3a20      	subs	r2, #32
	stmia	r0!, {r3 - r10}
    4a82:	e8a0 07f8 	stmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl}
	bhs 	L
    4a86:	f4bf aff9 	bcs.w	4a7c <L>

00004a8a <less_than_32_bytes>:
					
less_than_32_bytes:
	lsls    r2, r2, #28
    4a8a:	0712      	lsls	r2, r2, #28
	it      cs
    4a8c:	bf28      	it	cs
	ldmiacs	r1!, {r3 - r6}		/* Load if 16 bytes remained */
    4a8e:	c978      	ldmiacs	r1!, {r3, r4, r5, r6}
	it      mi
    4a90:	bf48      	it	mi
	ldmiami r1!, {r7 - r8}		/* Load if 8 bytes remained */
    4a92:	e8b1 0180 	ldmiami.w	r1!, {r7, r8}
	it      cs
    4a96:	bf28      	it	cs
	stmiacs	r0!, {r3 - r6}
    4a98:	c078      	stmiacs	r0!, {r3, r4, r5, r6}
	it      mi
    4a9a:	bf48      	it	mi
	stmiami r0!, {r7 - r8}
    4a9c:	e8a0 0180 	stmiami.w	r0!, {r7, r8}
	
	lsls    r2, r2, #2
    4aa0:	0092      	lsls	r2, r2, #2
	itt     cs
    4aa2:	bf24      	itt	cs
	ldrcs   r3, [r1], #4		/* Load if 4 bytes remained */
    4aa4:	f851 3b04 	ldrcs.w	r3, [r1], #4
	strcs   r3, [r0], #4
    4aa8:	f840 3b04 	strcs.w	r3, [r0], #4
	
	pop     {r4 - r10}
    4aac:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}

00004ab0 <less_than_4_bytes>:
	
less_than_4_bytes:
	it      ne
    4ab0:	bf18      	it	ne
	ldrne   r3, [r1]    		/* Load if ether 2 bytes or 1 byte remained */
    4ab2:	680b      	ldrne	r3, [r1, #0]
	lsls    r2, r2, #1
    4ab4:	0052      	lsls	r2, r2, #1
	itt     cs
    4ab6:	bf24      	itt	cs
	strhcs  r3, [r0],#2			/* Save if 2 bytes remained */
    4ab8:	f820 3b02 	strhcs.w	r3, [r0], #2
	lsrcs   r3, r3, 16
    4abc:	0c1b      	lsrcs	r3, r3, #16
	it      mi
    4abe:	bf48      	it	mi
	strbmi  r3, [r0],#1			/* Save if 1 byte remained */
    4ac0:	f800 3b01 	strbmi.w	r3, [r0], #1
	
	pop     {r0}				
    4ac4:	bc01      	pop	{r0}
	bx      lr				
    4ac6:	4770      	bx	lr
    4ac8:	f3af 8000 	nop.w
    4acc:	f3af 8000 	nop.w

00004ad0 <memset>:
    4ad0:	2a03      	cmp	r2, #3
    4ad2:	b2c9      	uxtb	r1, r1
    4ad4:	b470      	push	{r4, r5, r6}
    4ad6:	d807      	bhi.n	4ae8 <memset+0x18>
    4ad8:	b122      	cbz	r2, 4ae4 <memset+0x14>
    4ada:	2300      	movs	r3, #0
    4adc:	54c1      	strb	r1, [r0, r3]
    4ade:	3301      	adds	r3, #1
    4ae0:	4293      	cmp	r3, r2
    4ae2:	d1fb      	bne.n	4adc <memset+0xc>
    4ae4:	bc70      	pop	{r4, r5, r6}
    4ae6:	4770      	bx	lr
    4ae8:	0785      	lsls	r5, r0, #30
    4aea:	4402      	add	r2, r0
    4aec:	4603      	mov	r3, r0
    4aee:	d003      	beq.n	4af8 <memset+0x28>
    4af0:	f803 1b01 	strb.w	r1, [r3], #1
    4af4:	079c      	lsls	r4, r3, #30
    4af6:	d1fb      	bne.n	4af0 <memset+0x20>
    4af8:	020c      	lsls	r4, r1, #8
    4afa:	1ad5      	subs	r5, r2, r3
    4afc:	1864      	adds	r4, r4, r1
    4afe:	0426      	lsls	r6, r4, #16
    4b00:	2d3f      	cmp	r5, #63	; 0x3f
    4b02:	4434      	add	r4, r6
    4b04:	dd1a      	ble.n	4b3c <memset+0x6c>
    4b06:	601c      	str	r4, [r3, #0]
    4b08:	605c      	str	r4, [r3, #4]
    4b0a:	609c      	str	r4, [r3, #8]
    4b0c:	60dc      	str	r4, [r3, #12]
    4b0e:	611c      	str	r4, [r3, #16]
    4b10:	615c      	str	r4, [r3, #20]
    4b12:	619c      	str	r4, [r3, #24]
    4b14:	61dc      	str	r4, [r3, #28]
    4b16:	621c      	str	r4, [r3, #32]
    4b18:	625c      	str	r4, [r3, #36]	; 0x24
    4b1a:	629c      	str	r4, [r3, #40]	; 0x28
    4b1c:	62dc      	str	r4, [r3, #44]	; 0x2c
    4b1e:	631c      	str	r4, [r3, #48]	; 0x30
    4b20:	635c      	str	r4, [r3, #52]	; 0x34
    4b22:	639c      	str	r4, [r3, #56]	; 0x38
    4b24:	63dc      	str	r4, [r3, #60]	; 0x3c
    4b26:	3340      	adds	r3, #64	; 0x40
    4b28:	1ad5      	subs	r5, r2, r3
    4b2a:	2d3f      	cmp	r5, #63	; 0x3f
    4b2c:	dceb      	bgt.n	4b06 <memset+0x36>
    4b2e:	e005      	b.n	4b3c <memset+0x6c>
    4b30:	601c      	str	r4, [r3, #0]
    4b32:	605c      	str	r4, [r3, #4]
    4b34:	609c      	str	r4, [r3, #8]
    4b36:	60dc      	str	r4, [r3, #12]
    4b38:	3310      	adds	r3, #16
    4b3a:	1ad5      	subs	r5, r2, r3
    4b3c:	2d0f      	cmp	r5, #15
    4b3e:	dcf7      	bgt.n	4b30 <memset+0x60>
    4b40:	e002      	b.n	4b48 <memset+0x78>
    4b42:	f843 4b04 	str.w	r4, [r3], #4
    4b46:	1ad5      	subs	r5, r2, r3
    4b48:	2d03      	cmp	r5, #3
    4b4a:	dcfa      	bgt.n	4b42 <memset+0x72>
    4b4c:	4293      	cmp	r3, r2
    4b4e:	d2c9      	bcs.n	4ae4 <memset+0x14>
    4b50:	f803 1b01 	strb.w	r1, [r3], #1
    4b54:	4293      	cmp	r3, r2
    4b56:	d1fb      	bne.n	4b50 <memset+0x80>
    4b58:	e7c4      	b.n	4ae4 <memset+0x14>
    4b5a:	bf00      	nop

00004b5c <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:	

/* Copy the data segment initializers from flash to SRAM */  
  movs	r1, #0
    4b5c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
    4b5e:	f000 b804 	b.w	4b6a <LoopCopyDataInit>

00004b62 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
    4b62:	4b0c      	ldr	r3, [pc, #48]	; (4b94 <LoopFillZerobss+0x12>)
	ldr	r3, [r3, r1]
    4b64:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
    4b66:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
    4b68:	3104      	adds	r1, #4

00004b6a <LoopCopyDataInit>:
    
LoopCopyDataInit:
	ldr	r0, =_sdata
    4b6a:	480b      	ldr	r0, [pc, #44]	; (4b98 <LoopFillZerobss+0x16>)
	ldr	r3, =_edata
    4b6c:	4b0b      	ldr	r3, [pc, #44]	; (4b9c <LoopFillZerobss+0x1a>)
	adds	r2, r0, r1
    4b6e:	1842      	adds	r2, r0, r1
	cmp	r2, r3
    4b70:	429a      	cmp	r2, r3
	bcc	CopyDataInit
    4b72:	f4ff aff6 	bcc.w	4b62 <CopyDataInit>
	ldr	r2, =_sbss
    4b76:	4a0a      	ldr	r2, [pc, #40]	; (4ba0 <LoopFillZerobss+0x1e>)
	b	LoopFillZerobss
    4b78:	f000 b803 	b.w	4b82 <LoopFillZerobss>

00004b7c <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
	movs	r3, #0
    4b7c:	2300      	movs	r3, #0
	str	r3, [r2], #4
    4b7e:	f842 3b04 	str.w	r3, [r2], #4

00004b82 <LoopFillZerobss>:
    
LoopFillZerobss:
	ldr	r3, = _ebss
    4b82:	4b08      	ldr	r3, [pc, #32]	; (4ba4 <LoopFillZerobss+0x22>)
	cmp	r2, r3
    4b84:	429a      	cmp	r2, r3
	bcc	FillZerobss
    4b86:	f4ff aff9 	bcc.w	4b7c <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit 	
    4b8a:	f7fb fc05 	bl	398 <SystemInit>
/* Call the application's entry point.*/
	bl	main
    4b8e:	f7fe ff81 	bl	3a94 <main>
	bx	lr    
    4b92:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
    4b94:	00004cd8 	.word	0x00004cd8
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4
    
LoopCopyDataInit:
	ldr	r0, =_sdata
    4b98:	20000000 	.word	0x20000000
	ldr	r3, =_edata
    4b9c:	20000044 	.word	0x20000044
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
    4ba0:	20000044 	.word	0x20000044
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4
    
LoopFillZerobss:
	ldr	r3, = _ebss
    4ba4:	20000048 	.word	0x20000048

00004ba8 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
    4ba8:	f7ff bffe 	b.w	4ba8 <ADC1_2_IRQHandler>
    4bac:	7379732f 	.word	0x7379732f
    4bb0:	7461702f 	.word	0x7461702f
    4bb4:	72657368 	.word	0x72657368
    4bb8:	00726576 	.word	0x00726576
    4bbc:	7665642f 	.word	0x7665642f
    4bc0:	7974742f 	.word	0x7974742f
    4bc4:	756f2f30 	.word	0x756f2f30
    4bc8:	00000074 	.word	0x00000074
    4bcc:	7665642f 	.word	0x7665642f
    4bd0:	7974742f 	.word	0x7974742f
    4bd4:	6e692f30 	.word	0x6e692f30
    4bd8:	00000000 	.word	0x00000000
    4bdc:	6c6c6548 	.word	0x6c6c6548
    4be0:	57202c6f 	.word	0x57202c6f
    4be4:	646c726f 	.word	0x646c726f
    4be8:	00000a21 	.word	0x00000a21
    4bec:	53786552 	.word	0x53786552
    4bf0:	6c6c6568 	.word	0x6c6c6568
    4bf4:	6854203a 	.word	0x6854203a
    4bf8:	69207369 	.word	0x69207369
    4bfc:	20612073 	.word	0x20612073
    4c00:	706d6973 	.word	0x706d6973
    4c04:	7320656c 	.word	0x7320656c
    4c08:	6c6c6568 	.word	0x6c6c6568
    4c0c:	000d0a2e 	.word	0x000d0a2e
    4c10:	72656854 	.word	0x72656854
    4c14:	72612065 	.word	0x72612065
    4c18:	6e6f2065 	.word	0x6e6f2065
    4c1c:	7320796c 	.word	0x7320796c
    4c20:	726f7075 	.word	0x726f7075
    4c24:	20332074 	.word	0x20332074
    4c28:	6d6d6f63 	.word	0x6d6d6f63
    4c2c:	2e646e61 	.word	0x2e646e61
    4c30:	6c656220 	.word	0x6c656220
    4c34:	6120776f 	.word	0x6120776f
    4c38:	0d0a2c73 	.word	0x0d0a2c73
    4c3c:	00000000 	.word	0x00000000
    4c40:	6c656820 	.word	0x6c656820
    4c44:	2d206f6c 	.word	0x2d206f6c
    4c48:	6f687320 	.word	0x6f687320
    4c4c:	20612077 	.word	0x20612077
    4c50:	636c6577 	.word	0x636c6577
    4c54:	20656d6f 	.word	0x20656d6f
    4c58:	7373656d 	.word	0x7373656d
    4c5c:	2e656761 	.word	0x2e656761
    4c60:	00000d0a 	.word	0x00000d0a
    4c64:	68636520 	.word	0x68636520
    4c68:	2d20206f 	.word	0x2d20206f
    4c6c:	000d0a20 	.word	0x000d0a20
    4c70:	20737020 	.word	0x20737020
    4c74:	2d202020 	.word	0x2d202020
    4c78:	000d0a20 	.word	0x000d0a20
    4c7c:	00000d0a 	.word	0x00000d0a
    4c80:	706d742f 	.word	0x706d742f
    4c84:	75716d2f 	.word	0x75716d2f
    4c88:	2f657565 	.word	0x2f657565
    4c8c:	0074756f 	.word	0x0074756f
    4c90:	6c6c6548 	.word	0x6c6c6548
    4c94:	0a31206f 	.word	0x0a31206f
    4c98:	00000000 	.word	0x00000000
    4c9c:	6c6c6548 	.word	0x6c6c6548
    4ca0:	0a32206f 	.word	0x0a32206f
    4ca4:	00000000 	.word	0x00000000
    4ca8:	6853794d 	.word	0x6853794d
    4cac:	3a6c6c65 	.word	0x3a6c6c65
    4cb0:	00000000 	.word	0x00000000
    4cb4:	6c6c6568 	.word	0x6c6c6568
    4cb8:	0000006f 	.word	0x0000006f
    4cbc:	6f686365 	.word	0x6f686365
    4cc0:	00000000 	.word	0x00000000
    4cc4:	00007370 	.word	0x00007370
    4cc8:	00004cb4 	.word	0x00004cb4
    4ccc:	00004cbc 	.word	0x00004cbc
    4cd0:	00004cc4 	.word	0x00004cc4
    4cd4:	00000000 	.word	0x00000000
