// Seed: 4055114750
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  and primCall (id_3, id_4, id_2);
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  tri0 id_2;
  uwire id_3;
  wire id_4;
  wire id_5;
  logic [7:0] id_6;
  wire id_7;
  wire id_8;
  assign id_8 = -id_6[1];
  wire id_9;
endmodule
