

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 17:10:05 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ dft                             |  Timing|  -0.91|   669441|  6.694e+06|         -|   669442|     -|        no|  2 (~0%)|  5 (2%)|  3269 (3%)|  3499 (6%)|    -|
    | o VITIS_LOOP_12_1                |       -|   7.30|   669440|  6.694e+06|      2615|        -|   256|        no|        -|       -|          -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_14_2  |  Timing|  -0.91|     1304|  1.304e+04|         -|     1304|     -|        no|  1 (~0%)|       -|  1375 (1%)|  1080 (2%)|    -|
    |   o VITIS_LOOP_14_2              |      II|   7.30|     1302|  1.302e+04|        88|       81|    16|       yes|        -|       -|          -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_24_3  |  Timing|  -0.91|     1304|  1.304e+04|         -|     1304|     -|        no|  1 (~0%)|       -|  1375 (1%)|  1080 (2%)|    -|
    |   o VITIS_LOOP_24_3              |      II|   7.30|     1302|  1.302e+04|        88|       81|    16|       yes|        -|       -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------------+----------+
| Interface               | Bitwidth |
+-------------------------+----------+
| imag_sample_address0    | 8        |
| imag_sample_address1    | 8        |
| imag_sample_d0          | 32       |
| imag_sample_d1          | 32       |
| imag_sample_q0          | 32       |
| imag_sample_q1          | 32       |
| real_sample_0_address0  | 4        |
| real_sample_0_q0        | 32       |
| real_sample_10_address0 | 4        |
| real_sample_10_q0       | 32       |
| real_sample_11_address0 | 4        |
| real_sample_11_q0       | 32       |
| real_sample_12_address0 | 4        |
| real_sample_12_q0       | 32       |
| real_sample_13_address0 | 4        |
| real_sample_13_q0       | 32       |
| real_sample_14_address0 | 4        |
| real_sample_14_q0       | 32       |
| real_sample_15_address0 | 4        |
| real_sample_15_q0       | 32       |
| real_sample_1_address0  | 4        |
| real_sample_1_q0        | 32       |
| real_sample_2_address0  | 4        |
| real_sample_2_q0        | 32       |
| real_sample_3_address0  | 4        |
| real_sample_3_q0        | 32       |
| real_sample_4_address0  | 4        |
| real_sample_4_q0        | 32       |
| real_sample_5_address0  | 4        |
| real_sample_5_q0        | 32       |
| real_sample_6_address0  | 4        |
| real_sample_6_q0        | 32       |
| real_sample_7_address0  | 4        |
| real_sample_7_q0        | 32       |
| real_sample_8_address0  | 4        |
| real_sample_8_q0        | 32       |
| real_sample_9_address0  | 4        |
| real_sample_9_q0        | 32       |
| sum_i_address0          | 8        |
| sum_i_d0                | 32       |
| sum_i_q0                | 32       |
| sum_r_address0          | 8        |
| sum_r_d0                | 32       |
| sum_r_q0                | 32       |
+-------------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | unused    | float*   |
| sum_r       | inout     | float*   |
| sum_i       | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+-------------------------+---------+----------+
| Argument    | HW Interface            | HW Type | HW Usage |
+-------------+-------------------------+---------+----------+
| real_sample | real_sample_0_address0  | port    | offset   |
| real_sample | real_sample_0_ce0       | port    |          |
| real_sample | real_sample_0_q0        | port    |          |
| real_sample | real_sample_1_address0  | port    | offset   |
| real_sample | real_sample_1_ce0       | port    |          |
| real_sample | real_sample_1_q0        | port    |          |
| real_sample | real_sample_2_address0  | port    | offset   |
| real_sample | real_sample_2_ce0       | port    |          |
| real_sample | real_sample_2_q0        | port    |          |
| real_sample | real_sample_3_address0  | port    | offset   |
| real_sample | real_sample_3_ce0       | port    |          |
| real_sample | real_sample_3_q0        | port    |          |
| real_sample | real_sample_4_address0  | port    | offset   |
| real_sample | real_sample_4_ce0       | port    |          |
| real_sample | real_sample_4_q0        | port    |          |
| real_sample | real_sample_5_address0  | port    | offset   |
| real_sample | real_sample_5_ce0       | port    |          |
| real_sample | real_sample_5_q0        | port    |          |
| real_sample | real_sample_6_address0  | port    | offset   |
| real_sample | real_sample_6_ce0       | port    |          |
| real_sample | real_sample_6_q0        | port    |          |
| real_sample | real_sample_7_address0  | port    | offset   |
| real_sample | real_sample_7_ce0       | port    |          |
| real_sample | real_sample_7_q0        | port    |          |
| real_sample | real_sample_8_address0  | port    | offset   |
| real_sample | real_sample_8_ce0       | port    |          |
| real_sample | real_sample_8_q0        | port    |          |
| real_sample | real_sample_9_address0  | port    | offset   |
| real_sample | real_sample_9_ce0       | port    |          |
| real_sample | real_sample_9_q0        | port    |          |
| real_sample | real_sample_10_address0 | port    | offset   |
| real_sample | real_sample_10_ce0      | port    |          |
| real_sample | real_sample_10_q0       | port    |          |
| real_sample | real_sample_11_address0 | port    | offset   |
| real_sample | real_sample_11_ce0      | port    |          |
| real_sample | real_sample_11_q0       | port    |          |
| real_sample | real_sample_12_address0 | port    | offset   |
| real_sample | real_sample_12_ce0      | port    |          |
| real_sample | real_sample_12_q0       | port    |          |
| real_sample | real_sample_13_address0 | port    | offset   |
| real_sample | real_sample_13_ce0      | port    |          |
| real_sample | real_sample_13_q0       | port    |          |
| real_sample | real_sample_14_address0 | port    | offset   |
| real_sample | real_sample_14_ce0      | port    |          |
| real_sample | real_sample_14_q0       | port    |          |
| real_sample | real_sample_15_address0 | port    | offset   |
| real_sample | real_sample_15_ce0      | port    |          |
| real_sample | real_sample_15_q0       | port    |          |
| imag_sample | imag_sample_address0    | port    | offset   |
| imag_sample | imag_sample_ce0         | port    |          |
| imag_sample | imag_sample_we0         | port    |          |
| imag_sample | imag_sample_d0          | port    |          |
| imag_sample | imag_sample_q0          | port    |          |
| imag_sample | imag_sample_address1    | port    | offset   |
| imag_sample | imag_sample_ce1         | port    |          |
| imag_sample | imag_sample_we1         | port    |          |
| imag_sample | imag_sample_d1          | port    |          |
| imag_sample | imag_sample_q1          | port    |          |
| sum_r       | sum_r_address0          | port    | offset   |
| sum_r       | sum_r_ce0               | port    |          |
| sum_r       | sum_r_we0               | port    |          |
| sum_r       | sum_r_d0                | port    |          |
| sum_r       | sum_r_q0                | port    |          |
| sum_i       | sum_i_address0          | port    | offset   |
| sum_i       | sum_i_ce0               | port    |          |
| sum_i       | sum_i_we0               | port    |          |
| sum_i       | sum_i_d0                | port    |          |
| sum_i       | sum_i_q0                | port    |          |
+-------------+-------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------+-----+--------+----------+-----+--------+---------+
| + dft                           | 5   |        |          |     |        |         |
|   add_ln12_fu_215_p2            | -   |        | add_ln12 | add | fabric | 0       |
|  + dft_Pipeline_VITIS_LOOP_14_2 | 0   |        |          |     |        |         |
|    mul_8s_8s_8_1_1_U3           | -   |        | mul_ln20 | mul | auto   | 0       |
|    add_ln20_fu_567_p2           | -   |        | add_ln20 | add | fabric | 0       |
|    empty_26_fu_580_p2           | -   |        | empty_26 | add | fabric | 0       |
|    empty_27_fu_593_p2           | -   |        | empty_27 | add | fabric | 0       |
|    empty_28_fu_606_p2           | -   |        | empty_28 | add | fabric | 0       |
|    empty_29_fu_635_p2           | -   |        | empty_29 | add | fabric | 0       |
|    empty_30_fu_648_p2           | -   |        | empty_30 | add | fabric | 0       |
|    empty_31_fu_661_p2           | -   |        | empty_31 | add | fabric | 0       |
|    empty_32_fu_674_p2           | -   |        | empty_32 | add | fabric | 0       |
|    empty_33_fu_687_p2           | -   |        | empty_33 | add | fabric | 0       |
|    empty_34_fu_700_p2           | -   |        | empty_34 | add | fabric | 0       |
|    empty_35_fu_713_p2           | -   |        | empty_35 | add | fabric | 0       |
|    empty_36_fu_726_p2           | -   |        | empty_36 | add | fabric | 0       |
|    empty_37_fu_739_p2           | -   |        | empty_37 | add | fabric | 0       |
|    empty_38_fu_752_p2           | -   |        | empty_38 | add | fabric | 0       |
|    empty_39_fu_761_p2           | -   |        | empty_39 | add | fabric | 0       |
|    add_ln14_fu_782_p2           | -   |        | add_ln14 | add | fabric | 0       |
|  + dft_Pipeline_VITIS_LOOP_24_3 | 0   |        |          |     |        |         |
|    mul_8s_8s_8_1_1_U27          | -   |        | mul_ln30 | mul | auto   | 0       |
|    add_ln30_fu_567_p2           | -   |        | add_ln30 | add | fabric | 0       |
|    empty_11_fu_580_p2           | -   |        | empty_11 | add | fabric | 0       |
|    empty_12_fu_593_p2           | -   |        | empty_12 | add | fabric | 0       |
|    empty_13_fu_606_p2           | -   |        | empty_13 | add | fabric | 0       |
|    empty_14_fu_635_p2           | -   |        | empty_14 | add | fabric | 0       |
|    empty_15_fu_648_p2           | -   |        | empty_15 | add | fabric | 0       |
|    empty_16_fu_661_p2           | -   |        | empty_16 | add | fabric | 0       |
|    empty_17_fu_674_p2           | -   |        | empty_17 | add | fabric | 0       |
|    empty_18_fu_687_p2           | -   |        | empty_18 | add | fabric | 0       |
|    empty_19_fu_700_p2           | -   |        | empty_19 | add | fabric | 0       |
|    empty_20_fu_713_p2           | -   |        | empty_20 | add | fabric | 0       |
|    empty_21_fu_726_p2           | -   |        | empty_21 | add | fabric | 0       |
|    empty_22_fu_739_p2           | -   |        | empty_22 | add | fabric | 0       |
|    empty_23_fu_752_p2           | -   |        | empty_23 | add | fabric | 0       |
|    empty_24_fu_761_p2           | -   |        | empty_24 | add | fabric | 0       |
|    add_ln24_fu_782_p2           | -   |        | add_ln24 | add | fabric | 0       |
+---------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                           | 2    | 0    |        |                        |         |      |         |
|  + dft_Pipeline_VITIS_LOOP_14_2 | 1    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U     | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|  + dft_Pipeline_VITIS_LOOP_24_3 | 1    | 0    |        |                        |         |      |         |
|    sin_coefficients_table_U     | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------------+--------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type         | Options                                    | Location                                           | Messages                                                                                                                         |
+--------------+--------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| bind_storage | variable=real_sample type=ram_2p impl=bram | hls/solution3/directives.tcl:8 in dft, real_sample | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+--------------+--------------------------------------------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+---------------------------------------------+----------------------------------------------------+
| Type            | Options                                     | Location                                           |
+-----------------+---------------------------------------------+----------------------------------------------------+
| pipeline        |                                             | dft.cpp:15 in dft                                  |
| unroll          | factor=16                                   | dft.cpp:16 in dft                                  |
| pipeline        |                                             | dft.cpp:25 in dft                                  |
| unroll          | factor=16                                   | dft.cpp:26 in dft                                  |
| array_partition | variable=real_sample cyclic factor=16 dim=1 | hls/solution3/directives.tcl:7 in dft, real_sample |
+-----------------+---------------------------------------------+----------------------------------------------------+


