module part5();

endmodule

module adjust_clock( Clock, ad_clk);
	//adjusted clock to slow down the count
	input Clock; // 50 MHz System Clock
	output logic ad_clk;
	parameter clk_div =24; // to desplay for 1 second and move to next
	logic [clk_div:0] counter;
	initial counter =0;
	always @(posedge Clock) 
		counter = counter+1; //increases up
	assign ad_clk = counter[clk_div];
	
endmodule