<stg><name>crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln23 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_283 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_283"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i:1 %icmp_ln26 = icmp_eq  i5 %i_283, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i:2 %i_284 = add i5 %i_283, i5 1

]]></Node>
<StgValue><ssdm name="i_284"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln26 = br i1 %icmp_ln26, void %for.body.i.split, void %randombytes.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="5">
<![CDATA[
for.body.i.split:2 %trunc_ln26 = trunc i5 %i_283

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:6 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_283, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i.split:7 %icmp_ln28 = icmp_eq  i2 %trunc_ln26, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:0 %lcg_state_load = load i32 %lcg_state

]]></Node>
<StgValue><ssdm name="lcg_state_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:1 %shl_ln17 = shl i32 %lcg_state_load, i32 21

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:2 %shl_ln17_1 = shl i32 %lcg_state_load, i32 19

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:3 %sub_ln17 = sub i32 %shl_ln17, i32 %shl_ln17_1

]]></Node>
<StgValue><ssdm name="sub_ln17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:4 %shl_ln17_2 = shl i32 %lcg_state_load, i32 17

]]></Node>
<StgValue><ssdm name="shl_ln17_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:5 %shl_ln17_3 = shl i32 %lcg_state_load, i32 15

]]></Node>
<StgValue><ssdm name="shl_ln17_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %newFirst22 = sub i32 %shl_ln17_2, i32 %shl_ln17_3

]]></Node>
<StgValue><ssdm name="newFirst22"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:7 %shl_ln17_4 = shl i32 %lcg_state_load, i32 13

]]></Node>
<StgValue><ssdm name="shl_ln17_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:8 %shl_ln17_5 = shl i32 %lcg_state_load, i32 11

]]></Node>
<StgValue><ssdm name="shl_ln17_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:9 %newFirst20 = sub i32 %shl_ln17_5, i32 %shl_ln17_4

]]></Node>
<StgValue><ssdm name="newFirst20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:10 %shl_ln17_6 = shl i32 %lcg_state_load, i32 9

]]></Node>
<StgValue><ssdm name="shl_ln17_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:11 %shl_ln17_7 = shl i32 %lcg_state_load, i32 4

]]></Node>
<StgValue><ssdm name="shl_ln17_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:12 %newFirst18 = sub i32 %shl_ln17_7, i32 %shl_ln17_6

]]></Node>
<StgValue><ssdm name="newFirst18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:13 %shl_ln17_8 = shl i32 %lcg_state_load, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln17_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:14 %add_ln17 = add i32 1013904223, i32 %lcg_state_load

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:15 %newFirst = sub i32 %add_ln17, i32 %shl_ln17_8

]]></Node>
<StgValue><ssdm name="newFirst"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:16 %newSecond23 = add i32 %sub_ln17, i32 %newFirst22

]]></Node>
<StgValue><ssdm name="newSecond23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:17 %newSecond21 = add i32 %newSecond23, i32 %newFirst20

]]></Node>
<StgValue><ssdm name="newSecond21"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i:7 %switch_ln32 = switch i2 %trunc_ln26, void %arrayidx.i13.case.3, i2 0, void %arrayidx.i13.case.0, i2 1, void %arrayidx.i13.case.1, i2 2, void %arrayidx.i13.case.2

]]></Node>
<StgValue><ssdm name="switch_ln32"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i13.exit:2 %store_ln23 = store i5 %i_284, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:18 %newSecond19 = add i32 %newSecond21, i32 %newFirst18

]]></Node>
<StgValue><ssdm name="newSecond19"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:19 %r_1 = add i32 %newSecond19, i32 %newFirst

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:20 %store_ln17 = store i32 %r_1, i32 %lcg_state

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:21 %br_ln31 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
randombytes.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24">
<![CDATA[
for.body.i.split:0 %r_load = load i24 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="24">
<![CDATA[
for.body.i.split:1 %zext_ln26 = zext i24 %r_load

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:3 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:4 %speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln23"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:5 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:8 %br_ln28 = br i1 %icmp_ln28, void %for.inc.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:0 %r_2 = phi i32 %r_1, void %if.then.i, i32 %zext_ln26, void %for.body.i.split

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
for.inc.i:1 %trunc_ln32 = trunc i32 %r_2

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i:2 %zext_ln32 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:3 %temp_addr = getelementptr i8 %temp, i32 0, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:4 %temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="temp_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:5 %temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="temp_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:6 %temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="temp_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
arrayidx.i13.case.2:0 %store_ln32 = store i8 %trunc_ln32, i7 %temp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i13.case.2:1 %br_ln32 = br void %arrayidx.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
arrayidx.i13.case.1:0 %store_ln32 = store i8 %trunc_ln32, i7 %temp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i13.case.1:1 %br_ln32 = br void %arrayidx.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
arrayidx.i13.case.0:0 %store_ln32 = store i8 %trunc_ln32, i7 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i13.case.0:1 %br_ln32 = br void %arrayidx.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
arrayidx.i13.case.3:0 %store_ln32 = store i8 %trunc_ln32, i7 %temp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i13.case.3:1 %br_ln32 = br void %arrayidx.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx.i13.exit:0 %trunc_ln26_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %r_2, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
arrayidx.i13.exit:1 %store_ln24 = store i24 %trunc_ln26_1, i24 %r

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i13.exit:3 %br_ln26 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="temp_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="temp_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="temp_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="lcg_state" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lcg_state"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="89" from="StgValue_88" to="i" fromId="88" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_88" to="r" fromId="88" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln23" fromId="91" toId="8">
</dataflow>
<dataflow id="93" from="i" to="store_ln23" fromId="6" toId="8">
</dataflow>
<dataflow id="94" from="i" to="i_283" fromId="6" toId="10">
</dataflow>
<dataflow id="95" from="i_283" to="icmp_ln26" fromId="10" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln26" fromId="96" toId="11">
</dataflow>
<dataflow id="98" from="i_283" to="i_284" fromId="10" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="i_284" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="icmp_ln26" to="br_ln26" fromId="11" toId="13">
</dataflow>
<dataflow id="102" from="i_283" to="trunc_ln26" fromId="10" toId="14">
</dataflow>
<dataflow id="104" from="_ssdm_op_PartSelect.i3.i5.i32.i32" to="lshr_ln" fromId="103" toId="15">
</dataflow>
<dataflow id="105" from="i_283" to="lshr_ln" fromId="10" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_106" to="lshr_ln" fromId="106" toId="15">
</dataflow>
<dataflow id="109" from="StgValue_108" to="lshr_ln" fromId="108" toId="15">
</dataflow>
<dataflow id="110" from="trunc_ln26" to="icmp_ln28" fromId="14" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln28" fromId="111" toId="16">
</dataflow>
<dataflow id="113" from="lcg_state" to="lcg_state_load" fromId="87" toId="17">
</dataflow>
<dataflow id="114" from="lcg_state_load" to="shl_ln17" fromId="17" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_115" to="shl_ln17" fromId="115" toId="18">
</dataflow>
<dataflow id="117" from="lcg_state_load" to="shl_ln17_1" fromId="17" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_118" to="shl_ln17_1" fromId="118" toId="19">
</dataflow>
<dataflow id="120" from="shl_ln17" to="sub_ln17" fromId="18" toId="20">
</dataflow>
<dataflow id="121" from="shl_ln17_1" to="sub_ln17" fromId="19" toId="20">
</dataflow>
<dataflow id="122" from="lcg_state_load" to="shl_ln17_2" fromId="17" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_123" to="shl_ln17_2" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="lcg_state_load" to="shl_ln17_3" fromId="17" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_126" to="shl_ln17_3" fromId="126" toId="22">
</dataflow>
<dataflow id="128" from="shl_ln17_2" to="newFirst22" fromId="21" toId="23">
</dataflow>
<dataflow id="129" from="shl_ln17_3" to="newFirst22" fromId="22" toId="23">
</dataflow>
<dataflow id="130" from="lcg_state_load" to="shl_ln17_4" fromId="17" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_131" to="shl_ln17_4" fromId="131" toId="24">
</dataflow>
<dataflow id="133" from="lcg_state_load" to="shl_ln17_5" fromId="17" toId="25">
</dataflow>
<dataflow id="135" from="StgValue_134" to="shl_ln17_5" fromId="134" toId="25">
</dataflow>
<dataflow id="136" from="shl_ln17_5" to="newFirst20" fromId="25" toId="26">
</dataflow>
<dataflow id="137" from="shl_ln17_4" to="newFirst20" fromId="24" toId="26">
</dataflow>
<dataflow id="138" from="lcg_state_load" to="shl_ln17_6" fromId="17" toId="27">
</dataflow>
<dataflow id="140" from="StgValue_139" to="shl_ln17_6" fromId="139" toId="27">
</dataflow>
<dataflow id="141" from="lcg_state_load" to="shl_ln17_7" fromId="17" toId="28">
</dataflow>
<dataflow id="142" from="StgValue_108" to="shl_ln17_7" fromId="108" toId="28">
</dataflow>
<dataflow id="143" from="shl_ln17_7" to="newFirst18" fromId="28" toId="29">
</dataflow>
<dataflow id="144" from="shl_ln17_6" to="newFirst18" fromId="27" toId="29">
</dataflow>
<dataflow id="145" from="lcg_state_load" to="shl_ln17_8" fromId="17" toId="30">
</dataflow>
<dataflow id="146" from="StgValue_106" to="shl_ln17_8" fromId="106" toId="30">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln17" fromId="147" toId="31">
</dataflow>
<dataflow id="149" from="lcg_state_load" to="add_ln17" fromId="17" toId="31">
</dataflow>
<dataflow id="150" from="add_ln17" to="newFirst" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="shl_ln17_8" to="newFirst" fromId="30" toId="32">
</dataflow>
<dataflow id="152" from="sub_ln17" to="newSecond23" fromId="20" toId="33">
</dataflow>
<dataflow id="153" from="newFirst22" to="newSecond23" fromId="23" toId="33">
</dataflow>
<dataflow id="154" from="newSecond23" to="newSecond21" fromId="33" toId="34">
</dataflow>
<dataflow id="155" from="newFirst20" to="newSecond21" fromId="26" toId="34">
</dataflow>
<dataflow id="156" from="trunc_ln26" to="switch_ln32" fromId="14" toId="35">
</dataflow>
<dataflow id="157" from="StgValue_111" to="switch_ln32" fromId="111" toId="35">
</dataflow>
<dataflow id="159" from="StgValue_158" to="switch_ln32" fromId="158" toId="35">
</dataflow>
<dataflow id="161" from="StgValue_160" to="switch_ln32" fromId="160" toId="35">
</dataflow>
<dataflow id="162" from="i_284" to="store_ln23" fromId="12" toId="36">
</dataflow>
<dataflow id="163" from="i" to="store_ln23" fromId="6" toId="36">
</dataflow>
<dataflow id="164" from="newSecond21" to="newSecond19" fromId="34" toId="37">
</dataflow>
<dataflow id="165" from="newFirst18" to="newSecond19" fromId="29" toId="37">
</dataflow>
<dataflow id="166" from="newSecond19" to="r_1" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="newFirst" to="r_1" fromId="32" toId="38">
</dataflow>
<dataflow id="168" from="r_1" to="store_ln17" fromId="38" toId="39">
</dataflow>
<dataflow id="169" from="lcg_state" to="store_ln17" fromId="87" toId="39">
</dataflow>
<dataflow id="170" from="r" to="r_load" fromId="7" toId="41">
</dataflow>
<dataflow id="171" from="r_load" to="zext_ln26" fromId="41" toId="42">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecPipeline" to="specpipeline_ln23" fromId="172" toId="43">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specpipeline_ln23" fromId="174" toId="43">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specpipeline_ln23" fromId="176" toId="43">
</dataflow>
<dataflow id="178" from="StgValue_176" to="specpipeline_ln23" fromId="176" toId="43">
</dataflow>
<dataflow id="179" from="StgValue_176" to="specpipeline_ln23" fromId="176" toId="43">
</dataflow>
<dataflow id="181" from="empty_44" to="specpipeline_ln23" fromId="180" toId="43">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln23" fromId="182" toId="44">
</dataflow>
<dataflow id="185" from="StgValue_184" to="speclooptripcount_ln23" fromId="184" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_184" to="speclooptripcount_ln23" fromId="184" toId="44">
</dataflow>
<dataflow id="187" from="StgValue_184" to="speclooptripcount_ln23" fromId="184" toId="44">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="188" toId="45">
</dataflow>
<dataflow id="191" from="empty_3" to="specloopname_ln26" fromId="190" toId="45">
</dataflow>
<dataflow id="192" from="icmp_ln28" to="br_ln28" fromId="16" toId="46">
</dataflow>
<dataflow id="193" from="r_1" to="r_2" fromId="38" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln31" to="r_2" fromId="40" toId="47">
</dataflow>
<dataflow id="195" from="zext_ln26" to="r_2" fromId="42" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln28" to="r_2" fromId="46" toId="47">
</dataflow>
<dataflow id="197" from="r_2" to="trunc_ln32" fromId="47" toId="48">
</dataflow>
<dataflow id="198" from="lshr_ln" to="zext_ln32" fromId="15" toId="49">
</dataflow>
<dataflow id="199" from="temp" to="temp_addr" fromId="83" toId="50">
</dataflow>
<dataflow id="200" from="StgValue_176" to="temp_addr" fromId="176" toId="50">
</dataflow>
<dataflow id="201" from="zext_ln32" to="temp_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="202" from="temp_1" to="temp_1_addr" fromId="84" toId="51">
</dataflow>
<dataflow id="203" from="StgValue_176" to="temp_1_addr" fromId="176" toId="51">
</dataflow>
<dataflow id="204" from="zext_ln32" to="temp_1_addr" fromId="49" toId="51">
</dataflow>
<dataflow id="205" from="temp_2" to="temp_2_addr" fromId="85" toId="52">
</dataflow>
<dataflow id="206" from="StgValue_176" to="temp_2_addr" fromId="176" toId="52">
</dataflow>
<dataflow id="207" from="zext_ln32" to="temp_2_addr" fromId="49" toId="52">
</dataflow>
<dataflow id="208" from="temp_3" to="temp_3_addr" fromId="86" toId="53">
</dataflow>
<dataflow id="209" from="StgValue_176" to="temp_3_addr" fromId="176" toId="53">
</dataflow>
<dataflow id="210" from="zext_ln32" to="temp_3_addr" fromId="49" toId="53">
</dataflow>
<dataflow id="211" from="trunc_ln32" to="store_ln32" fromId="48" toId="54">
</dataflow>
<dataflow id="212" from="temp_2_addr" to="store_ln32" fromId="52" toId="54">
</dataflow>
<dataflow id="213" from="trunc_ln32" to="store_ln32" fromId="48" toId="56">
</dataflow>
<dataflow id="214" from="temp_1_addr" to="store_ln32" fromId="51" toId="56">
</dataflow>
<dataflow id="215" from="trunc_ln32" to="store_ln32" fromId="48" toId="58">
</dataflow>
<dataflow id="216" from="temp_addr" to="store_ln32" fromId="50" toId="58">
</dataflow>
<dataflow id="217" from="trunc_ln32" to="store_ln32" fromId="48" toId="60">
</dataflow>
<dataflow id="218" from="temp_3_addr" to="store_ln32" fromId="53" toId="60">
</dataflow>
<dataflow id="220" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="trunc_ln26_1" fromId="219" toId="62">
</dataflow>
<dataflow id="221" from="r_2" to="trunc_ln26_1" fromId="47" toId="62">
</dataflow>
<dataflow id="223" from="StgValue_222" to="trunc_ln26_1" fromId="222" toId="62">
</dataflow>
<dataflow id="225" from="StgValue_224" to="trunc_ln26_1" fromId="224" toId="62">
</dataflow>
<dataflow id="226" from="trunc_ln26_1" to="store_ln24" fromId="62" toId="63">
</dataflow>
<dataflow id="227" from="r" to="store_ln24" fromId="7" toId="63">
</dataflow>
<dataflow id="228" from="icmp_ln26" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="229" from="icmp_ln28" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="230" from="icmp_ln26" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="231" from="icmp_ln28" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="232" from="icmp_ln26" to="StgValue_4" fromId="11" toId="4">
</dataflow>
<dataflow id="233" from="trunc_ln26" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="234" from="icmp_ln28" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
