INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Adder+Subtractor/ASU_4bit.sim/sim_1/impl/timing/xsim/TB_ASU_4bit_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASU_4bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Adder+Subtractor/ASU_4bit.srcs/sim_1/new/TB_ASU_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ASU_4bit
