-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_EX/ip/design_EX_ID_Stage_0_0/sim/design_EX_ID_Stage_0_0.v" \
  "../../../bd/design_EX/ip/design_EX_ID_Stage_Reg_0_0/sim/design_EX_ID_Stage_Reg_0_0.v" \
  "../../../bd/design_EX/ip/design_EX_IF_0_0/sim/design_EX_IF_0_0.v" \
  "../../../bd/design_EX/ip/design_EX_RegsIfId_0_0/sim/design_EX_RegsIfId_0_0.v" \
  "../../../bd/design_EX/ip/design_EX_EXE_Stage_0_0/sim/design_EX_EXE_Stage_0_0.v" \
  "../../../bd/design_EX/ip/design_EX_EXE_Stage_Reg_0_0/sim/design_EX_EXE_Stage_Reg_0_0.v" \
  "../../../bd/design_EX/ip/design_EX_StatusRegister_0_0/sim/design_EX_StatusRegister_0_0.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_5 \
  "../../../../arm_prj.srcs/sources_1/bd/design_EX/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_EX/ip/design_EX_xlconstant_0_0/sim/design_EX_xlconstant_0_0.v" \
  "../../../bd/design_EX/sim/design_EX.v" \
  "../../../bd/design_EX/ip/design_EX_xlconstant_1_0/sim/design_EX_xlconstant_1_0.v" \
  "../../../bd/design_EX/ip/design_EX_xlconstant_2_0/sim/design_EX_xlconstant_2_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

