<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>05. VHDL Modules [2-bit Full Adder]</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	padding-inline-start: 0;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.page-description {
    margin-bottom: 2em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
	empty-cells: show;
}
.simple-table td {
	height: 29px;
	min-width: 120px;
}

.simple-table th {
	height: 29px;
	min-width: 120px;
}

.simple-table-header-color {
	background: rgb(247, 246, 243);
	color: black;
}
.simple-table-header {
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgba(241, 241, 239, 1);
}
.block-color-brown_background {
	background: rgba(244, 238, 238, 1);
}
.block-color-orange_background {
	background: rgba(251, 236, 221, 1);
}
.block-color-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.block-color-teal_background {
	background: rgba(237, 243, 236, 1);
}
.block-color-blue_background {
	background: rgba(231, 243, 248, 1);
}
.block-color-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.block-color-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.block-color-red_background {
	background: rgba(253, 235, 236, 1);
}
.select-value-color-interactiveBlue { background-color: rgba(35, 131, 226, .07); }
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-translucentGray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgba(255, 226, 221, 1); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }
.select-value-color-pageGlass { background-color: undefined; }
.select-value-color-washGlass { background-color: undefined; }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}
	
</style></head><body><article id="897e0536-35aa-48f4-ba19-c1f9f557e650" class="page sans"><header><h1 class="page-title">05. VHDL Modules [2-bit Full Adder]</h1><p class="page-description"></p><table class="properties"><tbody><tr class="property-row property-row-person"><th><span class="icon property-icon"><svg viewBox="0 0 16 16" style="width:14px;height:14px;display:block;fill:rgba(55, 53, 47, 0.45);flex-shrink:0;-webkit-backface-visibility:hidden" class="typesPerson"><path d="M10.9536 7.90088C12.217 7.90088 13.2559 6.79468 13.2559 5.38525C13.2559 4.01514 12.2114 2.92017 10.9536 2.92017C9.70142 2.92017 8.65137 4.02637 8.65698 5.39087C8.6626 6.79468 9.69019 7.90088 10.9536 7.90088ZM4.4231 8.03003C5.52368 8.03003 6.42212 7.05859 6.42212 5.83447C6.42212 4.63843 5.51245 3.68945 4.4231 3.68945C3.33374 3.68945 2.41846 4.64966 2.41846 5.84009C2.42407 7.05859 3.32251 8.03003 4.4231 8.03003ZM1.37964 13.168H5.49561C4.87231 12.292 5.43384 10.6074 6.78711 9.51807C6.18628 9.14746 5.37769 8.87231 4.4231 8.87231C1.95239 8.87231 0.262207 10.6917 0.262207 12.1628C0.262207 12.7974 0.548584 13.168 1.37964 13.168ZM7.50024 13.168H14.407C15.4009 13.168 15.7322 12.8423 15.7322 12.2864C15.7322 10.8489 13.8679 8.88354 10.9536 8.88354C8.04492 8.88354 6.17505 10.8489 6.17505 12.2864C6.17505 12.8423 6.50635 13.168 7.50024 13.168Z"></path></svg></span>Owner</th><td><span class="user"><span class="icon text-icon user-icon"><span class="user-icon-inner">M</span></span>M. G. Sadek</span></td></tr><tr class="property-row property-row-verification"><th><span class="icon property-icon"><svg viewBox="0 0 16 16" style="width:14px;height:14px;display:block;fill:rgba(55, 53, 47, 0.45);flex-shrink:0;-webkit-backface-visibility:hidden" class="typesVerification"><path d="M3.86426 14.0459H5.32715C5.45475 14.0459 5.56185 14.0892 5.64844 14.1758L6.6875 15.2148C7.13411 15.6615 7.56934 15.8825 7.99316 15.8779C8.42155 15.8779 8.85677 15.6569 9.29883 15.2148L10.3379 14.1758C10.429 14.0892 10.5384 14.0459 10.666 14.0459H12.1221C12.751 14.0459 13.2158 13.8955 13.5166 13.5947C13.8219 13.2939 13.9746 12.8268 13.9746 12.1934V10.7305C13.9746 10.6029 14.0202 10.4958 14.1113 10.4092L15.1436 9.37012C15.5902 8.92806 15.8112 8.49284 15.8066 8.06445C15.8066 7.63607 15.5856 7.19857 15.1436 6.75195L14.1113 5.71289C14.0202 5.6263 13.9746 5.52148 13.9746 5.39844V3.92871C13.9746 3.30436 13.8242 2.83952 13.5234 2.53418C13.2227 2.22884 12.7555 2.07617 12.1221 2.07617H10.666C10.5384 2.07617 10.429 2.03288 10.3379 1.94629L9.29883 0.914062C8.85677 0.462891 8.42155 0.239583 7.99316 0.244141C7.56934 0.244141 7.13411 0.467448 6.6875 0.914062L5.64844 1.94629C5.56185 2.03288 5.45475 2.07617 5.32715 2.07617H3.86426C3.23535 2.07617 2.76823 2.22656 2.46289 2.52734C2.16211 2.82812 2.01172 3.29525 2.01172 3.92871V5.39844C2.01172 5.52148 1.96842 5.6263 1.88184 5.71289L0.849609 6.75195C0.402995 7.19857 0.179688 7.63607 0.179688 8.06445C0.179688 8.49284 0.402995 8.92806 0.849609 9.37012L1.88184 10.4092C1.96842 10.4958 2.01172 10.6029 2.01172 10.7305V12.1934C2.01172 12.8223 2.16211 13.2871 2.46289 13.5879C2.76823 13.8932 3.23535 14.0459 3.86426 14.0459ZM7.23438 11.4277C7.10221 11.4277 6.98372 11.4004 6.87891 11.3457C6.77409 11.291 6.67155 11.2021 6.57129 11.0791L4.89648 9.04199C4.83724 8.96452 4.79167 8.88477 4.75977 8.80273C4.72786 8.7207 4.71191 8.63639 4.71191 8.5498C4.71191 8.37663 4.77116 8.22852 4.88965 8.10547C5.0127 7.97786 5.16081 7.91406 5.33398 7.91406C5.44336 7.91406 5.54134 7.93685 5.62793 7.98242C5.71452 8.02799 5.80339 8.10775 5.89453 8.22168L7.20703 9.88965L10.0371 5.36426C10.1829 5.12728 10.3675 5.00879 10.5908 5.00879C10.7594 5.00879 10.9098 5.06348 11.042 5.17285C11.1787 5.28223 11.2471 5.42578 11.2471 5.60352C11.2471 5.68099 11.2288 5.76302 11.1924 5.84961C11.1559 5.93164 11.1149 6.00911 11.0693 6.08203L7.87012 11.0723C7.78809 11.1908 7.69238 11.2796 7.58301 11.3389C7.47819 11.3981 7.36198 11.4277 7.23438 11.4277Z"></path></svg></span>Verification</th><td></td></tr><tr class="property-row property-row-multi_select"><th><span class="icon property-icon"><svg viewBox="0 0 16 16" style="width:14px;height:14px;display:block;fill:rgba(55, 53, 47, 0.45);flex-shrink:0;-webkit-backface-visibility:hidden" class="typesMultipleSelect"><path d="M1.91602 4.83789C2.44238 4.83789 2.87305 4.40723 2.87305 3.87402C2.87305 3.34766 2.44238 2.91699 1.91602 2.91699C1.38281 2.91699 0.952148 3.34766 0.952148 3.87402C0.952148 4.40723 1.38281 4.83789 1.91602 4.83789ZM5.1084 4.52344H14.3984C14.7607 4.52344 15.0479 4.23633 15.0479 3.87402C15.0479 3.51172 14.7607 3.22461 14.3984 3.22461H5.1084C4.74609 3.22461 4.45898 3.51172 4.45898 3.87402C4.45898 4.23633 4.74609 4.52344 5.1084 4.52344ZM1.91602 9.03516C2.44238 9.03516 2.87305 8.60449 2.87305 8.07129C2.87305 7.54492 2.44238 7.11426 1.91602 7.11426C1.38281 7.11426 0.952148 7.54492 0.952148 8.07129C0.952148 8.60449 1.38281 9.03516 1.91602 9.03516ZM5.1084 8.7207H14.3984C14.7607 8.7207 15.0479 8.43359 15.0479 8.07129C15.0479 7.70898 14.7607 7.42188 14.3984 7.42188H5.1084C4.74609 7.42188 4.45898 7.70898 4.45898 8.07129C4.45898 8.43359 4.74609 8.7207 5.1084 8.7207ZM1.91602 13.2324C2.44238 13.2324 2.87305 12.8018 2.87305 12.2686C2.87305 11.7422 2.44238 11.3115 1.91602 11.3115C1.38281 11.3115 0.952148 11.7422 0.952148 12.2686C0.952148 12.8018 1.38281 13.2324 1.91602 13.2324ZM5.1084 12.918H14.3984C14.7607 12.918 15.0479 12.6309 15.0479 12.2686C15.0479 11.9062 14.7607 11.6191 14.3984 11.6191H5.1084C4.74609 11.6191 4.45898 11.9062 4.45898 12.2686C4.45898 12.6309 4.74609 12.918 5.1084 12.918Z"></path></svg></span>Tags</th><td></td></tr><tr class="property-row property-row-last_edited_time"><th><span class="icon property-icon"><svg viewBox="0 0 16 16" style="width:14px;height:14px;display:block;fill:rgba(55, 53, 47, 0.45);flex-shrink:0;-webkit-backface-visibility:hidden" class="typesCreatedAt"><path d="M8 15.126C11.8623 15.126 15.0615 11.9336 15.0615 8.06445C15.0615 4.20215 11.8623 1.00293 7.99316 1.00293C4.13086 1.00293 0.938477 4.20215 0.938477 8.06445C0.938477 11.9336 4.1377 15.126 8 15.126ZM8 13.7383C4.85547 13.7383 2.33301 11.209 2.33301 8.06445C2.33301 4.91992 4.84863 2.39746 7.99316 2.39746C11.1377 2.39746 13.6738 4.91992 13.6738 8.06445C13.6738 11.209 11.1445 13.7383 8 13.7383ZM4.54102 8.91211H7.99316C8.30078 8.91211 8.54004 8.67285 8.54004 8.37207V3.8877C8.54004 3.58691 8.30078 3.34766 7.99316 3.34766C7.69238 3.34766 7.45312 3.58691 7.45312 3.8877V7.83203H4.54102C4.2334 7.83203 4.00098 8.06445 4.00098 8.37207C4.00098 8.67285 4.2334 8.91211 4.54102 8.91211Z"></path></svg></span>Last edited time</th><td><time>@March 25, 2023 6:19 PM</time></td></tr><tr class="property-row property-row-date"><th><span class="icon property-icon"><svg viewBox="0 0 16 16" style="width:14px;height:14px;display:block;fill:rgba(55, 53, 47, 0.45);flex-shrink:0;-webkit-backface-visibility:hidden" class="typesDate"><path d="M3.29688 14.4561H12.7031C14.1797 14.4561 14.9453 13.6904 14.9453 12.2344V3.91504C14.9453 2.45215 14.1797 1.69336 12.7031 1.69336H3.29688C1.82031 1.69336 1.05469 2.45215 1.05469 3.91504V12.2344C1.05469 13.6973 1.82031 14.4561 3.29688 14.4561ZM3.27637 13.1162C2.70898 13.1162 2.39453 12.8154 2.39453 12.2207V5.9043C2.39453 5.30273 2.70898 5.00879 3.27637 5.00879H12.71C13.2842 5.00879 13.6055 5.30273 13.6055 5.9043V12.2207C13.6055 12.8154 13.2842 13.1162 12.71 13.1162H3.27637ZM6.68066 7.38086H7.08398C7.33008 7.38086 7.41211 7.30566 7.41211 7.05957V6.66309C7.41211 6.41699 7.33008 6.3418 7.08398 6.3418H6.68066C6.44141 6.3418 6.35938 6.41699 6.35938 6.66309V7.05957C6.35938 7.30566 6.44141 7.38086 6.68066 7.38086ZM8.92285 7.38086H9.31934C9.56543 7.38086 9.64746 7.30566 9.64746 7.05957V6.66309C9.64746 6.41699 9.56543 6.3418 9.31934 6.3418H8.92285C8.67676 6.3418 8.59473 6.41699 8.59473 6.66309V7.05957C8.59473 7.30566 8.67676 7.38086 8.92285 7.38086ZM11.1582 7.38086H11.5547C11.8008 7.38086 11.8828 7.30566 11.8828 7.05957V6.66309C11.8828 6.41699 11.8008 6.3418 11.5547 6.3418H11.1582C10.9121 6.3418 10.8301 6.41699 10.8301 6.66309V7.05957C10.8301 7.30566 10.9121 7.38086 11.1582 7.38086ZM4.44531 9.58203H4.84863C5.09473 9.58203 5.17676 9.50684 5.17676 9.26074V8.86426C5.17676 8.61816 5.09473 8.54297 4.84863 8.54297H4.44531C4.20605 8.54297 4.12402 8.61816 4.12402 8.86426V9.26074C4.12402 9.50684 4.20605 9.58203 4.44531 9.58203ZM6.68066 9.58203H7.08398C7.33008 9.58203 7.41211 9.50684 7.41211 9.26074V8.86426C7.41211 8.61816 7.33008 8.54297 7.08398 8.54297H6.68066C6.44141 8.54297 6.35938 8.61816 6.35938 8.86426V9.26074C6.35938 9.50684 6.44141 9.58203 6.68066 9.58203ZM8.92285 9.58203H9.31934C9.56543 9.58203 9.64746 9.50684 9.64746 9.26074V8.86426C9.64746 8.61816 9.56543 8.54297 9.31934 8.54297H8.92285C8.67676 8.54297 8.59473 8.61816 8.59473 8.86426V9.26074C8.59473 9.50684 8.67676 9.58203 8.92285 9.58203ZM11.1582 9.58203H11.5547C11.8008 9.58203 11.8828 9.50684 11.8828 9.26074V8.86426C11.8828 8.61816 11.8008 8.54297 11.5547 8.54297H11.1582C10.9121 8.54297 10.8301 8.61816 10.8301 8.86426V9.26074C10.8301 9.50684 10.9121 9.58203 11.1582 9.58203ZM4.44531 11.7832H4.84863C5.09473 11.7832 5.17676 11.708 5.17676 11.4619V11.0654C5.17676 10.8193 5.09473 10.7441 4.84863 10.7441H4.44531C4.20605 10.7441 4.12402 10.8193 4.12402 11.0654V11.4619C4.12402 11.708 4.20605 11.7832 4.44531 11.7832ZM6.68066 11.7832H7.08398C7.33008 11.7832 7.41211 11.708 7.41211 11.4619V11.0654C7.41211 10.8193 7.33008 10.7441 7.08398 10.7441H6.68066C6.44141 10.7441 6.35938 10.8193 6.35938 11.0654V11.4619C6.35938 11.708 6.44141 11.7832 6.68066 11.7832ZM8.92285 11.7832H9.31934C9.56543 11.7832 9.64746 11.708 9.64746 11.4619V11.0654C9.64746 10.8193 9.56543 10.7441 9.31934 10.7441H8.92285C8.67676 10.7441 8.59473 10.8193 8.59473 11.0654V11.4619C8.59473 11.708 8.67676 11.7832 8.92285 11.7832Z"></path></svg></span>Date</th><td></td></tr></tbody></table></header><div class="page-body"><h1 id="00064f10-5a31-4cce-98be-554d05397f17" class="">01 - Objective</h1><p id="81d8184d-1463-4504-b86b-79d00f751708" class="">In this Lab tutorial, we will re-implement <code>lab-01</code> to get you familiar with the VHDL module development process.</p><h1 id="86a8f5bc-7173-4312-adda-1f362fe79535" class="">02 - Logic Gates Implementation</h1><p id="01bd620d-1325-42f5-90e6-f98e73808ea3" class="">First, we need to create a project as mentioned in <code>lab-03</code> then in the <code>entity</code> we will define three primary inputs which are <code>X</code> , <code>Y</code>, and <code>C_IN</code> besides defining output signals which are <code>C_COUT</code>, <code>SUM</code>. But before we do this we need to include some IEEE packages which are</p><pre id="f68406fc-b0ed-42ce-958a-806f360c05f3" class="code"><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;</code></pre><p id="62767b3e-a5d4-41ae-9200-099654295ff7" class="">then we can define our <code>Entity</code> as</p><pre id="2a42e76d-2930-4624-a35b-c7561c266541" class="code"><code>entity fulladder is 
	port ( X, Y, C_IN: in std_logic;
        C_OUT, SUM: out std_logic);
end fulladder;</code></pre><p id="5c92a598-695f-47f4-aaf6-97ba95400932" class="">Now we need to define the operation</p><pre id="68f89b06-d8dc-4d24-aa3c-bdb55b7b8871" class="code"><code>architecture equations of fulladder is
begin
	SUM &lt;= X XOR Y XOR C_IN after 1 ns;
	C_OUT &lt;= (X AND Y) OR (X AND C_IN) OR (Y AND C_IN) after 1 ns;
end equations;</code></pre><p id="5071a3ed-2cce-4bc2-82d6-32aec2bd38cc" class="">Full VHDL File for 1-bit Full Adder</p><pre id="51ec29bb-ac1c-4640-8cde-8708937523a0" class="code"><code>-- 1-bit FullAdder

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Entity Definition
entity fulladder is 
	port ( X, Y, C_IN: in std_logic;
        C_OUT, SUM: out std_logic);
end fulladder;

-- Full Adder Operation [Data-Flow Arch.]
architecture equations of fulladder is
begin
	SUM &lt;= X XOR Y XOR C_IN after 1 ns;
	C_OUT &lt;= (X AND Y) OR (X AND C_IN) OR (Y AND C_IN) after 1 ns;
end equations;</code></pre><p id="cd076c56-9ffe-471b-aab6-82a7248359a0" class="">Next, we need to implement a 4-bit full adder by cascading 4 1-bit fill adders as shown:</p><figure id="57ba740b-ef06-4950-9492-869ff40be5ad" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/4-bit-adder.jpg"><img style="width:654px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/4-bit-adder.jpg"/></a></figure><p id="31a4b099-3d7b-4318-ae6c-f9f901d73bdf" class="">First, we need to define our inputs and outputs:</p><pre id="412d62fe-735c-44ed-a214-671c63b8bda3" class="code"><code>entity adder4bit is 
	port ( A, B: in std_logic_vector(3 downto 0); 
			   C_IN: in std_logic;
				 S : out std_logic_vector(3 downto 0);
         C_OUT: out std_logic);
end adder4bit</code></pre><p id="bc7475fe-0452-465b-b4fc-d426e9946b2d" class="">then we need to include our <code>fulladder</code> into the design but this must be mentioned inside the architecture</p><pre id="0b25ee18-6308-4535-a453-2c8ce77f7627" class="code"><code>architecture structure of adder4bit is

component fulladder
		port ( X, Y, C_IN: in std_logic;
        C_OUT, SUM: out std_logic);
end component;

signal C : std_logic_vector (3 downto 1);
begin 
	FA0: fulladder port map (A(0), B(0), C_IN, C(1), S(0));
	FA1: fulladder port map (A(1), B(1), C(1), C(2), S(1));
	FA2: fulladder port map (A(2), B(2), C(2), C(3), S(2));
	FA3: fulladder port map (A(3), B(3), C(3), C_OUT, S(3));
end structure </code></pre><p id="a254a621-152e-4df0-afed-c4c4c0411947" class="">You can notice that we have mapped the internal <code>fulladder</code> output to the next adder using <code>port map</code>. </p><p id="7863df9f-eb7c-44e6-b97e-7aba5a34db7d" class="">Full VHDL File for 4-bit Full Adder:</p><pre id="02a0c08c-3f2a-4c6d-8bea-61799d9ee6c4" class="code"><code>-- 4-bit FullAdder using Structural Architecture

entity adder4bit is 
	port ( A, B: in std_logic_vector(3 downto 0); 
			   C_IN: in std_logic;
				 S : out std_logic_vector(3 downto 0);
         C_OUT: out std_logic);
end adder4bit

-- 4-bit FullAdder operation [Structural Arch.]

architecture structure of adder4bit is

component fulladder
		port ( X, Y, C_IN: in std_logic;
        C_OUT, SUM: out std_logic);
end component;

signal C : std_logic_vector (3 downto 1);
begin 
	FA0: fulladder port map (A(0), B(0), C_IN, C(1), S(0));
	FA1: fulladder port map (A(1), B(1), C(1), C(2), S(1));
	FA2: fulladder port map (A(2), B(2), C(2), C(3), S(2));
	FA3: fulladder port map (A(3), B(3), C(3), C_OUT, S(3));
end structure </code></pre><h1 id="48f5c7f9-982e-4333-8789-88900d0f5bba" class="">03 - Simulation Process</h1><h2 id="4920f3ee-296b-4136-beb3-f32634c02a8f" class="">03.1 - Full Adder</h2><h3 id="54c3e1e0-ea90-4720-816b-3492609539d4" class="">03.1.1 - Pin Assignment</h3><figure id="28ddcf48-dc5b-4baf-b58c-5805acd929fa" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/Untitled.png"><img style="width:802px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/Untitled.png"/></a></figure><p id="0b209cb8-4d7d-44a0-89b8-5fad8172bffc" class="">
</p><h1 id="80e7d9de-1665-43a4-a28d-3e3415001a5b" class="">04 - Flashing Process</h1><ul id="dd1ecb8f-691d-41e3-8b66-8b99167efc10" class="bulleted-list"><li style="list-style-type:disc">The FPGA Kit used has active-LOW push buttons and active-LOW LEDs</li></ul><ul id="a487c8e0-94fc-4c8d-b716-764d3b8fc35f" class="bulleted-list"><li style="list-style-type:disc">Therefore, we modify our VHDL script into following script, in order to overcome LEDs active LOW and push buttons pull-up resistors design:</li></ul><pre id="77120e56-583c-44e0-b7f5-03b0e081a9e1" class="code"><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity lab02 is 
	port ( X, Y, C_IN: in bit;
        C_OUT, SUM: out bit
	);
end lab02;

architecture equations of lab02 is
begin
	SUM &lt;= NOT (NOT X XOR NOT Y XOR NOT C_IN) after 10 ns;
	C_OUT &lt;= NOT ((NOT X AND NOT Y) OR (NOT X AND NOT C_IN) OR (NOT Y AND NOT C_IN)) after 10 ns;
end equations;</code></pre><p id="17bdad11-d58e-4c4a-ba35-6b69a846a1e6" class="">Please follow the same steps found in <code>lab-03</code> in order to synthesise and flash the FPGA.</p><h2 id="7e2bd933-727c-4780-87a1-eccc6cc9df0a" class="">05 - Output Verification</h2><table id="4f9e61b0-8a76-40a0-893a-cb493db86c6c" class="simple-table"><thead class="simple-table-header"><tr id="e3d2cc7e-ccbf-4728-9680-e2cb6d9cd771"><th id="]i@F" class="simple-table-header-color simple-table-header">C_IN</th><th id="EY=K" class="simple-table-header-color simple-table-header">Y</th><th id="XzKj" class="simple-table-header-color simple-table-header">X</th><th id="|zvB" class="simple-table-header-color simple-table-header">SUM</th><th id="qPI;" class="simple-table-header-color simple-table-header">C_OUT</th></tr></thead><tbody><tr id="b27be749-5933-455a-8e20-b85b7202056b"><td id="]i@F" class="">0</td><td id="EY=K" class="">0</td><td id="XzKj" class="">0</td><td id="|zvB" class="">0</td><td id="qPI;" class="">0</td></tr><tr id="97c84aad-0c26-4950-9797-8cd8d6da5c7a"><td id="]i@F" class="">0</td><td id="EY=K" class="">0</td><td id="XzKj" class="">1</td><td id="|zvB" class="">1</td><td id="qPI;" class="">0</td></tr><tr id="e7412155-edcd-42b5-8264-44a60f9ac035"><td id="]i@F" class="">0</td><td id="EY=K" class="">1</td><td id="XzKj" class="">0</td><td id="|zvB" class="">1</td><td id="qPI;" class="">0</td></tr><tr id="9560bf77-7358-44fb-a57b-b60ca1ede0f3"><td id="]i@F" class="">0</td><td id="EY=K" class="">1</td><td id="XzKj" class="">1</td><td id="|zvB" class="">0</td><td id="qPI;" class="">1</td></tr><tr id="d3d48602-b6fb-4e2b-8b51-cbbef776521a"><td id="]i@F" class="">1</td><td id="EY=K" class="">0</td><td id="XzKj" class="">0</td><td id="|zvB" class="">1</td><td id="qPI;" class="">0</td></tr><tr id="65c4aabb-afaf-4181-9d06-95230dca010b"><td id="]i@F" class="">1</td><td id="EY=K" class="">0</td><td id="XzKj" class="">1</td><td id="|zvB" class="">0</td><td id="qPI;" class="">1</td></tr><tr id="f1f5cd50-ba65-41e2-a028-373e0497dcf8"><td id="]i@F" class="">1</td><td id="EY=K" class="">1</td><td id="XzKj" class="">0</td><td id="|zvB" class="">0</td><td id="qPI;" class="">1</td></tr><tr id="a6253f51-a3d8-418b-a62a-e3590295b951"><td id="]i@F" class="">1</td><td id="EY=K" class="">1</td><td id="XzKj" class="">1</td><td id="|zvB" class="">1</td><td id="qPI;" class="">1</td></tr></tbody></table><div id="aaac7f77-ac4f-4810-b77f-5203286a6ba7" class="column-list"><div id="f550f2e7-8d8f-4f94-b2b6-61eb67564f2f" style="width:50%" class="column"><table id="dbd174d9-0b99-4bcc-9455-04fcf9e2a3eb" class="simple-table"><thead class="simple-table-header"><tr id="f1f915e8-69ce-48be-91a0-df3f5025b235"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:52px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="1099bb29-cfe2-4705-99a4-7077295f0757"><td id="u=rY" class="" style="width:62.6px">0</td><td id=";MP{" class="" style="width:52px">0</td><td id="MKmm" class="" style="width:62.6px">0</td><td id="u^||" class="" style="width:62.6px">0</td><td id="dtiS" class="" style="width:62.6px">0</td></tr></tbody></table><figure id="f60c32c5-c6c3-47c3-976f-5895a7f2606b" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.29_AM.jpeg"><img style="width:1280px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.29_AM.jpeg"/></a></figure><hr id="65d99dee-90fb-45e3-9217-e36881c2aaae"/><table id="d9dd44d2-ff3c-4f68-8d65-5b64001eb785" class="simple-table"><thead class="simple-table-header"><tr id="31e76ce1-7559-45ad-8df2-6d30b6336ebd"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:54px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="5991f96b-a659-4b2f-8f88-7ef2c2b2b2b4"><td id="u=rY" class="" style="width:62.6px">0</td><td id=";MP{" class="" style="width:54px">1</td><td id="MKmm" class="" style="width:62.6px">0</td><td id="u^||" class="" style="width:62.6px">1</td><td id="dtiS" class="" style="width:62.6px">0</td></tr></tbody></table><figure id="b022a0a7-6a37-4896-bc54-e89dade5b541" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.09_AM.jpeg"><img style="width:1133px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.09_AM.jpeg"/></a></figure><hr id="6043678a-2844-4ca1-aae1-e51d542f7f61"/><table id="6d73bff2-97ea-41d3-91f5-1ced6101771e" class="simple-table"><thead class="simple-table-header"><tr id="37ce1b3b-cef5-40db-97f0-2b3d4a3a470b"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:56px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="2dfc9263-40fe-448a-9b87-7a6f06337f48"><td id="u=rY" class="" style="width:62.6px">1</td><td id=";MP{" class="" style="width:56px">0</td><td id="MKmm" class="" style="width:62.6px">0</td><td id="u^||" class="" style="width:62.6px">1</td><td id="dtiS" class="" style="width:62.6px">0</td></tr></tbody></table><figure id="d7a343a1-68f7-4831-97e3-ba75edf8aeca" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.40_AM.jpeg"><img style="width:1145px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.40_AM.jpeg"/></a></figure><table id="c291b55b-1cae-46db-8d06-79f83c5e17e2" class="simple-table"><thead class="simple-table-header"><tr id="272b04a2-b32a-4fbd-af09-c5bf3d371c0c"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:56px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="95bd3309-5cc1-4c2b-b526-6b5948bbc7ab"><td id="u=rY" class="" style="width:62.6px">1</td><td id=";MP{" class="" style="width:56px">1</td><td id="MKmm" class="" style="width:62.6px">0</td><td id="u^||" class="" style="width:62.6px">0</td><td id="dtiS" class="" style="width:62.6px">1</td></tr></tbody></table><hr id="2191aa9e-3546-4387-b175-ca30b6d6499e"/><figure id="3c837523-6230-48aa-9d91-d45a3076b206" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.33.59_AM.jpeg"><img style="width:1198px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.33.59_AM.jpeg"/></a></figure><hr id="7fcb9908-34ff-4144-a2fd-145acbc9a485"/></div><div id="4d0f8c1c-0d05-4a79-97a2-54f817b3dec9" style="width:50%" class="column"><table id="1a69fd0d-e13c-414d-bb2f-2fce544da00c" class="simple-table"><thead class="simple-table-header"><tr id="6702d910-9ebc-45dd-8267-04cf2fd28349"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:57px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="16442080-a3e1-4b62-a1ba-ac957ec948d9"><td id="u=rY" class="" style="width:62.6px">0</td><td id=";MP{" class="" style="width:57px">0</td><td id="MKmm" class="" style="width:62.6px">1</td><td id="u^||" class="" style="width:62.6px">1</td><td id="dtiS" class="" style="width:62.6px">0</td></tr></tbody></table><figure id="e80c2539-a0d0-4f01-90d2-8604a018ae1e" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.13_AM.jpeg"><img style="width:1158px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.13_AM.jpeg"/></a></figure><hr id="9556d6d4-57d1-4a20-b87a-2705dc2d0f5c"/><table id="cebc0dda-184a-437b-968a-0ee14cb6fdd0" class="simple-table"><thead class="simple-table-header"><tr id="1623c4c6-cc9e-4a3c-9d9e-99dc7b0b0159"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:57px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="a1f0354a-41c7-4a69-9263-d1ac7dd64084"><td id="u=rY" class="" style="width:62.6px">0</td><td id=";MP{" class="" style="width:57px">1</td><td id="MKmm" class="" style="width:62.6px">1</td><td id="u^||" class="" style="width:62.6px">0</td><td id="dtiS" class="" style="width:62.6px">1</td></tr></tbody></table><figure id="665f0400-9bdb-4cbb-b4cb-4f8525d626be" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.20_AM.jpeg"><img style="width:1044px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.20_AM.jpeg"/></a></figure><hr id="70ff4612-5ffe-4254-bf7c-ebffb507e2cc"/><table id="0fef43f9-bb64-4c30-bf45-56754f0ca8c6" class="simple-table"><thead class="simple-table-header"><tr id="74bb8004-846e-46c4-8a75-f013bb67a7f2"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:55px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="77112a77-976b-4b8b-bb97-26ffe4d4a523"><td id="u=rY" class="" style="width:62.6px">0</td><td id=";MP{" class="" style="width:55px">1</td><td id="MKmm" class="" style="width:62.6px">0</td><td id="u^||" class="" style="width:62.6px">1</td><td id="dtiS" class="" style="width:62.6px">0</td></tr></tbody></table><figure id="8c5cba79-eefa-48ed-acdb-ca9b2533a780" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.04_AM.jpeg"><img style="width:1162px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.04_AM.jpeg"/></a></figure><table id="296885a2-9690-4165-ae9a-a22ceba4a585" class="simple-table"><thead class="simple-table-header"><tr id="ba933a4c-a6c6-431a-ada3-e8bd431ffe5d"><th id="u=rY" class="simple-table-header-color simple-table-header" style="width:62.6px">C_IN</th><th id=";MP{" class="simple-table-header-color simple-table-header" style="width:51px">Y</th><th id="MKmm" class="simple-table-header-color simple-table-header" style="width:62.6px">X</th><th id="u^||" class="simple-table-header-color simple-table-header" style="width:62.6px">SUM</th><th id="dtiS" class="simple-table-header-color simple-table-header" style="width:62.6px">C_OUT</th></tr></thead><tbody><tr id="f075ece0-1557-44c2-825d-55493f1f6347"><td id="u=rY" class="" style="width:62.6px">1</td><td id=";MP{" class="" style="width:51px">1</td><td id="MKmm" class="" style="width:62.6px">1</td><td id="u^||" class="" style="width:62.6px">1</td><td id="dtiS" class="" style="width:62.6px">1</td></tr></tbody></table><hr id="eeeb547e-1b3f-473e-8172-200a993325b3"/><figure id="d7204934-f195-4779-a171-e3cef7f8498a" class="image"><a href="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.24_AM.jpeg"><img style="width:1256px" src="05%20VHDL%20Modules%20%5B2-bit%20Full%20Adder%5D%20897e053635aa48f4ba19c1f9f557e650/WhatsApp_Image_2022-02-17_at_8.34.24_AM.jpeg"/></a></figure><hr id="7a67d21e-e505-4032-9456-d8f1f56d29a5"/><p id="7a58a799-0d01-440a-9125-9623910311a3" class="">
</p></div></div><h1 id="45d2cc43-3aeb-4581-8b83-52716209e0da" class="">06 - Task for next lab</h1><p id="d3f3c9bb-4ea7-4437-8b9b-fa5b7fe18031" class="">Design a 4-bit Full Adder/Subtractor. Students are required to provide VHDL Scripts for 4bit Full Adder/Subtractor, the testbench. They are also required to provide simulation output, and are required to provide real-time output in the lab.</p><p id="3d2b24b8-005d-44d0-8394-93215a1310d0" class="">
</p></div></article></body></html>