<?xml version="1.0" encoding="iso-8859-1" ?>

<!--//----------------------------------------------------------------------------- -->
<!--// Customised Bus Matrix Interconnect specification for SoC Labs NanoSoCer      -->
<!--//                                                                              -->
<!--// Contributors                                                                 -->
<!--//                                                                              -->
<!--// David Flynn (d.w.flynn@soton.ac.uk)                                          -->
<!--//                                                                              -->
<!--// Copyright (C) 2023, SoC Labs (www.soclabs.org)                               -->
<!--//----------------------------------------------------------------------------- -->

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  -->
<!--  The confidential and proprietary information contained in this file               -->
<!--  may only be used by a person authorised under and to the extent                   -->
<!--  permitted by a subsisting licensing agreement from Arm Limited or its affiliates. -->
<!--                                                                                    -->
<!--             (C) COPYRIGHT 2001-2013 Arm Limited or its affiliates.                 -->
<!--                 ALL RIGHTS RESERVED                                                -->
<!--                                                                                    -->
<!--  This entire notice must be reproduced on all copies of this file                  -->
<!--  and copies of this file may only be made by a person if such person               -->
<!--  is permitted to do so under the terms of a subsisting license                     -->
<!--  agreement from Arm Limited or its affiliates.                                     -->
<!--                                                                                    -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -              -->
<!--  Version and Release Control Information:                                          -->
<!--                                                                                    -->
<!--  Checked In          : $Date: 2017-10-10 15:55:38 +0100 (Tue, 10 Oct 2017) $       -->
<!--                                                                                    -->
<!--  Revision            : $Revision: 371321 $                                         -->
<!--                                                                                    -->
<!--  Release Information : Cortex-M System Design Kit-r1p1-00rel0  -->
<!--                                                                                    -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  -->
<!--  Purpose             : based on Example XML file, defining an interconnect for     -->
<!--                        (was 2 AHB Masters and 3 AHB Slaves.)                       -->
<!--                         4 AHB Managers and 8 AHB Subordinates                      -->
<!--                                                                                    -->
<!--  Note                : This information will overwrite parameters                  -->
<!--                         specified on the command line                              -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  -->

<cfgfile>

  <!-- - - - - *** DO NOT MODIFY ABOVE THIS LINE *** - - - - - - - - - - -  -->

  <!-- Global definitions -->

  <architecture_version>ahb2</architecture_version>
  <arbitration_scheme>burst</arbitration_scheme>
  <routing_data_width>32</routing_data_width>
  <routing_address_width>32</routing_address_width>
  <user_signal_width>0</user_signal_width>
  <bus_matrix_name>nanosoc_busmatrix</bus_matrix_name>
  <input_stage_name>nanosoc_inititator_input</input_stage_name>
  <matrix_decode_name>nanosoc_matrix_decode</matrix_decode_name>
  <output_arbiter_name>nanosoc_arbiter</output_arbiter_name>
  <output_stage_name>nanosoc_target_output< /output_stage_name>


  <!-- Slave interface definitions -->

  <slave_interface name="_DEBUG">
    <sparse_connect interface="_BOOTROM_0"/>
    <sparse_connect interface="_IMEM_0"/>
    <sparse_connect interface="_DMEM_0"/>
    <sparse_connect interface="_SYSIO"/>
    <sparse_connect interface="_EXP"/>
    <sparse_connect interface="_EXPRAM_L"/>
    <sparse_connect interface="_EXPRAM_H"/>
    <sparse_connect interface="_SYSTABLE"/>
    <address_region interface="_BOOTROM_0" mem_lo='00000000' mem_hi='0fffffff' remapping='none'/>
    <address_region interface="_BOOTROM_0" mem_lo='10000000' mem_hi='1fffffff' remapping='none'/>
    <address_region interface="_IMEM_0"    mem_lo='20000000' mem_hi='2fffffff' remapping='none'/>
    <address_region interface="_DMEM_0"    mem_lo='30000000' mem_hi='3fffffff' remapping='none'/>
    <address_region interface="_SYSIO"     mem_lo='40000000' mem_hi='5fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='60000000' mem_hi='7fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_L"  mem_lo='80000000' mem_hi='8fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_H"  mem_lo='90000000' mem_hi='9fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='a0000000' mem_hi='dfffffff' remapping='none'/>
    <address_region interface="_SYSTABLE"  mem_lo='f0000000' mem_hi='f003ffff' remapping='none'/>
    <remap_region   interface="_IMEM_0"    mem_lo='00000000' mem_hi='0fffffff' bit='0'/>
  </slave_interface>

  <slave_interface name="_DMAC_0">
    <sparse_connect interface="_BOOTROM_0"/>
    <sparse_connect interface="_IMEM_0"/>
    <sparse_connect interface="_DMEM_0"/>
    <sparse_connect interface="_SYSIO"/>
    <sparse_connect interface="_EXP"/>
    <sparse_connect interface="_EXPRAM_L"/>
    <sparse_connect interface="_EXPRAM_H"/>
    <address_region interface="_IMEM_0"    mem_lo='00000000' mem_hi='0fffffff' remapping='none'/>
    <address_region interface="_BOOTROM_0" mem_lo='10000000' mem_hi='1fffffff' remapping='none'/>
    <address_region interface="_IMEM_0"    mem_lo='20000000' mem_hi='2fffffff' remapping='none'/>
    <address_region interface="_DMEM_0"    mem_lo='30000000' mem_hi='3fffffff' remapping='none'/>
    <address_region interface="_SYSIO"     mem_lo='40000000' mem_hi='5fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='60000000' mem_hi='7fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_L"  mem_lo='80000000' mem_hi='8fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_H"  mem_lo='90000000' mem_hi='9fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='a0000000' mem_hi='dfffffff' remapping='none'/>
  </slave_interface>

  <slave_interface name="_DMAC_1">
    <sparse_connect interface="_BOOTROM_0"/>
    <sparse_connect interface="_IMEM_0"/>
    <sparse_connect interface="_DMEM_0"/>
    <sparse_connect interface="_SYSIO"/>
    <sparse_connect interface="_EXP"/>
    <sparse_connect interface="_EXPRAM_L"/>
    <sparse_connect interface="_EXPRAM_H"/>
    <address_region interface="_IMEM_0"    mem_lo='00000000' mem_hi='0fffffff' remapping='none'/>
    <address_region interface="_BOOTROM_0" mem_lo='10000000' mem_hi='1fffffff' remapping='none'/>
    <address_region interface="_IMEM_0"    mem_lo='20000000' mem_hi='2fffffff' remapping='none'/>
    <address_region interface="_DMEM_0"    mem_lo='30000000' mem_hi='3fffffff' remapping='none'/>
    <address_region interface="_SYSIO"     mem_lo='40000000' mem_hi='5fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='60000000' mem_hi='7fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_L"  mem_lo='80000000' mem_hi='8fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_H"  mem_lo='90000000' mem_hi='9fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='a0000000' mem_hi='dfffffff' remapping='none'/>
  </slave_interface>

  <slave_interface name="_CPU_0">
    <sparse_connect interface="_BOOTROM_0"/>
    <sparse_connect interface="_IMEM_0"/>
    <sparse_connect interface="_DMEM_0"/>
    <sparse_connect interface="_SYSIO"/>
    <sparse_connect interface="_EXP"/>
    <sparse_connect interface="_EXPRAM_L"/>
    <sparse_connect interface="_EXPRAM_H"/>
    <sparse_connect interface="_SYSTABLE"/>
    <address_region interface="_BOOTROM_0" mem_lo='00000000' mem_hi='0fffffff' remapping='none'/>
    <address_region interface="_BOOTROM_0" mem_lo='10000000' mem_hi='1fffffff' remapping='none'/>
    <address_region interface="_IMEM_0"    mem_lo='20000000' mem_hi='2fffffff' remapping='none'/>
    <address_region interface="_DMEM_0"    mem_lo='30000000' mem_hi='3fffffff' remapping='none'/>
    <address_region interface="_SYSIO"     mem_lo='40000000' mem_hi='5fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='60000000' mem_hi='7fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_L"  mem_lo='80000000' mem_hi='8fffffff' remapping='none'/>
    <address_region interface="_EXPRAM_H"  mem_lo='90000000' mem_hi='9fffffff' remapping='none'/>
    <address_region interface="_EXP"       mem_lo='a0000000' mem_hi='dfffffff' remapping='none'/>
    <address_region interface="_SYSTABLE"  mem_lo='f0000000' mem_hi='f003ffff' remapping='none'/>
    <remap_region   interface="_IMEM_0"    mem_lo='00000000' mem_hi='0fffffff' bit='0'/>
  </slave_interface>

  <!-- Master interface definitions -->

  <master_interface name="_BOOTROM_0"/>
  <master_interface name="_IMEM_0"/>
  <master_interface name="_DMEM_0"/>
  <master_interface name="_SYSIO"/>
  <master_interface name="_EXPRAM_L"/>
  <master_interface name="_EXPRAM_H"/>
  <master_interface name="_EXP"/>
  <master_interface name="_SYSTABLE"/>

  <!-- - - - - *** DO NOT MODIFY BELOW THIS LINE *** - - - - - - - - - - - -->

</cfgfile>
