Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto d7c5d5e471a24d4991ecb673ab2b75ef --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_level_behav xil_defaultlib.top_level -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unimacro.vcomponents
Compiling package std.textio
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9,1,5,1,1,1,4,1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.simple_counter [simple_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(rdaddr_collision_hwcon...]
Compiling architecture bram_v of entity unimacro.BRAM_SINGLE_MACRO [\BRAM_SINGLE_MACRO(bram_size="36...]
Compiling architecture behavioral of entity xil_defaultlib.ram_interface [ram_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level
Built simulation snapshot top_level_behav
