Warning (10268): Verilog HDL information at teclado.v(40): always construct contains both blocking and non-blocking assignments File: C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v Line: 40
Info (10281): Verilog HDL Declaration information at Top.v(25): object "RegPrueba" differs only in case from object "regPrueba" in the same scope File: C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v Line: 25
