// Seed: 2076982800
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = 1;
  logic [7:0] id_4;
  wire id_5;
  supply1 id_6;
  assign id_4[1] = id_4;
  always_latch @(posedge 1) begin
    $display;
  end
  assign id_6 = (1) == 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd13,
    parameter id_8 = 32'd38
) (
    input wand id_0,
    input wand id_1,
    input supply1 id_2
);
  wire id_4;
  module_0();
  wire id_5, id_6;
  defparam id_7.id_8 = 1;
endmodule
