#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1e40f70 .scope module, "add_sub_last" "add_sub_last" 2 24;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
o0x7fd260877018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd260877048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f62590/d .functor XOR 1, o0x7fd260877018, o0x7fd260877048, C4<0>, C4<0>;
L_0x1f62590 .delay 1 (30000,30000,30000) L_0x1f62590/d;
o0x7fd260877078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f62690/d .functor XOR 1, L_0x1f62590, o0x7fd260877078, C4<0>, C4<0>;
L_0x1f62690 .delay 1 (30000,30000,30000) L_0x1f62690/d;
L_0x1f62840/d .functor AND 1, L_0x1f62590, o0x7fd260877078, C4<1>, C4<1>;
L_0x1f62840 .delay 1 (30000,30000,30000) L_0x1f62840/d;
L_0x1f629f0/d .functor AND 1, o0x7fd260877018, o0x7fd260877048, C4<1>, C4<1>;
L_0x1f629f0 .delay 1 (30000,30000,30000) L_0x1f629f0/d;
L_0x1f62ba0/d .functor OR 1, L_0x1f62840, L_0x1f629f0, C4<0>, C4<0>;
L_0x1f62ba0 .delay 1 (30000,30000,30000) L_0x1f62ba0/d;
L_0x1f62d50/d .functor XOR 1, L_0x1f62ba0, o0x7fd260877078, C4<0>, C4<0>;
L_0x1f62d50 .delay 1 (30000,30000,30000) L_0x1f62d50/d;
v0x1e40990_0 .net "A", 0 0, o0x7fd260877018;  0 drivers
v0x1ec54d0_0 .net "B", 0 0, o0x7fd260877048;  0 drivers
v0x1ec5590_0 .net "carryin", 0 0, o0x7fd260877078;  0 drivers
v0x1eb02c0_0 .net "carryout", 0 0, L_0x1f62ba0;  1 drivers
v0x1eb0360_0 .net "out1", 0 0, L_0x1f62590;  1 drivers
v0x1eaae10_0 .net "out2", 0 0, L_0x1f62840;  1 drivers
v0x1e4ba10_0 .net "out3", 0 0, L_0x1f629f0;  1 drivers
v0x1e4bad0_0 .net "overflow", 0 0, L_0x1f62d50;  1 drivers
v0x1ea58d0_0 .net "sum", 0 0, L_0x1f62690;  1 drivers
S_0x1ed3230 .scope module, "testAlu" "testAlu" 3 5;
 .timescale -9 -12;
v0x1f61f90_0 .var "A", 31 0;
v0x1f62030_0 .var "B", 31 0;
v0x1f620f0_0 .net "carryout", 0 0, L_0x1f96f40;  1 drivers
v0x1f62250_0 .var "command", 2 0;
v0x1f622f0_0 .net "overflow", 0 0, L_0x1f97900;  1 drivers
v0x1f62420_0 .net "result", 31 0, L_0x1f97f00;  1 drivers
v0x1f624c0_0 .net "zero", 0 0, L_0x1f7b5a0;  1 drivers
S_0x1e906f0 .scope module, "alu" "ALU" 3 14, 4 90 0, S_0x1ed3230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
    .port_info 6 /INPUT 3 "command"
L_0x1f7b5a0/0/0 .functor OR 1, L_0x1f7ee90, L_0x1f7ef80, L_0x1f98280, L_0x1f98320;
L_0x1f7b5a0/0/4 .functor OR 1, L_0x1f98410, L_0x1f98c50, L_0x1f988c0, L_0x1f989b0;
L_0x1f7b5a0/0/8 .functor OR 1, L_0x1f98aa0, L_0x1f991b0, L_0x1f98e50, L_0x1f98f40;
L_0x1f7b5a0/0/12 .functor OR 1, L_0x1f99030, L_0x1f995d0, L_0x1f98d40, L_0x1f99250;
L_0x1f7b5a0/0/16 .functor OR 1, L_0x1f99340, L_0x1f99430, L_0x1f99520, L_0x1f99c30;
L_0x1f7b5a0/0/20 .functor OR 1, L_0x1f99880, L_0x1f99970, L_0x1f99a60, L_0x1f99b50;
L_0x1f7b5a0/0/24 .functor OR 1, L_0x1f99d20, L_0x1f99e10, L_0x1f99f00, L_0x1f99ff0;
L_0x1f7b5a0/0/28 .functor OR 1, L_0x1f9a540, L_0x1f9a630, L_0x1f99670, L_0x1f99760;
L_0x1f7b5a0/0/32 .functor OR 1, L_0x1f9a140, L_0x1f9a230, C4<0>, C4<0>;
L_0x1f7b5a0/1/0 .functor OR 1, L_0x1f7b5a0/0/0, L_0x1f7b5a0/0/4, L_0x1f7b5a0/0/8, L_0x1f7b5a0/0/12;
L_0x1f7b5a0/1/4 .functor OR 1, L_0x1f7b5a0/0/16, L_0x1f7b5a0/0/20, L_0x1f7b5a0/0/24, L_0x1f7b5a0/0/28;
L_0x1f7b5a0/1/8 .functor OR 1, L_0x1f7b5a0/0/32, C4<0>, C4<0>, C4<0>;
L_0x1f7b5a0 .functor NOR 1, L_0x1f7b5a0/1/0, L_0x1f7b5a0/1/4, L_0x1f7b5a0/1/8, C4<0>;
v0x1f5f3f0_0 .net "A", 31 0, v0x1f61f90_0;  1 drivers
v0x1f5f4f0_0 .net "B", 31 0, v0x1f62030_0;  1 drivers
v0x1f5f5d0_0 .net *"_s322", 0 0, L_0x1f7ee90;  1 drivers
v0x1f5f6c0_0 .net *"_s324", 0 0, L_0x1f7ef80;  1 drivers
v0x1f5f7a0_0 .net *"_s326", 0 0, L_0x1f98280;  1 drivers
v0x1f5f8d0_0 .net *"_s328", 0 0, L_0x1f98320;  1 drivers
v0x1f5f9b0_0 .net *"_s330", 0 0, L_0x1f98410;  1 drivers
v0x1f5fa90_0 .net *"_s332", 0 0, L_0x1f98c50;  1 drivers
v0x1f5fb70_0 .net *"_s334", 0 0, L_0x1f988c0;  1 drivers
v0x1f5fce0_0 .net *"_s336", 0 0, L_0x1f989b0;  1 drivers
v0x1f5fdc0_0 .net *"_s338", 0 0, L_0x1f98aa0;  1 drivers
v0x1f5fea0_0 .net *"_s340", 0 0, L_0x1f991b0;  1 drivers
v0x1f5ff80_0 .net *"_s342", 0 0, L_0x1f98e50;  1 drivers
v0x1f60060_0 .net *"_s344", 0 0, L_0x1f98f40;  1 drivers
v0x1f60140_0 .net *"_s346", 0 0, L_0x1f99030;  1 drivers
v0x1f60220_0 .net *"_s348", 0 0, L_0x1f995d0;  1 drivers
v0x1f60300_0 .net *"_s350", 0 0, L_0x1f98d40;  1 drivers
v0x1f604b0_0 .net *"_s352", 0 0, L_0x1f99250;  1 drivers
v0x1f60550_0 .net *"_s354", 0 0, L_0x1f99340;  1 drivers
v0x1f60630_0 .net *"_s356", 0 0, L_0x1f99430;  1 drivers
v0x1f60710_0 .net *"_s358", 0 0, L_0x1f99520;  1 drivers
v0x1f607f0_0 .net *"_s360", 0 0, L_0x1f99c30;  1 drivers
v0x1f608d0_0 .net *"_s362", 0 0, L_0x1f99880;  1 drivers
v0x1f609b0_0 .net *"_s364", 0 0, L_0x1f99970;  1 drivers
v0x1f60a90_0 .net *"_s366", 0 0, L_0x1f99a60;  1 drivers
v0x1f60b70_0 .net *"_s368", 0 0, L_0x1f99b50;  1 drivers
v0x1f60c50_0 .net *"_s370", 0 0, L_0x1f99d20;  1 drivers
v0x1f60d30_0 .net *"_s372", 0 0, L_0x1f99e10;  1 drivers
v0x1f60e10_0 .net *"_s374", 0 0, L_0x1f99f00;  1 drivers
v0x1f60ef0_0 .net *"_s376", 0 0, L_0x1f99ff0;  1 drivers
v0x1f60fd0_0 .net *"_s378", 0 0, L_0x1f9a540;  1 drivers
v0x1f610b0_0 .net *"_s380", 0 0, L_0x1f9a630;  1 drivers
v0x1f61190_0 .net *"_s382", 0 0, L_0x1f99670;  1 drivers
v0x1f603e0_0 .net *"_s384", 0 0, L_0x1f99760;  1 drivers
v0x1f61460_0 .net *"_s386", 0 0, L_0x1f9a140;  1 drivers
v0x1f61540_0 .net *"_s388", 0 0, L_0x1f9a230;  1 drivers
v0x1f61620_0 .net "carryout", 0 0, L_0x1f96f40;  alias, 1 drivers
v0x1f616c0_0 .net "command", 2 0, v0x1f62250_0;  1 drivers
v0x1f25f90_0 .net "cout", 30 0, L_0x1f61c50;  1 drivers
v0x1f26070_0 .net "overflow", 0 0, L_0x1f97900;  alias, 1 drivers
v0x1f26110_0 .net "result", 31 0, L_0x1f97f00;  alias, 1 drivers
v0x1f261f0_0 .net "zero", 0 0, L_0x1f7b5a0;  alias, 1 drivers
L_0x1f64600 .part v0x1f61f90_0, 0, 1;
L_0x1f646f0 .part v0x1f62030_0, 0, 1;
L_0x1f647e0 .part v0x1f62250_0, 0, 1;
L_0x1f660a0 .part v0x1f61f90_0, 1, 1;
L_0x1f66140 .part v0x1f62030_0, 1, 1;
L_0x1f661e0 .part L_0x1f61c50, 0, 1;
L_0x1f67a50 .part v0x1f61f90_0, 2, 1;
L_0x1f67b80 .part v0x1f62030_0, 2, 1;
L_0x1f67cb0 .part L_0x1f61c50, 1, 1;
L_0x1f694d0 .part v0x1f61f90_0, 3, 1;
L_0x1f695d0 .part v0x1f62030_0, 3, 1;
L_0x1f69670 .part L_0x1f61c50, 2, 1;
L_0x1f6ae90 .part v0x1f61f90_0, 4, 1;
L_0x1f6af30 .part v0x1f62030_0, 4, 1;
L_0x1f6b050 .part L_0x1f61c50, 3, 1;
L_0x1f6c870 .part v0x1f61f90_0, 5, 1;
L_0x1f6c9a0 .part v0x1f62030_0, 5, 1;
L_0x1f6ca40 .part L_0x1f61c50, 4, 1;
L_0x1f6e220 .part v0x1f61f90_0, 6, 1;
L_0x1f6e3d0 .part v0x1f62030_0, 6, 1;
L_0x1f6cb70 .part L_0x1f61c50, 5, 1;
L_0x1f6fcb0 .part v0x1f61f90_0, 7, 1;
L_0x1f6e580 .part v0x1f62030_0, 7, 1;
L_0x1f6fe10 .part L_0x1f61c50, 6, 1;
L_0x1f71700 .part v0x1f61f90_0, 8, 1;
L_0x1f717a0 .part v0x1f62030_0, 8, 1;
L_0x1f6ff40 .part L_0x1f61c50, 7, 1;
L_0x1f73120 .part v0x1f61f90_0, 9, 1;
L_0x1f71840 .part v0x1f62030_0, 9, 1;
L_0x1f732b0 .part L_0x1f61c50, 8, 1;
L_0x1f74b40 .part v0x1f61f90_0, 10, 1;
L_0x1f74be0 .part v0x1f62030_0, 10, 1;
L_0x1f733e0 .part L_0x1f61c50, 9, 1;
L_0x1f76540 .part v0x1f61f90_0, 11, 1;
L_0x1f74c80 .part v0x1f62030_0, 11, 1;
L_0x1f76700 .part L_0x1f61c50, 10, 1;
L_0x1f77f70 .part v0x1f61f90_0, 12, 1;
L_0x1f78010 .part v0x1f62030_0, 12, 1;
L_0x1f76830 .part L_0x1f61c50, 11, 1;
L_0x1f79980 .part v0x1f61f90_0, 13, 1;
L_0x1f780b0 .part v0x1f62030_0, 13, 1;
L_0x1f78150 .part L_0x1f61c50, 12, 1;
L_0x1f7b3c0 .part v0x1f61f90_0, 14, 1;
L_0x1f6e2c0 .part v0x1f62030_0, 14, 1;
L_0x1f6e470 .part L_0x1f61c50, 13, 1;
L_0x1f7d000 .part v0x1f61f90_0, 15, 1;
L_0x1f7b880 .part v0x1f62030_0, 15, 1;
L_0x1f7b920 .part L_0x1f61c50, 14, 1;
L_0x1f7eb60 .part v0x1f61f90_0, 16, 1;
L_0x1f7ec00 .part v0x1f62030_0, 16, 1;
L_0x1f7d2b0 .part L_0x1f61c50, 15, 1;
L_0x1f80610 .part v0x1f61f90_0, 17, 1;
L_0x1f7eca0 .part v0x1f62030_0, 17, 1;
L_0x1f7ed40 .part L_0x1f61c50, 16, 1;
L_0x1f81fd0 .part v0x1f61f90_0, 18, 1;
L_0x1f82070 .part v0x1f62030_0, 18, 1;
L_0x1f808f0 .part L_0x1f61c50, 17, 1;
L_0x1f839b0 .part v0x1f61f90_0, 19, 1;
L_0x1f82110 .part v0x1f62030_0, 19, 1;
L_0x1f821b0 .part L_0x1f61c50, 18, 1;
L_0x1f853d0 .part v0x1f61f90_0, 20, 1;
L_0x1f85470 .part v0x1f62030_0, 20, 1;
L_0x1f83a50 .part L_0x1f61c50, 19, 1;
L_0x1f86dc0 .part v0x1f61f90_0, 21, 1;
L_0x1f85510 .part v0x1f62030_0, 21, 1;
L_0x1f855b0 .part L_0x1f61c50, 20, 1;
L_0x1f887a0 .part v0x1f61f90_0, 22, 1;
L_0x1f88840 .part v0x1f62030_0, 22, 1;
L_0x1f86e60 .part L_0x1f61c50, 21, 1;
L_0x1f8a170 .part v0x1f61f90_0, 23, 1;
L_0x1f888e0 .part v0x1f62030_0, 23, 1;
L_0x1f88980 .part L_0x1f61c50, 22, 1;
L_0x1f8bb30 .part v0x1f61f90_0, 24, 1;
L_0x1f8bbd0 .part v0x1f62030_0, 24, 1;
L_0x1f8a210 .part L_0x1f61c50, 23, 1;
L_0x1f8d490 .part v0x1f61f90_0, 25, 1;
L_0x1f8bc70 .part v0x1f62030_0, 25, 1;
L_0x1f8bd10 .part L_0x1f61c50, 24, 1;
L_0x1f8ee30 .part v0x1f61f90_0, 26, 1;
L_0x1f8eed0 .part v0x1f62030_0, 26, 1;
L_0x1f8d530 .part L_0x1f61c50, 25, 1;
L_0x1f907f0 .part v0x1f61f90_0, 27, 1;
L_0x1f8ef70 .part v0x1f62030_0, 27, 1;
L_0x1f8f010 .part L_0x1f61c50, 26, 1;
L_0x1f921a0 .part v0x1f61f90_0, 28, 1;
L_0x1f92240 .part v0x1f62030_0, 28, 1;
L_0x1f90890 .part L_0x1f61c50, 27, 1;
L_0x1f93b60 .part v0x1f61f90_0, 29, 1;
L_0x1f922e0 .part v0x1f62030_0, 29, 1;
L_0x1f92380 .part L_0x1f61c50, 28, 1;
LS_0x1f61c50_0_0 .concat8 [ 1 1 1 1], L_0x1f636e0, L_0x1f65200, L_0x1f66bb0, L_0x1f68680;
LS_0x1f61c50_0_4 .concat8 [ 1 1 1 1], L_0x1f69fa0, L_0x1f6b9d0, L_0x1f6afd0, L_0x1f6ee60;
LS_0x1f61c50_0_8 .concat8 [ 1 1 1 1], L_0x1f707d0, L_0x1f72280, L_0x1f73ca0, L_0x1f756a0;
LS_0x1f61c50_0_12 .concat8 [ 1 1 1 1], L_0x1f770d0, L_0x1f78ae0, L_0x1f7a520, L_0x1f7c160;
LS_0x1f61c50_0_16 .concat8 [ 1 1 1 1], L_0x1f7dbb0, L_0x1f7f770, L_0x1f81130, L_0x1f82b10;
LS_0x1f61c50_0_20 .concat8 [ 1 1 1 1], L_0x1f84530, L_0x1f85f20, L_0x1f87900, L_0x1f892d0;
LS_0x1f61c50_0_24 .concat8 [ 1 1 1 1], L_0x1f8ac90, L_0x1f8c5f0, L_0x1f8dfe0, L_0x1f8f950;
LS_0x1f61c50_0_28 .concat8 [ 1 1 1 0], L_0x1f91300, L_0x1f92d10, L_0x1f946a0;
LS_0x1f61c50_1_0 .concat8 [ 4 4 4 4], LS_0x1f61c50_0_0, LS_0x1f61c50_0_4, LS_0x1f61c50_0_8, LS_0x1f61c50_0_12;
LS_0x1f61c50_1_4 .concat8 [ 4 4 4 3], LS_0x1f61c50_0_16, LS_0x1f61c50_0_20, LS_0x1f61c50_0_24, LS_0x1f61c50_0_28;
L_0x1f61c50 .concat8 [ 16 15 0 0], LS_0x1f61c50_1_0, LS_0x1f61c50_1_4;
L_0x1f61e00 .part v0x1f61f90_0, 30, 1;
L_0x1f61ea0 .part v0x1f62030_0, 30, 1;
L_0x1f93c00 .part L_0x1f61c50, 29, 1;
LS_0x1f97f00_0_0 .concat8 [ 1 1 1 1], L_0x1f63fc0, L_0x1f65a60, L_0x1f67410, L_0x1f68e90;
LS_0x1f97f00_0_4 .concat8 [ 1 1 1 1], L_0x1f6a800, L_0x1f6c230, L_0x1f6dbe0, L_0x1f6f670;
LS_0x1f97f00_0_8 .concat8 [ 1 1 1 1], L_0x1f71030, L_0x1f72ae0, L_0x1f74500, L_0x1f75f00;
LS_0x1f97f00_0_12 .concat8 [ 1 1 1 1], L_0x1f77930, L_0x1f79340, L_0x1f7ad80, L_0x1f7c9c0;
LS_0x1f97f00_0_16 .concat8 [ 1 1 1 1], L_0x1f7e410, L_0x1f7ffd0, L_0x1f81990, L_0x1f83370;
LS_0x1f97f00_0_20 .concat8 [ 1 1 1 1], L_0x1f84d90, L_0x1f86780, L_0x1f88160, L_0x1f89b30;
LS_0x1f97f00_0_24 .concat8 [ 1 1 1 1], L_0x1f8b4f0, L_0x1f8ce50, L_0x1f8e7f0, L_0x1f901b0;
LS_0x1f97f00_0_28 .concat8 [ 1 1 1 1], L_0x1f91b60, L_0x1f93520, L_0x1f94f00, L_0x1f97750;
LS_0x1f97f00_1_0 .concat8 [ 4 4 4 4], LS_0x1f97f00_0_0, LS_0x1f97f00_0_4, LS_0x1f97f00_0_8, LS_0x1f97f00_0_12;
LS_0x1f97f00_1_4 .concat8 [ 4 4 4 4], LS_0x1f97f00_0_16, LS_0x1f97f00_0_20, LS_0x1f97f00_0_24, LS_0x1f97f00_0_28;
L_0x1f97f00 .concat8 [ 16 16 0 0], LS_0x1f97f00_1_0, LS_0x1f97f00_1_4;
L_0x1f98100 .part v0x1f61f90_0, 31, 1;
L_0x1f7b460 .part v0x1f62030_0, 31, 1;
L_0x1f7b500 .part L_0x1f61c50, 30, 1;
L_0x1f7ee90 .part L_0x1f97f00, 0, 1;
L_0x1f7ef80 .part L_0x1f97f00, 1, 1;
L_0x1f98280 .part L_0x1f97f00, 2, 1;
L_0x1f98320 .part L_0x1f97f00, 3, 1;
L_0x1f98410 .part L_0x1f97f00, 4, 1;
L_0x1f98c50 .part L_0x1f97f00, 5, 1;
L_0x1f988c0 .part L_0x1f97f00, 6, 1;
L_0x1f989b0 .part L_0x1f97f00, 7, 1;
L_0x1f98aa0 .part L_0x1f97f00, 8, 1;
L_0x1f991b0 .part L_0x1f97f00, 9, 1;
L_0x1f98e50 .part L_0x1f97f00, 10, 1;
L_0x1f98f40 .part L_0x1f97f00, 11, 1;
L_0x1f99030 .part L_0x1f97f00, 12, 1;
L_0x1f995d0 .part L_0x1f97f00, 13, 1;
L_0x1f98d40 .part L_0x1f97f00, 14, 1;
L_0x1f99250 .part L_0x1f97f00, 15, 1;
L_0x1f99340 .part L_0x1f97f00, 16, 1;
L_0x1f99430 .part L_0x1f97f00, 17, 1;
L_0x1f99520 .part L_0x1f97f00, 18, 1;
L_0x1f99c30 .part L_0x1f97f00, 19, 1;
L_0x1f99880 .part L_0x1f97f00, 20, 1;
L_0x1f99970 .part L_0x1f97f00, 21, 1;
L_0x1f99a60 .part L_0x1f97f00, 22, 1;
L_0x1f99b50 .part L_0x1f97f00, 23, 1;
L_0x1f99d20 .part L_0x1f97f00, 24, 1;
L_0x1f99e10 .part L_0x1f97f00, 25, 1;
L_0x1f99f00 .part L_0x1f97f00, 26, 1;
L_0x1f99ff0 .part L_0x1f97f00, 27, 1;
L_0x1f9a540 .part L_0x1f97f00, 28, 1;
L_0x1f9a630 .part L_0x1f97f00, 29, 1;
L_0x1f99670 .part L_0x1f97f00, 28, 1;
L_0x1f99760 .part L_0x1f97f00, 29, 1;
L_0x1f9a140 .part L_0x1f97f00, 30, 1;
L_0x1f9a230 .part L_0x1f97f00, 31, 1;
S_0x1e85d10 .scope module, "alu0" "ALU_1bit" 4 103, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f64170 .functor BUFZ 1, L_0x1f63200, C4<0>, C4<0>, C4<0>;
L_0x1f641e0 .functor BUFZ 1, L_0x1f63200, C4<0>, C4<0>, C4<0>;
v0x1ee07a0_0 .net "A", 0 0, L_0x1f64600;  1 drivers
v0x1ee0840_0 .net "B", 0 0, L_0x1f646f0;  1 drivers
v0x1edb350_0 .net "I", 7 0, L_0x1f642e0;  1 drivers
v0x1edb450_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1ed5f00_0 .net *"_s15", 0 0, L_0x1f64170;  1 drivers
v0x1ed5ff0_0 .net *"_s19", 0 0, L_0x1f641e0;  1 drivers
L_0x7fd26082e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ec0bc0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e018;  1 drivers
v0x1ec0ca0_0 .net "addORsub", 0 0, L_0x1f63200;  1 drivers
v0x1ebb770_0 .net "carryin", 0 0, L_0x1f647e0;  1 drivers
v0x1eb6320_0 .net "carryout", 0 0, L_0x1f636e0;  1 drivers
v0x1eb63f0_0 .net "modB", 0 0, L_0x1f62eb0;  1 drivers
v0x1ea1000_0 .net "out", 0 0, L_0x1f63fc0;  1 drivers
L_0x1f63010 .part v0x1f62250_0, 0, 1;
LS_0x1f642e0_0_0 .concat8 [ 1 1 1 1], L_0x1f64170, L_0x1f641e0, L_0x1f638e0, L_0x7fd26082e018;
LS_0x1f642e0_0_4 .concat8 [ 1 1 1 1], L_0x1e96e90, L_0x1f63ba0, L_0x1f63d00, L_0x1f63e60;
L_0x1f642e0 .concat8 [ 4 4 0 0], LS_0x1f642e0_0_0, LS_0x1f642e0_0_4;
S_0x1e5f2a0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f63100/d .functor XOR 1, L_0x1f64600, L_0x1f62eb0, C4<0>, C4<0>;
L_0x1f63100 .delay 1 (30000,30000,30000) L_0x1f63100/d;
L_0x1f63200/d .functor XOR 1, L_0x1f63100, L_0x1f647e0, C4<0>, C4<0>;
L_0x1f63200 .delay 1 (30000,30000,30000) L_0x1f63200/d;
L_0x1f63400/d .functor AND 1, L_0x1f63100, L_0x1f647e0, C4<1>, C4<1>;
L_0x1f63400 .delay 1 (30000,30000,30000) L_0x1f63400/d;
L_0x1f63560/d .functor AND 1, L_0x1f64600, L_0x1f62eb0, C4<1>, C4<1>;
L_0x1f63560 .delay 1 (30000,30000,30000) L_0x1f63560/d;
L_0x1f636e0/d .functor OR 1, L_0x1f63400, L_0x1f63560, C4<0>, C4<0>;
L_0x1f636e0 .delay 1 (30000,30000,30000) L_0x1f636e0/d;
v0x1e59e50_0 .net "A", 0 0, L_0x1f64600;  alias, 1 drivers
v0x1e59f30_0 .net "B", 0 0, L_0x1f62eb0;  alias, 1 drivers
v0x1ede210_0 .net "carryin", 0 0, L_0x1f647e0;  alias, 1 drivers
v0x1ede2b0_0 .net "carryout", 0 0, L_0x1f636e0;  alias, 1 drivers
v0x1ed8dc0_0 .net "out1", 0 0, L_0x1f63100;  1 drivers
v0x1ebe630_0 .net "out2", 0 0, L_0x1f63400;  1 drivers
v0x1ebe6f0_0 .net "out3", 0 0, L_0x1f63560;  1 drivers
v0x1eb91e0_0 .net "sum", 0 0, L_0x1f63200;  alias, 1 drivers
S_0x1e9ea70 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1e96e90/d .functor AND 1, L_0x1f64600, L_0x1f646f0, C4<1>, C4<1>;
L_0x1e96e90 .delay 1 (30000,30000,30000) L_0x1e96e90/d;
v0x1e99620_0 .net "A", 0 0, L_0x1f64600;  alias, 1 drivers
v0x1e996e0_0 .net "B", 0 0, L_0x1f646f0;  alias, 1 drivers
v0x1e7ee90_0 .net "out", 0 0, L_0x1e96e90;  1 drivers
S_0x1e79a40 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e74640_0 .net "I", 7 0, L_0x1f642e0;  alias, 1 drivers
v0x1e46540_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1e46620_0 .net "out", 0 0, L_0x1f63fc0;  alias, 1 drivers
L_0x1f63fc0 .part/v L_0x1f642e0, v0x1f62250_0, 1;
S_0x1e5ca00 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f63ba0/d .functor NAND 1, L_0x1f64600, L_0x1f646f0, C4<1>, C4<1>;
L_0x1f63ba0 .delay 1 (20000,20000,20000) L_0x1f63ba0/d;
v0x1e57600_0 .net "A", 0 0, L_0x1f64600;  alias, 1 drivers
v0x1ee0dc0_0 .net "B", 0 0, L_0x1f646f0;  alias, 1 drivers
v0x1ee0e80_0 .net "out", 0 0, L_0x1f63ba0;  1 drivers
S_0x1edb970 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f63d00/d .functor NOR 1, L_0x1f64600, L_0x1f646f0, C4<0>, C4<0>;
L_0x1f63d00 .delay 1 (20000,20000,20000) L_0x1f63d00/d;
v0x1ed65c0_0 .net "A", 0 0, L_0x1f64600;  alias, 1 drivers
v0x1ec11e0_0 .net "B", 0 0, L_0x1f646f0;  alias, 1 drivers
v0x1ec12f0_0 .net "out", 0 0, L_0x1f63d00;  1 drivers
S_0x1ebbd90 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f63e60/d .functor OR 1, L_0x1f64600, L_0x1f646f0, C4<0>, C4<0>;
L_0x1f63e60 .delay 1 (30000,30000,30000) L_0x1f63e60/d;
v0x1eb6990_0 .net "A", 0 0, L_0x1f64600;  alias, 1 drivers
v0x1ea1620_0 .net "B", 0 0, L_0x1f646f0;  alias, 1 drivers
v0x1ea16e0_0 .net "out", 0 0, L_0x1f63e60;  1 drivers
S_0x1e9c1d0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f62eb0/d .functor XOR 1, L_0x1f646f0, L_0x1f63010, C4<0>, C4<0>;
L_0x1f62eb0 .delay 1 (10000,10000,10000) L_0x1f62eb0/d;
v0x1e96dd0_0 .net "A", 0 0, L_0x1f646f0;  alias, 1 drivers
v0x1e7c5f0_0 .net "B", 0 0, L_0x1f63010;  1 drivers
v0x1e7c6b0_0 .net "out", 0 0, L_0x1f62eb0;  alias, 1 drivers
S_0x1e771c0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1e85d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f638e0/d .functor XOR 1, L_0x1f64600, L_0x1f646f0, C4<0>, C4<0>;
L_0x1f638e0 .delay 1 (10000,10000,10000) L_0x1f638e0/d;
v0x1e5c430_0 .net "A", 0 0, L_0x1f64600;  alias, 1 drivers
v0x1e5c4f0_0 .net "B", 0 0, L_0x1f646f0;  alias, 1 drivers
v0x1e56fb0_0 .net "out", 0 0, L_0x1f638e0;  1 drivers
S_0x1e9bbb0 .scope module, "alu1" "ALU_1bit" 4 104, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f65c10 .functor BUFZ 1, L_0x1f64be0, C4<0>, C4<0>, C4<0>;
L_0x1f65c80 .functor BUFZ 1, L_0x1f64be0, C4<0>, C4<0>, C4<0>;
v0x1eb2f20_0 .net "A", 0 0, L_0x1f660a0;  1 drivers
v0x1eae0f0_0 .net "B", 0 0, L_0x1f66140;  1 drivers
v0x1eae1b0_0 .net "I", 7 0, L_0x1f65d80;  1 drivers
v0x1eadcf0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1eadd90_0 .net *"_s15", 0 0, L_0x1f65c10;  1 drivers
v0x1ead900_0 .net *"_s19", 0 0, L_0x1f65c80;  1 drivers
L_0x7fd26082e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ead9e0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e060;  1 drivers
v0x1ea8c00_0 .net "addORsub", 0 0, L_0x1f64be0;  1 drivers
v0x1ea8ca0_0 .net "carryin", 0 0, L_0x1f661e0;  1 drivers
v0x1ea8800_0 .net "carryout", 0 0, L_0x1f65200;  1 drivers
v0x1ea88d0_0 .net "modB", 0 0, L_0x1f64910;  1 drivers
v0x1ea8410_0 .net "out", 0 0, L_0x1f65a60;  1 drivers
L_0x1f64980 .part v0x1f62250_0, 0, 1;
LS_0x1f65d80_0_0 .concat8 [ 1 1 1 1], L_0x1f65c10, L_0x1f65c80, L_0x1f65360, L_0x7fd26082e060;
LS_0x1f65d80_0_4 .concat8 [ 1 1 1 1], L_0x1f655d0, L_0x1f65640, L_0x1f657a0, L_0x1f65900;
L_0x1f65d80 .concat8 [ 4 4 0 0], LS_0x1f65d80_0_0, LS_0x1f65d80_0_4;
S_0x1e96760 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f64ae0/d .functor XOR 1, L_0x1f660a0, L_0x1f64910, C4<0>, C4<0>;
L_0x1f64ae0 .delay 1 (30000,30000,30000) L_0x1f64ae0/d;
L_0x1f64be0/d .functor XOR 1, L_0x1f64ae0, L_0x1f661e0, C4<0>, C4<0>;
L_0x1f64be0 .delay 1 (30000,30000,30000) L_0x1f64be0/d;
L_0x1f64e30/d .functor AND 1, L_0x1f64ae0, L_0x1f661e0, C4<1>, C4<1>;
L_0x1f64e30 .delay 1 (30000,30000,30000) L_0x1f64e30/d;
L_0x1f64f90/d .functor AND 1, L_0x1f660a0, L_0x1f64910, C4<1>, C4<1>;
L_0x1f64f90 .delay 1 (30000,30000,30000) L_0x1f64f90/d;
L_0x1f65200/d .functor OR 1, L_0x1f64e30, L_0x1f64f90, C4<0>, C4<0>;
L_0x1f65200 .delay 1 (30000,30000,30000) L_0x1f65200/d;
v0x1e7c050_0 .net "A", 0 0, L_0x1f660a0;  alias, 1 drivers
v0x1e76b80_0 .net "B", 0 0, L_0x1f64910;  alias, 1 drivers
v0x1e76c40_0 .net "carryin", 0 0, L_0x1f661e0;  alias, 1 drivers
v0x1e44370_0 .net "carryout", 0 0, L_0x1f65200;  alias, 1 drivers
v0x1e44430_0 .net "out1", 0 0, L_0x1f64ae0;  1 drivers
v0x1e6e970_0 .net "out2", 0 0, L_0x1f64e30;  1 drivers
v0x1e6ea30_0 .net "out3", 0 0, L_0x1f64f90;  1 drivers
v0x1e6e570_0 .net "sum", 0 0, L_0x1f64be0;  alias, 1 drivers
S_0x1e6e180 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f655d0/d .functor AND 1, L_0x1f660a0, L_0x1f66140, C4<1>, C4<1>;
L_0x1f655d0 .delay 1 (30000,30000,30000) L_0x1f655d0/d;
v0x1e69480_0 .net "A", 0 0, L_0x1f660a0;  alias, 1 drivers
v0x1e69540_0 .net "B", 0 0, L_0x1f66140;  alias, 1 drivers
v0x1e69080_0 .net "out", 0 0, L_0x1f655d0;  1 drivers
S_0x1e68c90 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e691a0_0 .net "I", 7 0, L_0x1f65d80;  alias, 1 drivers
v0x1e43f50_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1e44060_0 .net "out", 0 0, L_0x1f65a60;  alias, 1 drivers
L_0x1f65a60 .part/v L_0x1f65d80, v0x1f62250_0, 1;
S_0x1e63f90 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f65640/d .functor NAND 1, L_0x1f660a0, L_0x1f66140, C4<1>, C4<1>;
L_0x1f65640 .delay 1 (20000,20000,20000) L_0x1f65640/d;
v0x1e63b90_0 .net "A", 0 0, L_0x1f660a0;  alias, 1 drivers
v0x1e63c80_0 .net "B", 0 0, L_0x1f66140;  alias, 1 drivers
v0x1e637a0_0 .net "out", 0 0, L_0x1f65640;  1 drivers
S_0x1e43b30 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f657a0/d .functor NOR 1, L_0x1f660a0, L_0x1f66140, C4<0>, C4<0>;
L_0x1f657a0 .delay 1 (20000,20000,20000) L_0x1f657a0/d;
v0x1e4ed60_0 .net "A", 0 0, L_0x1f660a0;  alias, 1 drivers
v0x1e4ee20_0 .net "B", 0 0, L_0x1f66140;  alias, 1 drivers
v0x1ed29d0_0 .net "out", 0 0, L_0x1f657a0;  1 drivers
S_0x1e4e960 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f65900/d .functor OR 1, L_0x1f660a0, L_0x1f66140, C4<0>, C4<0>;
L_0x1f65900 .delay 1 (30000,30000,30000) L_0x1f65900/d;
v0x1ecdcd0_0 .net "A", 0 0, L_0x1f660a0;  alias, 1 drivers
v0x1ecd8d0_0 .net "B", 0 0, L_0x1f66140;  alias, 1 drivers
v0x1ecd990_0 .net "out", 0 0, L_0x1f65900;  1 drivers
S_0x1ecd4e0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f64910/d .functor XOR 1, L_0x1f66140, L_0x1f64980, C4<0>, C4<0>;
L_0x1f64910 .delay 1 (10000,10000,10000) L_0x1f64910/d;
v0x1ec87e0_0 .net "A", 0 0, L_0x1f66140;  alias, 1 drivers
v0x1ec83e0_0 .net "B", 0 0, L_0x1f64980;  1 drivers
v0x1ec84a0_0 .net "out", 0 0, L_0x1f64910;  alias, 1 drivers
S_0x1ec7ff0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1e9bbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f65360/d .functor XOR 1, L_0x1f660a0, L_0x1f66140, C4<0>, C4<0>;
L_0x1f65360 .delay 1 (10000,10000,10000) L_0x1f65360/d;
v0x1e4e570_0 .net "A", 0 0, L_0x1f660a0;  alias, 1 drivers
v0x1e4e630_0 .net "B", 0 0, L_0x1f66140;  alias, 1 drivers
v0x1eb2df0_0 .net "out", 0 0, L_0x1f65360;  1 drivers
S_0x1e49870 .scope module, "alu10" "ALU_1bit" 4 113, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f746b0 .functor BUFZ 1, L_0x1f73680, C4<0>, C4<0>, C4<0>;
L_0x1f74720 .functor BUFZ 1, L_0x1f73680, C4<0>, C4<0>, C4<0>;
v0x1e8edf0_0 .net "A", 0 0, L_0x1f74b40;  1 drivers
v0x1e897d0_0 .net "B", 0 0, L_0x1f74be0;  1 drivers
v0x1e89890_0 .net "I", 7 0, L_0x1f74820;  1 drivers
v0x1e842e0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1e84380_0 .net *"_s15", 0 0, L_0x1f746b0;  1 drivers
v0x1e44b00_0 .net *"_s19", 0 0, L_0x1f74720;  1 drivers
L_0x7fd26082e2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e44be0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e2e8;  1 drivers
v0x1ed2dc0_0 .net "addORsub", 0 0, L_0x1f73680;  1 drivers
v0x1ed2e60_0 .net "carryin", 0 0, L_0x1f733e0;  1 drivers
v0x1e80e20_0 .net "carryout", 0 0, L_0x1f73ca0;  1 drivers
v0x1e80ef0_0 .net "modB", 0 0, L_0x1f731c0;  1 drivers
v0x1e80f90_0 .net "out", 0 0, L_0x1f74500;  1 drivers
L_0x1f734e0 .part v0x1f62250_0, 0, 1;
LS_0x1f74820_0_0 .concat8 [ 1 1 1 1], L_0x1f746b0, L_0x1f74720, L_0x1f73e00, L_0x7fd26082e2e8;
LS_0x1f74820_0_4 .concat8 [ 1 1 1 1], L_0x1f74070, L_0x1f740e0, L_0x1f74240, L_0x1f743a0;
L_0x1f74820 .concat8 [ 4 4 0 0], LS_0x1f74820_0_0, LS_0x1f74820_0_4;
S_0x1ea3710 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f73580/d .functor XOR 1, L_0x1f74b40, L_0x1f731c0, C4<0>, C4<0>;
L_0x1f73580 .delay 1 (30000,30000,30000) L_0x1f73580/d;
L_0x1f73680/d .functor XOR 1, L_0x1f73580, L_0x1f733e0, C4<0>, C4<0>;
L_0x1f73680 .delay 1 (30000,30000,30000) L_0x1f73680/d;
L_0x1f738d0/d .functor AND 1, L_0x1f73580, L_0x1f733e0, C4<1>, C4<1>;
L_0x1f738d0 .delay 1 (30000,30000,30000) L_0x1f738d0/d;
L_0x1f73a30/d .functor AND 1, L_0x1f74b40, L_0x1f731c0, C4<1>, C4<1>;
L_0x1f73a30 .delay 1 (30000,30000,30000) L_0x1f73a30/d;
L_0x1f73ca0/d .functor OR 1, L_0x1f738d0, L_0x1f73a30, C4<0>, C4<0>;
L_0x1f73ca0 .delay 1 (30000,30000,30000) L_0x1f73ca0/d;
v0x1ea3330_0 .net "A", 0 0, L_0x1f74b40;  alias, 1 drivers
v0x1ea3410_0 .net "B", 0 0, L_0x1f731c0;  alias, 1 drivers
v0x1e49470_0 .net "carryin", 0 0, L_0x1f733e0;  alias, 1 drivers
v0x1e49510_0 .net "carryout", 0 0, L_0x1f73ca0;  alias, 1 drivers
v0x1e49080_0 .net "out1", 0 0, L_0x1f73580;  1 drivers
v0x1e49190_0 .net "out2", 0 0, L_0x1f738d0;  1 drivers
v0x1e8e530_0 .net "out3", 0 0, L_0x1f73a30;  1 drivers
v0x1e8e5f0_0 .net "sum", 0 0, L_0x1f73680;  alias, 1 drivers
S_0x1e8e130 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f74070/d .functor AND 1, L_0x1f74b40, L_0x1f74be0, C4<1>, C4<1>;
L_0x1f74070 .delay 1 (30000,30000,30000) L_0x1f74070/d;
v0x1e8dd40_0 .net "A", 0 0, L_0x1f74b40;  alias, 1 drivers
v0x1e8de00_0 .net "B", 0 0, L_0x1f74be0;  alias, 1 drivers
v0x1e89040_0 .net "out", 0 0, L_0x1f74070;  1 drivers
S_0x1e88c40 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1e88850_0 .net "I", 7 0, L_0x1f74820;  alias, 1 drivers
v0x1e88930_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1e83be0_0 .net "out", 0 0, L_0x1f74500;  alias, 1 drivers
L_0x1f74500 .part/v L_0x1f74820, v0x1f62250_0, 1;
S_0x1e83750 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f740e0/d .functor NAND 1, L_0x1f74b40, L_0x1f74be0, C4<1>, C4<1>;
L_0x1f740e0 .delay 1 (20000,20000,20000) L_0x1f740e0/d;
v0x1e83360_0 .net "A", 0 0, L_0x1f74b40;  alias, 1 drivers
v0x1e83470_0 .net "B", 0 0, L_0x1f74be0;  alias, 1 drivers
v0x1e6f100_0 .net "out", 0 0, L_0x1f740e0;  1 drivers
S_0x1e69c10 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f74240/d .functor NOR 1, L_0x1f74b40, L_0x1f74be0, C4<0>, C4<0>;
L_0x1f74240 .delay 1 (20000,20000,20000) L_0x1f74240/d;
v0x1e6f210_0 .net "A", 0 0, L_0x1f74b40;  alias, 1 drivers
v0x1e64720_0 .net "B", 0 0, L_0x1f74be0;  alias, 1 drivers
v0x1e64830_0 .net "out", 0 0, L_0x1f74240;  1 drivers
S_0x1e4f4f0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f743a0/d .functor OR 1, L_0x1f74b40, L_0x1f74be0, C4<0>, C4<0>;
L_0x1f743a0 .delay 1 (30000,30000,30000) L_0x1f743a0/d;
v0x1ece4b0_0 .net "A", 0 0, L_0x1f74b40;  alias, 1 drivers
v0x1ec8f70_0 .net "B", 0 0, L_0x1f74be0;  alias, 1 drivers
v0x1ec9030_0 .net "out", 0 0, L_0x1f743a0;  1 drivers
S_0x1ec3a80 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f731c0/d .functor XOR 1, L_0x1f74be0, L_0x1f734e0, C4<0>, C4<0>;
L_0x1f731c0 .delay 1 (10000,10000,10000) L_0x1f731c0/d;
v0x1eae880_0 .net "A", 0 0, L_0x1f74be0;  alias, 1 drivers
v0x1ea9390_0 .net "B", 0 0, L_0x1f734e0;  1 drivers
v0x1ea9450_0 .net "out", 0 0, L_0x1f731c0;  alias, 1 drivers
S_0x1e4a000 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1e49870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f73e00/d .functor XOR 1, L_0x1f74b40, L_0x1f74be0, C4<0>, C4<0>;
L_0x1f73e00 .delay 1 (10000,10000,10000) L_0x1f73e00/d;
v0x1ea3ea0_0 .net "A", 0 0, L_0x1f74b40;  alias, 1 drivers
v0x1ea3f60_0 .net "B", 0 0, L_0x1f74be0;  alias, 1 drivers
v0x1e8ecc0_0 .net "out", 0 0, L_0x1f73e00;  1 drivers
S_0x1ee2410 .scope module, "alu11" "ALU_1bit" 4 114, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f760b0 .functor BUFZ 1, L_0x1f75080, C4<0>, C4<0>, C4<0>;
L_0x1f76120 .functor BUFZ 1, L_0x1f75080, C4<0>, C4<0>, C4<0>;
v0x1d14cf0_0 .net "A", 0 0, L_0x1f76540;  1 drivers
v0x1d14d90_0 .net "B", 0 0, L_0x1f74c80;  1 drivers
v0x1d14e30_0 .net "I", 7 0, L_0x1f76220;  1 drivers
v0x1d14f30_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1d14fd0_0 .net *"_s15", 0 0, L_0x1f760b0;  1 drivers
v0x1d72210_0 .net *"_s19", 0 0, L_0x1f76120;  1 drivers
L_0x7fd26082e330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d722f0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e330;  1 drivers
v0x1d723d0_0 .net "addORsub", 0 0, L_0x1f75080;  1 drivers
v0x1d72470_0 .net "carryin", 0 0, L_0x1f76700;  1 drivers
v0x1d5bfa0_0 .net "carryout", 0 0, L_0x1f756a0;  1 drivers
v0x1d5c070_0 .net "modB", 0 0, L_0x1f74e20;  1 drivers
v0x1d5c110_0 .net "out", 0 0, L_0x1f75f00;  1 drivers
L_0x1f74e90 .part v0x1f62250_0, 0, 1;
LS_0x1f76220_0_0 .concat8 [ 1 1 1 1], L_0x1f760b0, L_0x1f76120, L_0x1f75800, L_0x7fd26082e330;
LS_0x1f76220_0_4 .concat8 [ 1 1 1 1], L_0x1f75a70, L_0x1f75ae0, L_0x1f75c40, L_0x1f75da0;
L_0x1f76220 .concat8 [ 4 4 0 0], LS_0x1f76220_0_0, LS_0x1f76220_0_4;
S_0x1ee2bc0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f74f80/d .functor XOR 1, L_0x1f76540, L_0x1f74e20, C4<0>, C4<0>;
L_0x1f74f80 .delay 1 (30000,30000,30000) L_0x1f74f80/d;
L_0x1f75080/d .functor XOR 1, L_0x1f74f80, L_0x1f76700, C4<0>, C4<0>;
L_0x1f75080 .delay 1 (30000,30000,30000) L_0x1f75080/d;
L_0x1f752d0/d .functor AND 1, L_0x1f74f80, L_0x1f76700, C4<1>, C4<1>;
L_0x1f752d0 .delay 1 (30000,30000,30000) L_0x1f752d0/d;
L_0x1f75430/d .functor AND 1, L_0x1f76540, L_0x1f74e20, C4<1>, C4<1>;
L_0x1f75430 .delay 1 (30000,30000,30000) L_0x1f75430/d;
L_0x1f756a0/d .functor OR 1, L_0x1f752d0, L_0x1f75430, C4<0>, C4<0>;
L_0x1f756a0 .delay 1 (30000,30000,30000) L_0x1f756a0/d;
v0x1ee2680_0 .net "A", 0 0, L_0x1f76540;  alias, 1 drivers
v0x1ee2e20_0 .net "B", 0 0, L_0x1f74e20;  alias, 1 drivers
v0x1ee6da0_0 .net "carryin", 0 0, L_0x1f76700;  alias, 1 drivers
v0x1ee6e70_0 .net "carryout", 0 0, L_0x1f756a0;  alias, 1 drivers
v0x1ee6f30_0 .net "out1", 0 0, L_0x1f74f80;  1 drivers
v0x1ee7040_0 .net "out2", 0 0, L_0x1f752d0;  1 drivers
v0x1d58270_0 .net "out3", 0 0, L_0x1f75430;  1 drivers
v0x1d58330_0 .net "sum", 0 0, L_0x1f75080;  alias, 1 drivers
S_0x1d58490 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f75a70/d .functor AND 1, L_0x1f76540, L_0x1f74c80, C4<1>, C4<1>;
L_0x1f75a70 .delay 1 (30000,30000,30000) L_0x1f75a70/d;
v0x1d53df0_0 .net "A", 0 0, L_0x1f76540;  alias, 1 drivers
v0x1d53e90_0 .net "B", 0 0, L_0x1f74c80;  alias, 1 drivers
v0x1d53f30_0 .net "out", 0 0, L_0x1f75a70;  1 drivers
S_0x1d54080 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1d4a950_0 .net "I", 7 0, L_0x1f76220;  alias, 1 drivers
v0x1d4aa50_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1d4ab10_0 .net "out", 0 0, L_0x1f75f00;  alias, 1 drivers
L_0x1f75f00 .part/v L_0x1f76220, v0x1f62250_0, 1;
S_0x1d4c5a0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f75ae0/d .functor NAND 1, L_0x1f76540, L_0x1f74c80, C4<1>, C4<1>;
L_0x1f75ae0 .delay 1 (20000,20000,20000) L_0x1f75ae0/d;
v0x1d4c7c0_0 .net "A", 0 0, L_0x1f76540;  alias, 1 drivers
v0x1d4c8d0_0 .net "B", 0 0, L_0x1f74c80;  alias, 1 drivers
v0x1d4d3b0_0 .net "out", 0 0, L_0x1f75ae0;  1 drivers
S_0x1d4d490 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f75c40/d .functor NOR 1, L_0x1f76540, L_0x1f74c80, C4<0>, C4<0>;
L_0x1f75c40 .delay 1 (20000,20000,20000) L_0x1f75c40/d;
v0x1d4d700_0 .net "A", 0 0, L_0x1f76540;  alias, 1 drivers
v0x1d4b790_0 .net "B", 0 0, L_0x1f74c80;  alias, 1 drivers
v0x1d4b8a0_0 .net "out", 0 0, L_0x1f75c40;  1 drivers
S_0x1d4b9c0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f75da0/d .functor OR 1, L_0x1f76540, L_0x1f74c80, C4<0>, C4<0>;
L_0x1f75da0 .delay 1 (30000,30000,30000) L_0x1f75da0/d;
v0x1d4e1c0_0 .net "A", 0 0, L_0x1f76540;  alias, 1 drivers
v0x1d4e2f0_0 .net "B", 0 0, L_0x1f74c80;  alias, 1 drivers
v0x1d4e390_0 .net "out", 0 0, L_0x1f75da0;  1 drivers
S_0x1d4f010 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f74e20/d .functor XOR 1, L_0x1f74c80, L_0x1f74e90, C4<0>, C4<0>;
L_0x1f74e20 .delay 1 (10000,10000,10000) L_0x1f74e20/d;
v0x1d4f1e0_0 .net "A", 0 0, L_0x1f74c80;  alias, 1 drivers
v0x1d4f330_0 .net "B", 0 0, L_0x1f74e90;  1 drivers
v0x1d4e490_0 .net "out", 0 0, L_0x1f74e20;  alias, 1 drivers
S_0x1d51450 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1ee2410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f75800/d .functor XOR 1, L_0x1f76540, L_0x1f74c80, C4<0>, C4<0>;
L_0x1f75800 .delay 1 (10000,10000,10000) L_0x1f75800/d;
v0x1d51620_0 .net "A", 0 0, L_0x1f76540;  alias, 1 drivers
v0x1d516e0_0 .net "B", 0 0, L_0x1f74c80;  alias, 1 drivers
v0x1d517a0_0 .net "out", 0 0, L_0x1f75800;  1 drivers
S_0x1d5c1f0 .scope module, "alu12" "ALU_1bit" 4 115, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f77ae0 .functor BUFZ 1, L_0x1f76ab0, C4<0>, C4<0>, C4<0>;
L_0x1f77b50 .functor BUFZ 1, L_0x1f76ab0, C4<0>, C4<0>, C4<0>;
v0x1efc2b0_0 .net "A", 0 0, L_0x1f77f70;  1 drivers
v0x1efc350_0 .net "B", 0 0, L_0x1f78010;  1 drivers
v0x1efc410_0 .net "I", 7 0, L_0x1f77c50;  1 drivers
v0x1efc510_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1efc5b0_0 .net *"_s15", 0 0, L_0x1f77ae0;  1 drivers
v0x1efc6c0_0 .net *"_s19", 0 0, L_0x1f77b50;  1 drivers
L_0x7fd26082e378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1efc7a0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e378;  1 drivers
v0x1efc880_0 .net "addORsub", 0 0, L_0x1f76ab0;  1 drivers
v0x1efc920_0 .net "carryin", 0 0, L_0x1f76830;  1 drivers
v0x1efca80_0 .net "carryout", 0 0, L_0x1f770d0;  1 drivers
v0x1efcb50_0 .net "modB", 0 0, L_0x1f74d20;  1 drivers
v0x1efcbf0_0 .net "out", 0 0, L_0x1f77930;  1 drivers
L_0x1f765e0 .part v0x1f62250_0, 0, 1;
LS_0x1f77c50_0_0 .concat8 [ 1 1 1 1], L_0x1f77ae0, L_0x1f77b50, L_0x1f77230, L_0x7fd26082e378;
LS_0x1f77c50_0_4 .concat8 [ 1 1 1 1], L_0x1f774a0, L_0x1f77510, L_0x1f77670, L_0x1f777d0;
L_0x1f77c50 .concat8 [ 4 4 0 0], LS_0x1f77c50_0_0, LS_0x1f77c50_0_4;
S_0x1ef9570 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f769b0/d .functor XOR 1, L_0x1f77f70, L_0x1f74d20, C4<0>, C4<0>;
L_0x1f769b0 .delay 1 (30000,30000,30000) L_0x1f769b0/d;
L_0x1f76ab0/d .functor XOR 1, L_0x1f769b0, L_0x1f76830, C4<0>, C4<0>;
L_0x1f76ab0 .delay 1 (30000,30000,30000) L_0x1f76ab0/d;
L_0x1f76d00/d .functor AND 1, L_0x1f769b0, L_0x1f76830, C4<1>, C4<1>;
L_0x1f76d00 .delay 1 (30000,30000,30000) L_0x1f76d00/d;
L_0x1f76e60/d .functor AND 1, L_0x1f77f70, L_0x1f74d20, C4<1>, C4<1>;
L_0x1f76e60 .delay 1 (30000,30000,30000) L_0x1f76e60/d;
L_0x1f770d0/d .functor OR 1, L_0x1f76d00, L_0x1f76e60, C4<0>, C4<0>;
L_0x1f770d0 .delay 1 (30000,30000,30000) L_0x1f770d0/d;
v0x1ef97f0_0 .net "A", 0 0, L_0x1f77f70;  alias, 1 drivers
v0x1ef98b0_0 .net "B", 0 0, L_0x1f74d20;  alias, 1 drivers
v0x1ef9970_0 .net "carryin", 0 0, L_0x1f76830;  alias, 1 drivers
v0x1ef9a40_0 .net "carryout", 0 0, L_0x1f770d0;  alias, 1 drivers
v0x1ef9b00_0 .net "out1", 0 0, L_0x1f769b0;  1 drivers
v0x1ef9c10_0 .net "out2", 0 0, L_0x1f76d00;  1 drivers
v0x1ef9cd0_0 .net "out3", 0 0, L_0x1f76e60;  1 drivers
v0x1ef9d90_0 .net "sum", 0 0, L_0x1f76ab0;  alias, 1 drivers
S_0x1ef9ef0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f774a0/d .functor AND 1, L_0x1f77f70, L_0x1f78010, C4<1>, C4<1>;
L_0x1f774a0 .delay 1 (30000,30000,30000) L_0x1f774a0/d;
v0x1efa130_0 .net "A", 0 0, L_0x1f77f70;  alias, 1 drivers
v0x1efa1f0_0 .net "B", 0 0, L_0x1f78010;  alias, 1 drivers
v0x1efa290_0 .net "out", 0 0, L_0x1f774a0;  1 drivers
S_0x1efa3e0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1efa630_0 .net "I", 7 0, L_0x1f77c50;  alias, 1 drivers
v0x1efa710_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1efa8e0_0 .net "out", 0 0, L_0x1f77930;  alias, 1 drivers
L_0x1f77930 .part/v L_0x1f77c50, v0x1f62250_0, 1;
S_0x1efa9a0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f77510/d .functor NAND 1, L_0x1f77f70, L_0x1f78010, C4<1>, C4<1>;
L_0x1f77510 .delay 1 (20000,20000,20000) L_0x1f77510/d;
v0x1efabc0_0 .net "A", 0 0, L_0x1f77f70;  alias, 1 drivers
v0x1efacd0_0 .net "B", 0 0, L_0x1f78010;  alias, 1 drivers
v0x1efad90_0 .net "out", 0 0, L_0x1f77510;  1 drivers
S_0x1efaea0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f77670/d .functor NOR 1, L_0x1f77f70, L_0x1f78010, C4<0>, C4<0>;
L_0x1f77670 .delay 1 (20000,20000,20000) L_0x1f77670/d;
v0x1efb110_0 .net "A", 0 0, L_0x1f77f70;  alias, 1 drivers
v0x1efb1d0_0 .net "B", 0 0, L_0x1f78010;  alias, 1 drivers
v0x1efb2e0_0 .net "out", 0 0, L_0x1f77670;  1 drivers
S_0x1efb3e0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f777d0/d .functor OR 1, L_0x1f77f70, L_0x1f78010, C4<0>, C4<0>;
L_0x1f777d0 .delay 1 (30000,30000,30000) L_0x1f777d0/d;
v0x1efb600_0 .net "A", 0 0, L_0x1f77f70;  alias, 1 drivers
v0x1efb750_0 .net "B", 0 0, L_0x1f78010;  alias, 1 drivers
v0x1efb810_0 .net "out", 0 0, L_0x1f777d0;  1 drivers
S_0x1efb910 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f74d20/d .functor XOR 1, L_0x1f78010, L_0x1f765e0, C4<0>, C4<0>;
L_0x1f74d20 .delay 1 (10000,10000,10000) L_0x1f74d20/d;
v0x1efbae0_0 .net "A", 0 0, L_0x1f78010;  alias, 1 drivers
v0x1efbc30_0 .net "B", 0 0, L_0x1f765e0;  1 drivers
v0x1efbcf0_0 .net "out", 0 0, L_0x1f74d20;  alias, 1 drivers
S_0x1efbe30 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1d5c1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f77230/d .functor XOR 1, L_0x1f77f70, L_0x1f78010, C4<0>, C4<0>;
L_0x1f77230 .delay 1 (10000,10000,10000) L_0x1f77230/d;
v0x1efc000_0 .net "A", 0 0, L_0x1f77f70;  alias, 1 drivers
v0x1efc0c0_0 .net "B", 0 0, L_0x1f78010;  alias, 1 drivers
v0x1efc180_0 .net "out", 0 0, L_0x1f77230;  1 drivers
S_0x1efccd0 .scope module, "alu13" "ALU_1bit" 4 116, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f794f0 .functor BUFZ 1, L_0x1f784c0, C4<0>, C4<0>, C4<0>;
L_0x1f79560 .functor BUFZ 1, L_0x1f784c0, C4<0>, C4<0>, C4<0>;
v0x1effc40_0 .net "A", 0 0, L_0x1f79980;  1 drivers
v0x1effce0_0 .net "B", 0 0, L_0x1f780b0;  1 drivers
v0x1effda0_0 .net "I", 7 0, L_0x1f79660;  1 drivers
v0x1effea0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1efff40_0 .net *"_s15", 0 0, L_0x1f794f0;  1 drivers
v0x1f00050_0 .net *"_s19", 0 0, L_0x1f79560;  1 drivers
L_0x7fd26082e3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f00130_0 .net/2s *"_s23", 0 0, L_0x7fd26082e3c0;  1 drivers
v0x1f00210_0 .net "addORsub", 0 0, L_0x1f784c0;  1 drivers
v0x1f002b0_0 .net "carryin", 0 0, L_0x1f78150;  1 drivers
v0x1f00410_0 .net "carryout", 0 0, L_0x1f78ae0;  1 drivers
v0x1f004e0_0 .net "modB", 0 0, L_0x1f781f0;  1 drivers
v0x1f00580_0 .net "out", 0 0, L_0x1f79340;  1 drivers
L_0x1f78260 .part v0x1f62250_0, 0, 1;
LS_0x1f79660_0_0 .concat8 [ 1 1 1 1], L_0x1f794f0, L_0x1f79560, L_0x1f78c40, L_0x7fd26082e3c0;
LS_0x1f79660_0_4 .concat8 [ 1 1 1 1], L_0x1f78eb0, L_0x1f78f20, L_0x1f79080, L_0x1f791e0;
L_0x1f79660 .concat8 [ 4 4 0 0], LS_0x1f79660_0_0, LS_0x1f79660_0_4;
S_0x1efcf40 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f783c0/d .functor XOR 1, L_0x1f79980, L_0x1f781f0, C4<0>, C4<0>;
L_0x1f783c0 .delay 1 (30000,30000,30000) L_0x1f783c0/d;
L_0x1f784c0/d .functor XOR 1, L_0x1f783c0, L_0x1f78150, C4<0>, C4<0>;
L_0x1f784c0 .delay 1 (30000,30000,30000) L_0x1f784c0/d;
L_0x1f78710/d .functor AND 1, L_0x1f783c0, L_0x1f78150, C4<1>, C4<1>;
L_0x1f78710 .delay 1 (30000,30000,30000) L_0x1f78710/d;
L_0x1f78870/d .functor AND 1, L_0x1f79980, L_0x1f781f0, C4<1>, C4<1>;
L_0x1f78870 .delay 1 (30000,30000,30000) L_0x1f78870/d;
L_0x1f78ae0/d .functor OR 1, L_0x1f78710, L_0x1f78870, C4<0>, C4<0>;
L_0x1f78ae0 .delay 1 (30000,30000,30000) L_0x1f78ae0/d;
v0x1efd1e0_0 .net "A", 0 0, L_0x1f79980;  alias, 1 drivers
v0x1efd2c0_0 .net "B", 0 0, L_0x1f781f0;  alias, 1 drivers
v0x1efd380_0 .net "carryin", 0 0, L_0x1f78150;  alias, 1 drivers
v0x1efd450_0 .net "carryout", 0 0, L_0x1f78ae0;  alias, 1 drivers
v0x1efd510_0 .net "out1", 0 0, L_0x1f783c0;  1 drivers
v0x1efd620_0 .net "out2", 0 0, L_0x1f78710;  1 drivers
v0x1efd6e0_0 .net "out3", 0 0, L_0x1f78870;  1 drivers
v0x1efd7a0_0 .net "sum", 0 0, L_0x1f784c0;  alias, 1 drivers
S_0x1efd900 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f78eb0/d .functor AND 1, L_0x1f79980, L_0x1f780b0, C4<1>, C4<1>;
L_0x1f78eb0 .delay 1 (30000,30000,30000) L_0x1f78eb0/d;
v0x1efdb40_0 .net "A", 0 0, L_0x1f79980;  alias, 1 drivers
v0x1efdc00_0 .net "B", 0 0, L_0x1f780b0;  alias, 1 drivers
v0x1efdca0_0 .net "out", 0 0, L_0x1f78eb0;  1 drivers
S_0x1efddf0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1efe040_0 .net "I", 7 0, L_0x1f79660;  alias, 1 drivers
v0x1efe120_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1efe1e0_0 .net "out", 0 0, L_0x1f79340;  alias, 1 drivers
L_0x1f79340 .part/v L_0x1f79660, v0x1f62250_0, 1;
S_0x1efe330 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f78f20/d .functor NAND 1, L_0x1f79980, L_0x1f780b0, C4<1>, C4<1>;
L_0x1f78f20 .delay 1 (20000,20000,20000) L_0x1f78f20/d;
v0x1efe550_0 .net "A", 0 0, L_0x1f79980;  alias, 1 drivers
v0x1efe660_0 .net "B", 0 0, L_0x1f780b0;  alias, 1 drivers
v0x1efe720_0 .net "out", 0 0, L_0x1f78f20;  1 drivers
S_0x1efe830 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f79080/d .functor NOR 1, L_0x1f79980, L_0x1f780b0, C4<0>, C4<0>;
L_0x1f79080 .delay 1 (20000,20000,20000) L_0x1f79080/d;
v0x1efeaa0_0 .net "A", 0 0, L_0x1f79980;  alias, 1 drivers
v0x1efeb60_0 .net "B", 0 0, L_0x1f780b0;  alias, 1 drivers
v0x1efec70_0 .net "out", 0 0, L_0x1f79080;  1 drivers
S_0x1efed70 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f791e0/d .functor OR 1, L_0x1f79980, L_0x1f780b0, C4<0>, C4<0>;
L_0x1f791e0 .delay 1 (30000,30000,30000) L_0x1f791e0/d;
v0x1efef90_0 .net "A", 0 0, L_0x1f79980;  alias, 1 drivers
v0x1eff0e0_0 .net "B", 0 0, L_0x1f780b0;  alias, 1 drivers
v0x1eff1a0_0 .net "out", 0 0, L_0x1f791e0;  1 drivers
S_0x1eff2a0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f781f0/d .functor XOR 1, L_0x1f780b0, L_0x1f78260, C4<0>, C4<0>;
L_0x1f781f0 .delay 1 (10000,10000,10000) L_0x1f781f0/d;
v0x1eff470_0 .net "A", 0 0, L_0x1f780b0;  alias, 1 drivers
v0x1eff5c0_0 .net "B", 0 0, L_0x1f78260;  1 drivers
v0x1eff680_0 .net "out", 0 0, L_0x1f781f0;  alias, 1 drivers
S_0x1eff7c0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1efccd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f78c40/d .functor XOR 1, L_0x1f79980, L_0x1f780b0, C4<0>, C4<0>;
L_0x1f78c40 .delay 1 (10000,10000,10000) L_0x1f78c40/d;
v0x1eff990_0 .net "A", 0 0, L_0x1f79980;  alias, 1 drivers
v0x1effa50_0 .net "B", 0 0, L_0x1f780b0;  alias, 1 drivers
v0x1effb10_0 .net "out", 0 0, L_0x1f78c40;  1 drivers
S_0x1f006a0 .scope module, "alu14" "ALU_1bit" 4 117, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f7af30 .functor BUFZ 1, L_0x1f79f00, C4<0>, C4<0>, C4<0>;
L_0x1f7afa0 .functor BUFZ 1, L_0x1f79f00, C4<0>, C4<0>, C4<0>;
v0x1f03610_0 .net "A", 0 0, L_0x1f7b3c0;  1 drivers
v0x1f036b0_0 .net "B", 0 0, L_0x1f6e2c0;  1 drivers
v0x1f03770_0 .net "I", 7 0, L_0x1f7b0a0;  1 drivers
v0x1f03870_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f03910_0 .net *"_s15", 0 0, L_0x1f7af30;  1 drivers
v0x1f03a20_0 .net *"_s19", 0 0, L_0x1f7afa0;  1 drivers
L_0x7fd26082e408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f03b00_0 .net/2s *"_s23", 0 0, L_0x7fd26082e408;  1 drivers
v0x1f03be0_0 .net "addORsub", 0 0, L_0x1f79f00;  1 drivers
v0x1f03c80_0 .net "carryin", 0 0, L_0x1f6e470;  1 drivers
v0x1f03de0_0 .net "carryout", 0 0, L_0x1f7a520;  1 drivers
v0x1f03eb0_0 .net "modB", 0 0, L_0x1f79a20;  1 drivers
v0x1f03f50_0 .net "out", 0 0, L_0x1f7ad80;  1 drivers
L_0x1f79d60 .part v0x1f62250_0, 0, 1;
LS_0x1f7b0a0_0_0 .concat8 [ 1 1 1 1], L_0x1f7af30, L_0x1f7afa0, L_0x1f7a680, L_0x7fd26082e408;
LS_0x1f7b0a0_0_4 .concat8 [ 1 1 1 1], L_0x1f7a8f0, L_0x1f7a960, L_0x1f7aac0, L_0x1f7ac20;
L_0x1f7b0a0 .concat8 [ 4 4 0 0], LS_0x1f7b0a0_0_0, LS_0x1f7b0a0_0_4;
S_0x1f00910 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f79e00/d .functor XOR 1, L_0x1f7b3c0, L_0x1f79a20, C4<0>, C4<0>;
L_0x1f79e00 .delay 1 (30000,30000,30000) L_0x1f79e00/d;
L_0x1f79f00/d .functor XOR 1, L_0x1f79e00, L_0x1f6e470, C4<0>, C4<0>;
L_0x1f79f00 .delay 1 (30000,30000,30000) L_0x1f79f00/d;
L_0x1f7a150/d .functor AND 1, L_0x1f79e00, L_0x1f6e470, C4<1>, C4<1>;
L_0x1f7a150 .delay 1 (30000,30000,30000) L_0x1f7a150/d;
L_0x1f7a2b0/d .functor AND 1, L_0x1f7b3c0, L_0x1f79a20, C4<1>, C4<1>;
L_0x1f7a2b0 .delay 1 (30000,30000,30000) L_0x1f7a2b0/d;
L_0x1f7a520/d .functor OR 1, L_0x1f7a150, L_0x1f7a2b0, C4<0>, C4<0>;
L_0x1f7a520 .delay 1 (30000,30000,30000) L_0x1f7a520/d;
v0x1f00bb0_0 .net "A", 0 0, L_0x1f7b3c0;  alias, 1 drivers
v0x1f00c90_0 .net "B", 0 0, L_0x1f79a20;  alias, 1 drivers
v0x1f00d50_0 .net "carryin", 0 0, L_0x1f6e470;  alias, 1 drivers
v0x1f00e20_0 .net "carryout", 0 0, L_0x1f7a520;  alias, 1 drivers
v0x1f00ee0_0 .net "out1", 0 0, L_0x1f79e00;  1 drivers
v0x1f00ff0_0 .net "out2", 0 0, L_0x1f7a150;  1 drivers
v0x1f010b0_0 .net "out3", 0 0, L_0x1f7a2b0;  1 drivers
v0x1f01170_0 .net "sum", 0 0, L_0x1f79f00;  alias, 1 drivers
S_0x1f012d0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7a8f0/d .functor AND 1, L_0x1f7b3c0, L_0x1f6e2c0, C4<1>, C4<1>;
L_0x1f7a8f0 .delay 1 (30000,30000,30000) L_0x1f7a8f0/d;
v0x1f01510_0 .net "A", 0 0, L_0x1f7b3c0;  alias, 1 drivers
v0x1f015d0_0 .net "B", 0 0, L_0x1f6e2c0;  alias, 1 drivers
v0x1f01670_0 .net "out", 0 0, L_0x1f7a8f0;  1 drivers
S_0x1f017c0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f01a10_0 .net "I", 7 0, L_0x1f7b0a0;  alias, 1 drivers
v0x1f01af0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f01bb0_0 .net "out", 0 0, L_0x1f7ad80;  alias, 1 drivers
L_0x1f7ad80 .part/v L_0x1f7b0a0, v0x1f62250_0, 1;
S_0x1f01d00 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7a960/d .functor NAND 1, L_0x1f7b3c0, L_0x1f6e2c0, C4<1>, C4<1>;
L_0x1f7a960 .delay 1 (20000,20000,20000) L_0x1f7a960/d;
v0x1f01f20_0 .net "A", 0 0, L_0x1f7b3c0;  alias, 1 drivers
v0x1f02030_0 .net "B", 0 0, L_0x1f6e2c0;  alias, 1 drivers
v0x1f020f0_0 .net "out", 0 0, L_0x1f7a960;  1 drivers
S_0x1f02200 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7aac0/d .functor NOR 1, L_0x1f7b3c0, L_0x1f6e2c0, C4<0>, C4<0>;
L_0x1f7aac0 .delay 1 (20000,20000,20000) L_0x1f7aac0/d;
v0x1f02470_0 .net "A", 0 0, L_0x1f7b3c0;  alias, 1 drivers
v0x1f02530_0 .net "B", 0 0, L_0x1f6e2c0;  alias, 1 drivers
v0x1f02640_0 .net "out", 0 0, L_0x1f7aac0;  1 drivers
S_0x1f02740 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7ac20/d .functor OR 1, L_0x1f7b3c0, L_0x1f6e2c0, C4<0>, C4<0>;
L_0x1f7ac20 .delay 1 (30000,30000,30000) L_0x1f7ac20/d;
v0x1f02960_0 .net "A", 0 0, L_0x1f7b3c0;  alias, 1 drivers
v0x1f02ab0_0 .net "B", 0 0, L_0x1f6e2c0;  alias, 1 drivers
v0x1f02b70_0 .net "out", 0 0, L_0x1f7ac20;  1 drivers
S_0x1f02c70 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f79a20/d .functor XOR 1, L_0x1f6e2c0, L_0x1f79d60, C4<0>, C4<0>;
L_0x1f79a20 .delay 1 (10000,10000,10000) L_0x1f79a20/d;
v0x1f02e40_0 .net "A", 0 0, L_0x1f6e2c0;  alias, 1 drivers
v0x1f02f90_0 .net "B", 0 0, L_0x1f79d60;  1 drivers
v0x1f03030_0 .net "out", 0 0, L_0x1f79a20;  alias, 1 drivers
S_0x1f03140 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f006a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7a680/d .functor XOR 1, L_0x1f7b3c0, L_0x1f6e2c0, C4<0>, C4<0>;
L_0x1f7a680 .delay 1 (10000,10000,10000) L_0x1f7a680/d;
v0x1f03360_0 .net "A", 0 0, L_0x1f7b3c0;  alias, 1 drivers
v0x1f03420_0 .net "B", 0 0, L_0x1f6e2c0;  alias, 1 drivers
v0x1f034e0_0 .net "out", 0 0, L_0x1f7a680;  1 drivers
S_0x1f04070 .scope module, "alu15" "ALU_1bit" 4 118, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f7cb70 .functor BUFZ 1, L_0x1f7bb40, C4<0>, C4<0>, C4<0>;
L_0x1f7cbe0 .functor BUFZ 1, L_0x1f7bb40, C4<0>, C4<0>, C4<0>;
v0x1f06fe0_0 .net "A", 0 0, L_0x1f7d000;  1 drivers
v0x1f07080_0 .net "B", 0 0, L_0x1f7b880;  1 drivers
v0x1f07140_0 .net "I", 7 0, L_0x1f7cce0;  1 drivers
v0x1f07240_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f072e0_0 .net *"_s15", 0 0, L_0x1f7cb70;  1 drivers
v0x1f073f0_0 .net *"_s19", 0 0, L_0x1f7cbe0;  1 drivers
L_0x7fd26082e450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f074d0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e450;  1 drivers
v0x1f075b0_0 .net "addORsub", 0 0, L_0x1f7bb40;  1 drivers
v0x1f07650_0 .net "carryin", 0 0, L_0x1f7b920;  1 drivers
v0x1f077b0_0 .net "carryout", 0 0, L_0x1f7c160;  1 drivers
v0x1f07880_0 .net "modB", 0 0, L_0x1f6e360;  1 drivers
v0x1f07920_0 .net "out", 0 0, L_0x1f7c9c0;  1 drivers
L_0x1f79c90 .part v0x1f62250_0, 0, 1;
LS_0x1f7cce0_0_0 .concat8 [ 1 1 1 1], L_0x1f7cb70, L_0x1f7cbe0, L_0x1f7c2c0, L_0x7fd26082e450;
LS_0x1f7cce0_0_4 .concat8 [ 1 1 1 1], L_0x1f7c530, L_0x1f7c5a0, L_0x1f7c700, L_0x1f7c860;
L_0x1f7cce0 .concat8 [ 4 4 0 0], LS_0x1f7cce0_0_0, LS_0x1f7cce0_0_4;
S_0x1f042e0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f7ba40/d .functor XOR 1, L_0x1f7d000, L_0x1f6e360, C4<0>, C4<0>;
L_0x1f7ba40 .delay 1 (30000,30000,30000) L_0x1f7ba40/d;
L_0x1f7bb40/d .functor XOR 1, L_0x1f7ba40, L_0x1f7b920, C4<0>, C4<0>;
L_0x1f7bb40 .delay 1 (30000,30000,30000) L_0x1f7bb40/d;
L_0x1f7bd90/d .functor AND 1, L_0x1f7ba40, L_0x1f7b920, C4<1>, C4<1>;
L_0x1f7bd90 .delay 1 (30000,30000,30000) L_0x1f7bd90/d;
L_0x1f7bef0/d .functor AND 1, L_0x1f7d000, L_0x1f6e360, C4<1>, C4<1>;
L_0x1f7bef0 .delay 1 (30000,30000,30000) L_0x1f7bef0/d;
L_0x1f7c160/d .functor OR 1, L_0x1f7bd90, L_0x1f7bef0, C4<0>, C4<0>;
L_0x1f7c160 .delay 1 (30000,30000,30000) L_0x1f7c160/d;
v0x1f04580_0 .net "A", 0 0, L_0x1f7d000;  alias, 1 drivers
v0x1f04660_0 .net "B", 0 0, L_0x1f6e360;  alias, 1 drivers
v0x1f04720_0 .net "carryin", 0 0, L_0x1f7b920;  alias, 1 drivers
v0x1f047f0_0 .net "carryout", 0 0, L_0x1f7c160;  alias, 1 drivers
v0x1f048b0_0 .net "out1", 0 0, L_0x1f7ba40;  1 drivers
v0x1f049c0_0 .net "out2", 0 0, L_0x1f7bd90;  1 drivers
v0x1f04a80_0 .net "out3", 0 0, L_0x1f7bef0;  1 drivers
v0x1f04b40_0 .net "sum", 0 0, L_0x1f7bb40;  alias, 1 drivers
S_0x1f04ca0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7c530/d .functor AND 1, L_0x1f7d000, L_0x1f7b880, C4<1>, C4<1>;
L_0x1f7c530 .delay 1 (30000,30000,30000) L_0x1f7c530/d;
v0x1f04ee0_0 .net "A", 0 0, L_0x1f7d000;  alias, 1 drivers
v0x1f04fa0_0 .net "B", 0 0, L_0x1f7b880;  alias, 1 drivers
v0x1f05040_0 .net "out", 0 0, L_0x1f7c530;  1 drivers
S_0x1f05190 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f053e0_0 .net "I", 7 0, L_0x1f7cce0;  alias, 1 drivers
v0x1f054c0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f05580_0 .net "out", 0 0, L_0x1f7c9c0;  alias, 1 drivers
L_0x1f7c9c0 .part/v L_0x1f7cce0, v0x1f62250_0, 1;
S_0x1f056d0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7c5a0/d .functor NAND 1, L_0x1f7d000, L_0x1f7b880, C4<1>, C4<1>;
L_0x1f7c5a0 .delay 1 (20000,20000,20000) L_0x1f7c5a0/d;
v0x1f058f0_0 .net "A", 0 0, L_0x1f7d000;  alias, 1 drivers
v0x1f05a00_0 .net "B", 0 0, L_0x1f7b880;  alias, 1 drivers
v0x1f05ac0_0 .net "out", 0 0, L_0x1f7c5a0;  1 drivers
S_0x1f05bd0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7c700/d .functor NOR 1, L_0x1f7d000, L_0x1f7b880, C4<0>, C4<0>;
L_0x1f7c700 .delay 1 (20000,20000,20000) L_0x1f7c700/d;
v0x1f05e40_0 .net "A", 0 0, L_0x1f7d000;  alias, 1 drivers
v0x1f05f00_0 .net "B", 0 0, L_0x1f7b880;  alias, 1 drivers
v0x1f06010_0 .net "out", 0 0, L_0x1f7c700;  1 drivers
S_0x1f06110 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7c860/d .functor OR 1, L_0x1f7d000, L_0x1f7b880, C4<0>, C4<0>;
L_0x1f7c860 .delay 1 (30000,30000,30000) L_0x1f7c860/d;
v0x1f06330_0 .net "A", 0 0, L_0x1f7d000;  alias, 1 drivers
v0x1f06480_0 .net "B", 0 0, L_0x1f7b880;  alias, 1 drivers
v0x1f06540_0 .net "out", 0 0, L_0x1f7c860;  1 drivers
S_0x1f06640 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6e360/d .functor XOR 1, L_0x1f7b880, L_0x1f79c90, C4<0>, C4<0>;
L_0x1f6e360 .delay 1 (10000,10000,10000) L_0x1f6e360/d;
v0x1f06810_0 .net "A", 0 0, L_0x1f7b880;  alias, 1 drivers
v0x1f06960_0 .net "B", 0 0, L_0x1f79c90;  1 drivers
v0x1f06a20_0 .net "out", 0 0, L_0x1f6e360;  alias, 1 drivers
S_0x1f06b60 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f04070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7c2c0/d .functor XOR 1, L_0x1f7d000, L_0x1f7b880, C4<0>, C4<0>;
L_0x1f7c2c0 .delay 1 (10000,10000,10000) L_0x1f7c2c0/d;
v0x1f06d30_0 .net "A", 0 0, L_0x1f7d000;  alias, 1 drivers
v0x1f06df0_0 .net "B", 0 0, L_0x1f7b880;  alias, 1 drivers
v0x1f06eb0_0 .net "out", 0 0, L_0x1f7c2c0;  1 drivers
S_0x1f07a40 .scope module, "alu16" "ALU_1bit" 4 119, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f7e5c0 .functor BUFZ 1, L_0x1f7d590, C4<0>, C4<0>, C4<0>;
L_0x1f7e630 .functor BUFZ 1, L_0x1f7d590, C4<0>, C4<0>, C4<0>;
v0x1f0aaf0_0 .net "A", 0 0, L_0x1f7eb60;  1 drivers
v0x1f0ab90_0 .net "B", 0 0, L_0x1f7ec00;  1 drivers
v0x1f0ac50_0 .net "I", 7 0, L_0x1f7e730;  1 drivers
v0x1f0ad50_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f0adf0_0 .net *"_s15", 0 0, L_0x1f7e5c0;  1 drivers
v0x1f0af00_0 .net *"_s19", 0 0, L_0x1f7e630;  1 drivers
L_0x7fd26082e498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f0afe0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e498;  1 drivers
v0x1f0b0c0_0 .net "addORsub", 0 0, L_0x1f7d590;  1 drivers
v0x1f0b160_0 .net "carryin", 0 0, L_0x1f7d2b0;  1 drivers
v0x1f0b2c0_0 .net "carryout", 0 0, L_0x1f7dbb0;  1 drivers
v0x1f0b390_0 .net "modB", 0 0, L_0x1f7d0a0;  1 drivers
v0x1f0b430_0 .net "out", 0 0, L_0x1f7e410;  1 drivers
L_0x1f7d110 .part v0x1f62250_0, 0, 1;
LS_0x1f7e730_0_0 .concat8 [ 1 1 1 1], L_0x1f7e5c0, L_0x1f7e630, L_0x1f7dd10, L_0x7fd26082e498;
LS_0x1f7e730_0_4 .concat8 [ 1 1 1 1], L_0x1f7df80, L_0x1f7dff0, L_0x1f7e150, L_0x1f7e2b0;
L_0x1f7e730 .concat8 [ 4 4 0 0], LS_0x1f7e730_0_0, LS_0x1f7e730_0_4;
S_0x1f07d40 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f7d490/d .functor XOR 1, L_0x1f7eb60, L_0x1f7d0a0, C4<0>, C4<0>;
L_0x1f7d490 .delay 1 (30000,30000,30000) L_0x1f7d490/d;
L_0x1f7d590/d .functor XOR 1, L_0x1f7d490, L_0x1f7d2b0, C4<0>, C4<0>;
L_0x1f7d590 .delay 1 (30000,30000,30000) L_0x1f7d590/d;
L_0x1f7d7e0/d .functor AND 1, L_0x1f7d490, L_0x1f7d2b0, C4<1>, C4<1>;
L_0x1f7d7e0 .delay 1 (30000,30000,30000) L_0x1f7d7e0/d;
L_0x1f7d940/d .functor AND 1, L_0x1f7eb60, L_0x1f7d0a0, C4<1>, C4<1>;
L_0x1f7d940 .delay 1 (30000,30000,30000) L_0x1f7d940/d;
L_0x1f7dbb0/d .functor OR 1, L_0x1f7d7e0, L_0x1f7d940, C4<0>, C4<0>;
L_0x1f7dbb0 .delay 1 (30000,30000,30000) L_0x1f7dbb0/d;
v0x1f07f90_0 .net "A", 0 0, L_0x1f7eb60;  alias, 1 drivers
v0x1f08070_0 .net "B", 0 0, L_0x1f7d0a0;  alias, 1 drivers
v0x1f08130_0 .net "carryin", 0 0, L_0x1f7d2b0;  alias, 1 drivers
v0x1f08200_0 .net "carryout", 0 0, L_0x1f7dbb0;  alias, 1 drivers
v0x1f082c0_0 .net "out1", 0 0, L_0x1f7d490;  1 drivers
v0x1f083d0_0 .net "out2", 0 0, L_0x1f7d7e0;  1 drivers
v0x1f08490_0 .net "out3", 0 0, L_0x1f7d940;  1 drivers
v0x1f08550_0 .net "sum", 0 0, L_0x1f7d590;  alias, 1 drivers
S_0x1f086b0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7df80/d .functor AND 1, L_0x1f7eb60, L_0x1f7ec00, C4<1>, C4<1>;
L_0x1f7df80 .delay 1 (30000,30000,30000) L_0x1f7df80/d;
v0x1f088f0_0 .net "A", 0 0, L_0x1f7eb60;  alias, 1 drivers
v0x1f089b0_0 .net "B", 0 0, L_0x1f7ec00;  alias, 1 drivers
v0x1f08a50_0 .net "out", 0 0, L_0x1f7df80;  1 drivers
S_0x1f08ba0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f08df0_0 .net "I", 7 0, L_0x1f7e730;  alias, 1 drivers
v0x1f08ed0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1efa7d0_0 .net "out", 0 0, L_0x1f7e410;  alias, 1 drivers
L_0x1f7e410 .part/v L_0x1f7e730, v0x1f62250_0, 1;
S_0x1f091e0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7dff0/d .functor NAND 1, L_0x1f7eb60, L_0x1f7ec00, C4<1>, C4<1>;
L_0x1f7dff0 .delay 1 (20000,20000,20000) L_0x1f7dff0/d;
v0x1f09400_0 .net "A", 0 0, L_0x1f7eb60;  alias, 1 drivers
v0x1f09510_0 .net "B", 0 0, L_0x1f7ec00;  alias, 1 drivers
v0x1f095d0_0 .net "out", 0 0, L_0x1f7dff0;  1 drivers
S_0x1f096e0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7e150/d .functor NOR 1, L_0x1f7eb60, L_0x1f7ec00, C4<0>, C4<0>;
L_0x1f7e150 .delay 1 (20000,20000,20000) L_0x1f7e150/d;
v0x1f09950_0 .net "A", 0 0, L_0x1f7eb60;  alias, 1 drivers
v0x1f09a10_0 .net "B", 0 0, L_0x1f7ec00;  alias, 1 drivers
v0x1f09b20_0 .net "out", 0 0, L_0x1f7e150;  1 drivers
S_0x1f09c20 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7e2b0/d .functor OR 1, L_0x1f7eb60, L_0x1f7ec00, C4<0>, C4<0>;
L_0x1f7e2b0 .delay 1 (30000,30000,30000) L_0x1f7e2b0/d;
v0x1f09e40_0 .net "A", 0 0, L_0x1f7eb60;  alias, 1 drivers
v0x1f09f90_0 .net "B", 0 0, L_0x1f7ec00;  alias, 1 drivers
v0x1f0a050_0 .net "out", 0 0, L_0x1f7e2b0;  1 drivers
S_0x1f0a150 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7d0a0/d .functor XOR 1, L_0x1f7ec00, L_0x1f7d110, C4<0>, C4<0>;
L_0x1f7d0a0 .delay 1 (10000,10000,10000) L_0x1f7d0a0/d;
v0x1f0a320_0 .net "A", 0 0, L_0x1f7ec00;  alias, 1 drivers
v0x1f0a470_0 .net "B", 0 0, L_0x1f7d110;  1 drivers
v0x1f0a530_0 .net "out", 0 0, L_0x1f7d0a0;  alias, 1 drivers
S_0x1f0a670 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f07a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7dd10/d .functor XOR 1, L_0x1f7eb60, L_0x1f7ec00, C4<0>, C4<0>;
L_0x1f7dd10 .delay 1 (10000,10000,10000) L_0x1f7dd10/d;
v0x1f0a840_0 .net "A", 0 0, L_0x1f7eb60;  alias, 1 drivers
v0x1f0a900_0 .net "B", 0 0, L_0x1f7ec00;  alias, 1 drivers
v0x1f0a9c0_0 .net "out", 0 0, L_0x1f7dd10;  1 drivers
S_0x1f0b550 .scope module, "alu17" "ALU_1bit" 4 120, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f80180 .functor BUFZ 1, L_0x1f7f150, C4<0>, C4<0>, C4<0>;
L_0x1f801f0 .functor BUFZ 1, L_0x1f7f150, C4<0>, C4<0>, C4<0>;
v0x1f0e4c0_0 .net "A", 0 0, L_0x1f80610;  1 drivers
v0x1f0e560_0 .net "B", 0 0, L_0x1f7eca0;  1 drivers
v0x1f0e620_0 .net "I", 7 0, L_0x1f802f0;  1 drivers
v0x1f0e720_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f0e7c0_0 .net *"_s15", 0 0, L_0x1f80180;  1 drivers
v0x1f0e8d0_0 .net *"_s19", 0 0, L_0x1f801f0;  1 drivers
L_0x7fd26082e4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f0e9b0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e4e0;  1 drivers
v0x1f0ea90_0 .net "addORsub", 0 0, L_0x1f7f150;  1 drivers
v0x1f0eb30_0 .net "carryin", 0 0, L_0x1f7ed40;  1 drivers
v0x1f0ec90_0 .net "carryout", 0 0, L_0x1f7f770;  1 drivers
v0x1f0ed60_0 .net "modB", 0 0, L_0x1f7d350;  1 drivers
v0x1f0ee00_0 .net "out", 0 0, L_0x1f7ffd0;  1 drivers
L_0x1f719b0 .part v0x1f62250_0, 0, 1;
LS_0x1f802f0_0_0 .concat8 [ 1 1 1 1], L_0x1f80180, L_0x1f801f0, L_0x1f7f8d0, L_0x7fd26082e4e0;
LS_0x1f802f0_0_4 .concat8 [ 1 1 1 1], L_0x1f7fb40, L_0x1f7fbb0, L_0x1f7fd10, L_0x1f7fe70;
L_0x1f802f0 .concat8 [ 4 4 0 0], LS_0x1f802f0_0_0, LS_0x1f802f0_0_4;
S_0x1f0b7c0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f7f050/d .functor XOR 1, L_0x1f80610, L_0x1f7d350, C4<0>, C4<0>;
L_0x1f7f050 .delay 1 (30000,30000,30000) L_0x1f7f050/d;
L_0x1f7f150/d .functor XOR 1, L_0x1f7f050, L_0x1f7ed40, C4<0>, C4<0>;
L_0x1f7f150 .delay 1 (30000,30000,30000) L_0x1f7f150/d;
L_0x1f7f3a0/d .functor AND 1, L_0x1f7f050, L_0x1f7ed40, C4<1>, C4<1>;
L_0x1f7f3a0 .delay 1 (30000,30000,30000) L_0x1f7f3a0/d;
L_0x1f7f500/d .functor AND 1, L_0x1f80610, L_0x1f7d350, C4<1>, C4<1>;
L_0x1f7f500 .delay 1 (30000,30000,30000) L_0x1f7f500/d;
L_0x1f7f770/d .functor OR 1, L_0x1f7f3a0, L_0x1f7f500, C4<0>, C4<0>;
L_0x1f7f770 .delay 1 (30000,30000,30000) L_0x1f7f770/d;
v0x1f0ba60_0 .net "A", 0 0, L_0x1f80610;  alias, 1 drivers
v0x1f0bb40_0 .net "B", 0 0, L_0x1f7d350;  alias, 1 drivers
v0x1f0bc00_0 .net "carryin", 0 0, L_0x1f7ed40;  alias, 1 drivers
v0x1f0bcd0_0 .net "carryout", 0 0, L_0x1f7f770;  alias, 1 drivers
v0x1f0bd90_0 .net "out1", 0 0, L_0x1f7f050;  1 drivers
v0x1f0bea0_0 .net "out2", 0 0, L_0x1f7f3a0;  1 drivers
v0x1f0bf60_0 .net "out3", 0 0, L_0x1f7f500;  1 drivers
v0x1f0c020_0 .net "sum", 0 0, L_0x1f7f150;  alias, 1 drivers
S_0x1f0c180 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7fb40/d .functor AND 1, L_0x1f80610, L_0x1f7eca0, C4<1>, C4<1>;
L_0x1f7fb40 .delay 1 (30000,30000,30000) L_0x1f7fb40/d;
v0x1f0c3c0_0 .net "A", 0 0, L_0x1f80610;  alias, 1 drivers
v0x1f0c480_0 .net "B", 0 0, L_0x1f7eca0;  alias, 1 drivers
v0x1f0c520_0 .net "out", 0 0, L_0x1f7fb40;  1 drivers
S_0x1f0c670 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f0c8c0_0 .net "I", 7 0, L_0x1f802f0;  alias, 1 drivers
v0x1f0c9a0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f0ca60_0 .net "out", 0 0, L_0x1f7ffd0;  alias, 1 drivers
L_0x1f7ffd0 .part/v L_0x1f802f0, v0x1f62250_0, 1;
S_0x1f0cbb0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7fbb0/d .functor NAND 1, L_0x1f80610, L_0x1f7eca0, C4<1>, C4<1>;
L_0x1f7fbb0 .delay 1 (20000,20000,20000) L_0x1f7fbb0/d;
v0x1f0cdd0_0 .net "A", 0 0, L_0x1f80610;  alias, 1 drivers
v0x1f0cee0_0 .net "B", 0 0, L_0x1f7eca0;  alias, 1 drivers
v0x1f0cfa0_0 .net "out", 0 0, L_0x1f7fbb0;  1 drivers
S_0x1f0d0b0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7fd10/d .functor NOR 1, L_0x1f80610, L_0x1f7eca0, C4<0>, C4<0>;
L_0x1f7fd10 .delay 1 (20000,20000,20000) L_0x1f7fd10/d;
v0x1f0d320_0 .net "A", 0 0, L_0x1f80610;  alias, 1 drivers
v0x1f0d3e0_0 .net "B", 0 0, L_0x1f7eca0;  alias, 1 drivers
v0x1f0d4f0_0 .net "out", 0 0, L_0x1f7fd10;  1 drivers
S_0x1f0d5f0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7fe70/d .functor OR 1, L_0x1f80610, L_0x1f7eca0, C4<0>, C4<0>;
L_0x1f7fe70 .delay 1 (30000,30000,30000) L_0x1f7fe70/d;
v0x1f0d810_0 .net "A", 0 0, L_0x1f80610;  alias, 1 drivers
v0x1f0d960_0 .net "B", 0 0, L_0x1f7eca0;  alias, 1 drivers
v0x1f0da20_0 .net "out", 0 0, L_0x1f7fe70;  1 drivers
S_0x1f0db20 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7d350/d .functor XOR 1, L_0x1f7eca0, L_0x1f719b0, C4<0>, C4<0>;
L_0x1f7d350 .delay 1 (10000,10000,10000) L_0x1f7d350/d;
v0x1f0dcf0_0 .net "A", 0 0, L_0x1f7eca0;  alias, 1 drivers
v0x1f0de40_0 .net "B", 0 0, L_0x1f719b0;  1 drivers
v0x1f0df00_0 .net "out", 0 0, L_0x1f7d350;  alias, 1 drivers
S_0x1f0e040 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f0b550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f7f8d0/d .functor XOR 1, L_0x1f80610, L_0x1f7eca0, C4<0>, C4<0>;
L_0x1f7f8d0 .delay 1 (10000,10000,10000) L_0x1f7f8d0/d;
v0x1f0e210_0 .net "A", 0 0, L_0x1f80610;  alias, 1 drivers
v0x1f0e2d0_0 .net "B", 0 0, L_0x1f7eca0;  alias, 1 drivers
v0x1f0e390_0 .net "out", 0 0, L_0x1f7f8d0;  1 drivers
S_0x1f0ef20 .scope module, "alu18" "ALU_1bit" 4 121, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f81b40 .functor BUFZ 1, L_0x1f80bb0, C4<0>, C4<0>, C4<0>;
L_0x1f81bb0 .functor BUFZ 1, L_0x1f80bb0, C4<0>, C4<0>, C4<0>;
v0x1f11e90_0 .net "A", 0 0, L_0x1f81fd0;  1 drivers
v0x1f11f30_0 .net "B", 0 0, L_0x1f82070;  1 drivers
v0x1f11ff0_0 .net "I", 7 0, L_0x1f81cb0;  1 drivers
v0x1f120f0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f12190_0 .net *"_s15", 0 0, L_0x1f81b40;  1 drivers
v0x1f122a0_0 .net *"_s19", 0 0, L_0x1f81bb0;  1 drivers
L_0x7fd26082e528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f12380_0 .net/2s *"_s23", 0 0, L_0x7fd26082e528;  1 drivers
v0x1f12460_0 .net "addORsub", 0 0, L_0x1f80bb0;  1 drivers
v0x1f12500_0 .net "carryin", 0 0, L_0x1f808f0;  1 drivers
v0x1f12660_0 .net "carryout", 0 0, L_0x1f81130;  1 drivers
v0x1f12730_0 .net "modB", 0 0, L_0x1f806b0;  1 drivers
v0x1f127d0_0 .net "out", 0 0, L_0x1f81990;  1 drivers
L_0x1f80720 .part v0x1f62250_0, 0, 1;
LS_0x1f81cb0_0_0 .concat8 [ 1 1 1 1], L_0x1f81b40, L_0x1f81bb0, L_0x1f81290, L_0x7fd26082e528;
LS_0x1f81cb0_0_4 .concat8 [ 1 1 1 1], L_0x1f81500, L_0x1f81570, L_0x1f816d0, L_0x1f81830;
L_0x1f81cb0 .concat8 [ 4 4 0 0], LS_0x1f81cb0_0_0, LS_0x1f81cb0_0_4;
S_0x1f0f190 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f80ab0/d .functor XOR 1, L_0x1f81fd0, L_0x1f806b0, C4<0>, C4<0>;
L_0x1f80ab0 .delay 1 (30000,30000,30000) L_0x1f80ab0/d;
L_0x1f80bb0/d .functor XOR 1, L_0x1f80ab0, L_0x1f808f0, C4<0>, C4<0>;
L_0x1f80bb0 .delay 1 (30000,30000,30000) L_0x1f80bb0/d;
L_0x1f80d60/d .functor AND 1, L_0x1f80ab0, L_0x1f808f0, C4<1>, C4<1>;
L_0x1f80d60 .delay 1 (30000,30000,30000) L_0x1f80d60/d;
L_0x1f80ec0/d .functor AND 1, L_0x1f81fd0, L_0x1f806b0, C4<1>, C4<1>;
L_0x1f80ec0 .delay 1 (30000,30000,30000) L_0x1f80ec0/d;
L_0x1f81130/d .functor OR 1, L_0x1f80d60, L_0x1f80ec0, C4<0>, C4<0>;
L_0x1f81130 .delay 1 (30000,30000,30000) L_0x1f81130/d;
v0x1f0f430_0 .net "A", 0 0, L_0x1f81fd0;  alias, 1 drivers
v0x1f0f510_0 .net "B", 0 0, L_0x1f806b0;  alias, 1 drivers
v0x1f0f5d0_0 .net "carryin", 0 0, L_0x1f808f0;  alias, 1 drivers
v0x1f0f6a0_0 .net "carryout", 0 0, L_0x1f81130;  alias, 1 drivers
v0x1f0f760_0 .net "out1", 0 0, L_0x1f80ab0;  1 drivers
v0x1f0f870_0 .net "out2", 0 0, L_0x1f80d60;  1 drivers
v0x1f0f930_0 .net "out3", 0 0, L_0x1f80ec0;  1 drivers
v0x1f0f9f0_0 .net "sum", 0 0, L_0x1f80bb0;  alias, 1 drivers
S_0x1f0fb50 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f81500/d .functor AND 1, L_0x1f81fd0, L_0x1f82070, C4<1>, C4<1>;
L_0x1f81500 .delay 1 (30000,30000,30000) L_0x1f81500/d;
v0x1f0fd90_0 .net "A", 0 0, L_0x1f81fd0;  alias, 1 drivers
v0x1f0fe50_0 .net "B", 0 0, L_0x1f82070;  alias, 1 drivers
v0x1f0fef0_0 .net "out", 0 0, L_0x1f81500;  1 drivers
S_0x1f10040 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f10290_0 .net "I", 7 0, L_0x1f81cb0;  alias, 1 drivers
v0x1f10370_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f10430_0 .net "out", 0 0, L_0x1f81990;  alias, 1 drivers
L_0x1f81990 .part/v L_0x1f81cb0, v0x1f62250_0, 1;
S_0x1f10580 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f81570/d .functor NAND 1, L_0x1f81fd0, L_0x1f82070, C4<1>, C4<1>;
L_0x1f81570 .delay 1 (20000,20000,20000) L_0x1f81570/d;
v0x1f107a0_0 .net "A", 0 0, L_0x1f81fd0;  alias, 1 drivers
v0x1f108b0_0 .net "B", 0 0, L_0x1f82070;  alias, 1 drivers
v0x1f10970_0 .net "out", 0 0, L_0x1f81570;  1 drivers
S_0x1f10a80 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f816d0/d .functor NOR 1, L_0x1f81fd0, L_0x1f82070, C4<0>, C4<0>;
L_0x1f816d0 .delay 1 (20000,20000,20000) L_0x1f816d0/d;
v0x1f10cf0_0 .net "A", 0 0, L_0x1f81fd0;  alias, 1 drivers
v0x1f10db0_0 .net "B", 0 0, L_0x1f82070;  alias, 1 drivers
v0x1f10ec0_0 .net "out", 0 0, L_0x1f816d0;  1 drivers
S_0x1f10fc0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f81830/d .functor OR 1, L_0x1f81fd0, L_0x1f82070, C4<0>, C4<0>;
L_0x1f81830 .delay 1 (30000,30000,30000) L_0x1f81830/d;
v0x1f111e0_0 .net "A", 0 0, L_0x1f81fd0;  alias, 1 drivers
v0x1f11330_0 .net "B", 0 0, L_0x1f82070;  alias, 1 drivers
v0x1f113f0_0 .net "out", 0 0, L_0x1f81830;  1 drivers
S_0x1f114f0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f806b0/d .functor XOR 1, L_0x1f82070, L_0x1f80720, C4<0>, C4<0>;
L_0x1f806b0 .delay 1 (10000,10000,10000) L_0x1f806b0/d;
v0x1f116c0_0 .net "A", 0 0, L_0x1f82070;  alias, 1 drivers
v0x1f11810_0 .net "B", 0 0, L_0x1f80720;  1 drivers
v0x1f118d0_0 .net "out", 0 0, L_0x1f806b0;  alias, 1 drivers
S_0x1f11a10 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f0ef20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f81290/d .functor XOR 1, L_0x1f81fd0, L_0x1f82070, C4<0>, C4<0>;
L_0x1f81290 .delay 1 (10000,10000,10000) L_0x1f81290/d;
v0x1f11be0_0 .net "A", 0 0, L_0x1f81fd0;  alias, 1 drivers
v0x1f11ca0_0 .net "B", 0 0, L_0x1f82070;  alias, 1 drivers
v0x1f11d60_0 .net "out", 0 0, L_0x1f81290;  1 drivers
S_0x1f128f0 .scope module, "alu19" "ALU_1bit" 4 122, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f83520 .functor BUFZ 1, L_0x1f82540, C4<0>, C4<0>, C4<0>;
L_0x1f83590 .functor BUFZ 1, L_0x1f82540, C4<0>, C4<0>, C4<0>;
v0x1f15860_0 .net "A", 0 0, L_0x1f839b0;  1 drivers
v0x1f15900_0 .net "B", 0 0, L_0x1f82110;  1 drivers
v0x1f159c0_0 .net "I", 7 0, L_0x1f83690;  1 drivers
v0x1f15ac0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f15b60_0 .net *"_s15", 0 0, L_0x1f83520;  1 drivers
v0x1f15c70_0 .net *"_s19", 0 0, L_0x1f83590;  1 drivers
L_0x7fd26082e570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f15d50_0 .net/2s *"_s23", 0 0, L_0x7fd26082e570;  1 drivers
v0x1f15e30_0 .net "addORsub", 0 0, L_0x1f82540;  1 drivers
v0x1f15ed0_0 .net "carryin", 0 0, L_0x1f821b0;  1 drivers
v0x1f16030_0 .net "carryout", 0 0, L_0x1f82b10;  1 drivers
v0x1f16100_0 .net "modB", 0 0, L_0x1f80a20;  1 drivers
v0x1f161a0_0 .net "out", 0 0, L_0x1f83370;  1 drivers
L_0x1f822e0 .part v0x1f62250_0, 0, 1;
LS_0x1f83690_0_0 .concat8 [ 1 1 1 1], L_0x1f83520, L_0x1f83590, L_0x1f82c70, L_0x7fd26082e570;
LS_0x1f83690_0_4 .concat8 [ 1 1 1 1], L_0x1f82ee0, L_0x1f82f50, L_0x1f830b0, L_0x1f83210;
L_0x1f83690 .concat8 [ 4 4 0 0], LS_0x1f83690_0_0, LS_0x1f83690_0_4;
S_0x1f12b60 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f82440/d .functor XOR 1, L_0x1f839b0, L_0x1f80a20, C4<0>, C4<0>;
L_0x1f82440 .delay 1 (30000,30000,30000) L_0x1f82440/d;
L_0x1f82540/d .functor XOR 1, L_0x1f82440, L_0x1f821b0, C4<0>, C4<0>;
L_0x1f82540 .delay 1 (30000,30000,30000) L_0x1f82540/d;
L_0x1f82740/d .functor AND 1, L_0x1f82440, L_0x1f821b0, C4<1>, C4<1>;
L_0x1f82740 .delay 1 (30000,30000,30000) L_0x1f82740/d;
L_0x1f828a0/d .functor AND 1, L_0x1f839b0, L_0x1f80a20, C4<1>, C4<1>;
L_0x1f828a0 .delay 1 (30000,30000,30000) L_0x1f828a0/d;
L_0x1f82b10/d .functor OR 1, L_0x1f82740, L_0x1f828a0, C4<0>, C4<0>;
L_0x1f82b10 .delay 1 (30000,30000,30000) L_0x1f82b10/d;
v0x1f12e00_0 .net "A", 0 0, L_0x1f839b0;  alias, 1 drivers
v0x1f12ee0_0 .net "B", 0 0, L_0x1f80a20;  alias, 1 drivers
v0x1f12fa0_0 .net "carryin", 0 0, L_0x1f821b0;  alias, 1 drivers
v0x1f13070_0 .net "carryout", 0 0, L_0x1f82b10;  alias, 1 drivers
v0x1f13130_0 .net "out1", 0 0, L_0x1f82440;  1 drivers
v0x1f13240_0 .net "out2", 0 0, L_0x1f82740;  1 drivers
v0x1f13300_0 .net "out3", 0 0, L_0x1f828a0;  1 drivers
v0x1f133c0_0 .net "sum", 0 0, L_0x1f82540;  alias, 1 drivers
S_0x1f13520 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f82ee0/d .functor AND 1, L_0x1f839b0, L_0x1f82110, C4<1>, C4<1>;
L_0x1f82ee0 .delay 1 (30000,30000,30000) L_0x1f82ee0/d;
v0x1f13760_0 .net "A", 0 0, L_0x1f839b0;  alias, 1 drivers
v0x1f13820_0 .net "B", 0 0, L_0x1f82110;  alias, 1 drivers
v0x1f138c0_0 .net "out", 0 0, L_0x1f82ee0;  1 drivers
S_0x1f13a10 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f13c60_0 .net "I", 7 0, L_0x1f83690;  alias, 1 drivers
v0x1f13d40_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f13e00_0 .net "out", 0 0, L_0x1f83370;  alias, 1 drivers
L_0x1f83370 .part/v L_0x1f83690, v0x1f62250_0, 1;
S_0x1f13f50 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f82f50/d .functor NAND 1, L_0x1f839b0, L_0x1f82110, C4<1>, C4<1>;
L_0x1f82f50 .delay 1 (20000,20000,20000) L_0x1f82f50/d;
v0x1f14170_0 .net "A", 0 0, L_0x1f839b0;  alias, 1 drivers
v0x1f14280_0 .net "B", 0 0, L_0x1f82110;  alias, 1 drivers
v0x1f14340_0 .net "out", 0 0, L_0x1f82f50;  1 drivers
S_0x1f14450 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f830b0/d .functor NOR 1, L_0x1f839b0, L_0x1f82110, C4<0>, C4<0>;
L_0x1f830b0 .delay 1 (20000,20000,20000) L_0x1f830b0/d;
v0x1f146c0_0 .net "A", 0 0, L_0x1f839b0;  alias, 1 drivers
v0x1f14780_0 .net "B", 0 0, L_0x1f82110;  alias, 1 drivers
v0x1f14890_0 .net "out", 0 0, L_0x1f830b0;  1 drivers
S_0x1f14990 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f83210/d .functor OR 1, L_0x1f839b0, L_0x1f82110, C4<0>, C4<0>;
L_0x1f83210 .delay 1 (30000,30000,30000) L_0x1f83210/d;
v0x1f14bb0_0 .net "A", 0 0, L_0x1f839b0;  alias, 1 drivers
v0x1f14d00_0 .net "B", 0 0, L_0x1f82110;  alias, 1 drivers
v0x1f14dc0_0 .net "out", 0 0, L_0x1f83210;  1 drivers
S_0x1f14ec0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f80a20/d .functor XOR 1, L_0x1f82110, L_0x1f822e0, C4<0>, C4<0>;
L_0x1f80a20 .delay 1 (10000,10000,10000) L_0x1f80a20/d;
v0x1f15090_0 .net "A", 0 0, L_0x1f82110;  alias, 1 drivers
v0x1f151e0_0 .net "B", 0 0, L_0x1f822e0;  1 drivers
v0x1f152a0_0 .net "out", 0 0, L_0x1f80a20;  alias, 1 drivers
S_0x1f153e0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f128f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f82c70/d .functor XOR 1, L_0x1f839b0, L_0x1f82110, C4<0>, C4<0>;
L_0x1f82c70 .delay 1 (10000,10000,10000) L_0x1f82c70/d;
v0x1f155b0_0 .net "A", 0 0, L_0x1f839b0;  alias, 1 drivers
v0x1f15670_0 .net "B", 0 0, L_0x1f82110;  alias, 1 drivers
v0x1f15730_0 .net "out", 0 0, L_0x1f82c70;  1 drivers
S_0x1f162c0 .scope module, "alu2" "ALU_1bit" 4 105, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f675c0 .functor BUFZ 1, L_0x1f665e0, C4<0>, C4<0>, C4<0>;
L_0x1f67630 .functor BUFZ 1, L_0x1f665e0, C4<0>, C4<0>, C4<0>;
v0x1f19230_0 .net "A", 0 0, L_0x1f67a50;  1 drivers
v0x1f192d0_0 .net "B", 0 0, L_0x1f67b80;  1 drivers
v0x1f19390_0 .net "I", 7 0, L_0x1f67730;  1 drivers
v0x1f19490_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f19530_0 .net *"_s15", 0 0, L_0x1f675c0;  1 drivers
v0x1f19640_0 .net *"_s19", 0 0, L_0x1f67630;  1 drivers
L_0x7fd26082e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f19720_0 .net/2s *"_s23", 0 0, L_0x7fd26082e0a8;  1 drivers
v0x1f19800_0 .net "addORsub", 0 0, L_0x1f665e0;  1 drivers
v0x1f198a0_0 .net "carryin", 0 0, L_0x1f67cb0;  1 drivers
v0x1f19a00_0 .net "carryout", 0 0, L_0x1f66bb0;  1 drivers
v0x1f19ad0_0 .net "modB", 0 0, L_0x1f66310;  1 drivers
v0x1f19b70_0 .net "out", 0 0, L_0x1f67410;  1 drivers
L_0x1f66380 .part v0x1f62250_0, 0, 1;
LS_0x1f67730_0_0 .concat8 [ 1 1 1 1], L_0x1f675c0, L_0x1f67630, L_0x1f66d10, L_0x7fd26082e0a8;
LS_0x1f67730_0_4 .concat8 [ 1 1 1 1], L_0x1f66f80, L_0x1f66ff0, L_0x1f67150, L_0x1f672b0;
L_0x1f67730 .concat8 [ 4 4 0 0], LS_0x1f67730_0_0, LS_0x1f67730_0_4;
S_0x1f16530 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f664e0/d .functor XOR 1, L_0x1f67a50, L_0x1f66310, C4<0>, C4<0>;
L_0x1f664e0 .delay 1 (30000,30000,30000) L_0x1f664e0/d;
L_0x1f665e0/d .functor XOR 1, L_0x1f664e0, L_0x1f67cb0, C4<0>, C4<0>;
L_0x1f665e0 .delay 1 (30000,30000,30000) L_0x1f665e0/d;
L_0x1f667e0/d .functor AND 1, L_0x1f664e0, L_0x1f67cb0, C4<1>, C4<1>;
L_0x1f667e0 .delay 1 (30000,30000,30000) L_0x1f667e0/d;
L_0x1f66940/d .functor AND 1, L_0x1f67a50, L_0x1f66310, C4<1>, C4<1>;
L_0x1f66940 .delay 1 (30000,30000,30000) L_0x1f66940/d;
L_0x1f66bb0/d .functor OR 1, L_0x1f667e0, L_0x1f66940, C4<0>, C4<0>;
L_0x1f66bb0 .delay 1 (30000,30000,30000) L_0x1f66bb0/d;
v0x1f167d0_0 .net "A", 0 0, L_0x1f67a50;  alias, 1 drivers
v0x1f168b0_0 .net "B", 0 0, L_0x1f66310;  alias, 1 drivers
v0x1f16970_0 .net "carryin", 0 0, L_0x1f67cb0;  alias, 1 drivers
v0x1f16a40_0 .net "carryout", 0 0, L_0x1f66bb0;  alias, 1 drivers
v0x1f16b00_0 .net "out1", 0 0, L_0x1f664e0;  1 drivers
v0x1f16c10_0 .net "out2", 0 0, L_0x1f667e0;  1 drivers
v0x1f16cd0_0 .net "out3", 0 0, L_0x1f66940;  1 drivers
v0x1f16d90_0 .net "sum", 0 0, L_0x1f665e0;  alias, 1 drivers
S_0x1f16ef0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f66f80/d .functor AND 1, L_0x1f67a50, L_0x1f67b80, C4<1>, C4<1>;
L_0x1f66f80 .delay 1 (30000,30000,30000) L_0x1f66f80/d;
v0x1f17130_0 .net "A", 0 0, L_0x1f67a50;  alias, 1 drivers
v0x1f171f0_0 .net "B", 0 0, L_0x1f67b80;  alias, 1 drivers
v0x1f17290_0 .net "out", 0 0, L_0x1f66f80;  1 drivers
S_0x1f173e0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f17630_0 .net "I", 7 0, L_0x1f67730;  alias, 1 drivers
v0x1f17710_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f177d0_0 .net "out", 0 0, L_0x1f67410;  alias, 1 drivers
L_0x1f67410 .part/v L_0x1f67730, v0x1f62250_0, 1;
S_0x1f17920 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f66ff0/d .functor NAND 1, L_0x1f67a50, L_0x1f67b80, C4<1>, C4<1>;
L_0x1f66ff0 .delay 1 (20000,20000,20000) L_0x1f66ff0/d;
v0x1f17b40_0 .net "A", 0 0, L_0x1f67a50;  alias, 1 drivers
v0x1f17c50_0 .net "B", 0 0, L_0x1f67b80;  alias, 1 drivers
v0x1f17d10_0 .net "out", 0 0, L_0x1f66ff0;  1 drivers
S_0x1f17e20 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f67150/d .functor NOR 1, L_0x1f67a50, L_0x1f67b80, C4<0>, C4<0>;
L_0x1f67150 .delay 1 (20000,20000,20000) L_0x1f67150/d;
v0x1f18090_0 .net "A", 0 0, L_0x1f67a50;  alias, 1 drivers
v0x1f18150_0 .net "B", 0 0, L_0x1f67b80;  alias, 1 drivers
v0x1f18260_0 .net "out", 0 0, L_0x1f67150;  1 drivers
S_0x1f18360 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f672b0/d .functor OR 1, L_0x1f67a50, L_0x1f67b80, C4<0>, C4<0>;
L_0x1f672b0 .delay 1 (30000,30000,30000) L_0x1f672b0/d;
v0x1f18580_0 .net "A", 0 0, L_0x1f67a50;  alias, 1 drivers
v0x1f186d0_0 .net "B", 0 0, L_0x1f67b80;  alias, 1 drivers
v0x1f18790_0 .net "out", 0 0, L_0x1f672b0;  1 drivers
S_0x1f18890 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f66310/d .functor XOR 1, L_0x1f67b80, L_0x1f66380, C4<0>, C4<0>;
L_0x1f66310 .delay 1 (10000,10000,10000) L_0x1f66310/d;
v0x1f18a60_0 .net "A", 0 0, L_0x1f67b80;  alias, 1 drivers
v0x1f18bb0_0 .net "B", 0 0, L_0x1f66380;  1 drivers
v0x1f18c70_0 .net "out", 0 0, L_0x1f66310;  alias, 1 drivers
S_0x1f18db0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f162c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f66d10/d .functor XOR 1, L_0x1f67a50, L_0x1f67b80, C4<0>, C4<0>;
L_0x1f66d10 .delay 1 (10000,10000,10000) L_0x1f66d10/d;
v0x1f18f80_0 .net "A", 0 0, L_0x1f67a50;  alias, 1 drivers
v0x1f19040_0 .net "B", 0 0, L_0x1f67b80;  alias, 1 drivers
v0x1f19100_0 .net "out", 0 0, L_0x1f66d10;  1 drivers
S_0x1f19c90 .scope module, "alu20" "ALU_1bit" 4 123, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f84f40 .functor BUFZ 1, L_0x1f83f10, C4<0>, C4<0>, C4<0>;
L_0x1f84fb0 .functor BUFZ 1, L_0x1f83f10, C4<0>, C4<0>, C4<0>;
v0x1f1cc00_0 .net "A", 0 0, L_0x1f853d0;  1 drivers
v0x1f1cca0_0 .net "B", 0 0, L_0x1f85470;  1 drivers
v0x1f1cd60_0 .net "I", 7 0, L_0x1f850b0;  1 drivers
v0x1f1ce60_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f1cf00_0 .net *"_s15", 0 0, L_0x1f84f40;  1 drivers
v0x1f1d010_0 .net *"_s19", 0 0, L_0x1f84fb0;  1 drivers
L_0x7fd26082e5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f1d0f0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e5b8;  1 drivers
v0x1f1d1d0_0 .net "addORsub", 0 0, L_0x1f83f10;  1 drivers
v0x1f1d270_0 .net "carryin", 0 0, L_0x1f83a50;  1 drivers
v0x1f1d3d0_0 .net "carryout", 0 0, L_0x1f84530;  1 drivers
v0x1f1d4a0_0 .net "modB", 0 0, L_0x1f83c40;  1 drivers
v0x1f1d540_0 .net "out", 0 0, L_0x1f84d90;  1 drivers
L_0x1f83cb0 .part v0x1f62250_0, 0, 1;
LS_0x1f850b0_0_0 .concat8 [ 1 1 1 1], L_0x1f84f40, L_0x1f84fb0, L_0x1f84690, L_0x7fd26082e5b8;
LS_0x1f850b0_0_4 .concat8 [ 1 1 1 1], L_0x1f84900, L_0x1f84970, L_0x1f84ad0, L_0x1f84c30;
L_0x1f850b0 .concat8 [ 4 4 0 0], LS_0x1f850b0_0_0, LS_0x1f850b0_0_4;
S_0x1f19f00 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f83e10/d .functor XOR 1, L_0x1f853d0, L_0x1f83c40, C4<0>, C4<0>;
L_0x1f83e10 .delay 1 (30000,30000,30000) L_0x1f83e10/d;
L_0x1f83f10/d .functor XOR 1, L_0x1f83e10, L_0x1f83a50, C4<0>, C4<0>;
L_0x1f83f10 .delay 1 (30000,30000,30000) L_0x1f83f10/d;
L_0x1f84160/d .functor AND 1, L_0x1f83e10, L_0x1f83a50, C4<1>, C4<1>;
L_0x1f84160 .delay 1 (30000,30000,30000) L_0x1f84160/d;
L_0x1f842c0/d .functor AND 1, L_0x1f853d0, L_0x1f83c40, C4<1>, C4<1>;
L_0x1f842c0 .delay 1 (30000,30000,30000) L_0x1f842c0/d;
L_0x1f84530/d .functor OR 1, L_0x1f84160, L_0x1f842c0, C4<0>, C4<0>;
L_0x1f84530 .delay 1 (30000,30000,30000) L_0x1f84530/d;
v0x1f1a1a0_0 .net "A", 0 0, L_0x1f853d0;  alias, 1 drivers
v0x1f1a280_0 .net "B", 0 0, L_0x1f83c40;  alias, 1 drivers
v0x1f1a340_0 .net "carryin", 0 0, L_0x1f83a50;  alias, 1 drivers
v0x1f1a410_0 .net "carryout", 0 0, L_0x1f84530;  alias, 1 drivers
v0x1f1a4d0_0 .net "out1", 0 0, L_0x1f83e10;  1 drivers
v0x1f1a5e0_0 .net "out2", 0 0, L_0x1f84160;  1 drivers
v0x1f1a6a0_0 .net "out3", 0 0, L_0x1f842c0;  1 drivers
v0x1f1a760_0 .net "sum", 0 0, L_0x1f83f10;  alias, 1 drivers
S_0x1f1a8c0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84900/d .functor AND 1, L_0x1f853d0, L_0x1f85470, C4<1>, C4<1>;
L_0x1f84900 .delay 1 (30000,30000,30000) L_0x1f84900/d;
v0x1f1ab00_0 .net "A", 0 0, L_0x1f853d0;  alias, 1 drivers
v0x1f1abc0_0 .net "B", 0 0, L_0x1f85470;  alias, 1 drivers
v0x1f1ac60_0 .net "out", 0 0, L_0x1f84900;  1 drivers
S_0x1f1adb0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f1b000_0 .net "I", 7 0, L_0x1f850b0;  alias, 1 drivers
v0x1f1b0e0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f1b1a0_0 .net "out", 0 0, L_0x1f84d90;  alias, 1 drivers
L_0x1f84d90 .part/v L_0x1f850b0, v0x1f62250_0, 1;
S_0x1f1b2f0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84970/d .functor NAND 1, L_0x1f853d0, L_0x1f85470, C4<1>, C4<1>;
L_0x1f84970 .delay 1 (20000,20000,20000) L_0x1f84970/d;
v0x1f1b510_0 .net "A", 0 0, L_0x1f853d0;  alias, 1 drivers
v0x1f1b620_0 .net "B", 0 0, L_0x1f85470;  alias, 1 drivers
v0x1f1b6e0_0 .net "out", 0 0, L_0x1f84970;  1 drivers
S_0x1f1b7f0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84ad0/d .functor NOR 1, L_0x1f853d0, L_0x1f85470, C4<0>, C4<0>;
L_0x1f84ad0 .delay 1 (20000,20000,20000) L_0x1f84ad0/d;
v0x1f1ba60_0 .net "A", 0 0, L_0x1f853d0;  alias, 1 drivers
v0x1f1bb20_0 .net "B", 0 0, L_0x1f85470;  alias, 1 drivers
v0x1f1bc30_0 .net "out", 0 0, L_0x1f84ad0;  1 drivers
S_0x1f1bd30 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84c30/d .functor OR 1, L_0x1f853d0, L_0x1f85470, C4<0>, C4<0>;
L_0x1f84c30 .delay 1 (30000,30000,30000) L_0x1f84c30/d;
v0x1f1bf50_0 .net "A", 0 0, L_0x1f853d0;  alias, 1 drivers
v0x1f1c0a0_0 .net "B", 0 0, L_0x1f85470;  alias, 1 drivers
v0x1f1c160_0 .net "out", 0 0, L_0x1f84c30;  1 drivers
S_0x1f1c260 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f83c40/d .functor XOR 1, L_0x1f85470, L_0x1f83cb0, C4<0>, C4<0>;
L_0x1f83c40 .delay 1 (10000,10000,10000) L_0x1f83c40/d;
v0x1f1c430_0 .net "A", 0 0, L_0x1f85470;  alias, 1 drivers
v0x1f1c580_0 .net "B", 0 0, L_0x1f83cb0;  1 drivers
v0x1f1c640_0 .net "out", 0 0, L_0x1f83c40;  alias, 1 drivers
S_0x1f1c780 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f19c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f84690/d .functor XOR 1, L_0x1f853d0, L_0x1f85470, C4<0>, C4<0>;
L_0x1f84690 .delay 1 (10000,10000,10000) L_0x1f84690/d;
v0x1f1c950_0 .net "A", 0 0, L_0x1f853d0;  alias, 1 drivers
v0x1f1ca10_0 .net "B", 0 0, L_0x1f85470;  alias, 1 drivers
v0x1f1cad0_0 .net "out", 0 0, L_0x1f84690;  1 drivers
S_0x1f1d660 .scope module, "alu21" "ALU_1bit" 4 124, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f86930 .functor BUFZ 1, L_0x1f85900, C4<0>, C4<0>, C4<0>;
L_0x1f869a0 .functor BUFZ 1, L_0x1f85900, C4<0>, C4<0>, C4<0>;
v0x1f205d0_0 .net "A", 0 0, L_0x1f86dc0;  1 drivers
v0x1f20670_0 .net "B", 0 0, L_0x1f85510;  1 drivers
v0x1f20730_0 .net "I", 7 0, L_0x1f86aa0;  1 drivers
v0x1f20830_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f208d0_0 .net *"_s15", 0 0, L_0x1f86930;  1 drivers
v0x1f209e0_0 .net *"_s19", 0 0, L_0x1f869a0;  1 drivers
L_0x7fd26082e600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f20ac0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e600;  1 drivers
v0x1f20ba0_0 .net "addORsub", 0 0, L_0x1f85900;  1 drivers
v0x1f20c40_0 .net "carryin", 0 0, L_0x1f855b0;  1 drivers
v0x1f20da0_0 .net "carryout", 0 0, L_0x1f85f20;  1 drivers
v0x1f20e70_0 .net "modB", 0 0, L_0x1f83b80;  1 drivers
v0x1f20f10_0 .net "out", 0 0, L_0x1f86780;  1 drivers
L_0x1f85710 .part v0x1f62250_0, 0, 1;
LS_0x1f86aa0_0_0 .concat8 [ 1 1 1 1], L_0x1f86930, L_0x1f869a0, L_0x1f86080, L_0x7fd26082e600;
LS_0x1f86aa0_0_4 .concat8 [ 1 1 1 1], L_0x1f862f0, L_0x1f86360, L_0x1f864c0, L_0x1f86620;
L_0x1f86aa0 .concat8 [ 4 4 0 0], LS_0x1f86aa0_0_0, LS_0x1f86aa0_0_4;
S_0x1f1d8d0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f85800/d .functor XOR 1, L_0x1f86dc0, L_0x1f83b80, C4<0>, C4<0>;
L_0x1f85800 .delay 1 (30000,30000,30000) L_0x1f85800/d;
L_0x1f85900/d .functor XOR 1, L_0x1f85800, L_0x1f855b0, C4<0>, C4<0>;
L_0x1f85900 .delay 1 (30000,30000,30000) L_0x1f85900/d;
L_0x1f85b50/d .functor AND 1, L_0x1f85800, L_0x1f855b0, C4<1>, C4<1>;
L_0x1f85b50 .delay 1 (30000,30000,30000) L_0x1f85b50/d;
L_0x1f85cb0/d .functor AND 1, L_0x1f86dc0, L_0x1f83b80, C4<1>, C4<1>;
L_0x1f85cb0 .delay 1 (30000,30000,30000) L_0x1f85cb0/d;
L_0x1f85f20/d .functor OR 1, L_0x1f85b50, L_0x1f85cb0, C4<0>, C4<0>;
L_0x1f85f20 .delay 1 (30000,30000,30000) L_0x1f85f20/d;
v0x1f1db70_0 .net "A", 0 0, L_0x1f86dc0;  alias, 1 drivers
v0x1f1dc50_0 .net "B", 0 0, L_0x1f83b80;  alias, 1 drivers
v0x1f1dd10_0 .net "carryin", 0 0, L_0x1f855b0;  alias, 1 drivers
v0x1f1dde0_0 .net "carryout", 0 0, L_0x1f85f20;  alias, 1 drivers
v0x1f1dea0_0 .net "out1", 0 0, L_0x1f85800;  1 drivers
v0x1f1dfb0_0 .net "out2", 0 0, L_0x1f85b50;  1 drivers
v0x1f1e070_0 .net "out3", 0 0, L_0x1f85cb0;  1 drivers
v0x1f1e130_0 .net "sum", 0 0, L_0x1f85900;  alias, 1 drivers
S_0x1f1e290 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f862f0/d .functor AND 1, L_0x1f86dc0, L_0x1f85510, C4<1>, C4<1>;
L_0x1f862f0 .delay 1 (30000,30000,30000) L_0x1f862f0/d;
v0x1f1e4d0_0 .net "A", 0 0, L_0x1f86dc0;  alias, 1 drivers
v0x1f1e590_0 .net "B", 0 0, L_0x1f85510;  alias, 1 drivers
v0x1f1e630_0 .net "out", 0 0, L_0x1f862f0;  1 drivers
S_0x1f1e780 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f1e9d0_0 .net "I", 7 0, L_0x1f86aa0;  alias, 1 drivers
v0x1f1eab0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f1eb70_0 .net "out", 0 0, L_0x1f86780;  alias, 1 drivers
L_0x1f86780 .part/v L_0x1f86aa0, v0x1f62250_0, 1;
S_0x1f1ecc0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f86360/d .functor NAND 1, L_0x1f86dc0, L_0x1f85510, C4<1>, C4<1>;
L_0x1f86360 .delay 1 (20000,20000,20000) L_0x1f86360/d;
v0x1f1eee0_0 .net "A", 0 0, L_0x1f86dc0;  alias, 1 drivers
v0x1f1eff0_0 .net "B", 0 0, L_0x1f85510;  alias, 1 drivers
v0x1f1f0b0_0 .net "out", 0 0, L_0x1f86360;  1 drivers
S_0x1f1f1c0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f864c0/d .functor NOR 1, L_0x1f86dc0, L_0x1f85510, C4<0>, C4<0>;
L_0x1f864c0 .delay 1 (20000,20000,20000) L_0x1f864c0/d;
v0x1f1f430_0 .net "A", 0 0, L_0x1f86dc0;  alias, 1 drivers
v0x1f1f4f0_0 .net "B", 0 0, L_0x1f85510;  alias, 1 drivers
v0x1f1f600_0 .net "out", 0 0, L_0x1f864c0;  1 drivers
S_0x1f1f700 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f86620/d .functor OR 1, L_0x1f86dc0, L_0x1f85510, C4<0>, C4<0>;
L_0x1f86620 .delay 1 (30000,30000,30000) L_0x1f86620/d;
v0x1f1f920_0 .net "A", 0 0, L_0x1f86dc0;  alias, 1 drivers
v0x1f1fa70_0 .net "B", 0 0, L_0x1f85510;  alias, 1 drivers
v0x1f1fb30_0 .net "out", 0 0, L_0x1f86620;  1 drivers
S_0x1f1fc30 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f83b80/d .functor XOR 1, L_0x1f85510, L_0x1f85710, C4<0>, C4<0>;
L_0x1f83b80 .delay 1 (10000,10000,10000) L_0x1f83b80/d;
v0x1f1fe00_0 .net "A", 0 0, L_0x1f85510;  alias, 1 drivers
v0x1f1ff50_0 .net "B", 0 0, L_0x1f85710;  1 drivers
v0x1f20010_0 .net "out", 0 0, L_0x1f83b80;  alias, 1 drivers
S_0x1f20150 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f1d660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f86080/d .functor XOR 1, L_0x1f86dc0, L_0x1f85510, C4<0>, C4<0>;
L_0x1f86080 .delay 1 (10000,10000,10000) L_0x1f86080/d;
v0x1f20320_0 .net "A", 0 0, L_0x1f86dc0;  alias, 1 drivers
v0x1f203e0_0 .net "B", 0 0, L_0x1f85510;  alias, 1 drivers
v0x1f204a0_0 .net "out", 0 0, L_0x1f86080;  1 drivers
S_0x1f21030 .scope module, "alu22" "ALU_1bit" 4 125, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f88310 .functor BUFZ 1, L_0x1f872e0, C4<0>, C4<0>, C4<0>;
L_0x1f88380 .functor BUFZ 1, L_0x1f872e0, C4<0>, C4<0>, C4<0>;
v0x1f23fa0_0 .net "A", 0 0, L_0x1f887a0;  1 drivers
v0x1f24040_0 .net "B", 0 0, L_0x1f88840;  1 drivers
v0x1f24100_0 .net "I", 7 0, L_0x1f88480;  1 drivers
v0x1f24200_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f242a0_0 .net *"_s15", 0 0, L_0x1f88310;  1 drivers
v0x1f243b0_0 .net *"_s19", 0 0, L_0x1f88380;  1 drivers
L_0x7fd26082e648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f24490_0 .net/2s *"_s23", 0 0, L_0x7fd26082e648;  1 drivers
v0x1f24570_0 .net "addORsub", 0 0, L_0x1f872e0;  1 drivers
v0x1f24610_0 .net "carryin", 0 0, L_0x1f86e60;  1 drivers
v0x1f24770_0 .net "carryout", 0 0, L_0x1f87900;  1 drivers
v0x1f24840_0 .net "modB", 0 0, L_0x1f87080;  1 drivers
v0x1f248e0_0 .net "out", 0 0, L_0x1f88160;  1 drivers
L_0x1f870f0 .part v0x1f62250_0, 0, 1;
LS_0x1f88480_0_0 .concat8 [ 1 1 1 1], L_0x1f88310, L_0x1f88380, L_0x1f87a60, L_0x7fd26082e648;
LS_0x1f88480_0_4 .concat8 [ 1 1 1 1], L_0x1f87cd0, L_0x1f87d40, L_0x1f87ea0, L_0x1f88000;
L_0x1f88480 .concat8 [ 4 4 0 0], LS_0x1f88480_0_0, LS_0x1f88480_0_4;
S_0x1f212a0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f871e0/d .functor XOR 1, L_0x1f887a0, L_0x1f87080, C4<0>, C4<0>;
L_0x1f871e0 .delay 1 (30000,30000,30000) L_0x1f871e0/d;
L_0x1f872e0/d .functor XOR 1, L_0x1f871e0, L_0x1f86e60, C4<0>, C4<0>;
L_0x1f872e0 .delay 1 (30000,30000,30000) L_0x1f872e0/d;
L_0x1f87530/d .functor AND 1, L_0x1f871e0, L_0x1f86e60, C4<1>, C4<1>;
L_0x1f87530 .delay 1 (30000,30000,30000) L_0x1f87530/d;
L_0x1f87690/d .functor AND 1, L_0x1f887a0, L_0x1f87080, C4<1>, C4<1>;
L_0x1f87690 .delay 1 (30000,30000,30000) L_0x1f87690/d;
L_0x1f87900/d .functor OR 1, L_0x1f87530, L_0x1f87690, C4<0>, C4<0>;
L_0x1f87900 .delay 1 (30000,30000,30000) L_0x1f87900/d;
v0x1f21540_0 .net "A", 0 0, L_0x1f887a0;  alias, 1 drivers
v0x1f21620_0 .net "B", 0 0, L_0x1f87080;  alias, 1 drivers
v0x1f216e0_0 .net "carryin", 0 0, L_0x1f86e60;  alias, 1 drivers
v0x1f217b0_0 .net "carryout", 0 0, L_0x1f87900;  alias, 1 drivers
v0x1f21870_0 .net "out1", 0 0, L_0x1f871e0;  1 drivers
v0x1f21980_0 .net "out2", 0 0, L_0x1f87530;  1 drivers
v0x1f21a40_0 .net "out3", 0 0, L_0x1f87690;  1 drivers
v0x1f21b00_0 .net "sum", 0 0, L_0x1f872e0;  alias, 1 drivers
S_0x1f21c60 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f87cd0/d .functor AND 1, L_0x1f887a0, L_0x1f88840, C4<1>, C4<1>;
L_0x1f87cd0 .delay 1 (30000,30000,30000) L_0x1f87cd0/d;
v0x1f21ea0_0 .net "A", 0 0, L_0x1f887a0;  alias, 1 drivers
v0x1f21f60_0 .net "B", 0 0, L_0x1f88840;  alias, 1 drivers
v0x1f22000_0 .net "out", 0 0, L_0x1f87cd0;  1 drivers
S_0x1f22150 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f223a0_0 .net "I", 7 0, L_0x1f88480;  alias, 1 drivers
v0x1f22480_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f22540_0 .net "out", 0 0, L_0x1f88160;  alias, 1 drivers
L_0x1f88160 .part/v L_0x1f88480, v0x1f62250_0, 1;
S_0x1f22690 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f87d40/d .functor NAND 1, L_0x1f887a0, L_0x1f88840, C4<1>, C4<1>;
L_0x1f87d40 .delay 1 (20000,20000,20000) L_0x1f87d40/d;
v0x1f228b0_0 .net "A", 0 0, L_0x1f887a0;  alias, 1 drivers
v0x1f229c0_0 .net "B", 0 0, L_0x1f88840;  alias, 1 drivers
v0x1f22a80_0 .net "out", 0 0, L_0x1f87d40;  1 drivers
S_0x1f22b90 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f87ea0/d .functor NOR 1, L_0x1f887a0, L_0x1f88840, C4<0>, C4<0>;
L_0x1f87ea0 .delay 1 (20000,20000,20000) L_0x1f87ea0/d;
v0x1f22e00_0 .net "A", 0 0, L_0x1f887a0;  alias, 1 drivers
v0x1f22ec0_0 .net "B", 0 0, L_0x1f88840;  alias, 1 drivers
v0x1f22fd0_0 .net "out", 0 0, L_0x1f87ea0;  1 drivers
S_0x1f230d0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f88000/d .functor OR 1, L_0x1f887a0, L_0x1f88840, C4<0>, C4<0>;
L_0x1f88000 .delay 1 (30000,30000,30000) L_0x1f88000/d;
v0x1f232f0_0 .net "A", 0 0, L_0x1f887a0;  alias, 1 drivers
v0x1f23440_0 .net "B", 0 0, L_0x1f88840;  alias, 1 drivers
v0x1f23500_0 .net "out", 0 0, L_0x1f88000;  1 drivers
S_0x1f23600 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f87080/d .functor XOR 1, L_0x1f88840, L_0x1f870f0, C4<0>, C4<0>;
L_0x1f87080 .delay 1 (10000,10000,10000) L_0x1f87080/d;
v0x1f237d0_0 .net "A", 0 0, L_0x1f88840;  alias, 1 drivers
v0x1f23920_0 .net "B", 0 0, L_0x1f870f0;  1 drivers
v0x1f239e0_0 .net "out", 0 0, L_0x1f87080;  alias, 1 drivers
S_0x1f23b20 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f21030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f87a60/d .functor XOR 1, L_0x1f887a0, L_0x1f88840, C4<0>, C4<0>;
L_0x1f87a60 .delay 1 (10000,10000,10000) L_0x1f87a60/d;
v0x1f23cf0_0 .net "A", 0 0, L_0x1f887a0;  alias, 1 drivers
v0x1f23db0_0 .net "B", 0 0, L_0x1f88840;  alias, 1 drivers
v0x1f23e70_0 .net "out", 0 0, L_0x1f87a60;  1 drivers
S_0x1f24a00 .scope module, "alu23" "ALU_1bit" 4 126, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f89ce0 .functor BUFZ 1, L_0x1f88cb0, C4<0>, C4<0>, C4<0>;
L_0x1f89d50 .functor BUFZ 1, L_0x1f88cb0, C4<0>, C4<0>, C4<0>;
v0x1f27bf0_0 .net "A", 0 0, L_0x1f8a170;  1 drivers
v0x1f27c90_0 .net "B", 0 0, L_0x1f888e0;  1 drivers
v0x1f27d50_0 .net "I", 7 0, L_0x1f89e50;  1 drivers
v0x1f27e50_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f27ef0_0 .net *"_s15", 0 0, L_0x1f89ce0;  1 drivers
v0x1f28000_0 .net *"_s19", 0 0, L_0x1f89d50;  1 drivers
L_0x7fd26082e690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f280e0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e690;  1 drivers
v0x1f281c0_0 .net "addORsub", 0 0, L_0x1f88cb0;  1 drivers
v0x1f28260_0 .net "carryin", 0 0, L_0x1f88980;  1 drivers
v0x1f283c0_0 .net "carryout", 0 0, L_0x1f892d0;  1 drivers
v0x1f28490_0 .net "modB", 0 0, L_0x1f86f90;  1 drivers
v0x1f28530_0 .net "out", 0 0, L_0x1f89b30;  1 drivers
L_0x1f88b10 .part v0x1f62250_0, 0, 1;
LS_0x1f89e50_0_0 .concat8 [ 1 1 1 1], L_0x1f89ce0, L_0x1f89d50, L_0x1f89430, L_0x7fd26082e690;
LS_0x1f89e50_0_4 .concat8 [ 1 1 1 1], L_0x1f896a0, L_0x1f89710, L_0x1f89870, L_0x1f899d0;
L_0x1f89e50 .concat8 [ 4 4 0 0], LS_0x1f89e50_0_0, LS_0x1f89e50_0_4;
S_0x1f24d80 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f88bb0/d .functor XOR 1, L_0x1f8a170, L_0x1f86f90, C4<0>, C4<0>;
L_0x1f88bb0 .delay 1 (30000,30000,30000) L_0x1f88bb0/d;
L_0x1f88cb0/d .functor XOR 1, L_0x1f88bb0, L_0x1f88980, C4<0>, C4<0>;
L_0x1f88cb0 .delay 1 (30000,30000,30000) L_0x1f88cb0/d;
L_0x1f88f00/d .functor AND 1, L_0x1f88bb0, L_0x1f88980, C4<1>, C4<1>;
L_0x1f88f00 .delay 1 (30000,30000,30000) L_0x1f88f00/d;
L_0x1f89060/d .functor AND 1, L_0x1f8a170, L_0x1f86f90, C4<1>, C4<1>;
L_0x1f89060 .delay 1 (30000,30000,30000) L_0x1f89060/d;
L_0x1f892d0/d .functor OR 1, L_0x1f88f00, L_0x1f89060, C4<0>, C4<0>;
L_0x1f892d0 .delay 1 (30000,30000,30000) L_0x1f892d0/d;
v0x1f24fb0_0 .net "A", 0 0, L_0x1f8a170;  alias, 1 drivers
v0x1f25070_0 .net "B", 0 0, L_0x1f86f90;  alias, 1 drivers
v0x1f25130_0 .net "carryin", 0 0, L_0x1f88980;  alias, 1 drivers
v0x1f25200_0 .net "carryout", 0 0, L_0x1f892d0;  alias, 1 drivers
v0x1f252c0_0 .net "out1", 0 0, L_0x1f88bb0;  1 drivers
v0x1f253d0_0 .net "out2", 0 0, L_0x1f88f00;  1 drivers
v0x1f25490_0 .net "out3", 0 0, L_0x1f89060;  1 drivers
v0x1f25550_0 .net "sum", 0 0, L_0x1f88cb0;  alias, 1 drivers
S_0x1f256b0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f896a0/d .functor AND 1, L_0x1f8a170, L_0x1f888e0, C4<1>, C4<1>;
L_0x1f896a0 .delay 1 (30000,30000,30000) L_0x1f896a0/d;
v0x1f258f0_0 .net "A", 0 0, L_0x1f8a170;  alias, 1 drivers
v0x1f259b0_0 .net "B", 0 0, L_0x1f888e0;  alias, 1 drivers
v0x1f25a50_0 .net "out", 0 0, L_0x1f896a0;  1 drivers
S_0x1f25ba0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f25df0_0 .net "I", 7 0, L_0x1f89e50;  alias, 1 drivers
v0x1f25ed0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f08f90_0 .net "out", 0 0, L_0x1f89b30;  alias, 1 drivers
L_0x1f89b30 .part/v L_0x1f89e50, v0x1f62250_0, 1;
S_0x1f263a0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f89710/d .functor NAND 1, L_0x1f8a170, L_0x1f888e0, C4<1>, C4<1>;
L_0x1f89710 .delay 1 (20000,20000,20000) L_0x1f89710/d;
v0x1f26520_0 .net "A", 0 0, L_0x1f8a170;  alias, 1 drivers
v0x1f26610_0 .net "B", 0 0, L_0x1f888e0;  alias, 1 drivers
v0x1f266d0_0 .net "out", 0 0, L_0x1f89710;  1 drivers
S_0x1f267e0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f89870/d .functor NOR 1, L_0x1f8a170, L_0x1f888e0, C4<0>, C4<0>;
L_0x1f89870 .delay 1 (20000,20000,20000) L_0x1f89870/d;
v0x1f26a50_0 .net "A", 0 0, L_0x1f8a170;  alias, 1 drivers
v0x1f26b10_0 .net "B", 0 0, L_0x1f888e0;  alias, 1 drivers
v0x1f26c20_0 .net "out", 0 0, L_0x1f89870;  1 drivers
S_0x1f26d20 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f899d0/d .functor OR 1, L_0x1f8a170, L_0x1f888e0, C4<0>, C4<0>;
L_0x1f899d0 .delay 1 (30000,30000,30000) L_0x1f899d0/d;
v0x1f26f40_0 .net "A", 0 0, L_0x1f8a170;  alias, 1 drivers
v0x1f27090_0 .net "B", 0 0, L_0x1f888e0;  alias, 1 drivers
v0x1f27150_0 .net "out", 0 0, L_0x1f899d0;  1 drivers
S_0x1f27250 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f86f90/d .functor XOR 1, L_0x1f888e0, L_0x1f88b10, C4<0>, C4<0>;
L_0x1f86f90 .delay 1 (10000,10000,10000) L_0x1f86f90/d;
v0x1f27420_0 .net "A", 0 0, L_0x1f888e0;  alias, 1 drivers
v0x1f27570_0 .net "B", 0 0, L_0x1f88b10;  1 drivers
v0x1f27630_0 .net "out", 0 0, L_0x1f86f90;  alias, 1 drivers
S_0x1f27770 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f24a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f89430/d .functor XOR 1, L_0x1f8a170, L_0x1f888e0, C4<0>, C4<0>;
L_0x1f89430 .delay 1 (10000,10000,10000) L_0x1f89430/d;
v0x1f27940_0 .net "A", 0 0, L_0x1f8a170;  alias, 1 drivers
v0x1f27a00_0 .net "B", 0 0, L_0x1f888e0;  alias, 1 drivers
v0x1f27ac0_0 .net "out", 0 0, L_0x1f89430;  1 drivers
S_0x1f28650 .scope module, "alu24" "ALU_1bit" 4 127, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f8b6a0 .functor BUFZ 1, L_0x1f8a670, C4<0>, C4<0>, C4<0>;
L_0x1f8b710 .functor BUFZ 1, L_0x1f8a670, C4<0>, C4<0>, C4<0>;
v0x1f2b5c0_0 .net "A", 0 0, L_0x1f8bb30;  1 drivers
v0x1f2b660_0 .net "B", 0 0, L_0x1f8bbd0;  1 drivers
v0x1f2b720_0 .net "I", 7 0, L_0x1f8b810;  1 drivers
v0x1f2b820_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f2b8c0_0 .net *"_s15", 0 0, L_0x1f8b6a0;  1 drivers
v0x1f2b9d0_0 .net *"_s19", 0 0, L_0x1f8b710;  1 drivers
L_0x7fd26082e6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f2bab0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e6d8;  1 drivers
v0x1f2bb90_0 .net "addORsub", 0 0, L_0x1f8a670;  1 drivers
v0x1f2bc30_0 .net "carryin", 0 0, L_0x1f8a210;  1 drivers
v0x1f2bd90_0 .net "carryout", 0 0, L_0x1f8ac90;  1 drivers
v0x1f2be60_0 .net "modB", 0 0, L_0x1f8a460;  1 drivers
v0x1f2bf00_0 .net "out", 0 0, L_0x1f8b4f0;  1 drivers
L_0x1f8a4d0 .part v0x1f62250_0, 0, 1;
LS_0x1f8b810_0_0 .concat8 [ 1 1 1 1], L_0x1f8b6a0, L_0x1f8b710, L_0x1f8adf0, L_0x7fd26082e6d8;
LS_0x1f8b810_0_4 .concat8 [ 1 1 1 1], L_0x1f8b060, L_0x1f8b0d0, L_0x1f8b230, L_0x1f8b390;
L_0x1f8b810 .concat8 [ 4 4 0 0], LS_0x1f8b810_0_0, LS_0x1f8b810_0_4;
S_0x1f288c0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8a570/d .functor XOR 1, L_0x1f8bb30, L_0x1f8a460, C4<0>, C4<0>;
L_0x1f8a570 .delay 1 (30000,30000,30000) L_0x1f8a570/d;
L_0x1f8a670/d .functor XOR 1, L_0x1f8a570, L_0x1f8a210, C4<0>, C4<0>;
L_0x1f8a670 .delay 1 (30000,30000,30000) L_0x1f8a670/d;
L_0x1f8a8c0/d .functor AND 1, L_0x1f8a570, L_0x1f8a210, C4<1>, C4<1>;
L_0x1f8a8c0 .delay 1 (30000,30000,30000) L_0x1f8a8c0/d;
L_0x1f8aa20/d .functor AND 1, L_0x1f8bb30, L_0x1f8a460, C4<1>, C4<1>;
L_0x1f8aa20 .delay 1 (30000,30000,30000) L_0x1f8aa20/d;
L_0x1f8ac90/d .functor OR 1, L_0x1f8a8c0, L_0x1f8aa20, C4<0>, C4<0>;
L_0x1f8ac90 .delay 1 (30000,30000,30000) L_0x1f8ac90/d;
v0x1f28b60_0 .net "A", 0 0, L_0x1f8bb30;  alias, 1 drivers
v0x1f28c40_0 .net "B", 0 0, L_0x1f8a460;  alias, 1 drivers
v0x1f28d00_0 .net "carryin", 0 0, L_0x1f8a210;  alias, 1 drivers
v0x1f28dd0_0 .net "carryout", 0 0, L_0x1f8ac90;  alias, 1 drivers
v0x1f28e90_0 .net "out1", 0 0, L_0x1f8a570;  1 drivers
v0x1f28fa0_0 .net "out2", 0 0, L_0x1f8a8c0;  1 drivers
v0x1f29060_0 .net "out3", 0 0, L_0x1f8aa20;  1 drivers
v0x1f29120_0 .net "sum", 0 0, L_0x1f8a670;  alias, 1 drivers
S_0x1f29280 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8b060/d .functor AND 1, L_0x1f8bb30, L_0x1f8bbd0, C4<1>, C4<1>;
L_0x1f8b060 .delay 1 (30000,30000,30000) L_0x1f8b060/d;
v0x1f294c0_0 .net "A", 0 0, L_0x1f8bb30;  alias, 1 drivers
v0x1f29580_0 .net "B", 0 0, L_0x1f8bbd0;  alias, 1 drivers
v0x1f29620_0 .net "out", 0 0, L_0x1f8b060;  1 drivers
S_0x1f29770 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f299c0_0 .net "I", 7 0, L_0x1f8b810;  alias, 1 drivers
v0x1f29aa0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f29b60_0 .net "out", 0 0, L_0x1f8b4f0;  alias, 1 drivers
L_0x1f8b4f0 .part/v L_0x1f8b810, v0x1f62250_0, 1;
S_0x1f29cb0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8b0d0/d .functor NAND 1, L_0x1f8bb30, L_0x1f8bbd0, C4<1>, C4<1>;
L_0x1f8b0d0 .delay 1 (20000,20000,20000) L_0x1f8b0d0/d;
v0x1f29ed0_0 .net "A", 0 0, L_0x1f8bb30;  alias, 1 drivers
v0x1f29fe0_0 .net "B", 0 0, L_0x1f8bbd0;  alias, 1 drivers
v0x1f2a0a0_0 .net "out", 0 0, L_0x1f8b0d0;  1 drivers
S_0x1f2a1b0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8b230/d .functor NOR 1, L_0x1f8bb30, L_0x1f8bbd0, C4<0>, C4<0>;
L_0x1f8b230 .delay 1 (20000,20000,20000) L_0x1f8b230/d;
v0x1f2a420_0 .net "A", 0 0, L_0x1f8bb30;  alias, 1 drivers
v0x1f2a4e0_0 .net "B", 0 0, L_0x1f8bbd0;  alias, 1 drivers
v0x1f2a5f0_0 .net "out", 0 0, L_0x1f8b230;  1 drivers
S_0x1f2a6f0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8b390/d .functor OR 1, L_0x1f8bb30, L_0x1f8bbd0, C4<0>, C4<0>;
L_0x1f8b390 .delay 1 (30000,30000,30000) L_0x1f8b390/d;
v0x1f2a910_0 .net "A", 0 0, L_0x1f8bb30;  alias, 1 drivers
v0x1f2aa60_0 .net "B", 0 0, L_0x1f8bbd0;  alias, 1 drivers
v0x1f2ab20_0 .net "out", 0 0, L_0x1f8b390;  1 drivers
S_0x1f2ac20 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8a460/d .functor XOR 1, L_0x1f8bbd0, L_0x1f8a4d0, C4<0>, C4<0>;
L_0x1f8a460 .delay 1 (10000,10000,10000) L_0x1f8a460/d;
v0x1f2adf0_0 .net "A", 0 0, L_0x1f8bbd0;  alias, 1 drivers
v0x1f2af40_0 .net "B", 0 0, L_0x1f8a4d0;  1 drivers
v0x1f2b000_0 .net "out", 0 0, L_0x1f8a460;  alias, 1 drivers
S_0x1f2b140 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f28650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8adf0/d .functor XOR 1, L_0x1f8bb30, L_0x1f8bbd0, C4<0>, C4<0>;
L_0x1f8adf0 .delay 1 (10000,10000,10000) L_0x1f8adf0/d;
v0x1f2b310_0 .net "A", 0 0, L_0x1f8bb30;  alias, 1 drivers
v0x1f2b3d0_0 .net "B", 0 0, L_0x1f8bbd0;  alias, 1 drivers
v0x1f2b490_0 .net "out", 0 0, L_0x1f8adf0;  1 drivers
S_0x1f2c020 .scope module, "alu25" "ALU_1bit" 4 128, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f8d000 .functor BUFZ 1, L_0x1f8c070, C4<0>, C4<0>, C4<0>;
L_0x1f8d070 .functor BUFZ 1, L_0x1f8c070, C4<0>, C4<0>, C4<0>;
v0x1f2ef90_0 .net "A", 0 0, L_0x1f8d490;  1 drivers
v0x1f2f030_0 .net "B", 0 0, L_0x1f8bc70;  1 drivers
v0x1f2f0f0_0 .net "I", 7 0, L_0x1f8d170;  1 drivers
v0x1f2f1f0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f2f290_0 .net *"_s15", 0 0, L_0x1f8d000;  1 drivers
v0x1f2f3a0_0 .net *"_s19", 0 0, L_0x1f8d070;  1 drivers
L_0x7fd26082e720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f2f480_0 .net/2s *"_s23", 0 0, L_0x7fd26082e720;  1 drivers
v0x1f2f560_0 .net "addORsub", 0 0, L_0x1f8c070;  1 drivers
v0x1f2f600_0 .net "carryin", 0 0, L_0x1f8bd10;  1 drivers
v0x1f2f760_0 .net "carryout", 0 0, L_0x1f8c5f0;  1 drivers
v0x1f2f830_0 .net "modB", 0 0, L_0x1f8a340;  1 drivers
v0x1f2f8d0_0 .net "out", 0 0, L_0x1f8ce50;  1 drivers
L_0x1f8bed0 .part v0x1f62250_0, 0, 1;
LS_0x1f8d170_0_0 .concat8 [ 1 1 1 1], L_0x1f8d000, L_0x1f8d070, L_0x1f8c750, L_0x7fd26082e720;
LS_0x1f8d170_0_4 .concat8 [ 1 1 1 1], L_0x1f8c9c0, L_0x1f8ca30, L_0x1f8cb90, L_0x1f8ccf0;
L_0x1f8d170 .concat8 [ 4 4 0 0], LS_0x1f8d170_0_0, LS_0x1f8d170_0_4;
S_0x1f2c290 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8bf70/d .functor XOR 1, L_0x1f8d490, L_0x1f8a340, C4<0>, C4<0>;
L_0x1f8bf70 .delay 1 (30000,30000,30000) L_0x1f8bf70/d;
L_0x1f8c070/d .functor XOR 1, L_0x1f8bf70, L_0x1f8bd10, C4<0>, C4<0>;
L_0x1f8c070 .delay 1 (30000,30000,30000) L_0x1f8c070/d;
L_0x1f8c220/d .functor AND 1, L_0x1f8bf70, L_0x1f8bd10, C4<1>, C4<1>;
L_0x1f8c220 .delay 1 (30000,30000,30000) L_0x1f8c220/d;
L_0x1f8c380/d .functor AND 1, L_0x1f8d490, L_0x1f8a340, C4<1>, C4<1>;
L_0x1f8c380 .delay 1 (30000,30000,30000) L_0x1f8c380/d;
L_0x1f8c5f0/d .functor OR 1, L_0x1f8c220, L_0x1f8c380, C4<0>, C4<0>;
L_0x1f8c5f0 .delay 1 (30000,30000,30000) L_0x1f8c5f0/d;
v0x1f2c530_0 .net "A", 0 0, L_0x1f8d490;  alias, 1 drivers
v0x1f2c610_0 .net "B", 0 0, L_0x1f8a340;  alias, 1 drivers
v0x1f2c6d0_0 .net "carryin", 0 0, L_0x1f8bd10;  alias, 1 drivers
v0x1f2c7a0_0 .net "carryout", 0 0, L_0x1f8c5f0;  alias, 1 drivers
v0x1f2c860_0 .net "out1", 0 0, L_0x1f8bf70;  1 drivers
v0x1f2c970_0 .net "out2", 0 0, L_0x1f8c220;  1 drivers
v0x1f2ca30_0 .net "out3", 0 0, L_0x1f8c380;  1 drivers
v0x1f2caf0_0 .net "sum", 0 0, L_0x1f8c070;  alias, 1 drivers
S_0x1f2cc50 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8c9c0/d .functor AND 1, L_0x1f8d490, L_0x1f8bc70, C4<1>, C4<1>;
L_0x1f8c9c0 .delay 1 (30000,30000,30000) L_0x1f8c9c0/d;
v0x1f2ce90_0 .net "A", 0 0, L_0x1f8d490;  alias, 1 drivers
v0x1f2cf50_0 .net "B", 0 0, L_0x1f8bc70;  alias, 1 drivers
v0x1f2cff0_0 .net "out", 0 0, L_0x1f8c9c0;  1 drivers
S_0x1f2d140 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f2d390_0 .net "I", 7 0, L_0x1f8d170;  alias, 1 drivers
v0x1f2d470_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f2d530_0 .net "out", 0 0, L_0x1f8ce50;  alias, 1 drivers
L_0x1f8ce50 .part/v L_0x1f8d170, v0x1f62250_0, 1;
S_0x1f2d680 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8ca30/d .functor NAND 1, L_0x1f8d490, L_0x1f8bc70, C4<1>, C4<1>;
L_0x1f8ca30 .delay 1 (20000,20000,20000) L_0x1f8ca30/d;
v0x1f2d8a0_0 .net "A", 0 0, L_0x1f8d490;  alias, 1 drivers
v0x1f2d9b0_0 .net "B", 0 0, L_0x1f8bc70;  alias, 1 drivers
v0x1f2da70_0 .net "out", 0 0, L_0x1f8ca30;  1 drivers
S_0x1f2db80 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8cb90/d .functor NOR 1, L_0x1f8d490, L_0x1f8bc70, C4<0>, C4<0>;
L_0x1f8cb90 .delay 1 (20000,20000,20000) L_0x1f8cb90/d;
v0x1f2ddf0_0 .net "A", 0 0, L_0x1f8d490;  alias, 1 drivers
v0x1f2deb0_0 .net "B", 0 0, L_0x1f8bc70;  alias, 1 drivers
v0x1f2dfc0_0 .net "out", 0 0, L_0x1f8cb90;  1 drivers
S_0x1f2e0c0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8ccf0/d .functor OR 1, L_0x1f8d490, L_0x1f8bc70, C4<0>, C4<0>;
L_0x1f8ccf0 .delay 1 (30000,30000,30000) L_0x1f8ccf0/d;
v0x1f2e2e0_0 .net "A", 0 0, L_0x1f8d490;  alias, 1 drivers
v0x1f2e430_0 .net "B", 0 0, L_0x1f8bc70;  alias, 1 drivers
v0x1f2e4f0_0 .net "out", 0 0, L_0x1f8ccf0;  1 drivers
S_0x1f2e5f0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8a340/d .functor XOR 1, L_0x1f8bc70, L_0x1f8bed0, C4<0>, C4<0>;
L_0x1f8a340 .delay 1 (10000,10000,10000) L_0x1f8a340/d;
v0x1f2e7c0_0 .net "A", 0 0, L_0x1f8bc70;  alias, 1 drivers
v0x1f2e910_0 .net "B", 0 0, L_0x1f8bed0;  1 drivers
v0x1f2e9d0_0 .net "out", 0 0, L_0x1f8a340;  alias, 1 drivers
S_0x1f2eb10 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f2c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8c750/d .functor XOR 1, L_0x1f8d490, L_0x1f8bc70, C4<0>, C4<0>;
L_0x1f8c750 .delay 1 (10000,10000,10000) L_0x1f8c750/d;
v0x1f2ece0_0 .net "A", 0 0, L_0x1f8d490;  alias, 1 drivers
v0x1f2eda0_0 .net "B", 0 0, L_0x1f8bc70;  alias, 1 drivers
v0x1f2ee60_0 .net "out", 0 0, L_0x1f8c750;  1 drivers
S_0x1f2f9f0 .scope module, "alu26" "ALU_1bit" 4 129, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f8e9a0 .functor BUFZ 1, L_0x1f8da10, C4<0>, C4<0>, C4<0>;
L_0x1f8ea10 .functor BUFZ 1, L_0x1f8da10, C4<0>, C4<0>, C4<0>;
v0x1f32960_0 .net "A", 0 0, L_0x1f8ee30;  1 drivers
v0x1f32a00_0 .net "B", 0 0, L_0x1f8eed0;  1 drivers
v0x1f32ac0_0 .net "I", 7 0, L_0x1f8eb10;  1 drivers
v0x1f32bc0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f32c60_0 .net *"_s15", 0 0, L_0x1f8e9a0;  1 drivers
v0x1f32d70_0 .net *"_s19", 0 0, L_0x1f8ea10;  1 drivers
L_0x7fd26082e768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f32e50_0 .net/2s *"_s23", 0 0, L_0x7fd26082e768;  1 drivers
v0x1f32f30_0 .net "addORsub", 0 0, L_0x1f8da10;  1 drivers
v0x1f32fd0_0 .net "carryin", 0 0, L_0x1f8d530;  1 drivers
v0x1f33130_0 .net "carryout", 0 0, L_0x1f8dfe0;  1 drivers
v0x1f33200_0 .net "modB", 0 0, L_0x1f8be40;  1 drivers
v0x1f332a0_0 .net "out", 0 0, L_0x1f8e7f0;  1 drivers
L_0x1f8d7b0 .part v0x1f62250_0, 0, 1;
LS_0x1f8eb10_0_0 .concat8 [ 1 1 1 1], L_0x1f8e9a0, L_0x1f8ea10, L_0x1f8e0f0, L_0x7fd26082e768;
LS_0x1f8eb10_0_4 .concat8 [ 1 1 1 1], L_0x1f8e360, L_0x1f8e3d0, L_0x1f8e530, L_0x1f8e690;
L_0x1f8eb10 .concat8 [ 4 4 0 0], LS_0x1f8eb10_0_0, LS_0x1f8eb10_0_4;
S_0x1f2fc60 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8d910/d .functor XOR 1, L_0x1f8ee30, L_0x1f8be40, C4<0>, C4<0>;
L_0x1f8d910 .delay 1 (30000,30000,30000) L_0x1f8d910/d;
L_0x1f8da10/d .functor XOR 1, L_0x1f8d910, L_0x1f8d530, C4<0>, C4<0>;
L_0x1f8da10 .delay 1 (30000,30000,30000) L_0x1f8da10/d;
L_0x1f8dc10/d .functor AND 1, L_0x1f8d910, L_0x1f8d530, C4<1>, C4<1>;
L_0x1f8dc10 .delay 1 (30000,30000,30000) L_0x1f8dc10/d;
L_0x1f8dd70/d .functor AND 1, L_0x1f8ee30, L_0x1f8be40, C4<1>, C4<1>;
L_0x1f8dd70 .delay 1 (30000,30000,30000) L_0x1f8dd70/d;
L_0x1f8dfe0/d .functor OR 1, L_0x1f8dc10, L_0x1f8dd70, C4<0>, C4<0>;
L_0x1f8dfe0 .delay 1 (30000,30000,30000) L_0x1f8dfe0/d;
v0x1f2ff00_0 .net "A", 0 0, L_0x1f8ee30;  alias, 1 drivers
v0x1f2ffe0_0 .net "B", 0 0, L_0x1f8be40;  alias, 1 drivers
v0x1f300a0_0 .net "carryin", 0 0, L_0x1f8d530;  alias, 1 drivers
v0x1f30170_0 .net "carryout", 0 0, L_0x1f8dfe0;  alias, 1 drivers
v0x1f30230_0 .net "out1", 0 0, L_0x1f8d910;  1 drivers
v0x1f30340_0 .net "out2", 0 0, L_0x1f8dc10;  1 drivers
v0x1f30400_0 .net "out3", 0 0, L_0x1f8dd70;  1 drivers
v0x1f304c0_0 .net "sum", 0 0, L_0x1f8da10;  alias, 1 drivers
S_0x1f30620 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8e360/d .functor AND 1, L_0x1f8ee30, L_0x1f8eed0, C4<1>, C4<1>;
L_0x1f8e360 .delay 1 (30000,30000,30000) L_0x1f8e360/d;
v0x1f30860_0 .net "A", 0 0, L_0x1f8ee30;  alias, 1 drivers
v0x1f30920_0 .net "B", 0 0, L_0x1f8eed0;  alias, 1 drivers
v0x1f309c0_0 .net "out", 0 0, L_0x1f8e360;  1 drivers
S_0x1f30b10 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f30d60_0 .net "I", 7 0, L_0x1f8eb10;  alias, 1 drivers
v0x1f30e40_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f30f00_0 .net "out", 0 0, L_0x1f8e7f0;  alias, 1 drivers
L_0x1f8e7f0 .part/v L_0x1f8eb10, v0x1f62250_0, 1;
S_0x1f31050 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8e3d0/d .functor NAND 1, L_0x1f8ee30, L_0x1f8eed0, C4<1>, C4<1>;
L_0x1f8e3d0 .delay 1 (20000,20000,20000) L_0x1f8e3d0/d;
v0x1f31270_0 .net "A", 0 0, L_0x1f8ee30;  alias, 1 drivers
v0x1f31380_0 .net "B", 0 0, L_0x1f8eed0;  alias, 1 drivers
v0x1f31440_0 .net "out", 0 0, L_0x1f8e3d0;  1 drivers
S_0x1f31550 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8e530/d .functor NOR 1, L_0x1f8ee30, L_0x1f8eed0, C4<0>, C4<0>;
L_0x1f8e530 .delay 1 (20000,20000,20000) L_0x1f8e530/d;
v0x1f317c0_0 .net "A", 0 0, L_0x1f8ee30;  alias, 1 drivers
v0x1f31880_0 .net "B", 0 0, L_0x1f8eed0;  alias, 1 drivers
v0x1f31990_0 .net "out", 0 0, L_0x1f8e530;  1 drivers
S_0x1f31a90 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8e690/d .functor OR 1, L_0x1f8ee30, L_0x1f8eed0, C4<0>, C4<0>;
L_0x1f8e690 .delay 1 (30000,30000,30000) L_0x1f8e690/d;
v0x1f31cb0_0 .net "A", 0 0, L_0x1f8ee30;  alias, 1 drivers
v0x1f31e00_0 .net "B", 0 0, L_0x1f8eed0;  alias, 1 drivers
v0x1f31ec0_0 .net "out", 0 0, L_0x1f8e690;  1 drivers
S_0x1f31fc0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8be40/d .functor XOR 1, L_0x1f8eed0, L_0x1f8d7b0, C4<0>, C4<0>;
L_0x1f8be40 .delay 1 (10000,10000,10000) L_0x1f8be40/d;
v0x1f32190_0 .net "A", 0 0, L_0x1f8eed0;  alias, 1 drivers
v0x1f322e0_0 .net "B", 0 0, L_0x1f8d7b0;  1 drivers
v0x1f323a0_0 .net "out", 0 0, L_0x1f8be40;  alias, 1 drivers
S_0x1f324e0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f2f9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8e0f0/d .functor XOR 1, L_0x1f8ee30, L_0x1f8eed0, C4<0>, C4<0>;
L_0x1f8e0f0 .delay 1 (10000,10000,10000) L_0x1f8e0f0/d;
v0x1f326b0_0 .net "A", 0 0, L_0x1f8ee30;  alias, 1 drivers
v0x1f32770_0 .net "B", 0 0, L_0x1f8eed0;  alias, 1 drivers
v0x1f32830_0 .net "out", 0 0, L_0x1f8e0f0;  1 drivers
S_0x1f333c0 .scope module, "alu27" "ALU_1bit" 4 130, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f90360 .functor BUFZ 1, L_0x1f8f330, C4<0>, C4<0>, C4<0>;
L_0x1f903d0 .functor BUFZ 1, L_0x1f8f330, C4<0>, C4<0>, C4<0>;
v0x1f36330_0 .net "A", 0 0, L_0x1f907f0;  1 drivers
v0x1f363d0_0 .net "B", 0 0, L_0x1f8ef70;  1 drivers
v0x1f36490_0 .net "I", 7 0, L_0x1f904d0;  1 drivers
v0x1f36590_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f36630_0 .net *"_s15", 0 0, L_0x1f90360;  1 drivers
v0x1f36740_0 .net *"_s19", 0 0, L_0x1f903d0;  1 drivers
L_0x7fd26082e7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f36820_0 .net/2s *"_s23", 0 0, L_0x7fd26082e7b0;  1 drivers
v0x1f36900_0 .net "addORsub", 0 0, L_0x1f8f330;  1 drivers
v0x1f369a0_0 .net "carryin", 0 0, L_0x1f8f010;  1 drivers
v0x1f36b00_0 .net "carryout", 0 0, L_0x1f8f950;  1 drivers
v0x1f36bd0_0 .net "modB", 0 0, L_0x1f8d660;  1 drivers
v0x1f36c70_0 .net "out", 0 0, L_0x1f901b0;  1 drivers
L_0x1f8f200 .part v0x1f62250_0, 0, 1;
LS_0x1f904d0_0_0 .concat8 [ 1 1 1 1], L_0x1f90360, L_0x1f903d0, L_0x1f8fab0, L_0x7fd26082e7b0;
LS_0x1f904d0_0_4 .concat8 [ 1 1 1 1], L_0x1f8fd20, L_0x1f8fd90, L_0x1f8fef0, L_0x1f90050;
L_0x1f904d0 .concat8 [ 4 4 0 0], LS_0x1f904d0_0_0, LS_0x1f904d0_0_4;
S_0x1f33630 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8d720/d .functor XOR 1, L_0x1f907f0, L_0x1f8d660, C4<0>, C4<0>;
L_0x1f8d720 .delay 1 (30000,30000,30000) L_0x1f8d720/d;
L_0x1f8f330/d .functor XOR 1, L_0x1f8d720, L_0x1f8f010, C4<0>, C4<0>;
L_0x1f8f330 .delay 1 (30000,30000,30000) L_0x1f8f330/d;
L_0x1f8f580/d .functor AND 1, L_0x1f8d720, L_0x1f8f010, C4<1>, C4<1>;
L_0x1f8f580 .delay 1 (30000,30000,30000) L_0x1f8f580/d;
L_0x1f8f6e0/d .functor AND 1, L_0x1f907f0, L_0x1f8d660, C4<1>, C4<1>;
L_0x1f8f6e0 .delay 1 (30000,30000,30000) L_0x1f8f6e0/d;
L_0x1f8f950/d .functor OR 1, L_0x1f8f580, L_0x1f8f6e0, C4<0>, C4<0>;
L_0x1f8f950 .delay 1 (30000,30000,30000) L_0x1f8f950/d;
v0x1f338d0_0 .net "A", 0 0, L_0x1f907f0;  alias, 1 drivers
v0x1f339b0_0 .net "B", 0 0, L_0x1f8d660;  alias, 1 drivers
v0x1f33a70_0 .net "carryin", 0 0, L_0x1f8f010;  alias, 1 drivers
v0x1f33b40_0 .net "carryout", 0 0, L_0x1f8f950;  alias, 1 drivers
v0x1f33c00_0 .net "out1", 0 0, L_0x1f8d720;  1 drivers
v0x1f33d10_0 .net "out2", 0 0, L_0x1f8f580;  1 drivers
v0x1f33dd0_0 .net "out3", 0 0, L_0x1f8f6e0;  1 drivers
v0x1f33e90_0 .net "sum", 0 0, L_0x1f8f330;  alias, 1 drivers
S_0x1f33ff0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8fd20/d .functor AND 1, L_0x1f907f0, L_0x1f8ef70, C4<1>, C4<1>;
L_0x1f8fd20 .delay 1 (30000,30000,30000) L_0x1f8fd20/d;
v0x1f34230_0 .net "A", 0 0, L_0x1f907f0;  alias, 1 drivers
v0x1f342f0_0 .net "B", 0 0, L_0x1f8ef70;  alias, 1 drivers
v0x1f34390_0 .net "out", 0 0, L_0x1f8fd20;  1 drivers
S_0x1f344e0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f34730_0 .net "I", 7 0, L_0x1f904d0;  alias, 1 drivers
v0x1f34810_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f348d0_0 .net "out", 0 0, L_0x1f901b0;  alias, 1 drivers
L_0x1f901b0 .part/v L_0x1f904d0, v0x1f62250_0, 1;
S_0x1f34a20 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8fd90/d .functor NAND 1, L_0x1f907f0, L_0x1f8ef70, C4<1>, C4<1>;
L_0x1f8fd90 .delay 1 (20000,20000,20000) L_0x1f8fd90/d;
v0x1f34c40_0 .net "A", 0 0, L_0x1f907f0;  alias, 1 drivers
v0x1f34d50_0 .net "B", 0 0, L_0x1f8ef70;  alias, 1 drivers
v0x1f34e10_0 .net "out", 0 0, L_0x1f8fd90;  1 drivers
S_0x1f34f20 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8fef0/d .functor NOR 1, L_0x1f907f0, L_0x1f8ef70, C4<0>, C4<0>;
L_0x1f8fef0 .delay 1 (20000,20000,20000) L_0x1f8fef0/d;
v0x1f35190_0 .net "A", 0 0, L_0x1f907f0;  alias, 1 drivers
v0x1f35250_0 .net "B", 0 0, L_0x1f8ef70;  alias, 1 drivers
v0x1f35360_0 .net "out", 0 0, L_0x1f8fef0;  1 drivers
S_0x1f35460 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f90050/d .functor OR 1, L_0x1f907f0, L_0x1f8ef70, C4<0>, C4<0>;
L_0x1f90050 .delay 1 (30000,30000,30000) L_0x1f90050/d;
v0x1f35680_0 .net "A", 0 0, L_0x1f907f0;  alias, 1 drivers
v0x1f357d0_0 .net "B", 0 0, L_0x1f8ef70;  alias, 1 drivers
v0x1f35890_0 .net "out", 0 0, L_0x1f90050;  1 drivers
S_0x1f35990 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8d660/d .functor XOR 1, L_0x1f8ef70, L_0x1f8f200, C4<0>, C4<0>;
L_0x1f8d660 .delay 1 (10000,10000,10000) L_0x1f8d660/d;
v0x1f35b60_0 .net "A", 0 0, L_0x1f8ef70;  alias, 1 drivers
v0x1f35cb0_0 .net "B", 0 0, L_0x1f8f200;  1 drivers
v0x1f35d70_0 .net "out", 0 0, L_0x1f8d660;  alias, 1 drivers
S_0x1f35eb0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f333c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8fab0/d .functor XOR 1, L_0x1f907f0, L_0x1f8ef70, C4<0>, C4<0>;
L_0x1f8fab0 .delay 1 (10000,10000,10000) L_0x1f8fab0/d;
v0x1f36080_0 .net "A", 0 0, L_0x1f907f0;  alias, 1 drivers
v0x1f36140_0 .net "B", 0 0, L_0x1f8ef70;  alias, 1 drivers
v0x1f36200_0 .net "out", 0 0, L_0x1f8fab0;  1 drivers
S_0x1f36d90 .scope module, "alu28" "ALU_1bit" 4 131, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f91d10 .functor BUFZ 1, L_0x1f90ce0, C4<0>, C4<0>, C4<0>;
L_0x1f91d80 .functor BUFZ 1, L_0x1f90ce0, C4<0>, C4<0>, C4<0>;
v0x1f39d00_0 .net "A", 0 0, L_0x1f921a0;  1 drivers
v0x1f39da0_0 .net "B", 0 0, L_0x1f92240;  1 drivers
v0x1f39e60_0 .net "I", 7 0, L_0x1f91e80;  1 drivers
v0x1f39f60_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f3a000_0 .net *"_s15", 0 0, L_0x1f91d10;  1 drivers
v0x1f3a110_0 .net *"_s19", 0 0, L_0x1f91d80;  1 drivers
L_0x7fd26082e7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f3a1f0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e7f8;  1 drivers
v0x1f3a2d0_0 .net "addORsub", 0 0, L_0x1f90ce0;  1 drivers
v0x1f3a370_0 .net "carryin", 0 0, L_0x1f90890;  1 drivers
v0x1f3a4d0_0 .net "carryout", 0 0, L_0x1f91300;  1 drivers
v0x1f3a5a0_0 .net "modB", 0 0, L_0x1f8f140;  1 drivers
v0x1f3a640_0 .net "out", 0 0, L_0x1f91b60;  1 drivers
L_0x1f90b40 .part v0x1f62250_0, 0, 1;
LS_0x1f91e80_0_0 .concat8 [ 1 1 1 1], L_0x1f91d10, L_0x1f91d80, L_0x1f91460, L_0x7fd26082e7f8;
LS_0x1f91e80_0_4 .concat8 [ 1 1 1 1], L_0x1f916d0, L_0x1f91740, L_0x1f918a0, L_0x1f91a00;
L_0x1f91e80 .concat8 [ 4 4 0 0], LS_0x1f91e80_0_0, LS_0x1f91e80_0_4;
S_0x1f37000 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f90be0/d .functor XOR 1, L_0x1f921a0, L_0x1f8f140, C4<0>, C4<0>;
L_0x1f90be0 .delay 1 (30000,30000,30000) L_0x1f90be0/d;
L_0x1f90ce0/d .functor XOR 1, L_0x1f90be0, L_0x1f90890, C4<0>, C4<0>;
L_0x1f90ce0 .delay 1 (30000,30000,30000) L_0x1f90ce0/d;
L_0x1f90f30/d .functor AND 1, L_0x1f90be0, L_0x1f90890, C4<1>, C4<1>;
L_0x1f90f30 .delay 1 (30000,30000,30000) L_0x1f90f30/d;
L_0x1f91090/d .functor AND 1, L_0x1f921a0, L_0x1f8f140, C4<1>, C4<1>;
L_0x1f91090 .delay 1 (30000,30000,30000) L_0x1f91090/d;
L_0x1f91300/d .functor OR 1, L_0x1f90f30, L_0x1f91090, C4<0>, C4<0>;
L_0x1f91300 .delay 1 (30000,30000,30000) L_0x1f91300/d;
v0x1f372a0_0 .net "A", 0 0, L_0x1f921a0;  alias, 1 drivers
v0x1f37380_0 .net "B", 0 0, L_0x1f8f140;  alias, 1 drivers
v0x1f37440_0 .net "carryin", 0 0, L_0x1f90890;  alias, 1 drivers
v0x1f37510_0 .net "carryout", 0 0, L_0x1f91300;  alias, 1 drivers
v0x1f375d0_0 .net "out1", 0 0, L_0x1f90be0;  1 drivers
v0x1f376e0_0 .net "out2", 0 0, L_0x1f90f30;  1 drivers
v0x1f377a0_0 .net "out3", 0 0, L_0x1f91090;  1 drivers
v0x1f37860_0 .net "sum", 0 0, L_0x1f90ce0;  alias, 1 drivers
S_0x1f379c0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f916d0/d .functor AND 1, L_0x1f921a0, L_0x1f92240, C4<1>, C4<1>;
L_0x1f916d0 .delay 1 (30000,30000,30000) L_0x1f916d0/d;
v0x1f37c00_0 .net "A", 0 0, L_0x1f921a0;  alias, 1 drivers
v0x1f37cc0_0 .net "B", 0 0, L_0x1f92240;  alias, 1 drivers
v0x1f37d60_0 .net "out", 0 0, L_0x1f916d0;  1 drivers
S_0x1f37eb0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f38100_0 .net "I", 7 0, L_0x1f91e80;  alias, 1 drivers
v0x1f381e0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f382a0_0 .net "out", 0 0, L_0x1f91b60;  alias, 1 drivers
L_0x1f91b60 .part/v L_0x1f91e80, v0x1f62250_0, 1;
S_0x1f383f0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f91740/d .functor NAND 1, L_0x1f921a0, L_0x1f92240, C4<1>, C4<1>;
L_0x1f91740 .delay 1 (20000,20000,20000) L_0x1f91740/d;
v0x1f38610_0 .net "A", 0 0, L_0x1f921a0;  alias, 1 drivers
v0x1f38720_0 .net "B", 0 0, L_0x1f92240;  alias, 1 drivers
v0x1f387e0_0 .net "out", 0 0, L_0x1f91740;  1 drivers
S_0x1f388f0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f918a0/d .functor NOR 1, L_0x1f921a0, L_0x1f92240, C4<0>, C4<0>;
L_0x1f918a0 .delay 1 (20000,20000,20000) L_0x1f918a0/d;
v0x1f38b60_0 .net "A", 0 0, L_0x1f921a0;  alias, 1 drivers
v0x1f38c20_0 .net "B", 0 0, L_0x1f92240;  alias, 1 drivers
v0x1f38d30_0 .net "out", 0 0, L_0x1f918a0;  1 drivers
S_0x1f38e30 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f91a00/d .functor OR 1, L_0x1f921a0, L_0x1f92240, C4<0>, C4<0>;
L_0x1f91a00 .delay 1 (30000,30000,30000) L_0x1f91a00/d;
v0x1f39050_0 .net "A", 0 0, L_0x1f921a0;  alias, 1 drivers
v0x1f391a0_0 .net "B", 0 0, L_0x1f92240;  alias, 1 drivers
v0x1f39260_0 .net "out", 0 0, L_0x1f91a00;  1 drivers
S_0x1f39360 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f8f140/d .functor XOR 1, L_0x1f92240, L_0x1f90b40, C4<0>, C4<0>;
L_0x1f8f140 .delay 1 (10000,10000,10000) L_0x1f8f140/d;
v0x1f39530_0 .net "A", 0 0, L_0x1f92240;  alias, 1 drivers
v0x1f39680_0 .net "B", 0 0, L_0x1f90b40;  1 drivers
v0x1f39740_0 .net "out", 0 0, L_0x1f8f140;  alias, 1 drivers
S_0x1f39880 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f36d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f91460/d .functor XOR 1, L_0x1f921a0, L_0x1f92240, C4<0>, C4<0>;
L_0x1f91460 .delay 1 (10000,10000,10000) L_0x1f91460/d;
v0x1f39a50_0 .net "A", 0 0, L_0x1f921a0;  alias, 1 drivers
v0x1f39b10_0 .net "B", 0 0, L_0x1f92240;  alias, 1 drivers
v0x1f39bd0_0 .net "out", 0 0, L_0x1f91460;  1 drivers
S_0x1f3a760 .scope module, "alu29" "ALU_1bit" 4 132, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f936d0 .functor BUFZ 1, L_0x1f926f0, C4<0>, C4<0>, C4<0>;
L_0x1f93740 .functor BUFZ 1, L_0x1f926f0, C4<0>, C4<0>, C4<0>;
v0x1f3d6d0_0 .net "A", 0 0, L_0x1f93b60;  1 drivers
v0x1f3d770_0 .net "B", 0 0, L_0x1f922e0;  1 drivers
v0x1f3d830_0 .net "I", 7 0, L_0x1f93840;  1 drivers
v0x1f3d930_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f3d9d0_0 .net *"_s15", 0 0, L_0x1f936d0;  1 drivers
v0x1f3dae0_0 .net *"_s19", 0 0, L_0x1f93740;  1 drivers
L_0x7fd26082e840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f3dbc0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e840;  1 drivers
v0x1f3dca0_0 .net "addORsub", 0 0, L_0x1f926f0;  1 drivers
v0x1f3dd40_0 .net "carryin", 0 0, L_0x1f92380;  1 drivers
v0x1f3dea0_0 .net "carryout", 0 0, L_0x1f92d10;  1 drivers
v0x1f3df70_0 .net "modB", 0 0, L_0x1f909c0;  1 drivers
v0x1f3e010_0 .net "out", 0 0, L_0x1f93520;  1 drivers
L_0x1f90a30 .part v0x1f62250_0, 0, 1;
LS_0x1f93840_0_0 .concat8 [ 1 1 1 1], L_0x1f936d0, L_0x1f93740, L_0x1f92e20, L_0x7fd26082e840;
LS_0x1f93840_0_4 .concat8 [ 1 1 1 1], L_0x1f93090, L_0x1f93100, L_0x1f93260, L_0x1f933c0;
L_0x1f93840 .concat8 [ 4 4 0 0], LS_0x1f93840_0_0, LS_0x1f93840_0_4;
S_0x1f3a9d0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f925f0/d .functor XOR 1, L_0x1f93b60, L_0x1f909c0, C4<0>, C4<0>;
L_0x1f925f0 .delay 1 (30000,30000,30000) L_0x1f925f0/d;
L_0x1f926f0/d .functor XOR 1, L_0x1f925f0, L_0x1f92380, C4<0>, C4<0>;
L_0x1f926f0 .delay 1 (30000,30000,30000) L_0x1f926f0/d;
L_0x1f92940/d .functor AND 1, L_0x1f925f0, L_0x1f92380, C4<1>, C4<1>;
L_0x1f92940 .delay 1 (30000,30000,30000) L_0x1f92940/d;
L_0x1f92aa0/d .functor AND 1, L_0x1f93b60, L_0x1f909c0, C4<1>, C4<1>;
L_0x1f92aa0 .delay 1 (30000,30000,30000) L_0x1f92aa0/d;
L_0x1f92d10/d .functor OR 1, L_0x1f92940, L_0x1f92aa0, C4<0>, C4<0>;
L_0x1f92d10 .delay 1 (30000,30000,30000) L_0x1f92d10/d;
v0x1f3ac70_0 .net "A", 0 0, L_0x1f93b60;  alias, 1 drivers
v0x1f3ad50_0 .net "B", 0 0, L_0x1f909c0;  alias, 1 drivers
v0x1f3ae10_0 .net "carryin", 0 0, L_0x1f92380;  alias, 1 drivers
v0x1f3aee0_0 .net "carryout", 0 0, L_0x1f92d10;  alias, 1 drivers
v0x1f3afa0_0 .net "out1", 0 0, L_0x1f925f0;  1 drivers
v0x1f3b0b0_0 .net "out2", 0 0, L_0x1f92940;  1 drivers
v0x1f3b170_0 .net "out3", 0 0, L_0x1f92aa0;  1 drivers
v0x1f3b230_0 .net "sum", 0 0, L_0x1f926f0;  alias, 1 drivers
S_0x1f3b390 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f93090/d .functor AND 1, L_0x1f93b60, L_0x1f922e0, C4<1>, C4<1>;
L_0x1f93090 .delay 1 (30000,30000,30000) L_0x1f93090/d;
v0x1f3b5d0_0 .net "A", 0 0, L_0x1f93b60;  alias, 1 drivers
v0x1f3b690_0 .net "B", 0 0, L_0x1f922e0;  alias, 1 drivers
v0x1f3b730_0 .net "out", 0 0, L_0x1f93090;  1 drivers
S_0x1f3b880 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f3bad0_0 .net "I", 7 0, L_0x1f93840;  alias, 1 drivers
v0x1f3bbb0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f3bc70_0 .net "out", 0 0, L_0x1f93520;  alias, 1 drivers
L_0x1f93520 .part/v L_0x1f93840, v0x1f62250_0, 1;
S_0x1f3bdc0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f93100/d .functor NAND 1, L_0x1f93b60, L_0x1f922e0, C4<1>, C4<1>;
L_0x1f93100 .delay 1 (20000,20000,20000) L_0x1f93100/d;
v0x1f3bfe0_0 .net "A", 0 0, L_0x1f93b60;  alias, 1 drivers
v0x1f3c0f0_0 .net "B", 0 0, L_0x1f922e0;  alias, 1 drivers
v0x1f3c1b0_0 .net "out", 0 0, L_0x1f93100;  1 drivers
S_0x1f3c2c0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f93260/d .functor NOR 1, L_0x1f93b60, L_0x1f922e0, C4<0>, C4<0>;
L_0x1f93260 .delay 1 (20000,20000,20000) L_0x1f93260/d;
v0x1f3c530_0 .net "A", 0 0, L_0x1f93b60;  alias, 1 drivers
v0x1f3c5f0_0 .net "B", 0 0, L_0x1f922e0;  alias, 1 drivers
v0x1f3c700_0 .net "out", 0 0, L_0x1f93260;  1 drivers
S_0x1f3c800 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f933c0/d .functor OR 1, L_0x1f93b60, L_0x1f922e0, C4<0>, C4<0>;
L_0x1f933c0 .delay 1 (30000,30000,30000) L_0x1f933c0/d;
v0x1f3ca20_0 .net "A", 0 0, L_0x1f93b60;  alias, 1 drivers
v0x1f3cb70_0 .net "B", 0 0, L_0x1f922e0;  alias, 1 drivers
v0x1f3cc30_0 .net "out", 0 0, L_0x1f933c0;  1 drivers
S_0x1f3cd30 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f909c0/d .functor XOR 1, L_0x1f922e0, L_0x1f90a30, C4<0>, C4<0>;
L_0x1f909c0 .delay 1 (10000,10000,10000) L_0x1f909c0/d;
v0x1f3cf00_0 .net "A", 0 0, L_0x1f922e0;  alias, 1 drivers
v0x1f3d050_0 .net "B", 0 0, L_0x1f90a30;  1 drivers
v0x1f3d110_0 .net "out", 0 0, L_0x1f909c0;  alias, 1 drivers
S_0x1f3d250 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f3a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f92e20/d .functor XOR 1, L_0x1f93b60, L_0x1f922e0, C4<0>, C4<0>;
L_0x1f92e20 .delay 1 (10000,10000,10000) L_0x1f92e20/d;
v0x1f3d420_0 .net "A", 0 0, L_0x1f93b60;  alias, 1 drivers
v0x1f3d4e0_0 .net "B", 0 0, L_0x1f922e0;  alias, 1 drivers
v0x1f3d5a0_0 .net "out", 0 0, L_0x1f92e20;  1 drivers
S_0x1f3e130 .scope module, "alu3" "ALU_1bit" 4 106, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f69040 .functor BUFZ 1, L_0x1f680b0, C4<0>, C4<0>, C4<0>;
L_0x1f690b0 .functor BUFZ 1, L_0x1f680b0, C4<0>, C4<0>, C4<0>;
v0x1f410a0_0 .net "A", 0 0, L_0x1f694d0;  1 drivers
v0x1f41140_0 .net "B", 0 0, L_0x1f695d0;  1 drivers
v0x1f41200_0 .net "I", 7 0, L_0x1f691b0;  1 drivers
v0x1f41300_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f413a0_0 .net *"_s15", 0 0, L_0x1f69040;  1 drivers
v0x1f414b0_0 .net *"_s19", 0 0, L_0x1f690b0;  1 drivers
L_0x7fd26082e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f41590_0 .net/2s *"_s23", 0 0, L_0x7fd26082e0f0;  1 drivers
v0x1f41670_0 .net "addORsub", 0 0, L_0x1f680b0;  1 drivers
v0x1f41710_0 .net "carryin", 0 0, L_0x1f69670;  1 drivers
v0x1f41870_0 .net "carryout", 0 0, L_0x1f68680;  1 drivers
v0x1f41940_0 .net "modB", 0 0, L_0x1f67de0;  1 drivers
v0x1f419e0_0 .net "out", 0 0, L_0x1f68e90;  1 drivers
L_0x1f67e50 .part v0x1f62250_0, 0, 1;
LS_0x1f691b0_0_0 .concat8 [ 1 1 1 1], L_0x1f69040, L_0x1f690b0, L_0x1f68790, L_0x7fd26082e0f0;
LS_0x1f691b0_0_4 .concat8 [ 1 1 1 1], L_0x1f68a00, L_0x1f68a70, L_0x1f68bd0, L_0x1f68d30;
L_0x1f691b0 .concat8 [ 4 4 0 0], LS_0x1f691b0_0_0, LS_0x1f691b0_0_4;
S_0x1f3e3a0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f67fb0/d .functor XOR 1, L_0x1f694d0, L_0x1f67de0, C4<0>, C4<0>;
L_0x1f67fb0 .delay 1 (30000,30000,30000) L_0x1f67fb0/d;
L_0x1f680b0/d .functor XOR 1, L_0x1f67fb0, L_0x1f69670, C4<0>, C4<0>;
L_0x1f680b0 .delay 1 (30000,30000,30000) L_0x1f680b0/d;
L_0x1f682b0/d .functor AND 1, L_0x1f67fb0, L_0x1f69670, C4<1>, C4<1>;
L_0x1f682b0 .delay 1 (30000,30000,30000) L_0x1f682b0/d;
L_0x1f68410/d .functor AND 1, L_0x1f694d0, L_0x1f67de0, C4<1>, C4<1>;
L_0x1f68410 .delay 1 (30000,30000,30000) L_0x1f68410/d;
L_0x1f68680/d .functor OR 1, L_0x1f682b0, L_0x1f68410, C4<0>, C4<0>;
L_0x1f68680 .delay 1 (30000,30000,30000) L_0x1f68680/d;
v0x1f3e640_0 .net "A", 0 0, L_0x1f694d0;  alias, 1 drivers
v0x1f3e720_0 .net "B", 0 0, L_0x1f67de0;  alias, 1 drivers
v0x1f3e7e0_0 .net "carryin", 0 0, L_0x1f69670;  alias, 1 drivers
v0x1f3e8b0_0 .net "carryout", 0 0, L_0x1f68680;  alias, 1 drivers
v0x1f3e970_0 .net "out1", 0 0, L_0x1f67fb0;  1 drivers
v0x1f3ea80_0 .net "out2", 0 0, L_0x1f682b0;  1 drivers
v0x1f3eb40_0 .net "out3", 0 0, L_0x1f68410;  1 drivers
v0x1f3ec00_0 .net "sum", 0 0, L_0x1f680b0;  alias, 1 drivers
S_0x1f3ed60 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f68a00/d .functor AND 1, L_0x1f694d0, L_0x1f695d0, C4<1>, C4<1>;
L_0x1f68a00 .delay 1 (30000,30000,30000) L_0x1f68a00/d;
v0x1f3efa0_0 .net "A", 0 0, L_0x1f694d0;  alias, 1 drivers
v0x1f3f060_0 .net "B", 0 0, L_0x1f695d0;  alias, 1 drivers
v0x1f3f100_0 .net "out", 0 0, L_0x1f68a00;  1 drivers
S_0x1f3f250 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f3f4a0_0 .net "I", 7 0, L_0x1f691b0;  alias, 1 drivers
v0x1f3f580_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f3f640_0 .net "out", 0 0, L_0x1f68e90;  alias, 1 drivers
L_0x1f68e90 .part/v L_0x1f691b0, v0x1f62250_0, 1;
S_0x1f3f790 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f68a70/d .functor NAND 1, L_0x1f694d0, L_0x1f695d0, C4<1>, C4<1>;
L_0x1f68a70 .delay 1 (20000,20000,20000) L_0x1f68a70/d;
v0x1f3f9b0_0 .net "A", 0 0, L_0x1f694d0;  alias, 1 drivers
v0x1f3fac0_0 .net "B", 0 0, L_0x1f695d0;  alias, 1 drivers
v0x1f3fb80_0 .net "out", 0 0, L_0x1f68a70;  1 drivers
S_0x1f3fc90 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f68bd0/d .functor NOR 1, L_0x1f694d0, L_0x1f695d0, C4<0>, C4<0>;
L_0x1f68bd0 .delay 1 (20000,20000,20000) L_0x1f68bd0/d;
v0x1f3ff00_0 .net "A", 0 0, L_0x1f694d0;  alias, 1 drivers
v0x1f3ffc0_0 .net "B", 0 0, L_0x1f695d0;  alias, 1 drivers
v0x1f400d0_0 .net "out", 0 0, L_0x1f68bd0;  1 drivers
S_0x1f401d0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f68d30/d .functor OR 1, L_0x1f694d0, L_0x1f695d0, C4<0>, C4<0>;
L_0x1f68d30 .delay 1 (30000,30000,30000) L_0x1f68d30/d;
v0x1f403f0_0 .net "A", 0 0, L_0x1f694d0;  alias, 1 drivers
v0x1f40540_0 .net "B", 0 0, L_0x1f695d0;  alias, 1 drivers
v0x1f40600_0 .net "out", 0 0, L_0x1f68d30;  1 drivers
S_0x1f40700 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f67de0/d .functor XOR 1, L_0x1f695d0, L_0x1f67e50, C4<0>, C4<0>;
L_0x1f67de0 .delay 1 (10000,10000,10000) L_0x1f67de0/d;
v0x1f408d0_0 .net "A", 0 0, L_0x1f695d0;  alias, 1 drivers
v0x1f40a20_0 .net "B", 0 0, L_0x1f67e50;  1 drivers
v0x1f40ae0_0 .net "out", 0 0, L_0x1f67de0;  alias, 1 drivers
S_0x1f40c20 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f3e130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f68790/d .functor XOR 1, L_0x1f694d0, L_0x1f695d0, C4<0>, C4<0>;
L_0x1f68790 .delay 1 (10000,10000,10000) L_0x1f68790/d;
v0x1f40df0_0 .net "A", 0 0, L_0x1f694d0;  alias, 1 drivers
v0x1f40eb0_0 .net "B", 0 0, L_0x1f695d0;  alias, 1 drivers
v0x1f40f70_0 .net "out", 0 0, L_0x1f68790;  1 drivers
S_0x1f41b00 .scope module, "alu30" "ALU_1bit" 4 133, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f61780 .functor BUFZ 1, L_0x1f94080, C4<0>, C4<0>, C4<0>;
L_0x1f61810 .functor BUFZ 1, L_0x1f94080, C4<0>, C4<0>, C4<0>;
v0x1f44a70_0 .net "A", 0 0, L_0x1f61e00;  1 drivers
v0x1f44b10_0 .net "B", 0 0, L_0x1f61ea0;  1 drivers
v0x1f44bd0_0 .net "I", 7 0, L_0x1f61930;  1 drivers
v0x1f44cd0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f44d70_0 .net *"_s15", 0 0, L_0x1f61780;  1 drivers
v0x1f44e80_0 .net *"_s19", 0 0, L_0x1f61810;  1 drivers
L_0x7fd26082e888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f44f60_0 .net/2s *"_s23", 0 0, L_0x7fd26082e888;  1 drivers
v0x1f45020_0 .net "addORsub", 0 0, L_0x1f94080;  1 drivers
v0x1f450f0_0 .net "carryin", 0 0, L_0x1f93c00;  1 drivers
v0x1f45250_0 .net "carryout", 0 0, L_0x1f946a0;  1 drivers
v0x1f45320_0 .net "modB", 0 0, L_0x1f924b0;  1 drivers
v0x1f453c0_0 .net "out", 0 0, L_0x1f94f00;  1 drivers
L_0x1f93ee0 .part v0x1f62250_0, 0, 1;
LS_0x1f61930_0_0 .concat8 [ 1 1 1 1], L_0x1f61780, L_0x1f61810, L_0x1f94800, L_0x7fd26082e888;
LS_0x1f61930_0_4 .concat8 [ 1 1 1 1], L_0x1f94a70, L_0x1f94ae0, L_0x1f94c40, L_0x1f94da0;
L_0x1f61930 .concat8 [ 4 4 0 0], LS_0x1f61930_0_0, LS_0x1f61930_0_4;
S_0x1f41d70 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f93f80/d .functor XOR 1, L_0x1f61e00, L_0x1f924b0, C4<0>, C4<0>;
L_0x1f93f80 .delay 1 (30000,30000,30000) L_0x1f93f80/d;
L_0x1f94080/d .functor XOR 1, L_0x1f93f80, L_0x1f93c00, C4<0>, C4<0>;
L_0x1f94080 .delay 1 (30000,30000,30000) L_0x1f94080/d;
L_0x1f942d0/d .functor AND 1, L_0x1f93f80, L_0x1f93c00, C4<1>, C4<1>;
L_0x1f942d0 .delay 1 (30000,30000,30000) L_0x1f942d0/d;
L_0x1f94430/d .functor AND 1, L_0x1f61e00, L_0x1f924b0, C4<1>, C4<1>;
L_0x1f94430 .delay 1 (30000,30000,30000) L_0x1f94430/d;
L_0x1f946a0/d .functor OR 1, L_0x1f942d0, L_0x1f94430, C4<0>, C4<0>;
L_0x1f946a0 .delay 1 (30000,30000,30000) L_0x1f946a0/d;
v0x1f42010_0 .net "A", 0 0, L_0x1f61e00;  alias, 1 drivers
v0x1f420f0_0 .net "B", 0 0, L_0x1f924b0;  alias, 1 drivers
v0x1f421b0_0 .net "carryin", 0 0, L_0x1f93c00;  alias, 1 drivers
v0x1f42280_0 .net "carryout", 0 0, L_0x1f946a0;  alias, 1 drivers
v0x1f42340_0 .net "out1", 0 0, L_0x1f93f80;  1 drivers
v0x1f42450_0 .net "out2", 0 0, L_0x1f942d0;  1 drivers
v0x1f42510_0 .net "out3", 0 0, L_0x1f94430;  1 drivers
v0x1f425d0_0 .net "sum", 0 0, L_0x1f94080;  alias, 1 drivers
S_0x1f42730 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f94a70/d .functor AND 1, L_0x1f61e00, L_0x1f61ea0, C4<1>, C4<1>;
L_0x1f94a70 .delay 1 (30000,30000,30000) L_0x1f94a70/d;
v0x1f42970_0 .net "A", 0 0, L_0x1f61e00;  alias, 1 drivers
v0x1f42a30_0 .net "B", 0 0, L_0x1f61ea0;  alias, 1 drivers
v0x1f42ad0_0 .net "out", 0 0, L_0x1f94a70;  1 drivers
S_0x1f42c20 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f42e70_0 .net "I", 7 0, L_0x1f61930;  alias, 1 drivers
v0x1f42f50_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f43010_0 .net "out", 0 0, L_0x1f94f00;  alias, 1 drivers
L_0x1f94f00 .part/v L_0x1f61930, v0x1f62250_0, 1;
S_0x1f43160 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f94ae0/d .functor NAND 1, L_0x1f61e00, L_0x1f61ea0, C4<1>, C4<1>;
L_0x1f94ae0 .delay 1 (20000,20000,20000) L_0x1f94ae0/d;
v0x1f43380_0 .net "A", 0 0, L_0x1f61e00;  alias, 1 drivers
v0x1f43490_0 .net "B", 0 0, L_0x1f61ea0;  alias, 1 drivers
v0x1f43550_0 .net "out", 0 0, L_0x1f94ae0;  1 drivers
S_0x1f43660 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f94c40/d .functor NOR 1, L_0x1f61e00, L_0x1f61ea0, C4<0>, C4<0>;
L_0x1f94c40 .delay 1 (20000,20000,20000) L_0x1f94c40/d;
v0x1f438d0_0 .net "A", 0 0, L_0x1f61e00;  alias, 1 drivers
v0x1f43990_0 .net "B", 0 0, L_0x1f61ea0;  alias, 1 drivers
v0x1f43aa0_0 .net "out", 0 0, L_0x1f94c40;  1 drivers
S_0x1f43ba0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f94da0/d .functor OR 1, L_0x1f61e00, L_0x1f61ea0, C4<0>, C4<0>;
L_0x1f94da0 .delay 1 (30000,30000,30000) L_0x1f94da0/d;
v0x1f43dc0_0 .net "A", 0 0, L_0x1f61e00;  alias, 1 drivers
v0x1f43f10_0 .net "B", 0 0, L_0x1f61ea0;  alias, 1 drivers
v0x1f43fd0_0 .net "out", 0 0, L_0x1f94da0;  1 drivers
S_0x1f440d0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f924b0/d .functor XOR 1, L_0x1f61ea0, L_0x1f93ee0, C4<0>, C4<0>;
L_0x1f924b0 .delay 1 (10000,10000,10000) L_0x1f924b0/d;
v0x1f442a0_0 .net "A", 0 0, L_0x1f61ea0;  alias, 1 drivers
v0x1f443f0_0 .net "B", 0 0, L_0x1f93ee0;  1 drivers
v0x1f444b0_0 .net "out", 0 0, L_0x1f924b0;  alias, 1 drivers
S_0x1f445f0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f41b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f94800/d .functor XOR 1, L_0x1f61e00, L_0x1f61ea0, C4<0>, C4<0>;
L_0x1f94800 .delay 1 (10000,10000,10000) L_0x1f94800/d;
v0x1f447c0_0 .net "A", 0 0, L_0x1f61e00;  alias, 1 drivers
v0x1f44880_0 .net "B", 0 0, L_0x1f61ea0;  alias, 1 drivers
v0x1f44940_0 .net "out", 0 0, L_0x1f94800;  1 drivers
S_0x1f454e0 .scope module, "alu31" "ALU_last" 4 134, 4 20 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /OUTPUT 1 "carryout"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 3 "S"
L_0x1f7b760 .functor BUFZ 1, L_0x1f96750, C4<0>, C4<0>, C4<0>;
L_0x1f7b7d0 .functor BUFZ 1, L_0x1f96750, C4<0>, C4<0>, C4<0>;
v0x1f48e80_0 .net "A", 0 0, L_0x1f98100;  1 drivers
v0x1f48f20_0 .net "B", 0 0, L_0x1f7b460;  1 drivers
v0x1f48fe0_0 .net "I", 7 0, L_0x1f97b20;  1 drivers
v0x1f490e0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f49180_0 .net *"_s3", 0 0, L_0x1f7b760;  1 drivers
v0x1f49290_0 .net *"_s7", 0 0, L_0x1f7b7d0;  1 drivers
v0x1f49370_0 .net "as", 0 0, L_0x1f96750;  1 drivers
v0x1f49460_0 .net "carryin", 0 0, L_0x1f7b500;  1 drivers
v0x1f49550_0 .net "carryout", 0 0, L_0x1f96f40;  alias, 1 drivers
v0x1f49680_0 .net "modB", 0 0, L_0x1f93dc0;  1 drivers
v0x1f49770_0 .net "out", 0 0, L_0x1f97750;  1 drivers
v0x1f49810_0 .net "overflow", 0 0, L_0x1f97900;  alias, 1 drivers
L_0x1f93e30 .part v0x1f62250_0, 0, 1;
LS_0x1f97b20_0_0 .concat8 [ 1 1 1 1], L_0x1f7b760, L_0x1f7b7d0, L_0x1f97050, L_0x1f979c0;
LS_0x1f97b20_0_4 .concat8 [ 1 1 1 1], L_0x1f972c0, L_0x1f97330, L_0x1f97490, L_0x1f975f0;
L_0x1f97b20 .concat8 [ 4 4 0 0], LS_0x1f97b20_0_0, LS_0x1f97b20_0_4;
S_0x1f45760 .scope module, "addsub" "add_sub" 4 40, 2 5 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f964d0/d .functor XOR 1, L_0x1f98100, L_0x1f93dc0, C4<0>, C4<0>;
L_0x1f964d0 .delay 1 (30000,30000,30000) L_0x1f964d0/d;
L_0x1f96750/d .functor XOR 1, L_0x1f964d0, L_0x1f7b500, C4<0>, C4<0>;
L_0x1f96750 .delay 1 (30000,30000,30000) L_0x1f96750/d;
L_0x1f96bd0/d .functor AND 1, L_0x1f964d0, L_0x1f7b500, C4<1>, C4<1>;
L_0x1f96bd0 .delay 1 (30000,30000,30000) L_0x1f96bd0/d;
L_0x1f96cd0/d .functor AND 1, L_0x1f98100, L_0x1f93dc0, C4<1>, C4<1>;
L_0x1f96cd0 .delay 1 (30000,30000,30000) L_0x1f96cd0/d;
L_0x1f96f40/d .functor OR 1, L_0x1f96bd0, L_0x1f96cd0, C4<0>, C4<0>;
L_0x1f96f40 .delay 1 (30000,30000,30000) L_0x1f96f40/d;
v0x1f45a00_0 .net "A", 0 0, L_0x1f98100;  alias, 1 drivers
v0x1f45ae0_0 .net "B", 0 0, L_0x1f93dc0;  alias, 1 drivers
v0x1f45ba0_0 .net "carryin", 0 0, L_0x1f7b500;  alias, 1 drivers
v0x1f45c70_0 .net "carryout", 0 0, L_0x1f96f40;  alias, 1 drivers
v0x1f45d30_0 .net "out1", 0 0, L_0x1f964d0;  1 drivers
v0x1f45e40_0 .net "out2", 0 0, L_0x1f96bd0;  1 drivers
v0x1f45f00_0 .net "out3", 0 0, L_0x1f96cd0;  1 drivers
v0x1f45fc0_0 .net "sum", 0 0, L_0x1f96750;  alias, 1 drivers
S_0x1f46120 .scope module, "andgate" "ALUand" 4 42, 5 8 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f972c0/d .functor AND 1, L_0x1f98100, L_0x1f7b460, C4<1>, C4<1>;
L_0x1f972c0 .delay 1 (30000,30000,30000) L_0x1f972c0/d;
v0x1f46360_0 .net "A", 0 0, L_0x1f98100;  alias, 1 drivers
v0x1f46420_0 .net "B", 0 0, L_0x1f7b460;  alias, 1 drivers
v0x1f464c0_0 .net "out", 0 0, L_0x1f972c0;  1 drivers
S_0x1f46610 .scope module, "elonMux" "multiplexer" 4 47, 6 2 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f46860_0 .net "I", 7 0, L_0x1f97b20;  alias, 1 drivers
v0x1f46940_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f46a00_0 .net "out", 0 0, L_0x1f97750;  alias, 1 drivers
L_0x1f97750 .part/v L_0x1f97b20, v0x1f62250_0, 1;
S_0x1f46b50 .scope module, "nandgate" "ALUnand" 4 43, 5 26 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f97330/d .functor NAND 1, L_0x1f98100, L_0x1f7b460, C4<1>, C4<1>;
L_0x1f97330 .delay 1 (20000,20000,20000) L_0x1f97330/d;
v0x1f46d70_0 .net "A", 0 0, L_0x1f98100;  alias, 1 drivers
v0x1f46e80_0 .net "B", 0 0, L_0x1f7b460;  alias, 1 drivers
v0x1f46f40_0 .net "out", 0 0, L_0x1f97330;  1 drivers
S_0x1f47050 .scope module, "norgate" "ALUnor" 4 44, 5 35 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f97490/d .functor NOR 1, L_0x1f98100, L_0x1f7b460, C4<0>, C4<0>;
L_0x1f97490 .delay 1 (20000,20000,20000) L_0x1f97490/d;
v0x1f472c0_0 .net "A", 0 0, L_0x1f98100;  alias, 1 drivers
v0x1f47380_0 .net "B", 0 0, L_0x1f7b460;  alias, 1 drivers
v0x1f47490_0 .net "out", 0 0, L_0x1f97490;  1 drivers
S_0x1f47590 .scope module, "orgate" "ALUor" 4 45, 5 17 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f975f0/d .functor OR 1, L_0x1f98100, L_0x1f7b460, C4<0>, C4<0>;
L_0x1f975f0 .delay 1 (30000,30000,30000) L_0x1f975f0/d;
v0x1f477b0_0 .net "A", 0 0, L_0x1f98100;  alias, 1 drivers
v0x1f47900_0 .net "B", 0 0, L_0x1f7b460;  alias, 1 drivers
v0x1f479c0_0 .net "out", 0 0, L_0x1f975f0;  1 drivers
S_0x1f47ac0 .scope module, "xorgate" "ALUxor" 4 38, 5 44 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f93dc0/d .functor XOR 1, L_0x1f7b460, L_0x1f93e30, C4<0>, C4<0>;
L_0x1f93dc0 .delay 1 (10000,10000,10000) L_0x1f93dc0/d;
v0x1f47c90_0 .net "A", 0 0, L_0x1f7b460;  alias, 1 drivers
v0x1f47de0_0 .net "B", 0 0, L_0x1f93e30;  1 drivers
v0x1f47ea0_0 .net "out", 0 0, L_0x1f93dc0;  alias, 1 drivers
S_0x1f47fe0 .scope module, "xorgate1" "ALUxor" 4 41, 5 44 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f97050/d .functor XOR 1, L_0x1f98100, L_0x1f7b460, C4<0>, C4<0>;
L_0x1f97050 .delay 1 (10000,10000,10000) L_0x1f97050/d;
v0x1f481b0_0 .net "A", 0 0, L_0x1f98100;  alias, 1 drivers
v0x1f48270_0 .net "B", 0 0, L_0x1f7b460;  alias, 1 drivers
v0x1f48330_0 .net "out", 0 0, L_0x1f97050;  1 drivers
S_0x1f48460 .scope module, "xorgate2" "ALUxor" 4 49, 5 44 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f97900/d .functor XOR 1, L_0x1f7b500, L_0x1f96f40, C4<0>, C4<0>;
L_0x1f97900 .delay 1 (10000,10000,10000) L_0x1f97900/d;
v0x1f486c0_0 .net "A", 0 0, L_0x1f7b500;  alias, 1 drivers
v0x1f487b0_0 .net "B", 0 0, L_0x1f96f40;  alias, 1 drivers
v0x1f48880_0 .net "out", 0 0, L_0x1f97900;  alias, 1 drivers
S_0x1f48990 .scope module, "xorgate3" "ALUxor" 4 51, 5 44 0, S_0x1f454e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f979c0/d .functor XOR 1, L_0x1f97900, L_0x1f96750, C4<0>, C4<0>;
L_0x1f979c0 .delay 1 (10000,10000,10000) L_0x1f979c0/d;
v0x1f48bb0_0 .net "A", 0 0, L_0x1f97900;  alias, 1 drivers
v0x1f48ca0_0 .net "B", 0 0, L_0x1f96750;  alias, 1 drivers
v0x1f48d70_0 .net "out", 0 0, L_0x1f979c0;  1 drivers
S_0x1f49a00 .scope module, "alu4" "ALU_1bit" 4 107, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f6a9b0 .functor BUFZ 1, L_0x1f69a20, C4<0>, C4<0>, C4<0>;
L_0x1f6aa20 .functor BUFZ 1, L_0x1f69a20, C4<0>, C4<0>, C4<0>;
v0x1f4c880_0 .net "A", 0 0, L_0x1f6ae90;  1 drivers
v0x1f4c920_0 .net "B", 0 0, L_0x1f6af30;  1 drivers
v0x1f4c9e0_0 .net "I", 7 0, L_0x1f6ab20;  1 drivers
v0x1f4cae0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f4cb80_0 .net *"_s15", 0 0, L_0x1f6a9b0;  1 drivers
v0x1f4cc90_0 .net *"_s19", 0 0, L_0x1f6aa20;  1 drivers
L_0x7fd26082e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4cd70_0 .net/2s *"_s23", 0 0, L_0x7fd26082e138;  1 drivers
v0x1f4ce50_0 .net "addORsub", 0 0, L_0x1f69a20;  1 drivers
v0x1f4cef0_0 .net "carryin", 0 0, L_0x1f6b050;  1 drivers
v0x1f4d050_0 .net "carryout", 0 0, L_0x1f69fa0;  1 drivers
v0x1f4d120_0 .net "modB", 0 0, L_0x1f69810;  1 drivers
v0x1f4d1c0_0 .net "out", 0 0, L_0x1f6a800;  1 drivers
L_0x1f69880 .part v0x1f62250_0, 0, 1;
LS_0x1f6ab20_0_0 .concat8 [ 1 1 1 1], L_0x1f6a9b0, L_0x1f6aa20, L_0x1f6a100, L_0x7fd26082e138;
LS_0x1f6ab20_0_4 .concat8 [ 1 1 1 1], L_0x1f6a370, L_0x1f6a3e0, L_0x1f6a540, L_0x1f6a6a0;
L_0x1f6ab20 .concat8 [ 4 4 0 0], LS_0x1f6ab20_0_0, LS_0x1f6ab20_0_4;
S_0x1f49c70 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f69920/d .functor XOR 1, L_0x1f6ae90, L_0x1f69810, C4<0>, C4<0>;
L_0x1f69920 .delay 1 (30000,30000,30000) L_0x1f69920/d;
L_0x1f69a20/d .functor XOR 1, L_0x1f69920, L_0x1f6b050, C4<0>, C4<0>;
L_0x1f69a20 .delay 1 (30000,30000,30000) L_0x1f69a20/d;
L_0x1f69bd0/d .functor AND 1, L_0x1f69920, L_0x1f6b050, C4<1>, C4<1>;
L_0x1f69bd0 .delay 1 (30000,30000,30000) L_0x1f69bd0/d;
L_0x1f69d30/d .functor AND 1, L_0x1f6ae90, L_0x1f69810, C4<1>, C4<1>;
L_0x1f69d30 .delay 1 (30000,30000,30000) L_0x1f69d30/d;
L_0x1f69fa0/d .functor OR 1, L_0x1f69bd0, L_0x1f69d30, C4<0>, C4<0>;
L_0x1f69fa0 .delay 1 (30000,30000,30000) L_0x1f69fa0/d;
v0x1f49ee0_0 .net "A", 0 0, L_0x1f6ae90;  alias, 1 drivers
v0x1f49fc0_0 .net "B", 0 0, L_0x1f69810;  alias, 1 drivers
v0x1f4a080_0 .net "carryin", 0 0, L_0x1f6b050;  alias, 1 drivers
v0x1f4a120_0 .net "carryout", 0 0, L_0x1f69fa0;  alias, 1 drivers
v0x1f4a1e0_0 .net "out1", 0 0, L_0x1f69920;  1 drivers
v0x1f4a2f0_0 .net "out2", 0 0, L_0x1f69bd0;  1 drivers
v0x1f4a3b0_0 .net "out3", 0 0, L_0x1f69d30;  1 drivers
v0x1f4a470_0 .net "sum", 0 0, L_0x1f69a20;  alias, 1 drivers
S_0x1f4a5d0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6a370/d .functor AND 1, L_0x1f6ae90, L_0x1f6af30, C4<1>, C4<1>;
L_0x1f6a370 .delay 1 (30000,30000,30000) L_0x1f6a370/d;
v0x1f4a810_0 .net "A", 0 0, L_0x1f6ae90;  alias, 1 drivers
v0x1f4a8d0_0 .net "B", 0 0, L_0x1f6af30;  alias, 1 drivers
v0x1f4a970_0 .net "out", 0 0, L_0x1f6a370;  1 drivers
S_0x1f4aa90 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f4acb0_0 .net "I", 7 0, L_0x1f6ab20;  alias, 1 drivers
v0x1f4ad90_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f4ae50_0 .net "out", 0 0, L_0x1f6a800;  alias, 1 drivers
L_0x1f6a800 .part/v L_0x1f6ab20, v0x1f62250_0, 1;
S_0x1f4af70 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6a3e0/d .functor NAND 1, L_0x1f6ae90, L_0x1f6af30, C4<1>, C4<1>;
L_0x1f6a3e0 .delay 1 (20000,20000,20000) L_0x1f6a3e0/d;
v0x1f4b190_0 .net "A", 0 0, L_0x1f6ae90;  alias, 1 drivers
v0x1f4b2a0_0 .net "B", 0 0, L_0x1f6af30;  alias, 1 drivers
v0x1f4b360_0 .net "out", 0 0, L_0x1f6a3e0;  1 drivers
S_0x1f4b470 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6a540/d .functor NOR 1, L_0x1f6ae90, L_0x1f6af30, C4<0>, C4<0>;
L_0x1f6a540 .delay 1 (20000,20000,20000) L_0x1f6a540/d;
v0x1f4b6e0_0 .net "A", 0 0, L_0x1f6ae90;  alias, 1 drivers
v0x1f4b7a0_0 .net "B", 0 0, L_0x1f6af30;  alias, 1 drivers
v0x1f4b8b0_0 .net "out", 0 0, L_0x1f6a540;  1 drivers
S_0x1f4b9b0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6a6a0/d .functor OR 1, L_0x1f6ae90, L_0x1f6af30, C4<0>, C4<0>;
L_0x1f6a6a0 .delay 1 (30000,30000,30000) L_0x1f6a6a0/d;
v0x1f4bbd0_0 .net "A", 0 0, L_0x1f6ae90;  alias, 1 drivers
v0x1f4bd20_0 .net "B", 0 0, L_0x1f6af30;  alias, 1 drivers
v0x1f4bde0_0 .net "out", 0 0, L_0x1f6a6a0;  1 drivers
S_0x1f4bee0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f69810/d .functor XOR 1, L_0x1f6af30, L_0x1f69880, C4<0>, C4<0>;
L_0x1f69810 .delay 1 (10000,10000,10000) L_0x1f69810/d;
v0x1f4c0b0_0 .net "A", 0 0, L_0x1f6af30;  alias, 1 drivers
v0x1f4c200_0 .net "B", 0 0, L_0x1f69880;  1 drivers
v0x1f4c2c0_0 .net "out", 0 0, L_0x1f69810;  alias, 1 drivers
S_0x1f4c400 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f49a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6a100/d .functor XOR 1, L_0x1f6ae90, L_0x1f6af30, C4<0>, C4<0>;
L_0x1f6a100 .delay 1 (10000,10000,10000) L_0x1f6a100/d;
v0x1f4c5d0_0 .net "A", 0 0, L_0x1f6ae90;  alias, 1 drivers
v0x1f4c690_0 .net "B", 0 0, L_0x1f6af30;  alias, 1 drivers
v0x1f4c750_0 .net "out", 0 0, L_0x1f6a100;  1 drivers
S_0x1f4d2e0 .scope module, "alu5" "ALU_1bit" 4 108, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f6c3e0 .functor BUFZ 1, L_0x1f6b3b0, C4<0>, C4<0>, C4<0>;
L_0x1f6c450 .functor BUFZ 1, L_0x1f6b3b0, C4<0>, C4<0>, C4<0>;
v0x1f50250_0 .net "A", 0 0, L_0x1f6c870;  1 drivers
v0x1f502f0_0 .net "B", 0 0, L_0x1f6c9a0;  1 drivers
v0x1f503b0_0 .net "I", 7 0, L_0x1f6c550;  1 drivers
v0x1f504b0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f50550_0 .net *"_s15", 0 0, L_0x1f6c3e0;  1 drivers
v0x1f50660_0 .net *"_s19", 0 0, L_0x1f6c450;  1 drivers
L_0x7fd26082e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f50740_0 .net/2s *"_s23", 0 0, L_0x7fd26082e180;  1 drivers
v0x1f50820_0 .net "addORsub", 0 0, L_0x1f6b3b0;  1 drivers
v0x1f508c0_0 .net "carryin", 0 0, L_0x1f6ca40;  1 drivers
v0x1f50a20_0 .net "carryout", 0 0, L_0x1f6b9d0;  1 drivers
v0x1f50af0_0 .net "modB", 0 0, L_0x1f697a0;  1 drivers
v0x1f50b90_0 .net "out", 0 0, L_0x1f6c230;  1 drivers
L_0x1f6b210 .part v0x1f62250_0, 0, 1;
LS_0x1f6c550_0_0 .concat8 [ 1 1 1 1], L_0x1f6c3e0, L_0x1f6c450, L_0x1f6bb30, L_0x7fd26082e180;
LS_0x1f6c550_0_4 .concat8 [ 1 1 1 1], L_0x1f6bda0, L_0x1f6be10, L_0x1f6bf70, L_0x1f6c0d0;
L_0x1f6c550 .concat8 [ 4 4 0 0], LS_0x1f6c550_0_0, LS_0x1f6c550_0_4;
S_0x1f4d550 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f6b2b0/d .functor XOR 1, L_0x1f6c870, L_0x1f697a0, C4<0>, C4<0>;
L_0x1f6b2b0 .delay 1 (30000,30000,30000) L_0x1f6b2b0/d;
L_0x1f6b3b0/d .functor XOR 1, L_0x1f6b2b0, L_0x1f6ca40, C4<0>, C4<0>;
L_0x1f6b3b0 .delay 1 (30000,30000,30000) L_0x1f6b3b0/d;
L_0x1f6b600/d .functor AND 1, L_0x1f6b2b0, L_0x1f6ca40, C4<1>, C4<1>;
L_0x1f6b600 .delay 1 (30000,30000,30000) L_0x1f6b600/d;
L_0x1f6b760/d .functor AND 1, L_0x1f6c870, L_0x1f697a0, C4<1>, C4<1>;
L_0x1f6b760 .delay 1 (30000,30000,30000) L_0x1f6b760/d;
L_0x1f6b9d0/d .functor OR 1, L_0x1f6b600, L_0x1f6b760, C4<0>, C4<0>;
L_0x1f6b9d0 .delay 1 (30000,30000,30000) L_0x1f6b9d0/d;
v0x1f4d7f0_0 .net "A", 0 0, L_0x1f6c870;  alias, 1 drivers
v0x1f4d8d0_0 .net "B", 0 0, L_0x1f697a0;  alias, 1 drivers
v0x1f4d990_0 .net "carryin", 0 0, L_0x1f6ca40;  alias, 1 drivers
v0x1f4da60_0 .net "carryout", 0 0, L_0x1f6b9d0;  alias, 1 drivers
v0x1f4db20_0 .net "out1", 0 0, L_0x1f6b2b0;  1 drivers
v0x1f4dc30_0 .net "out2", 0 0, L_0x1f6b600;  1 drivers
v0x1f4dcf0_0 .net "out3", 0 0, L_0x1f6b760;  1 drivers
v0x1f4ddb0_0 .net "sum", 0 0, L_0x1f6b3b0;  alias, 1 drivers
S_0x1f4df10 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6bda0/d .functor AND 1, L_0x1f6c870, L_0x1f6c9a0, C4<1>, C4<1>;
L_0x1f6bda0 .delay 1 (30000,30000,30000) L_0x1f6bda0/d;
v0x1f4e150_0 .net "A", 0 0, L_0x1f6c870;  alias, 1 drivers
v0x1f4e210_0 .net "B", 0 0, L_0x1f6c9a0;  alias, 1 drivers
v0x1f4e2b0_0 .net "out", 0 0, L_0x1f6bda0;  1 drivers
S_0x1f4e400 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f4e650_0 .net "I", 7 0, L_0x1f6c550;  alias, 1 drivers
v0x1f4e730_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f4e7f0_0 .net "out", 0 0, L_0x1f6c230;  alias, 1 drivers
L_0x1f6c230 .part/v L_0x1f6c550, v0x1f62250_0, 1;
S_0x1f4e940 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6be10/d .functor NAND 1, L_0x1f6c870, L_0x1f6c9a0, C4<1>, C4<1>;
L_0x1f6be10 .delay 1 (20000,20000,20000) L_0x1f6be10/d;
v0x1f4eb60_0 .net "A", 0 0, L_0x1f6c870;  alias, 1 drivers
v0x1f4ec70_0 .net "B", 0 0, L_0x1f6c9a0;  alias, 1 drivers
v0x1f4ed30_0 .net "out", 0 0, L_0x1f6be10;  1 drivers
S_0x1f4ee40 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6bf70/d .functor NOR 1, L_0x1f6c870, L_0x1f6c9a0, C4<0>, C4<0>;
L_0x1f6bf70 .delay 1 (20000,20000,20000) L_0x1f6bf70/d;
v0x1f4f0b0_0 .net "A", 0 0, L_0x1f6c870;  alias, 1 drivers
v0x1f4f170_0 .net "B", 0 0, L_0x1f6c9a0;  alias, 1 drivers
v0x1f4f280_0 .net "out", 0 0, L_0x1f6bf70;  1 drivers
S_0x1f4f380 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6c0d0/d .functor OR 1, L_0x1f6c870, L_0x1f6c9a0, C4<0>, C4<0>;
L_0x1f6c0d0 .delay 1 (30000,30000,30000) L_0x1f6c0d0/d;
v0x1f4f5a0_0 .net "A", 0 0, L_0x1f6c870;  alias, 1 drivers
v0x1f4f6f0_0 .net "B", 0 0, L_0x1f6c9a0;  alias, 1 drivers
v0x1f4f7b0_0 .net "out", 0 0, L_0x1f6c0d0;  1 drivers
S_0x1f4f8b0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f697a0/d .functor XOR 1, L_0x1f6c9a0, L_0x1f6b210, C4<0>, C4<0>;
L_0x1f697a0 .delay 1 (10000,10000,10000) L_0x1f697a0/d;
v0x1f4fa80_0 .net "A", 0 0, L_0x1f6c9a0;  alias, 1 drivers
v0x1f4fbd0_0 .net "B", 0 0, L_0x1f6b210;  1 drivers
v0x1f4fc90_0 .net "out", 0 0, L_0x1f697a0;  alias, 1 drivers
S_0x1f4fdd0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f4d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6bb30/d .functor XOR 1, L_0x1f6c870, L_0x1f6c9a0, C4<0>, C4<0>;
L_0x1f6bb30 .delay 1 (10000,10000,10000) L_0x1f6bb30/d;
v0x1f4ffa0_0 .net "A", 0 0, L_0x1f6c870;  alias, 1 drivers
v0x1f50060_0 .net "B", 0 0, L_0x1f6c9a0;  alias, 1 drivers
v0x1f50120_0 .net "out", 0 0, L_0x1f6bb30;  1 drivers
S_0x1f50cb0 .scope module, "alu6" "ALU_1bit" 4 109, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f6dd90 .functor BUFZ 1, L_0x1f6ce70, C4<0>, C4<0>, C4<0>;
L_0x1f6de00 .functor BUFZ 1, L_0x1f6ce70, C4<0>, C4<0>, C4<0>;
v0x1f53c20_0 .net "A", 0 0, L_0x1f6e220;  1 drivers
v0x1f53cc0_0 .net "B", 0 0, L_0x1f6e3d0;  1 drivers
v0x1f53d80_0 .net "I", 7 0, L_0x1f6df00;  1 drivers
v0x1f53e80_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f53f20_0 .net *"_s15", 0 0, L_0x1f6dd90;  1 drivers
v0x1f54030_0 .net *"_s19", 0 0, L_0x1f6de00;  1 drivers
L_0x7fd26082e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f54110_0 .net/2s *"_s23", 0 0, L_0x7fd26082e1c8;  1 drivers
v0x1f541f0_0 .net "addORsub", 0 0, L_0x1f6ce70;  1 drivers
v0x1f54290_0 .net "carryin", 0 0, L_0x1f6cb70;  1 drivers
v0x1f543f0_0 .net "carryout", 0 0, L_0x1f6afd0;  1 drivers
v0x1f544c0_0 .net "modB", 0 0, L_0x1f6c910;  1 drivers
v0x1f54560_0 .net "out", 0 0, L_0x1f6dbe0;  1 drivers
L_0x1f6cc10 .part v0x1f62250_0, 0, 1;
LS_0x1f6df00_0_0 .concat8 [ 1 1 1 1], L_0x1f6dd90, L_0x1f6de00, L_0x1f6d4e0, L_0x7fd26082e1c8;
LS_0x1f6df00_0_4 .concat8 [ 1 1 1 1], L_0x1f6d750, L_0x1f6d7c0, L_0x1f6d920, L_0x1f6da80;
L_0x1f6df00 .concat8 [ 4 4 0 0], LS_0x1f6df00_0_0, LS_0x1f6df00_0_4;
S_0x1f50f20 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f6cd70/d .functor XOR 1, L_0x1f6e220, L_0x1f6c910, C4<0>, C4<0>;
L_0x1f6cd70 .delay 1 (30000,30000,30000) L_0x1f6cd70/d;
L_0x1f6ce70/d .functor XOR 1, L_0x1f6cd70, L_0x1f6cb70, C4<0>, C4<0>;
L_0x1f6ce70 .delay 1 (30000,30000,30000) L_0x1f6ce70/d;
L_0x1f6d070/d .functor AND 1, L_0x1f6cd70, L_0x1f6cb70, C4<1>, C4<1>;
L_0x1f6d070 .delay 1 (30000,30000,30000) L_0x1f6d070/d;
L_0x1f6d1d0/d .functor AND 1, L_0x1f6e220, L_0x1f6c910, C4<1>, C4<1>;
L_0x1f6d1d0 .delay 1 (30000,30000,30000) L_0x1f6d1d0/d;
L_0x1f6afd0/d .functor OR 1, L_0x1f6d070, L_0x1f6d1d0, C4<0>, C4<0>;
L_0x1f6afd0 .delay 1 (30000,30000,30000) L_0x1f6afd0/d;
v0x1f511c0_0 .net "A", 0 0, L_0x1f6e220;  alias, 1 drivers
v0x1f512a0_0 .net "B", 0 0, L_0x1f6c910;  alias, 1 drivers
v0x1f51360_0 .net "carryin", 0 0, L_0x1f6cb70;  alias, 1 drivers
v0x1f51430_0 .net "carryout", 0 0, L_0x1f6afd0;  alias, 1 drivers
v0x1f514f0_0 .net "out1", 0 0, L_0x1f6cd70;  1 drivers
v0x1f51600_0 .net "out2", 0 0, L_0x1f6d070;  1 drivers
v0x1f516c0_0 .net "out3", 0 0, L_0x1f6d1d0;  1 drivers
v0x1f51780_0 .net "sum", 0 0, L_0x1f6ce70;  alias, 1 drivers
S_0x1f518e0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6d750/d .functor AND 1, L_0x1f6e220, L_0x1f6e3d0, C4<1>, C4<1>;
L_0x1f6d750 .delay 1 (30000,30000,30000) L_0x1f6d750/d;
v0x1f51b20_0 .net "A", 0 0, L_0x1f6e220;  alias, 1 drivers
v0x1f51be0_0 .net "B", 0 0, L_0x1f6e3d0;  alias, 1 drivers
v0x1f51c80_0 .net "out", 0 0, L_0x1f6d750;  1 drivers
S_0x1f51dd0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f52020_0 .net "I", 7 0, L_0x1f6df00;  alias, 1 drivers
v0x1f52100_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f521c0_0 .net "out", 0 0, L_0x1f6dbe0;  alias, 1 drivers
L_0x1f6dbe0 .part/v L_0x1f6df00, v0x1f62250_0, 1;
S_0x1f52310 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6d7c0/d .functor NAND 1, L_0x1f6e220, L_0x1f6e3d0, C4<1>, C4<1>;
L_0x1f6d7c0 .delay 1 (20000,20000,20000) L_0x1f6d7c0/d;
v0x1f52530_0 .net "A", 0 0, L_0x1f6e220;  alias, 1 drivers
v0x1f52640_0 .net "B", 0 0, L_0x1f6e3d0;  alias, 1 drivers
v0x1f52700_0 .net "out", 0 0, L_0x1f6d7c0;  1 drivers
S_0x1f52810 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6d920/d .functor NOR 1, L_0x1f6e220, L_0x1f6e3d0, C4<0>, C4<0>;
L_0x1f6d920 .delay 1 (20000,20000,20000) L_0x1f6d920/d;
v0x1f52a80_0 .net "A", 0 0, L_0x1f6e220;  alias, 1 drivers
v0x1f52b40_0 .net "B", 0 0, L_0x1f6e3d0;  alias, 1 drivers
v0x1f52c50_0 .net "out", 0 0, L_0x1f6d920;  1 drivers
S_0x1f52d50 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6da80/d .functor OR 1, L_0x1f6e220, L_0x1f6e3d0, C4<0>, C4<0>;
L_0x1f6da80 .delay 1 (30000,30000,30000) L_0x1f6da80/d;
v0x1f52f70_0 .net "A", 0 0, L_0x1f6e220;  alias, 1 drivers
v0x1f530c0_0 .net "B", 0 0, L_0x1f6e3d0;  alias, 1 drivers
v0x1f53180_0 .net "out", 0 0, L_0x1f6da80;  1 drivers
S_0x1f53280 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6c910/d .functor XOR 1, L_0x1f6e3d0, L_0x1f6cc10, C4<0>, C4<0>;
L_0x1f6c910 .delay 1 (10000,10000,10000) L_0x1f6c910/d;
v0x1f53450_0 .net "A", 0 0, L_0x1f6e3d0;  alias, 1 drivers
v0x1f535a0_0 .net "B", 0 0, L_0x1f6cc10;  1 drivers
v0x1f53660_0 .net "out", 0 0, L_0x1f6c910;  alias, 1 drivers
S_0x1f537a0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f50cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6d4e0/d .functor XOR 1, L_0x1f6e220, L_0x1f6e3d0, C4<0>, C4<0>;
L_0x1f6d4e0 .delay 1 (10000,10000,10000) L_0x1f6d4e0/d;
v0x1f53970_0 .net "A", 0 0, L_0x1f6e220;  alias, 1 drivers
v0x1f53a30_0 .net "B", 0 0, L_0x1f6e3d0;  alias, 1 drivers
v0x1f53af0_0 .net "out", 0 0, L_0x1f6d4e0;  1 drivers
S_0x1f54680 .scope module, "alu7" "ALU_1bit" 4 110, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f6f820 .functor BUFZ 1, L_0x1f6e890, C4<0>, C4<0>, C4<0>;
L_0x1f6f890 .functor BUFZ 1, L_0x1f6e890, C4<0>, C4<0>, C4<0>;
v0x1f575f0_0 .net "A", 0 0, L_0x1f6fcb0;  1 drivers
v0x1f57690_0 .net "B", 0 0, L_0x1f6e580;  1 drivers
v0x1f57750_0 .net "I", 7 0, L_0x1f6f990;  1 drivers
v0x1f57850_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f578f0_0 .net *"_s15", 0 0, L_0x1f6f820;  1 drivers
v0x1f57a00_0 .net *"_s19", 0 0, L_0x1f6f890;  1 drivers
L_0x7fd26082e210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f57ae0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e210;  1 drivers
v0x1f57bc0_0 .net "addORsub", 0 0, L_0x1f6e890;  1 drivers
v0x1f57c60_0 .net "carryin", 0 0, L_0x1f6fe10;  1 drivers
v0x1f57dc0_0 .net "carryout", 0 0, L_0x1f6ee60;  1 drivers
v0x1f57e90_0 .net "modB", 0 0, L_0x1f67c20;  1 drivers
v0x1f57f30_0 .net "out", 0 0, L_0x1f6f670;  1 drivers
L_0x1f6e630 .part v0x1f62250_0, 0, 1;
LS_0x1f6f990_0_0 .concat8 [ 1 1 1 1], L_0x1f6f820, L_0x1f6f890, L_0x1f6ef70, L_0x7fd26082e210;
LS_0x1f6f990_0_4 .concat8 [ 1 1 1 1], L_0x1f6f1e0, L_0x1f6f250, L_0x1f6f3b0, L_0x1f6f510;
L_0x1f6f990 .concat8 [ 4 4 0 0], LS_0x1f6f990_0_0, LS_0x1f6f990_0_4;
S_0x1f548f0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f6e790/d .functor XOR 1, L_0x1f6fcb0, L_0x1f67c20, C4<0>, C4<0>;
L_0x1f6e790 .delay 1 (30000,30000,30000) L_0x1f6e790/d;
L_0x1f6e890/d .functor XOR 1, L_0x1f6e790, L_0x1f6fe10, C4<0>, C4<0>;
L_0x1f6e890 .delay 1 (30000,30000,30000) L_0x1f6e890/d;
L_0x1f6ea90/d .functor AND 1, L_0x1f6e790, L_0x1f6fe10, C4<1>, C4<1>;
L_0x1f6ea90 .delay 1 (30000,30000,30000) L_0x1f6ea90/d;
L_0x1f6ebf0/d .functor AND 1, L_0x1f6fcb0, L_0x1f67c20, C4<1>, C4<1>;
L_0x1f6ebf0 .delay 1 (30000,30000,30000) L_0x1f6ebf0/d;
L_0x1f6ee60/d .functor OR 1, L_0x1f6ea90, L_0x1f6ebf0, C4<0>, C4<0>;
L_0x1f6ee60 .delay 1 (30000,30000,30000) L_0x1f6ee60/d;
v0x1f54b90_0 .net "A", 0 0, L_0x1f6fcb0;  alias, 1 drivers
v0x1f54c70_0 .net "B", 0 0, L_0x1f67c20;  alias, 1 drivers
v0x1f54d30_0 .net "carryin", 0 0, L_0x1f6fe10;  alias, 1 drivers
v0x1f54e00_0 .net "carryout", 0 0, L_0x1f6ee60;  alias, 1 drivers
v0x1f54ec0_0 .net "out1", 0 0, L_0x1f6e790;  1 drivers
v0x1f54fd0_0 .net "out2", 0 0, L_0x1f6ea90;  1 drivers
v0x1f55090_0 .net "out3", 0 0, L_0x1f6ebf0;  1 drivers
v0x1f55150_0 .net "sum", 0 0, L_0x1f6e890;  alias, 1 drivers
S_0x1f552b0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6f1e0/d .functor AND 1, L_0x1f6fcb0, L_0x1f6e580, C4<1>, C4<1>;
L_0x1f6f1e0 .delay 1 (30000,30000,30000) L_0x1f6f1e0/d;
v0x1f554f0_0 .net "A", 0 0, L_0x1f6fcb0;  alias, 1 drivers
v0x1f555b0_0 .net "B", 0 0, L_0x1f6e580;  alias, 1 drivers
v0x1f55650_0 .net "out", 0 0, L_0x1f6f1e0;  1 drivers
S_0x1f557a0 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f559f0_0 .net "I", 7 0, L_0x1f6f990;  alias, 1 drivers
v0x1f55ad0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f55b90_0 .net "out", 0 0, L_0x1f6f670;  alias, 1 drivers
L_0x1f6f670 .part/v L_0x1f6f990, v0x1f62250_0, 1;
S_0x1f55ce0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6f250/d .functor NAND 1, L_0x1f6fcb0, L_0x1f6e580, C4<1>, C4<1>;
L_0x1f6f250 .delay 1 (20000,20000,20000) L_0x1f6f250/d;
v0x1f55f00_0 .net "A", 0 0, L_0x1f6fcb0;  alias, 1 drivers
v0x1f56010_0 .net "B", 0 0, L_0x1f6e580;  alias, 1 drivers
v0x1f560d0_0 .net "out", 0 0, L_0x1f6f250;  1 drivers
S_0x1f561e0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6f3b0/d .functor NOR 1, L_0x1f6fcb0, L_0x1f6e580, C4<0>, C4<0>;
L_0x1f6f3b0 .delay 1 (20000,20000,20000) L_0x1f6f3b0/d;
v0x1f56450_0 .net "A", 0 0, L_0x1f6fcb0;  alias, 1 drivers
v0x1f56510_0 .net "B", 0 0, L_0x1f6e580;  alias, 1 drivers
v0x1f56620_0 .net "out", 0 0, L_0x1f6f3b0;  1 drivers
S_0x1f56720 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6f510/d .functor OR 1, L_0x1f6fcb0, L_0x1f6e580, C4<0>, C4<0>;
L_0x1f6f510 .delay 1 (30000,30000,30000) L_0x1f6f510/d;
v0x1f56940_0 .net "A", 0 0, L_0x1f6fcb0;  alias, 1 drivers
v0x1f56a90_0 .net "B", 0 0, L_0x1f6e580;  alias, 1 drivers
v0x1f56b50_0 .net "out", 0 0, L_0x1f6f510;  1 drivers
S_0x1f56c50 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f67c20/d .functor XOR 1, L_0x1f6e580, L_0x1f6e630, C4<0>, C4<0>;
L_0x1f67c20 .delay 1 (10000,10000,10000) L_0x1f67c20/d;
v0x1f56e20_0 .net "A", 0 0, L_0x1f6e580;  alias, 1 drivers
v0x1f56f70_0 .net "B", 0 0, L_0x1f6e630;  1 drivers
v0x1f57030_0 .net "out", 0 0, L_0x1f67c20;  alias, 1 drivers
S_0x1f57170 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f54680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6ef70/d .functor XOR 1, L_0x1f6fcb0, L_0x1f6e580, C4<0>, C4<0>;
L_0x1f6ef70 .delay 1 (10000,10000,10000) L_0x1f6ef70/d;
v0x1f57340_0 .net "A", 0 0, L_0x1f6fcb0;  alias, 1 drivers
v0x1f57400_0 .net "B", 0 0, L_0x1f6e580;  alias, 1 drivers
v0x1f574c0_0 .net "out", 0 0, L_0x1f6ef70;  1 drivers
S_0x1f58050 .scope module, "alu8" "ALU_1bit" 4 111, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f711e0 .functor BUFZ 1, L_0x1f701b0, C4<0>, C4<0>, C4<0>;
L_0x1f71250 .functor BUFZ 1, L_0x1f701b0, C4<0>, C4<0>, C4<0>;
v0x1f5afc0_0 .net "A", 0 0, L_0x1f71700;  1 drivers
v0x1f5b060_0 .net "B", 0 0, L_0x1f717a0;  1 drivers
v0x1f5b120_0 .net "I", 7 0, L_0x1f71350;  1 drivers
v0x1f5b220_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f5b2c0_0 .net *"_s15", 0 0, L_0x1f711e0;  1 drivers
v0x1f5b3d0_0 .net *"_s19", 0 0, L_0x1f71250;  1 drivers
L_0x7fd26082e258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f5b4b0_0 .net/2s *"_s23", 0 0, L_0x7fd26082e258;  1 drivers
v0x1f5b590_0 .net "addORsub", 0 0, L_0x1f701b0;  1 drivers
v0x1f5b630_0 .net "carryin", 0 0, L_0x1f6ff40;  1 drivers
v0x1f5b790_0 .net "carryout", 0 0, L_0x1f707d0;  1 drivers
v0x1f5b860_0 .net "modB", 0 0, L_0x1f6fd50;  1 drivers
v0x1f5b900_0 .net "out", 0 0, L_0x1f71030;  1 drivers
L_0x1f70010 .part v0x1f62250_0, 0, 1;
LS_0x1f71350_0_0 .concat8 [ 1 1 1 1], L_0x1f711e0, L_0x1f71250, L_0x1f70930, L_0x7fd26082e258;
LS_0x1f71350_0_4 .concat8 [ 1 1 1 1], L_0x1f70ba0, L_0x1f70c10, L_0x1f70d70, L_0x1f70ed0;
L_0x1f71350 .concat8 [ 4 4 0 0], LS_0x1f71350_0_0, LS_0x1f71350_0_4;
S_0x1f582c0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f700b0/d .functor XOR 1, L_0x1f71700, L_0x1f6fd50, C4<0>, C4<0>;
L_0x1f700b0 .delay 1 (30000,30000,30000) L_0x1f700b0/d;
L_0x1f701b0/d .functor XOR 1, L_0x1f700b0, L_0x1f6ff40, C4<0>, C4<0>;
L_0x1f701b0 .delay 1 (30000,30000,30000) L_0x1f701b0/d;
L_0x1f70400/d .functor AND 1, L_0x1f700b0, L_0x1f6ff40, C4<1>, C4<1>;
L_0x1f70400 .delay 1 (30000,30000,30000) L_0x1f70400/d;
L_0x1f70560/d .functor AND 1, L_0x1f71700, L_0x1f6fd50, C4<1>, C4<1>;
L_0x1f70560 .delay 1 (30000,30000,30000) L_0x1f70560/d;
L_0x1f707d0/d .functor OR 1, L_0x1f70400, L_0x1f70560, C4<0>, C4<0>;
L_0x1f707d0 .delay 1 (30000,30000,30000) L_0x1f707d0/d;
v0x1f58560_0 .net "A", 0 0, L_0x1f71700;  alias, 1 drivers
v0x1f58640_0 .net "B", 0 0, L_0x1f6fd50;  alias, 1 drivers
v0x1f58700_0 .net "carryin", 0 0, L_0x1f6ff40;  alias, 1 drivers
v0x1f587d0_0 .net "carryout", 0 0, L_0x1f707d0;  alias, 1 drivers
v0x1f58890_0 .net "out1", 0 0, L_0x1f700b0;  1 drivers
v0x1f589a0_0 .net "out2", 0 0, L_0x1f70400;  1 drivers
v0x1f58a60_0 .net "out3", 0 0, L_0x1f70560;  1 drivers
v0x1f58b20_0 .net "sum", 0 0, L_0x1f701b0;  alias, 1 drivers
S_0x1f58c80 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f70ba0/d .functor AND 1, L_0x1f71700, L_0x1f717a0, C4<1>, C4<1>;
L_0x1f70ba0 .delay 1 (30000,30000,30000) L_0x1f70ba0/d;
v0x1f58ec0_0 .net "A", 0 0, L_0x1f71700;  alias, 1 drivers
v0x1f58f80_0 .net "B", 0 0, L_0x1f717a0;  alias, 1 drivers
v0x1f59020_0 .net "out", 0 0, L_0x1f70ba0;  1 drivers
S_0x1f59170 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f593c0_0 .net "I", 7 0, L_0x1f71350;  alias, 1 drivers
v0x1f594a0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f59560_0 .net "out", 0 0, L_0x1f71030;  alias, 1 drivers
L_0x1f71030 .part/v L_0x1f71350, v0x1f62250_0, 1;
S_0x1f596b0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f70c10/d .functor NAND 1, L_0x1f71700, L_0x1f717a0, C4<1>, C4<1>;
L_0x1f70c10 .delay 1 (20000,20000,20000) L_0x1f70c10/d;
v0x1f598d0_0 .net "A", 0 0, L_0x1f71700;  alias, 1 drivers
v0x1f599e0_0 .net "B", 0 0, L_0x1f717a0;  alias, 1 drivers
v0x1f59aa0_0 .net "out", 0 0, L_0x1f70c10;  1 drivers
S_0x1f59bb0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f70d70/d .functor NOR 1, L_0x1f71700, L_0x1f717a0, C4<0>, C4<0>;
L_0x1f70d70 .delay 1 (20000,20000,20000) L_0x1f70d70/d;
v0x1f59e20_0 .net "A", 0 0, L_0x1f71700;  alias, 1 drivers
v0x1f59ee0_0 .net "B", 0 0, L_0x1f717a0;  alias, 1 drivers
v0x1f59ff0_0 .net "out", 0 0, L_0x1f70d70;  1 drivers
S_0x1f5a0f0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f70ed0/d .functor OR 1, L_0x1f71700, L_0x1f717a0, C4<0>, C4<0>;
L_0x1f70ed0 .delay 1 (30000,30000,30000) L_0x1f70ed0/d;
v0x1f5a310_0 .net "A", 0 0, L_0x1f71700;  alias, 1 drivers
v0x1f5a460_0 .net "B", 0 0, L_0x1f717a0;  alias, 1 drivers
v0x1f5a520_0 .net "out", 0 0, L_0x1f70ed0;  1 drivers
S_0x1f5a620 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6fd50/d .functor XOR 1, L_0x1f717a0, L_0x1f70010, C4<0>, C4<0>;
L_0x1f6fd50 .delay 1 (10000,10000,10000) L_0x1f6fd50/d;
v0x1f5a7f0_0 .net "A", 0 0, L_0x1f717a0;  alias, 1 drivers
v0x1f5a940_0 .net "B", 0 0, L_0x1f70010;  1 drivers
v0x1f5aa00_0 .net "out", 0 0, L_0x1f6fd50;  alias, 1 drivers
S_0x1f5ab40 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f58050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f70930/d .functor XOR 1, L_0x1f71700, L_0x1f717a0, C4<0>, C4<0>;
L_0x1f70930 .delay 1 (10000,10000,10000) L_0x1f70930/d;
v0x1f5ad10_0 .net "A", 0 0, L_0x1f71700;  alias, 1 drivers
v0x1f5add0_0 .net "B", 0 0, L_0x1f717a0;  alias, 1 drivers
v0x1f5ae90_0 .net "out", 0 0, L_0x1f70930;  1 drivers
S_0x1f5ba20 .scope module, "alu9" "ALU_1bit" 4 112, 4 60 0, S_0x1e906f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1f72c90 .functor BUFZ 1, L_0x1f71c60, C4<0>, C4<0>, C4<0>;
L_0x1f72d00 .functor BUFZ 1, L_0x1f71c60, C4<0>, C4<0>, C4<0>;
v0x1f5e990_0 .net "A", 0 0, L_0x1f73120;  1 drivers
v0x1f5ea30_0 .net "B", 0 0, L_0x1f71840;  1 drivers
v0x1f5eaf0_0 .net "I", 7 0, L_0x1f72e00;  1 drivers
v0x1f5ebf0_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f5ec90_0 .net *"_s15", 0 0, L_0x1f72c90;  1 drivers
v0x1f5eda0_0 .net *"_s19", 0 0, L_0x1f72d00;  1 drivers
L_0x7fd26082e2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f5ee80_0 .net/2s *"_s23", 0 0, L_0x7fd26082e2a0;  1 drivers
v0x1f5ef60_0 .net "addORsub", 0 0, L_0x1f71c60;  1 drivers
v0x1f5f000_0 .net "carryin", 0 0, L_0x1f732b0;  1 drivers
v0x1f5f160_0 .net "carryout", 0 0, L_0x1f72280;  1 drivers
v0x1f5f230_0 .net "modB", 0 0, L_0x1f6b180;  1 drivers
v0x1f5f2d0_0 .net "out", 0 0, L_0x1f72ae0;  1 drivers
L_0x1f71ac0 .part v0x1f62250_0, 0, 1;
LS_0x1f72e00_0_0 .concat8 [ 1 1 1 1], L_0x1f72c90, L_0x1f72d00, L_0x1f723e0, L_0x7fd26082e2a0;
LS_0x1f72e00_0_4 .concat8 [ 1 1 1 1], L_0x1f72650, L_0x1f726c0, L_0x1f72820, L_0x1f72980;
L_0x1f72e00 .concat8 [ 4 4 0 0], LS_0x1f72e00_0_0, LS_0x1f72e00_0_4;
S_0x1f5bc90 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f71b60/d .functor XOR 1, L_0x1f73120, L_0x1f6b180, C4<0>, C4<0>;
L_0x1f71b60 .delay 1 (30000,30000,30000) L_0x1f71b60/d;
L_0x1f71c60/d .functor XOR 1, L_0x1f71b60, L_0x1f732b0, C4<0>, C4<0>;
L_0x1f71c60 .delay 1 (30000,30000,30000) L_0x1f71c60/d;
L_0x1f71eb0/d .functor AND 1, L_0x1f71b60, L_0x1f732b0, C4<1>, C4<1>;
L_0x1f71eb0 .delay 1 (30000,30000,30000) L_0x1f71eb0/d;
L_0x1f72010/d .functor AND 1, L_0x1f73120, L_0x1f6b180, C4<1>, C4<1>;
L_0x1f72010 .delay 1 (30000,30000,30000) L_0x1f72010/d;
L_0x1f72280/d .functor OR 1, L_0x1f71eb0, L_0x1f72010, C4<0>, C4<0>;
L_0x1f72280 .delay 1 (30000,30000,30000) L_0x1f72280/d;
v0x1f5bf30_0 .net "A", 0 0, L_0x1f73120;  alias, 1 drivers
v0x1f5c010_0 .net "B", 0 0, L_0x1f6b180;  alias, 1 drivers
v0x1f5c0d0_0 .net "carryin", 0 0, L_0x1f732b0;  alias, 1 drivers
v0x1f5c1a0_0 .net "carryout", 0 0, L_0x1f72280;  alias, 1 drivers
v0x1f5c260_0 .net "out1", 0 0, L_0x1f71b60;  1 drivers
v0x1f5c370_0 .net "out2", 0 0, L_0x1f71eb0;  1 drivers
v0x1f5c430_0 .net "out3", 0 0, L_0x1f72010;  1 drivers
v0x1f5c4f0_0 .net "sum", 0 0, L_0x1f71c60;  alias, 1 drivers
S_0x1f5c650 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f72650/d .functor AND 1, L_0x1f73120, L_0x1f71840, C4<1>, C4<1>;
L_0x1f72650 .delay 1 (30000,30000,30000) L_0x1f72650/d;
v0x1f5c890_0 .net "A", 0 0, L_0x1f73120;  alias, 1 drivers
v0x1f5c950_0 .net "B", 0 0, L_0x1f71840;  alias, 1 drivers
v0x1f5c9f0_0 .net "out", 0 0, L_0x1f72650;  1 drivers
S_0x1f5cb40 .scope module, "elonMux" "multiplexer" 4 82, 6 2 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1f5cd90_0 .net "I", 7 0, L_0x1f72e00;  alias, 1 drivers
v0x1f5ce70_0 .net "S", 2 0, v0x1f62250_0;  alias, 1 drivers
v0x1f5cf30_0 .net "out", 0 0, L_0x1f72ae0;  alias, 1 drivers
L_0x1f72ae0 .part/v L_0x1f72e00, v0x1f62250_0, 1;
S_0x1f5d080 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f726c0/d .functor NAND 1, L_0x1f73120, L_0x1f71840, C4<1>, C4<1>;
L_0x1f726c0 .delay 1 (20000,20000,20000) L_0x1f726c0/d;
v0x1f5d2a0_0 .net "A", 0 0, L_0x1f73120;  alias, 1 drivers
v0x1f5d3b0_0 .net "B", 0 0, L_0x1f71840;  alias, 1 drivers
v0x1f5d470_0 .net "out", 0 0, L_0x1f726c0;  1 drivers
S_0x1f5d580 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f72820/d .functor NOR 1, L_0x1f73120, L_0x1f71840, C4<0>, C4<0>;
L_0x1f72820 .delay 1 (20000,20000,20000) L_0x1f72820/d;
v0x1f5d7f0_0 .net "A", 0 0, L_0x1f73120;  alias, 1 drivers
v0x1f5d8b0_0 .net "B", 0 0, L_0x1f71840;  alias, 1 drivers
v0x1f5d9c0_0 .net "out", 0 0, L_0x1f72820;  1 drivers
S_0x1f5dac0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f72980/d .functor OR 1, L_0x1f73120, L_0x1f71840, C4<0>, C4<0>;
L_0x1f72980 .delay 1 (30000,30000,30000) L_0x1f72980/d;
v0x1f5dce0_0 .net "A", 0 0, L_0x1f73120;  alias, 1 drivers
v0x1f5de30_0 .net "B", 0 0, L_0x1f71840;  alias, 1 drivers
v0x1f5def0_0 .net "out", 0 0, L_0x1f72980;  1 drivers
S_0x1f5dff0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f6b180/d .functor XOR 1, L_0x1f71840, L_0x1f71ac0, C4<0>, C4<0>;
L_0x1f6b180 .delay 1 (10000,10000,10000) L_0x1f6b180/d;
v0x1f5e1c0_0 .net "A", 0 0, L_0x1f71840;  alias, 1 drivers
v0x1f5e310_0 .net "B", 0 0, L_0x1f71ac0;  1 drivers
v0x1f5e3d0_0 .net "out", 0 0, L_0x1f6b180;  alias, 1 drivers
S_0x1f5e510 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1f5ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1f723e0/d .functor XOR 1, L_0x1f73120, L_0x1f71840, C4<0>, C4<0>;
L_0x1f723e0 .delay 1 (10000,10000,10000) L_0x1f723e0/d;
v0x1f5e6e0_0 .net "A", 0 0, L_0x1f73120;  alias, 1 drivers
v0x1f5e7a0_0 .net "B", 0 0, L_0x1f71840;  alias, 1 drivers
v0x1f5e860_0 .net "out", 0 0, L_0x1f723e0;  1 drivers
    .scope S_0x1ed3230;
T_0 ;
    %vpi_call 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 10000000, 0;
    %load/vec4 v0x1f62420_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 3 20 "$display", "1- result failed" {0 0 0};
T_0.0 ;
    %load/vec4 v0x1f620f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 3 21 "$display", "1- carryout failed" {0 0 0};
T_0.2 ;
    %load/vec4 v0x1f624c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 3 22 "$display", "1- zero flag failed" {0 0 0};
T_0.4 ;
    %load/vec4 v0x1f622f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 6;
    %vpi_call 3 23 "$display", "1- overflow flag failed" {0 0 0};
T_0.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 4294966296, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 10000000, 0;
    %load/vec4 v0x1f62420_0;
    %cmpi/ne 4294966295, 0, 32;
    %jmp/0xz  T_0.8, 6;
    %vpi_call 3 26 "$display", "2- result failed" {0 0 0};
T_0.8 ;
    %load/vec4 v0x1f620f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.10, 6;
    %vpi_call 3 27 "$display", "2- carryout failed" {0 0 0};
T_0.10 ;
    %load/vec4 v0x1f624c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 6;
    %vpi_call 3 28 "$display", "2- zero flag failed" {0 0 0};
T_0.12 ;
    %load/vec4 v0x1f622f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 6;
    %vpi_call 3 29 "$display", "2- overflow flag failed" {0 0 0};
T_0.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 10000000, 0;
    %load/vec4 v0x1f624c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 3 34 "$display", "3- zero flag failed" {0 0 0};
T_0.16 ;
    %load/vec4 v0x1f622f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 3 35 "$display", "3- overflow flag failed" {0 0 0};
T_0.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 100000000, 0;
    %load/vec4 v0x1f62420_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.20, 6;
    %vpi_call 3 38 "$display", "4- result failed" {0 0 0};
T_0.20 ;
    %load/vec4 v0x1f620f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 3 39 "$display", "4- carryout failed" {0 0 0};
T_0.22 ;
    %load/vec4 v0x1f624c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 3 40 "$display", "4- zero flag failed" {0 0 0};
T_0.24 ;
    %load/vec4 v0x1f622f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.26, 6;
    %vpi_call 3 41 "$display", "4- overflow flag failed" {0 0 0};
T_0.26 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 100000000, 0;
    %load/vec4 v0x1f62420_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.28, 6;
    %vpi_call 3 44 "$display", "5- result failed" {0 0 0};
T_0.28 ;
    %load/vec4 v0x1f620f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 6;
    %vpi_call 3 45 "$display", "5- carryout failed" {0 0 0};
T_0.30 ;
    %load/vec4 v0x1f624c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.32, 6;
    %vpi_call 3 46 "$display", "5- zero flag failed" {0 0 0};
T_0.32 ;
    %load/vec4 v0x1f622f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.34, 6;
    %vpi_call 3 47 "$display", "5- overflow flag failed" {0 0 0};
T_0.34 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 4294966295, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 100000000, 0;
    %load/vec4 v0x1f62420_0;
    %cmpi/ne 1000, 0, 32;
    %jmp/0xz  T_0.36, 6;
    %vpi_call 3 50 "$display", "6- result failed" {0 0 0};
T_0.36 ;
    %load/vec4 v0x1f620f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 6;
    %vpi_call 3 51 "$display", "6- carryout failed" {0 0 0};
T_0.38 ;
    %load/vec4 v0x1f624c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 6;
    %vpi_call 3 52 "$display", "6- zero flag failed" {0 0 0};
T_0.40 ;
    %load/vec4 v0x1f622f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.42, 6;
    %vpi_call 3 53 "$display", "6- overflow flag failed" {0 0 0};
T_0.42 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 100000000, 0;
    %load/vec4 v0x1f62420_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.44, 6;
    %vpi_call 3 56 "$display", "7- result failed" {0 0 0};
T_0.44 ;
    %vpi_call 3 62 "$display", "R32-----------------------------0 " {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f62250_0, 0, 3;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x1f61f90_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x1f62030_0, 0, 32;
    %delay 1215752192, 23;
    %vpi_call 3 65 "$display", " %b   %b", v0x1f62420_0, v0x1f620f0_0 {0 0 0};
    %vpi_call 3 66 "$display", "%b    %b", v0x1f61f90_0, v0x1f62030_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./add_sub.v";
    "alu.t.v";
    "./alu.v";
    "./gates.v";
    "./multiplexer.v";
