# Tetris Game

## Introduction

This is the final project for Zhejiang University Digital Logic Design. We implemented a Tetris Game in Verilog. Press space to start and the arrows keys are for block control. There are still some bugs and any kinds of pull requests are welcome!

## Authors

\* denotes equal contribution.

- Yuxun He*
- Xingyu Yang*

## Devices

- Xilinx Kintex-7 XC7K160TFFG-2L FPGA

- 1920x1080@60Hz monitor

- USB keyboard

## Sample Pictures

![Tetris.bmp](https://github.com/xing-yu-yang/digital-logic-design-final-project/blob/main/Code/sources/Tetris.bmp)

![Full_Tetris_restart.bmp](https://github.com/xing-yu-yang/digital-logic-design-final-project/blob/main/Code/sources/Full_Tetris_restart.bmp)
