\hypertarget{struct_i2_c___type_def}{}\section{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a61400ce239355b62aa25c95fcc18a5e1}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a149feba01f9c4a49570c6d88619f504f}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a8249a3955aace28d92109b391311eb30}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_aaab934113da0a8bcacd1ffa148046569}{O\+A\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a5573848497a716a9947fd87487709feb}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a692c0f6e38cde9ec1c3c50c36aa79817}{O\+A\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a0a1acc0425516ff7969709d118b96a3b}{DR}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_aa0223808025f5bf9c056185038c9d545}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a1e79a16729e8d1032d9fe552d50dce41}{S\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_abd36010ac282682d1f3c641b183b1b6f}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a682809d3f8187cdefb9d615e89b67e65}{S\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_aab502dde158ab7da8e7823d1f8a06edb}{R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a7ac198788f460fa6379bceecab79c5f7}{C\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_ab1820c97e368d349f5f4121f015d9fab}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a7fbb70132ee565bb179078b6ee20cc2b}{T\+R\+I\+SE}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_afc22764fbf9ee7ce28174d65d0260f18}{R\+E\+S\+E\+R\+V\+E\+D8}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

Definition at line 680 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_i2_c___type_def_a7ac198788f460fa6379bceecab79c5f7}\label{struct_i2_c___type_def_a7ac198788f460fa6379bceecab79c5f7}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+CR}

I2C Clock control register, Address offset\+: 0x1C 

Definition at line 696 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a61400ce239355b62aa25c95fcc18a5e1}\label{struct_i2_c___type_def_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R1}

I2C Control register 1, Address offset\+: 0x00 

Definition at line 682 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}\label{struct_i2_c___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R2}

I2C Control register 2, Address offset\+: 0x04 

Definition at line 684 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a0a1acc0425516ff7969709d118b96a3b}\label{struct_i2_c___type_def_a0a1acc0425516ff7969709d118b96a3b}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t DR}

I2C Data register, Address offset\+: 0x10 

Definition at line 690 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_aaab934113da0a8bcacd1ffa148046569}\label{struct_i2_c___type_def_aaab934113da0a8bcacd1ffa148046569}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+A\+R1}{OAR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t O\+A\+R1}

I2C Own address register 1, Address offset\+: 0x08 

Definition at line 686 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a692c0f6e38cde9ec1c3c50c36aa79817}\label{struct_i2_c___type_def_a692c0f6e38cde9ec1c3c50c36aa79817}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+A\+R2}{OAR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t O\+A\+R2}

I2C Own address register 2, Address offset\+: 0x0C 

Definition at line 688 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a149feba01f9c4a49570c6d88619f504f}\label{struct_i2_c___type_def_a149feba01f9c4a49570c6d88619f504f}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line 683 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a8249a3955aace28d92109b391311eb30}\label{struct_i2_c___type_def_a8249a3955aace28d92109b391311eb30}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line 685 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a5573848497a716a9947fd87487709feb}\label{struct_i2_c___type_def_a5573848497a716a9947fd87487709feb}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line 687 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}\label{struct_i2_c___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line 689 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_aa0223808025f5bf9c056185038c9d545}\label{struct_i2_c___type_def_aa0223808025f5bf9c056185038c9d545}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line 691 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_abd36010ac282682d1f3c641b183b1b6f}\label{struct_i2_c___type_def_abd36010ac282682d1f3c641b183b1b6f}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line 693 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_aab502dde158ab7da8e7823d1f8a06edb}\label{struct_i2_c___type_def_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line 695 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_ab1820c97e368d349f5f4121f015d9fab}\label{struct_i2_c___type_def_ab1820c97e368d349f5f4121f015d9fab}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x1E 

Definition at line 697 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_afc22764fbf9ee7ce28174d65d0260f18}\label{struct_i2_c___type_def_afc22764fbf9ee7ce28174d65d0260f18}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}

Reserved, 0x22 

Definition at line 699 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a1e79a16729e8d1032d9fe552d50dce41}\label{struct_i2_c___type_def_a1e79a16729e8d1032d9fe552d50dce41}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R1@{S\+R1}}
\index{S\+R1@{S\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+R1}{SR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t S\+R1}

I2C Status register 1, Address offset\+: 0x14 

Definition at line 692 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a682809d3f8187cdefb9d615e89b67e65}\label{struct_i2_c___type_def_a682809d3f8187cdefb9d615e89b67e65}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+R2}{SR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t S\+R2}

I2C Status register 2, Address offset\+: 0x18 

Definition at line 694 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_i2_c___type_def_a7fbb70132ee565bb179078b6ee20cc2b}\label{struct_i2_c___type_def_a7fbb70132ee565bb179078b6ee20cc2b}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!T\+R\+I\+SE@{T\+R\+I\+SE}}
\index{T\+R\+I\+SE@{T\+R\+I\+SE}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+R\+I\+SE}{TRISE}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t T\+R\+I\+SE}

I2C T\+R\+I\+SE register, Address offset\+: 0x20 

Definition at line 698 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
