
tpm_TWI_demo_kit_20140505.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00010978  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00410978  00410978  00018978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00001a0c  20000000  00410980  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000011f8  20001a0c  0041238c  00021a0c  2**2
                  ALLOC
  4 .stack        00003004  20002c04  00413584  00021a0c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00021a0c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00021a36  2**0
                  CONTENTS, READONLY
  7 .debug_info   00019be4  00000000  00000000  00021a91  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000041ef  00000000  00000000  0003b675  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000b375  00000000  00000000  0003f864  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f80  00000000  00000000  0004abd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ed8  00000000  00000000  0004bb59  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a4fb  00000000  00000000  0004ca31  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001c806  00000000  00000000  00066f2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000577bd  00000000  00000000  00083732  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003964  00000000  00000000  000daef0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20005c08 	.word	0x20005c08
  400004:	0040323d 	.word	0x0040323d
  400008:	00403239 	.word	0x00403239
  40000c:	00403239 	.word	0x00403239
  400010:	00403239 	.word	0x00403239
  400014:	00403239 	.word	0x00403239
  400018:	00403239 	.word	0x00403239
	...
  40002c:	00403239 	.word	0x00403239
  400030:	00403239 	.word	0x00403239
  400034:	00000000 	.word	0x00000000
  400038:	00403239 	.word	0x00403239
  40003c:	00403239 	.word	0x00403239
  400040:	00403239 	.word	0x00403239
  400044:	00403239 	.word	0x00403239
  400048:	00403239 	.word	0x00403239
  40004c:	00403239 	.word	0x00403239
  400050:	00403239 	.word	0x00403239
  400054:	00403239 	.word	0x00403239
  400058:	00403239 	.word	0x00403239
  40005c:	00403239 	.word	0x00403239
  400060:	00403239 	.word	0x00403239
  400064:	00403239 	.word	0x00403239
  400068:	00000000 	.word	0x00000000
  40006c:	004013b9 	.word	0x004013b9
  400070:	004013cd 	.word	0x004013cd
  400074:	00000000 	.word	0x00000000
  400078:	00403239 	.word	0x00403239
  40007c:	00403239 	.word	0x00403239
	...
  400088:	00403239 	.word	0x00403239
  40008c:	00403239 	.word	0x00403239
  400090:	00403239 	.word	0x00403239
  400094:	00403239 	.word	0x00403239
  400098:	00403239 	.word	0x00403239
  40009c:	00403239 	.word	0x00403239
  4000a0:	00403239 	.word	0x00403239
  4000a4:	00403239 	.word	0x00403239
	...
  4000b4:	00403239 	.word	0x00403239
  4000b8:	00403239 	.word	0x00403239
  4000bc:	00403239 	.word	0x00403239
  4000c0:	00403239 	.word	0x00403239
  4000c4:	00403239 	.word	0x00403239
  4000c8:	00401db9 	.word	0x00401db9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20001a0c 	.word	0x20001a0c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00410980 	.word	0x00410980

004000f0 <frame_dummy>:
  4000f0:	b508      	push	{r3, lr}
  4000f2:	4b06      	ldr	r3, [pc, #24]	; (40010c <frame_dummy+0x1c>)
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x20>)
  4000f8:	4906      	ldr	r1, [pc, #24]	; (400114 <frame_dummy+0x24>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4806      	ldr	r0, [pc, #24]	; (400118 <frame_dummy+0x28>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b113      	cbz	r3, 40010a <frame_dummy+0x1a>
  400104:	4b05      	ldr	r3, [pc, #20]	; (40011c <frame_dummy+0x2c>)
  400106:	b103      	cbz	r3, 40010a <frame_dummy+0x1a>
  400108:	4798      	blx	r3
  40010a:	bd08      	pop	{r3, pc}
  40010c:	00000000 	.word	0x00000000
  400110:	00410980 	.word	0x00410980
  400114:	20001a10 	.word	0x20001a10
  400118:	00410980 	.word	0x00410980
  40011c:	00000000 	.word	0x00000000

00400120 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
  400120:	b510      	push	{r4, lr}
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400122:	2000      	movs	r0, #0
  400124:	213e      	movs	r1, #62	; 0x3e
  400126:	4b0a      	ldr	r3, [pc, #40]	; (400150 <sysclk_enable_usb+0x30>)
  400128:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40012a:	4c0a      	ldr	r4, [pc, #40]	; (400154 <sysclk_enable_usb+0x34>)
  40012c:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40012e:	2800      	cmp	r0, #0
  400130:	d0fc      	beq.n	40012c <sysclk_enable_usb+0xc>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  400132:	4b09      	ldr	r3, [pc, #36]	; (400158 <sysclk_enable_usb+0x38>)
  400134:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400136:	4a09      	ldr	r2, [pc, #36]	; (40015c <sysclk_enable_usb+0x3c>)
  400138:	4b09      	ldr	r3, [pc, #36]	; (400160 <sysclk_enable_usb+0x40>)
  40013a:	62da      	str	r2, [r3, #44]	; 0x2c
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_pllbck();
  40013c:	4c09      	ldr	r4, [pc, #36]	; (400164 <sysclk_enable_usb+0x44>)
  40013e:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400140:	2800      	cmp	r0, #0
  400142:	d0fc      	beq.n	40013e <sysclk_enable_usb+0x1e>

		pll_enable_source(CONFIG_PLL1_SOURCE);
		pll_config_defaults(&pllcfg, 1);
		pll_enable(&pllcfg, 1);
		pll_wait_for_lock(1);
		pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
  400144:	2001      	movs	r0, #1
  400146:	4b08      	ldr	r3, [pc, #32]	; (400168 <sysclk_enable_usb+0x48>)
  400148:	4798      	blx	r3
		pmc_enable_udpck();
  40014a:	4b08      	ldr	r3, [pc, #32]	; (40016c <sysclk_enable_usb+0x4c>)
  40014c:	4798      	blx	r3
  40014e:	bd10      	pop	{r4, pc}
  400150:	00401445 	.word	0x00401445
  400154:	00401499 	.word	0x00401499
  400158:	004014c9 	.word	0x004014c9
  40015c:	000f3f02 	.word	0x000f3f02
  400160:	400e0400 	.word	0x400e0400
  400164:	004014d5 	.word	0x004014d5
  400168:	00401595 	.word	0x00401595
  40016c:	004015a9 	.word	0x004015a9

00400170 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400170:	b510      	push	{r4, lr}
	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400172:	480d      	ldr	r0, [pc, #52]	; (4001a8 <sysclk_init+0x38>)
  400174:	4b0d      	ldr	r3, [pc, #52]	; (4001ac <sysclk_init+0x3c>)
  400176:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400178:	2000      	movs	r0, #0
  40017a:	213e      	movs	r1, #62	; 0x3e
  40017c:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <sysclk_init+0x40>)
  40017e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400180:	4c0c      	ldr	r4, [pc, #48]	; (4001b4 <sysclk_init+0x44>)
  400182:	47a0      	blx	r4
  400184:	2800      	cmp	r0, #0
  400186:	d0fc      	beq.n	400182 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400188:	4b0b      	ldr	r3, [pc, #44]	; (4001b8 <sysclk_init+0x48>)
  40018a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40018c:	4a0b      	ldr	r2, [pc, #44]	; (4001bc <sysclk_init+0x4c>)
  40018e:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <sysclk_init+0x50>)
  400190:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400192:	4c0c      	ldr	r4, [pc, #48]	; (4001c4 <sysclk_init+0x54>)
  400194:	47a0      	blx	r4
  400196:	2800      	cmp	r0, #0
  400198:	d0fc      	beq.n	400194 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40019a:	2010      	movs	r0, #16
  40019c:	4b0a      	ldr	r3, [pc, #40]	; (4001c8 <sysclk_init+0x58>)
  40019e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001a0:	4b0a      	ldr	r3, [pc, #40]	; (4001cc <sysclk_init+0x5c>)
  4001a2:	4798      	blx	r3
  4001a4:	bd10      	pop	{r4, pc}
  4001a6:	bf00      	nop
  4001a8:	07270e00 	.word	0x07270e00
  4001ac:	00403405 	.word	0x00403405
  4001b0:	00401445 	.word	0x00401445
  4001b4:	00401499 	.word	0x00401499
  4001b8:	004014a9 	.word	0x004014a9
  4001bc:	20133f01 	.word	0x20133f01
  4001c0:	400e0400 	.word	0x400e0400
  4001c4:	004014b9 	.word	0x004014b9
  4001c8:	004013e1 	.word	0x004013e1
  4001cc:	004032f1 	.word	0x004032f1

004001d0 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
  4001d0:	4b02      	ldr	r3, [pc, #8]	; (4001dc <udi_cdc_comm_disable+0xc>)
  4001d2:	781a      	ldrb	r2, [r3, #0]
  4001d4:	3a01      	subs	r2, #1
  4001d6:	b2d2      	uxtb	r2, r2
  4001d8:	701a      	strb	r2, [r3, #0]
  4001da:	4770      	bx	lr
  4001dc:	20001cc0 	.word	0x20001cc0

004001e0 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
  4001e0:	2000      	movs	r0, #0
  4001e2:	4770      	bx	lr

004001e4 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
  4001e4:	2000      	movs	r0, #0
  4001e6:	4770      	bx	lr

004001e8 <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
  4001e8:	4b1d      	ldr	r3, [pc, #116]	; (400260 <udi_cdc_comm_setup+0x78>)
  4001ea:	781b      	ldrb	r3, [r3, #0]
  4001ec:	f013 0f80 	tst.w	r3, #128	; 0x80
  4001f0:	d012      	beq.n	400218 <udi_cdc_comm_setup+0x30>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4001f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4001f6:	2b20      	cmp	r3, #32
  4001f8:	d128      	bne.n	40024c <udi_cdc_comm_setup+0x64>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
  4001fa:	4b19      	ldr	r3, [pc, #100]	; (400260 <udi_cdc_comm_setup+0x78>)
  4001fc:	785b      	ldrb	r3, [r3, #1]
  4001fe:	2b21      	cmp	r3, #33	; 0x21
  400200:	d126      	bne.n	400250 <udi_cdc_comm_setup+0x68>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  400202:	4b17      	ldr	r3, [pc, #92]	; (400260 <udi_cdc_comm_setup+0x78>)
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
  400204:	88db      	ldrh	r3, [r3, #6]
  400206:	2b07      	cmp	r3, #7
  400208:	d124      	bne.n	400254 <udi_cdc_comm_setup+0x6c>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
  40020a:	4b15      	ldr	r3, [pc, #84]	; (400260 <udi_cdc_comm_setup+0x78>)
  40020c:	4a15      	ldr	r2, [pc, #84]	; (400264 <udi_cdc_comm_setup+0x7c>)
  40020e:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
  400210:	2207      	movs	r2, #7
  400212:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  400214:	2001      	movs	r0, #1
  400216:	4770      	bx	lr
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  400218:	f003 0360 	and.w	r3, r3, #96	; 0x60
  40021c:	2b20      	cmp	r3, #32
  40021e:	d11b      	bne.n	400258 <udi_cdc_comm_setup+0x70>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
  400220:	4b0f      	ldr	r3, [pc, #60]	; (400260 <udi_cdc_comm_setup+0x78>)
  400222:	7858      	ldrb	r0, [r3, #1]
  400224:	2820      	cmp	r0, #32
  400226:	d004      	beq.n	400232 <udi_cdc_comm_setup+0x4a>
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
  400228:	2822      	cmp	r0, #34	; 0x22
  40022a:	bf14      	ite	ne
  40022c:	2000      	movne	r0, #0
  40022e:	2001      	moveq	r0, #1
  400230:	4770      	bx	lr
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  400232:	4b0b      	ldr	r3, [pc, #44]	; (400260 <udi_cdc_comm_setup+0x78>)
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
  400234:	88db      	ldrh	r3, [r3, #6]
  400236:	2b07      	cmp	r3, #7
  400238:	d110      	bne.n	40025c <udi_cdc_comm_setup+0x74>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
  40023a:	4b09      	ldr	r3, [pc, #36]	; (400260 <udi_cdc_comm_setup+0x78>)
  40023c:	4a0a      	ldr	r2, [pc, #40]	; (400268 <udi_cdc_comm_setup+0x80>)
  40023e:	611a      	str	r2, [r3, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
  400240:	4a08      	ldr	r2, [pc, #32]	; (400264 <udi_cdc_comm_setup+0x7c>)
  400242:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
  400244:	2207      	movs	r2, #7
  400246:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  400248:	2001      	movs	r0, #1
  40024a:	4770      	bx	lr
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
  40024c:	2000      	movs	r0, #0
  40024e:	4770      	bx	lr
  400250:	2000      	movs	r0, #0
  400252:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
  400254:	2000      	movs	r0, #0
  400256:	4770      	bx	lr
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
  400258:	2000      	movs	r0, #0
  40025a:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
  40025c:	2000      	movs	r0, #0
				return true;
			}
		}
	}
	return false;  // request Not supported
}
  40025e:	4770      	bx	lr
  400260:	20002304 	.word	0x20002304
  400264:	20001a28 	.word	0x20001a28
  400268:	0040026d 	.word	0x0040026d

0040026c <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
  40026c:	4770      	bx	lr
  40026e:	bf00      	nop

00400270 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
  400270:	b508      	push	{r3, lr}
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
  400272:	2300      	movs	r3, #0
  400274:	4a10      	ldr	r2, [pc, #64]	; (4002b8 <udi_cdc_comm_enable+0x48>)
  400276:	7013      	strb	r3, [r2, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
  400278:	4a10      	ldr	r2, [pc, #64]	; (4002bc <udi_cdc_comm_enable+0x4c>)
  40027a:	8013      	strh	r3, [r2, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
  40027c:	4a10      	ldr	r2, [pc, #64]	; (4002c0 <udi_cdc_comm_enable+0x50>)
  40027e:	21a1      	movs	r1, #161	; 0xa1
  400280:	7011      	strb	r1, [r2, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
  400282:	2120      	movs	r1, #32
  400284:	7051      	strb	r1, [r2, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
  400286:	8053      	strh	r3, [r2, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
  400288:	8093      	strh	r3, [r2, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
  40028a:	2102      	movs	r1, #2
  40028c:	80d1      	strh	r1, [r2, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
  40028e:	8113      	strh	r3, [r2, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
  400290:	4a0c      	ldr	r2, [pc, #48]	; (4002c4 <udi_cdc_comm_enable+0x54>)
  400292:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  400296:	6011      	str	r1, [r2, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
  400298:	7113      	strb	r3, [r2, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
  40029a:	7153      	strb	r3, [r2, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
  40029c:	2308      	movs	r3, #8
  40029e:	7193      	strb	r3, [r2, #6]
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
  4002a0:	4b09      	ldr	r3, [pc, #36]	; (4002c8 <udi_cdc_comm_enable+0x58>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	b120      	cbz	r0, 4002b2 <udi_cdc_comm_enable+0x42>
		return false;
	}
	udi_cdc_nb_comm_enabled++;
  4002a8:	4a03      	ldr	r2, [pc, #12]	; (4002b8 <udi_cdc_comm_enable+0x48>)
  4002aa:	7811      	ldrb	r1, [r2, #0]
  4002ac:	3101      	adds	r1, #1
  4002ae:	b2c9      	uxtb	r1, r1
  4002b0:	7011      	strb	r1, [r2, #0]
	return true;
}
  4002b2:	4618      	mov	r0, r3
  4002b4:	bd08      	pop	{r3, pc}
  4002b6:	bf00      	nop
  4002b8:	20001cc0 	.word	0x20001cc0
  4002bc:	20001f70 	.word	0x20001f70
  4002c0:	20001cdc 	.word	0x20001cdc
  4002c4:	20001a28 	.word	0x20001a28
  4002c8:	00401015 	.word	0x00401015

004002cc <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
  4002cc:	b570      	push	{r4, r5, r6, lr}
  4002ce:	b082      	sub	sp, #8

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
  4002d0:	4b44      	ldr	r3, [pc, #272]	; (4003e4 <udi_cdc_tx_send+0x118>)
  4002d2:	781b      	ldrb	r3, [r3, #0]
  4002d4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4002d8:	f040 8082 	bne.w	4003e0 <udi_cdc_tx_send+0x114>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
  4002dc:	4b42      	ldr	r3, [pc, #264]	; (4003e8 <udi_cdc_tx_send+0x11c>)
  4002de:	4798      	blx	r3
  4002e0:	b130      	cbz	r0, 4002f0 <udi_cdc_tx_send+0x24>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
  4002e2:	4b42      	ldr	r3, [pc, #264]	; (4003ec <udi_cdc_tx_send+0x120>)
  4002e4:	881c      	ldrh	r4, [r3, #0]
  4002e6:	4b42      	ldr	r3, [pc, #264]	; (4003f0 <udi_cdc_tx_send+0x124>)
  4002e8:	4798      	blx	r3
  4002ea:	4284      	cmp	r4, r0
  4002ec:	d106      	bne.n	4002fc <udi_cdc_tx_send+0x30>
  4002ee:	e077      	b.n	4003e0 <udi_cdc_tx_send+0x114>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
  4002f0:	4b3e      	ldr	r3, [pc, #248]	; (4003ec <udi_cdc_tx_send+0x120>)
  4002f2:	881c      	ldrh	r4, [r3, #0]
  4002f4:	4b3f      	ldr	r3, [pc, #252]	; (4003f4 <udi_cdc_tx_send+0x128>)
  4002f6:	4798      	blx	r3
  4002f8:	4284      	cmp	r4, r0
  4002fa:	d071      	beq.n	4003e0 <udi_cdc_tx_send+0x114>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4002fc:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  400300:	f1d3 0501 	rsbs	r5, r3, #1
  400304:	bf38      	it	cc
  400306:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400308:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40030a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40030e:	2200      	movs	r2, #0
  400310:	4b39      	ldr	r3, [pc, #228]	; (4003f8 <udi_cdc_tx_send+0x12c>)
  400312:	701a      	strb	r2, [r3, #0]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
  400314:	4b39      	ldr	r3, [pc, #228]	; (4003fc <udi_cdc_tx_send+0x130>)
  400316:	781c      	ldrb	r4, [r3, #0]
  400318:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
  40031a:	4b39      	ldr	r3, [pc, #228]	; (400400 <udi_cdc_tx_send+0x134>)
  40031c:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  400320:	b9db      	cbnz	r3, 40035a <udi_cdc_tx_send+0x8e>
		sof_zlp_counter++;
  400322:	4b38      	ldr	r3, [pc, #224]	; (400404 <udi_cdc_tx_send+0x138>)
  400324:	881a      	ldrh	r2, [r3, #0]
  400326:	3201      	adds	r2, #1
  400328:	801a      	strh	r2, [r3, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
  40032a:	4b2f      	ldr	r3, [pc, #188]	; (4003e8 <udi_cdc_tx_send+0x11c>)
  40032c:	4798      	blx	r3
  40032e:	b918      	cbnz	r0, 400338 <udi_cdc_tx_send+0x6c>
  400330:	4b34      	ldr	r3, [pc, #208]	; (400404 <udi_cdc_tx_send+0x138>)
  400332:	881b      	ldrh	r3, [r3, #0]
  400334:	2b63      	cmp	r3, #99	; 0x63
  400336:	d907      	bls.n	400348 <udi_cdc_tx_send+0x7c>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
  400338:	4b2b      	ldr	r3, [pc, #172]	; (4003e8 <udi_cdc_tx_send+0x11c>)
  40033a:	4798      	blx	r3
  40033c:	b168      	cbz	r0, 40035a <udi_cdc_tx_send+0x8e>
  40033e:	4b31      	ldr	r3, [pc, #196]	; (400404 <udi_cdc_tx_send+0x138>)
  400340:	881b      	ldrh	r3, [r3, #0]
  400342:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
  400346:	d208      	bcs.n	40035a <udi_cdc_tx_send+0x8e>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400348:	2d00      	cmp	r5, #0
  40034a:	d049      	beq.n	4003e0 <udi_cdc_tx_send+0x114>
		cpu_irq_enable();
  40034c:	2201      	movs	r2, #1
  40034e:	4b2a      	ldr	r3, [pc, #168]	; (4003f8 <udi_cdc_tx_send+0x12c>)
  400350:	701a      	strb	r2, [r3, #0]
  400352:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400356:	b662      	cpsie	i
  400358:	e042      	b.n	4003e0 <udi_cdc_tx_send+0x114>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
  40035a:	2200      	movs	r2, #0
  40035c:	4b29      	ldr	r3, [pc, #164]	; (400404 <udi_cdc_tx_send+0x138>)
  40035e:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
  400360:	4b29      	ldr	r3, [pc, #164]	; (400408 <udi_cdc_tx_send+0x13c>)
  400362:	781b      	ldrb	r3, [r3, #0]
  400364:	f013 0fff 	tst.w	r3, #255	; 0xff
  400368:	d106      	bne.n	400378 <udi_cdc_tx_send+0xac>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  40036a:	4294      	cmp	r4, r2
  40036c:	bf14      	ite	ne
  40036e:	2200      	movne	r2, #0
  400370:	2201      	moveq	r2, #1
  400372:	4b22      	ldr	r3, [pc, #136]	; (4003fc <udi_cdc_tx_send+0x130>)
  400374:	701a      	strb	r2, [r3, #0]
  400376:	e003      	b.n	400380 <udi_cdc_tx_send+0xb4>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
  400378:	f1d4 0401 	rsbs	r4, r4, #1
  40037c:	bf38      	it	cc
  40037e:	2400      	movcc	r4, #0
	}
	udi_cdc_tx_trans_ongoing[port] = true;
  400380:	2201      	movs	r2, #1
  400382:	4b18      	ldr	r3, [pc, #96]	; (4003e4 <udi_cdc_tx_send+0x118>)
  400384:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400386:	b125      	cbz	r5, 400392 <udi_cdc_tx_send+0xc6>
		cpu_irq_enable();
  400388:	4b1b      	ldr	r3, [pc, #108]	; (4003f8 <udi_cdc_tx_send+0x12c>)
  40038a:	701a      	strb	r2, [r3, #0]
  40038c:	f3bf 8f5f 	dmb	sy
  400390:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
  400392:	4625      	mov	r5, r4
  400394:	4b1a      	ldr	r3, [pc, #104]	; (400400 <udi_cdc_tx_send+0x134>)
  400396:	f833 4014 	ldrh.w	r4, [r3, r4, lsl #1]
  40039a:	f5b4 74a0 	subs.w	r4, r4, #320	; 0x140
  40039e:	bf18      	it	ne
  4003a0:	2401      	movne	r4, #1
	if (b_short_packet) {
  4003a2:	b164      	cbz	r4, 4003be <udi_cdc_tx_send+0xf2>
		if (udd_is_high_speed()) {
  4003a4:	4b10      	ldr	r3, [pc, #64]	; (4003e8 <udi_cdc_tx_send+0x11c>)
  4003a6:	4798      	blx	r3
  4003a8:	b120      	cbz	r0, 4003b4 <udi_cdc_tx_send+0xe8>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
  4003aa:	4b11      	ldr	r3, [pc, #68]	; (4003f0 <udi_cdc_tx_send+0x124>)
  4003ac:	4798      	blx	r3
  4003ae:	4b0f      	ldr	r3, [pc, #60]	; (4003ec <udi_cdc_tx_send+0x120>)
  4003b0:	8018      	strh	r0, [r3, #0]
  4003b2:	e007      	b.n	4003c4 <udi_cdc_tx_send+0xf8>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
  4003b4:	4b0f      	ldr	r3, [pc, #60]	; (4003f4 <udi_cdc_tx_send+0x128>)
  4003b6:	4798      	blx	r3
  4003b8:	4b0c      	ldr	r3, [pc, #48]	; (4003ec <udi_cdc_tx_send+0x120>)
  4003ba:	8018      	strh	r0, [r3, #0]
  4003bc:	e002      	b.n	4003c4 <udi_cdc_tx_send+0xf8>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
  4003be:	2200      	movs	r2, #0
  4003c0:	4b0a      	ldr	r3, [pc, #40]	; (4003ec <udi_cdc_tx_send+0x120>)
  4003c2:	801a      	strh	r2, [r3, #0]
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
  4003c4:	eb05 0685 	add.w	r6, r5, r5, lsl #2
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
  4003c8:	4b0d      	ldr	r3, [pc, #52]	; (400400 <udi_cdc_tx_send+0x134>)
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
  4003ca:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
  4003ce:	4a0f      	ldr	r2, [pc, #60]	; (40040c <udi_cdc_tx_send+0x140>)
  4003d0:	9200      	str	r2, [sp, #0]
  4003d2:	2081      	movs	r0, #129	; 0x81
  4003d4:	4621      	mov	r1, r4
  4003d6:	4a0e      	ldr	r2, [pc, #56]	; (400410 <udi_cdc_tx_send+0x144>)
  4003d8:	eb02 1286 	add.w	r2, r2, r6, lsl #6
  4003dc:	4c0d      	ldr	r4, [pc, #52]	; (400414 <udi_cdc_tx_send+0x148>)
  4003de:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
  4003e0:	b002      	add	sp, #8
  4003e2:	bd70      	pop	{r4, r5, r6, pc}
  4003e4:	20001cd4 	.word	0x20001cd4
  4003e8:	00402951 	.word	0x00402951
  4003ec:	20001cc8 	.word	0x20001cc8
  4003f0:	004029b9 	.word	0x004029b9
  4003f4:	004029a9 	.word	0x004029a9
  4003f8:	200000d0 	.word	0x200000d0
  4003fc:	20001a34 	.word	0x20001a34
  400400:	20001a38 	.word	0x20001a38
  400404:	20001cd8 	.word	0x20001cd8
  400408:	20001f6c 	.word	0x20001f6c
  40040c:	00400419 	.word	0x00400419
  400410:	20001a3c 	.word	0x20001a3c
  400414:	00402d05 	.word	0x00402d05

00400418 <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  400418:	b508      	push	{r3, lr}
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
  40041a:	b978      	cbnz	r0, 40043c <udi_cdc_data_sent+0x24>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
  40041c:	4b08      	ldr	r3, [pc, #32]	; (400440 <udi_cdc_data_sent+0x28>)
  40041e:	781b      	ldrb	r3, [r3, #0]
  400420:	f013 0fff 	tst.w	r3, #255	; 0xff
  400424:	bf14      	ite	ne
  400426:	2200      	movne	r2, #0
  400428:	2201      	moveq	r2, #1
  40042a:	4b06      	ldr	r3, [pc, #24]	; (400444 <udi_cdc_data_sent+0x2c>)
  40042c:	f823 0012 	strh.w	r0, [r3, r2, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
  400430:	4b05      	ldr	r3, [pc, #20]	; (400448 <udi_cdc_data_sent+0x30>)
  400432:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  400434:	4b05      	ldr	r3, [pc, #20]	; (40044c <udi_cdc_data_sent+0x34>)
  400436:	7018      	strb	r0, [r3, #0]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
  400438:	4b05      	ldr	r3, [pc, #20]	; (400450 <udi_cdc_data_sent+0x38>)
  40043a:	4798      	blx	r3
  40043c:	bd08      	pop	{r3, pc}
  40043e:	bf00      	nop
  400440:	20001a34 	.word	0x20001a34
  400444:	20001a38 	.word	0x20001a38
  400448:	20001f6c 	.word	0x20001f6c
  40044c:	20001cd4 	.word	0x20001cd4
  400450:	004002cd 	.word	0x004002cd

00400454 <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
  400454:	b508      	push	{r3, lr}
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
  400456:	2000      	movs	r0, #0
  400458:	4b01      	ldr	r3, [pc, #4]	; (400460 <udi_cdc_data_sof_notify+0xc>)
  40045a:	4798      	blx	r3
  40045c:	bd08      	pop	{r3, pc}
  40045e:	bf00      	nop
  400460:	004002cd 	.word	0x004002cd

00400464 <udi_cdc_data_disable>:
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
}

void udi_cdc_data_disable(void)
{
  400464:	b508      	push	{r3, lr}
	uint8_t port;
	UNUSED(port);

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
  400466:	4b06      	ldr	r3, [pc, #24]	; (400480 <udi_cdc_data_disable+0x1c>)
  400468:	781a      	ldrb	r2, [r3, #0]
  40046a:	3a01      	subs	r2, #1
  40046c:	b2d2      	uxtb	r2, r2
  40046e:	701a      	strb	r2, [r3, #0]
	port = udi_cdc_nb_data_enabled;
  400470:	781b      	ldrb	r3, [r3, #0]
	UDI_CDC_DISABLE_EXT(port);
  400472:	4b04      	ldr	r3, [pc, #16]	; (400484 <udi_cdc_data_disable+0x20>)
  400474:	4798      	blx	r3
	udi_cdc_data_running = false;
  400476:	2200      	movs	r2, #0
  400478:	4b03      	ldr	r3, [pc, #12]	; (400488 <udi_cdc_data_disable+0x24>)
  40047a:	701a      	strb	r2, [r3, #0]
  40047c:	bd08      	pop	{r3, pc}
  40047e:	bf00      	nop
  400480:	20001a30 	.word	0x20001a30
  400484:	00401021 	.word	0x00401021
  400488:	20001ccc 	.word	0x20001ccc

0040048c <udi_cdc_multi_get_nb_received_data>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40048c:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400490:	b672      	cpsid	i
  400492:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400496:	2100      	movs	r1, #0
  400498:	4a09      	ldr	r2, [pc, #36]	; (4004c0 <udi_cdc_multi_get_nb_received_data+0x34>)
  40049a:	7011      	strb	r1, [r2, #0]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  40049c:	4a09      	ldr	r2, [pc, #36]	; (4004c4 <udi_cdc_multi_get_nb_received_data+0x38>)
  40049e:	8810      	ldrh	r0, [r2, #0]
  4004a0:	b280      	uxth	r0, r0
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
  4004a2:	4a09      	ldr	r2, [pc, #36]	; (4004c8 <udi_cdc_multi_get_nb_received_data+0x3c>)
  4004a4:	7811      	ldrb	r1, [r2, #0]
  4004a6:	4a09      	ldr	r2, [pc, #36]	; (4004cc <udi_cdc_multi_get_nb_received_data+0x40>)
  4004a8:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
  4004ac:	1a10      	subs	r0, r2, r0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4004ae:	b92b      	cbnz	r3, 4004bc <udi_cdc_multi_get_nb_received_data+0x30>
		cpu_irq_enable();
  4004b0:	2201      	movs	r2, #1
  4004b2:	4b03      	ldr	r3, [pc, #12]	; (4004c0 <udi_cdc_multi_get_nb_received_data+0x34>)
  4004b4:	701a      	strb	r2, [r3, #0]
  4004b6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4004ba:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
  4004bc:	4770      	bx	lr
  4004be:	bf00      	nop
  4004c0:	200000d0 	.word	0x200000d0
  4004c4:	20001cc4 	.word	0x20001cc4
  4004c8:	20001cd0 	.word	0x20001cd0
  4004cc:	20001cbc 	.word	0x20001cbc

004004d0 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
  4004d0:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
  4004d2:	4b03      	ldr	r3, [pc, #12]	; (4004e0 <udi_cdc_multi_is_rx_ready+0x10>)
  4004d4:	4798      	blx	r3
}
  4004d6:	3000      	adds	r0, #0
  4004d8:	bf18      	it	ne
  4004da:	2001      	movne	r0, #1
  4004dc:	bd08      	pop	{r3, pc}
  4004de:	bf00      	nop
  4004e0:	0040048d 	.word	0x0040048d

004004e4 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
  4004e4:	b510      	push	{r4, lr}
  4004e6:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4004e8:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  4004ec:	f1d3 0301 	rsbs	r3, r3, #1
  4004f0:	bf38      	it	cc
  4004f2:	2300      	movcc	r3, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4004f4:	b672      	cpsid	i
  4004f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4004fa:	2100      	movs	r1, #0
  4004fc:	4a20      	ldr	r2, [pc, #128]	; (400580 <udi_cdc_rx_start+0x9c>)
  4004fe:	7011      	strb	r1, [r2, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
  400500:	4a20      	ldr	r2, [pc, #128]	; (400584 <udi_cdc_rx_start+0xa0>)
  400502:	7814      	ldrb	r4, [r2, #0]
  400504:	b2e4      	uxtb	r4, r4
	if (udi_cdc_rx_trans_ongoing[port] ||
  400506:	4a20      	ldr	r2, [pc, #128]	; (400588 <udi_cdc_rx_start+0xa4>)
  400508:	7812      	ldrb	r2, [r2, #0]
  40050a:	f012 0fff 	tst.w	r2, #255	; 0xff
  40050e:	d107      	bne.n	400520 <udi_cdc_rx_start+0x3c>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
  400510:	4a1e      	ldr	r2, [pc, #120]	; (40058c <udi_cdc_rx_start+0xa8>)
  400512:	8812      	ldrh	r2, [r2, #0]
  400514:	b292      	uxth	r2, r2
  400516:	491e      	ldr	r1, [pc, #120]	; (400590 <udi_cdc_rx_start+0xac>)
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
  400518:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
  40051c:	4291      	cmp	r1, r2
  40051e:	d908      	bls.n	400532 <udi_cdc_rx_start+0x4e>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400520:	b353      	cbz	r3, 400578 <udi_cdc_rx_start+0x94>
		cpu_irq_enable();
  400522:	2201      	movs	r2, #1
  400524:	4b16      	ldr	r3, [pc, #88]	; (400580 <udi_cdc_rx_start+0x9c>)
  400526:	701a      	strb	r2, [r3, #0]
  400528:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  40052c:	b662      	cpsie	i
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
  40052e:	2000      	movs	r0, #0
  400530:	e023      	b.n	40057a <udi_cdc_rx_start+0x96>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
  400532:	2100      	movs	r1, #0
  400534:	4a15      	ldr	r2, [pc, #84]	; (40058c <udi_cdc_rx_start+0xa8>)
  400536:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  400538:	428c      	cmp	r4, r1
  40053a:	bf14      	ite	ne
  40053c:	2100      	movne	r1, #0
  40053e:	2101      	moveq	r1, #1
  400540:	4a10      	ldr	r2, [pc, #64]	; (400584 <udi_cdc_rx_start+0xa0>)
  400542:	7011      	strb	r1, [r2, #0]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
  400544:	2101      	movs	r1, #1
  400546:	4a10      	ldr	r2, [pc, #64]	; (400588 <udi_cdc_rx_start+0xa4>)
  400548:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40054a:	b123      	cbz	r3, 400556 <udi_cdc_rx_start+0x72>
		cpu_irq_enable();
  40054c:	4b0c      	ldr	r3, [pc, #48]	; (400580 <udi_cdc_rx_start+0x9c>)
  40054e:	7019      	strb	r1, [r3, #0]
  400550:	f3bf 8f5f 	dmb	sy
  400554:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
  400556:	2000      	movs	r0, #0
  400558:	4b0e      	ldr	r3, [pc, #56]	; (400594 <udi_cdc_rx_start+0xb0>)
  40055a:	4798      	blx	r3
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
  40055c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
  400560:	4b0d      	ldr	r3, [pc, #52]	; (400598 <udi_cdc_rx_start+0xb4>)
  400562:	9300      	str	r3, [sp, #0]
  400564:	2002      	movs	r0, #2
  400566:	2101      	movs	r1, #1
  400568:	4a0c      	ldr	r2, [pc, #48]	; (40059c <udi_cdc_rx_start+0xb8>)
  40056a:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  40056e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  400572:	4c0b      	ldr	r4, [pc, #44]	; (4005a0 <udi_cdc_rx_start+0xbc>)
  400574:	47a0      	blx	r4
  400576:	e000      	b.n	40057a <udi_cdc_rx_start+0x96>
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
  400578:	2000      	movs	r0, #0
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
  40057a:	b002      	add	sp, #8
  40057c:	bd10      	pop	{r4, pc}
  40057e:	bf00      	nop
  400580:	200000d0 	.word	0x200000d0
  400584:	20001cd0 	.word	0x20001cd0
  400588:	20001f68 	.word	0x20001f68
  40058c:	20001cc4 	.word	0x20001cc4
  400590:	20001cbc 	.word	0x20001cbc
  400594:	004004d1 	.word	0x004004d1
  400598:	00400635 	.word	0x00400635
  40059c:	20001ce8 	.word	0x20001ce8
  4005a0:	00402d05 	.word	0x00402d05

004005a4 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
  4005a4:	b510      	push	{r4, lr}
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
  4005a6:	2400      	movs	r4, #0
  4005a8:	4b15      	ldr	r3, [pc, #84]	; (400600 <udi_cdc_data_enable+0x5c>)
  4005aa:	701c      	strb	r4, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
  4005ac:	4b15      	ldr	r3, [pc, #84]	; (400604 <udi_cdc_data_enable+0x60>)
  4005ae:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
  4005b0:	4b15      	ldr	r3, [pc, #84]	; (400608 <udi_cdc_data_enable+0x64>)
  4005b2:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
  4005b4:	4b15      	ldr	r3, [pc, #84]	; (40060c <udi_cdc_data_enable+0x68>)
  4005b6:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
  4005b8:	4b15      	ldr	r3, [pc, #84]	; (400610 <udi_cdc_data_enable+0x6c>)
  4005ba:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
  4005bc:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
  4005be:	4b15      	ldr	r3, [pc, #84]	; (400614 <udi_cdc_data_enable+0x70>)
  4005c0:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
  4005c2:	4620      	mov	r0, r4
  4005c4:	4b14      	ldr	r3, [pc, #80]	; (400618 <udi_cdc_data_enable+0x74>)
  4005c6:	4798      	blx	r3

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
  4005c8:	4b14      	ldr	r3, [pc, #80]	; (40061c <udi_cdc_data_enable+0x78>)
  4005ca:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
  4005cc:	4b14      	ldr	r3, [pc, #80]	; (400620 <udi_cdc_data_enable+0x7c>)
  4005ce:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
  4005d0:	4b14      	ldr	r3, [pc, #80]	; (400624 <udi_cdc_data_enable+0x80>)
  4005d2:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_pos[port] = 0;
  4005d4:	4b14      	ldr	r3, [pc, #80]	; (400628 <udi_cdc_data_enable+0x84>)
  4005d6:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
  4005d8:	4620      	mov	r0, r4
  4005da:	4b14      	ldr	r3, [pc, #80]	; (40062c <udi_cdc_data_enable+0x88>)
  4005dc:	4798      	blx	r3
  4005de:	4602      	mov	r2, r0
  4005e0:	b158      	cbz	r0, 4005fa <udi_cdc_data_enable+0x56>
		return false;
	}
	udi_cdc_nb_data_enabled++;
  4005e2:	4b07      	ldr	r3, [pc, #28]	; (400600 <udi_cdc_data_enable+0x5c>)
  4005e4:	7819      	ldrb	r1, [r3, #0]
  4005e6:	3101      	adds	r1, #1
  4005e8:	b2c9      	uxtb	r1, r1
  4005ea:	7019      	strb	r1, [r3, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
  4005ec:	781b      	ldrb	r3, [r3, #0]
  4005ee:	b2db      	uxtb	r3, r3
  4005f0:	2b01      	cmp	r3, #1
  4005f2:	d102      	bne.n	4005fa <udi_cdc_data_enable+0x56>
		udi_cdc_data_running = true;
  4005f4:	2101      	movs	r1, #1
  4005f6:	4b0e      	ldr	r3, [pc, #56]	; (400630 <udi_cdc_data_enable+0x8c>)
  4005f8:	7019      	strb	r1, [r3, #0]
	}
	return true;
}
  4005fa:	4610      	mov	r0, r2
  4005fc:	bd10      	pop	{r4, pc}
  4005fe:	bf00      	nop
  400600:	20001a30 	.word	0x20001a30
  400604:	20001cd4 	.word	0x20001cd4
  400608:	20001f6c 	.word	0x20001f6c
  40060c:	20001a34 	.word	0x20001a34
  400610:	20001a38 	.word	0x20001a38
  400614:	20001cc8 	.word	0x20001cc8
  400618:	004002cd 	.word	0x004002cd
  40061c:	20001f68 	.word	0x20001f68
  400620:	20001cd0 	.word	0x20001cd0
  400624:	20001cbc 	.word	0x20001cbc
  400628:	20001cc4 	.word	0x20001cc4
  40062c:	004004e5 	.word	0x004004e5
  400630:	20001ccc 	.word	0x20001ccc

00400634 <udi_cdc_data_received>:
			udi_cdc_data_received);
}


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  400634:	b510      	push	{r4, lr}
  400636:	b082      	sub	sp, #8
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
  400638:	b9e8      	cbnz	r0, 400676 <udi_cdc_data_received+0x42>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
  40063a:	4b10      	ldr	r3, [pc, #64]	; (40067c <udi_cdc_data_received+0x48>)
  40063c:	781b      	ldrb	r3, [r3, #0]
  40063e:	f013 0fff 	tst.w	r3, #255	; 0xff
  400642:	bf14      	ite	ne
  400644:	2300      	movne	r3, #0
  400646:	2301      	moveq	r3, #1
	if (!n) {
  400648:	b969      	cbnz	r1, 400666 <udi_cdc_data_received+0x32>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
  40064a:	0099      	lsls	r1, r3, #2
  40064c:	440b      	add	r3, r1
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
  40064e:	490c      	ldr	r1, [pc, #48]	; (400680 <udi_cdc_data_received+0x4c>)
  400650:	9100      	str	r1, [sp, #0]
  400652:	4610      	mov	r0, r2
  400654:	2101      	movs	r1, #1
  400656:	4a0b      	ldr	r2, [pc, #44]	; (400684 <udi_cdc_data_received+0x50>)
  400658:	eb02 1283 	add.w	r2, r2, r3, lsl #6
  40065c:	f44f 73a0 	mov.w	r3, #320	; 0x140
  400660:	4c09      	ldr	r4, [pc, #36]	; (400688 <udi_cdc_data_received+0x54>)
  400662:	47a0      	blx	r4
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
  400664:	e007      	b.n	400676 <udi_cdc_data_received+0x42>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
  400666:	4a09      	ldr	r2, [pc, #36]	; (40068c <udi_cdc_data_received+0x58>)
  400668:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
  40066c:	2000      	movs	r0, #0
  40066e:	4b08      	ldr	r3, [pc, #32]	; (400690 <udi_cdc_data_received+0x5c>)
  400670:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
  400672:	4b08      	ldr	r3, [pc, #32]	; (400694 <udi_cdc_data_received+0x60>)
  400674:	4798      	blx	r3
}
  400676:	b002      	add	sp, #8
  400678:	bd10      	pop	{r4, pc}
  40067a:	bf00      	nop
  40067c:	20001cd0 	.word	0x20001cd0
  400680:	00400635 	.word	0x00400635
  400684:	20001ce8 	.word	0x20001ce8
  400688:	00402d05 	.word	0x00402d05
  40068c:	20001cbc 	.word	0x20001cbc
  400690:	20001f68 	.word	0x20001f68
  400694:	004004e5 	.word	0x004004e5

00400698 <udi_cdc_multi_getc>:
{
	return udi_cdc_multi_is_rx_ready(0);
}

int udi_cdc_multi_getc(uint8_t port)
{
  400698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
  40069c:	4b22      	ldr	r3, [pc, #136]	; (400728 <udi_cdc_multi_getc+0x90>)
  40069e:	f893 9006 	ldrb.w	r9, [r3, #6]
  4006a2:	f1b9 0f09 	cmp.w	r9, #9
  4006a6:	bf14      	ite	ne
  4006a8:	f04f 0900 	movne.w	r9, #0
  4006ac:	f04f 0901 	moveq.w	r9, #1
}

int udi_cdc_multi_getc(uint8_t port)
{
	irqflags_t flags;
	int rx_data = 0;
  4006b0:	2000      	movs	r0, #0
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4006b2:	4c1e      	ldr	r4, [pc, #120]	; (40072c <udi_cdc_multi_getc+0x94>)
  4006b4:	4680      	mov	r8, r0
  4006b6:	4607      	mov	r7, r0
	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  4006b8:	4d1d      	ldr	r5, [pc, #116]	; (400730 <udi_cdc_multi_getc+0x98>)



	buf_sel = udi_cdc_rx_buf_sel[port];
  4006ba:	4e1e      	ldr	r6, [pc, #120]	; (400734 <udi_cdc_multi_getc+0x9c>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4006bc:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4006c0:	b672      	cpsid	i
  4006c2:	f3bf 8f5f 	dmb	sy
  4006c6:	7027      	strb	r7, [r4, #0]
	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  4006c8:	882b      	ldrh	r3, [r5, #0]
  4006ca:	b29b      	uxth	r3, r3



	buf_sel = udi_cdc_rx_buf_sel[port];
  4006cc:	7832      	ldrb	r2, [r6, #0]
  4006ce:	b2d2      	uxtb	r2, r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4006d0:	b921      	cbnz	r1, 4006dc <udi_cdc_multi_getc+0x44>
		cpu_irq_enable();
  4006d2:	2101      	movs	r1, #1
  4006d4:	7021      	strb	r1, [r4, #0]
  4006d6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4006da:	b662      	cpsie	i
	cpu_irq_restore(flags);
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
  4006dc:	4916      	ldr	r1, [pc, #88]	; (400738 <udi_cdc_multi_getc+0xa0>)
  4006de:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
  4006e2:	4299      	cmp	r1, r3
  4006e4:	d807      	bhi.n	4006f6 <udi_cdc_multi_getc+0x5e>
		if (!udi_cdc_data_running) {
  4006e6:	4b15      	ldr	r3, [pc, #84]	; (40073c <udi_cdc_multi_getc+0xa4>)
  4006e8:	781b      	ldrb	r3, [r3, #0]
  4006ea:	f013 0fff 	tst.w	r3, #255	; 0xff
  4006ee:	d1e5      	bne.n	4006bc <udi_cdc_multi_getc+0x24>
			return 0;
  4006f0:	2000      	movs	r0, #0
  4006f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
  4006f6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4006fa:	eb03 1282 	add.w	r2, r3, r2, lsl #6
  4006fe:	4910      	ldr	r1, [pc, #64]	; (400740 <udi_cdc_multi_getc+0xa8>)
  400700:	f811 a002 	ldrb.w	sl, [r1, r2]
  400704:	ea40 0a0a 	orr.w	sl, r0, sl
	udi_cdc_rx_pos[port] = pos+1;
  400708:	3301      	adds	r3, #1
  40070a:	b29b      	uxth	r3, r3
  40070c:	802b      	strh	r3, [r5, #0]

	udi_cdc_rx_start(port);
  40070e:	4640      	mov	r0, r8
  400710:	4b0c      	ldr	r3, [pc, #48]	; (400744 <udi_cdc_multi_getc+0xac>)
  400712:	4798      	blx	r3

	if (b_databit_9) {
  400714:	f1b9 0f00 	cmp.w	r9, #0
  400718:	d003      	beq.n	400722 <udi_cdc_multi_getc+0x8a>
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
  40071a:	ea4f 200a 	mov.w	r0, sl, lsl #8

	udi_cdc_rx_start(port);

	if (b_databit_9) {
		// Receive MSB
		b_databit_9 = false;
  40071e:	46c1      	mov	r9, r8
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
  400720:	e7cc      	b.n	4006bc <udi_cdc_multi_getc+0x24>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
  400722:	4650      	mov	r0, sl
		b_databit_9 = false;
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
  400724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400728:	20001a28 	.word	0x20001a28
  40072c:	200000d0 	.word	0x200000d0
  400730:	20001cc4 	.word	0x20001cc4
  400734:	20001cd0 	.word	0x20001cd0
  400738:	20001cbc 	.word	0x20001cbc
  40073c:	20001ccc 	.word	0x20001ccc
  400740:	20001ce8 	.word	0x20001ce8
  400744:	004004e5 	.word	0x004004e5

00400748 <udi_cdc_getc>:

int udi_cdc_getc(void)
{
  400748:	b508      	push	{r3, lr}
	return udi_cdc_multi_getc(0);
  40074a:	2000      	movs	r0, #0
  40074c:	4b01      	ldr	r3, [pc, #4]	; (400754 <udi_cdc_getc+0xc>)
  40074e:	4798      	blx	r3
}
  400750:	bd08      	pop	{r3, pc}
  400752:	bf00      	nop
  400754:	00400699 	.word	0x00400699

00400758 <udi_cdc_multi_get_free_tx_buffer>:
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
  400758:	b410      	push	{r4}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40075a:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40075e:	b672      	cpsid	i
  400760:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400764:	2200      	movs	r2, #0
  400766:	4b18      	ldr	r3, [pc, #96]	; (4007c8 <udi_cdc_multi_get_free_tx_buffer+0x70>)
  400768:	701a      	strb	r2, [r3, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
  40076a:	4b18      	ldr	r3, [pc, #96]	; (4007cc <udi_cdc_multi_get_free_tx_buffer+0x74>)
  40076c:	7819      	ldrb	r1, [r3, #0]
  40076e:	b2c9      	uxtb	r1, r1
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
  400770:	4a17      	ldr	r2, [pc, #92]	; (4007d0 <udi_cdc_multi_get_free_tx_buffer+0x78>)
  400772:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
  400776:	f1d1 0101 	rsbs	r1, r1, #1
  40077a:	bf38      	it	cc
  40077c:	2100      	movcc	r1, #0
  40077e:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
  400782:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
  400786:	d111      	bne.n	4007ac <udi_cdc_multi_get_free_tx_buffer+0x54>
		if ((!udi_cdc_tx_trans_ongoing[port])
  400788:	4a12      	ldr	r2, [pc, #72]	; (4007d4 <udi_cdc_multi_get_free_tx_buffer+0x7c>)
  40078a:	7812      	ldrb	r2, [r2, #0]
  40078c:	f012 0fff 	tst.w	r2, #255	; 0xff
  400790:	d10c      	bne.n	4007ac <udi_cdc_multi_get_free_tx_buffer+0x54>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
  400792:	4a11      	ldr	r2, [pc, #68]	; (4007d8 <udi_cdc_multi_get_free_tx_buffer+0x80>)
  400794:	7812      	ldrb	r2, [r2, #0]
  400796:	f012 0fff 	tst.w	r2, #255	; 0xff
  40079a:	d107      	bne.n	4007ac <udi_cdc_multi_get_free_tx_buffer+0x54>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
  40079c:	2201      	movs	r2, #1
  40079e:	4b0e      	ldr	r3, [pc, #56]	; (4007d8 <udi_cdc_multi_get_free_tx_buffer+0x80>)
  4007a0:	701a      	strb	r2, [r3, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
  4007a2:	4b0a      	ldr	r3, [pc, #40]	; (4007cc <udi_cdc_multi_get_free_tx_buffer+0x74>)
  4007a4:	7019      	strb	r1, [r3, #0]
			buf_sel_nb = 0;
			buf_nosel_nb = UDI_CDC_TX_BUFFERS;
  4007a6:	f44f 70a0 	mov.w	r0, #320	; 0x140
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
  4007aa:	2300      	movs	r3, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4007ac:	b92c      	cbnz	r4, 4007ba <udi_cdc_multi_get_free_tx_buffer+0x62>
		cpu_irq_enable();
  4007ae:	2101      	movs	r1, #1
  4007b0:	4a05      	ldr	r2, [pc, #20]	; (4007c8 <udi_cdc_multi_get_free_tx_buffer+0x70>)
  4007b2:	7011      	strb	r1, [r2, #0]
  4007b4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4007b8:	b662      	cpsie	i
  4007ba:	4418      	add	r0, r3
		}
	}
	cpu_irq_restore(flags);

	return (UDI_CDC_TX_BUFFERS - buf_sel_nb) + (UDI_CDC_TX_BUFFERS - buf_nosel_nb);
}
  4007bc:	f5c0 7020 	rsb	r0, r0, #640	; 0x280
  4007c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007c4:	4770      	bx	lr
  4007c6:	bf00      	nop
  4007c8:	200000d0 	.word	0x200000d0
  4007cc:	20001a34 	.word	0x20001a34
  4007d0:	20001a38 	.word	0x20001a38
  4007d4:	20001cd4 	.word	0x20001cd4
  4007d8:	20001f6c 	.word	0x20001f6c

004007dc <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
  4007dc:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
  4007de:	4b03      	ldr	r3, [pc, #12]	; (4007ec <udi_cdc_multi_is_tx_ready+0x10>)
  4007e0:	4798      	blx	r3
}
  4007e2:	3000      	adds	r0, #0
  4007e4:	bf18      	it	ne
  4007e6:	2001      	movne	r0, #1
  4007e8:	bd08      	pop	{r3, pc}
  4007ea:	bf00      	nop
  4007ec:	00400759 	.word	0x00400759

004007f0 <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
  4007f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007f4:	460c      	mov	r4, r1

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
  4007f6:	4b1c      	ldr	r3, [pc, #112]	; (400868 <udi_cdc_multi_putc+0x78>)
  4007f8:	799e      	ldrb	r6, [r3, #6]
  4007fa:	2e09      	cmp	r6, #9
  4007fc:	bf14      	ite	ne
  4007fe:	2600      	movne	r6, #0
  400800:	2601      	moveq	r6, #1

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
  400802:	4d1a      	ldr	r5, [pc, #104]	; (40086c <udi_cdc_multi_putc+0x7c>)
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400804:	4f1a      	ldr	r7, [pc, #104]	; (400870 <udi_cdc_multi_putc+0x80>)
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
  400806:	f8df 8078 	ldr.w	r8, [pc, #120]	; 400880 <udi_cdc_multi_putc+0x90>

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
  40080a:	2000      	movs	r0, #0
  40080c:	47a8      	blx	r5
  40080e:	b930      	cbnz	r0, 40081e <udi_cdc_multi_putc+0x2e>
		if (!udi_cdc_data_running) {
  400810:	4b18      	ldr	r3, [pc, #96]	; (400874 <udi_cdc_multi_putc+0x84>)
  400812:	781b      	ldrb	r3, [r3, #0]
  400814:	f013 0fff 	tst.w	r3, #255	; 0xff
  400818:	d1f7      	bne.n	40080a <udi_cdc_multi_putc+0x1a>
  40081a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40081e:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400822:	b672      	cpsid	i
  400824:	f3bf 8f5f 	dmb	sy
  400828:	2300      	movs	r3, #0
  40082a:	703b      	strb	r3, [r7, #0]
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
  40082c:	f898 3000 	ldrb.w	r3, [r8]
  400830:	b2db      	uxtb	r3, r3
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
  400832:	4811      	ldr	r0, [pc, #68]	; (400878 <udi_cdc_multi_putc+0x88>)
  400834:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
  400838:	f102 0c01 	add.w	ip, r2, #1
  40083c:	f820 c013 	strh.w	ip, [r0, r3, lsl #1]
  400840:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400844:	eb02 1283 	add.w	r2, r2, r3, lsl #6
  400848:	4b0c      	ldr	r3, [pc, #48]	; (40087c <udi_cdc_multi_putc+0x8c>)
  40084a:	549c      	strb	r4, [r3, r2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40084c:	b921      	cbnz	r1, 400858 <udi_cdc_multi_putc+0x68>
		cpu_irq_enable();
  40084e:	2301      	movs	r3, #1
  400850:	703b      	strb	r3, [r7, #0]
  400852:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400856:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (b_databit_9) {
  400858:	b116      	cbz	r6, 400860 <udi_cdc_multi_putc+0x70>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
  40085a:	1224      	asrs	r4, r4, #8
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
  40085c:	2600      	movs	r6, #0
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
  40085e:	e7d4      	b.n	40080a <udi_cdc_multi_putc+0x1a>
	}
	return true;
  400860:	2001      	movs	r0, #1
}
  400862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400866:	bf00      	nop
  400868:	20001a28 	.word	0x20001a28
  40086c:	004007dd 	.word	0x004007dd
  400870:	200000d0 	.word	0x200000d0
  400874:	20001ccc 	.word	0x20001ccc
  400878:	20001a38 	.word	0x20001a38
  40087c:	20001a3c 	.word	0x20001a3c
  400880:	20001a34 	.word	0x20001a34

00400884 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
  400884:	b508      	push	{r3, lr}
  400886:	4601      	mov	r1, r0
	return udi_cdc_multi_putc(0, value);
  400888:	2000      	movs	r0, #0
  40088a:	4b01      	ldr	r3, [pc, #4]	; (400890 <udi_cdc_putc+0xc>)
  40088c:	4798      	blx	r3
}
  40088e:	bd08      	pop	{r3, pc}
  400890:	004007f1 	.word	0x004007f1

00400894 <udc_next_desc_in_iface>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  400894:	4b0f      	ldr	r3, [pc, #60]	; (4008d4 <udc_next_desc_in_iface+0x40>)
  400896:	681b      	ldr	r3, [r3, #0]
  400898:	681b      	ldr	r3, [r3, #0]
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  40089a:	885a      	ldrh	r2, [r3, #2]
  40089c:	441a      	add	r2, r3
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  40089e:	7803      	ldrb	r3, [r0, #0]
  4008a0:	4418      	add	r0, r3
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  4008a2:	4290      	cmp	r0, r2
  4008a4:	d210      	bcs.n	4008c8 <udc_next_desc_in_iface+0x34>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  4008a6:	7843      	ldrb	r3, [r0, #1]
  4008a8:	2b04      	cmp	r3, #4
  4008aa:	d00f      	beq.n	4008cc <udc_next_desc_in_iface+0x38>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  4008ac:	428b      	cmp	r3, r1
  4008ae:	d105      	bne.n	4008bc <udc_next_desc_in_iface+0x28>
  4008b0:	4770      	bx	lr
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  4008b2:	7843      	ldrb	r3, [r0, #1]
  4008b4:	2b04      	cmp	r3, #4
  4008b6:	d00b      	beq.n	4008d0 <udc_next_desc_in_iface+0x3c>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  4008b8:	428b      	cmp	r3, r1
  4008ba:	d00a      	beq.n	4008d2 <udc_next_desc_in_iface+0x3e>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  4008bc:	7803      	ldrb	r3, [r0, #0]
  4008be:	4418      	add	r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  4008c0:	4290      	cmp	r0, r2
  4008c2:	d3f6      	bcc.n	4008b2 <udc_next_desc_in_iface+0x1e>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
  4008c4:	2000      	movs	r0, #0
  4008c6:	4770      	bx	lr
  4008c8:	2000      	movs	r0, #0
  4008ca:	4770      	bx	lr
  4008cc:	2000      	movs	r0, #0
  4008ce:	4770      	bx	lr
  4008d0:	2000      	movs	r0, #0
}
  4008d2:	4770      	bx	lr
  4008d4:	20001f74 	.word	0x20001f74

004008d8 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
  4008d8:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
  4008da:	4b03      	ldr	r3, [pc, #12]	; (4008e8 <udc_valid_address+0x10>)
  4008dc:	7898      	ldrb	r0, [r3, #2]
  4008de:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4008e2:	4b02      	ldr	r3, [pc, #8]	; (4008ec <udc_valid_address+0x14>)
  4008e4:	4798      	blx	r3
  4008e6:	bd08      	pop	{r3, pc}
  4008e8:	20002304 	.word	0x20002304
  4008ec:	00402955 	.word	0x00402955

004008f0 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
  4008f0:	b410      	push	{r4}
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
  4008f2:	4b16      	ldr	r3, [pc, #88]	; (40094c <udc_update_iface_desc+0x5c>)
  4008f4:	781b      	ldrb	r3, [r3, #0]
  4008f6:	b303      	cbz	r3, 40093a <udc_update_iface_desc+0x4a>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  4008f8:	4b15      	ldr	r3, [pc, #84]	; (400950 <udc_update_iface_desc+0x60>)
  4008fa:	681b      	ldr	r3, [r3, #0]
  4008fc:	681b      	ldr	r3, [r3, #0]
  4008fe:	791a      	ldrb	r2, [r3, #4]
  400900:	4282      	cmp	r2, r0
  400902:	d91c      	bls.n	40093e <udc_update_iface_desc+0x4e>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
  400904:	4a13      	ldr	r2, [pc, #76]	; (400954 <udc_update_iface_desc+0x64>)
  400906:	6013      	str	r3, [r2, #0]
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  400908:	885c      	ldrh	r4, [r3, #2]
  40090a:	441c      	add	r4, r3
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
  40090c:	42a3      	cmp	r3, r4
  40090e:	d218      	bcs.n	400942 <udc_update_iface_desc+0x52>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
  400910:	785a      	ldrb	r2, [r3, #1]
  400912:	2a04      	cmp	r2, #4
  400914:	d109      	bne.n	40092a <udc_update_iface_desc+0x3a>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  400916:	789a      	ldrb	r2, [r3, #2]
  400918:	4282      	cmp	r2, r0
  40091a:	d106      	bne.n	40092a <udc_update_iface_desc+0x3a>
  40091c:	78da      	ldrb	r2, [r3, #3]
  40091e:	428a      	cmp	r2, r1
  400920:	d103      	bne.n	40092a <udc_update_iface_desc+0x3a>
  400922:	4a0c      	ldr	r2, [pc, #48]	; (400954 <udc_update_iface_desc+0x64>)
  400924:	6013      	str	r3, [r2, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
  400926:	2001      	movs	r0, #1
  400928:	e00c      	b.n	400944 <udc_update_iface_desc+0x54>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  40092a:	781a      	ldrb	r2, [r3, #0]
  40092c:	4413      	add	r3, r2
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
  40092e:	42a3      	cmp	r3, r4
  400930:	d3ee      	bcc.n	400910 <udc_update_iface_desc+0x20>
  400932:	4a08      	ldr	r2, [pc, #32]	; (400954 <udc_update_iface_desc+0x64>)
  400934:	6013      	str	r3, [r2, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
  400936:	2000      	movs	r0, #0
  400938:	e004      	b.n	400944 <udc_update_iface_desc+0x54>
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
  40093a:	2000      	movs	r0, #0
  40093c:	e002      	b.n	400944 <udc_update_iface_desc+0x54>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
  40093e:	2000      	movs	r0, #0
  400940:	e000      	b.n	400944 <udc_update_iface_desc+0x54>
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
  400942:	2000      	movs	r0, #0
}
  400944:	f85d 4b04 	ldr.w	r4, [sp], #4
  400948:	4770      	bx	lr
  40094a:	bf00      	nop
  40094c:	20001f7e 	.word	0x20001f7e
  400950:	20001f74 	.word	0x20001f74
  400954:	20001f80 	.word	0x20001f80

00400958 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
  400958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40095c:	4604      	mov	r4, r0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  40095e:	2100      	movs	r1, #0
  400960:	4b12      	ldr	r3, [pc, #72]	; (4009ac <udc_iface_disable+0x54>)
  400962:	4798      	blx	r3
  400964:	4680      	mov	r8, r0
  400966:	b1e8      	cbz	r0, 4009a4 <udc_iface_disable+0x4c>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400968:	4b11      	ldr	r3, [pc, #68]	; (4009b0 <udc_iface_disable+0x58>)
  40096a:	681b      	ldr	r3, [r3, #0]
  40096c:	685b      	ldr	r3, [r3, #4]
  40096e:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400972:	f8d9 300c 	ldr.w	r3, [r9, #12]
  400976:	4798      	blx	r3
  400978:	4601      	mov	r1, r0
  40097a:	4620      	mov	r0, r4
  40097c:	4b0b      	ldr	r3, [pc, #44]	; (4009ac <udc_iface_disable+0x54>)
  40097e:	4798      	blx	r3
  400980:	4680      	mov	r8, r0
  400982:	b178      	cbz	r0, 4009a4 <udc_iface_disable+0x4c>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  400984:	4b0b      	ldr	r3, [pc, #44]	; (4009b4 <udc_iface_disable+0x5c>)
  400986:	681c      	ldr	r4, [r3, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400988:	2605      	movs	r6, #5
  40098a:	4d0b      	ldr	r5, [pc, #44]	; (4009b8 <udc_iface_disable+0x60>)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
  40098c:	4f0b      	ldr	r7, [pc, #44]	; (4009bc <udc_iface_disable+0x64>)
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  40098e:	4620      	mov	r0, r4
  400990:	4631      	mov	r1, r6
  400992:	47a8      	blx	r5
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
  400994:	4604      	mov	r4, r0
  400996:	b110      	cbz	r0, 40099e <udc_iface_disable+0x46>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
  400998:	7880      	ldrb	r0, [r0, #2]
  40099a:	47b8      	blx	r7
		}
  40099c:	e7f7      	b.n	40098e <udc_iface_disable+0x36>
	}
#endif

	// Disable interface
	udi_api->disable();
  40099e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4009a2:	4798      	blx	r3
	return true;
}
  4009a4:	4640      	mov	r0, r8
  4009a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009aa:	bf00      	nop
  4009ac:	004008f1 	.word	0x004008f1
  4009b0:	20001f74 	.word	0x20001f74
  4009b4:	20001f80 	.word	0x20001f80
  4009b8:	00400895 	.word	0x00400895
  4009bc:	00402acd 	.word	0x00402acd

004009c0 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
  4009c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009c4:	4680      	mov	r8, r0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
  4009c6:	4b10      	ldr	r3, [pc, #64]	; (400a08 <udc_iface_enable+0x48>)
  4009c8:	4798      	blx	r3
  4009ca:	4603      	mov	r3, r0
  4009cc:	b1c8      	cbz	r0, 400a02 <udc_iface_enable+0x42>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  4009ce:	4b0f      	ldr	r3, [pc, #60]	; (400a0c <udc_iface_enable+0x4c>)
  4009d0:	681c      	ldr	r4, [r3, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  4009d2:	2605      	movs	r6, #5
  4009d4:	4d0e      	ldr	r5, [pc, #56]	; (400a10 <udc_iface_enable+0x50>)
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  4009d6:	4f0f      	ldr	r7, [pc, #60]	; (400a14 <udc_iface_enable+0x54>)

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  4009d8:	4620      	mov	r0, r4
  4009da:	4631      	mov	r1, r6
  4009dc:	47a8      	blx	r5
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
  4009de:	4604      	mov	r4, r0
  4009e0:	b138      	cbz	r0, 4009f2 <udc_iface_enable+0x32>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  4009e2:	7880      	ldrb	r0, [r0, #2]
  4009e4:	78e1      	ldrb	r1, [r4, #3]
  4009e6:	88a2      	ldrh	r2, [r4, #4]
  4009e8:	47b8      	blx	r7
  4009ea:	4603      	mov	r3, r0
  4009ec:	2800      	cmp	r0, #0
  4009ee:	d1f3      	bne.n	4009d8 <udc_iface_enable+0x18>
  4009f0:	e007      	b.n	400a02 <udc_iface_enable+0x42>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
  4009f2:	4b09      	ldr	r3, [pc, #36]	; (400a18 <udc_iface_enable+0x58>)
  4009f4:	681b      	ldr	r3, [r3, #0]
  4009f6:	685b      	ldr	r3, [r3, #4]
  4009f8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
  4009fc:	681b      	ldr	r3, [r3, #0]
  4009fe:	4798      	blx	r3
  400a00:	4603      	mov	r3, r0
}
  400a02:	4618      	mov	r0, r3
  400a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a08:	004008f1 	.word	0x004008f1
  400a0c:	20001f80 	.word	0x20001f80
  400a10:	00400895 	.word	0x00400895
  400a14:	004029c9 	.word	0x004029c9
  400a18:	20001f74 	.word	0x20001f74

00400a1c <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
  400a1c:	b508      	push	{r3, lr}
	udd_enable();
  400a1e:	4b01      	ldr	r3, [pc, #4]	; (400a24 <udc_start+0x8>)
  400a20:	4798      	blx	r3
  400a22:	bd08      	pop	{r3, pc}
  400a24:	00402899 	.word	0x00402899

00400a28 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
  400a28:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
  400a2a:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <udc_reset+0x38>)
  400a2c:	781b      	ldrb	r3, [r3, #0]
  400a2e:	b183      	cbz	r3, 400a52 <udc_reset+0x2a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a30:	4b0c      	ldr	r3, [pc, #48]	; (400a64 <udc_reset+0x3c>)
  400a32:	681b      	ldr	r3, [r3, #0]
  400a34:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400a36:	791b      	ldrb	r3, [r3, #4]
  400a38:	b15b      	cbz	r3, 400a52 <udc_reset+0x2a>
  400a3a:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
  400a3c:	4e0a      	ldr	r6, [pc, #40]	; (400a68 <udc_reset+0x40>)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a3e:	4d09      	ldr	r5, [pc, #36]	; (400a64 <udc_reset+0x3c>)
				iface_num++) {
			udc_iface_disable(iface_num);
  400a40:	4620      	mov	r0, r4
  400a42:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
  400a44:	3401      	adds	r4, #1
  400a46:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a48:	682b      	ldr	r3, [r5, #0]
  400a4a:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400a4c:	791b      	ldrb	r3, [r3, #4]
  400a4e:	42a3      	cmp	r3, r4
  400a50:	d8f6      	bhi.n	400a40 <udc_reset+0x18>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
  400a52:	2200      	movs	r2, #0
  400a54:	4b02      	ldr	r3, [pc, #8]	; (400a60 <udc_reset+0x38>)
  400a56:	701a      	strb	r2, [r3, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
  400a58:	2201      	movs	r2, #1
  400a5a:	4b04      	ldr	r3, [pc, #16]	; (400a6c <udc_reset+0x44>)
  400a5c:	801a      	strh	r2, [r3, #0]
  400a5e:	bd70      	pop	{r4, r5, r6, pc}
  400a60:	20001f7e 	.word	0x20001f7e
  400a64:	20001f74 	.word	0x20001f74
  400a68:	00400959 	.word	0x00400959
  400a6c:	20001f7c 	.word	0x20001f7c

00400a70 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
  400a70:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
  400a72:	4b0c      	ldr	r3, [pc, #48]	; (400aa4 <udc_sof_notify+0x34>)
  400a74:	781b      	ldrb	r3, [r3, #0]
  400a76:	b19b      	cbz	r3, 400aa0 <udc_sof_notify+0x30>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a78:	4b0b      	ldr	r3, [pc, #44]	; (400aa8 <udc_sof_notify+0x38>)
  400a7a:	681b      	ldr	r3, [r3, #0]
  400a7c:	681a      	ldr	r2, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400a7e:	7912      	ldrb	r2, [r2, #4]
  400a80:	b172      	cbz	r2, 400aa0 <udc_sof_notify+0x30>
  400a82:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a84:	4d08      	ldr	r5, [pc, #32]	; (400aa8 <udc_sof_notify+0x38>)
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
  400a86:	685b      	ldr	r3, [r3, #4]
  400a88:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  400a8c:	691b      	ldr	r3, [r3, #16]
  400a8e:	b103      	cbz	r3, 400a92 <udc_sof_notify+0x22>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
  400a90:	4798      	blx	r3
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
  400a92:	3401      	adds	r4, #1
  400a94:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a96:	682b      	ldr	r3, [r5, #0]
  400a98:	681a      	ldr	r2, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  400a9a:	7912      	ldrb	r2, [r2, #4]
  400a9c:	42a2      	cmp	r2, r4
  400a9e:	d8f2      	bhi.n	400a86 <udc_sof_notify+0x16>
  400aa0:	bd38      	pop	{r3, r4, r5, pc}
  400aa2:	bf00      	nop
  400aa4:	20001f7e 	.word	0x20001f7e
  400aa8:	20001f74 	.word	0x20001f74

00400aac <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
  400aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
  400ab0:	4b85      	ldr	r3, [pc, #532]	; (400cc8 <udc_process_setup+0x21c>)
  400ab2:	2200      	movs	r2, #0
  400ab4:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
  400ab6:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  400ab8:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
  400aba:	781b      	ldrb	r3, [r3, #0]
  400abc:	f013 0f80 	tst.w	r3, #128	; 0x80
  400ac0:	f000 820a 	beq.w	400ed8 <udc_process_setup+0x42c>
		if (udd_g_ctrlreq.req.wLength == 0) {
  400ac4:	4a80      	ldr	r2, [pc, #512]	; (400cc8 <udc_process_setup+0x21c>)
  400ac6:	88d2      	ldrh	r2, [r2, #6]
  400ac8:	2a00      	cmp	r2, #0
  400aca:	f040 8209 	bne.w	400ee0 <udc_process_setup+0x434>
  400ace:	e1ff      	b.n	400ed0 <udc_process_setup+0x424>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  400ad0:	f013 031f 	ands.w	r3, r3, #31
  400ad4:	f040 8082 	bne.w	400bdc <udc_process_setup+0x130>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  400ad8:	497b      	ldr	r1, [pc, #492]	; (400cc8 <udc_process_setup+0x21c>)
  400ada:	7849      	ldrb	r1, [r1, #1]
  400adc:	2906      	cmp	r1, #6
  400ade:	d00d      	beq.n	400afc <udc_process_setup+0x50>
  400ae0:	2908      	cmp	r1, #8
  400ae2:	d071      	beq.n	400bc8 <udc_process_setup+0x11c>
  400ae4:	2900      	cmp	r1, #0
  400ae6:	d179      	bne.n	400bdc <udc_process_setup+0x130>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
  400ae8:	2a02      	cmp	r2, #2
  400aea:	d105      	bne.n	400af8 <udc_process_setup+0x4c>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
  400aec:	4877      	ldr	r0, [pc, #476]	; (400ccc <udc_process_setup+0x220>)
  400aee:	2102      	movs	r1, #2
  400af0:	4b77      	ldr	r3, [pc, #476]	; (400cd0 <udc_process_setup+0x224>)
  400af2:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
  400af4:	2401      	movs	r4, #1
  400af6:	e197      	b.n	400e28 <udc_process_setup+0x37c>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
  400af8:	2400      	movs	r4, #0
  400afa:	e195      	b.n	400e28 <udc_process_setup+0x37c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400afc:	4b72      	ldr	r3, [pc, #456]	; (400cc8 <udc_process_setup+0x21c>)
  400afe:	885a      	ldrh	r2, [r3, #2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
  400b00:	0a13      	lsrs	r3, r2, #8
  400b02:	3b01      	subs	r3, #1
  400b04:	2b0e      	cmp	r3, #14
  400b06:	d855      	bhi.n	400bb4 <udc_process_setup+0x108>
  400b08:	e8df f003 	tbb	[pc, r3]
  400b0c:	542b0f08 	.word	0x542b0f08
  400b10:	54545454 	.word	0x54545454
  400b14:	54545454 	.word	0x54545454
  400b18:	5454      	.short	0x5454
  400b1a:	22          	.byte	0x22
  400b1b:	00          	.byte	0x00
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
  400b1c:	4b6d      	ldr	r3, [pc, #436]	; (400cd4 <udc_process_setup+0x228>)
  400b1e:	681b      	ldr	r3, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
  400b20:	4618      	mov	r0, r3
  400b22:	7819      	ldrb	r1, [r3, #0]
  400b24:	4b6a      	ldr	r3, [pc, #424]	; (400cd0 <udc_process_setup+0x224>)
  400b26:	4798      	blx	r3
  400b28:	e03b      	b.n	400ba2 <udc_process_setup+0xf6>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400b2a:	b2d2      	uxtb	r2, r2
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
  400b2c:	4b69      	ldr	r3, [pc, #420]	; (400cd4 <udc_process_setup+0x228>)
  400b2e:	681b      	ldr	r3, [r3, #0]
  400b30:	7c5b      	ldrb	r3, [r3, #17]
  400b32:	4293      	cmp	r3, r2
  400b34:	d940      	bls.n	400bb8 <udc_process_setup+0x10c>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
  400b36:	4b67      	ldr	r3, [pc, #412]	; (400cd4 <udc_process_setup+0x228>)
  400b38:	685b      	ldr	r3, [r3, #4]
  400b3a:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
  400b3e:	4618      	mov	r0, r3
  400b40:	8859      	ldrh	r1, [r3, #2]
  400b42:	4b63      	ldr	r3, [pc, #396]	; (400cd0 <udc_process_setup+0x224>)
  400b44:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
  400b46:	4b60      	ldr	r3, [pc, #384]	; (400cc8 <udc_process_setup+0x21c>)
  400b48:	689b      	ldr	r3, [r3, #8]
  400b4a:	2202      	movs	r2, #2
  400b4c:	705a      	strb	r2, [r3, #1]
  400b4e:	e028      	b.n	400ba2 <udc_process_setup+0xf6>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
  400b50:	4b60      	ldr	r3, [pc, #384]	; (400cd4 <udc_process_setup+0x228>)
  400b52:	689b      	ldr	r3, [r3, #8]
  400b54:	2b00      	cmp	r3, #0
  400b56:	d031      	beq.n	400bbc <udc_process_setup+0x110>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  400b58:	4618      	mov	r0, r3
  400b5a:	8859      	ldrh	r1, [r3, #2]
  400b5c:	4b5c      	ldr	r3, [pc, #368]	; (400cd0 <udc_process_setup+0x224>)
  400b5e:	4798      	blx	r3
  400b60:	e01f      	b.n	400ba2 <udc_process_setup+0xf6>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
  400b62:	b2d2      	uxtb	r2, r2
  400b64:	2a01      	cmp	r2, #1
  400b66:	d008      	beq.n	400b7a <udc_process_setup+0xce>
  400b68:	b112      	cbz	r2, 400b70 <udc_process_setup+0xc4>
  400b6a:	2a02      	cmp	r2, #2
  400b6c:	d008      	beq.n	400b80 <udc_process_setup+0xd4>
  400b6e:	e027      	b.n	400bc0 <udc_process_setup+0x114>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
  400b70:	4859      	ldr	r0, [pc, #356]	; (400cd8 <udc_process_setup+0x22c>)
  400b72:	2104      	movs	r1, #4
  400b74:	4b56      	ldr	r3, [pc, #344]	; (400cd0 <udc_process_setup+0x224>)
  400b76:	4798      	blx	r3
  400b78:	e013      	b.n	400ba2 <udc_process_setup+0xf6>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
  400b7a:	4c58      	ldr	r4, [pc, #352]	; (400cdc <udc_process_setup+0x230>)
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
  400b7c:	2009      	movs	r0, #9
  400b7e:	e001      	b.n	400b84 <udc_process_setup+0xd8>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
  400b80:	4c57      	ldr	r4, [pc, #348]	; (400ce0 <udc_process_setup+0x234>)
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
  400b82:	2003      	movs	r0, #3
  400b84:	4a57      	ldr	r2, [pc, #348]	; (400ce4 <udc_process_setup+0x238>)
  400b86:	2300      	movs	r3, #0
  400b88:	3202      	adds	r2, #2
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
  400b8a:	5ce1      	ldrb	r1, [r4, r3]
  400b8c:	8051      	strh	r1, [r2, #2]
  400b8e:	3301      	adds	r3, #1
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
  400b90:	b2d9      	uxtb	r1, r3
  400b92:	4281      	cmp	r1, r0
  400b94:	d3f8      	bcc.n	400b88 <udc_process_setup+0xdc>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
  400b96:	0041      	lsls	r1, r0, #1
  400b98:	3102      	adds	r1, #2
  400b9a:	4853      	ldr	r0, [pc, #332]	; (400ce8 <udc_process_setup+0x23c>)
  400b9c:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
  400b9e:	4b4c      	ldr	r3, [pc, #304]	; (400cd0 <udc_process_setup+0x224>)
  400ba0:	4798      	blx	r3
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
  400ba2:	4b49      	ldr	r3, [pc, #292]	; (400cc8 <udc_process_setup+0x21c>)
  400ba4:	88da      	ldrh	r2, [r3, #6]
  400ba6:	899b      	ldrh	r3, [r3, #12]
  400ba8:	4293      	cmp	r3, r2
  400baa:	d90b      	bls.n	400bc4 <udc_process_setup+0x118>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
  400bac:	4b46      	ldr	r3, [pc, #280]	; (400cc8 <udc_process_setup+0x21c>)
  400bae:	819a      	strh	r2, [r3, #12]
	}
	return true;
  400bb0:	2401      	movs	r4, #1
  400bb2:	e139      	b.n	400e28 <udc_process_setup+0x37c>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
  400bb4:	2400      	movs	r4, #0
  400bb6:	e137      	b.n	400e28 <udc_process_setup+0x37c>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
  400bb8:	2400      	movs	r4, #0
  400bba:	e135      	b.n	400e28 <udc_process_setup+0x37c>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
  400bbc:	2400      	movs	r4, #0
  400bbe:	e133      	b.n	400e28 <udc_process_setup+0x37c>
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
  400bc0:	2400      	movs	r4, #0
  400bc2:	e131      	b.n	400e28 <udc_process_setup+0x37c>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
  400bc4:	2401      	movs	r4, #1
  400bc6:	e12f      	b.n	400e28 <udc_process_setup+0x37c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
  400bc8:	2a01      	cmp	r2, #1
  400bca:	d105      	bne.n	400bd8 <udc_process_setup+0x12c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
  400bcc:	4847      	ldr	r0, [pc, #284]	; (400cec <udc_process_setup+0x240>)
  400bce:	2101      	movs	r1, #1
  400bd0:	4b3f      	ldr	r3, [pc, #252]	; (400cd0 <udc_process_setup+0x224>)
  400bd2:	4798      	blx	r3
	return true;
  400bd4:	2401      	movs	r4, #1
  400bd6:	e127      	b.n	400e28 <udc_process_setup+0x37c>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
  400bd8:	2400      	movs	r4, #0
  400bda:	e125      	b.n	400e28 <udc_process_setup+0x37c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400bdc:	2b01      	cmp	r3, #1
  400bde:	d12a      	bne.n	400c36 <udc_process_setup+0x18a>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  400be0:	4939      	ldr	r1, [pc, #228]	; (400cc8 <udc_process_setup+0x21c>)
  400be2:	7849      	ldrb	r1, [r1, #1]
  400be4:	290a      	cmp	r1, #10
  400be6:	d126      	bne.n	400c36 <udc_process_setup+0x18a>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
  400be8:	2a01      	cmp	r2, #1
  400bea:	d11e      	bne.n	400c2a <udc_process_setup+0x17e>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
  400bec:	4b3f      	ldr	r3, [pc, #252]	; (400cec <udc_process_setup+0x240>)
  400bee:	781b      	ldrb	r3, [r3, #0]
  400bf0:	b1eb      	cbz	r3, 400c2e <udc_process_setup+0x182>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400bf2:	4b35      	ldr	r3, [pc, #212]	; (400cc8 <udc_process_setup+0x21c>)
  400bf4:	791d      	ldrb	r5, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400bf6:	4b3e      	ldr	r3, [pc, #248]	; (400cf0 <udc_process_setup+0x244>)
  400bf8:	681e      	ldr	r6, [r3, #0]
  400bfa:	6833      	ldr	r3, [r6, #0]
  400bfc:	791b      	ldrb	r3, [r3, #4]
  400bfe:	42ab      	cmp	r3, r5
  400c00:	d917      	bls.n	400c32 <udc_process_setup+0x186>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  400c02:	4628      	mov	r0, r5
  400c04:	2100      	movs	r1, #0
  400c06:	4b3b      	ldr	r3, [pc, #236]	; (400cf4 <udc_process_setup+0x248>)
  400c08:	4798      	blx	r3
  400c0a:	4604      	mov	r4, r0
  400c0c:	2800      	cmp	r0, #0
  400c0e:	f000 810b 	beq.w	400e28 <udc_process_setup+0x37c>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400c12:	6873      	ldr	r3, [r6, #4]
	udc_iface_setting = udi_api->getsetting();
  400c14:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
  400c18:	68db      	ldr	r3, [r3, #12]
  400c1a:	4798      	blx	r3
  400c1c:	4b36      	ldr	r3, [pc, #216]	; (400cf8 <udc_process_setup+0x24c>)
  400c1e:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
  400c20:	4618      	mov	r0, r3
  400c22:	2101      	movs	r1, #1
  400c24:	4b2a      	ldr	r3, [pc, #168]	; (400cd0 <udc_process_setup+0x224>)
  400c26:	4798      	blx	r3
  400c28:	e0fe      	b.n	400e28 <udc_process_setup+0x37c>
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
  400c2a:	2400      	movs	r4, #0
  400c2c:	e0fc      	b.n	400e28 <udc_process_setup+0x37c>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
  400c2e:	2400      	movs	r4, #0
  400c30:	e0fa      	b.n	400e28 <udc_process_setup+0x37c>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
  400c32:	2400      	movs	r4, #0
  400c34:	e0f8      	b.n	400e28 <udc_process_setup+0x37c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400c36:	2b02      	cmp	r3, #2
  400c38:	f040 80f8 	bne.w	400e2c <udc_process_setup+0x380>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  400c3c:	4b22      	ldr	r3, [pc, #136]	; (400cc8 <udc_process_setup+0x21c>)
  400c3e:	785b      	ldrb	r3, [r3, #1]
  400c40:	2b00      	cmp	r3, #0
  400c42:	f040 80ec 	bne.w	400e1e <udc_process_setup+0x372>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
  400c46:	2a02      	cmp	r2, #2
  400c48:	d10b      	bne.n	400c62 <udc_process_setup+0x1b6>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  400c4a:	4b1f      	ldr	r3, [pc, #124]	; (400cc8 <udc_process_setup+0x21c>)
  400c4c:	7918      	ldrb	r0, [r3, #4]
  400c4e:	4b2b      	ldr	r3, [pc, #172]	; (400cfc <udc_process_setup+0x250>)
  400c50:	4798      	blx	r3
  400c52:	4b2b      	ldr	r3, [pc, #172]	; (400d00 <udc_process_setup+0x254>)
  400c54:	8018      	strh	r0, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
  400c56:	4618      	mov	r0, r3
  400c58:	2102      	movs	r1, #2
  400c5a:	4b1d      	ldr	r3, [pc, #116]	; (400cd0 <udc_process_setup+0x224>)
  400c5c:	4798      	blx	r3
			sizeof(udc_ep_status));
	return true;
  400c5e:	2401      	movs	r4, #1
  400c60:	e0e2      	b.n	400e28 <udc_process_setup+0x37c>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
  400c62:	2400      	movs	r4, #0
  400c64:	e0e0      	b.n	400e28 <udc_process_setup+0x37c>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  400c66:	f013 031f 	ands.w	r3, r3, #31
  400c6a:	f040 808d 	bne.w	400d88 <udc_process_setup+0x2dc>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  400c6e:	4a16      	ldr	r2, [pc, #88]	; (400cc8 <udc_process_setup+0x21c>)
  400c70:	7852      	ldrb	r2, [r2, #1]
  400c72:	3a01      	subs	r2, #1
  400c74:	2a08      	cmp	r2, #8
  400c76:	f200 8087 	bhi.w	400d88 <udc_process_setup+0x2dc>
  400c7a:	e8df f012 	tbh	[pc, r2, lsl #1]
  400c7e:	0013      	.short	0x0013
  400c80:	00d20085 	.word	0x00d20085
  400c84:	00090085 	.word	0x00090085
  400c88:	00850085 	.word	0x00850085
  400c8c:	00450085 	.word	0x00450085
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  400c90:	4b0d      	ldr	r3, [pc, #52]	; (400cc8 <udc_process_setup+0x21c>)
  400c92:	88db      	ldrh	r3, [r3, #6]
  400c94:	b923      	cbnz	r3, 400ca0 <udc_process_setup+0x1f4>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
  400c96:	4a1b      	ldr	r2, [pc, #108]	; (400d04 <udc_process_setup+0x258>)
  400c98:	4b0b      	ldr	r3, [pc, #44]	; (400cc8 <udc_process_setup+0x21c>)
  400c9a:	611a      	str	r2, [r3, #16]
	return true;
  400c9c:	2401      	movs	r4, #1
  400c9e:	e0c3      	b.n	400e28 <udc_process_setup+0x37c>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  400ca0:	2400      	movs	r4, #0
  400ca2:	e0c1      	b.n	400e28 <udc_process_setup+0x37c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  400ca4:	4b08      	ldr	r3, [pc, #32]	; (400cc8 <udc_process_setup+0x21c>)
  400ca6:	88db      	ldrh	r3, [r3, #6]
  400ca8:	b953      	cbnz	r3, 400cc0 <udc_process_setup+0x214>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
  400caa:	4b07      	ldr	r3, [pc, #28]	; (400cc8 <udc_process_setup+0x21c>)
  400cac:	885b      	ldrh	r3, [r3, #2]
  400cae:	2b01      	cmp	r3, #1
  400cb0:	d108      	bne.n	400cc4 <udc_process_setup+0x218>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
  400cb2:	4b06      	ldr	r3, [pc, #24]	; (400ccc <udc_process_setup+0x220>)
  400cb4:	881a      	ldrh	r2, [r3, #0]
  400cb6:	f022 0202 	bic.w	r2, r2, #2
  400cba:	801a      	strh	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
  400cbc:	2401      	movs	r4, #1
  400cbe:	e0b3      	b.n	400e28 <udc_process_setup+0x37c>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  400cc0:	2400      	movs	r4, #0
  400cc2:	e0b1      	b.n	400e28 <udc_process_setup+0x37c>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
  400cc4:	2400      	movs	r4, #0
  400cc6:	e0af      	b.n	400e28 <udc_process_setup+0x37c>
  400cc8:	20002304 	.word	0x20002304
  400ccc:	20001f7c 	.word	0x20001f7c
  400cd0:	004029bd 	.word	0x004029bd
  400cd4:	20000034 	.word	0x20000034
  400cd8:	200000cc 	.word	0x200000cc
  400cdc:	200000ac 	.word	0x200000ac
  400ce0:	200000a8 	.word	0x200000a8
  400ce4:	200000b6 	.word	0x200000b6
  400ce8:	200000b8 	.word	0x200000b8
  400cec:	20001f7e 	.word	0x20001f7e
  400cf0:	20001f74 	.word	0x20001f74
  400cf4:	004008f1 	.word	0x004008f1
  400cf8:	20001f78 	.word	0x20001f78
  400cfc:	00402b05 	.word	0x00402b05
  400d00:	20001f7a 	.word	0x20001f7a
  400d04:	004008d9 	.word	0x004008d9
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
  400d08:	4b79      	ldr	r3, [pc, #484]	; (400ef0 <udc_process_setup+0x444>)
  400d0a:	88db      	ldrh	r3, [r3, #6]
  400d0c:	2b00      	cmp	r3, #0
  400d0e:	d131      	bne.n	400d74 <udc_process_setup+0x2c8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
  400d10:	4b78      	ldr	r3, [pc, #480]	; (400ef4 <udc_process_setup+0x448>)
  400d12:	4798      	blx	r3
  400d14:	2800      	cmp	r0, #0
  400d16:	d02f      	beq.n	400d78 <udc_process_setup+0x2cc>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400d18:	4b75      	ldr	r3, [pc, #468]	; (400ef0 <udc_process_setup+0x444>)
  400d1a:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
  400d1c:	4b76      	ldr	r3, [pc, #472]	; (400ef8 <udc_process_setup+0x44c>)
  400d1e:	681b      	ldr	r3, [r3, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400d20:	7c5b      	ldrb	r3, [r3, #17]
  400d22:	429a      	cmp	r2, r3
  400d24:	dc2a      	bgt.n	400d7c <udc_process_setup+0x2d0>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
  400d26:	4b75      	ldr	r3, [pc, #468]	; (400efc <udc_process_setup+0x450>)
  400d28:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
  400d2a:	4b71      	ldr	r3, [pc, #452]	; (400ef0 <udc_process_setup+0x444>)
  400d2c:	789b      	ldrb	r3, [r3, #2]
  400d2e:	4a74      	ldr	r2, [pc, #464]	; (400f00 <udc_process_setup+0x454>)
  400d30:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
  400d32:	b32b      	cbz	r3, 400d80 <udc_process_setup+0x2d4>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
  400d34:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
  400d38:	3b01      	subs	r3, #1
  400d3a:	4a6f      	ldr	r2, [pc, #444]	; (400ef8 <udc_process_setup+0x44c>)
  400d3c:	6852      	ldr	r2, [r2, #4]
  400d3e:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
  400d42:	4970      	ldr	r1, [pc, #448]	; (400f04 <udc_process_setup+0x458>)
  400d44:	6008      	str	r0, [r1, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400d46:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400d4a:	791b      	ldrb	r3, [r3, #4]
  400d4c:	b1d3      	cbz	r3, 400d84 <udc_process_setup+0x2d8>
  400d4e:	2500      	movs	r5, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
  400d50:	462f      	mov	r7, r5
  400d52:	4e6d      	ldr	r6, [pc, #436]	; (400f08 <udc_process_setup+0x45c>)
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400d54:	4688      	mov	r8, r1
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
  400d56:	4628      	mov	r0, r5
  400d58:	4639      	mov	r1, r7
  400d5a:	47b0      	blx	r6
  400d5c:	4604      	mov	r4, r0
  400d5e:	2800      	cmp	r0, #0
  400d60:	d062      	beq.n	400e28 <udc_process_setup+0x37c>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
  400d62:	3501      	adds	r5, #1
  400d64:	b2ed      	uxtb	r5, r5
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400d66:	f8d8 3000 	ldr.w	r3, [r8]
  400d6a:	681b      	ldr	r3, [r3, #0]
  400d6c:	791b      	ldrb	r3, [r3, #4]
  400d6e:	42ab      	cmp	r3, r5
  400d70:	d8f1      	bhi.n	400d56 <udc_process_setup+0x2aa>
  400d72:	e059      	b.n	400e28 <udc_process_setup+0x37c>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  400d74:	2400      	movs	r4, #0
  400d76:	e057      	b.n	400e28 <udc_process_setup+0x37c>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
  400d78:	2400      	movs	r4, #0
  400d7a:	e055      	b.n	400e28 <udc_process_setup+0x37c>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
  400d7c:	2400      	movs	r4, #0
  400d7e:	e053      	b.n	400e28 <udc_process_setup+0x37c>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
  400d80:	2401      	movs	r4, #1
  400d82:	e051      	b.n	400e28 <udc_process_setup+0x37c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
  400d84:	2401      	movs	r4, #1
  400d86:	e04f      	b.n	400e28 <udc_process_setup+0x37c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400d88:	2b01      	cmp	r3, #1
  400d8a:	d11c      	bne.n	400dc6 <udc_process_setup+0x31a>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  400d8c:	4a58      	ldr	r2, [pc, #352]	; (400ef0 <udc_process_setup+0x444>)
  400d8e:	7852      	ldrb	r2, [r2, #1]
  400d90:	2a0b      	cmp	r2, #11
  400d92:	d118      	bne.n	400dc6 <udc_process_setup+0x31a>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
  400d94:	4b56      	ldr	r3, [pc, #344]	; (400ef0 <udc_process_setup+0x444>)
  400d96:	88db      	ldrh	r3, [r3, #6]
  400d98:	b98b      	cbnz	r3, 400dbe <udc_process_setup+0x312>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
  400d9a:	4b59      	ldr	r3, [pc, #356]	; (400f00 <udc_process_setup+0x454>)
  400d9c:	781b      	ldrb	r3, [r3, #0]
  400d9e:	b183      	cbz	r3, 400dc2 <udc_process_setup+0x316>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400da0:	4b53      	ldr	r3, [pc, #332]	; (400ef0 <udc_process_setup+0x444>)
  400da2:	791d      	ldrb	r5, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
  400da4:	885e      	ldrh	r6, [r3, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
  400da6:	4628      	mov	r0, r5
  400da8:	4b58      	ldr	r3, [pc, #352]	; (400f0c <udc_process_setup+0x460>)
  400daa:	4798      	blx	r3
  400dac:	4604      	mov	r4, r0
  400dae:	2800      	cmp	r0, #0
  400db0:	d03a      	beq.n	400e28 <udc_process_setup+0x37c>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
  400db2:	4628      	mov	r0, r5
  400db4:	b2f1      	uxtb	r1, r6
  400db6:	4b54      	ldr	r3, [pc, #336]	; (400f08 <udc_process_setup+0x45c>)
  400db8:	4798      	blx	r3
  400dba:	4604      	mov	r4, r0
  400dbc:	e034      	b.n	400e28 <udc_process_setup+0x37c>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
  400dbe:	2400      	movs	r4, #0
  400dc0:	e032      	b.n	400e28 <udc_process_setup+0x37c>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
  400dc2:	2400      	movs	r4, #0
  400dc4:	e030      	b.n	400e28 <udc_process_setup+0x37c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400dc6:	2b02      	cmp	r3, #2
  400dc8:	d130      	bne.n	400e2c <udc_process_setup+0x380>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  400dca:	4b49      	ldr	r3, [pc, #292]	; (400ef0 <udc_process_setup+0x444>)
  400dcc:	785b      	ldrb	r3, [r3, #1]
  400dce:	2b01      	cmp	r3, #1
  400dd0:	d002      	beq.n	400dd8 <udc_process_setup+0x32c>
  400dd2:	2b03      	cmp	r3, #3
  400dd4:	d010      	beq.n	400df8 <udc_process_setup+0x34c>
  400dd6:	e026      	b.n	400e26 <udc_process_setup+0x37a>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  400dd8:	4b45      	ldr	r3, [pc, #276]	; (400ef0 <udc_process_setup+0x444>)
  400dda:	88db      	ldrh	r3, [r3, #6]
  400ddc:	b943      	cbnz	r3, 400df0 <udc_process_setup+0x344>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400dde:	4b44      	ldr	r3, [pc, #272]	; (400ef0 <udc_process_setup+0x444>)
  400de0:	885b      	ldrh	r3, [r3, #2]
  400de2:	b93b      	cbnz	r3, 400df4 <udc_process_setup+0x348>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400de4:	4b42      	ldr	r3, [pc, #264]	; (400ef0 <udc_process_setup+0x444>)
  400de6:	7918      	ldrb	r0, [r3, #4]
  400de8:	4b49      	ldr	r3, [pc, #292]	; (400f10 <udc_process_setup+0x464>)
  400dea:	4798      	blx	r3
  400dec:	4604      	mov	r4, r0
  400dee:	e01b      	b.n	400e28 <udc_process_setup+0x37c>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  400df0:	2400      	movs	r4, #0
  400df2:	e019      	b.n	400e28 <udc_process_setup+0x37c>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
  400df4:	2400      	movs	r4, #0
  400df6:	e017      	b.n	400e28 <udc_process_setup+0x37c>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
  400df8:	4b3d      	ldr	r3, [pc, #244]	; (400ef0 <udc_process_setup+0x444>)
  400dfa:	88db      	ldrh	r3, [r3, #6]
  400dfc:	b95b      	cbnz	r3, 400e16 <udc_process_setup+0x36a>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400dfe:	4b3c      	ldr	r3, [pc, #240]	; (400ef0 <udc_process_setup+0x444>)
  400e00:	885b      	ldrh	r3, [r3, #2]
  400e02:	b953      	cbnz	r3, 400e1a <udc_process_setup+0x36e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
  400e04:	4c3a      	ldr	r4, [pc, #232]	; (400ef0 <udc_process_setup+0x444>)
  400e06:	7920      	ldrb	r0, [r4, #4]
  400e08:	4b42      	ldr	r3, [pc, #264]	; (400f14 <udc_process_setup+0x468>)
  400e0a:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400e0c:	7920      	ldrb	r0, [r4, #4]
  400e0e:	4b42      	ldr	r3, [pc, #264]	; (400f18 <udc_process_setup+0x46c>)
  400e10:	4798      	blx	r3
  400e12:	4604      	mov	r4, r0
  400e14:	e008      	b.n	400e28 <udc_process_setup+0x37c>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
  400e16:	2400      	movs	r4, #0
  400e18:	e006      	b.n	400e28 <udc_process_setup+0x37c>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
  400e1a:	2400      	movs	r4, #0
  400e1c:	e004      	b.n	400e28 <udc_process_setup+0x37c>
				break;
			}
		}
#endif
	}
	return false;
  400e1e:	2400      	movs	r4, #0
  400e20:	e002      	b.n	400e28 <udc_process_setup+0x37c>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
  400e22:	2400      	movs	r4, #0
  400e24:	e000      	b.n	400e28 <udc_process_setup+0x37c>
				break;
			}
		}
#endif
	}
	return false;
  400e26:	2400      	movs	r4, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
  400e28:	2c00      	cmp	r4, #0
  400e2a:	d15d      	bne.n	400ee8 <udc_process_setup+0x43c>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
  400e2c:	4b30      	ldr	r3, [pc, #192]	; (400ef0 <udc_process_setup+0x444>)
  400e2e:	781b      	ldrb	r3, [r3, #0]
  400e30:	f003 031f 	and.w	r3, r3, #31
  400e34:	2b01      	cmp	r3, #1
  400e36:	d11e      	bne.n	400e76 <udc_process_setup+0x3ca>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  400e38:	4b31      	ldr	r3, [pc, #196]	; (400f00 <udc_process_setup+0x454>)
  400e3a:	781b      	ldrb	r3, [r3, #0]
  400e3c:	b1db      	cbz	r3, 400e76 <udc_process_setup+0x3ca>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400e3e:	4b2c      	ldr	r3, [pc, #176]	; (400ef0 <udc_process_setup+0x444>)
  400e40:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400e42:	4b30      	ldr	r3, [pc, #192]	; (400f04 <udc_process_setup+0x458>)
  400e44:	681d      	ldr	r5, [r3, #0]
  400e46:	682b      	ldr	r3, [r5, #0]
  400e48:	791b      	ldrb	r3, [r3, #4]
  400e4a:	42a3      	cmp	r3, r4
  400e4c:	d913      	bls.n	400e76 <udc_process_setup+0x3ca>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  400e4e:	4620      	mov	r0, r4
  400e50:	2100      	movs	r1, #0
  400e52:	4b32      	ldr	r3, [pc, #200]	; (400f1c <udc_process_setup+0x470>)
  400e54:	4798      	blx	r3
  400e56:	b170      	cbz	r0, 400e76 <udc_process_setup+0x3ca>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400e58:	686b      	ldr	r3, [r5, #4]
  400e5a:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400e5e:	68eb      	ldr	r3, [r5, #12]
  400e60:	4798      	blx	r3
  400e62:	4601      	mov	r1, r0
  400e64:	4620      	mov	r0, r4
  400e66:	4b2d      	ldr	r3, [pc, #180]	; (400f1c <udc_process_setup+0x470>)
  400e68:	4798      	blx	r3
  400e6a:	b120      	cbz	r0, 400e76 <udc_process_setup+0x3ca>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
  400e6c:	68ab      	ldr	r3, [r5, #8]
  400e6e:	4798      	blx	r3
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
  400e70:	4604      	mov	r4, r0
  400e72:	2800      	cmp	r0, #0
  400e74:	d138      	bne.n	400ee8 <udc_process_setup+0x43c>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
  400e76:	4b1e      	ldr	r3, [pc, #120]	; (400ef0 <udc_process_setup+0x444>)
  400e78:	781b      	ldrb	r3, [r3, #0]
  400e7a:	f003 031f 	and.w	r3, r3, #31
  400e7e:	2b02      	cmp	r3, #2
  400e80:	d128      	bne.n	400ed4 <udc_process_setup+0x428>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  400e82:	4b1f      	ldr	r3, [pc, #124]	; (400f00 <udc_process_setup+0x454>)
  400e84:	781b      	ldrb	r3, [r3, #0]
  400e86:	b1fb      	cbz	r3, 400ec8 <udc_process_setup+0x41c>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400e88:	4b1e      	ldr	r3, [pc, #120]	; (400f04 <udc_process_setup+0x458>)
  400e8a:	681b      	ldr	r3, [r3, #0]
  400e8c:	681a      	ldr	r2, [r3, #0]
  400e8e:	7912      	ldrb	r2, [r2, #4]
  400e90:	b1e2      	cbz	r2, 400ecc <udc_process_setup+0x420>
  400e92:	2500      	movs	r5, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400e94:	4f21      	ldr	r7, [pc, #132]	; (400f1c <udc_process_setup+0x470>)
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400e96:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400f04 <udc_process_setup+0x458>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
  400e9a:	685b      	ldr	r3, [r3, #4]
  400e9c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400ea0:	68f3      	ldr	r3, [r6, #12]
  400ea2:	4798      	blx	r3
  400ea4:	4601      	mov	r1, r0
  400ea6:	4628      	mov	r0, r5
  400ea8:	47b8      	blx	r7
  400eaa:	4604      	mov	r4, r0
  400eac:	b1e0      	cbz	r0, 400ee8 <udc_process_setup+0x43c>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
  400eae:	68b3      	ldr	r3, [r6, #8]
  400eb0:	4798      	blx	r3
  400eb2:	4604      	mov	r4, r0
  400eb4:	b9c0      	cbnz	r0, 400ee8 <udc_process_setup+0x43c>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
  400eb6:	3501      	adds	r5, #1
  400eb8:	b2ed      	uxtb	r5, r5
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400eba:	f8d8 3000 	ldr.w	r3, [r8]
  400ebe:	681a      	ldr	r2, [r3, #0]
  400ec0:	7912      	ldrb	r2, [r2, #4]
  400ec2:	42aa      	cmp	r2, r5
  400ec4:	d8e9      	bhi.n	400e9a <udc_process_setup+0x3ee>
  400ec6:	e00f      	b.n	400ee8 <udc_process_setup+0x43c>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
  400ec8:	2400      	movs	r4, #0
  400eca:	e00d      	b.n	400ee8 <udc_process_setup+0x43c>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
  400ecc:	2400      	movs	r4, #0
  400ece:	e00b      	b.n	400ee8 <udc_process_setup+0x43c>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
  400ed0:	2400      	movs	r4, #0
  400ed2:	e009      	b.n	400ee8 <udc_process_setup+0x43c>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
  400ed4:	2400      	movs	r4, #0
  400ed6:	e007      	b.n	400ee8 <udc_process_setup+0x43c>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  400ed8:	f013 0f60 	tst.w	r3, #96	; 0x60
  400edc:	d1a6      	bne.n	400e2c <udc_process_setup+0x380>
  400ede:	e6c2      	b.n	400c66 <udc_process_setup+0x1ba>
  400ee0:	f013 0f60 	tst.w	r3, #96	; 0x60
  400ee4:	d1a2      	bne.n	400e2c <udc_process_setup+0x380>
  400ee6:	e5f3      	b.n	400ad0 <udc_process_setup+0x24>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
  400ee8:	4620      	mov	r0, r4
  400eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400eee:	bf00      	nop
  400ef0:	20002304 	.word	0x20002304
  400ef4:	0040298d 	.word	0x0040298d
  400ef8:	20000034 	.word	0x20000034
  400efc:	00400a29 	.word	0x00400a29
  400f00:	20001f7e 	.word	0x20001f7e
  400f04:	20001f74 	.word	0x20001f74
  400f08:	004009c1 	.word	0x004009c1
  400f0c:	00400959 	.word	0x00400959
  400f10:	00402c2d 	.word	0x00402c2d
  400f14:	00402e59 	.word	0x00402e59
  400f18:	00402b45 	.word	0x00402b45
  400f1c:	004008f1 	.word	0x004008f1

00400f20 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
  400f20:	4b0b      	ldr	r3, [pc, #44]	; (400f50 <cpu_irq_enter_critical+0x30>)
  400f22:	681b      	ldr	r3, [r3, #0]
  400f24:	b97b      	cbnz	r3, 400f46 <cpu_irq_enter_critical+0x26>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f26:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
  400f2a:	b94b      	cbnz	r3, 400f40 <cpu_irq_enter_critical+0x20>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400f2c:	b672      	cpsid	i
  400f2e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
  400f32:	2200      	movs	r2, #0
  400f34:	4b07      	ldr	r3, [pc, #28]	; (400f54 <cpu_irq_enter_critical+0x34>)
  400f36:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
  400f38:	2201      	movs	r2, #1
  400f3a:	4b07      	ldr	r3, [pc, #28]	; (400f58 <cpu_irq_enter_critical+0x38>)
  400f3c:	701a      	strb	r2, [r3, #0]
  400f3e:	e002      	b.n	400f46 <cpu_irq_enter_critical+0x26>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
  400f40:	2200      	movs	r2, #0
  400f42:	4b05      	ldr	r3, [pc, #20]	; (400f58 <cpu_irq_enter_critical+0x38>)
  400f44:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
  400f46:	4b02      	ldr	r3, [pc, #8]	; (400f50 <cpu_irq_enter_critical+0x30>)
  400f48:	681a      	ldr	r2, [r3, #0]
  400f4a:	3201      	adds	r2, #1
  400f4c:	601a      	str	r2, [r3, #0]
  400f4e:	4770      	bx	lr
  400f50:	20001f84 	.word	0x20001f84
  400f54:	200000d0 	.word	0x200000d0
  400f58:	20001f88 	.word	0x20001f88

00400f5c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
  400f5c:	4b08      	ldr	r3, [pc, #32]	; (400f80 <cpu_irq_leave_critical+0x24>)
  400f5e:	681a      	ldr	r2, [r3, #0]
  400f60:	3a01      	subs	r2, #1
  400f62:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
  400f64:	681b      	ldr	r3, [r3, #0]
  400f66:	b953      	cbnz	r3, 400f7e <cpu_irq_leave_critical+0x22>
  400f68:	4b06      	ldr	r3, [pc, #24]	; (400f84 <cpu_irq_leave_critical+0x28>)
  400f6a:	781b      	ldrb	r3, [r3, #0]
  400f6c:	f013 0fff 	tst.w	r3, #255	; 0xff
  400f70:	d005      	beq.n	400f7e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
  400f72:	2201      	movs	r2, #1
  400f74:	4b04      	ldr	r3, [pc, #16]	; (400f88 <cpu_irq_leave_critical+0x2c>)
  400f76:	701a      	strb	r2, [r3, #0]
  400f78:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400f7c:	b662      	cpsie	i
  400f7e:	4770      	bx	lr
  400f80:	20001f84 	.word	0x20001f84
  400f84:	20001f88 	.word	0x20001f88
  400f88:	200000d0 	.word	0x200000d0

00400f8c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f90:	460c      	mov	r4, r1
  400f92:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  400f94:	b960      	cbnz	r0, 400fb0 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  400f96:	2a00      	cmp	r2, #0
  400f98:	dd0e      	ble.n	400fb8 <_read+0x2c>
  400f9a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400f9c:	4e09      	ldr	r6, [pc, #36]	; (400fc4 <_read+0x38>)
  400f9e:	4d0a      	ldr	r5, [pc, #40]	; (400fc8 <_read+0x3c>)
  400fa0:	6830      	ldr	r0, [r6, #0]
  400fa2:	4621      	mov	r1, r4
  400fa4:	682b      	ldr	r3, [r5, #0]
  400fa6:	4798      	blx	r3
		ptr++;
  400fa8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400faa:	42bc      	cmp	r4, r7
  400fac:	d1f8      	bne.n	400fa0 <_read+0x14>
  400fae:	e006      	b.n	400fbe <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400fb0:	f04f 30ff 	mov.w	r0, #4294967295
  400fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  400fb8:	2000      	movs	r0, #0
  400fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400fbe:	4640      	mov	r0, r8
	}
	return nChars;
}
  400fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fc4:	200022fc 	.word	0x200022fc
  400fc8:	200022f4 	.word	0x200022f4

00400fcc <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * unused, char data)
{
  400fcc:	b508      	push	{r3, lr}
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
  400fce:	4b07      	ldr	r3, [pc, #28]	; (400fec <stdio_usb_putchar+0x20>)
  400fd0:	781b      	ldrb	r3, [r3, #0]
  400fd2:	b143      	cbz	r3, 400fe6 <stdio_usb_putchar+0x1a>
		return 0;  // -1
	}

	return udi_cdc_putc(data) ? 0 : -1;
  400fd4:	4608      	mov	r0, r1
  400fd6:	4b06      	ldr	r3, [pc, #24]	; (400ff0 <stdio_usb_putchar+0x24>)
  400fd8:	4798      	blx	r3
  400fda:	f1d0 0001 	rsbs	r0, r0, #1
  400fde:	bf38      	it	cc
  400fe0:	2000      	movcc	r0, #0
  400fe2:	4240      	negs	r0, r0
  400fe4:	bd08      	pop	{r3, pc}
{
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
		return 0;  // -1
  400fe6:	2000      	movs	r0, #0
	}

	return udi_cdc_putc(data) ? 0 : -1;
}
  400fe8:	bd08      	pop	{r3, pc}
  400fea:	bf00      	nop
  400fec:	20001f89 	.word	0x20001f89
  400ff0:	00400885 	.word	0x00400885

00400ff4 <stdio_usb_getchar>:

void stdio_usb_getchar (void volatile * unused, char *data)
{
  400ff4:	b510      	push	{r4, lr}
  400ff6:	460c      	mov	r4, r1
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
  400ff8:	4b04      	ldr	r3, [pc, #16]	; (40100c <stdio_usb_getchar+0x18>)
  400ffa:	781b      	ldrb	r3, [r3, #0]
  400ffc:	b90b      	cbnz	r3, 401002 <stdio_usb_getchar+0xe>
		*data = 0;  // -1
  400ffe:	700b      	strb	r3, [r1, #0]
		return;
  401000:	bd10      	pop	{r4, pc}
	}

	*data = (char)udi_cdc_getc();
  401002:	4b03      	ldr	r3, [pc, #12]	; (401010 <stdio_usb_getchar+0x1c>)
  401004:	4798      	blx	r3
  401006:	7020      	strb	r0, [r4, #0]
  401008:	bd10      	pop	{r4, pc}
  40100a:	bf00      	nop
  40100c:	20001f89 	.word	0x20001f89
  401010:	00400749 	.word	0x00400749

00401014 <stdio_usb_enable>:
}

bool stdio_usb_enable(void)
{
	stdio_usb_interface_enable = true;
  401014:	2001      	movs	r0, #1
  401016:	4b01      	ldr	r3, [pc, #4]	; (40101c <stdio_usb_enable+0x8>)
  401018:	7018      	strb	r0, [r3, #0]
	return true;
}
  40101a:	4770      	bx	lr
  40101c:	20001f89 	.word	0x20001f89

00401020 <stdio_usb_disable>:

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
  401020:	2200      	movs	r2, #0
  401022:	4b01      	ldr	r3, [pc, #4]	; (401028 <stdio_usb_disable+0x8>)
  401024:	701a      	strb	r2, [r3, #0]
  401026:	4770      	bx	lr
  401028:	20001f89 	.word	0x20001f89

0040102c <stdio_usb_init>:
}

void stdio_usb_init(void)
{
  40102c:	b570      	push	{r4, r5, r6, lr}
	stdio_base = NULL;
  40102e:	2400      	movs	r4, #0
  401030:	4b0a      	ldr	r3, [pc, #40]	; (40105c <stdio_usb_init+0x30>)
  401032:	601c      	str	r4, [r3, #0]
	ptr_put = stdio_usb_putchar;
  401034:	4a0a      	ldr	r2, [pc, #40]	; (401060 <stdio_usb_init+0x34>)
  401036:	4b0b      	ldr	r3, [pc, #44]	; (401064 <stdio_usb_init+0x38>)
  401038:	601a      	str	r2, [r3, #0]
	ptr_get = stdio_usb_getchar;
  40103a:	4a0b      	ldr	r2, [pc, #44]	; (401068 <stdio_usb_init+0x3c>)
  40103c:	4b0b      	ldr	r3, [pc, #44]	; (40106c <stdio_usb_init+0x40>)
  40103e:	601a      	str	r2, [r3, #0]
	/*
	 * Start and attach USB CDC device interface for devices with
	 * integrated USB interfaces.  Assume the VBUS is present if
	 * VBUS monitoring is not available.
	 */
	udc_start ();
  401040:	4b0b      	ldr	r3, [pc, #44]	; (401070 <stdio_usb_init+0x44>)
  401042:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
# endif
# if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401044:	4e0b      	ldr	r6, [pc, #44]	; (401074 <stdio_usb_init+0x48>)
  401046:	6833      	ldr	r3, [r6, #0]
  401048:	6898      	ldr	r0, [r3, #8]
  40104a:	4621      	mov	r1, r4
  40104c:	4d0a      	ldr	r5, [pc, #40]	; (401078 <stdio_usb_init+0x4c>)
  40104e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401050:	6833      	ldr	r3, [r6, #0]
  401052:	6858      	ldr	r0, [r3, #4]
  401054:	4621      	mov	r1, r4
  401056:	47a8      	blx	r5
  401058:	bd70      	pop	{r4, r5, r6, pc}
  40105a:	bf00      	nop
  40105c:	200022fc 	.word	0x200022fc
  401060:	00400fcd 	.word	0x00400fcd
  401064:	200022f8 	.word	0x200022f8
  401068:	00400ff5 	.word	0x00400ff5
  40106c:	200022f4 	.word	0x200022f4
  401070:	00400a1d 	.word	0x00400a1d
  401074:	20001590 	.word	0x20001590
  401078:	00407341 	.word	0x00407341

0040107c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40107c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401080:	460e      	mov	r6, r1
  401082:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401084:	3801      	subs	r0, #1
  401086:	2802      	cmp	r0, #2
  401088:	d80f      	bhi.n	4010aa <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  40108a:	b192      	cbz	r2, 4010b2 <_write+0x36>
  40108c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40108e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4010cc <_write+0x50>
  401092:	4f0d      	ldr	r7, [pc, #52]	; (4010c8 <_write+0x4c>)
  401094:	f8d8 0000 	ldr.w	r0, [r8]
  401098:	5d31      	ldrb	r1, [r6, r4]
  40109a:	683b      	ldr	r3, [r7, #0]
  40109c:	4798      	blx	r3
  40109e:	2800      	cmp	r0, #0
  4010a0:	db0a      	blt.n	4010b8 <_write+0x3c>
			return -1;
		}
		++nChars;
  4010a2:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4010a4:	42a5      	cmp	r5, r4
  4010a6:	d1f5      	bne.n	401094 <_write+0x18>
  4010a8:	e00a      	b.n	4010c0 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4010aa:	f04f 30ff 	mov.w	r0, #4294967295
  4010ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  4010b2:	2000      	movs	r0, #0
  4010b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4010b8:	f04f 30ff 	mov.w	r0, #4294967295
  4010bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  4010c0:	4620      	mov	r0, r4
	}
	return nChars;
}
  4010c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010c6:	bf00      	nop
  4010c8:	200022f8 	.word	0x200022f8
  4010cc:	200022fc 	.word	0x200022fc

004010d0 <efc_set_wait_state>:
 * \param p_efc Pointer to an EFC instance.
 * \param ul_fws The number of wait states in cycle (no shift).
 */
void efc_set_wait_state(Efc *p_efc, uint32_t ul_fws)
{
	uint32_t ul_fmr = p_efc->EEFC_FMR & (~EEFC_FMR_FWS_Msk);
  4010d0:	6803      	ldr	r3, [r0, #0]

	efc_write_fmr(p_efc, ul_fmr | EEFC_FMR_FWS(ul_fws));
  4010d2:	0209      	lsls	r1, r1, #8
  4010d4:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 * \param p_efc Pointer to an EFC instance.
 * \param ul_fws The number of wait states in cycle (no shift).
 */
void efc_set_wait_state(Efc *p_efc, uint32_t ul_fws)
{
	uint32_t ul_fmr = p_efc->EEFC_FMR & (~EEFC_FMR_FWS_Msk);
  4010d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

	efc_write_fmr(p_efc, ul_fmr | EEFC_FMR_FWS(ul_fws));
  4010dc:	430b      	orrs	r3, r1
 * \param ul_fmr Value of mode register
 */
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
	p_efc->EEFC_FMR = ul_fmr;
  4010de:	6003      	str	r3, [r0, #0]
  4010e0:	4770      	bx	lr
  4010e2:	bf00      	nop

004010e4 <efc_get_wait_state>:
 *
 * \return The number of wait states in cycle (no shift).
 */
uint32_t efc_get_wait_state(Efc *p_efc)
{
	return ((p_efc->EEFC_FMR & EEFC_FMR_FWS_Msk) >> EEFC_FMR_FWS_Pos);
  4010e4:	6800      	ldr	r0, [r0, #0]
}
  4010e6:	f3c0 2003 	ubfx	r0, r0, #8, #4
  4010ea:	4770      	bx	lr

004010ec <efc_perform_command>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
  4010ec:	b510      	push	{r4, lr}
  4010ee:	4604      	mov	r4, r0
	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
  4010f0:	f1a1 030e 	sub.w	r3, r1, #14
  4010f4:	2b01      	cmp	r3, #1
  4010f6:	d915      	bls.n	401124 <efc_perform_command+0x38>
	/* Use IAP function with 2 parameter in ROM. */
	static uint32_t(*iap_perform_command) (uint32_t, uint32_t);

	iap_perform_command =
			(uint32_t(*)(uint32_t, uint32_t))
			*((uint32_t *) CHIP_FLASH_IAP_ADDRESS);
  4010f8:	4b0c      	ldr	r3, [pc, #48]	; (40112c <efc_perform_command+0x40>)
#elif (SAM3N || SAM3S || SAM4S || SAM3U || SAM4E)
	/* Use IAP function with 2 parameter in ROM. */
	static uint32_t(*iap_perform_command) (uint32_t, uint32_t);

	iap_perform_command =
			(uint32_t(*)(uint32_t, uint32_t))
  4010fa:	681b      	ldr	r3, [r3, #0]

#elif (SAM3N || SAM3S || SAM4S || SAM3U || SAM4E)
	/* Use IAP function with 2 parameter in ROM. */
	static uint32_t(*iap_perform_command) (uint32_t, uint32_t);

	iap_perform_command =
  4010fc:	480c      	ldr	r0, [pc, #48]	; (401130 <efc_perform_command+0x44>)
  4010fe:	6003      	str	r3, [r0, #0]
			(uint32_t(*)(uint32_t, uint32_t))
			*((uint32_t *) CHIP_FLASH_IAP_ADDRESS);
#if SAM4S
	uint32_t ul_efc_nb = (p_efc == EFC0) ? 0 : 1;
	iap_perform_command(ul_efc_nb,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
  401100:	0212      	lsls	r2, r2, #8
  401102:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
  401106:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
  40110a:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
			EEFC_FCR_FCMD(ul_command));
  40110e:	b2c9      	uxtb	r1, r1
	iap_perform_command =
			(uint32_t(*)(uint32_t, uint32_t))
			*((uint32_t *) CHIP_FLASH_IAP_ADDRESS);
#if SAM4S
	uint32_t ul_efc_nb = (p_efc == EFC0) ? 0 : 1;
	iap_perform_command(ul_efc_nb,
  401110:	4808      	ldr	r0, [pc, #32]	; (401134 <efc_perform_command+0x48>)
  401112:	1a20      	subs	r0, r4, r0
  401114:	bf18      	it	ne
  401116:	2001      	movne	r0, #1
  401118:	4311      	orrs	r1, r2
  40111a:	4798      	blx	r3
#else
	iap_perform_command(0,
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));
#endif
	return (p_efc->EEFC_FSR & EEFC_ERROR_FLAGS);
  40111c:	68a0      	ldr	r0, [r4, #8]
  40111e:	f000 000e 	and.w	r0, r0, #14
  401122:	bd10      	pop	{r4, pc}
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
		return EFC_RC_NOT_SUPPORT;
  401124:	f04f 30ff 	mov.w	r0, #4294967295
	return efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));

#endif
}
  401128:	bd10      	pop	{r4, pc}
  40112a:	bf00      	nop
  40112c:	00800008 	.word	0x00800008
  401130:	20001f8c 	.word	0x20001f8c
  401134:	400e0a00 	.word	0x400e0a00

00401138 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401138:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40113a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP)
	switch (ul_type) {
  40113c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401140:	d02e      	beq.n	4011a0 <pio_set_peripheral+0x68>
  401142:	d808      	bhi.n	401156 <pio_set_peripheral+0x1e>
  401144:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401148:	d014      	beq.n	401174 <pio_set_peripheral+0x3c>
  40114a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40114e:	d01d      	beq.n	40118c <pio_set_peripheral+0x54>
  401150:	2900      	cmp	r1, #0
  401152:	d135      	bne.n	4011c0 <pio_set_peripheral+0x88>
  401154:	e035      	b.n	4011c2 <pio_set_peripheral+0x8a>
  401156:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40115a:	d032      	beq.n	4011c2 <pio_set_peripheral+0x8a>
  40115c:	d803      	bhi.n	401166 <pio_set_peripheral+0x2e>
  40115e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401162:	d027      	beq.n	4011b4 <pio_set_peripheral+0x7c>
  401164:	e02c      	b.n	4011c0 <pio_set_peripheral+0x88>
  401166:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40116a:	d02a      	beq.n	4011c2 <pio_set_peripheral+0x8a>
  40116c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401170:	d027      	beq.n	4011c2 <pio_set_peripheral+0x8a>
  401172:	e025      	b.n	4011c0 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401174:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401176:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401178:	43d3      	mvns	r3, r2
  40117a:	4021      	ands	r1, r4
  40117c:	4019      	ands	r1, r3
  40117e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401180:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401182:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401184:	4021      	ands	r1, r4
  401186:	400b      	ands	r3, r1
  401188:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40118a:	e019      	b.n	4011c0 <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40118c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40118e:	4313      	orrs	r3, r2
  401190:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401192:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401194:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401196:	400b      	ands	r3, r1
  401198:	ea23 0302 	bic.w	r3, r3, r2
  40119c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40119e:	e00f      	b.n	4011c0 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011a0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011a2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4011a4:	400b      	ands	r3, r1
  4011a6:	ea23 0302 	bic.w	r3, r3, r2
  4011aa:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011ac:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011ae:	4313      	orrs	r3, r2
  4011b0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4011b2:	e005      	b.n	4011c0 <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011b4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011b6:	4313      	orrs	r3, r2
  4011b8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011ba:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011bc:	4313      	orrs	r3, r2
  4011be:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4011c0:	6042      	str	r2, [r0, #4]
}
  4011c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011c6:	4770      	bx	lr

004011c8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4011c8:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011ca:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4011ce:	bf14      	ite	ne
  4011d0:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011d2:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4011d4:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4011d8:	bf14      	ite	ne
  4011da:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4011dc:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4011de:	f012 0f02 	tst.w	r2, #2
  4011e2:	d002      	beq.n	4011ea <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4011e4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4011e8:	e004      	b.n	4011f4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4011ea:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4011ee:	bf18      	it	ne
  4011f0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4011f4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4011f6:	6001      	str	r1, [r0, #0]
  4011f8:	4770      	bx	lr
  4011fa:	bf00      	nop

004011fc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4011fc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4011fe:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401200:	9c01      	ldr	r4, [sp, #4]
  401202:	b10c      	cbz	r4, 401208 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401204:	6641      	str	r1, [r0, #100]	; 0x64
  401206:	e000      	b.n	40120a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401208:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40120a:	b10b      	cbz	r3, 401210 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40120c:	6501      	str	r1, [r0, #80]	; 0x50
  40120e:	e000      	b.n	401212 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401210:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401212:	b10a      	cbz	r2, 401218 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401214:	6301      	str	r1, [r0, #48]	; 0x30
  401216:	e000      	b.n	40121a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401218:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40121a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40121c:	6001      	str	r1, [r0, #0]
}
  40121e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401222:	4770      	bx	lr

00401224 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401224:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401226:	4770      	bx	lr

00401228 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401228:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40122a:	4770      	bx	lr

0040122c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40122c:	b570      	push	{r4, r5, r6, lr}
  40122e:	b082      	sub	sp, #8
  401230:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401232:	0944      	lsrs	r4, r0, #5
  401234:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401238:	f204 7407 	addw	r4, r4, #1799	; 0x707
  40123c:	0266      	lsls	r6, r4, #9
#endif

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40123e:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  401242:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401246:	d047      	beq.n	4012d8 <pio_configure_pin+0xac>
  401248:	d809      	bhi.n	40125e <pio_configure_pin+0x32>
  40124a:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  40124e:	d021      	beq.n	401294 <pio_configure_pin+0x68>
  401250:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401254:	d02f      	beq.n	4012b6 <pio_configure_pin+0x8a>
  401256:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40125a:	d16f      	bne.n	40133c <pio_configure_pin+0x110>
  40125c:	e009      	b.n	401272 <pio_configure_pin+0x46>
  40125e:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401262:	d055      	beq.n	401310 <pio_configure_pin+0xe4>
  401264:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401268:	d052      	beq.n	401310 <pio_configure_pin+0xe4>
  40126a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  40126e:	d044      	beq.n	4012fa <pio_configure_pin+0xce>
  401270:	e064      	b.n	40133c <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401272:	f000 001f 	and.w	r0, r0, #31
  401276:	2401      	movs	r4, #1
  401278:	4084      	lsls	r4, r0
  40127a:	4630      	mov	r0, r6
  40127c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401280:	4622      	mov	r2, r4
  401282:	4b30      	ldr	r3, [pc, #192]	; (401344 <pio_configure_pin+0x118>)
  401284:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401286:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40128a:	bf14      	ite	ne
  40128c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40128e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401290:	2001      	movs	r0, #1
  401292:	e054      	b.n	40133e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401294:	f000 001f 	and.w	r0, r0, #31
  401298:	2401      	movs	r4, #1
  40129a:	4084      	lsls	r4, r0
  40129c:	4630      	mov	r0, r6
  40129e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012a2:	4622      	mov	r2, r4
  4012a4:	4b27      	ldr	r3, [pc, #156]	; (401344 <pio_configure_pin+0x118>)
  4012a6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012a8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012ac:	bf14      	ite	ne
  4012ae:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012b0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012b2:	2001      	movs	r0, #1
  4012b4:	e043      	b.n	40133e <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4012b6:	f000 001f 	and.w	r0, r0, #31
  4012ba:	2401      	movs	r4, #1
  4012bc:	4084      	lsls	r4, r0
  4012be:	4630      	mov	r0, r6
  4012c0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012c4:	4622      	mov	r2, r4
  4012c6:	4b1f      	ldr	r3, [pc, #124]	; (401344 <pio_configure_pin+0x118>)
  4012c8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012ca:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012ce:	bf14      	ite	ne
  4012d0:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012d2:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012d4:	2001      	movs	r0, #1
  4012d6:	e032      	b.n	40133e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4012d8:	f000 001f 	and.w	r0, r0, #31
  4012dc:	2401      	movs	r4, #1
  4012de:	4084      	lsls	r4, r0
  4012e0:	4630      	mov	r0, r6
  4012e2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4012e6:	4622      	mov	r2, r4
  4012e8:	4b16      	ldr	r3, [pc, #88]	; (401344 <pio_configure_pin+0x118>)
  4012ea:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012ec:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012f0:	bf14      	ite	ne
  4012f2:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012f4:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012f6:	2001      	movs	r0, #1
  4012f8:	e021      	b.n	40133e <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4012fa:	f000 011f 	and.w	r1, r0, #31
  4012fe:	2401      	movs	r4, #1
  401300:	4630      	mov	r0, r6
  401302:	fa04 f101 	lsl.w	r1, r4, r1
  401306:	462a      	mov	r2, r5
  401308:	4b0f      	ldr	r3, [pc, #60]	; (401348 <pio_configure_pin+0x11c>)
  40130a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40130c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40130e:	e016      	b.n	40133e <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401310:	f000 011f 	and.w	r1, r0, #31
  401314:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401316:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40131a:	ea05 0304 	and.w	r3, r5, r4
  40131e:	9300      	str	r3, [sp, #0]
  401320:	4630      	mov	r0, r6
  401322:	fa04 f101 	lsl.w	r1, r4, r1
  401326:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40132a:	bf14      	ite	ne
  40132c:	2200      	movne	r2, #0
  40132e:	2201      	moveq	r2, #1
  401330:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401334:	4d05      	ldr	r5, [pc, #20]	; (40134c <pio_configure_pin+0x120>)
  401336:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401338:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40133a:	e000      	b.n	40133e <pio_configure_pin+0x112>

	default:
		return 0;
  40133c:	2000      	movs	r0, #0
	}

	return 1;
}
  40133e:	b002      	add	sp, #8
  401340:	bd70      	pop	{r4, r5, r6, pc}
  401342:	bf00      	nop
  401344:	00401139 	.word	0x00401139
  401348:	004011c9 	.word	0x004011c9
  40134c:	004011fd 	.word	0x004011fd

00401350 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401354:	4680      	mov	r8, r0
  401356:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401358:	4b12      	ldr	r3, [pc, #72]	; (4013a4 <pio_handler_process+0x54>)
  40135a:	4798      	blx	r3
  40135c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40135e:	4640      	mov	r0, r8
  401360:	4b11      	ldr	r3, [pc, #68]	; (4013a8 <pio_handler_process+0x58>)
  401362:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401364:	4005      	ands	r5, r0
  401366:	d012      	beq.n	40138e <pio_handler_process+0x3e>
  401368:	4c10      	ldr	r4, [pc, #64]	; (4013ac <pio_handler_process+0x5c>)
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40136a:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  40136e:	42b3      	cmp	r3, r6
  401370:	d10a      	bne.n	401388 <pio_handler_process+0x38>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401372:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401376:	4229      	tst	r1, r5
  401378:	d006      	beq.n	401388 <pio_handler_process+0x38>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40137a:	6823      	ldr	r3, [r4, #0]
  40137c:	4630      	mov	r0, r6
  40137e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401380:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401384:	ea25 0503 	bic.w	r5, r5, r3
  401388:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40138a:	2d00      	cmp	r5, #0
  40138c:	d1ed      	bne.n	40136a <pio_handler_process+0x1a>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40138e:	4b08      	ldr	r3, [pc, #32]	; (4013b0 <pio_handler_process+0x60>)
  401390:	681b      	ldr	r3, [r3, #0]
  401392:	b123      	cbz	r3, 40139e <pio_handler_process+0x4e>
		if (pio_capture_handler) {
  401394:	4b07      	ldr	r3, [pc, #28]	; (4013b4 <pio_handler_process+0x64>)
  401396:	681b      	ldr	r3, [r3, #0]
  401398:	b10b      	cbz	r3, 40139e <pio_handler_process+0x4e>
			pio_capture_handler(p_pio);
  40139a:	4640      	mov	r0, r8
  40139c:	4798      	blx	r3
  40139e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013a2:	bf00      	nop
  4013a4:	00401225 	.word	0x00401225
  4013a8:	00401229 	.word	0x00401229
  4013ac:	20001fa0 	.word	0x20001fa0
  4013b0:	20002300 	.word	0x20002300
  4013b4:	20001f90 	.word	0x20001f90

004013b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4013b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4013ba:	4802      	ldr	r0, [pc, #8]	; (4013c4 <PIOA_Handler+0xc>)
  4013bc:	210b      	movs	r1, #11
  4013be:	4b02      	ldr	r3, [pc, #8]	; (4013c8 <PIOA_Handler+0x10>)
  4013c0:	4798      	blx	r3
  4013c2:	bd08      	pop	{r3, pc}
  4013c4:	400e0e00 	.word	0x400e0e00
  4013c8:	00401351 	.word	0x00401351

004013cc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4013cc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4013ce:	4802      	ldr	r0, [pc, #8]	; (4013d8 <PIOB_Handler+0xc>)
  4013d0:	210c      	movs	r1, #12
  4013d2:	4b02      	ldr	r3, [pc, #8]	; (4013dc <PIOB_Handler+0x10>)
  4013d4:	4798      	blx	r3
  4013d6:	bd08      	pop	{r3, pc}
  4013d8:	400e1000 	.word	0x400e1000
  4013dc:	00401351 	.word	0x00401351

004013e0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4013e0:	4b17      	ldr	r3, [pc, #92]	; (401440 <pmc_switch_mck_to_pllack+0x60>)
  4013e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  4013e8:	4310      	orrs	r0, r2
  4013ea:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4013ee:	f013 0f08 	tst.w	r3, #8
  4013f2:	d109      	bne.n	401408 <pmc_switch_mck_to_pllack+0x28>
  4013f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4013f8:	4911      	ldr	r1, [pc, #68]	; (401440 <pmc_switch_mck_to_pllack+0x60>)
  4013fa:	e001      	b.n	401400 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013fc:	3b01      	subs	r3, #1
  4013fe:	d019      	beq.n	401434 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401400:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401402:	f012 0f08 	tst.w	r2, #8
  401406:	d0f9      	beq.n	4013fc <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401408:	4b0d      	ldr	r3, [pc, #52]	; (401440 <pmc_switch_mck_to_pllack+0x60>)
  40140a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40140c:	f022 0203 	bic.w	r2, r2, #3
  401410:	f042 0202 	orr.w	r2, r2, #2
  401414:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401416:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401418:	f010 0008 	ands.w	r0, r0, #8
  40141c:	d10c      	bne.n	401438 <pmc_switch_mck_to_pllack+0x58>
  40141e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401422:	4907      	ldr	r1, [pc, #28]	; (401440 <pmc_switch_mck_to_pllack+0x60>)
  401424:	e001      	b.n	40142a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401426:	3b01      	subs	r3, #1
  401428:	d008      	beq.n	40143c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40142a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40142c:	f012 0f08 	tst.w	r2, #8
  401430:	d0f9      	beq.n	401426 <pmc_switch_mck_to_pllack+0x46>
  401432:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401434:	2001      	movs	r0, #1
  401436:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401438:	2000      	movs	r0, #0
  40143a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40143c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40143e:	4770      	bx	lr
  401440:	400e0400 	.word	0x400e0400

00401444 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401444:	b138      	cbz	r0, 401456 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401446:	4911      	ldr	r1, [pc, #68]	; (40148c <pmc_switch_mainck_to_xtal+0x48>)
  401448:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40144a:	4a11      	ldr	r2, [pc, #68]	; (401490 <pmc_switch_mainck_to_xtal+0x4c>)
  40144c:	401a      	ands	r2, r3
  40144e:	4b11      	ldr	r3, [pc, #68]	; (401494 <pmc_switch_mainck_to_xtal+0x50>)
  401450:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401452:	620b      	str	r3, [r1, #32]
  401454:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401456:	4a0d      	ldr	r2, [pc, #52]	; (40148c <pmc_switch_mainck_to_xtal+0x48>)
  401458:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40145a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40145e:	f023 0303 	bic.w	r3, r3, #3
  401462:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401466:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40146a:	0209      	lsls	r1, r1, #8
  40146c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40146e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401470:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401472:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401474:	f013 0f01 	tst.w	r3, #1
  401478:	d0fb      	beq.n	401472 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40147a:	4a04      	ldr	r2, [pc, #16]	; (40148c <pmc_switch_mainck_to_xtal+0x48>)
  40147c:	6a13      	ldr	r3, [r2, #32]
  40147e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401486:	6213      	str	r3, [r2, #32]
  401488:	4770      	bx	lr
  40148a:	bf00      	nop
  40148c:	400e0400 	.word	0x400e0400
  401490:	fec8fffc 	.word	0xfec8fffc
  401494:	01370002 	.word	0x01370002

00401498 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401498:	4b02      	ldr	r3, [pc, #8]	; (4014a4 <pmc_osc_is_ready_mainck+0xc>)
  40149a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40149c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4014a0:	4770      	bx	lr
  4014a2:	bf00      	nop
  4014a4:	400e0400 	.word	0x400e0400

004014a8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4014a8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4014ac:	4b01      	ldr	r3, [pc, #4]	; (4014b4 <pmc_disable_pllack+0xc>)
  4014ae:	629a      	str	r2, [r3, #40]	; 0x28
  4014b0:	4770      	bx	lr
  4014b2:	bf00      	nop
  4014b4:	400e0400 	.word	0x400e0400

004014b8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4014b8:	4b02      	ldr	r3, [pc, #8]	; (4014c4 <pmc_is_locked_pllack+0xc>)
  4014ba:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014bc:	f000 0002 	and.w	r0, r0, #2
  4014c0:	4770      	bx	lr
  4014c2:	bf00      	nop
  4014c4:	400e0400 	.word	0x400e0400

004014c8 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4014c8:	2200      	movs	r2, #0
  4014ca:	4b01      	ldr	r3, [pc, #4]	; (4014d0 <pmc_disable_pllbck+0x8>)
  4014cc:	62da      	str	r2, [r3, #44]	; 0x2c
  4014ce:	4770      	bx	lr
  4014d0:	400e0400 	.word	0x400e0400

004014d4 <pmc_is_locked_pllbck>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4014d4:	4b02      	ldr	r3, [pc, #8]	; (4014e0 <pmc_is_locked_pllbck+0xc>)
  4014d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014d8:	f000 0004 	and.w	r0, r0, #4
  4014dc:	4770      	bx	lr
  4014de:	bf00      	nop
  4014e0:	400e0400 	.word	0x400e0400

004014e4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4014e4:	2822      	cmp	r0, #34	; 0x22
  4014e6:	d820      	bhi.n	40152a <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
  4014e8:	281f      	cmp	r0, #31
  4014ea:	d80d      	bhi.n	401508 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4014ec:	4b12      	ldr	r3, [pc, #72]	; (401538 <pmc_enable_periph_clk+0x54>)
  4014ee:	699a      	ldr	r2, [r3, #24]
  4014f0:	2301      	movs	r3, #1
  4014f2:	4083      	lsls	r3, r0
  4014f4:	401a      	ands	r2, r3
  4014f6:	4293      	cmp	r3, r2
  4014f8:	d019      	beq.n	40152e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
  4014fa:	2301      	movs	r3, #1
  4014fc:	fa03 f000 	lsl.w	r0, r3, r0
  401500:	4b0d      	ldr	r3, [pc, #52]	; (401538 <pmc_enable_periph_clk+0x54>)
  401502:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401504:	2000      	movs	r0, #0
  401506:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401508:	4b0b      	ldr	r3, [pc, #44]	; (401538 <pmc_enable_periph_clk+0x54>)
  40150a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
  40150e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401510:	2301      	movs	r3, #1
  401512:	4083      	lsls	r3, r0
  401514:	401a      	ands	r2, r3
  401516:	4293      	cmp	r3, r2
  401518:	d00b      	beq.n	401532 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
  40151a:	2301      	movs	r3, #1
  40151c:	fa03 f000 	lsl.w	r0, r3, r0
  401520:	4b05      	ldr	r3, [pc, #20]	; (401538 <pmc_enable_periph_clk+0x54>)
  401522:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  401526:	2000      	movs	r0, #0
  401528:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40152a:	2001      	movs	r0, #1
  40152c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40152e:	2000      	movs	r0, #0
  401530:	4770      	bx	lr
  401532:	2000      	movs	r0, #0
}
  401534:	4770      	bx	lr
  401536:	bf00      	nop
  401538:	400e0400 	.word	0x400e0400

0040153c <pmc_disable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40153c:	2822      	cmp	r0, #34	; 0x22
  40153e:	d820      	bhi.n	401582 <pmc_disable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
  401540:	281f      	cmp	r0, #31
  401542:	d80d      	bhi.n	401560 <pmc_disable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
  401544:	4b12      	ldr	r3, [pc, #72]	; (401590 <pmc_disable_periph_clk+0x54>)
  401546:	699a      	ldr	r2, [r3, #24]
  401548:	2301      	movs	r3, #1
  40154a:	4083      	lsls	r3, r0
  40154c:	401a      	ands	r2, r3
  40154e:	4293      	cmp	r3, r2
  401550:	d119      	bne.n	401586 <pmc_disable_periph_clk+0x4a>
			PMC->PMC_PCDR0 = 1 << ul_id;
  401552:	2301      	movs	r3, #1
  401554:	fa03 f000 	lsl.w	r0, r3, r0
  401558:	4b0d      	ldr	r3, [pc, #52]	; (401590 <pmc_disable_periph_clk+0x54>)
  40155a:	6158      	str	r0, [r3, #20]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
  40155c:	2000      	movs	r0, #0
  40155e:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  401560:	4b0b      	ldr	r3, [pc, #44]	; (401590 <pmc_disable_periph_clk+0x54>)
  401562:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CP)
	} else {
		ul_id -= 32;
  401566:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  401568:	2301      	movs	r3, #1
  40156a:	4083      	lsls	r3, r0
  40156c:	401a      	ands	r2, r3
  40156e:	4293      	cmp	r3, r2
  401570:	d10b      	bne.n	40158a <pmc_disable_periph_clk+0x4e>
			PMC->PMC_PCDR1 = 1 << ul_id;
  401572:	2301      	movs	r3, #1
  401574:	fa03 f000 	lsl.w	r0, r3, r0
  401578:	4b05      	ldr	r3, [pc, #20]	; (401590 <pmc_disable_periph_clk+0x54>)
  40157a:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
		}
#endif
	}
	return 0;
  40157e:	2000      	movs	r0, #0
  401580:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401582:	2001      	movs	r0, #1
  401584:	4770      	bx	lr
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
  401586:	2000      	movs	r0, #0
  401588:	4770      	bx	lr
  40158a:	2000      	movs	r0, #0
}
  40158c:	4770      	bx	lr
  40158e:	bf00      	nop
  401590:	400e0400 	.word	0x400e0400

00401594 <pmc_switch_udpck_to_pllbck>:
 *
 * \param ul_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv)
{
	PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS;
  401594:	0200      	lsls	r0, r0, #8
  401596:	f400 6270 	and.w	r2, r0, #3840	; 0xf00
  40159a:	f042 0201 	orr.w	r2, r2, #1
  40159e:	4b01      	ldr	r3, [pc, #4]	; (4015a4 <pmc_switch_udpck_to_pllbck+0x10>)
  4015a0:	639a      	str	r2, [r3, #56]	; 0x38
  4015a2:	4770      	bx	lr
  4015a4:	400e0400 	.word	0x400e0400

004015a8 <pmc_enable_udpck>:
 * \brief Enable UDP (USB) clock.
 */
void pmc_enable_udpck(void)
{
# if (SAM3S || SAM4S || SAM4E)
	PMC->PMC_SCER = PMC_SCER_UDP;
  4015a8:	2280      	movs	r2, #128	; 0x80
  4015aa:	4b01      	ldr	r3, [pc, #4]	; (4015b0 <pmc_enable_udpck+0x8>)
  4015ac:	601a      	str	r2, [r3, #0]
  4015ae:	4770      	bx	lr
  4015b0:	400e0400 	.word	0x400e0400

004015b4 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
  4015b4:	4b03      	ldr	r3, [pc, #12]	; (4015c4 <pmc_set_fast_startup_input+0x10>)
  4015b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
  4015b8:	f3c0 0012 	ubfx	r0, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
  4015bc:	4302      	orrs	r2, r0
  4015be:	671a      	str	r2, [r3, #112]	; 0x70
  4015c0:	4770      	bx	lr
  4015c2:	bf00      	nop
  4015c4:	400e0400 	.word	0x400e0400

004015c8 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
  4015c8:	4b02      	ldr	r3, [pc, #8]	; (4015d4 <pmc_is_wakeup_clocks_restored+0xc>)
  4015ca:	7818      	ldrb	r0, [r3, #0]
}
  4015cc:	f080 0001 	eor.w	r0, r0, #1
  4015d0:	4770      	bx	lr
  4015d2:	bf00      	nop
  4015d4:	20002004 	.word	0x20002004

004015d8 <twi_mk_addr>:
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4015d8:	460b      	mov	r3, r1
  4015da:	b159      	cbz	r1, 4015f4 <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
  4015dc:	7802      	ldrb	r2, [r0, #0]
	if (len > 1) {
  4015de:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
  4015e0:	bfc4      	itt	gt
  4015e2:	7841      	ldrbgt	r1, [r0, #1]
  4015e4:	ea41 2202 	orrgt.w	r2, r1, r2, lsl #8
	}
	if (len > 2) {
  4015e8:	2b02      	cmp	r3, #2
  4015ea:	dd05      	ble.n	4015f8 <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
  4015ec:	7880      	ldrb	r0, [r0, #2]
  4015ee:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
  4015f2:	4770      	bx	lr
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4015f4:	2000      	movs	r0, #0
  4015f6:	4770      	bx	lr
  4015f8:	4610      	mov	r0, r2
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
  4015fa:	4770      	bx	lr

004015fc <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4015fc:	4b0f      	ldr	r3, [pc, #60]	; (40163c <twi_set_speed+0x40>)
  4015fe:	4299      	cmp	r1, r3
  401600:	d819      	bhi.n	401636 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401602:	0049      	lsls	r1, r1, #1
  401604:	fbb2 f2f1 	udiv	r2, r2, r1
  401608:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40160a:	2aff      	cmp	r2, #255	; 0xff
  40160c:	d907      	bls.n	40161e <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40160e:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  401610:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401612:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401614:	2aff      	cmp	r2, #255	; 0xff
  401616:	d903      	bls.n	401620 <twi_set_speed+0x24>
  401618:	2b07      	cmp	r3, #7
  40161a:	d1f9      	bne.n	401610 <twi_set_speed+0x14>
  40161c:	e000      	b.n	401620 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40161e:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401620:	0211      	lsls	r1, r2, #8
  401622:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  401624:	041b      	lsls	r3, r3, #16
  401626:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40162a:	430b      	orrs	r3, r1
  40162c:	b2d2      	uxtb	r2, r2
  40162e:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  401630:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  401632:	2000      	movs	r0, #0
  401634:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  401636:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  401638:	4770      	bx	lr
  40163a:	bf00      	nop
  40163c:	00061a80 	.word	0x00061a80

00401640 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  401640:	b538      	push	{r3, r4, r5, lr}
  401642:	4604      	mov	r4, r0
  401644:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  401646:	f04f 33ff 	mov.w	r3, #4294967295
  40164a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40164c:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40164e:	2380      	movs	r3, #128	; 0x80
  401650:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  401652:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  401654:	2308      	movs	r3, #8
  401656:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401658:	2320      	movs	r3, #32
  40165a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  40165c:	2304      	movs	r3, #4
  40165e:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  401660:	6849      	ldr	r1, [r1, #4]
  401662:	682a      	ldr	r2, [r5, #0]
  401664:	4b05      	ldr	r3, [pc, #20]	; (40167c <twi_master_init+0x3c>)
  401666:	4798      	blx	r3
  401668:	2801      	cmp	r0, #1
  40166a:	bf14      	ite	ne
  40166c:	2000      	movne	r0, #0
  40166e:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  401670:	7a6b      	ldrb	r3, [r5, #9]
  401672:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  401674:	bf04      	itt	eq
  401676:	2340      	moveq	r3, #64	; 0x40
  401678:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  40167a:	bd38      	pop	{r3, r4, r5, pc}
  40167c:	004015fd 	.word	0x004015fd

00401680 <twi_master_read_tpm>:
}



uint32_t twi_master_read_tpm(Twi *p_twi, twi_packet_t *p_packet)
{
  401680:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401684:	4605      	mov	r5, r0
	uint32_t status;
	uint32_t cnt;
	uint8_t *buffer =  p_packet->buffer;
  401686:	688e      	ldr	r6, [r1, #8]
	union {
		uint8_t		bytes[2];
		uint16_t	size;
	} paramSize;
	
	 cnt = p_packet->length;
  401688:	68cc      	ldr	r4, [r1, #12]
	
	/* Check argument */
	if (cnt == 0) {
  40168a:	2c00      	cmp	r4, #0
  40168c:	d04b      	beq.n	401726 <twi_master_read_tpm+0xa6>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40168e:	2300      	movs	r3, #0
  401690:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
	((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401692:	684a      	ldr	r2, [r1, #4]
  401694:	0212      	lsls	r2, r2, #8
  401696:	f402 7240 	and.w	r2, r2, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  40169a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  40169e:	7c08      	ldrb	r0, [r1, #16]
  4016a0:	0400      	lsls	r0, r0, #16
  4016a2:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  4016a6:	4302      	orrs	r2, r0
  4016a8:	606a      	str	r2, [r5, #4]
	((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
	TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4016aa:	60eb      	str	r3, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4016ac:	4608      	mov	r0, r1
  4016ae:	6849      	ldr	r1, [r1, #4]
  4016b0:	4b2b      	ldr	r3, [pc, #172]	; (401760 <twi_master_read_tpm+0xe0>)
  4016b2:	4798      	blx	r3
  4016b4:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4016b6:	2c01      	cmp	r4, #1
  4016b8:	d103      	bne.n	4016c2 <twi_master_read_tpm+0x42>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4016ba:	2303      	movs	r3, #3
  4016bc:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  4016be:	2101      	movs	r1, #1
  4016c0:	e03a      	b.n	401738 <twi_master_read_tpm+0xb8>
		} else {
		p_twi->TWI_CR = TWI_CR_START;
  4016c2:	2301      	movs	r3, #1
  4016c4:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  4016c6:	2100      	movs	r1, #0
  4016c8:	e036      	b.n	401738 <twi_master_read_tpm+0xb8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4016ca:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  4016cc:	f413 7f80 	tst.w	r3, #256	; 0x100
  4016d0:	d12c      	bne.n	40172c <twi_master_read_tpm+0xac>
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4016d2:	2c01      	cmp	r4, #1
  4016d4:	d105      	bne.n	4016e2 <twi_master_read_tpm+0x62>
  4016d6:	2900      	cmp	r1, #0
  4016d8:	d13d      	bne.n	401756 <twi_master_read_tpm+0xd6>
			p_twi->TWI_CR = TWI_CR_STOP;
  4016da:	f8c5 9000 	str.w	r9, [r5]
			stop_sent = 1;
  4016de:	4641      	mov	r1, r8
  4016e0:	e039      	b.n	401756 <twi_master_read_tpm+0xd6>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4016e2:	f013 0f02 	tst.w	r3, #2
  4016e6:	d015      	beq.n	401714 <twi_master_read_tpm+0x94>
		
		/* extract the paramSize
		* big/little endian conversion,
		* this is faster than shifting)
		*/
		if((cnt == 4)&&(updateCnt == true)){
  4016e8:	2c04      	cmp	r4, #4
  4016ea:	d10f      	bne.n	40170c <twi_master_read_tpm+0x8c>
  4016ec:	f1bc 0f00 	cmp.w	ip, #0
  4016f0:	d00c      	beq.n	40170c <twi_master_read_tpm+0x8c>
			paramSize.bytes[0] = *(pbegin + 5);
  4016f2:	7973      	ldrb	r3, [r6, #5]
  4016f4:	f363 0707 	bfi	r7, r3, #0, #8
			paramSize.bytes[1] = *(pbegin + 4);
  4016f8:	7933      	ldrb	r3, [r6, #4]
  4016fa:	f363 270f 	bfi	r7, r3, #8, #8
			numBytes = paramSize.size;
  4016fe:	b2bb      	uxth	r3, r7
  401700:	f8ab 7000 	strh.w	r7, [fp]
			updateCnt = false;
			
			/* update cnt */
			if(paramSize.size != TPM_HEADER_SIZE){
  401704:	2b0a      	cmp	r3, #10
				cnt = paramSize.size - cnt - 2;
  401706:	bf18      	it	ne
  401708:	1f9c      	subne	r4, r3, #6
		*/
		if((cnt == 4)&&(updateCnt == true)){
			paramSize.bytes[0] = *(pbegin + 5);
			paramSize.bytes[1] = *(pbegin + 4);
			numBytes = paramSize.size;
			updateCnt = false;
  40170a:	46d4      	mov	ip, sl
				cnt = paramSize.size - cnt - 2;
			}
		}
		
		
		*buffer++ = p_twi->TWI_RHR;
  40170c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40170e:	7013      	strb	r3, [r2, #0]
		cnt--;
  401710:	3c01      	subs	r4, #1
				cnt = paramSize.size - cnt - 2;
			}
		}
		
		
		*buffer++ = p_twi->TWI_RHR;
  401712:	3201      	adds	r2, #1
		} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  401714:	2c00      	cmp	r4, #0
  401716:	d1d8      	bne.n	4016ca <twi_master_read_tpm+0x4a>
		
		*buffer++ = p_twi->TWI_RHR;
		cnt--;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  401718:	6a2b      	ldr	r3, [r5, #32]
  40171a:	f013 0f01 	tst.w	r3, #1
  40171e:	d0fb      	beq.n	401718 <twi_master_read_tpm+0x98>
	}

	p_twi->TWI_SR;
  401720:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
  401722:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	
	 cnt = p_packet->length;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  401726:	2001      	movs	r0, #1
  401728:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40172c:	2005      	movs	r0, #5
  40172e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401732:	2005      	movs	r0, #5
  401734:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  401738:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  40173a:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  40173e:	d1f8      	bne.n	401732 <twi_master_read_tpm+0xb2>
  401740:	4632      	mov	r2, r6
  401742:	f04f 0c01 	mov.w	ip, #1
		* this is faster than shifting)
		*/
		if((cnt == 4)&&(updateCnt == true)){
			paramSize.bytes[0] = *(pbegin + 5);
			paramSize.bytes[1] = *(pbegin + 4);
			numBytes = paramSize.size;
  401746:	f8df b01c 	ldr.w	fp, [pc, #28]	; 401764 <twi_master_read_tpm+0xe4>
			updateCnt = false;
  40174a:	f04f 0a00 	mov.w	sl, #0
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40174e:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  401752:	46e0      	mov	r8, ip
  401754:	e7bd      	b.n	4016d2 <twi_master_read_tpm+0x52>
		}

		if (!(status & TWI_SR_RXRDY)) {
  401756:	f013 0f02 	tst.w	r3, #2
  40175a:	d0b6      	beq.n	4016ca <twi_master_read_tpm+0x4a>
  40175c:	e7d6      	b.n	40170c <twi_master_read_tpm+0x8c>
  40175e:	bf00      	nop
  401760:	004015d9 	.word	0x004015d9
  401764:	20002af6 	.word	0x20002af6

00401768 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  401768:	b570      	push	{r4, r5, r6, lr}
  40176a:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40176c:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  40176e:	688e      	ldr	r6, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  401770:	2d00      	cmp	r5, #0
  401772:	d034      	beq.n	4017de <twi_master_write+0x76>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401774:	2300      	movs	r3, #0
  401776:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401778:	7c08      	ldrb	r0, [r1, #16]
  40177a:	0400      	lsls	r0, r0, #16
  40177c:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401780:	684a      	ldr	r2, [r1, #4]
  401782:	0212      	lsls	r2, r2, #8
  401784:	f402 7240 	and.w	r2, r2, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401788:	4302      	orrs	r2, r0
  40178a:	6062      	str	r2, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40178c:	60e3      	str	r3, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40178e:	4608      	mov	r0, r1
  401790:	6849      	ldr	r1, [r1, #4]
  401792:	4b17      	ldr	r3, [pc, #92]	; (4017f0 <twi_master_write+0x88>)
  401794:	4798      	blx	r3
  401796:	60e0      	str	r0, [r4, #12]
  401798:	e00b      	b.n	4017b2 <twi_master_write+0x4a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40179a:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  40179c:	f413 7f80 	tst.w	r3, #256	; 0x100
  4017a0:	d11f      	bne.n	4017e2 <twi_master_write+0x7a>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4017a2:	f013 0f04 	tst.w	r3, #4
  4017a6:	d0f8      	beq.n	40179a <twi_master_write+0x32>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4017a8:	f816 3b01 	ldrb.w	r3, [r6], #1
  4017ac:	6363      	str	r3, [r4, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4017ae:	3d01      	subs	r5, #1
  4017b0:	d007      	beq.n	4017c2 <twi_master_write+0x5a>
		status = p_twi->TWI_SR;
  4017b2:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4017b4:	f413 7f80 	tst.w	r3, #256	; 0x100
  4017b8:	d115      	bne.n	4017e6 <twi_master_write+0x7e>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4017ba:	f013 0f04 	tst.w	r3, #4
  4017be:	d1f3      	bne.n	4017a8 <twi_master_write+0x40>
  4017c0:	e7eb      	b.n	40179a <twi_master_write+0x32>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4017c2:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4017c4:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  4017c8:	d10f      	bne.n	4017ea <twi_master_write+0x82>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4017ca:	f013 0f04 	tst.w	r3, #4
  4017ce:	d0f8      	beq.n	4017c2 <twi_master_write+0x5a>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4017d0:	2302      	movs	r3, #2
  4017d2:	6023      	str	r3, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4017d4:	6a23      	ldr	r3, [r4, #32]
  4017d6:	f013 0f01 	tst.w	r3, #1
  4017da:	d0fb      	beq.n	4017d4 <twi_master_write+0x6c>
  4017dc:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4017de:	2001      	movs	r0, #1
  4017e0:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4017e2:	2005      	movs	r0, #5
  4017e4:	bd70      	pop	{r4, r5, r6, pc}
  4017e6:	2005      	movs	r0, #5
  4017e8:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4017ea:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4017ec:	bd70      	pop	{r4, r5, r6, pc}
  4017ee:	bf00      	nop
  4017f0:	004015d9 	.word	0x004015d9

004017f4 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
  4017f4:	b500      	push	{lr}
  4017f6:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
  4017f8:	2300      	movs	r3, #0
  4017fa:	aa06      	add	r2, sp, #24
  4017fc:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
  401800:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
  401802:	2201      	movs	r2, #1
  401804:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
  401806:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
  40180a:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
  40180e:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
  401810:	a901      	add	r1, sp, #4
  401812:	4b02      	ldr	r3, [pc, #8]	; (40181c <twi_probe+0x28>)
  401814:	4798      	blx	r3
}
  401816:	b007      	add	sp, #28
  401818:	f85d fb04 	ldr.w	pc, [sp], #4
  40181c:	00401769 	.word	0x00401769

00401820 <udd_sleep_mode>:
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
  401820:	4603      	mov	r3, r0
  401822:	bb58      	cbnz	r0, 40187c <udd_sleep_mode+0x5c>
  401824:	4a18      	ldr	r2, [pc, #96]	; (401888 <udd_sleep_mode+0x68>)
  401826:	7812      	ldrb	r2, [r2, #0]
  401828:	b32a      	cbz	r2, 401876 <udd_sleep_mode+0x56>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40182a:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40182e:	b672      	cpsid	i
  401830:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  401834:	4a15      	ldr	r2, [pc, #84]	; (40188c <udd_sleep_mode+0x6c>)
  401836:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
  401838:	4a15      	ldr	r2, [pc, #84]	; (401890 <udd_sleep_mode+0x70>)
  40183a:	7890      	ldrb	r0, [r2, #2]
  40183c:	3801      	subs	r0, #1
  40183e:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401840:	b9c9      	cbnz	r1, 401876 <udd_sleep_mode+0x56>
		cpu_irq_enable();
  401842:	2101      	movs	r1, #1
  401844:	4a11      	ldr	r2, [pc, #68]	; (40188c <udd_sleep_mode+0x6c>)
  401846:	7011      	strb	r1, [r2, #0]
  401848:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  40184c:	b662      	cpsie	i
  40184e:	e012      	b.n	401876 <udd_sleep_mode+0x56>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401850:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  401854:	b672      	cpsid	i
  401856:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  40185a:	2000      	movs	r0, #0
  40185c:	4a0b      	ldr	r2, [pc, #44]	; (40188c <udd_sleep_mode+0x6c>)
  40185e:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  401860:	4a0b      	ldr	r2, [pc, #44]	; (401890 <udd_sleep_mode+0x70>)
  401862:	7890      	ldrb	r0, [r2, #2]
  401864:	3001      	adds	r0, #1
  401866:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401868:	b929      	cbnz	r1, 401876 <udd_sleep_mode+0x56>
		cpu_irq_enable();
  40186a:	2101      	movs	r1, #1
  40186c:	4a07      	ldr	r2, [pc, #28]	; (40188c <udd_sleep_mode+0x6c>)
  40186e:	7011      	strb	r1, [r2, #0]
  401870:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  401874:	b662      	cpsie	i
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
  401876:	4a04      	ldr	r2, [pc, #16]	; (401888 <udd_sleep_mode+0x68>)
  401878:	7013      	strb	r3, [r2, #0]
  40187a:	4770      	bx	lr
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
  40187c:	4a02      	ldr	r2, [pc, #8]	; (401888 <udd_sleep_mode+0x68>)
  40187e:	7812      	ldrb	r2, [r2, #0]
  401880:	2a00      	cmp	r2, #0
  401882:	d0e5      	beq.n	401850 <udd_sleep_mode+0x30>
  401884:	e7f7      	b.n	401876 <udd_sleep_mode+0x56>
  401886:	bf00      	nop
  401888:	20002044 	.word	0x20002044
  40188c:	200000d0 	.word	0x200000d0
  401890:	200022ec 	.word	0x200022ec

00401894 <udd_ctrl_init>:
	cpu_irq_restore(flags);
}

static void udd_ctrl_init(void)
{
	udd_g_ctrlreq.callback = NULL;
  401894:	4a03      	ldr	r2, [pc, #12]	; (4018a4 <udd_ctrl_init+0x10>)
  401896:	2300      	movs	r3, #0
  401898:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  40189a:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
  40189c:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  40189e:	4a02      	ldr	r2, [pc, #8]	; (4018a8 <udd_ctrl_init+0x14>)
  4018a0:	7013      	strb	r3, [r2, #0]
  4018a2:	4770      	bx	lr
  4018a4:	20002304 	.word	0x20002304
  4018a8:	20002049 	.word	0x20002049

004018ac <udd_ctrl_stall_data>:
	udd_ack_bank0_received(0);
}


static void udd_ctrl_stall_data(void)
{
  4018ac:	b082      	sub	sp, #8
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  4018ae:	2205      	movs	r2, #5
  4018b0:	4b0e      	ldr	r3, [pc, #56]	; (4018ec <udd_ctrl_stall_data+0x40>)
  4018b2:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  4018b4:	4b0e      	ldr	r3, [pc, #56]	; (4018f0 <udd_ctrl_stall_data+0x44>)
  4018b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4018b8:	9200      	str	r2, [sp, #0]
  4018ba:	9a00      	ldr	r2, [sp, #0]
  4018bc:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4018c0:	9200      	str	r2, [sp, #0]
  4018c2:	9a00      	ldr	r2, [sp, #0]
  4018c4:	f042 0220 	orr.w	r2, r2, #32
  4018c8:	9200      	str	r2, [sp, #0]
  4018ca:	9a00      	ldr	r2, [sp, #0]
  4018cc:	631a      	str	r2, [r3, #48]	; 0x30
  4018ce:	2300      	movs	r3, #0
  4018d0:	9301      	str	r3, [sp, #4]
  4018d2:	9b01      	ldr	r3, [sp, #4]
  4018d4:	2b13      	cmp	r3, #19
  4018d6:	d806      	bhi.n	4018e6 <udd_ctrl_stall_data+0x3a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4018d8:	bf00      	nop
  4018da:	9b01      	ldr	r3, [sp, #4]
  4018dc:	3301      	adds	r3, #1
  4018de:	9301      	str	r3, [sp, #4]
  4018e0:	9b01      	ldr	r3, [sp, #4]
  4018e2:	2b13      	cmp	r3, #19
  4018e4:	d9f8      	bls.n	4018d8 <udd_ctrl_stall_data+0x2c>
}
  4018e6:	b002      	add	sp, #8
  4018e8:	4770      	bx	lr
  4018ea:	bf00      	nop
  4018ec:	20002049 	.word	0x20002049
  4018f0:	40034000 	.word	0x40034000

004018f4 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  4018f4:	b082      	sub	sp, #8
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  4018f6:	2203      	movs	r2, #3
  4018f8:	4b0e      	ldr	r3, [pc, #56]	; (401934 <udd_ctrl_send_zlp_in+0x40>)
  4018fa:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  4018fc:	4b0e      	ldr	r3, [pc, #56]	; (401938 <udd_ctrl_send_zlp_in+0x44>)
  4018fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401900:	9200      	str	r2, [sp, #0]
  401902:	9a00      	ldr	r2, [sp, #0]
  401904:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401908:	9200      	str	r2, [sp, #0]
  40190a:	9a00      	ldr	r2, [sp, #0]
  40190c:	f042 0210 	orr.w	r2, r2, #16
  401910:	9200      	str	r2, [sp, #0]
  401912:	9a00      	ldr	r2, [sp, #0]
  401914:	631a      	str	r2, [r3, #48]	; 0x30
  401916:	2300      	movs	r3, #0
  401918:	9301      	str	r3, [sp, #4]
  40191a:	9b01      	ldr	r3, [sp, #4]
  40191c:	2b13      	cmp	r3, #19
  40191e:	d806      	bhi.n	40192e <udd_ctrl_send_zlp_in+0x3a>
  401920:	bf00      	nop
  401922:	9b01      	ldr	r3, [sp, #4]
  401924:	3301      	adds	r3, #1
  401926:	9301      	str	r3, [sp, #4]
  401928:	9b01      	ldr	r3, [sp, #4]
  40192a:	2b13      	cmp	r3, #19
  40192c:	d9f8      	bls.n	401920 <udd_ctrl_send_zlp_in+0x2c>
}
  40192e:	b002      	add	sp, #8
  401930:	4770      	bx	lr
  401932:	bf00      	nop
  401934:	20002049 	.word	0x20002049
  401938:	40034000 	.word	0x40034000

0040193c <udd_ctrl_endofrequest>:
	// because the buffer of control endpoint is already free
}


static void udd_ctrl_endofrequest(void)
{
  40193c:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  40193e:	4b02      	ldr	r3, [pc, #8]	; (401948 <udd_ctrl_endofrequest+0xc>)
  401940:	691b      	ldr	r3, [r3, #16]
  401942:	b103      	cbz	r3, 401946 <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
  401944:	4798      	blx	r3
  401946:	bd08      	pop	{r3, pc}
  401948:	20002304 	.word	0x20002304

0040194c <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
  40194c:	b570      	push	{r4, r5, r6, lr}
  40194e:	b08a      	sub	sp, #40	; 0x28
	uint16_t nb_remain;
	uint8_t i;
	uint8_t *ptr_src;
	irqflags_t flags;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  401950:	4b75      	ldr	r3, [pc, #468]	; (401b28 <udd_ctrl_in_sent+0x1dc>)
  401952:	781b      	ldrb	r3, [r3, #0]
  401954:	2b03      	cmp	r3, #3
  401956:	d11d      	bne.n	401994 <udd_ctrl_in_sent+0x48>
		// Ack
		udd_ack_in_sent(0);
  401958:	4b74      	ldr	r3, [pc, #464]	; (401b2c <udd_ctrl_in_sent+0x1e0>)
  40195a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40195c:	9200      	str	r2, [sp, #0]
  40195e:	9a00      	ldr	r2, [sp, #0]
  401960:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401964:	9200      	str	r2, [sp, #0]
  401966:	9a00      	ldr	r2, [sp, #0]
  401968:	f022 0201 	bic.w	r2, r2, #1
  40196c:	9200      	str	r2, [sp, #0]
  40196e:	9a00      	ldr	r2, [sp, #0]
  401970:	631a      	str	r2, [r3, #48]	; 0x30
  401972:	2300      	movs	r3, #0
  401974:	9301      	str	r3, [sp, #4]
  401976:	9b01      	ldr	r3, [sp, #4]
  401978:	2b13      	cmp	r3, #19
  40197a:	d806      	bhi.n	40198a <udd_ctrl_in_sent+0x3e>
  40197c:	bf00      	nop
  40197e:	9b01      	ldr	r3, [sp, #4]
  401980:	3301      	adds	r3, #1
  401982:	9301      	str	r3, [sp, #4]
  401984:	9b01      	ldr	r3, [sp, #4]
  401986:	2b13      	cmp	r3, #19
  401988:	d9f8      	bls.n	40197c <udd_ctrl_in_sent+0x30>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
  40198a:	4b69      	ldr	r3, [pc, #420]	; (401b30 <udd_ctrl_in_sent+0x1e4>)
  40198c:	4798      	blx	r3
		// Reinitializes control endpoint management
		udd_ctrl_init();
  40198e:	4b69      	ldr	r3, [pc, #420]	; (401b34 <udd_ctrl_in_sent+0x1e8>)
  401990:	4798      	blx	r3
		return;
  401992:	e0c6      	b.n	401b22 <udd_ctrl_in_sent+0x1d6>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  401994:	4b68      	ldr	r3, [pc, #416]	; (401b38 <udd_ctrl_in_sent+0x1ec>)
  401996:	881b      	ldrh	r3, [r3, #0]
  401998:	4a68      	ldr	r2, [pc, #416]	; (401b3c <udd_ctrl_in_sent+0x1f0>)
  40199a:	8994      	ldrh	r4, [r2, #12]
  40199c:	1ae4      	subs	r4, r4, r3
  40199e:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
  4019a0:	2c00      	cmp	r4, #0
  4019a2:	d133      	bne.n	401a0c <udd_ctrl_in_sent+0xc0>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  4019a4:	4a66      	ldr	r2, [pc, #408]	; (401b40 <udd_ctrl_in_sent+0x1f4>)
  4019a6:	8811      	ldrh	r1, [r2, #0]
  4019a8:	440b      	add	r3, r1
  4019aa:	b29b      	uxth	r3, r3
  4019ac:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  4019ae:	4a63      	ldr	r2, [pc, #396]	; (401b3c <udd_ctrl_in_sent+0x1f0>)
  4019b0:	88d2      	ldrh	r2, [r2, #6]
  4019b2:	429a      	cmp	r2, r3
  4019b4:	d002      	beq.n	4019bc <udd_ctrl_in_sent+0x70>
				|| b_shortpacket) {
  4019b6:	4b63      	ldr	r3, [pc, #396]	; (401b44 <udd_ctrl_in_sent+0x1f8>)
  4019b8:	781b      	ldrb	r3, [r3, #0]
  4019ba:	b1eb      	cbz	r3, 4019f8 <udd_ctrl_in_sent+0xac>
}


static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  4019bc:	2204      	movs	r2, #4
  4019be:	4b5a      	ldr	r3, [pc, #360]	; (401b28 <udd_ctrl_in_sent+0x1dc>)
  4019c0:	701a      	strb	r2, [r3, #0]
				|| b_shortpacket) {
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			udd_ack_in_sent(0);
  4019c2:	4b5a      	ldr	r3, [pc, #360]	; (401b2c <udd_ctrl_in_sent+0x1e0>)
  4019c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4019c6:	9202      	str	r2, [sp, #8]
  4019c8:	9a02      	ldr	r2, [sp, #8]
  4019ca:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4019ce:	9202      	str	r2, [sp, #8]
  4019d0:	9a02      	ldr	r2, [sp, #8]
  4019d2:	f022 0201 	bic.w	r2, r2, #1
  4019d6:	9202      	str	r2, [sp, #8]
  4019d8:	9a02      	ldr	r2, [sp, #8]
  4019da:	631a      	str	r2, [r3, #48]	; 0x30
  4019dc:	2300      	movs	r3, #0
  4019de:	9303      	str	r3, [sp, #12]
  4019e0:	9b03      	ldr	r3, [sp, #12]
  4019e2:	2b13      	cmp	r3, #19
  4019e4:	f200 809d 	bhi.w	401b22 <udd_ctrl_in_sent+0x1d6>
  4019e8:	bf00      	nop
  4019ea:	9b03      	ldr	r3, [sp, #12]
  4019ec:	3301      	adds	r3, #1
  4019ee:	9303      	str	r3, [sp, #12]
  4019f0:	9b03      	ldr	r3, [sp, #12]
  4019f2:	2b13      	cmp	r3, #19
  4019f4:	d9f8      	bls.n	4019e8 <udd_ctrl_in_sent+0x9c>
  4019f6:	e094      	b.n	401b22 <udd_ctrl_in_sent+0x1d6>
			return;
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
  4019f8:	4b50      	ldr	r3, [pc, #320]	; (401b3c <udd_ctrl_in_sent+0x1f0>)
  4019fa:	695b      	ldr	r3, [r3, #20]
  4019fc:	b16b      	cbz	r3, 401a1a <udd_ctrl_in_sent+0xce>
				|| (!udd_g_ctrlreq.over_under_run())) {
  4019fe:	4798      	blx	r3
  401a00:	b158      	cbz	r0, 401a1a <udd_ctrl_in_sent+0xce>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
  401a02:	2200      	movs	r2, #0
  401a04:	4b4c      	ldr	r3, [pc, #304]	; (401b38 <udd_ctrl_in_sent+0x1ec>)
  401a06:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  401a08:	4b4c      	ldr	r3, [pc, #304]	; (401b3c <udd_ctrl_in_sent+0x1f0>)
  401a0a:	899c      	ldrh	r4, [r3, #12]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  401a0c:	2c3f      	cmp	r4, #63	; 0x3f
  401a0e:	d904      	bls.n	401a1a <udd_ctrl_in_sent+0xce>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
  401a10:	2200      	movs	r2, #0
  401a12:	4b4c      	ldr	r3, [pc, #304]	; (401b44 <udd_ctrl_in_sent+0x1f8>)
  401a14:	701a      	strb	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  401a16:	2440      	movs	r4, #64	; 0x40
  401a18:	e002      	b.n	401a20 <udd_ctrl_in_sent+0xd4>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
  401a1a:	2201      	movs	r2, #1
  401a1c:	4b49      	ldr	r3, [pc, #292]	; (401b44 <udd_ctrl_in_sent+0x1f8>)
  401a1e:	701a      	strb	r2, [r3, #0]
	}
	// Fill buffer of endpoint control
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  401a20:	4b46      	ldr	r3, [pc, #280]	; (401b3c <udd_ctrl_in_sent+0x1f0>)
  401a22:	6899      	ldr	r1, [r3, #8]
  401a24:	4b44      	ldr	r3, [pc, #272]	; (401b38 <udd_ctrl_in_sent+0x1ec>)
  401a26:	881e      	ldrh	r6, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401a28:	f3ef 8010 	mrs	r0, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  401a2c:	f1d0 0001 	rsbs	r0, r0, #1
  401a30:	bf38      	it	cc
  401a32:	2000      	movcc	r0, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  401a34:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401a36:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a3a:	2200      	movs	r2, #0
  401a3c:	4b42      	ldr	r3, [pc, #264]	; (401b48 <udd_ctrl_in_sent+0x1fc>)
  401a3e:	701a      	strb	r2, [r3, #0]
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_bank0_received(0)) {
  401a40:	4b3a      	ldr	r3, [pc, #232]	; (401b2c <udd_ctrl_in_sent+0x1e0>)
  401a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a44:	f013 0f02 	tst.w	r3, #2
  401a48:	d101      	bne.n	401a4e <udd_ctrl_in_sent+0x102>
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  401a4a:	bb24      	cbnz	r4, 401a96 <udd_ctrl_in_sent+0x14a>
  401a4c:	e02d      	b.n	401aaa <udd_ctrl_in_sent+0x15e>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401a4e:	b128      	cbz	r0, 401a5c <udd_ctrl_in_sent+0x110>
		cpu_irq_enable();
  401a50:	2201      	movs	r2, #1
  401a52:	4b3d      	ldr	r3, [pc, #244]	; (401b48 <udd_ctrl_in_sent+0x1fc>)
  401a54:	701a      	strb	r2, [r3, #0]
  401a56:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  401a5a:	b662      	cpsie	i
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_bank0_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  401a5c:	2204      	movs	r2, #4
  401a5e:	4b32      	ldr	r3, [pc, #200]	; (401b28 <udd_ctrl_in_sent+0x1dc>)
  401a60:	701a      	strb	r2, [r3, #0]
		udd_ack_in_sent(0);
  401a62:	4b32      	ldr	r3, [pc, #200]	; (401b2c <udd_ctrl_in_sent+0x1e0>)
  401a64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401a66:	9204      	str	r2, [sp, #16]
  401a68:	9a04      	ldr	r2, [sp, #16]
  401a6a:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401a6e:	9204      	str	r2, [sp, #16]
  401a70:	9a04      	ldr	r2, [sp, #16]
  401a72:	f022 0201 	bic.w	r2, r2, #1
  401a76:	9204      	str	r2, [sp, #16]
  401a78:	9a04      	ldr	r2, [sp, #16]
  401a7a:	631a      	str	r2, [r3, #48]	; 0x30
  401a7c:	2300      	movs	r3, #0
  401a7e:	9305      	str	r3, [sp, #20]
  401a80:	9b05      	ldr	r3, [sp, #20]
  401a82:	2b13      	cmp	r3, #19
  401a84:	d84d      	bhi.n	401b22 <udd_ctrl_in_sent+0x1d6>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401a86:	bf00      	nop
  401a88:	9b05      	ldr	r3, [sp, #20]
  401a8a:	3301      	adds	r3, #1
  401a8c:	9305      	str	r3, [sp, #20]
  401a8e:	9b05      	ldr	r3, [sp, #20]
  401a90:	2b13      	cmp	r3, #19
  401a92:	d9f8      	bls.n	401a86 <udd_ctrl_in_sent+0x13a>
  401a94:	e045      	b.n	401b22 <udd_ctrl_in_sent+0x1d6>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
	}
	// Fill buffer of endpoint control
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  401a96:	4431      	add	r1, r6
  401a98:	460b      	mov	r3, r1
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		udd_endpoint_fifo_write(0, *ptr_src++);
  401a9a:	4d24      	ldr	r5, [pc, #144]	; (401b2c <udd_ctrl_in_sent+0x1e0>)
  401a9c:	f813 2b01 	ldrb.w	r2, [r3], #1
  401aa0:	652a      	str	r2, [r5, #80]	; 0x50
  401aa2:	1a5a      	subs	r2, r3, r1
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  401aa4:	b2d2      	uxtb	r2, r2
  401aa6:	42a2      	cmp	r2, r4
  401aa8:	d3f8      	bcc.n	401a9c <udd_ctrl_in_sent+0x150>
		udd_endpoint_fifo_write(0, *ptr_src++);
	}
	udd_ctrl_payload_nb_trans += nb_remain;
  401aaa:	4434      	add	r4, r6
  401aac:	4b22      	ldr	r3, [pc, #136]	; (401b38 <udd_ctrl_in_sent+0x1ec>)
  401aae:	801c      	strh	r4, [r3, #0]
	// Validate and send the data available in the control endpoint buffer
	udd_set_transmit_ready(0);
  401ab0:	4b1e      	ldr	r3, [pc, #120]	; (401b2c <udd_ctrl_in_sent+0x1e0>)
  401ab2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401ab4:	9206      	str	r2, [sp, #24]
  401ab6:	9a06      	ldr	r2, [sp, #24]
  401ab8:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401abc:	9206      	str	r2, [sp, #24]
  401abe:	9a06      	ldr	r2, [sp, #24]
  401ac0:	f042 0210 	orr.w	r2, r2, #16
  401ac4:	9206      	str	r2, [sp, #24]
  401ac6:	9a06      	ldr	r2, [sp, #24]
  401ac8:	631a      	str	r2, [r3, #48]	; 0x30
  401aca:	2300      	movs	r3, #0
  401acc:	9307      	str	r3, [sp, #28]
  401ace:	9b07      	ldr	r3, [sp, #28]
  401ad0:	2b13      	cmp	r3, #19
  401ad2:	d806      	bhi.n	401ae2 <udd_ctrl_in_sent+0x196>
  401ad4:	bf00      	nop
  401ad6:	9b07      	ldr	r3, [sp, #28]
  401ad8:	3301      	adds	r3, #1
  401ada:	9307      	str	r3, [sp, #28]
  401adc:	9b07      	ldr	r3, [sp, #28]
  401ade:	2b13      	cmp	r3, #19
  401ae0:	d9f8      	bls.n	401ad4 <udd_ctrl_in_sent+0x188>
	udd_ack_in_sent(0);
  401ae2:	4b12      	ldr	r3, [pc, #72]	; (401b2c <udd_ctrl_in_sent+0x1e0>)
  401ae4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401ae6:	9208      	str	r2, [sp, #32]
  401ae8:	9a08      	ldr	r2, [sp, #32]
  401aea:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401aee:	9208      	str	r2, [sp, #32]
  401af0:	9a08      	ldr	r2, [sp, #32]
  401af2:	f022 0201 	bic.w	r2, r2, #1
  401af6:	9208      	str	r2, [sp, #32]
  401af8:	9a08      	ldr	r2, [sp, #32]
  401afa:	631a      	str	r2, [r3, #48]	; 0x30
  401afc:	2300      	movs	r3, #0
  401afe:	9309      	str	r3, [sp, #36]	; 0x24
  401b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b02:	2b13      	cmp	r3, #19
  401b04:	d806      	bhi.n	401b14 <udd_ctrl_in_sent+0x1c8>
  401b06:	bf00      	nop
  401b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b0a:	3301      	adds	r3, #1
  401b0c:	9309      	str	r3, [sp, #36]	; 0x24
  401b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b10:	2b13      	cmp	r3, #19
  401b12:	d9f8      	bls.n	401b06 <udd_ctrl_in_sent+0x1ba>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401b14:	b128      	cbz	r0, 401b22 <udd_ctrl_in_sent+0x1d6>
		cpu_irq_enable();
  401b16:	2201      	movs	r2, #1
  401b18:	4b0b      	ldr	r3, [pc, #44]	; (401b48 <udd_ctrl_in_sent+0x1fc>)
  401b1a:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401b1c:	f3bf 8f5f 	dmb	sy
  401b20:	b662      	cpsie	i

	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
	// because OUT endpoint is already free and ZLP OUT accepted.
	cpu_irq_restore(flags);
}
  401b22:	b00a      	add	sp, #40	; 0x28
  401b24:	bd70      	pop	{r4, r5, r6, pc}
  401b26:	bf00      	nop
  401b28:	20002049 	.word	0x20002049
  401b2c:	40034000 	.word	0x40034000
  401b30:	0040193d 	.word	0x0040193d
  401b34:	00401895 	.word	0x00401895
  401b38:	20002046 	.word	0x20002046
  401b3c:	20002304 	.word	0x20002304
  401b40:	20002006 	.word	0x20002006
  401b44:	20002048 	.word	0x20002048
  401b48:	200000d0 	.word	0x200000d0

00401b4c <udd_ep_finish_job>:
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  401b4c:	b538      	push	{r3, r4, r5, lr}
  401b4e:	4603      	mov	r3, r0
	if (ptr_job->busy == false) {
  401b50:	7c44      	ldrb	r4, [r0, #17]
  401b52:	f014 0f10 	tst.w	r4, #16
  401b56:	d015      	beq.n	401b84 <udd_ep_finish_job+0x38>
		return; // No on-going job
	}
	ptr_job->busy = false;
  401b58:	7c44      	ldrb	r4, [r0, #17]
  401b5a:	f36f 1404 	bfc	r4, #4, #1
  401b5e:	7444      	strb	r4, [r0, #17]
	if (NULL == ptr_job->call_trans) {
  401b60:	6804      	ldr	r4, [r0, #0]
  401b62:	b17c      	cbz	r4, 401b84 <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  401b64:	f102 050c 	add.w	r5, r2, #12
  401b68:	4807      	ldr	r0, [pc, #28]	; (401b88 <udd_ep_finish_job+0x3c>)
  401b6a:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
  401b6e:	f410 6f80 	tst.w	r0, #1024	; 0x400
		ep_num |= USB_EP_DIR_IN;
  401b72:	bf18      	it	ne
  401b74:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}	
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  401b78:	2901      	cmp	r1, #1
  401b7a:	bf14      	ite	ne
  401b7c:	2000      	movne	r0, #0
  401b7e:	2001      	moveq	r0, #1
  401b80:	6899      	ldr	r1, [r3, #8]
  401b82:	47a0      	blx	r4
  401b84:	bd38      	pop	{r3, r4, r5, pc}
  401b86:	bf00      	nop
  401b88:	40034000 	.word	0x40034000

00401b8c <udd_ep_ack_out_received>:
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  401b8c:	b084      	sub	sp, #16
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401b8e:	1e42      	subs	r2, r0, #1
  401b90:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401b94:	4b2f      	ldr	r3, [pc, #188]	; (401c54 <udd_ep_ack_out_received+0xc8>)
  401b96:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  401b9a:	0083      	lsls	r3, r0, #2
  401b9c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  401ba0:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	if (Is_udd_all_banks_received(ep)) {
  401ba4:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401ba6:	f001 0142 	and.w	r1, r1, #66	; 0x42
  401baa:	2942      	cmp	r1, #66	; 0x42
  401bac:	d00e      	beq.n	401bcc <udd_ep_ack_out_received+0x40>
		// The only way is to use ptr_job->bank
	} else if (Is_udd_bank0_received(ep)) {
  401bae:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401bb0:	f011 0f02 	tst.w	r1, #2
  401bb4:	d004      	beq.n	401bc0 <udd_ep_ack_out_received+0x34>
		// Must be bank0
		ptr_job->bank = 0;
  401bb6:	7c51      	ldrb	r1, [r2, #17]
  401bb8:	f36f 0183 	bfc	r1, #2, #2
  401bbc:	7451      	strb	r1, [r2, #17]
  401bbe:	e009      	b.n	401bd4 <udd_ep_ack_out_received+0x48>
	} else {
		// Must be bank1
		ptr_job->bank = 1;
  401bc0:	7c51      	ldrb	r1, [r2, #17]
  401bc2:	2001      	movs	r0, #1
  401bc4:	f360 0183 	bfi	r1, r0, #2, #2
  401bc8:	7451      	strb	r1, [r2, #17]
  401bca:	e024      	b.n	401c16 <udd_ep_ack_out_received+0x8a>
	}
	if (ptr_job->bank == 0) {
  401bcc:	7c51      	ldrb	r1, [r2, #17]
  401bce:	f011 0f0c 	tst.w	r1, #12
  401bd2:	d120      	bne.n	401c16 <udd_ep_ack_out_received+0x8a>
		udd_ack_bank0_received(ep);
  401bd4:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401bd6:	9100      	str	r1, [sp, #0]
  401bd8:	9900      	ldr	r1, [sp, #0]
  401bda:	f041 014f 	orr.w	r1, r1, #79	; 0x4f
  401bde:	9100      	str	r1, [sp, #0]
  401be0:	9900      	ldr	r1, [sp, #0]
  401be2:	f021 0102 	bic.w	r1, r1, #2
  401be6:	9100      	str	r1, [sp, #0]
  401be8:	9900      	ldr	r1, [sp, #0]
  401bea:	6319      	str	r1, [r3, #48]	; 0x30
  401bec:	2300      	movs	r3, #0
  401bee:	9301      	str	r3, [sp, #4]
  401bf0:	9b01      	ldr	r3, [sp, #4]
  401bf2:	2b13      	cmp	r3, #19
  401bf4:	d806      	bhi.n	401c04 <udd_ep_ack_out_received+0x78>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401bf6:	bf00      	nop
  401bf8:	9b01      	ldr	r3, [sp, #4]
  401bfa:	3301      	adds	r3, #1
  401bfc:	9301      	str	r3, [sp, #4]
  401bfe:	9b01      	ldr	r3, [sp, #4]
  401c00:	2b13      	cmp	r3, #19
  401c02:	d9f8      	bls.n	401bf6 <udd_ep_ack_out_received+0x6a>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  401c04:	b318      	cbz	r0, 401c4e <udd_ep_ack_out_received+0xc2>
  401c06:	2803      	cmp	r0, #3
  401c08:	d021      	beq.n	401c4e <udd_ep_ack_out_received+0xc2>
			ptr_job->bank = 1;
  401c0a:	7c53      	ldrb	r3, [r2, #17]
  401c0c:	2101      	movs	r1, #1
  401c0e:	f361 0383 	bfi	r3, r1, #2, #2
  401c12:	7453      	strb	r3, [r2, #17]
  401c14:	e01b      	b.n	401c4e <udd_ep_ack_out_received+0xc2>
		}
	} else {
		udd_ack_bank1_received(ep);
  401c16:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401c18:	9102      	str	r1, [sp, #8]
  401c1a:	9902      	ldr	r1, [sp, #8]
  401c1c:	f041 014f 	orr.w	r1, r1, #79	; 0x4f
  401c20:	9102      	str	r1, [sp, #8]
  401c22:	9902      	ldr	r1, [sp, #8]
  401c24:	f021 0140 	bic.w	r1, r1, #64	; 0x40
  401c28:	9102      	str	r1, [sp, #8]
  401c2a:	9902      	ldr	r1, [sp, #8]
  401c2c:	6319      	str	r1, [r3, #48]	; 0x30
  401c2e:	2300      	movs	r3, #0
  401c30:	9303      	str	r3, [sp, #12]
  401c32:	9b03      	ldr	r3, [sp, #12]
  401c34:	2b13      	cmp	r3, #19
  401c36:	d806      	bhi.n	401c46 <udd_ep_ack_out_received+0xba>
  401c38:	bf00      	nop
  401c3a:	9b03      	ldr	r3, [sp, #12]
  401c3c:	3301      	adds	r3, #1
  401c3e:	9303      	str	r3, [sp, #12]
  401c40:	9b03      	ldr	r3, [sp, #12]
  401c42:	2b13      	cmp	r3, #19
  401c44:	d9f8      	bls.n	401c38 <udd_ep_ack_out_received+0xac>
		ptr_job->bank = 0;
  401c46:	7c53      	ldrb	r3, [r2, #17]
  401c48:	f36f 0383 	bfc	r3, #2, #2
  401c4c:	7453      	strb	r3, [r2, #17]
	}
}
  401c4e:	b004      	add	sp, #16
  401c50:	4770      	bx	lr
  401c52:	bf00      	nop
  401c54:	20002008 	.word	0x20002008

00401c58 <udd_ep_in_sent>:
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  401c58:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  401c5c:	b083      	sub	sp, #12
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401c5e:	4607      	mov	r7, r0
  401c60:	1e46      	subs	r6, r0, #1
  401c62:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401c66:	4b52      	ldr	r3, [pc, #328]	; (401db0 <udd_ep_in_sent+0x158>)
  401c68:	eb03 0686 	add.w	r6, r3, r6, lsl #2

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  401c6c:	7c73      	ldrb	r3, [r6, #17]
  401c6e:	f3c3 0381 	ubfx	r3, r3, #2, #2
  401c72:	b120      	cbz	r0, 401c7e <udd_ep_in_sent+0x26>
  401c74:	2803      	cmp	r0, #3
  401c76:	bf14      	ite	ne
  401c78:	2202      	movne	r2, #2
  401c7a:	2201      	moveq	r2, #1
  401c7c:	e000      	b.n	401c80 <udd_ep_in_sent+0x28>
  401c7e:	2201      	movs	r2, #1
  401c80:	429a      	cmp	r2, r3
  401c82:	f340 8089 	ble.w	401d98 <udd_ep_in_sent+0x140>
		return true; // Data pending
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  401c86:	68f3      	ldr	r3, [r6, #12]
  401c88:	68b2      	ldr	r2, [r6, #8]
  401c8a:	4293      	cmp	r3, r2
  401c8c:	d304      	bcc.n	401c98 <udd_ep_in_sent+0x40>
  401c8e:	7c74      	ldrb	r4, [r6, #17]
  401c90:	f014 0f40 	tst.w	r4, #64	; 0x40
  401c94:	f000 8082 	beq.w	401d9c <udd_ep_in_sent+0x144>


static bool udd_ep_write_fifo(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  401c98:	6874      	ldr	r4, [r6, #4]
  401c9a:	441c      	add	r4, r3
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  401c9c:	ebc3 0902 	rsb	r9, r3, r2
	uint32_t pkt_size = ptr_job->size;
  401ca0:	8a32      	ldrh	r2, [r6, #16]
  401ca2:	f3c2 0209 	ubfx	r2, r2, #0, #10
	bool is_short_pkt = false;

	// Packet size
	if (nb_remain < pkt_size) {
  401ca6:	4591      	cmp	r9, r2
static bool udd_ep_write_fifo(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
	uint32_t pkt_size = ptr_job->size;
  401ca8:	bf26      	itte	cs
  401caa:	4691      	movcs	r9, r2
	bool is_short_pkt = false;
  401cac:	f04f 0800 	movcs.w	r8, #0

	// Packet size
	if (nb_remain < pkt_size) {
		pkt_size = nb_remain;
		is_short_pkt = true;
  401cb0:	f04f 0801 	movcc.w	r8, #1
	}

	// Modify job information
	ptr_job->buf_cnt += pkt_size;
  401cb4:	444b      	add	r3, r9
  401cb6:	60f3      	str	r3, [r6, #12]

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  401cb8:	f1b9 0f07 	cmp.w	r9, #7
  401cbc:	d926      	bls.n	401d0c <udd_ep_in_sent+0xb4>
  401cbe:	4623      	mov	r3, r4
  401cc0:	f1a9 0a08 	sub.w	sl, r9, #8
  401cc4:	ea4f 0ada 	mov.w	sl, sl, lsr #3
  401cc8:	f104 0c08 	add.w	ip, r4, #8
  401ccc:	eb0c 0cca 	add.w	ip, ip, sl, lsl #3
  401cd0:	0082      	lsls	r2, r0, #2
  401cd2:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  401cd6:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401cda:	781d      	ldrb	r5, [r3, #0]
  401cdc:	6515      	str	r5, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401cde:	785d      	ldrb	r5, [r3, #1]
  401ce0:	6515      	str	r5, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ce2:	789d      	ldrb	r5, [r3, #2]
  401ce4:	6515      	str	r5, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401ce6:	78dd      	ldrb	r5, [r3, #3]
  401ce8:	6515      	str	r5, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401cea:	791d      	ldrb	r5, [r3, #4]
  401cec:	6515      	str	r5, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401cee:	795d      	ldrb	r5, [r3, #5]
  401cf0:	6515      	str	r5, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401cf2:	799d      	ldrb	r5, [r3, #6]
  401cf4:	6515      	str	r5, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401cf6:	79dd      	ldrb	r5, [r3, #7]
  401cf8:	6515      	str	r5, [r2, #80]	; 0x50
  401cfa:	3308      	adds	r3, #8

	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  401cfc:	4563      	cmp	r3, ip
  401cfe:	d1ec      	bne.n	401cda <udd_ep_in_sent+0x82>
  401d00:	f10a 0a01 	add.w	sl, sl, #1
  401d04:	eb04 04ca 	add.w	r4, r4, sl, lsl #3
  401d08:	f009 0907 	and.w	r9, r9, #7
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  401d0c:	f1b9 0f00 	cmp.w	r9, #0
  401d10:	d009      	beq.n	401d26 <udd_ep_in_sent+0xce>
  401d12:	44a1      	add	r9, r4
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401d14:	4d27      	ldr	r5, [pc, #156]	; (401db4 <udd_ep_in_sent+0x15c>)
  401d16:	f814 2b01 	ldrb.w	r2, [r4], #1
  401d1a:	f107 0314 	add.w	r3, r7, #20
  401d1e:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  401d22:	454c      	cmp	r4, r9
  401d24:	d1f7      	bne.n	401d16 <udd_ep_in_sent+0xbe>
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}

	// Add to buffered banks
	ptr_job->bank++;
  401d26:	7c73      	ldrb	r3, [r6, #17]
  401d28:	f3c3 0281 	ubfx	r2, r3, #2, #2
  401d2c:	3201      	adds	r2, #1
  401d2e:	f362 0383 	bfi	r3, r2, #2, #2
  401d32:	7473      	strb	r3, [r6, #17]

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);

	// Data is ready to send
	if (b_tx) {
  401d34:	b1e1      	cbz	r1, 401d70 <udd_ep_in_sent+0x118>
  401d36:	0080      	lsls	r0, r0, #2
  401d38:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
  401d3c:	f500 3040 	add.w	r0, r0, #196608	; 0x30000
		udd_set_transmit_ready(ep);
  401d40:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401d42:	9300      	str	r3, [sp, #0]
  401d44:	9b00      	ldr	r3, [sp, #0]
  401d46:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401d4a:	9300      	str	r3, [sp, #0]
  401d4c:	9b00      	ldr	r3, [sp, #0]
  401d4e:	f043 0310 	orr.w	r3, r3, #16
  401d52:	9300      	str	r3, [sp, #0]
  401d54:	9b00      	ldr	r3, [sp, #0]
  401d56:	6303      	str	r3, [r0, #48]	; 0x30
  401d58:	2300      	movs	r3, #0
  401d5a:	9301      	str	r3, [sp, #4]
  401d5c:	9b01      	ldr	r3, [sp, #4]
  401d5e:	2b13      	cmp	r3, #19
  401d60:	d806      	bhi.n	401d70 <udd_ep_in_sent+0x118>
  401d62:	bf00      	nop
  401d64:	9b01      	ldr	r3, [sp, #4]
  401d66:	3301      	adds	r3, #1
  401d68:	9301      	str	r3, [sp, #4]
  401d6a:	9b01      	ldr	r3, [sp, #4]
  401d6c:	2b13      	cmp	r3, #19
  401d6e:	d9f8      	bls.n	401d62 <udd_ep_in_sent+0x10a>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  401d70:	f1b8 0f00 	cmp.w	r8, #0
  401d74:	d003      	beq.n	401d7e <udd_ep_in_sent+0x126>
		ptr_job->b_shortpacket = false;
  401d76:	7c73      	ldrb	r3, [r6, #17]
  401d78:	f36f 1386 	bfc	r3, #6, #1
  401d7c:	7473      	strb	r3, [r6, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  401d7e:	68f2      	ldr	r2, [r6, #12]
  401d80:	68b3      	ldr	r3, [r6, #8]
  401d82:	429a      	cmp	r2, r3
  401d84:	d30c      	bcc.n	401da0 <udd_ep_in_sent+0x148>
			&& (!ptr_job->b_shortpacket)) {
  401d86:	7c73      	ldrb	r3, [r6, #17]
  401d88:	f013 0f40 	tst.w	r3, #64	; 0x40
  401d8c:	d10a      	bne.n	401da4 <udd_ep_in_sent+0x14c>
		ptr_job->b_buf_end = true;
  401d8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401d92:	7473      	strb	r3, [r6, #17]
		return false;
  401d94:	2000      	movs	r0, #0
  401d96:	e006      	b.n	401da6 <udd_ep_in_sent+0x14e>
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
		return true; // Data pending
  401d98:	2001      	movs	r0, #1
  401d9a:	e004      	b.n	401da6 <udd_ep_in_sent+0x14e>
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
		return false;
  401d9c:	2000      	movs	r0, #0
  401d9e:	e002      	b.n	401da6 <udd_ep_in_sent+0x14e>
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
			&& (!ptr_job->b_shortpacket)) {
		ptr_job->b_buf_end = true;
		return false;
	}
	return true; // Pending
  401da0:	2001      	movs	r0, #1
  401da2:	e000      	b.n	401da6 <udd_ep_in_sent+0x14e>
  401da4:	2001      	movs	r0, #1
}
  401da6:	b003      	add	sp, #12
  401da8:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
  401dac:	4770      	bx	lr
  401dae:	bf00      	nop
  401db0:	20002008 	.word	0x20002008
  401db4:	40034000 	.word	0x40034000

00401db8 <UDP_Handler>:
 * - control endpoint events (setup reception, end of data transfer, underflow, overflow, stall)
 * - bulk/interrupt/isochronous endpoints events (end of data transfer)
 *
 */
ISR(UDD_USB_INT_FUN)
{
  401db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401dbc:	b0b0      	sub	sp, #192	; 0xc0
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  401dbe:	4b94      	ldr	r3, [pc, #592]	; (402010 <UDP_Handler+0x258>)
  401dc0:	4798      	blx	r3
  401dc2:	b960      	cbnz	r0, 401dde <UDP_Handler+0x26>
  401dc4:	4b93      	ldr	r3, [pc, #588]	; (402014 <UDP_Handler+0x25c>)
  401dc6:	69db      	ldr	r3, [r3, #28]
  401dc8:	f413 7f80 	tst.w	r3, #256	; 0x100
  401dcc:	d107      	bne.n	401dde <UDP_Handler+0x26>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  401dce:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401dd0:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  401dd4:	2200      	movs	r2, #0
  401dd6:	4b90      	ldr	r3, [pc, #576]	; (402018 <UDP_Handler+0x260>)
  401dd8:	701a      	strb	r2, [r3, #0]
		return;
  401dda:	f000 bd15 	b.w	402808 <UDP_Handler+0xa50>
	}

	/* The UDP peripheral clock in the Power Management Controller (PMC)
	   must be enabled before any read/write operations to the UDP registers
	   including the UDP_TXVC register. */
	udd_enable_periph_ck();
  401dde:	2022      	movs	r0, #34	; 0x22
  401de0:	4b8e      	ldr	r3, [pc, #568]	; (40201c <UDP_Handler+0x264>)
  401de2:	4798      	blx	r3

	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  401de4:	4b8b      	ldr	r3, [pc, #556]	; (402014 <UDP_Handler+0x25c>)
  401de6:	699b      	ldr	r3, [r3, #24]
  401de8:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401dec:	d00c      	beq.n	401e08 <UDP_Handler+0x50>
  401dee:	4b89      	ldr	r3, [pc, #548]	; (402014 <UDP_Handler+0x25c>)
  401df0:	69db      	ldr	r3, [r3, #28]
  401df2:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401df6:	d007      	beq.n	401e08 <UDP_Handler+0x50>
		udd_ack_sof();
  401df8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401dfc:	4b85      	ldr	r3, [pc, #532]	; (402014 <UDP_Handler+0x25c>)
  401dfe:	621a      	str	r2, [r3, #32]
		udc_sof_notify();
  401e00:	4b87      	ldr	r3, [pc, #540]	; (402020 <UDP_Handler+0x268>)
  401e02:	4798      	blx	r3
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_sof_end;
  401e04:	f000 bd00 	b.w	402808 <UDP_Handler+0xa50>
}


static bool udd_ctrl_interrupt(void)
{
	if (!Is_udd_endpoint_interrupt(0))
  401e08:	4b82      	ldr	r3, [pc, #520]	; (402014 <UDP_Handler+0x25c>)
  401e0a:	69db      	ldr	r3, [r3, #28]
  401e0c:	f013 0f01 	tst.w	r3, #1
  401e10:	f000 81f1 	beq.w	4021f6 <UDP_Handler+0x43e>
		return false; // No interrupt events on control endpoint

	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
  401e14:	4b7f      	ldr	r3, [pc, #508]	; (402014 <UDP_Handler+0x25c>)
  401e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e18:	f013 0f04 	tst.w	r3, #4
  401e1c:	f000 80c0 	beq.w	401fa0 <UDP_Handler+0x1e8>

static void udd_ctrl_setup_received(void)
{
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  401e20:	4b80      	ldr	r3, [pc, #512]	; (402024 <UDP_Handler+0x26c>)
  401e22:	781b      	ldrb	r3, [r3, #0]
  401e24:	b11b      	cbz	r3, 401e2e <UDP_Handler+0x76>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
  401e26:	4b80      	ldr	r3, [pc, #512]	; (402028 <UDP_Handler+0x270>)
  401e28:	4798      	blx	r3

		// Reinitializes control endpoint management
		udd_ctrl_init();
  401e2a:	4b80      	ldr	r3, [pc, #512]	; (40202c <UDP_Handler+0x274>)
  401e2c:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
  401e2e:	4b79      	ldr	r3, [pc, #484]	; (402014 <UDP_Handler+0x25c>)
  401e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e32:	f3c3 430a 	ubfx	r3, r3, #16, #11
  401e36:	2b08      	cmp	r3, #8
  401e38:	d01c      	beq.n	401e74 <UDP_Handler+0xbc>
		udd_ack_setup_received(0);
  401e3a:	4b76      	ldr	r3, [pc, #472]	; (402014 <UDP_Handler+0x25c>)
  401e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401e3e:	9202      	str	r2, [sp, #8]
  401e40:	9a02      	ldr	r2, [sp, #8]
  401e42:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401e46:	9202      	str	r2, [sp, #8]
  401e48:	9a02      	ldr	r2, [sp, #8]
  401e4a:	f022 0204 	bic.w	r2, r2, #4
  401e4e:	9202      	str	r2, [sp, #8]
  401e50:	9a02      	ldr	r2, [sp, #8]
  401e52:	631a      	str	r2, [r3, #48]	; 0x30
  401e54:	2300      	movs	r3, #0
  401e56:	9303      	str	r3, [sp, #12]
  401e58:	9b03      	ldr	r3, [sp, #12]
  401e5a:	2b13      	cmp	r3, #19
  401e5c:	d806      	bhi.n	401e6c <UDP_Handler+0xb4>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401e5e:	bf00      	nop
  401e60:	9b03      	ldr	r3, [sp, #12]
  401e62:	3301      	adds	r3, #1
  401e64:	9303      	str	r3, [sp, #12]
  401e66:	9b03      	ldr	r3, [sp, #12]
  401e68:	2b13      	cmp	r3, #19
  401e6a:	d9f8      	bls.n	401e5e <UDP_Handler+0xa6>
		udd_ctrl_stall_data();
  401e6c:	4b70      	ldr	r3, [pc, #448]	; (402030 <UDP_Handler+0x278>)
  401e6e:	4798      	blx	r3
  401e70:	f000 bcca 	b.w	402808 <UDP_Handler+0xa50>
  401e74:	4b6f      	ldr	r3, [pc, #444]	; (402034 <UDP_Handler+0x27c>)
  401e76:	f103 0008 	add.w	r0, r3, #8
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
			udd_endpoint_fifo_read(0);
  401e7a:	4966      	ldr	r1, [pc, #408]	; (402014 <UDP_Handler+0x25c>)
  401e7c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  401e7e:	f803 2f01 	strb.w	r2, [r3, #1]!
	if (8 != udd_byte_count(0)) {
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
  401e82:	4283      	cmp	r3, r0
  401e84:	d1fa      	bne.n	401e7c <UDP_Handler+0xc4>
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);

	// Decode setup request
	if (udc_process_setup() == false) {
  401e86:	4b6c      	ldr	r3, [pc, #432]	; (402038 <UDP_Handler+0x280>)
  401e88:	4798      	blx	r3
  401e8a:	b9e0      	cbnz	r0, 401ec6 <UDP_Handler+0x10e>
		// Setup request unknown then stall it
		udd_ack_setup_received(0);
  401e8c:	4b61      	ldr	r3, [pc, #388]	; (402014 <UDP_Handler+0x25c>)
  401e8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401e90:	9204      	str	r2, [sp, #16]
  401e92:	9a04      	ldr	r2, [sp, #16]
  401e94:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401e98:	9204      	str	r2, [sp, #16]
  401e9a:	9a04      	ldr	r2, [sp, #16]
  401e9c:	f022 0204 	bic.w	r2, r2, #4
  401ea0:	9204      	str	r2, [sp, #16]
  401ea2:	9a04      	ldr	r2, [sp, #16]
  401ea4:	631a      	str	r2, [r3, #48]	; 0x30
  401ea6:	2300      	movs	r3, #0
  401ea8:	9305      	str	r3, [sp, #20]
  401eaa:	9b05      	ldr	r3, [sp, #20]
  401eac:	2b13      	cmp	r3, #19
  401eae:	d806      	bhi.n	401ebe <UDP_Handler+0x106>
  401eb0:	bf00      	nop
  401eb2:	9b05      	ldr	r3, [sp, #20]
  401eb4:	3301      	adds	r3, #1
  401eb6:	9305      	str	r3, [sp, #20]
  401eb8:	9b05      	ldr	r3, [sp, #20]
  401eba:	2b13      	cmp	r3, #19
  401ebc:	d9f8      	bls.n	401eb0 <UDP_Handler+0xf8>
		udd_ctrl_stall_data();
  401ebe:	4b5c      	ldr	r3, [pc, #368]	; (402030 <UDP_Handler+0x278>)
  401ec0:	4798      	blx	r3
  401ec2:	f000 bca1 	b.w	402808 <UDP_Handler+0xa50>
		return;
	}

	if (Udd_setup_is_in()) {
  401ec6:	4b5d      	ldr	r3, [pc, #372]	; (40203c <UDP_Handler+0x284>)
  401ec8:	f993 3000 	ldrsb.w	r3, [r3]
  401ecc:	2b00      	cmp	r3, #0
  401ece:	da3d      	bge.n	401f4c <UDP_Handler+0x194>
		// Set DIR
		udd_set_endpoint_direction_in(0);
  401ed0:	4b50      	ldr	r3, [pc, #320]	; (402014 <UDP_Handler+0x25c>)
  401ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401ed4:	9206      	str	r2, [sp, #24]
  401ed6:	9a06      	ldr	r2, [sp, #24]
  401ed8:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401edc:	9206      	str	r2, [sp, #24]
  401ede:	9a06      	ldr	r2, [sp, #24]
  401ee0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  401ee4:	9206      	str	r2, [sp, #24]
  401ee6:	9a06      	ldr	r2, [sp, #24]
  401ee8:	631a      	str	r2, [r3, #48]	; 0x30
  401eea:	2300      	movs	r3, #0
  401eec:	9307      	str	r3, [sp, #28]
  401eee:	9b07      	ldr	r3, [sp, #28]
  401ef0:	2b13      	cmp	r3, #19
  401ef2:	d806      	bhi.n	401f02 <UDP_Handler+0x14a>
  401ef4:	bf00      	nop
  401ef6:	9b07      	ldr	r3, [sp, #28]
  401ef8:	3301      	adds	r3, #1
  401efa:	9307      	str	r3, [sp, #28]
  401efc:	9b07      	ldr	r3, [sp, #28]
  401efe:	2b13      	cmp	r3, #19
  401f00:	d9f8      	bls.n	401ef4 <UDP_Handler+0x13c>
		udd_ack_setup_received(0);
  401f02:	4b44      	ldr	r3, [pc, #272]	; (402014 <UDP_Handler+0x25c>)
  401f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401f06:	9208      	str	r2, [sp, #32]
  401f08:	9a08      	ldr	r2, [sp, #32]
  401f0a:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401f0e:	9208      	str	r2, [sp, #32]
  401f10:	9a08      	ldr	r2, [sp, #32]
  401f12:	f022 0204 	bic.w	r2, r2, #4
  401f16:	9208      	str	r2, [sp, #32]
  401f18:	9a08      	ldr	r2, [sp, #32]
  401f1a:	631a      	str	r2, [r3, #48]	; 0x30
  401f1c:	2300      	movs	r3, #0
  401f1e:	9309      	str	r3, [sp, #36]	; 0x24
  401f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f22:	2b13      	cmp	r3, #19
  401f24:	d806      	bhi.n	401f34 <UDP_Handler+0x17c>
  401f26:	bf00      	nop
  401f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f2a:	3301      	adds	r3, #1
  401f2c:	9309      	str	r3, [sp, #36]	; 0x24
  401f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f30:	2b13      	cmp	r3, #19
  401f32:	d9f8      	bls.n	401f26 <UDP_Handler+0x16e>
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  401f34:	2300      	movs	r3, #0
  401f36:	4a42      	ldr	r2, [pc, #264]	; (402040 <UDP_Handler+0x288>)
  401f38:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  401f3a:	4a42      	ldr	r2, [pc, #264]	; (402044 <UDP_Handler+0x28c>)
  401f3c:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  401f3e:	2202      	movs	r2, #2
  401f40:	4b38      	ldr	r3, [pc, #224]	; (402024 <UDP_Handler+0x26c>)
  401f42:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  401f44:	4b40      	ldr	r3, [pc, #256]	; (402048 <UDP_Handler+0x290>)
  401f46:	4798      	blx	r3
  401f48:	f000 bc5e 	b.w	402808 <UDP_Handler+0xa50>
	} else {
		udd_ack_setup_received(0);
  401f4c:	4b31      	ldr	r3, [pc, #196]	; (402014 <UDP_Handler+0x25c>)
  401f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401f50:	920a      	str	r2, [sp, #40]	; 0x28
  401f52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401f54:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401f58:	920a      	str	r2, [sp, #40]	; 0x28
  401f5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401f5c:	f022 0204 	bic.w	r2, r2, #4
  401f60:	920a      	str	r2, [sp, #40]	; 0x28
  401f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401f64:	631a      	str	r2, [r3, #48]	; 0x30
  401f66:	2300      	movs	r3, #0
  401f68:	930b      	str	r3, [sp, #44]	; 0x2c
  401f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f6c:	2b13      	cmp	r3, #19
  401f6e:	d806      	bhi.n	401f7e <UDP_Handler+0x1c6>
  401f70:	bf00      	nop
  401f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f74:	3301      	adds	r3, #1
  401f76:	930b      	str	r3, [sp, #44]	; 0x2c
  401f78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f7a:	2b13      	cmp	r3, #19
  401f7c:	d9f8      	bls.n	401f70 <UDP_Handler+0x1b8>
		if (0 == udd_g_ctrlreq.req.wLength) {
  401f7e:	4b2f      	ldr	r3, [pc, #188]	; (40203c <UDP_Handler+0x284>)
  401f80:	88db      	ldrh	r3, [r3, #6]
  401f82:	b91b      	cbnz	r3, 401f8c <UDP_Handler+0x1d4>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
  401f84:	4b31      	ldr	r3, [pc, #196]	; (40204c <UDP_Handler+0x294>)
  401f86:	4798      	blx	r3
  401f88:	f000 bc3e 	b.w	402808 <UDP_Handler+0xa50>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  401f8c:	2300      	movs	r3, #0
  401f8e:	4a2c      	ldr	r2, [pc, #176]	; (402040 <UDP_Handler+0x288>)
  401f90:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  401f92:	4a2c      	ldr	r2, [pc, #176]	; (402044 <UDP_Handler+0x28c>)
  401f94:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  401f96:	2201      	movs	r2, #1
  401f98:	4b22      	ldr	r3, [pc, #136]	; (402024 <UDP_Handler+0x26c>)
  401f9a:	701a      	strb	r2, [r3, #0]
  401f9c:	f000 bc34 	b.w	402808 <UDP_Handler+0xa50>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_sent(0)) {
  401fa0:	4b1c      	ldr	r3, [pc, #112]	; (402014 <UDP_Handler+0x25c>)
  401fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fa4:	f013 0f01 	tst.w	r3, #1
  401fa8:	d003      	beq.n	401fb2 <UDP_Handler+0x1fa>
		// IN packet sent
		udd_ctrl_in_sent();
  401faa:	4b27      	ldr	r3, [pc, #156]	; (402048 <UDP_Handler+0x290>)
  401fac:	4798      	blx	r3
  401fae:	f000 bc2b 	b.w	402808 <UDP_Handler+0xa50>
		return true;
	}
	if (Is_udd_bank0_received(0)) {
  401fb2:	4b18      	ldr	r3, [pc, #96]	; (402014 <UDP_Handler+0x25c>)
  401fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fb6:	f013 0f02 	tst.w	r3, #2
  401fba:	f000 8117 	beq.w	4021ec <UDP_Handler+0x434>
static void udd_ctrl_out_received(void)
{
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  401fbe:	4b19      	ldr	r3, [pc, #100]	; (402024 <UDP_Handler+0x26c>)
  401fc0:	781b      	ldrb	r3, [r3, #0]
  401fc2:	2b01      	cmp	r3, #1
  401fc4:	d044      	beq.n	402050 <UDP_Handler+0x298>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  401fc6:	2b02      	cmp	r3, #2
  401fc8:	d001      	beq.n	401fce <UDP_Handler+0x216>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  401fca:	2b04      	cmp	r3, #4
  401fcc:	d102      	bne.n	401fd4 <UDP_Handler+0x21c>
				udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
  401fce:	4b16      	ldr	r3, [pc, #88]	; (402028 <UDP_Handler+0x270>)
  401fd0:	4798      	blx	r3
  401fd2:	e001      	b.n	401fd8 <UDP_Handler+0x220>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
  401fd4:	4b16      	ldr	r3, [pc, #88]	; (402030 <UDP_Handler+0x278>)
  401fd6:	4798      	blx	r3
		}
		udd_ack_bank0_received(0);
  401fd8:	4b0e      	ldr	r3, [pc, #56]	; (402014 <UDP_Handler+0x25c>)
  401fda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401fdc:	920c      	str	r2, [sp, #48]	; 0x30
  401fde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  401fe0:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401fe4:	920c      	str	r2, [sp, #48]	; 0x30
  401fe6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  401fe8:	f022 0202 	bic.w	r2, r2, #2
  401fec:	920c      	str	r2, [sp, #48]	; 0x30
  401fee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  401ff0:	631a      	str	r2, [r3, #48]	; 0x30
  401ff2:	2300      	movs	r3, #0
  401ff4:	930d      	str	r3, [sp, #52]	; 0x34
  401ff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401ff8:	2b13      	cmp	r3, #19
  401ffa:	d806      	bhi.n	40200a <UDP_Handler+0x252>
  401ffc:	bf00      	nop
  401ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402000:	3301      	adds	r3, #1
  402002:	930d      	str	r3, [sp, #52]	; 0x34
  402004:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402006:	2b13      	cmp	r3, #19
  402008:	d9f8      	bls.n	401ffc <UDP_Handler+0x244>
		// Reinitializes control endpoint management
		udd_ctrl_init();
  40200a:	4b08      	ldr	r3, [pc, #32]	; (40202c <UDP_Handler+0x274>)
  40200c:	4798      	blx	r3
  40200e:	e3fb      	b.n	402808 <UDP_Handler+0xa50>
  402010:	004015c9 	.word	0x004015c9
  402014:	40034000 	.word	0x40034000
  402018:	200000d0 	.word	0x200000d0
  40201c:	004014e5 	.word	0x004014e5
  402020:	00400a71 	.word	0x00400a71
  402024:	20002049 	.word	0x20002049
  402028:	0040193d 	.word	0x0040193d
  40202c:	00401895 	.word	0x00401895
  402030:	004018ad 	.word	0x004018ad
  402034:	20002303 	.word	0x20002303
  402038:	00400aad 	.word	0x00400aad
  40203c:	20002304 	.word	0x20002304
  402040:	20002006 	.word	0x20002006
  402044:	20002046 	.word	0x20002046
  402048:	0040194d 	.word	0x0040194d
  40204c:	004018f5 	.word	0x004018f5
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
  402050:	4b90      	ldr	r3, [pc, #576]	; (402294 <UDP_Handler+0x4dc>)
  402052:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402054:	f3c1 410a 	ubfx	r1, r1, #16, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  402058:	4b8f      	ldr	r3, [pc, #572]	; (402298 <UDP_Handler+0x4e0>)
  40205a:	899b      	ldrh	r3, [r3, #12]
  40205c:	4a8f      	ldr	r2, [pc, #572]	; (40229c <UDP_Handler+0x4e4>)
  40205e:	8815      	ldrh	r5, [r2, #0]
  402060:	186a      	adds	r2, r5, r1
  402062:	4293      	cmp	r3, r2
		// Reinitializes control endpoint management
		udd_ctrl_init();
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
  402064:	bfae      	itee	ge
  402066:	b289      	uxthge	r1, r1
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
  402068:	ebc5 0303 	rsblt	r3, r5, r3
  40206c:	b299      	uxthlt	r1, r3
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  40206e:	4b8a      	ldr	r3, [pc, #552]	; (402298 <UDP_Handler+0x4e0>)
  402070:	6898      	ldr	r0, [r3, #8]
  402072:	4428      	add	r0, r5
	for (i = 0; i < nb_data; i++) {
  402074:	b1a9      	cbz	r1, 4020a2 <UDP_Handler+0x2ea>
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  402076:	4603      	mov	r3, r0
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  402078:	4c86      	ldr	r4, [pc, #536]	; (402294 <UDP_Handler+0x4dc>)
  40207a:	6d22      	ldr	r2, [r4, #80]	; 0x50
  40207c:	f803 2b01 	strb.w	r2, [r3], #1
  402080:	1a1a      	subs	r2, r3, r0
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
  402082:	b2d2      	uxtb	r2, r2
  402084:	428a      	cmp	r2, r1
  402086:	d3f8      	bcc.n	40207a <UDP_Handler+0x2c2>
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;
  402088:	440d      	add	r5, r1
  40208a:	b2ad      	uxth	r5, r5
  40208c:	4b83      	ldr	r3, [pc, #524]	; (40229c <UDP_Handler+0x4e4>)
  40208e:	801d      	strh	r5, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  402090:	2940      	cmp	r1, #64	; 0x40
  402092:	d106      	bne.n	4020a2 <UDP_Handler+0x2ea>
			|| (udd_g_ctrlreq.req.wLength <=
  402094:	4b80      	ldr	r3, [pc, #512]	; (402298 <UDP_Handler+0x4e0>)
  402096:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_nb_trans +
  402098:	4b81      	ldr	r3, [pc, #516]	; (4022a0 <UDP_Handler+0x4e8>)
  40209a:	881b      	ldrh	r3, [r3, #0]
  40209c:	442b      	add	r3, r5
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
			|| (udd_g_ctrlreq.req.wLength <=
  40209e:	429a      	cmp	r2, r3
  4020a0:	dc3e      	bgt.n	402120 <UDP_Handler+0x368>
			(udd_ctrl_prev_payload_nb_trans +
			udd_ctrl_payload_nb_trans))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  4020a2:	4b7d      	ldr	r3, [pc, #500]	; (402298 <UDP_Handler+0x4e0>)
  4020a4:	819d      	strh	r5, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  4020a6:	695b      	ldr	r3, [r3, #20]
  4020a8:	b1f3      	cbz	r3, 4020e8 <UDP_Handler+0x330>
			if (!udd_g_ctrlreq.over_under_run()) {
  4020aa:	4798      	blx	r3
  4020ac:	b9e0      	cbnz	r0, 4020e8 <UDP_Handler+0x330>
				// Stall ZLP
				udd_ctrl_stall_data();
  4020ae:	4b7d      	ldr	r3, [pc, #500]	; (4022a4 <UDP_Handler+0x4ec>)
  4020b0:	4798      	blx	r3
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_bank0_received(0);
  4020b2:	4b78      	ldr	r3, [pc, #480]	; (402294 <UDP_Handler+0x4dc>)
  4020b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4020b6:	920e      	str	r2, [sp, #56]	; 0x38
  4020b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4020ba:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4020be:	920e      	str	r2, [sp, #56]	; 0x38
  4020c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4020c2:	f022 0202 	bic.w	r2, r2, #2
  4020c6:	920e      	str	r2, [sp, #56]	; 0x38
  4020c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4020ca:	631a      	str	r2, [r3, #48]	; 0x30
  4020cc:	2300      	movs	r3, #0
  4020ce:	930f      	str	r3, [sp, #60]	; 0x3c
  4020d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4020d2:	2b13      	cmp	r3, #19
  4020d4:	f200 8398 	bhi.w	402808 <UDP_Handler+0xa50>
  4020d8:	bf00      	nop
  4020da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4020dc:	3301      	adds	r3, #1
  4020de:	930f      	str	r3, [sp, #60]	; 0x3c
  4020e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4020e2:	2b13      	cmp	r3, #19
  4020e4:	d9f8      	bls.n	4020d8 <UDP_Handler+0x320>
  4020e6:	e38f      	b.n	402808 <UDP_Handler+0xa50>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_bank0_received(0);
  4020e8:	4b6a      	ldr	r3, [pc, #424]	; (402294 <UDP_Handler+0x4dc>)
  4020ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4020ec:	9210      	str	r2, [sp, #64]	; 0x40
  4020ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4020f0:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4020f4:	9210      	str	r2, [sp, #64]	; 0x40
  4020f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4020f8:	f022 0202 	bic.w	r2, r2, #2
  4020fc:	9210      	str	r2, [sp, #64]	; 0x40
  4020fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402100:	631a      	str	r2, [r3, #48]	; 0x30
  402102:	2300      	movs	r3, #0
  402104:	9311      	str	r3, [sp, #68]	; 0x44
  402106:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402108:	2b13      	cmp	r3, #19
  40210a:	d806      	bhi.n	40211a <UDP_Handler+0x362>
  40210c:	bf00      	nop
  40210e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402110:	3301      	adds	r3, #1
  402112:	9311      	str	r3, [sp, #68]	; 0x44
  402114:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402116:	2b13      	cmp	r3, #19
  402118:	d9f8      	bls.n	40210c <UDP_Handler+0x354>
		udd_ctrl_send_zlp_in();
  40211a:	4b63      	ldr	r3, [pc, #396]	; (4022a8 <UDP_Handler+0x4f0>)
  40211c:	4798      	blx	r3
  40211e:	e373      	b.n	402808 <UDP_Handler+0xa50>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  402120:	4b5d      	ldr	r3, [pc, #372]	; (402298 <UDP_Handler+0x4e0>)
  402122:	899b      	ldrh	r3, [r3, #12]
  402124:	42ab      	cmp	r3, r5
  402126:	d146      	bne.n	4021b6 <UDP_Handler+0x3fe>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
  402128:	4b5b      	ldr	r3, [pc, #364]	; (402298 <UDP_Handler+0x4e0>)
  40212a:	695b      	ldr	r3, [r3, #20]
  40212c:	b9e3      	cbnz	r3, 402168 <UDP_Handler+0x3b0>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
  40212e:	4b5d      	ldr	r3, [pc, #372]	; (4022a4 <UDP_Handler+0x4ec>)
  402130:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  402132:	4b58      	ldr	r3, [pc, #352]	; (402294 <UDP_Handler+0x4dc>)
  402134:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402136:	9212      	str	r2, [sp, #72]	; 0x48
  402138:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40213a:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40213e:	9212      	str	r2, [sp, #72]	; 0x48
  402140:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402142:	f022 0202 	bic.w	r2, r2, #2
  402146:	9212      	str	r2, [sp, #72]	; 0x48
  402148:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40214a:	631a      	str	r2, [r3, #48]	; 0x30
  40214c:	2300      	movs	r3, #0
  40214e:	9313      	str	r3, [sp, #76]	; 0x4c
  402150:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402152:	2b13      	cmp	r3, #19
  402154:	f200 8358 	bhi.w	402808 <UDP_Handler+0xa50>
  402158:	bf00      	nop
  40215a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40215c:	3301      	adds	r3, #1
  40215e:	9313      	str	r3, [sp, #76]	; 0x4c
  402160:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402162:	2b13      	cmp	r3, #19
  402164:	d9f8      	bls.n	402158 <UDP_Handler+0x3a0>
  402166:	e34f      	b.n	402808 <UDP_Handler+0xa50>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
  402168:	4798      	blx	r3
  40216a:	b9e0      	cbnz	r0, 4021a6 <UDP_Handler+0x3ee>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
  40216c:	4b4d      	ldr	r3, [pc, #308]	; (4022a4 <UDP_Handler+0x4ec>)
  40216e:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  402170:	4b48      	ldr	r3, [pc, #288]	; (402294 <UDP_Handler+0x4dc>)
  402172:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402174:	9214      	str	r2, [sp, #80]	; 0x50
  402176:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402178:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40217c:	9214      	str	r2, [sp, #80]	; 0x50
  40217e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402180:	f022 0202 	bic.w	r2, r2, #2
  402184:	9214      	str	r2, [sp, #80]	; 0x50
  402186:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402188:	631a      	str	r2, [r3, #48]	; 0x30
  40218a:	2300      	movs	r3, #0
  40218c:	9315      	str	r3, [sp, #84]	; 0x54
  40218e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402190:	2b13      	cmp	r3, #19
  402192:	f200 8339 	bhi.w	402808 <UDP_Handler+0xa50>
  402196:	bf00      	nop
  402198:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40219a:	3301      	adds	r3, #1
  40219c:	9315      	str	r3, [sp, #84]	; 0x54
  40219e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4021a0:	2b13      	cmp	r3, #19
  4021a2:	d9f8      	bls.n	402196 <UDP_Handler+0x3de>
  4021a4:	e330      	b.n	402808 <UDP_Handler+0xa50>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  4021a6:	4a3e      	ldr	r2, [pc, #248]	; (4022a0 <UDP_Handler+0x4e8>)
  4021a8:	4b3c      	ldr	r3, [pc, #240]	; (40229c <UDP_Handler+0x4e4>)
  4021aa:	8818      	ldrh	r0, [r3, #0]
  4021ac:	8811      	ldrh	r1, [r2, #0]
  4021ae:	4401      	add	r1, r0
  4021b0:	8011      	strh	r1, [r2, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
  4021b2:	2200      	movs	r2, #0
  4021b4:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_bank0_received(0);
  4021b6:	4b37      	ldr	r3, [pc, #220]	; (402294 <UDP_Handler+0x4dc>)
  4021b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4021ba:	9216      	str	r2, [sp, #88]	; 0x58
  4021bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4021be:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4021c2:	9216      	str	r2, [sp, #88]	; 0x58
  4021c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4021c6:	f022 0202 	bic.w	r2, r2, #2
  4021ca:	9216      	str	r2, [sp, #88]	; 0x58
  4021cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4021ce:	631a      	str	r2, [r3, #48]	; 0x30
  4021d0:	2300      	movs	r3, #0
  4021d2:	9317      	str	r3, [sp, #92]	; 0x5c
  4021d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4021d6:	2b13      	cmp	r3, #19
  4021d8:	f200 8316 	bhi.w	402808 <UDP_Handler+0xa50>
  4021dc:	bf00      	nop
  4021de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4021e0:	3301      	adds	r3, #1
  4021e2:	9317      	str	r3, [sp, #92]	; 0x5c
  4021e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4021e6:	2b13      	cmp	r3, #19
  4021e8:	d9f8      	bls.n	4021dc <UDP_Handler+0x424>
  4021ea:	e30d      	b.n	402808 <UDP_Handler+0xa50>
	if (Is_udd_bank0_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_stall(0)) {
  4021ec:	4b29      	ldr	r3, [pc, #164]	; (402294 <UDP_Handler+0x4dc>)
  4021ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021f0:	f013 0f08 	tst.w	r3, #8
  4021f4:	d106      	bne.n	402204 <UDP_Handler+0x44c>
  4021f6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 4022ac <UDP_Handler+0x4f4>
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;
  4021fa:	4664      	mov	r4, ip
  4021fc:	2301      	movs	r3, #1
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  4021fe:	4a25      	ldr	r2, [pc, #148]	; (402294 <UDP_Handler+0x4dc>)
  402200:	461e      	mov	r6, r3
  402202:	e01a      	b.n	40223a <UDP_Handler+0x482>
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_stall(0)) {
		// STALLed
		udd_ack_stall(0);
  402204:	4b23      	ldr	r3, [pc, #140]	; (402294 <UDP_Handler+0x4dc>)
  402206:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402208:	9200      	str	r2, [sp, #0]
  40220a:	9a00      	ldr	r2, [sp, #0]
  40220c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402210:	9200      	str	r2, [sp, #0]
  402212:	9a00      	ldr	r2, [sp, #0]
  402214:	f022 0208 	bic.w	r2, r2, #8
  402218:	9200      	str	r2, [sp, #0]
  40221a:	9a00      	ldr	r2, [sp, #0]
  40221c:	631a      	str	r2, [r3, #48]	; 0x30
  40221e:	2300      	movs	r3, #0
  402220:	9301      	str	r3, [sp, #4]
  402222:	9b01      	ldr	r3, [sp, #4]
  402224:	2b13      	cmp	r3, #19
  402226:	f200 82ef 	bhi.w	402808 <UDP_Handler+0xa50>
  40222a:	bf00      	nop
  40222c:	9b01      	ldr	r3, [sp, #4]
  40222e:	3301      	adds	r3, #1
  402230:	9301      	str	r3, [sp, #4]
  402232:	9b01      	ldr	r3, [sp, #4]
  402234:	2b13      	cmp	r3, #19
  402236:	d9f8      	bls.n	40222a <UDP_Handler+0x472>
  402238:	e2e6      	b.n	402808 <UDP_Handler+0xa50>
  40223a:	fa5f f883 	uxtb.w	r8, r3
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  40223e:	6991      	ldr	r1, [r2, #24]
  402240:	461f      	mov	r7, r3
  402242:	fa06 f503 	lsl.w	r5, r6, r3
  402246:	420d      	tst	r5, r1
  402248:	f000 81f1 	beq.w	40262e <UDP_Handler+0x876>
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  40224c:	46a1      	mov	r9, r4
  40224e:	0099      	lsls	r1, r3, #2
  402250:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
  402254:	f501 3140 	add.w	r1, r1, #196608	; 0x30000

		// RXOUT: Full packet received
		if (Is_udd_any_bank_received(ep)) {
  402258:	6b08      	ldr	r0, [r1, #48]	; 0x30
  40225a:	f010 0f42 	tst.w	r0, #66	; 0x42
  40225e:	d044      	beq.n	4022ea <UDP_Handler+0x532>

static void udd_ep_out_received(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint32_t nb_data = 0, i;
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  402260:	68a2      	ldr	r2, [r4, #8]
  402262:	68e3      	ldr	r3, [r4, #12]
	uint32_t pkt_size = ptr_job->size;
  402264:	f8b4 a010 	ldrh.w	sl, [r4, #16]
  402268:	f3ca 0a09 	ubfx	sl, sl, #0, #10
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  40226c:	6860      	ldr	r0, [r4, #4]
  40226e:	4418      	add	r0, r3
  402270:	460c      	mov	r4, r1
	bool b_full = false, b_short;

	// Read byte count
	nb_data = udd_byte_count(ep);
  402272:	6b0e      	ldr	r6, [r1, #48]	; 0x30
  402274:	f3c6 460a 	ubfx	r6, r6, #16, #11
	b_short = (nb_data < pkt_size);

	// Copy data if there is
	if (nb_data > 0) {
  402278:	2e00      	cmp	r6, #0
  40227a:	f000 82b6 	beq.w	4027ea <UDP_Handler+0xa32>

static void udd_ep_out_received(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint32_t nb_data = 0, i;
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  40227e:	1ad1      	subs	r1, r2, r3
	nb_data = udd_byte_count(ep);
	b_short = (nb_data < pkt_size);

	// Copy data if there is
	if (nb_data > 0) {
		if (nb_data >= nb_remain) {
  402280:	42b1      	cmp	r1, r6
  402282:	f200 82a9 	bhi.w	4027d8 <UDP_Handler+0xa20>
			nb_data = nb_remain;
			b_full = true;
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;
  402286:	f8c9 200c 	str.w	r2, [r9, #12]

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  40228a:	2900      	cmp	r1, #0
  40228c:	f040 82aa 	bne.w	4027e4 <UDP_Handler+0xa2c>
  402290:	e2b6      	b.n	402800 <UDP_Handler+0xa48>
  402292:	bf00      	nop
  402294:	40034000 	.word	0x40034000
  402298:	20002304 	.word	0x20002304
  40229c:	20002046 	.word	0x20002046
  4022a0:	20002006 	.word	0x20002006
  4022a4:	004018ad 	.word	0x004018ad
  4022a8:	004018f5 	.word	0x004018f5
  4022ac:	20002008 	.word	0x20002008
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  4022b0:	6d22      	ldr	r2, [r4, #80]	; 0x50
  4022b2:	54c2      	strb	r2, [r0, r3]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  4022b4:	3301      	adds	r3, #1
  4022b6:	428b      	cmp	r3, r1
  4022b8:	d3fa      	bcc.n	4022b0 <UDP_Handler+0x4f8>
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
  4022ba:	4640      	mov	r0, r8
  4022bc:	4b95      	ldr	r3, [pc, #596]	; (402514 <UDP_Handler+0x75c>)
  4022be:	4798      	blx	r3
	// Finish job on error or short packet
	if ((b_full || b_short) &&
  4022c0:	b917      	cbnz	r7, 4022c8 <UDP_Handler+0x510>
  4022c2:	45b2      	cmp	sl, r6
  4022c4:	f240 82a0 	bls.w	402808 <UDP_Handler+0xa50>
			!Is_udd_endpoint_stall_requested(ep)) {
  4022c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
	// Finish job on error or short packet
	if ((b_full || b_short) &&
  4022ca:	f013 0f20 	tst.w	r3, #32
  4022ce:	f040 829b 	bne.w	402808 <UDP_Handler+0xa50>
			!Is_udd_endpoint_stall_requested(ep)) {
		udd_disable_endpoint_interrupt(ep);
  4022d2:	4b91      	ldr	r3, [pc, #580]	; (402518 <UDP_Handler+0x760>)
  4022d4:	615d      	str	r5, [r3, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  4022d6:	f8d9 300c 	ldr.w	r3, [r9, #12]
  4022da:	f8c9 3008 	str.w	r3, [r9, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  4022de:	4648      	mov	r0, r9
  4022e0:	2100      	movs	r1, #0
  4022e2:	4642      	mov	r2, r8
  4022e4:	4b8d      	ldr	r3, [pc, #564]	; (40251c <UDP_Handler+0x764>)
  4022e6:	4798      	blx	r3
  4022e8:	e28e      	b.n	402808 <UDP_Handler+0xa50>
		if (Is_udd_any_bank_received(ep)) {
			udd_ep_out_received(ep);
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {
  4022ea:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4022ec:	f010 0f01 	tst.w	r0, #1
  4022f0:	f000 8173 	beq.w	4025da <UDP_Handler+0x822>

			ptr_job->bank--;
  4022f4:	7c63      	ldrb	r3, [r4, #17]
  4022f6:	f3c3 0281 	ubfx	r2, r3, #2, #2
  4022fa:	3203      	adds	r2, #3
  4022fc:	f002 0203 	and.w	r2, r2, #3
  402300:	f362 0383 	bfi	r3, r2, #2, #2
  402304:	7463      	strb	r3, [r4, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  402306:	f013 0f20 	tst.w	r3, #32
  40230a:	d074      	beq.n	4023f6 <UDP_Handler+0x63e>
				if (ptr_job->bank) {
  40230c:	2a00      	cmp	r2, #0
  40230e:	d036      	beq.n	40237e <UDP_Handler+0x5c6>
  402310:	00ba      	lsls	r2, r7, #2
  402312:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  402316:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
					// Send remaining
					udd_set_transmit_ready(ep);
  40231a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40231c:	9318      	str	r3, [sp, #96]	; 0x60
  40231e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402320:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402324:	9318      	str	r3, [sp, #96]	; 0x60
  402326:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402328:	f043 0310 	orr.w	r3, r3, #16
  40232c:	9318      	str	r3, [sp, #96]	; 0x60
  40232e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402330:	6313      	str	r3, [r2, #48]	; 0x30
  402332:	2300      	movs	r3, #0
  402334:	9319      	str	r3, [sp, #100]	; 0x64
  402336:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402338:	2b13      	cmp	r3, #19
  40233a:	d806      	bhi.n	40234a <UDP_Handler+0x592>
  40233c:	bf00      	nop
  40233e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402340:	3301      	adds	r3, #1
  402342:	9319      	str	r3, [sp, #100]	; 0x64
  402344:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402346:	2b13      	cmp	r3, #19
  402348:	d9f8      	bls.n	40233c <UDP_Handler+0x584>
					udd_ack_in_sent(ep);
  40234a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40234c:	931a      	str	r3, [sp, #104]	; 0x68
  40234e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402350:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402354:	931a      	str	r3, [sp, #104]	; 0x68
  402356:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402358:	f023 0301 	bic.w	r3, r3, #1
  40235c:	931a      	str	r3, [sp, #104]	; 0x68
  40235e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402360:	6313      	str	r3, [r2, #48]	; 0x30
  402362:	2300      	movs	r3, #0
  402364:	931b      	str	r3, [sp, #108]	; 0x6c
  402366:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  402368:	2b13      	cmp	r3, #19
  40236a:	f200 824d 	bhi.w	402808 <UDP_Handler+0xa50>
  40236e:	bf00      	nop
  402370:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  402372:	3301      	adds	r3, #1
  402374:	931b      	str	r3, [sp, #108]	; 0x6c
  402376:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  402378:	2b13      	cmp	r3, #19
  40237a:	d9f8      	bls.n	40236e <UDP_Handler+0x5b6>
  40237c:	e244      	b.n	402808 <UDP_Handler+0xa50>
  40237e:	00ba      	lsls	r2, r7, #2
  402380:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  402384:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  402388:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40238a:	931c      	str	r3, [sp, #112]	; 0x70
  40238c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40238e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402392:	931c      	str	r3, [sp, #112]	; 0x70
  402394:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  402396:	f023 0301 	bic.w	r3, r3, #1
  40239a:	931c      	str	r3, [sp, #112]	; 0x70
  40239c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40239e:	6313      	str	r3, [r2, #48]	; 0x30
  4023a0:	2300      	movs	r3, #0
  4023a2:	931d      	str	r3, [sp, #116]	; 0x74
  4023a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4023a6:	2b13      	cmp	r3, #19
  4023a8:	d806      	bhi.n	4023b8 <UDP_Handler+0x600>
  4023aa:	bf00      	nop
  4023ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4023ae:	3301      	adds	r3, #1
  4023b0:	931d      	str	r3, [sp, #116]	; 0x74
  4023b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4023b4:	2b13      	cmp	r3, #19
  4023b6:	d9f8      	bls.n	4023aa <UDP_Handler+0x5f2>
					// Enable stall
					udd_enable_stall_handshake(ep);
  4023b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4023ba:	931e      	str	r3, [sp, #120]	; 0x78
  4023bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4023be:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4023c2:	931e      	str	r3, [sp, #120]	; 0x78
  4023c4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4023c6:	f043 0320 	orr.w	r3, r3, #32
  4023ca:	931e      	str	r3, [sp, #120]	; 0x78
  4023cc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4023ce:	6313      	str	r3, [r2, #48]	; 0x30
  4023d0:	2300      	movs	r3, #0
  4023d2:	931f      	str	r3, [sp, #124]	; 0x7c
  4023d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4023d6:	2b13      	cmp	r3, #19
  4023d8:	d806      	bhi.n	4023e8 <UDP_Handler+0x630>
  4023da:	bf00      	nop
  4023dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4023de:	3301      	adds	r3, #1
  4023e0:	931f      	str	r3, [sp, #124]	; 0x7c
  4023e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4023e4:	2b13      	cmp	r3, #19
  4023e6:	d9f8      	bls.n	4023da <UDP_Handler+0x622>
					// Halt executed
					ptr_job->b_stall_requested = false;
  4023e8:	f899 3011 	ldrb.w	r3, [r9, #17]
  4023ec:	f36f 1345 	bfc	r3, #5, #1
  4023f0:	f889 3011 	strb.w	r3, [r9, #17]
  4023f4:	e208      	b.n	402808 <UDP_Handler+0xa50>
				}
				return true;
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  4023f6:	7c63      	ldrb	r3, [r4, #17]
  4023f8:	09db      	lsrs	r3, r3, #7
  4023fa:	d00a      	beq.n	402412 <UDP_Handler+0x65a>
				ptr_job->b_buf_end = false;
  4023fc:	7c63      	ldrb	r3, [r4, #17]
  4023fe:	f36f 13c7 	bfc	r3, #7, #1
  402402:	7463      	strb	r3, [r4, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  402404:	68e3      	ldr	r3, [r4, #12]
  402406:	60a3      	str	r3, [r4, #8]
				udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  402408:	4620      	mov	r0, r4
  40240a:	2100      	movs	r1, #0
  40240c:	4642      	mov	r2, r8
  40240e:	4b43      	ldr	r3, [pc, #268]	; (40251c <UDP_Handler+0x764>)
  402410:	4798      	blx	r3
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  402412:	f8d9 200c 	ldr.w	r2, [r9, #12]
  402416:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40241a:	429a      	cmp	r2, r3
  40241c:	d334      	bcc.n	402488 <UDP_Handler+0x6d0>
					!ptr_job->b_shortpacket &&
  40241e:	f899 3011 	ldrb.w	r3, [r9, #17]
  402422:	f013 0f4c 	tst.w	r3, #76	; 0x4c
  402426:	d12f      	bne.n	402488 <UDP_Handler+0x6d0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402428:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40242c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40242e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  402432:	2100      	movs	r1, #0
  402434:	4a3a      	ldr	r2, [pc, #232]	; (402520 <UDP_Handler+0x768>)
  402436:	7011      	strb	r1, [r2, #0]
					ptr_job->bank == 0) {
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
				udd_disable_endpoint_interrupt(ep);
  402438:	4a37      	ldr	r2, [pc, #220]	; (402518 <UDP_Handler+0x760>)
  40243a:	6155      	str	r5, [r2, #20]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40243c:	b92b      	cbnz	r3, 40244a <UDP_Handler+0x692>
		cpu_irq_enable();
  40243e:	2201      	movs	r2, #1
  402440:	4b37      	ldr	r3, [pc, #220]	; (402520 <UDP_Handler+0x768>)
  402442:	701a      	strb	r2, [r3, #0]
  402444:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402448:	b662      	cpsie	i
  40244a:	00bb      	lsls	r3, r7, #2
  40244c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402450:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
				cpu_irq_restore(flags);
				// Ack last packet
				udd_ack_in_sent(ep);
  402454:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402456:	9220      	str	r2, [sp, #128]	; 0x80
  402458:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40245a:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40245e:	9220      	str	r2, [sp, #128]	; 0x80
  402460:	9a20      	ldr	r2, [sp, #128]	; 0x80
  402462:	f022 0201 	bic.w	r2, r2, #1
  402466:	9220      	str	r2, [sp, #128]	; 0x80
  402468:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40246a:	631a      	str	r2, [r3, #48]	; 0x30
  40246c:	2300      	movs	r3, #0
  40246e:	9321      	str	r3, [sp, #132]	; 0x84
  402470:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402472:	2b13      	cmp	r3, #19
  402474:	f200 81c8 	bhi.w	402808 <UDP_Handler+0xa50>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402478:	bf00      	nop
  40247a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40247c:	3301      	adds	r3, #1
  40247e:	9321      	str	r3, [sp, #132]	; 0x84
  402480:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402482:	2b13      	cmp	r3, #19
  402484:	d9f8      	bls.n	402478 <UDP_Handler+0x6c0>
  402486:	e1bf      	b.n	402808 <UDP_Handler+0xa50>
				return true;
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  402488:	f1b8 0f00 	cmp.w	r8, #0
  40248c:	f000 8082 	beq.w	402594 <UDP_Handler+0x7dc>
  402490:	f1b8 0f03 	cmp.w	r8, #3
  402494:	d07e      	beq.n	402594 <UDP_Handler+0x7dc>
					&& ptr_job->bank > 0) {
  402496:	f899 3011 	ldrb.w	r3, [r9, #17]
  40249a:	f013 0f0c 	tst.w	r3, #12
  40249e:	d043      	beq.n	402528 <UDP_Handler+0x770>
  4024a0:	00ba      	lsls	r2, r7, #2
  4024a2:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  4024a6:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  4024aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4024ac:	9322      	str	r3, [sp, #136]	; 0x88
  4024ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4024b0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4024b4:	9322      	str	r3, [sp, #136]	; 0x88
  4024b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4024b8:	f043 0310 	orr.w	r3, r3, #16
  4024bc:	9322      	str	r3, [sp, #136]	; 0x88
  4024be:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4024c0:	6313      	str	r3, [r2, #48]	; 0x30
  4024c2:	2300      	movs	r3, #0
  4024c4:	9323      	str	r3, [sp, #140]	; 0x8c
  4024c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4024c8:	2b13      	cmp	r3, #19
  4024ca:	d806      	bhi.n	4024da <UDP_Handler+0x722>
  4024cc:	bf00      	nop
  4024ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4024d0:	3301      	adds	r3, #1
  4024d2:	9323      	str	r3, [sp, #140]	; 0x8c
  4024d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4024d6:	2b13      	cmp	r3, #19
  4024d8:	d9f8      	bls.n	4024cc <UDP_Handler+0x714>
				udd_ack_in_sent(ep);
  4024da:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4024dc:	9324      	str	r3, [sp, #144]	; 0x90
  4024de:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024e0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4024e4:	9324      	str	r3, [sp, #144]	; 0x90
  4024e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024e8:	f023 0301 	bic.w	r3, r3, #1
  4024ec:	9324      	str	r3, [sp, #144]	; 0x90
  4024ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024f0:	6313      	str	r3, [r2, #48]	; 0x30
  4024f2:	2300      	movs	r3, #0
  4024f4:	9325      	str	r3, [sp, #148]	; 0x94
  4024f6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4024f8:	2b13      	cmp	r3, #19
  4024fa:	d806      	bhi.n	40250a <UDP_Handler+0x752>
  4024fc:	bf00      	nop
  4024fe:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402500:	3301      	adds	r3, #1
  402502:	9325      	str	r3, [sp, #148]	; 0x94
  402504:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402506:	2b13      	cmp	r3, #19
  402508:	d9f8      	bls.n	4024fc <UDP_Handler+0x744>
				udd_ep_in_sent(ep, false);
  40250a:	4640      	mov	r0, r8
  40250c:	2100      	movs	r1, #0
  40250e:	4b05      	ldr	r3, [pc, #20]	; (402524 <UDP_Handler+0x76c>)
  402510:	4798      	blx	r3
  402512:	e179      	b.n	402808 <UDP_Handler+0xa50>
  402514:	00401b8d 	.word	0x00401b8d
  402518:	40034000 	.word	0x40034000
  40251c:	00401b4d 	.word	0x00401b4d
  402520:	200000d0 	.word	0x200000d0
  402524:	00401c59 	.word	0x00401c59
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  402528:	4640      	mov	r0, r8
  40252a:	2101      	movs	r1, #1
  40252c:	4b67      	ldr	r3, [pc, #412]	; (4026cc <UDP_Handler+0x914>)
  40252e:	4798      	blx	r3
  402530:	b970      	cbnz	r0, 402550 <UDP_Handler+0x798>
					ptr_job->b_buf_end = false;
  402532:	f899 3011 	ldrb.w	r3, [r9, #17]
  402536:	f36f 13c7 	bfc	r3, #7, #1
  40253a:	f889 3011 	strb.w	r3, [r9, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  40253e:	f8d9 300c 	ldr.w	r3, [r9, #12]
  402542:	f8c9 3008 	str.w	r3, [r9, #8]
					udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  402546:	4648      	mov	r0, r9
  402548:	2100      	movs	r1, #0
  40254a:	4642      	mov	r2, r8
  40254c:	4b60      	ldr	r3, [pc, #384]	; (4026d0 <UDP_Handler+0x918>)
  40254e:	4798      	blx	r3
  402550:	00bb      	lsls	r3, r7, #2
  402552:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402556:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
				}
				udd_ack_in_sent(ep);
  40255a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40255c:	9226      	str	r2, [sp, #152]	; 0x98
  40255e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402560:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402564:	9226      	str	r2, [sp, #152]	; 0x98
  402566:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402568:	f022 0201 	bic.w	r2, r2, #1
  40256c:	9226      	str	r2, [sp, #152]	; 0x98
  40256e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402570:	631a      	str	r2, [r3, #48]	; 0x30
  402572:	2300      	movs	r3, #0
  402574:	9327      	str	r3, [sp, #156]	; 0x9c
  402576:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402578:	2b13      	cmp	r3, #19
  40257a:	d806      	bhi.n	40258a <UDP_Handler+0x7d2>
  40257c:	bf00      	nop
  40257e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402580:	3301      	adds	r3, #1
  402582:	9327      	str	r3, [sp, #156]	; 0x9c
  402584:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402586:	2b13      	cmp	r3, #19
  402588:	d9f8      	bls.n	40257c <UDP_Handler+0x7c4>
				udd_ep_in_sent(ep, false);
  40258a:	4640      	mov	r0, r8
  40258c:	2100      	movs	r1, #0
  40258e:	4b4f      	ldr	r3, [pc, #316]	; (4026cc <UDP_Handler+0x914>)
  402590:	4798      	blx	r3
  402592:	e139      	b.n	402808 <UDP_Handler+0xa50>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  402594:	4640      	mov	r0, r8
  402596:	2101      	movs	r1, #1
  402598:	4b4c      	ldr	r3, [pc, #304]	; (4026cc <UDP_Handler+0x914>)
  40259a:	4798      	blx	r3
  40259c:	00bb      	lsls	r3, r7, #2
  40259e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  4025a2:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
				udd_ack_in_sent(ep);
  4025a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025a8:	9228      	str	r2, [sp, #160]	; 0xa0
  4025aa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4025ac:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4025b0:	9228      	str	r2, [sp, #160]	; 0xa0
  4025b2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4025b4:	f022 0201 	bic.w	r2, r2, #1
  4025b8:	9228      	str	r2, [sp, #160]	; 0xa0
  4025ba:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4025bc:	631a      	str	r2, [r3, #48]	; 0x30
  4025be:	2300      	movs	r3, #0
  4025c0:	9329      	str	r3, [sp, #164]	; 0xa4
  4025c2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4025c4:	2b13      	cmp	r3, #19
  4025c6:	f200 811f 	bhi.w	402808 <UDP_Handler+0xa50>
  4025ca:	bf00      	nop
  4025cc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4025ce:	3301      	adds	r3, #1
  4025d0:	9329      	str	r3, [sp, #164]	; 0xa4
  4025d2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4025d4:	2b13      	cmp	r3, #19
  4025d6:	d9f8      	bls.n	4025ca <UDP_Handler+0x812>
  4025d8:	e116      	b.n	402808 <UDP_Handler+0xa50>
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  4025da:	6b09      	ldr	r1, [r1, #48]	; 0x30
  4025dc:	f011 0f08 	tst.w	r1, #8
  4025e0:	d025      	beq.n	40262e <UDP_Handler+0x876>
  4025e2:	009a      	lsls	r2, r3, #2
  4025e4:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  4025e8:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
			udd_ack_stall(ep);
  4025ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4025ee:	932a      	str	r3, [sp, #168]	; 0xa8
  4025f0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
  4025f2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4025f6:	932a      	str	r3, [sp, #168]	; 0xa8
  4025f8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
  4025fa:	f023 0308 	bic.w	r3, r3, #8
  4025fe:	932a      	str	r3, [sp, #168]	; 0xa8
  402600:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
  402602:	6313      	str	r3, [r2, #48]	; 0x30
  402604:	2300      	movs	r3, #0
  402606:	932b      	str	r3, [sp, #172]	; 0xac
  402608:	9b2b      	ldr	r3, [sp, #172]	; 0xac
  40260a:	2b13      	cmp	r3, #19
  40260c:	d806      	bhi.n	40261c <UDP_Handler+0x864>
  40260e:	bf00      	nop
  402610:	9b2b      	ldr	r3, [sp, #172]	; 0xac
  402612:	3301      	adds	r3, #1
  402614:	932b      	str	r3, [sp, #172]	; 0xac
  402616:	9b2b      	ldr	r3, [sp, #172]	; 0xac
  402618:	2b13      	cmp	r3, #19
  40261a:	d9f8      	bls.n	40260e <UDP_Handler+0x856>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  40261c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40261e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402622:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  402626:	f000 80ef 	beq.w	402808 <UDP_Handler+0xa50>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  40262a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40262c:	e0ec      	b.n	402808 <UDP_Handler+0xa50>
  40262e:	3301      	adds	r3, #1
  402630:	3414      	adds	r4, #20
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  402632:	2b04      	cmp	r3, #4
  402634:	f47f ae01 	bne.w	40223a <UDP_Handler+0x482>
  402638:	e0db      	b.n	4027f2 <UDP_Handler+0xa3a>
	if (udd_ep_interrupt()) {
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  40263a:	4b26      	ldr	r3, [pc, #152]	; (4026d4 <UDP_Handler+0x91c>)
  40263c:	69db      	ldr	r3, [r3, #28]
  40263e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402642:	d113      	bne.n	40266c <UDP_Handler+0x8b4>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  402644:	4b23      	ldr	r3, [pc, #140]	; (4026d4 <UDP_Handler+0x91c>)
  402646:	699b      	ldr	r3, [r3, #24]
	if (udd_ep_interrupt()) {
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  402648:	f413 7f00 	tst.w	r3, #512	; 0x200
  40264c:	d004      	beq.n	402658 <UDP_Handler+0x8a0>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  40264e:	4b21      	ldr	r3, [pc, #132]	; (4026d4 <UDP_Handler+0x91c>)
  402650:	69db      	ldr	r3, [r3, #28]
  402652:	f413 7f00 	tst.w	r3, #512	; 0x200
  402656:	d109      	bne.n	40266c <UDP_Handler+0x8b4>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  402658:	4b1e      	ldr	r3, [pc, #120]	; (4026d4 <UDP_Handler+0x91c>)
  40265a:	699b      	ldr	r3, [r3, #24]
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  40265c:	f413 6f80 	tst.w	r3, #1024	; 0x400
  402660:	d014      	beq.n	40268c <UDP_Handler+0x8d4>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  402662:	4b1c      	ldr	r3, [pc, #112]	; (4026d4 <UDP_Handler+0x91c>)
  402664:	69db      	ldr	r3, [r3, #28]
  402666:	f413 6f80 	tst.w	r3, #1024	; 0x400
  40266a:	d00f      	beq.n	40268c <UDP_Handler+0x8d4>
		// Ack wakeup interrupt and enable suspend interrupt
		udd_ack_wakeups();
  40266c:	4c19      	ldr	r4, [pc, #100]	; (4026d4 <UDP_Handler+0x91c>)
  40266e:	f44f 5318 	mov.w	r3, #9728	; 0x2600
  402672:	6223      	str	r3, [r4, #32]
		// Do resume operations
		udd_disable_wakeups();
  402674:	6163      	str	r3, [r4, #20]

		udd_sleep_mode(true); // Enter in IDLE mode
  402676:	2001      	movs	r0, #1
  402678:	4b17      	ldr	r3, [pc, #92]	; (4026d8 <UDP_Handler+0x920>)
  40267a:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		udd_ack_suspend();
  40267c:	f44f 7380 	mov.w	r3, #256	; 0x100
  402680:	6223      	str	r3, [r4, #32]
		udd_enable_suspend_interrupt();
  402682:	6123      	str	r3, [r4, #16]
		udd_enable_sof_interrupt();
  402684:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402688:	6123      	str	r3, [r4, #16]
		goto udd_interrupt_end;
  40268a:	e0bd      	b.n	402808 <UDP_Handler+0xa50>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  40268c:	4b11      	ldr	r3, [pc, #68]	; (4026d4 <UDP_Handler+0x91c>)
  40268e:	699b      	ldr	r3, [r3, #24]
  402690:	f413 7f80 	tst.w	r3, #256	; 0x100
  402694:	d024      	beq.n	4026e0 <UDP_Handler+0x928>
  402696:	4b0f      	ldr	r3, [pc, #60]	; (4026d4 <UDP_Handler+0x91c>)
  402698:	69db      	ldr	r3, [r3, #28]
  40269a:	f413 7f80 	tst.w	r3, #256	; 0x100
  40269e:	d01f      	beq.n	4026e0 <UDP_Handler+0x928>
		// Ack suspend interrupt and enable resume interrupt
		udd_ack_suspend();
  4026a0:	4b0c      	ldr	r3, [pc, #48]	; (4026d4 <UDP_Handler+0x91c>)
  4026a2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4026a6:	621a      	str	r2, [r3, #32]
		udd_disable_suspend_interrupt();
  4026a8:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
  4026aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4026ae:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  4026b0:	f44f 7200 	mov.w	r2, #512	; 0x200
  4026b4:	611a      	str	r2, [r3, #16]
		udd_enable_ext_resume_interrupt();
  4026b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4026ba:	611a      	str	r2, [r3, #16]
		udd_disable_periph_ck();
  4026bc:	2022      	movs	r0, #34	; 0x22
  4026be:	4b07      	ldr	r3, [pc, #28]	; (4026dc <UDP_Handler+0x924>)
  4026c0:	4798      	blx	r3

		udd_sleep_mode(false); // Enter in SUSPEND mode
  4026c2:	2000      	movs	r0, #0
  4026c4:	4b04      	ldr	r3, [pc, #16]	; (4026d8 <UDP_Handler+0x920>)
  4026c6:	4798      	blx	r3
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_end;
  4026c8:	e09e      	b.n	402808 <UDP_Handler+0xa50>
  4026ca:	bf00      	nop
  4026cc:	00401c59 	.word	0x00401c59
  4026d0:	00401b4d 	.word	0x00401b4d
  4026d4:	40034000 	.word	0x40034000
  4026d8:	00401821 	.word	0x00401821
  4026dc:	0040153d 	.word	0x0040153d
	}
	if (Is_udd_reset()) {
  4026e0:	4b4b      	ldr	r3, [pc, #300]	; (402810 <UDP_Handler+0xa58>)
  4026e2:	69db      	ldr	r3, [r3, #28]
  4026e4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  4026e8:	f000 808e 	beq.w	402808 <UDP_Handler+0xa50>
		// USB bus reset detection
		udd_ack_reset();
  4026ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4026f0:	4b47      	ldr	r3, [pc, #284]	; (402810 <UDP_Handler+0xa58>)
  4026f2:	621a      	str	r2, [r3, #32]
  4026f4:	4665      	mov	r5, ip
static void udd_ep_job_table_kill(void)
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  4026f6:	2400      	movs	r4, #0
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  4026f8:	2701      	movs	r7, #1
  4026fa:	4e46      	ldr	r6, [pc, #280]	; (402814 <UDP_Handler+0xa5c>)
  4026fc:	3401      	adds	r4, #1
  4026fe:	b2e4      	uxtb	r4, r4
  402700:	4628      	mov	r0, r5
  402702:	4639      	mov	r1, r7
  402704:	4622      	mov	r2, r4
  402706:	47b0      	blx	r6
  402708:	3514      	adds	r5, #20
static void udd_ep_job_table_kill(void)
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  40270a:	2c03      	cmp	r4, #3
  40270c:	d1f6      	bne.n	4026fc <UDP_Handler+0x944>
		// Abort all jobs on-going
#if (0 != USB_DEVICE_MAX_EP)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
  40270e:	4b42      	ldr	r3, [pc, #264]	; (402818 <UDP_Handler+0xa60>)
  402710:	4798      	blx	r3
		// Reset device state
		udd_disable_address_state();
  402712:	4b3f      	ldr	r3, [pc, #252]	; (402810 <UDP_Handler+0xa58>)
  402714:	685a      	ldr	r2, [r3, #4]
  402716:	f022 0201 	bic.w	r2, r2, #1
  40271a:	605a      	str	r2, [r3, #4]
		udd_disable_configured_state();
  40271c:	685a      	ldr	r2, [r3, #4]
  40271e:	f022 0202 	bic.w	r2, r2, #2
  402722:	605a      	str	r2, [r3, #4]
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_enable_address();
  402724:	689a      	ldr	r2, [r3, #8]
  402726:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  40272a:	609a      	str	r2, [r3, #8]
	udd_configure_address(0);
  40272c:	689a      	ldr	r2, [r3, #8]
  40272e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  402732:	609a      	str	r2, [r3, #8]
	// Alloc and configure control endpoint in OUT direction
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  402734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402736:	922c      	str	r2, [sp, #176]	; 0xb0
  402738:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40273a:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40273e:	922c      	str	r2, [sp, #176]	; 0xb0
  402740:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  402742:	f422 4207 	bic.w	r2, r2, #34560	; 0x8700
  402746:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40274a:	922c      	str	r2, [sp, #176]	; 0xb0
  40274c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40274e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  402752:	922c      	str	r2, [sp, #176]	; 0xb0
  402754:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  402756:	631a      	str	r2, [r3, #48]	; 0x30
  402758:	2300      	movs	r3, #0
  40275a:	932d      	str	r3, [sp, #180]	; 0xb4
  40275c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40275e:	2b13      	cmp	r3, #19
  402760:	d806      	bhi.n	402770 <UDP_Handler+0x9b8>
  402762:	bf00      	nop
  402764:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  402766:	3301      	adds	r3, #1
  402768:	932d      	str	r3, [sp, #180]	; 0xb4
  40276a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40276c:	2b13      	cmp	r3, #19
  40276e:	d9f8      	bls.n	402762 <UDP_Handler+0x9aa>
	udd_enable_endpoint(0);
  402770:	4b27      	ldr	r3, [pc, #156]	; (402810 <UDP_Handler+0xa58>)
  402772:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402774:	922e      	str	r2, [sp, #184]	; 0xb8
  402776:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
  402778:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40277c:	922e      	str	r2, [sp, #184]	; 0xb8
  40277e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
  402780:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  402784:	922e      	str	r2, [sp, #184]	; 0xb8
  402786:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
  402788:	631a      	str	r2, [r3, #48]	; 0x30
  40278a:	2300      	movs	r3, #0
  40278c:	932f      	str	r3, [sp, #188]	; 0xbc
  40278e:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
  402790:	2b13      	cmp	r3, #19
  402792:	d806      	bhi.n	4027a2 <UDP_Handler+0x9ea>
  402794:	bf00      	nop
  402796:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
  402798:	3301      	adds	r3, #1
  40279a:	932f      	str	r3, [sp, #188]	; 0xbc
  40279c:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
  40279e:	2b13      	cmp	r3, #19
  4027a0:	d9f8      	bls.n	402794 <UDP_Handler+0x9dc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4027a2:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4027a6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4027a8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4027ac:	2100      	movs	r1, #0
  4027ae:	4a1b      	ldr	r2, [pc, #108]	; (40281c <UDP_Handler+0xa64>)
  4027b0:	7011      	strb	r1, [r2, #0]

	flags = cpu_irq_save();
	udd_enable_endpoint_interrupt(0);
  4027b2:	2101      	movs	r1, #1
  4027b4:	4a16      	ldr	r2, [pc, #88]	; (402810 <UDP_Handler+0xa58>)
  4027b6:	6111      	str	r1, [r2, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4027b8:	b923      	cbnz	r3, 4027c4 <UDP_Handler+0xa0c>
		cpu_irq_enable();
  4027ba:	4b18      	ldr	r3, [pc, #96]	; (40281c <UDP_Handler+0xa64>)
  4027bc:	7019      	strb	r1, [r3, #0]
  4027be:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4027c2:	b662      	cpsie	i
		udd_disable_address_state();
		udd_disable_configured_state();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
  4027c4:	4b16      	ldr	r3, [pc, #88]	; (402820 <UDP_Handler+0xa68>)
  4027c6:	4798      	blx	r3
		// After a USB reset, the suspend and SOF interrupt masks has been reseted
		// Thus, re-enable these
		udd_enable_suspend_interrupt();
  4027c8:	4b11      	ldr	r3, [pc, #68]	; (402810 <UDP_Handler+0xa58>)
  4027ca:	f44f 7280 	mov.w	r2, #256	; 0x100
  4027ce:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  4027d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4027d4:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  4027d6:	e017      	b.n	402808 <UDP_Handler+0xa50>
		if (nb_data >= nb_remain) {
			nb_data = nb_remain;
			b_full = true;
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;
  4027d8:	4433      	add	r3, r6
  4027da:	f8c9 300c 	str.w	r3, [r9, #12]
	uint32_t pkt_size = ptr_job->size;
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
	bool b_full = false, b_short;

	// Read byte count
	nb_data = udd_byte_count(ep);
  4027de:	4631      	mov	r1, r6
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
	uint32_t nb_data = 0, i;
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
	uint32_t pkt_size = ptr_job->size;
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
	bool b_full = false, b_short;
  4027e0:	2700      	movs	r7, #0
  4027e2:	e000      	b.n	4027e6 <UDP_Handler+0xa2e>

	// Copy data if there is
	if (nb_data > 0) {
		if (nb_data >= nb_remain) {
			nb_data = nb_remain;
			b_full = true;
  4027e4:	2701      	movs	r7, #1
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;
  4027e6:	2300      	movs	r3, #0
  4027e8:	e562      	b.n	4022b0 <UDP_Handler+0x4f8>
		for (i = 0; i < nb_data; i++) {
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
  4027ea:	4640      	mov	r0, r8
  4027ec:	4b0d      	ldr	r3, [pc, #52]	; (402824 <UDP_Handler+0xa6c>)
  4027ee:	4798      	blx	r3
  4027f0:	e567      	b.n	4022c2 <UDP_Handler+0x50a>
	if (udd_ep_interrupt()) {
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  4027f2:	4b07      	ldr	r3, [pc, #28]	; (402810 <UDP_Handler+0xa58>)
  4027f4:	699b      	ldr	r3, [r3, #24]
  4027f6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4027fa:	f47f af1e 	bne.w	40263a <UDP_Handler+0x882>
  4027fe:	e721      	b.n	402644 <UDP_Handler+0x88c>
		for (i = 0; i < nb_data; i++) {
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
  402800:	4640      	mov	r0, r8
  402802:	4b08      	ldr	r3, [pc, #32]	; (402824 <UDP_Handler+0xa6c>)
  402804:	4798      	blx	r3
  402806:	e55f      	b.n	4022c8 <UDP_Handler+0x510>
	}

udd_interrupt_end:
udd_interrupt_sof_end:
	return;
}
  402808:	b030      	add	sp, #192	; 0xc0
  40280a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40280e:	bf00      	nop
  402810:	40034000 	.word	0x40034000
  402814:	00401b4d 	.word	0x00401b4d
  402818:	00400a29 	.word	0x00400a29
  40281c:	200000d0 	.word	0x200000d0
  402820:	00401895 	.word	0x00401895
  402824:	00401b8d 	.word	0x00401b8d

00402828 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
  402828:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40282a:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40282e:	b672      	cpsid	i
  402830:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  402834:	2200      	movs	r2, #0
  402836:	4b14      	ldr	r3, [pc, #80]	; (402888 <udd_attach+0x60>)
  402838:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
  40283a:	2001      	movs	r0, #1
  40283c:	4b13      	ldr	r3, [pc, #76]	; (40288c <udd_attach+0x64>)
  40283e:	4798      	blx	r3

	// Enable peripheral clock and USB clock
	udd_enable_periph_ck();
  402840:	2022      	movs	r0, #34	; 0x22
  402842:	4b13      	ldr	r3, [pc, #76]	; (402890 <udd_attach+0x68>)
  402844:	4798      	blx	r3

	// Authorize attach if VBus is present
	udd_enable_transceiver();
  402846:	4b13      	ldr	r3, [pc, #76]	; (402894 <udd_attach+0x6c>)
  402848:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40284a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  40284e:	675a      	str	r2, [r3, #116]	; 0x74
	udd_attach_device();
  402850:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402852:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  402856:	675a      	str	r2, [r3, #116]	; 0x74

	// Enable USB line events
	udd_enable_suspend_interrupt();
  402858:	f44f 7280 	mov.w	r2, #256	; 0x100
  40285c:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
  40285e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402862:	611a      	str	r2, [r3, #16]
	udd_enable_resume_interrupt();
  402864:	f44f 7200 	mov.w	r2, #512	; 0x200
  402868:	611a      	str	r2, [r3, #16]
	udd_enable_ext_resume_interrupt();
  40286a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40286e:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
  402870:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402874:	611a      	str	r2, [r3, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402876:	b92c      	cbnz	r4, 402884 <udd_attach+0x5c>
		cpu_irq_enable();
  402878:	2201      	movs	r2, #1
  40287a:	4b03      	ldr	r3, [pc, #12]	; (402888 <udd_attach+0x60>)
  40287c:	701a      	strb	r2, [r3, #0]
  40287e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402882:	b662      	cpsie	i
  402884:	bd10      	pop	{r4, pc}
  402886:	bf00      	nop
  402888:	200000d0 	.word	0x200000d0
  40288c:	00401821 	.word	0x00401821
  402890:	004014e5 	.word	0x004014e5
  402894:	40034000 	.word	0x40034000

00402898 <udd_enable>:
#endif
}


void udd_enable(void)
{
  402898:	b538      	push	{r3, r4, r5, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40289a:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40289e:	b672      	cpsid	i
  4028a0:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  4028a4:	2500      	movs	r5, #0
  4028a6:	4b21      	ldr	r3, [pc, #132]	; (40292c <udd_enable+0x94>)
  4028a8:	701d      	strb	r5, [r3, #0]
	irqflags_t flags;

	flags = cpu_irq_save();

	// Enable USB hardware
	udd_enable_periph_ck();
  4028aa:	2022      	movs	r0, #34	; 0x22
  4028ac:	4b20      	ldr	r3, [pc, #128]	; (402930 <udd_enable+0x98>)
  4028ae:	4798      	blx	r3
	sysclk_enable_usb();
  4028b0:	4b20      	ldr	r3, [pc, #128]	; (402934 <udd_enable+0x9c>)
  4028b2:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4028b4:	4b20      	ldr	r3, [pc, #128]	; (402938 <udd_enable+0xa0>)
  4028b6:	2250      	movs	r2, #80	; 0x50
  4028b8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4028bc:	2204      	movs	r2, #4
  4028be:	605a      	str	r2, [r3, #4]
  4028c0:	462b      	mov	r3, r5

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].bank = 0;
  4028c2:	481e      	ldr	r0, [pc, #120]	; (40293c <udd_enable+0xa4>)
  4028c4:	0099      	lsls	r1, r3, #2
  4028c6:	18ca      	adds	r2, r1, r3
  4028c8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  4028cc:	7c52      	ldrb	r2, [r2, #17]
		udd_ep_job[i].busy = false;
		udd_ep_job[i].b_stall_requested = false;
		udd_ep_job[i].b_shortpacket = false;
		udd_ep_job[i].b_buf_end = false;
  4028ce:	4419      	add	r1, r3
  4028d0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4028d4:	f002 0283 	and.w	r2, r2, #131	; 0x83
  4028d8:	f36f 12c7 	bfc	r2, #7, #1
  4028dc:	744a      	strb	r2, [r1, #17]
  4028de:	3301      	adds	r3, #1
#if (0!=USB_DEVICE_MAX_EP)

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  4028e0:	2b03      	cmp	r3, #3
  4028e2:	d1ef      	bne.n	4028c4 <udd_enable+0x2c>
#if (0!=USB_DEVICE_MAX_EP)
	udd_ep_job_table_reset();
#endif

	// Always authorize asynchronous USB interrupts to exit of sleep mode
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
  4028e4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  4028e8:	4b15      	ldr	r3, [pc, #84]	; (402940 <udd_enable+0xa8>)
  4028ea:	4798      	blx	r3

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
  4028ec:	2300      	movs	r3, #0
  4028ee:	4a15      	ldr	r2, [pc, #84]	; (402944 <udd_enable+0xac>)
  4028f0:	7013      	strb	r3, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4028f2:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  4028f6:	b672      	cpsid	i
  4028f8:	f3bf 8f5f 	dmb	sy
  4028fc:	490b      	ldr	r1, [pc, #44]	; (40292c <udd_enable+0x94>)
  4028fe:	700b      	strb	r3, [r1, #0]
  402900:	4b11      	ldr	r3, [pc, #68]	; (402948 <udd_enable+0xb0>)
  402902:	78d9      	ldrb	r1, [r3, #3]
  402904:	3101      	adds	r1, #1
  402906:	70d9      	strb	r1, [r3, #3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402908:	b92a      	cbnz	r2, 402916 <udd_enable+0x7e>
		cpu_irq_enable();
  40290a:	2201      	movs	r2, #1
  40290c:	4b07      	ldr	r3, [pc, #28]	; (40292c <udd_enable+0x94>)
  40290e:	701a      	strb	r2, [r3, #0]
  402910:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402914:	b662      	cpsie	i
	if (Is_udd_vbus_high()) {
		udd_vbus_handler(USB_VBUS_PIO_ID, USB_VBUS_PIO_MASK);
	}
#else
#  ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
  402916:	4b0d      	ldr	r3, [pc, #52]	; (40294c <udd_enable+0xb4>)
  402918:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40291a:	b92c      	cbnz	r4, 402928 <udd_enable+0x90>
		cpu_irq_enable();
  40291c:	2201      	movs	r2, #1
  40291e:	4b03      	ldr	r3, [pc, #12]	; (40292c <udd_enable+0x94>)
  402920:	701a      	strb	r2, [r3, #0]
  402922:	f3bf 8f5f 	dmb	sy
  402926:	b662      	cpsie	i
  402928:	bd38      	pop	{r3, r4, r5, pc}
  40292a:	bf00      	nop
  40292c:	200000d0 	.word	0x200000d0
  402930:	004014e5 	.word	0x004014e5
  402934:	00400121 	.word	0x00400121
  402938:	e000e100 	.word	0xe000e100
  40293c:	20002008 	.word	0x20002008
  402940:	004015b5 	.word	0x004015b5
  402944:	20002044 	.word	0x20002044
  402948:	200022ec 	.word	0x200022ec
  40294c:	00402829 	.word	0x00402829

00402950 <udd_is_high_speed>:


bool udd_is_high_speed(void)
{
	return false;
}
  402950:	2000      	movs	r0, #0
  402952:	4770      	bx	lr

00402954 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address_state();
  402954:	4b0c      	ldr	r3, [pc, #48]	; (402988 <udd_set_address+0x34>)
  402956:	685a      	ldr	r2, [r3, #4]
  402958:	f022 0201 	bic.w	r2, r2, #1
  40295c:	605a      	str	r2, [r3, #4]
	udd_disable_address();
  40295e:	689a      	ldr	r2, [r3, #8]
  402960:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  402964:	609a      	str	r2, [r3, #8]
	if (address) {
  402966:	b170      	cbz	r0, 402986 <udd_set_address+0x32>
		udd_configure_address(address);
  402968:	6899      	ldr	r1, [r3, #8]
  40296a:	f000 027f 	and.w	r2, r0, #127	; 0x7f
  40296e:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
  402972:	430a      	orrs	r2, r1
  402974:	609a      	str	r2, [r3, #8]
		udd_enable_address();
  402976:	689a      	ldr	r2, [r3, #8]
  402978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  40297c:	609a      	str	r2, [r3, #8]
		udd_enable_address_state();
  40297e:	685a      	ldr	r2, [r3, #4]
  402980:	f042 0201 	orr.w	r2, r2, #1
  402984:	605a      	str	r2, [r3, #4]
  402986:	4770      	bx	lr
  402988:	40034000 	.word	0x40034000

0040298c <udd_getaddress>:
}


uint8_t udd_getaddress(void)
{
	if (Is_udd_address_state_enabled())
  40298c:	4b05      	ldr	r3, [pc, #20]	; (4029a4 <udd_getaddress+0x18>)
  40298e:	685b      	ldr	r3, [r3, #4]
  402990:	f013 0f01 	tst.w	r3, #1
		return udd_get_configured_address();
  402994:	bf1d      	ittte	ne
  402996:	4b03      	ldrne	r3, [pc, #12]	; (4029a4 <udd_getaddress+0x18>)
  402998:	6898      	ldrne	r0, [r3, #8]
  40299a:	f000 007f 	andne.w	r0, r0, #127	; 0x7f
	return 0;
  40299e:	2000      	moveq	r0, #0
}
  4029a0:	4770      	bx	lr
  4029a2:	bf00      	nop
  4029a4:	40034000 	.word	0x40034000

004029a8 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
  4029a8:	4b02      	ldr	r3, [pc, #8]	; (4029b4 <udd_get_frame_number+0xc>)
  4029aa:	6818      	ldr	r0, [r3, #0]
}
  4029ac:	f3c0 000a 	ubfx	r0, r0, #0, #11
  4029b0:	4770      	bx	lr
  4029b2:	bf00      	nop
  4029b4:	40034000 	.word	0x40034000

004029b8 <udd_get_micro_frame_number>:


uint16_t udd_get_micro_frame_number(void)
{
	return 0;
}
  4029b8:	2000      	movs	r0, #0
  4029ba:	4770      	bx	lr

004029bc <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
  4029bc:	4b01      	ldr	r3, [pc, #4]	; (4029c4 <udd_set_setup_payload+0x8>)
  4029be:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  4029c0:	8199      	strh	r1, [r3, #12]
  4029c2:	4770      	bx	lr
  4029c4:	20002304 	.word	0x20002304

004029c8 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
  4029c8:	b470      	push	{r4, r5, r6}
  4029ca:	b083      	sub	sp, #12
	udd_ep_job_t *ptr_job;
	bool b_dir_in;
	bool b_iso;
	b_dir_in = ep & USB_EP_DIR_IN;
	b_iso = (bmAttributes&USB_EP_TYPE_MASK) == USB_EP_TYPE_ISOCHRONOUS;
	ep = ep & USB_EP_ADDR_MASK;
  4029cc:	f000 030f 	and.w	r3, r0, #15

	if (ep > USB_DEVICE_MAX_EP) {
  4029d0:	2b03      	cmp	r3, #3
  4029d2:	d866      	bhi.n	402aa2 <udd_ep_alloc+0xda>
  4029d4:	009c      	lsls	r4, r3, #2
  4029d6:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  4029da:	f504 3440 	add.w	r4, r4, #196608	; 0x30000
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
  4029de:	6b25      	ldr	r5, [r4, #48]	; 0x30
  4029e0:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  4029e4:	d15f      	bne.n	402aa6 <udd_ep_alloc+0xde>
		return false;
	}

	// Check parameters
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  4029e6:	f001 0503 	and.w	r5, r1, #3
  4029ea:	2d01      	cmp	r5, #1
  4029ec:	d103      	bne.n	4029f6 <udd_ep_alloc+0x2e>
  4029ee:	2b00      	cmp	r3, #0
  4029f0:	d05b      	beq.n	402aaa <udd_ep_alloc+0xe2>
  4029f2:	2b03      	cmp	r3, #3
  4029f4:	d05b      	beq.n	402aae <udd_ep_alloc+0xe6>
		return false;
	}
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  4029f6:	1f1d      	subs	r5, r3, #4
  4029f8:	b2ed      	uxtb	r5, r5
  4029fa:	2d01      	cmp	r5, #1
  4029fc:	bf8c      	ite	hi
  4029fe:	2540      	movhi	r5, #64	; 0x40
  402a00:	f44f 7500 	movls.w	r5, #512	; 0x200
  402a04:	4295      	cmp	r5, r2
  402a06:	db54      	blt.n	402ab2 <udd_ep_alloc+0xea>
		return false;
	}
	ptr_job = &udd_ep_job[ep - 1];
  402a08:	1e5d      	subs	r5, r3, #1
  402a0a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402a0e:	4e2d      	ldr	r6, [pc, #180]	; (402ac4 <udd_ep_alloc+0xfc>)
  402a10:	eb06 0585 	add.w	r5, r6, r5, lsl #2

	// Set endpoint size
	ptr_job->size = MaxEndpointSize;
  402a14:	8a2e      	ldrh	r6, [r5, #16]
  402a16:	f362 0609 	bfi	r6, r2, #0, #10
  402a1a:	822e      	strh	r6, [r5, #16]
	ptr_job->b_buf_end = false;
  402a1c:	7c6a      	ldrb	r2, [r5, #17]
	ptr_job->b_stall_requested = false;
  402a1e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  402a22:	f36f 1245 	bfc	r2, #5, #1
  402a26:	746a      	strb	r2, [r5, #17]
	if (b_dir_in) {
  402a28:	09c0      	lsrs	r0, r0, #7
  402a2a:	d003      	beq.n	402a34 <udd_ep_alloc+0x6c>
		// No data buffered in FIFO
		ptr_job->bank = 0;
  402a2c:	b2d2      	uxtb	r2, r2
  402a2e:	f36f 0283 	bfc	r2, #2, #2
  402a32:	746a      	strb	r2, [r5, #17]
	}

	// Reset FIFOs
	udd_reset_endpoint(ep);
  402a34:	4a24      	ldr	r2, [pc, #144]	; (402ac8 <udd_ep_alloc+0x100>)
  402a36:	6a95      	ldr	r5, [r2, #40]	; 0x28
  402a38:	2601      	movs	r6, #1
  402a3a:	fa06 f303 	lsl.w	r3, r6, r3
  402a3e:	431d      	orrs	r5, r3
  402a40:	6295      	str	r5, [r2, #40]	; 0x28
  402a42:	6a95      	ldr	r5, [r2, #40]	; 0x28
  402a44:	ea25 0303 	bic.w	r3, r5, r3
  402a48:	6293      	str	r3, [r2, #40]	; 0x28
	// Set configuration of new endpoint
	udd_configure_endpoint(ep,
  402a4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402a4c:	9300      	str	r3, [sp, #0]
  402a4e:	9b00      	ldr	r3, [sp, #0]
  402a50:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402a54:	9300      	str	r3, [sp, #0]
  402a56:	9b00      	ldr	r3, [sp, #0]
  402a58:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  402a5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402a60:	9300      	str	r3, [sp, #0]
  402a62:	b138      	cbz	r0, 402a74 <udd_ep_alloc+0xac>
  402a64:	f041 0204 	orr.w	r2, r1, #4
  402a68:	0212      	lsls	r2, r2, #8
  402a6a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  402a6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  402a72:	e004      	b.n	402a7e <udd_ep_alloc+0xb6>
  402a74:	020a      	lsls	r2, r1, #8
  402a76:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  402a7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  402a7e:	9b00      	ldr	r3, [sp, #0]
  402a80:	4313      	orrs	r3, r2
  402a82:	9300      	str	r3, [sp, #0]
  402a84:	9b00      	ldr	r3, [sp, #0]
  402a86:	6323      	str	r3, [r4, #48]	; 0x30
  402a88:	2300      	movs	r3, #0
  402a8a:	9301      	str	r3, [sp, #4]
  402a8c:	9b01      	ldr	r3, [sp, #4]
  402a8e:	2b13      	cmp	r3, #19
  402a90:	d811      	bhi.n	402ab6 <udd_ep_alloc+0xee>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402a92:	bf00      	nop
  402a94:	9b01      	ldr	r3, [sp, #4]
  402a96:	3301      	adds	r3, #1
  402a98:	9301      	str	r3, [sp, #4]
  402a9a:	9b01      	ldr	r3, [sp, #4]
  402a9c:	2b13      	cmp	r3, #19
  402a9e:	d9f8      	bls.n	402a92 <udd_ep_alloc+0xca>
  402aa0:	e00b      	b.n	402aba <udd_ep_alloc+0xf2>
	b_dir_in = ep & USB_EP_DIR_IN;
	b_iso = (bmAttributes&USB_EP_TYPE_MASK) == USB_EP_TYPE_ISOCHRONOUS;
	ep = ep & USB_EP_ADDR_MASK;

	if (ep > USB_DEVICE_MAX_EP) {
		return false;
  402aa2:	2000      	movs	r0, #0
  402aa4:	e00a      	b.n	402abc <udd_ep_alloc+0xf4>
	}
	if (Is_udd_endpoint_enabled(ep)) {
		return false;
  402aa6:	2000      	movs	r0, #0
  402aa8:	e008      	b.n	402abc <udd_ep_alloc+0xf4>
	}

	// Check parameters
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
		return false;
  402aaa:	2000      	movs	r0, #0
  402aac:	e006      	b.n	402abc <udd_ep_alloc+0xf4>
  402aae:	2000      	movs	r0, #0
  402ab0:	e004      	b.n	402abc <udd_ep_alloc+0xf4>
	}
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
		return false;
  402ab2:	2000      	movs	r0, #0
  402ab4:	e002      	b.n	402abc <udd_ep_alloc+0xf4>
	udd_reset_endpoint(ep);
	// Set configuration of new endpoint
	udd_configure_endpoint(ep,
		(b_dir_in ? (bmAttributes | 0x4) : bmAttributes),
		0);
	return true;
  402ab6:	2001      	movs	r0, #1
  402ab8:	e000      	b.n	402abc <udd_ep_alloc+0xf4>
  402aba:	2001      	movs	r0, #1
}
  402abc:	b003      	add	sp, #12
  402abe:	bc70      	pop	{r4, r5, r6}
  402ac0:	4770      	bx	lr
  402ac2:	bf00      	nop
  402ac4:	20002008 	.word	0x20002008
  402ac8:	40034000 	.word	0x40034000

00402acc <udd_ep_free>:


void udd_ep_free(udd_ep_id_t ep)
{
  402acc:	b508      	push	{r3, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402ace:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  402ad2:	2a03      	cmp	r2, #3
  402ad4:	d811      	bhi.n	402afa <udd_ep_free+0x2e>
  402ad6:	0093      	lsls	r3, r2, #2
  402ad8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402adc:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
		return;
	}
	udd_disable_endpoint(ep_index);
  402ae0:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402ae2:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
  402ae6:	6319      	str	r1, [r3, #48]	; 0x30
static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  402ae8:	1e50      	subs	r0, r2, #1
  402aea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402aee:	4b03      	ldr	r3, [pc, #12]	; (402afc <udd_ep_free+0x30>)
  402af0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402af4:	2101      	movs	r1, #1
  402af6:	4b02      	ldr	r3, [pc, #8]	; (402b00 <udd_ep_free+0x34>)
  402af8:	4798      	blx	r3
  402afa:	bd08      	pop	{r3, pc}
  402afc:	20002008 	.word	0x20002008
  402b00:	00401b4d 	.word	0x00401b4d

00402b04 <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402b04:	f000 000f 	and.w	r0, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	if (USB_DEVICE_MAX_EP < ep_index) {
  402b08:	2803      	cmp	r0, #3
  402b0a:	d815      	bhi.n	402b38 <udd_ep_is_halted+0x34>


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  402b0c:	1e43      	subs	r3, r0, #1
  402b0e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}
	return ptr_job->b_stall_requested ||
  402b12:	4a0a      	ldr	r2, [pc, #40]	; (402b3c <udd_ep_is_halted+0x38>)
  402b14:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402b18:	7c5b      	ldrb	r3, [r3, #17]
  402b1a:	f013 0f20 	tst.w	r3, #32
  402b1e:	d109      	bne.n	402b34 <udd_ep_is_halted+0x30>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  402b20:	300c      	adds	r0, #12
  402b22:	4b07      	ldr	r3, [pc, #28]	; (402b40 <udd_ep_is_halted+0x3c>)
  402b24:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}
	return ptr_job->b_stall_requested ||
  402b28:	f013 0f28 	tst.w	r3, #40	; 0x28
  402b2c:	bf0c      	ite	eq
  402b2e:	2000      	moveq	r0, #0
  402b30:	2001      	movne	r0, #1
  402b32:	4770      	bx	lr
  402b34:	2001      	movs	r0, #1
  402b36:	4770      	bx	lr
bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
  402b38:	2000      	movs	r0, #0
	}
	return ptr_job->b_stall_requested ||
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
}
  402b3a:	4770      	bx	lr
  402b3c:	20002008 	.word	0x20002008
  402b40:	40034000 	.word	0x40034000

00402b44 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
  402b44:	b410      	push	{r4}
  402b46:	b083      	sub	sp, #12
	bool b_dir_in = ep & USB_EP_DIR_IN;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402b48:	f000 020f 	and.w	r2, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
  402b4c:	2a03      	cmp	r2, #3
  402b4e:	d85d      	bhi.n	402c0c <udd_ep_set_halt+0xc8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402b50:	f3ef 8110 	mrs	r1, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  402b54:	f1d1 0101 	rsbs	r1, r1, #1
  402b58:	bf38      	it	cc
  402b5a:	2100      	movcc	r1, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  402b5c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402b5e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402b62:	2400      	movs	r4, #0
  402b64:	4b2e      	ldr	r3, [pc, #184]	; (402c20 <udd_ep_set_halt+0xdc>)
  402b66:	701c      	strb	r4, [r3, #0]
		return false;
	}
	flags = cpu_irq_save();
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  402b68:	f010 0f80 	tst.w	r0, #128	; 0x80
  402b6c:	d024      	beq.n	402bb8 <udd_ep_set_halt+0x74>

bool udd_ep_set_halt(udd_ep_id_t ep)
{
	bool b_dir_in = ep & USB_EP_DIR_IN;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  402b6e:	1e53      	subs	r3, r2, #1
  402b70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402b74:	482b      	ldr	r0, [pc, #172]	; (402c24 <udd_ep_set_halt+0xe0>)
  402b76:	eb00 0383 	add.w	r3, r0, r3, lsl #2
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}
	flags = cpu_irq_save();
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  402b7a:	f102 040c 	add.w	r4, r2, #12
  402b7e:	482a      	ldr	r0, [pc, #168]	; (402c28 <udd_ep_set_halt+0xe4>)
  402b80:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
  402b84:	f010 0f10 	tst.w	r0, #16
  402b88:	d104      	bne.n	402b94 <udd_ep_set_halt+0x50>
				|| ptr_job->bank > 1)) {
  402b8a:	7c58      	ldrb	r0, [r3, #17]
  402b8c:	f3c0 0081 	ubfx	r0, r0, #2, #2
  402b90:	2801      	cmp	r0, #1
  402b92:	dd11      	ble.n	402bb8 <udd_ep_set_halt+0x74>
		// Halt until banks sent
		ptr_job->b_stall_requested = true;
  402b94:	7c58      	ldrb	r0, [r3, #17]
  402b96:	f040 0020 	orr.w	r0, r0, #32
  402b9a:	7458      	strb	r0, [r3, #17]
		udd_enable_endpoint_interrupt(ep_index);
  402b9c:	2301      	movs	r3, #1
  402b9e:	fa03 f202 	lsl.w	r2, r3, r2
  402ba2:	4b21      	ldr	r3, [pc, #132]	; (402c28 <udd_ep_set_halt+0xe4>)
  402ba4:	611a      	str	r2, [r3, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402ba6:	2900      	cmp	r1, #0
  402ba8:	d032      	beq.n	402c10 <udd_ep_set_halt+0xcc>
		cpu_irq_enable();
  402baa:	2001      	movs	r0, #1
  402bac:	4b1c      	ldr	r3, [pc, #112]	; (402c20 <udd_ep_set_halt+0xdc>)
  402bae:	7018      	strb	r0, [r3, #0]
  402bb0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402bb4:	b662      	cpsie	i
  402bb6:	e02e      	b.n	402c16 <udd_ep_set_halt+0xd2>
  402bb8:	0093      	lsls	r3, r2, #2
  402bba:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402bbe:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
		cpu_irq_restore(flags);
		return true;
	} else {
		// Stall endpoint
		udd_enable_stall_handshake(ep_index);
  402bc2:	6b18      	ldr	r0, [r3, #48]	; 0x30
  402bc4:	9000      	str	r0, [sp, #0]
  402bc6:	9800      	ldr	r0, [sp, #0]
  402bc8:	f040 004f 	orr.w	r0, r0, #79	; 0x4f
  402bcc:	9000      	str	r0, [sp, #0]
  402bce:	9800      	ldr	r0, [sp, #0]
  402bd0:	f040 0020 	orr.w	r0, r0, #32
  402bd4:	9000      	str	r0, [sp, #0]
  402bd6:	9800      	ldr	r0, [sp, #0]
  402bd8:	6318      	str	r0, [r3, #48]	; 0x30
  402bda:	2300      	movs	r3, #0
  402bdc:	9301      	str	r3, [sp, #4]
  402bde:	9b01      	ldr	r3, [sp, #4]
  402be0:	2b13      	cmp	r3, #19
  402be2:	d806      	bhi.n	402bf2 <udd_ep_set_halt+0xae>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402be4:	bf00      	nop
  402be6:	9b01      	ldr	r3, [sp, #4]
  402be8:	3301      	adds	r3, #1
  402bea:	9301      	str	r3, [sp, #4]
  402bec:	9b01      	ldr	r3, [sp, #4]
  402bee:	2b13      	cmp	r3, #19
  402bf0:	d9f8      	bls.n	402be4 <udd_ep_set_halt+0xa0>
		udd_enable_endpoint_interrupt(ep_index);
  402bf2:	2301      	movs	r3, #1
  402bf4:	fa03 f202 	lsl.w	r2, r3, r2
  402bf8:	4b0b      	ldr	r3, [pc, #44]	; (402c28 <udd_ep_set_halt+0xe4>)
  402bfa:	611a      	str	r2, [r3, #16]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402bfc:	b151      	cbz	r1, 402c14 <udd_ep_set_halt+0xd0>
		cpu_irq_enable();
  402bfe:	2001      	movs	r0, #1
  402c00:	4b07      	ldr	r3, [pc, #28]	; (402c20 <udd_ep_set_halt+0xdc>)
  402c02:	7018      	strb	r0, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402c04:	f3bf 8f5f 	dmb	sy
  402c08:	b662      	cpsie	i
  402c0a:	e004      	b.n	402c16 <udd_ep_set_halt+0xd2>
	bool b_dir_in = ep & USB_EP_DIR_IN;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
  402c0c:	2000      	movs	r0, #0
  402c0e:	e002      	b.n	402c16 <udd_ep_set_halt+0xd2>
				|| ptr_job->bank > 1)) {
		// Halt until banks sent
		ptr_job->b_stall_requested = true;
		udd_enable_endpoint_interrupt(ep_index);
		cpu_irq_restore(flags);
		return true;
  402c10:	2001      	movs	r0, #1
  402c12:	e000      	b.n	402c16 <udd_ep_set_halt+0xd2>
		// Stall endpoint
		udd_enable_stall_handshake(ep_index);
		udd_enable_endpoint_interrupt(ep_index);
		cpu_irq_restore(flags);
	}
	return true;
  402c14:	2001      	movs	r0, #1
}
  402c16:	b003      	add	sp, #12
  402c18:	f85d 4b04 	ldr.w	r4, [sp], #4
  402c1c:	4770      	bx	lr
  402c1e:	bf00      	nop
  402c20:	200000d0 	.word	0x200000d0
  402c24:	20002008 	.word	0x20002008
  402c28:	40034000 	.word	0x40034000

00402c2c <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
  402c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c2e:	b085      	sub	sp, #20
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
  402c30:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  402c34:	2803      	cmp	r0, #3
  402c36:	d859      	bhi.n	402cec <udd_ep_clear_halt+0xc0>
		return false;
	ptr_job = &udd_ep_job[ep - 1];
  402c38:	4c30      	ldr	r4, [pc, #192]	; (402cfc <udd_ep_clear_halt+0xd0>)
  402c3a:	1e43      	subs	r3, r0, #1
  402c3c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402c40:	009d      	lsls	r5, r3, #2
  402c42:	1961      	adds	r1, r4, r5

	ptr_job->b_stall_requested = false;
  402c44:	7c4b      	ldrb	r3, [r1, #17]
  402c46:	f36f 1345 	bfc	r3, #5, #1
  402c4a:	744b      	strb	r3, [r1, #17]
  402c4c:	0082      	lsls	r2, r0, #2
  402c4e:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  402c52:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
	if (Is_udd_endpoint_stall_requested(ep)) {
  402c56:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402c58:	f013 0f20 	tst.w	r3, #32
  402c5c:	d048      	beq.n	402cf0 <udd_ep_clear_halt+0xc4>
		// Remove stall
		udd_disable_stall_handshake(ep);
  402c5e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402c60:	9300      	str	r3, [sp, #0]
  402c62:	9b00      	ldr	r3, [sp, #0]
  402c64:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402c68:	9300      	str	r3, [sp, #0]
  402c6a:	9b00      	ldr	r3, [sp, #0]
  402c6c:	f023 0320 	bic.w	r3, r3, #32
  402c70:	9300      	str	r3, [sp, #0]
  402c72:	9b00      	ldr	r3, [sp, #0]
  402c74:	6313      	str	r3, [r2, #48]	; 0x30
  402c76:	2300      	movs	r3, #0
  402c78:	9301      	str	r3, [sp, #4]
  402c7a:	9b01      	ldr	r3, [sp, #4]
  402c7c:	2b13      	cmp	r3, #19
  402c7e:	d806      	bhi.n	402c8e <udd_ep_clear_halt+0x62>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402c80:	bf00      	nop
  402c82:	9b01      	ldr	r3, [sp, #4]
  402c84:	3301      	adds	r3, #1
  402c86:	9301      	str	r3, [sp, #4]
  402c88:	9b01      	ldr	r3, [sp, #4]
  402c8a:	2b13      	cmp	r3, #19
  402c8c:	d9f8      	bls.n	402c80 <udd_ep_clear_halt+0x54>
		// Reset FIFO and data toggle (after stall cleared)
		udd_reset_endpoint(ep);
  402c8e:	4b1c      	ldr	r3, [pc, #112]	; (402d00 <udd_ep_clear_halt+0xd4>)
  402c90:	6a9e      	ldr	r6, [r3, #40]	; 0x28
  402c92:	2701      	movs	r7, #1
  402c94:	fa07 f000 	lsl.w	r0, r7, r0
  402c98:	4306      	orrs	r6, r0
  402c9a:	629e      	str	r6, [r3, #40]	; 0x28
  402c9c:	6a9e      	ldr	r6, [r3, #40]	; 0x28
  402c9e:	ea26 0000 	bic.w	r0, r6, r0
  402ca2:	6298      	str	r0, [r3, #40]	; 0x28
		// Clear stall status
		udd_ack_stall(ep);
  402ca4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402ca6:	9302      	str	r3, [sp, #8]
  402ca8:	9b02      	ldr	r3, [sp, #8]
  402caa:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402cae:	9302      	str	r3, [sp, #8]
  402cb0:	9b02      	ldr	r3, [sp, #8]
  402cb2:	f023 0308 	bic.w	r3, r3, #8
  402cb6:	9302      	str	r3, [sp, #8]
  402cb8:	9b02      	ldr	r3, [sp, #8]
  402cba:	6313      	str	r3, [r2, #48]	; 0x30
  402cbc:	2300      	movs	r3, #0
  402cbe:	9303      	str	r3, [sp, #12]
  402cc0:	9b03      	ldr	r3, [sp, #12]
  402cc2:	2b13      	cmp	r3, #19
  402cc4:	d806      	bhi.n	402cd4 <udd_ep_clear_halt+0xa8>
  402cc6:	bf00      	nop
  402cc8:	9b03      	ldr	r3, [sp, #12]
  402cca:	3301      	adds	r3, #1
  402ccc:	9303      	str	r3, [sp, #12]
  402cce:	9b03      	ldr	r3, [sp, #12]
  402cd0:	2b13      	cmp	r3, #19
  402cd2:	d9f8      	bls.n	402cc6 <udd_ep_clear_halt+0x9a>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
  402cd4:	7c4b      	ldrb	r3, [r1, #17]
  402cd6:	f013 0f10 	tst.w	r3, #16
  402cda:	d00b      	beq.n	402cf4 <udd_ep_clear_halt+0xc8>
			ptr_job->busy = false;
  402cdc:	7c4b      	ldrb	r3, [r1, #17]
  402cde:	f36f 1304 	bfc	r3, #4, #1
  402ce2:	744b      	strb	r3, [r1, #17]
			ptr_job->call_nohalt();
  402ce4:	5963      	ldr	r3, [r4, r5]
  402ce6:	4798      	blx	r3
		}
	}
	return true;
  402ce8:	2001      	movs	r0, #1
  402cea:	e004      	b.n	402cf6 <udd_ep_clear_halt+0xca>
{
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
		return false;
  402cec:	2000      	movs	r0, #0
  402cee:	e002      	b.n	402cf6 <udd_ep_clear_halt+0xca>
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
  402cf0:	2001      	movs	r0, #1
  402cf2:	e000      	b.n	402cf6 <udd_ep_clear_halt+0xca>
  402cf4:	2001      	movs	r0, #1
}
  402cf6:	b005      	add	sp, #20
  402cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402cfa:	bf00      	nop
  402cfc:	20002008 	.word	0x20002008
  402d00:	40034000 	.word	0x40034000

00402d04 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
  402d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	udd_ep_job_t *ptr_job;
	irqflags_t flags;
	bool b_dir_in = ep & USB_EP_DIR_IN;

	ep &= USB_EP_ADDR_MASK;
  402d08:	f000 040f 	and.w	r4, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
  402d0c:	2c03      	cmp	r4, #3
  402d0e:	f200 8088 	bhi.w	402e22 <udd_ep_run+0x11e>
  402d12:	00a5      	lsls	r5, r4, #2
  402d14:	f105 2540 	add.w	r5, r5, #1073758208	; 0x40004000
  402d18:	f505 3540 	add.w	r5, r5, #196608	; 0x30000
		return false;
	}
	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
  402d1c:	6b2e      	ldr	r6, [r5, #48]	; 0x30
  402d1e:	f416 4f00 	tst.w	r6, #32768	; 0x8000
  402d22:	f000 8081 	beq.w	402e28 <udd_ep_run+0x124>
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}
	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
  402d26:	f8df c12c 	ldr.w	ip, [pc, #300]	; 402e54 <udd_ep_run+0x150>
  402d2a:	1e66      	subs	r6, r4, #1
  402d2c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  402d30:	00b7      	lsls	r7, r6, #2
  402d32:	eb0c 0607 	add.w	r6, ip, r7

	if ((!Is_udd_endpoint_enabled(ep))
			|| ptr_job->b_stall_requested
  402d36:	f896 8011 	ldrb.w	r8, [r6, #17]
  402d3a:	f018 0f20 	tst.w	r8, #32
  402d3e:	d176      	bne.n	402e2e <udd_ep_run+0x12a>
			|| Is_udd_endpoint_stall_requested(ep)) {
  402d40:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
  402d44:	f018 0f20 	tst.w	r8, #32
  402d48:	d174      	bne.n	402e34 <udd_ep_run+0x130>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402d4a:	f3ef 8810 	mrs	r8, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
  402d4e:	f1d8 0a01 	rsbs	sl, r8, #1
  402d52:	bf38      	it	cc
  402d54:	f04f 0a00 	movcc.w	sl, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  402d58:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402d5a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402d5e:	f04f 0900 	mov.w	r9, #0
  402d62:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 402e48 <udd_ep_run+0x144>
  402d66:	f888 9000 	strb.w	r9, [r8]
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
  402d6a:	f896 8011 	ldrb.w	r8, [r6, #17]
  402d6e:	f018 0f10 	tst.w	r8, #16
  402d72:	d00b      	beq.n	402d8c <udd_ep_run+0x88>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402d74:	f1ba 0f00 	cmp.w	sl, #0
  402d78:	d05f      	beq.n	402e3a <udd_ep_run+0x136>
		cpu_irq_enable();
  402d7a:	2201      	movs	r2, #1
  402d7c:	4b32      	ldr	r3, [pc, #200]	; (402e48 <udd_ep_run+0x144>)
  402d7e:	701a      	strb	r2, [r3, #0]
  402d80:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402d84:	b662      	cpsie	i
		cpu_irq_restore(flags);
		return false; // Job already on going
  402d86:	4648      	mov	r0, r9
  402d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}
	ptr_job->busy = true;
  402d8c:	f896 8011 	ldrb.w	r8, [r6, #17]
  402d90:	f048 0810 	orr.w	r8, r8, #16
  402d94:	f886 8011 	strb.w	r8, [r6, #17]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402d98:	f1ba 0f00 	cmp.w	sl, #0
  402d9c:	d008      	beq.n	402db0 <udd_ep_run+0xac>
		cpu_irq_enable();
  402d9e:	f04f 0901 	mov.w	r9, #1
  402da2:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 402e48 <udd_ep_run+0x144>
  402da6:	f888 9000 	strb.w	r9, [r8]
  402daa:	f3bf 8f5f 	dmb	sy
  402dae:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
  402db0:	6072      	str	r2, [r6, #4]
	ptr_job->buf_size = buf_size;
  402db2:	60b3      	str	r3, [r6, #8]
	ptr_job->buf_cnt = 0;
  402db4:	2200      	movs	r2, #0
  402db6:	60f2      	str	r2, [r6, #12]
	ptr_job->call_trans = callback;
  402db8:	9a08      	ldr	r2, [sp, #32]
  402dba:	f84c 2007 	str.w	r2, [ip, r7]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  402dbe:	b921      	cbnz	r1, 402dca <udd_ep_run+0xc6>
  402dc0:	f1d3 0201 	rsbs	r2, r3, #1
  402dc4:	bf38      	it	cc
  402dc6:	2200      	movcc	r2, #0
  402dc8:	e000      	b.n	402dcc <udd_ep_run+0xc8>
  402dca:	2201      	movs	r2, #1
  402dcc:	7c73      	ldrb	r3, [r6, #17]
  402dce:	f362 1386 	bfi	r3, r2, #6, #1
	ptr_job->b_buf_end = false;
  402dd2:	f36f 13c7 	bfc	r3, #7, #1
  402dd6:	7473      	strb	r3, [r6, #17]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402dd8:	f3ef 8610 	mrs	r6, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  402ddc:	b672      	cpsid	i
  402dde:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  402de2:	2200      	movs	r2, #0
  402de4:	4b18      	ldr	r3, [pc, #96]	; (402e48 <udd_ep_run+0x144>)
  402de6:	701a      	strb	r2, [r3, #0]

	flags = cpu_irq_save();
	udd_enable_endpoint_interrupt(ep);
  402de8:	2201      	movs	r2, #1
  402dea:	40a2      	lsls	r2, r4
  402dec:	4b17      	ldr	r3, [pc, #92]	; (402e4c <udd_ep_run+0x148>)
  402dee:	611a      	str	r2, [r3, #16]
	// Request first transfer
	if (b_dir_in) {
  402df0:	f010 0f80 	tst.w	r0, #128	; 0x80
  402df4:	d00c      	beq.n	402e10 <udd_ep_run+0x10c>
		if (Is_udd_in_pending(ep)) {
  402df6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402df8:	f013 0f11 	tst.w	r3, #17
  402dfc:	d108      	bne.n	402e10 <udd_ep_run+0x10c>
			// Append more data (handled in interrupt service)
		} else {
			// Start new, try to fill 1~2 banks before handling status
			if (udd_ep_in_sent(ep, true)) {
  402dfe:	4620      	mov	r0, r4
  402e00:	2101      	movs	r1, #1
  402e02:	4b13      	ldr	r3, [pc, #76]	; (402e50 <udd_ep_run+0x14c>)
  402e04:	4798      	blx	r3
  402e06:	b118      	cbz	r0, 402e10 <udd_ep_run+0x10c>
				// Over one bank
				udd_ep_in_sent(ep, false);
  402e08:	4620      	mov	r0, r4
  402e0a:	2100      	movs	r1, #0
  402e0c:	4b10      	ldr	r3, [pc, #64]	; (402e50 <udd_ep_run+0x14c>)
  402e0e:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402e10:	b9b6      	cbnz	r6, 402e40 <udd_ep_run+0x13c>
		cpu_irq_enable();
  402e12:	2001      	movs	r0, #1
  402e14:	4b0c      	ldr	r3, [pc, #48]	; (402e48 <udd_ep_run+0x144>)
  402e16:	7018      	strb	r0, [r3, #0]
  402e18:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402e1c:	b662      	cpsie	i
  402e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	irqflags_t flags;
	bool b_dir_in = ep & USB_EP_DIR_IN;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
  402e22:	2000      	movs	r0, #0
  402e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
			|| ptr_job->b_stall_requested
			|| Is_udd_endpoint_stall_requested(ep)) {
		return false; // Endpoint is halted
  402e28:	2000      	movs	r0, #0
  402e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e2e:	2000      	movs	r0, #0
  402e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e34:	2000      	movs	r0, #0
  402e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false; // Job already on going
  402e3a:	2000      	movs	r0, #0
  402e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else {
		// Waiting for OUT received interrupt
	}
	cpu_irq_restore(flags);

	return true;
  402e40:	2001      	movs	r0, #1
}
  402e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e46:	bf00      	nop
  402e48:	200000d0 	.word	0x200000d0
  402e4c:	40034000 	.word	0x40034000
  402e50:	00401c59 	.word	0x00401c59
  402e54:	20002008 	.word	0x20002008

00402e58 <udd_ep_abort>:


void udd_ep_abort(udd_ep_id_t ep)
{
  402e58:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e5a:	b085      	sub	sp, #20
	bool b_dir_in = ep & USB_EP_DIR_IN;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
  402e5c:	f000 040f 	and.w	r4, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  402e60:	2c03      	cmp	r4, #3
  402e62:	f200 8090 	bhi.w	402f86 <udd_ep_abort+0x12e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402e66:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  402e6a:	b672      	cpsid	i
  402e6c:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  402e70:	2100      	movs	r1, #0
  402e72:	4a46      	ldr	r2, [pc, #280]	; (402f8c <udd_ep_abort+0x134>)
  402e74:	7011      	strb	r1, [r2, #0]
		return;

	// Disable interrupts
	flags = cpu_irq_save();
	udd_disable_endpoint_interrupt(ep);
  402e76:	2601      	movs	r6, #1
  402e78:	40a6      	lsls	r6, r4
  402e7a:	4a45      	ldr	r2, [pc, #276]	; (402f90 <udd_ep_abort+0x138>)
  402e7c:	6156      	str	r6, [r2, #20]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402e7e:	b92b      	cbnz	r3, 402e8c <udd_ep_abort+0x34>
		cpu_irq_enable();
  402e80:	2201      	movs	r2, #1
  402e82:	4b42      	ldr	r3, [pc, #264]	; (402f8c <udd_ep_abort+0x134>)
  402e84:	701a      	strb	r2, [r3, #0]
  402e86:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  402e8a:	b662      	cpsie	i
	cpu_irq_restore(flags);
	// Clear pending statuses
	if (b_dir_in) {
  402e8c:	f010 0f80 	tst.w	r0, #128	; 0x80
  402e90:	d109      	bne.n	402ea6 <udd_ep_abort+0x4e>
  402e92:	00a5      	lsls	r5, r4, #2
  402e94:	f105 2540 	add.w	r5, r5, #1073758208	; 0x40004000
  402e98:	f505 3540 	add.w	r5, r5, #196608	; 0x30000
		udd_ack_in_sent(ep);
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
  402e9c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402e9e:	f013 0f42 	tst.w	r3, #66	; 0x42
  402ea2:	d157      	bne.n	402f54 <udd_ep_abort+0xfc>
  402ea4:	e05d      	b.n	402f62 <udd_ep_abort+0x10a>
  402ea6:	00a3      	lsls	r3, r4, #2
  402ea8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402eac:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	udd_disable_endpoint_interrupt(ep);
	cpu_irq_restore(flags);
	// Clear pending statuses
	if (b_dir_in) {
		// Kill banks
		if (Is_udd_transmit_ready(ep)) {
  402eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402eb2:	f012 0f10 	tst.w	r2, #16
  402eb6:	d02a      	beq.n	402f0e <udd_ep_abort+0xb6>
			udd_kill_data_in_fifo(ep,
  402eb8:	b18c      	cbz	r4, 402ede <udd_ep_abort+0x86>
  402eba:	2c03      	cmp	r4, #3
  402ebc:	d00f      	beq.n	402ede <udd_ep_abort+0x86>
  402ebe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402ec0:	f022 0210 	bic.w	r2, r2, #16
  402ec4:	631a      	str	r2, [r3, #48]	; 0x30
  402ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402ec8:	f012 0f10 	tst.w	r2, #16
  402ecc:	d1fb      	bne.n	402ec6 <udd_ep_abort+0x6e>
  402ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402ed0:	f042 0210 	orr.w	r2, r2, #16
  402ed4:	631a      	str	r2, [r3, #48]	; 0x30
  402ed6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402ed8:	f012 0f10 	tst.w	r2, #16
  402edc:	d0fb      	beq.n	402ed6 <udd_ep_abort+0x7e>
  402ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402ee0:	9200      	str	r2, [sp, #0]
  402ee2:	9a00      	ldr	r2, [sp, #0]
  402ee4:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402ee8:	9200      	str	r2, [sp, #0]
  402eea:	9a00      	ldr	r2, [sp, #0]
  402eec:	f022 0210 	bic.w	r2, r2, #16
  402ef0:	9200      	str	r2, [sp, #0]
  402ef2:	9a00      	ldr	r2, [sp, #0]
  402ef4:	631a      	str	r2, [r3, #48]	; 0x30
  402ef6:	2200      	movs	r2, #0
  402ef8:	9201      	str	r2, [sp, #4]
  402efa:	9a01      	ldr	r2, [sp, #4]
  402efc:	2a13      	cmp	r2, #19
  402efe:	d806      	bhi.n	402f0e <udd_ep_abort+0xb6>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402f00:	bf00      	nop
  402f02:	9a01      	ldr	r2, [sp, #4]
  402f04:	3201      	adds	r2, #1
  402f06:	9201      	str	r2, [sp, #4]
  402f08:	9a01      	ldr	r2, [sp, #4]
  402f0a:	2a13      	cmp	r2, #19
  402f0c:	d9f8      	bls.n	402f00 <udd_ep_abort+0xa8>
					udd_get_endpoint_bank_max_nbr(ep)>1);
		}
		udd_ack_in_sent(ep);
  402f0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402f10:	9202      	str	r2, [sp, #8]
  402f12:	9a02      	ldr	r2, [sp, #8]
  402f14:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402f18:	9202      	str	r2, [sp, #8]
  402f1a:	9a02      	ldr	r2, [sp, #8]
  402f1c:	f022 0201 	bic.w	r2, r2, #1
  402f20:	9202      	str	r2, [sp, #8]
  402f22:	9a02      	ldr	r2, [sp, #8]
  402f24:	631a      	str	r2, [r3, #48]	; 0x30
  402f26:	2300      	movs	r3, #0
  402f28:	9303      	str	r3, [sp, #12]
  402f2a:	9b03      	ldr	r3, [sp, #12]
  402f2c:	2b13      	cmp	r3, #19
  402f2e:	d806      	bhi.n	402f3e <udd_ep_abort+0xe6>
  402f30:	bf00      	nop
  402f32:	9b03      	ldr	r3, [sp, #12]
  402f34:	3301      	adds	r3, #1
  402f36:	9303      	str	r3, [sp, #12]
  402f38:	9b03      	ldr	r3, [sp, #12]
  402f3a:	2b13      	cmp	r3, #19
  402f3c:	d9f8      	bls.n	402f30 <udd_ep_abort+0xd8>
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
  402f3e:	1e63      	subs	r3, r4, #1
  402f40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402f44:	4a13      	ldr	r2, [pc, #76]	; (402f94 <udd_ep_abort+0x13c>)
  402f46:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402f4a:	7c5a      	ldrb	r2, [r3, #17]
  402f4c:	f36f 0283 	bfc	r2, #2, #2
  402f50:	745a      	strb	r2, [r3, #17]
  402f52:	e006      	b.n	402f62 <udd_ep_abort+0x10a>
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
			udd_ep_ack_out_received(ep);
  402f54:	4f10      	ldr	r7, [pc, #64]	; (402f98 <udd_ep_abort+0x140>)
  402f56:	4620      	mov	r0, r4
  402f58:	47b8      	blx	r7
		udd_ack_in_sent(ep);
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
  402f5a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402f5c:	f013 0f42 	tst.w	r3, #66	; 0x42
  402f60:	d1f9      	bne.n	402f56 <udd_ep_abort+0xfe>
			udd_ep_ack_out_received(ep);
		}
	}
	// Reset FIFO and data toggle
	udd_reset_endpoint(ep);
  402f62:	4b0b      	ldr	r3, [pc, #44]	; (402f90 <udd_ep_abort+0x138>)
  402f64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402f66:	4332      	orrs	r2, r6
  402f68:	629a      	str	r2, [r3, #40]	; 0x28
  402f6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402f6c:	ea22 0606 	bic.w	r6, r2, r6
  402f70:	629e      	str	r6, [r3, #40]	; 0x28
static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  402f72:	1e60      	subs	r0, r4, #1
  402f74:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402f78:	4b06      	ldr	r3, [pc, #24]	; (402f94 <udd_ep_abort+0x13c>)
  402f7a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402f7e:	2101      	movs	r1, #1
  402f80:	4622      	mov	r2, r4
  402f82:	4b06      	ldr	r3, [pc, #24]	; (402f9c <udd_ep_abort+0x144>)
  402f84:	4798      	blx	r3
	}
	// Reset FIFO and data toggle
	udd_reset_endpoint(ep);
	// Abort job
	udd_ep_abort_job(ep);
}
  402f86:	b005      	add	sp, #20
  402f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f8a:	bf00      	nop
  402f8c:	200000d0 	.word	0x200000d0
  402f90:	40034000 	.word	0x40034000
  402f94:	20002008 	.word	0x20002008
  402f98:	00401b8d 	.word	0x00401b8d
  402f9c:	00401b4d 	.word	0x00401b4d

00402fa0 <translate_address>:
 * \param pus_page The first page accessed.
 * \param pus_offset Byte offset in the first page.
 */
void translate_address(Efc **pp_efc, uint32_t ul_addr,
		uint16_t *pus_page, uint16_t *pus_offset)
{
  402fa0:	b430      	push	{r4, r5}
	Efc *p_efc;
	uint16_t us_page;
	uint16_t us_offset;

#if (SAM3XA || SAM3U4 || SAM4SD16 || SAM4SD32)
	if (ul_addr >= IFLASH1_ADDR) {
  402fa2:	f5b1 0fa0 	cmp.w	r1, #5242880	; 0x500000
  402fa6:	d307      	bcc.n	402fb8 <translate_address+0x18>
		p_efc = EFC1;
		us_page = (ul_addr - IFLASH1_ADDR) / IFLASH1_PAGE_SIZE;
  402fa8:	f5a1 04a0 	sub.w	r4, r1, #5242880	; 0x500000
  402fac:	f3c4 244f 	ubfx	r4, r4, #9, #16
		us_offset = (ul_addr - IFLASH1_ADDR) % IFLASH1_PAGE_SIZE;
  402fb0:	f3c1 0108 	ubfx	r1, r1, #0, #9
	uint16_t us_page;
	uint16_t us_offset;

#if (SAM3XA || SAM3U4 || SAM4SD16 || SAM4SD32)
	if (ul_addr >= IFLASH1_ADDR) {
		p_efc = EFC1;
  402fb4:	4d08      	ldr	r5, [pc, #32]	; (402fd8 <translate_address+0x38>)
  402fb6:	e006      	b.n	402fc6 <translate_address+0x26>
		us_page = (ul_addr - IFLASH1_ADDR) / IFLASH1_PAGE_SIZE;
		us_offset = (ul_addr - IFLASH1_ADDR) % IFLASH1_PAGE_SIZE;
	} else {
		p_efc = EFC0;
		us_page = (ul_addr - IFLASH0_ADDR) / IFLASH0_PAGE_SIZE;
  402fb8:	f5a1 0480 	sub.w	r4, r1, #4194304	; 0x400000
  402fbc:	f3c4 244f 	ubfx	r4, r4, #9, #16
		us_offset = (ul_addr - IFLASH0_ADDR) % IFLASH0_PAGE_SIZE;
  402fc0:	f3c1 0108 	ubfx	r1, r1, #0, #9
	if (ul_addr >= IFLASH1_ADDR) {
		p_efc = EFC1;
		us_page = (ul_addr - IFLASH1_ADDR) / IFLASH1_PAGE_SIZE;
		us_offset = (ul_addr - IFLASH1_ADDR) % IFLASH1_PAGE_SIZE;
	} else {
		p_efc = EFC0;
  402fc4:	4d05      	ldr	r5, [pc, #20]	; (402fdc <translate_address+0x3c>)
	us_page = (ul_addr - IFLASH_ADDR) / IFLASH_PAGE_SIZE;
	us_offset = (ul_addr - IFLASH_ADDR) % IFLASH_PAGE_SIZE;
#endif

	/* Store values */
	if (pp_efc) {
  402fc6:	b100      	cbz	r0, 402fca <translate_address+0x2a>
		*pp_efc = p_efc;
  402fc8:	6005      	str	r5, [r0, #0]
	}

	if (pus_page) {
  402fca:	b102      	cbz	r2, 402fce <translate_address+0x2e>
		*pus_page = us_page;
  402fcc:	8014      	strh	r4, [r2, #0]
	}

	if (pus_offset) {
  402fce:	b103      	cbz	r3, 402fd2 <translate_address+0x32>
		*pus_offset = us_offset;
  402fd0:	8019      	strh	r1, [r3, #0]
	}
}
  402fd2:	bc30      	pop	{r4, r5}
  402fd4:	4770      	bx	lr
  402fd6:	bf00      	nop
  402fd8:	400e0c00 	.word	0x400e0c00
  402fdc:	400e0a00 	.word	0x400e0a00

00402fe0 <compute_address>:
 * \param us_offset Byte offset inside page.
 * \param pul_addr Computed address (optional).
 */
void compute_address(Efc *p_efc, uint16_t us_page, uint16_t us_offset,
		uint32_t *pul_addr)
{
  402fe0:	b410      	push	{r4}
	uint32_t ul_addr;

/* Dual bank flash */
#ifdef EFC1
	/* Compute address */
	ul_addr = (p_efc == EFC0) ?
  402fe2:	4c07      	ldr	r4, [pc, #28]	; (403000 <compute_address+0x20>)
  402fe4:	42a0      	cmp	r0, r4
			IFLASH0_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset :
  402fe6:	bf0c      	ite	eq
  402fe8:	f501 5100 	addeq.w	r1, r1, #8192	; 0x2000
			IFLASH1_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
  402fec:	f501 5120 	addne.w	r1, r1, #10240	; 0x2800
	uint32_t ul_addr;

/* Dual bank flash */
#ifdef EFC1
	/* Compute address */
	ul_addr = (p_efc == EFC0) ?
  402ff0:	eb02 2241 	add.w	r2, r2, r1, lsl #9
	/* Compute address */
	ul_addr = IFLASH_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
#endif

	/* Store result */
	if (pul_addr != NULL) {
  402ff4:	b103      	cbz	r3, 402ff8 <compute_address+0x18>
		*pul_addr = ul_addr;
  402ff6:	601a      	str	r2, [r3, #0]
	}
}
  402ff8:	f85d 4b04 	ldr.w	r4, [sp], #4
  402ffc:	4770      	bx	lr
  402ffe:	bf00      	nop
  403000:	400e0a00 	.word	0x400e0a00

00403004 <flash_erase_page>:
 * \param ul_address Flash bank start address.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_erase_page(uint32_t ul_address, uint8_t uc_page_num)
{
  403004:	b530      	push	{r4, r5, lr}
  403006:	b083      	sub	sp, #12
  403008:	4603      	mov	r3, r0
  40300a:	460c      	mov	r4, r1
	Efc *p_efc;
	uint16_t us_page;

	if (uc_page_num >= IFLASH_ERASE_PAGES_INVALID) {
  40300c:	2903      	cmp	r1, #3
  40300e:	d814      	bhi.n	40303a <flash_erase_page+0x36>
		return FLASH_RC_INVALID;
	}

	if (ul_address & (IFLASH_PAGE_SIZE - 1)) {
  403010:	f3c0 0208 	ubfx	r2, r0, #0, #9
  403014:	b99a      	cbnz	r2, 40303e <flash_erase_page+0x3a>
		return FLASH_RC_INVALID;
	}

	translate_address(&p_efc, ul_address, &us_page, NULL);
  403016:	a801      	add	r0, sp, #4
  403018:	4619      	mov	r1, r3
  40301a:	f10d 0202 	add.w	r2, sp, #2
  40301e:	2300      	movs	r3, #0
  403020:	4d08      	ldr	r5, [pc, #32]	; (403044 <flash_erase_page+0x40>)
  403022:	47a8      	blx	r5

	if (EFC_RC_OK != efc_perform_command(p_efc, EFC_FCMD_EPA,
					(us_page | uc_page_num))) {
  403024:	f8bd 2002 	ldrh.w	r2, [sp, #2]
		return FLASH_RC_INVALID;
	}

	translate_address(&p_efc, ul_address, &us_page, NULL);

	if (EFC_RC_OK != efc_perform_command(p_efc, EFC_FCMD_EPA,
  403028:	9801      	ldr	r0, [sp, #4]
  40302a:	2107      	movs	r1, #7
  40302c:	4322      	orrs	r2, r4
  40302e:	4b06      	ldr	r3, [pc, #24]	; (403048 <flash_erase_page+0x44>)
  403030:	4798      	blx	r3
  403032:	2800      	cmp	r0, #0
					(us_page | uc_page_num))) {
		return FLASH_RC_ERROR;
  403034:	bf18      	it	ne
  403036:	2010      	movne	r0, #16
  403038:	e002      	b.n	403040 <flash_erase_page+0x3c>
{
	Efc *p_efc;
	uint16_t us_page;

	if (uc_page_num >= IFLASH_ERASE_PAGES_INVALID) {
		return FLASH_RC_INVALID;
  40303a:	2011      	movs	r0, #17
  40303c:	e000      	b.n	403040 <flash_erase_page+0x3c>
	}

	if (ul_address & (IFLASH_PAGE_SIZE - 1)) {
		return FLASH_RC_INVALID;
  40303e:	2011      	movs	r0, #17
					(us_page | uc_page_num))) {
		return FLASH_RC_ERROR;
	}

	return FLASH_RC_OK;
}
  403040:	b003      	add	sp, #12
  403042:	bd30      	pop	{r4, r5, pc}
  403044:	00402fa1 	.word	0x00402fa1
  403048:	004010ed 	.word	0x004010ed

0040304c <flash_write>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_write(uint32_t ul_address, const void *p_buffer,
		uint32_t ul_size, uint32_t ul_erase_flag)
{
  40304c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403050:	b087      	sub	sp, #28
  403052:	4604      	mov	r4, r0
  403054:	468b      	mov	fp, r1
  403056:	4692      	mov	sl, r2
  403058:	9300      	str	r3, [sp, #0]
	uint32_t ul_error;
	uint32_t ul_idx;
	uint32_t *p_aligned_dest;
	uint8_t *puc_page_buffer = (uint8_t *) gs_ul_page_buffer;

	translate_address(&p_efc, ul_address, &us_page, &us_offset);
  40305a:	a805      	add	r0, sp, #20
  40305c:	4621      	mov	r1, r4
  40305e:	f10d 0212 	add.w	r2, sp, #18
  403062:	ab04      	add	r3, sp, #16
  403064:	4c31      	ldr	r4, [pc, #196]	; (40312c <flash_write+0xe0>)
  403066:	47a0      	blx	r4

	/* According to the errata, set the wait state value to 6. */
	ul_fws_temp = efc_get_wait_state(p_efc);
  403068:	9805      	ldr	r0, [sp, #20]
  40306a:	4b31      	ldr	r3, [pc, #196]	; (403130 <flash_write+0xe4>)
  40306c:	4798      	blx	r3
  40306e:	9001      	str	r0, [sp, #4]
	efc_set_wait_state(p_efc, 6);
  403070:	9805      	ldr	r0, [sp, #20]
  403072:	2106      	movs	r1, #6
  403074:	4b2f      	ldr	r3, [pc, #188]	; (403134 <flash_write+0xe8>)
  403076:	4798      	blx	r3

	/* Write all pages */
	while (ul_size > 0) {
  403078:	f1ba 0f00 	cmp.w	sl, #0
  40307c:	d04d      	beq.n	40311a <flash_write+0xce>
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
		us_padding = IFLASH_PAGE_SIZE - us_offset - writeSize;

		/* Pre-buffer data */
		memcpy(puc_page_buffer, (void *)ul_page_addr, us_offset);
  40307e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 403140 <flash_write+0xf4>
  403082:	f508 75fe 	add.w	r5, r8, #508	; 0x1fc
	efc_set_wait_state(p_efc, 6);

	/* Write all pages */
	while (ul_size > 0) {
		/* Copy data in temporary buffer to avoid alignment problems. */
		writeSize = Min((uint32_t) IFLASH_PAGE_SIZE - us_offset,
  403086:	f8bd 6010 	ldrh.w	r6, [sp, #16]
  40308a:	f5c6 7600 	rsb	r6, r6, #512	; 0x200
  40308e:	45b2      	cmp	sl, r6
  403090:	bf38      	it	cc
  403092:	4656      	movcc	r6, sl
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
  403094:	9805      	ldr	r0, [sp, #20]
  403096:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  40309a:	2200      	movs	r2, #0
  40309c:	ab03      	add	r3, sp, #12
  40309e:	4c26      	ldr	r4, [pc, #152]	; (403138 <flash_write+0xec>)
  4030a0:	47a0      	blx	r4
		us_padding = IFLASH_PAGE_SIZE - us_offset - writeSize;
  4030a2:	f8bd 7010 	ldrh.w	r7, [sp, #16]

		/* Pre-buffer data */
		memcpy(puc_page_buffer, (void *)ul_page_addr, us_offset);
  4030a6:	9c03      	ldr	r4, [sp, #12]
  4030a8:	4640      	mov	r0, r8
  4030aa:	4621      	mov	r1, r4
  4030ac:	463a      	mov	r2, r7
  4030ae:	f8df 9094 	ldr.w	r9, [pc, #148]	; 403144 <flash_write+0xf8>
  4030b2:	47c8      	blx	r9

		/* Buffer data */
		memcpy(puc_page_buffer + us_offset, p_buffer, writeSize);
  4030b4:	eb08 0007 	add.w	r0, r8, r7
  4030b8:	4659      	mov	r1, fp
  4030ba:	4632      	mov	r2, r6
  4030bc:	47c8      	blx	r9

		/* Post-buffer data */
		memcpy(puc_page_buffer + us_offset + writeSize,
  4030be:	19f0      	adds	r0, r6, r7
	while (ul_size > 0) {
		/* Copy data in temporary buffer to avoid alignment problems. */
		writeSize = Min((uint32_t) IFLASH_PAGE_SIZE - us_offset,
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
		us_padding = IFLASH_PAGE_SIZE - us_offset - writeSize;
  4030c0:	f5c7 7200 	rsb	r2, r7, #512	; 0x200
  4030c4:	1b92      	subs	r2, r2, r6
		/* Buffer data */
		memcpy(puc_page_buffer + us_offset, p_buffer, writeSize);

		/* Post-buffer data */
		memcpy(puc_page_buffer + us_offset + writeSize,
				(void *)(ul_page_addr + us_offset + writeSize),
  4030c6:	1939      	adds	r1, r7, r4

		/* Buffer data */
		memcpy(puc_page_buffer + us_offset, p_buffer, writeSize);

		/* Post-buffer data */
		memcpy(puc_page_buffer + us_offset + writeSize,
  4030c8:	4440      	add	r0, r8
  4030ca:	4431      	add	r1, r6
  4030cc:	b292      	uxth	r2, r2
  4030ce:	47c8      	blx	r9
  4030d0:	f1a8 0304 	sub.w	r3, r8, #4
  4030d4:	4640      	mov	r0, r8
		 * unpredictable data corruption.
		 */
		p_aligned_dest = (uint32_t *) ul_page_addr;
		for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / sizeof(uint32_t));
				++ul_idx) {
			*p_aligned_dest++ = gs_ul_page_buffer[ul_idx];
  4030d6:	f853 1f04 	ldr.w	r1, [r3, #4]!
  4030da:	1a1a      	subs	r2, r3, r0
  4030dc:	5111      	str	r1, [r2, r4]
		/* Write page.
		 * Writing 8-bit and 16-bit data is not allowed and may lead to
		 * unpredictable data corruption.
		 */
		p_aligned_dest = (uint32_t *) ul_page_addr;
		for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / sizeof(uint32_t));
  4030de:	42ab      	cmp	r3, r5
  4030e0:	d1f9      	bne.n	4030d6 <flash_write+0x8a>
				++ul_idx) {
			*p_aligned_dest++ = gs_ul_page_buffer[ul_idx];
		}

		if (ul_erase_flag) {
  4030e2:	9c00      	ldr	r4, [sp, #0]
  4030e4:	b134      	cbz	r4, 4030f4 <flash_write+0xa8>
			ul_error = efc_perform_command(p_efc, EFC_FCMD_EWP,
  4030e6:	9805      	ldr	r0, [sp, #20]
  4030e8:	2103      	movs	r1, #3
  4030ea:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  4030ee:	4b13      	ldr	r3, [pc, #76]	; (40313c <flash_write+0xf0>)
  4030f0:	4798      	blx	r3
  4030f2:	e005      	b.n	403100 <flash_write+0xb4>
					us_page);
		} else {
			ul_error = efc_perform_command(p_efc, EFC_FCMD_WP,
  4030f4:	9805      	ldr	r0, [sp, #20]
  4030f6:	2101      	movs	r1, #1
  4030f8:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  4030fc:	4b0f      	ldr	r3, [pc, #60]	; (40313c <flash_write+0xf0>)
  4030fe:	4798      	blx	r3
					us_page);
		}

		if (ul_error) {
  403100:	b980      	cbnz	r0, 403124 <flash_write+0xd8>
			return ul_error;
		}

		/* Progression */
		p_buffer = (void *)((uint32_t) p_buffer + writeSize);
  403102:	44b3      	add	fp, r6
		ul_size -= writeSize;
		us_page++;
  403104:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  403108:	3301      	adds	r3, #1
  40310a:	f8ad 3012 	strh.w	r3, [sp, #18]
		us_offset = 0;
  40310e:	2300      	movs	r3, #0
  403110:	f8ad 3010 	strh.w	r3, [sp, #16]
	/* According to the errata, set the wait state value to 6. */
	ul_fws_temp = efc_get_wait_state(p_efc);
	efc_set_wait_state(p_efc, 6);

	/* Write all pages */
	while (ul_size > 0) {
  403114:	ebba 0a06 	subs.w	sl, sl, r6
  403118:	d1b5      	bne.n	403086 <flash_write+0x3a>
		us_page++;
		us_offset = 0;
	}

	/* According to the errata, restore the wait state value. */
	efc_set_wait_state(p_efc, ul_fws_temp);
  40311a:	9805      	ldr	r0, [sp, #20]
  40311c:	9901      	ldr	r1, [sp, #4]
  40311e:	4b05      	ldr	r3, [pc, #20]	; (403134 <flash_write+0xe8>)
  403120:	4798      	blx	r3

	return FLASH_RC_OK;
  403122:	2000      	movs	r0, #0
}
  403124:	b007      	add	sp, #28
  403126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40312a:	bf00      	nop
  40312c:	00402fa1 	.word	0x00402fa1
  403130:	004010e5 	.word	0x004010e5
  403134:	004010d1 	.word	0x004010d1
  403138:	00402fe1 	.word	0x00402fe1
  40313c:	004010ed 	.word	0x004010ed
  403140:	2000204c 	.word	0x2000204c
  403144:	00407045 	.word	0x00407045

00403148 <flash_lock>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_lock(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  403148:	b530      	push	{r4, r5, lr}
  40314a:	b083      	sub	sp, #12
static void compute_lock_range(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
	uint32_t ul_actual_start, ul_actual_end;

	ul_actual_start = ul_start - (ul_start % IFLASH_LOCK_REGION_SIZE);
  40314c:	f420 55ff 	bic.w	r5, r0, #8160	; 0x1fe0
  403150:	f025 051f 	bic.w	r5, r5, #31
	ul_actual_end = ul_end - (ul_end % IFLASH_LOCK_REGION_SIZE) +
  403154:	ea6f 3451 	mvn.w	r4, r1, lsr #13
  403158:	ea6f 3444 	mvn.w	r4, r4, lsl #13
			IFLASH_LOCK_REGION_SIZE / IFLASH_PAGE_SIZE;

	/* Compute actual lock range and store it */
	compute_lock_range(ul_start, ul_end, &ul_actual_start, &ul_actual_end);

	if (pul_actual_start != NULL) {
  40315c:	b102      	cbz	r2, 403160 <flash_lock+0x18>
		*pul_actual_start = ul_actual_start;
  40315e:	6015      	str	r5, [r2, #0]
	}

	if (pul_actual_end != NULL) {
  403160:	b103      	cbz	r3, 403164 <flash_lock+0x1c>
		*pul_actual_end = ul_actual_end;
  403162:	601c      	str	r4, [r3, #0]
	}

	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
  403164:	a801      	add	r0, sp, #4
  403166:	4629      	mov	r1, r5
  403168:	f10d 0202 	add.w	r2, sp, #2
  40316c:	2300      	movs	r3, #0
  40316e:	4d12      	ldr	r5, [pc, #72]	; (4031b8 <flash_lock+0x70>)
  403170:	47a8      	blx	r5
	translate_address(0, ul_actual_end, &us_end_page, 0);
  403172:	2000      	movs	r0, #0
  403174:	4621      	mov	r1, r4
  403176:	466a      	mov	r2, sp
  403178:	4603      	mov	r3, r0
  40317a:	47a8      	blx	r5

	/* Lock all pages */
	while (us_start_page < us_end_page) {
  40317c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  403180:	f8bd 3000 	ldrh.w	r3, [sp]
  403184:	4293      	cmp	r3, r2
  403186:	d910      	bls.n	4031aa <flash_lock+0x62>
		ul_error = efc_perform_command(p_efc, EFC_FCMD_SLB, us_start_page);
  403188:	2508      	movs	r5, #8
  40318a:	4c0c      	ldr	r4, [pc, #48]	; (4031bc <flash_lock+0x74>)
  40318c:	9801      	ldr	r0, [sp, #4]
  40318e:	4629      	mov	r1, r5
  403190:	47a0      	blx	r4

		if (ul_error) {
  403192:	b960      	cbnz	r0, 4031ae <flash_lock+0x66>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
  403194:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  403198:	3210      	adds	r2, #16
  40319a:	b292      	uxth	r2, r2
  40319c:	f8ad 2002 	strh.w	r2, [sp, #2]
	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
	translate_address(0, ul_actual_end, &us_end_page, 0);

	/* Lock all pages */
	while (us_start_page < us_end_page) {
  4031a0:	f8bd 3000 	ldrh.w	r3, [sp]
  4031a4:	4293      	cmp	r3, r2
  4031a6:	d903      	bls.n	4031b0 <flash_lock+0x68>
  4031a8:	e7f0      	b.n	40318c <flash_lock+0x44>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
	}

	return FLASH_RC_OK;
  4031aa:	2000      	movs	r0, #0
  4031ac:	e001      	b.n	4031b2 <flash_lock+0x6a>
  4031ae:	e000      	b.n	4031b2 <flash_lock+0x6a>
  4031b0:	2000      	movs	r0, #0
}
  4031b2:	b003      	add	sp, #12
  4031b4:	bd30      	pop	{r4, r5, pc}
  4031b6:	bf00      	nop
  4031b8:	00402fa1 	.word	0x00402fa1
  4031bc:	004010ed 	.word	0x004010ed

004031c0 <flash_unlock>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_unlock(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  4031c0:	b530      	push	{r4, r5, lr}
  4031c2:	b083      	sub	sp, #12
static void compute_lock_range(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
	uint32_t ul_actual_start, ul_actual_end;

	ul_actual_start = ul_start - (ul_start % IFLASH_LOCK_REGION_SIZE);
  4031c4:	f420 55ff 	bic.w	r5, r0, #8160	; 0x1fe0
  4031c8:	f025 051f 	bic.w	r5, r5, #31
	ul_actual_end = ul_end - (ul_end % IFLASH_LOCK_REGION_SIZE) +
  4031cc:	ea6f 3451 	mvn.w	r4, r1, lsr #13
  4031d0:	ea6f 3444 	mvn.w	r4, r4, lsl #13
	uint16_t us_num_pages_in_region =
			IFLASH_LOCK_REGION_SIZE / IFLASH_PAGE_SIZE;

	/* Compute actual unlock range and store it */
	compute_lock_range(ul_start, ul_end, &ul_actual_start, &ul_actual_end);
	if (pul_actual_start != NULL) {
  4031d4:	b102      	cbz	r2, 4031d8 <flash_unlock+0x18>
		*pul_actual_start = ul_actual_start;
  4031d6:	6015      	str	r5, [r2, #0]
	}
	if (pul_actual_end != NULL) {
  4031d8:	b103      	cbz	r3, 4031dc <flash_unlock+0x1c>
		*pul_actual_end = ul_actual_end;
  4031da:	601c      	str	r4, [r3, #0]
	}

	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
  4031dc:	a801      	add	r0, sp, #4
  4031de:	4629      	mov	r1, r5
  4031e0:	f10d 0202 	add.w	r2, sp, #2
  4031e4:	2300      	movs	r3, #0
  4031e6:	4d12      	ldr	r5, [pc, #72]	; (403230 <flash_unlock+0x70>)
  4031e8:	47a8      	blx	r5
	translate_address(0, ul_actual_end, &us_end_page, 0);
  4031ea:	2000      	movs	r0, #0
  4031ec:	4621      	mov	r1, r4
  4031ee:	466a      	mov	r2, sp
  4031f0:	4603      	mov	r3, r0
  4031f2:	47a8      	blx	r5

	/* Unlock all pages */
	while (us_start_page < us_end_page) {
  4031f4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  4031f8:	f8bd 3000 	ldrh.w	r3, [sp]
  4031fc:	4293      	cmp	r3, r2
  4031fe:	d910      	bls.n	403222 <flash_unlock+0x62>
		ul_error = efc_perform_command(p_efc, EFC_FCMD_CLB,
  403200:	2509      	movs	r5, #9
  403202:	4c0c      	ldr	r4, [pc, #48]	; (403234 <flash_unlock+0x74>)
  403204:	9801      	ldr	r0, [sp, #4]
  403206:	4629      	mov	r1, r5
  403208:	47a0      	blx	r4
				us_start_page);
		if (ul_error) {
  40320a:	b960      	cbnz	r0, 403226 <flash_unlock+0x66>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
  40320c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  403210:	3210      	adds	r2, #16
  403212:	b292      	uxth	r2, r2
  403214:	f8ad 2002 	strh.w	r2, [sp, #2]
	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
	translate_address(0, ul_actual_end, &us_end_page, 0);

	/* Unlock all pages */
	while (us_start_page < us_end_page) {
  403218:	f8bd 3000 	ldrh.w	r3, [sp]
  40321c:	4293      	cmp	r3, r2
  40321e:	d903      	bls.n	403228 <flash_unlock+0x68>
  403220:	e7f0      	b.n	403204 <flash_unlock+0x44>
			return ul_error;
		}
		us_start_page += us_num_pages_in_region;
	}

	return FLASH_RC_OK;
  403222:	2000      	movs	r0, #0
  403224:	e001      	b.n	40322a <flash_unlock+0x6a>
  403226:	e000      	b.n	40322a <flash_unlock+0x6a>
  403228:	2000      	movs	r0, #0
}
  40322a:	b003      	add	sp, #12
  40322c:	bd30      	pop	{r4, r5, pc}
  40322e:	bf00      	nop
  403230:	00402fa1 	.word	0x00402fa1
  403234:	004010ed 	.word	0x004010ed

00403238 <Dummy_Handler>:
void Dummy_Handler(void)
{
/* this error is usaully the result
   of a buffer overflow */
	while (1) {
		asm("nop");
  403238:	bf00      	nop
  40323a:	e7fd      	b.n	403238 <Dummy_Handler>

0040323c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40323c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  40323e:	4b20      	ldr	r3, [pc, #128]	; (4032c0 <Reset_Handler+0x84>)
  403240:	4a20      	ldr	r2, [pc, #128]	; (4032c4 <Reset_Handler+0x88>)
  403242:	429a      	cmp	r2, r3
  403244:	d912      	bls.n	40326c <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  403246:	4b20      	ldr	r3, [pc, #128]	; (4032c8 <Reset_Handler+0x8c>)
  403248:	4a1d      	ldr	r2, [pc, #116]	; (4032c0 <Reset_Handler+0x84>)
  40324a:	429a      	cmp	r2, r3
  40324c:	d21f      	bcs.n	40328e <Reset_Handler+0x52>
  40324e:	1d13      	adds	r3, r2, #4
  403250:	4c1e      	ldr	r4, [pc, #120]	; (4032cc <Reset_Handler+0x90>)
  403252:	1ae4      	subs	r4, r4, r3
  403254:	f024 0403 	bic.w	r4, r4, #3
  403258:	3404      	adds	r4, #4
  40325a:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  40325c:	4610      	mov	r0, r2
  40325e:	4919      	ldr	r1, [pc, #100]	; (4032c4 <Reset_Handler+0x88>)
  403260:	585a      	ldr	r2, [r3, r1]
  403262:	501a      	str	r2, [r3, r0]
  403264:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  403266:	42a3      	cmp	r3, r4
  403268:	d1fa      	bne.n	403260 <Reset_Handler+0x24>
  40326a:	e010      	b.n	40328e <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40326c:	4b14      	ldr	r3, [pc, #80]	; (4032c0 <Reset_Handler+0x84>)
  40326e:	4a15      	ldr	r2, [pc, #84]	; (4032c4 <Reset_Handler+0x88>)
  403270:	429a      	cmp	r2, r3
  403272:	d20c      	bcs.n	40328e <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  403274:	4a14      	ldr	r2, [pc, #80]	; (4032c8 <Reset_Handler+0x8c>)
  403276:	4619      	mov	r1, r3
  403278:	1ad3      	subs	r3, r2, r3
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40327a:	4815      	ldr	r0, [pc, #84]	; (4032d0 <Reset_Handler+0x94>)
  40327c:	4418      	add	r0, r3
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40327e:	b133      	cbz	r3, 40328e <Reset_Handler+0x52>
  403280:	4613      	mov	r3, r2
  403282:	1a9c      	subs	r4, r3, r2
			*pDest-- = *pSrc--;
  403284:	5824      	ldr	r4, [r4, r0]
  403286:	f843 4d04 	str.w	r4, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40328a:	4299      	cmp	r1, r3
  40328c:	d1f9      	bne.n	403282 <Reset_Handler+0x46>
  40328e:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403290:	4b10      	ldr	r3, [pc, #64]	; (4032d4 <Reset_Handler+0x98>)
  403292:	4a11      	ldr	r2, [pc, #68]	; (4032d8 <Reset_Handler+0x9c>)
  403294:	429a      	cmp	r2, r3
  403296:	d20b      	bcs.n	4032b0 <Reset_Handler+0x74>
  403298:	1f13      	subs	r3, r2, #4
  40329a:	4910      	ldr	r1, [pc, #64]	; (4032dc <Reset_Handler+0xa0>)
  40329c:	1ac9      	subs	r1, r1, r3
  40329e:	f021 0103 	bic.w	r1, r1, #3
  4032a2:	1d1a      	adds	r2, r3, #4
  4032a4:	4411      	add	r1, r2
		*pDest++ = 0;
  4032a6:	2200      	movs	r2, #0
  4032a8:	f843 2f04 	str.w	r2, [r3, #4]!
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4032ac:	428b      	cmp	r3, r1
  4032ae:	d1fb      	bne.n	4032a8 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4032b0:	4b0b      	ldr	r3, [pc, #44]	; (4032e0 <Reset_Handler+0xa4>)
  4032b2:	4a0c      	ldr	r2, [pc, #48]	; (4032e4 <Reset_Handler+0xa8>)
  4032b4:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4032b6:	4b0c      	ldr	r3, [pc, #48]	; (4032e8 <Reset_Handler+0xac>)
  4032b8:	4798      	blx	r3

	/* Branch to main function */
	main();
  4032ba:	4b0c      	ldr	r3, [pc, #48]	; (4032ec <Reset_Handler+0xb0>)
  4032bc:	4798      	blx	r3
  4032be:	e7fe      	b.n	4032be <Reset_Handler+0x82>
  4032c0:	20000000 	.word	0x20000000
  4032c4:	00410980 	.word	0x00410980
  4032c8:	20001a0c 	.word	0x20001a0c
  4032cc:	20001a0f 	.word	0x20001a0f
  4032d0:	0041097c 	.word	0x0041097c
  4032d4:	20002c04 	.word	0x20002c04
  4032d8:	20001a0c 	.word	0x20001a0c
  4032dc:	20002bff 	.word	0x20002bff
  4032e0:	e000ed00 	.word	0xe000ed00
  4032e4:	00400000 	.word	0x00400000
  4032e8:	00406f3d 	.word	0x00406f3d
  4032ec:	004034e9 	.word	0x004034e9

004032f0 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4032f0:	4b3d      	ldr	r3, [pc, #244]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  4032f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4032f4:	f003 0303 	and.w	r3, r3, #3
  4032f8:	2b03      	cmp	r3, #3
  4032fa:	d85d      	bhi.n	4033b8 <SystemCoreClockUpdate+0xc8>
  4032fc:	e8df f003 	tbb	[pc, r3]
  403300:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  403304:	4b39      	ldr	r3, [pc, #228]	; (4033ec <SystemCoreClockUpdate+0xfc>)
  403306:	695b      	ldr	r3, [r3, #20]
  403308:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40330c:	bf14      	ite	ne
  40330e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403312:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  403316:	4b36      	ldr	r3, [pc, #216]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  403318:	601a      	str	r2, [r3, #0]
  40331a:	e04d      	b.n	4033b8 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40331c:	4b32      	ldr	r3, [pc, #200]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  40331e:	6a1b      	ldr	r3, [r3, #32]
  403320:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403324:	d003      	beq.n	40332e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  403326:	4a33      	ldr	r2, [pc, #204]	; (4033f4 <SystemCoreClockUpdate+0x104>)
  403328:	4b31      	ldr	r3, [pc, #196]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  40332a:	601a      	str	r2, [r3, #0]
  40332c:	e044      	b.n	4033b8 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40332e:	4a32      	ldr	r2, [pc, #200]	; (4033f8 <SystemCoreClockUpdate+0x108>)
  403330:	4b2f      	ldr	r3, [pc, #188]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  403332:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  403334:	4b2c      	ldr	r3, [pc, #176]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  403336:	6a1b      	ldr	r3, [r3, #32]
  403338:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40333c:	2b10      	cmp	r3, #16
  40333e:	d002      	beq.n	403346 <SystemCoreClockUpdate+0x56>
  403340:	2b20      	cmp	r3, #32
  403342:	d004      	beq.n	40334e <SystemCoreClockUpdate+0x5e>
  403344:	e038      	b.n	4033b8 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  403346:	4a2d      	ldr	r2, [pc, #180]	; (4033fc <SystemCoreClockUpdate+0x10c>)
  403348:	4b29      	ldr	r3, [pc, #164]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  40334a:	601a      	str	r2, [r3, #0]
			break;
  40334c:	e034      	b.n	4033b8 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40334e:	4a29      	ldr	r2, [pc, #164]	; (4033f4 <SystemCoreClockUpdate+0x104>)
  403350:	4b27      	ldr	r3, [pc, #156]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  403352:	601a      	str	r2, [r3, #0]
			break;
  403354:	e030      	b.n	4033b8 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403356:	4b24      	ldr	r3, [pc, #144]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  403358:	6a1b      	ldr	r3, [r3, #32]
  40335a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40335e:	d003      	beq.n	403368 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  403360:	4a24      	ldr	r2, [pc, #144]	; (4033f4 <SystemCoreClockUpdate+0x104>)
  403362:	4b23      	ldr	r3, [pc, #140]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  403364:	601a      	str	r2, [r3, #0]
  403366:	e012      	b.n	40338e <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403368:	4a23      	ldr	r2, [pc, #140]	; (4033f8 <SystemCoreClockUpdate+0x108>)
  40336a:	4b21      	ldr	r3, [pc, #132]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  40336c:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40336e:	4b1e      	ldr	r3, [pc, #120]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  403370:	6a1b      	ldr	r3, [r3, #32]
  403372:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403376:	2b10      	cmp	r3, #16
  403378:	d002      	beq.n	403380 <SystemCoreClockUpdate+0x90>
  40337a:	2b20      	cmp	r3, #32
  40337c:	d004      	beq.n	403388 <SystemCoreClockUpdate+0x98>
  40337e:	e006      	b.n	40338e <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  403380:	4a1e      	ldr	r2, [pc, #120]	; (4033fc <SystemCoreClockUpdate+0x10c>)
  403382:	4b1b      	ldr	r3, [pc, #108]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  403384:	601a      	str	r2, [r3, #0]
					break;
  403386:	e002      	b.n	40338e <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  403388:	4a1a      	ldr	r2, [pc, #104]	; (4033f4 <SystemCoreClockUpdate+0x104>)
  40338a:	4b19      	ldr	r3, [pc, #100]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  40338c:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40338e:	4b16      	ldr	r3, [pc, #88]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  403390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403392:	f003 0303 	and.w	r3, r3, #3
  403396:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  403398:	4b13      	ldr	r3, [pc, #76]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  40339a:	bf07      	ittee	eq
  40339c:	6a98      	ldreq	r0, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40339e:	6a99      	ldreq	r1, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4033a0:	6ad8      	ldrne	r0, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4033a2:	6ad9      	ldrne	r1, [r3, #44]	; 0x2c
  4033a4:	4b12      	ldr	r3, [pc, #72]	; (4033f0 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4033a6:	f3c0 400a 	ubfx	r0, r0, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4033aa:	681a      	ldr	r2, [r3, #0]
  4033ac:	fb00 2202 	mla	r2, r0, r2, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4033b0:	b2c9      	uxtb	r1, r1
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4033b2:	fbb2 f2f1 	udiv	r2, r2, r1
  4033b6:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4033b8:	4b0b      	ldr	r3, [pc, #44]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  4033ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4033bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4033c0:	2b70      	cmp	r3, #112	; 0x70
  4033c2:	d107      	bne.n	4033d4 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4033c4:	4b0a      	ldr	r3, [pc, #40]	; (4033f0 <SystemCoreClockUpdate+0x100>)
  4033c6:	681a      	ldr	r2, [r3, #0]
  4033c8:	490d      	ldr	r1, [pc, #52]	; (403400 <SystemCoreClockUpdate+0x110>)
  4033ca:	fba1 0202 	umull	r0, r2, r1, r2
  4033ce:	0852      	lsrs	r2, r2, #1
  4033d0:	601a      	str	r2, [r3, #0]
  4033d2:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4033d4:	4b04      	ldr	r3, [pc, #16]	; (4033e8 <SystemCoreClockUpdate+0xf8>)
  4033d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4033d8:	4b05      	ldr	r3, [pc, #20]	; (4033f0 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4033da:	f3c1 1102 	ubfx	r1, r1, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4033de:	681a      	ldr	r2, [r3, #0]
  4033e0:	40ca      	lsrs	r2, r1
  4033e2:	601a      	str	r2, [r3, #0]
  4033e4:	4770      	bx	lr
  4033e6:	bf00      	nop
  4033e8:	400e0400 	.word	0x400e0400
  4033ec:	400e1410 	.word	0x400e1410
  4033f0:	200000d4 	.word	0x200000d4
  4033f4:	00b71b00 	.word	0x00b71b00
  4033f8:	003d0900 	.word	0x003d0900
  4033fc:	007a1200 	.word	0x007a1200
  403400:	aaaaaaab 	.word	0xaaaaaaab

00403404 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  403404:	4b1a      	ldr	r3, [pc, #104]	; (403470 <system_init_flash+0x6c>)
  403406:	4298      	cmp	r0, r3
  403408:	d807      	bhi.n	40341a <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40340a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  40340e:	4a19      	ldr	r2, [pc, #100]	; (403474 <system_init_flash+0x70>)
  403410:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403412:	f502 7200 	add.w	r2, r2, #512	; 0x200
  403416:	6013      	str	r3, [r2, #0]
  403418:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40341a:	4b17      	ldr	r3, [pc, #92]	; (403478 <system_init_flash+0x74>)
  40341c:	4298      	cmp	r0, r3
  40341e:	d806      	bhi.n	40342e <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403420:	4b16      	ldr	r3, [pc, #88]	; (40347c <system_init_flash+0x78>)
  403422:	4a14      	ldr	r2, [pc, #80]	; (403474 <system_init_flash+0x70>)
  403424:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403426:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40342a:	6013      	str	r3, [r2, #0]
  40342c:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40342e:	4b14      	ldr	r3, [pc, #80]	; (403480 <system_init_flash+0x7c>)
  403430:	4298      	cmp	r0, r3
  403432:	d806      	bhi.n	403442 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403434:	4b13      	ldr	r3, [pc, #76]	; (403484 <system_init_flash+0x80>)
  403436:	4a0f      	ldr	r2, [pc, #60]	; (403474 <system_init_flash+0x70>)
  403438:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40343a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40343e:	6013      	str	r3, [r2, #0]
  403440:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  403442:	4b11      	ldr	r3, [pc, #68]	; (403488 <system_init_flash+0x84>)
  403444:	4298      	cmp	r0, r3
  403446:	d806      	bhi.n	403456 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403448:	4b10      	ldr	r3, [pc, #64]	; (40348c <system_init_flash+0x88>)
  40344a:	4a0a      	ldr	r2, [pc, #40]	; (403474 <system_init_flash+0x70>)
  40344c:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40344e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  403452:	6013      	str	r3, [r2, #0]
  403454:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  403456:	4b0e      	ldr	r3, [pc, #56]	; (403490 <system_init_flash+0x8c>)
  403458:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40345a:	bf94      	ite	ls
  40345c:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403460:	4b0c      	ldrhi	r3, [pc, #48]	; (403494 <system_init_flash+0x90>)
  403462:	4a04      	ldr	r2, [pc, #16]	; (403474 <system_init_flash+0x70>)
  403464:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403466:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40346a:	6013      	str	r3, [r2, #0]
  40346c:	4770      	bx	lr
  40346e:	bf00      	nop
  403470:	01312cff 	.word	0x01312cff
  403474:	400e0a00 	.word	0x400e0a00
  403478:	026259ff 	.word	0x026259ff
  40347c:	04000100 	.word	0x04000100
  403480:	039386ff 	.word	0x039386ff
  403484:	04000200 	.word	0x04000200
  403488:	04c4b3ff 	.word	0x04c4b3ff
  40348c:	04000300 	.word	0x04000300
  403490:	05f5e0ff 	.word	0x05f5e0ff
  403494:	04000500 	.word	0x04000500

00403498 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  403498:	4b09      	ldr	r3, [pc, #36]	; (4034c0 <_sbrk+0x28>)
  40349a:	681b      	ldr	r3, [r3, #0]
  40349c:	b913      	cbnz	r3, 4034a4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40349e:	4a09      	ldr	r2, [pc, #36]	; (4034c4 <_sbrk+0x2c>)
  4034a0:	4b07      	ldr	r3, [pc, #28]	; (4034c0 <_sbrk+0x28>)
  4034a2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4034a4:	4b06      	ldr	r3, [pc, #24]	; (4034c0 <_sbrk+0x28>)
  4034a6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4034a8:	181a      	adds	r2, r3, r0
  4034aa:	4907      	ldr	r1, [pc, #28]	; (4034c8 <_sbrk+0x30>)
  4034ac:	4291      	cmp	r1, r2
  4034ae:	db04      	blt.n	4034ba <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4034b0:	4610      	mov	r0, r2
  4034b2:	4a03      	ldr	r2, [pc, #12]	; (4034c0 <_sbrk+0x28>)
  4034b4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4034b6:	4618      	mov	r0, r3
  4034b8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4034ba:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4034be:	4770      	bx	lr
  4034c0:	2000224c 	.word	0x2000224c
  4034c4:	20005c08 	.word	0x20005c08
  4034c8:	20027ffc 	.word	0x20027ffc

004034cc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4034cc:	f04f 30ff 	mov.w	r0, #4294967295
  4034d0:	4770      	bx	lr
  4034d2:	bf00      	nop

004034d4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4034d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4034d8:	604b      	str	r3, [r1, #4]

	return 0;
}
  4034da:	2000      	movs	r0, #0
  4034dc:	4770      	bx	lr
  4034de:	bf00      	nop

004034e0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4034e0:	2001      	movs	r0, #1
  4034e2:	4770      	bx	lr

004034e4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4034e4:	2000      	movs	r0, #0
  4034e6:	4770      	bx	lr

004034e8 <main>:
		
/**
 * \brief main function
 */
int main (void)
{
  4034e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 * - Initialize system clock sources according to device-specific
	 *   configuration parameters supplied in a conf_clock.h file.
	 * - Set up GPIO and board-specific features using additional configuration
	 *   parameters, if any, specified in a conf_board.h file.
	 */
	sysclk_init();
  4034ec:	4b20      	ldr	r3, [pc, #128]	; (403570 <main+0x88>)
  4034ee:	4798      	blx	r3
	board_init();
  4034f0:	4b20      	ldr	r3, [pc, #128]	; (403574 <main+0x8c>)
  4034f2:	4798      	blx	r3

	// Initialize interrupt vector table support.
	irq_initialize_vectors();

	// Enable interrupts
	cpu_irq_enable();
  4034f4:	2501      	movs	r5, #1
  4034f6:	4b20      	ldr	r3, [pc, #128]	; (403578 <main+0x90>)
  4034f8:	701d      	strb	r5, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4034fa:	f3bf 8f5f 	dmb	sy
  4034fe:	b662      	cpsie	i
	
	/* Call a local utility routine to initialize C-Library Standard I/O over
	 * a USB CDC protocol. Tunable parameters in a conf_usb.h file must be
	 * supplied to configure the USB device correctly.
	 */
	stdio_usb_init();
  403500:	4b1e      	ldr	r3, [pc, #120]	; (40357c <main+0x94>)
  403502:	4798      	blx	r3

	#ifdef TWI_INTERFACE //twispi

		/* Enable the peripheral clock for TWI */
		pmc_enable_periph_clk(TPM_TWI_MODULE_ID);
  403504:	2013      	movs	r0, #19
  403506:	4b1e      	ldr	r3, [pc, #120]	; (403580 <main+0x98>)
  403508:	4798      	blx	r3
		twi_init();/*twi iic*/
  40350a:	4b1e      	ldr	r3, [pc, #120]	; (403584 <main+0x9c>)
  40350c:	4798      	blx	r3
			/* mimics the old kit, menu driven */
			
		    /* display menu 1st time through
			 * on any character pressed
			 */
			printf("\n\ncome on3!\n");
  40350e:	4e1e      	ldr	r6, [pc, #120]	; (403588 <main+0xa0>)
  403510:	4c1e      	ldr	r4, [pc, #120]	; (40358c <main+0xa4>)
					doCommand(ch);					
				}				
			}
			else
			{
				ch = menuHandler();		
  403512:	4f1f      	ldr	r7, [pc, #124]	; (403590 <main+0xa8>)
			/* mimics the old kit, menu driven */
			
		    /* display menu 1st time through
			 * on any character pressed
			 */
			printf("\n\ncome on3!\n");
  403514:	4630      	mov	r0, r6
  403516:	47a0      	blx	r4
			if(displayMenu)
  403518:	b1f5      	cbz	r5, 403558 <main+0x70>
			{
				/* retrieve user input */
				//scanf( " %c", &ch);
				ch = getc(stdin);
  40351a:	4b1e      	ldr	r3, [pc, #120]	; (403594 <main+0xac>)
  40351c:	681b      	ldr	r3, [r3, #0]
  40351e:	6859      	ldr	r1, [r3, #4]
  403520:	684a      	ldr	r2, [r1, #4]
  403522:	3a01      	subs	r2, #1
  403524:	604a      	str	r2, [r1, #4]
  403526:	2a00      	cmp	r2, #0
  403528:	da05      	bge.n	403536 <main+0x4e>
  40352a:	4618      	mov	r0, r3
  40352c:	6859      	ldr	r1, [r3, #4]
  40352e:	4b1a      	ldr	r3, [pc, #104]	; (403598 <main+0xb0>)
  403530:	4798      	blx	r3
  403532:	b2c0      	uxtb	r0, r0
  403534:	e004      	b.n	403540 <main+0x58>
  403536:	685a      	ldr	r2, [r3, #4]
  403538:	6813      	ldr	r3, [r2, #0]
  40353a:	1c59      	adds	r1, r3, #1
  40353c:	6011      	str	r1, [r2, #0]
  40353e:	7818      	ldrb	r0, [r3, #0]
				if(ch)
  403540:	2800      	cmp	r0, #0
  403542:	d0e7      	beq.n	403514 <main+0x2c>
				{
					displayMenu = false;
					/* display menu and wait for
					 * user selection 
					 */
					ch = menuHandler();
  403544:	47b8      	blx	r7
  403546:	4605      	mov	r5, r0
					
					/* echo, provide user feedback */
					printf("%c",ch);
  403548:	4814      	ldr	r0, [pc, #80]	; (40359c <main+0xb4>)
  40354a:	4629      	mov	r1, r5
  40354c:	47a0      	blx	r4
					
					/* execute command */
					doCommand(ch);					
  40354e:	4628      	mov	r0, r5
  403550:	4b13      	ldr	r3, [pc, #76]	; (4035a0 <main+0xb8>)
  403552:	4798      	blx	r3
				/* retrieve user input */
				//scanf( " %c", &ch);
				ch = getc(stdin);
				if(ch)
				{
					displayMenu = false;
  403554:	2500      	movs	r5, #0
  403556:	e7dd      	b.n	403514 <main+0x2c>
					doCommand(ch);					
				}				
			}
			else
			{
				ch = menuHandler();		
  403558:	47b8      	blx	r7
				if (ch)
  40355a:	4680      	mov	r8, r0
  40355c:	2800      	cmp	r0, #0
  40355e:	d0d9      	beq.n	403514 <main+0x2c>
				{
					/* echo, provide user feedback */
					printf("%c",ch);
  403560:	480e      	ldr	r0, [pc, #56]	; (40359c <main+0xb4>)
  403562:	4641      	mov	r1, r8
  403564:	47a0      	blx	r4
					/* execute command */
					doCommand(ch);
  403566:	4640      	mov	r0, r8
  403568:	4b0d      	ldr	r3, [pc, #52]	; (4035a0 <main+0xb8>)
  40356a:	4798      	blx	r3
  40356c:	e7d2      	b.n	403514 <main+0x2c>
  40356e:	bf00      	nop
  403570:	00400171 	.word	0x00400171
  403574:	00406ef1 	.word	0x00406ef1
  403578:	200000d0 	.word	0x200000d0
  40357c:	0040102d 	.word	0x0040102d
  403580:	004014e5 	.word	0x004014e5
  403584:	00406771 	.word	0x00406771
  403588:	0040ec38 	.word	0x0040ec38
  40358c:	00406f8d 	.word	0x00406f8d
  403590:	00406959 	.word	0x00406959
  403594:	20001590 	.word	0x20001590
  403598:	0040730d 	.word	0x0040730d
  40359c:	0040ec48 	.word	0x0040ec48
  4035a0:	00406a71 	.word	0x00406a71

004035a4 <encAuthHandler>:
	return passFlag = true ? false : true; 	// invert sense
}

// calculate an encAuth value in place - encAuth points to input auth
void encAuthHandler(uint8_t *pNonce, uint8_t *pHMACkey, uint8_t *encAuth)
{
  4035a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4035a8:	b087      	sub	sp, #28
  4035aa:	4606      	mov	r6, r0
  4035ac:	460f      	mov	r7, r1
  4035ae:	4615      	mov	r5, r2

	uint8_t	xorBuf[20];
	uint8_t	i;
	hashContext *ctx = (hashContext*) workBuf3;

	printf("\r\nencAuthHandler ...");
  4035b0:	4830      	ldr	r0, [pc, #192]	; (403674 <encAuthHandler+0xd0>)
  4035b2:	4c31      	ldr	r4, [pc, #196]	; (403678 <encAuthHandler+0xd4>)
  4035b4:	47a0      	blx	r4

	printf("\r\n    nonce:       ");
  4035b6:	4831      	ldr	r0, [pc, #196]	; (40367c <encAuthHandler+0xd8>)
  4035b8:	47a0      	blx	r4
  4035ba:	2400      	movs	r4, #0
	for(i=0;i<SZ_DIGEST;i++) 
		printf("%02X ", pNonce[i]);
  4035bc:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 403698 <encAuthHandler+0xf4>
  4035c0:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 403678 <encAuthHandler+0xd4>
  4035c4:	4648      	mov	r0, r9
  4035c6:	5d31      	ldrb	r1, [r6, r4]
  4035c8:	47c0      	blx	r8
  4035ca:	3401      	adds	r4, #1
	hashContext *ctx = (hashContext*) workBuf3;

	printf("\r\nencAuthHandler ...");

	printf("\r\n    nonce:       ");
	for(i=0;i<SZ_DIGEST;i++) 
  4035cc:	2c14      	cmp	r4, #20
  4035ce:	d1f9      	bne.n	4035c4 <encAuthHandler+0x20>
		printf("%02X ", pNonce[i]);

	printf("\r\n    secret:      ");
  4035d0:	482b      	ldr	r0, [pc, #172]	; (403680 <encAuthHandler+0xdc>)
  4035d2:	4b29      	ldr	r3, [pc, #164]	; (403678 <encAuthHandler+0xd4>)
  4035d4:	4798      	blx	r3
  4035d6:	2400      	movs	r4, #0
	for(i=0;i<SZ_DIGEST;i++) 
		printf("%02X ", pHMACkey[i]);
  4035d8:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 403698 <encAuthHandler+0xf4>
  4035dc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403678 <encAuthHandler+0xd4>
  4035e0:	4648      	mov	r0, r9
  4035e2:	5d39      	ldrb	r1, [r7, r4]
  4035e4:	47c0      	blx	r8
  4035e6:	3401      	adds	r4, #1
	printf("\r\n    nonce:       ");
	for(i=0;i<SZ_DIGEST;i++) 
		printf("%02X ", pNonce[i]);

	printf("\r\n    secret:      ");
	for(i=0;i<SZ_DIGEST;i++) 
  4035e8:	2c14      	cmp	r4, #20
  4035ea:	d1f9      	bne.n	4035e0 <encAuthHandler+0x3c>
		printf("%02X ", pHMACkey[i]);

	// generate xor mask
	sha1_start( ctx );
  4035ec:	4c25      	ldr	r4, [pc, #148]	; (403684 <encAuthHandler+0xe0>)
  4035ee:	4620      	mov	r0, r4
  4035f0:	4b25      	ldr	r3, [pc, #148]	; (403688 <encAuthHandler+0xe4>)
  4035f2:	4798      	blx	r3
	sha1_update( ctx, pHMACkey, SZ_DIGEST );
  4035f4:	4620      	mov	r0, r4
  4035f6:	4639      	mov	r1, r7
  4035f8:	2214      	movs	r2, #20
  4035fa:	4f24      	ldr	r7, [pc, #144]	; (40368c <encAuthHandler+0xe8>)
  4035fc:	47b8      	blx	r7
	sha1_update( ctx, pNonce, SZ_DIGEST );
  4035fe:	4620      	mov	r0, r4
  403600:	4631      	mov	r1, r6
  403602:	2214      	movs	r2, #20
  403604:	47b8      	blx	r7
	sha1_finish( ctx, xorBuf );
  403606:	4620      	mov	r0, r4
  403608:	a901      	add	r1, sp, #4
  40360a:	4b21      	ldr	r3, [pc, #132]	; (403690 <encAuthHandler+0xec>)
  40360c:	4798      	blx	r3

	printf("\r\n    xor mask:    ");
  40360e:	4821      	ldr	r0, [pc, #132]	; (403694 <encAuthHandler+0xf0>)
  403610:	4b19      	ldr	r3, [pc, #100]	; (403678 <encAuthHandler+0xd4>)
  403612:	4798      	blx	r3
  403614:	f10d 0403 	add.w	r4, sp, #3
  403618:	f10d 0817 	add.w	r8, sp, #23
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", xorBuf[i]);
  40361c:	4f1e      	ldr	r7, [pc, #120]	; (403698 <encAuthHandler+0xf4>)
  40361e:	4e16      	ldr	r6, [pc, #88]	; (403678 <encAuthHandler+0xd4>)
  403620:	4638      	mov	r0, r7
  403622:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  403626:	47b0      	blx	r6
	sha1_update( ctx, pHMACkey, SZ_DIGEST );
	sha1_update( ctx, pNonce, SZ_DIGEST );
	sha1_finish( ctx, xorBuf );

	printf("\r\n    xor mask:    ");
	for(i=0;i<SZ_DIGEST;i++)
  403628:	4544      	cmp	r4, r8
  40362a:	d1f9      	bne.n	403620 <encAuthHandler+0x7c>
		printf("%02X ", xorBuf[i]);

	printf("\r\n    encAuth in:  ");
  40362c:	481b      	ldr	r0, [pc, #108]	; (40369c <encAuthHandler+0xf8>)
  40362e:	4b12      	ldr	r3, [pc, #72]	; (403678 <encAuthHandler+0xd4>)
  403630:	4798      	blx	r3
  403632:	2400      	movs	r4, #0
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);
  403634:	4f18      	ldr	r7, [pc, #96]	; (403698 <encAuthHandler+0xf4>)
  403636:	4e10      	ldr	r6, [pc, #64]	; (403678 <encAuthHandler+0xd4>)
  403638:	4638      	mov	r0, r7
  40363a:	5d29      	ldrb	r1, [r5, r4]
  40363c:	47b0      	blx	r6
  40363e:	3401      	adds	r4, #1
	printf("\r\n    xor mask:    ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", xorBuf[i]);

	printf("\r\n    encAuth in:  ");
	for(i=0;i<SZ_DIGEST;i++)
  403640:	2c14      	cmp	r4, #20
  403642:	d1f9      	bne.n	403638 <encAuthHandler+0x94>
  403644:	2300      	movs	r3, #0
		printf("%02X ", encAuth[i]);

	// create encAuth in place
	for (i=0; i<SZ_DIGEST; i++)
		encAuth[i] ^= xorBuf[i];
  403646:	aa01      	add	r2, sp, #4
  403648:	5c99      	ldrb	r1, [r3, r2]
  40364a:	5cea      	ldrb	r2, [r5, r3]
  40364c:	404a      	eors	r2, r1
  40364e:	54ea      	strb	r2, [r5, r3]
  403650:	3301      	adds	r3, #1
	printf("\r\n    encAuth in:  ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);

	// create encAuth in place
	for (i=0; i<SZ_DIGEST; i++)
  403652:	2b14      	cmp	r3, #20
  403654:	d1f7      	bne.n	403646 <encAuthHandler+0xa2>
		encAuth[i] ^= xorBuf[i];

	printf("\r\n    encAuth out: ");
  403656:	4812      	ldr	r0, [pc, #72]	; (4036a0 <encAuthHandler+0xfc>)
  403658:	4b07      	ldr	r3, [pc, #28]	; (403678 <encAuthHandler+0xd4>)
  40365a:	4798      	blx	r3
  40365c:	2400      	movs	r4, #0
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", encAuth[i]);
  40365e:	4f0e      	ldr	r7, [pc, #56]	; (403698 <encAuthHandler+0xf4>)
  403660:	4e05      	ldr	r6, [pc, #20]	; (403678 <encAuthHandler+0xd4>)
  403662:	4638      	mov	r0, r7
  403664:	5d29      	ldrb	r1, [r5, r4]
  403666:	47b0      	blx	r6
  403668:	3401      	adds	r4, #1
	// create encAuth in place
	for (i=0; i<SZ_DIGEST; i++)
		encAuth[i] ^= xorBuf[i];

	printf("\r\n    encAuth out: ");
	for(i=0;i<SZ_DIGEST;i++)
  40366a:	2c14      	cmp	r4, #20
  40366c:	d1f9      	bne.n	403662 <encAuthHandler+0xbe>
		printf("%02X ", encAuth[i]);

}
  40366e:	b007      	add	sp, #28
  403670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403674:	0040ec4c 	.word	0x0040ec4c
  403678:	00406f8d 	.word	0x00406f8d
  40367c:	0040ec64 	.word	0x0040ec64
  403680:	0040ec80 	.word	0x0040ec80
  403684:	20002afc 	.word	0x20002afc
  403688:	00405af1 	.word	0x00405af1
  40368c:	00405c51 	.word	0x00405c51
  403690:	00405d45 	.word	0x00405d45
  403694:	0040ec94 	.word	0x0040ec94
  403698:	0040ec78 	.word	0x0040ec78
  40369c:	0040eca8 	.word	0x0040eca8
  4036a0:	0040ecbc 	.word	0x0040ecbc

004036a4 <dumpHMACparms>:

void dumpHMACparms(uint8_t numAuthSession, uint8_t *HMACoutBuf)
{
  4036a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4036a8:	4680      	mov	r8, r0
  4036aa:	460e      	mov	r6, r1
	uint8_t		i;

	// display the HMAC parameters
	printf("\r\n    authSession[%d] HMAC calculation:", numAuthSession);
  4036ac:	482c      	ldr	r0, [pc, #176]	; (403760 <dumpHMACparms+0xbc>)
  4036ae:	4641      	mov	r1, r8
  4036b0:	4c2c      	ldr	r4, [pc, #176]	; (403764 <dumpHMACparms+0xc0>)
  4036b2:	47a0      	blx	r4

	printf("\r\n    param digest:  ");
  4036b4:	482c      	ldr	r0, [pc, #176]	; (403768 <dumpHMACparms+0xc4>)
  4036b6:	47a0      	blx	r4
  4036b8:	4c2c      	ldr	r4, [pc, #176]	; (40376c <dumpHMACparms+0xc8>)
  4036ba:	f104 0901 	add.w	r9, r4, #1
  4036be:	f104 0a14 	add.w	sl, r4, #20
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);
  4036c2:	4f2b      	ldr	r7, [pc, #172]	; (403770 <dumpHMACparms+0xcc>)
  4036c4:	4d27      	ldr	r5, [pc, #156]	; (403764 <dumpHMACparms+0xc0>)
  4036c6:	4638      	mov	r0, r7
  4036c8:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  4036cc:	47a8      	blx	r5

	// display the HMAC parameters
	printf("\r\n    authSession[%d] HMAC calculation:", numAuthSession);

	printf("\r\n    param digest:  ");
	for(i=0;i<SZ_DIGEST;i++)
  4036ce:	4554      	cmp	r4, sl
  4036d0:	d1f9      	bne.n	4036c6 <dumpHMACparms+0x22>
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
  4036d2:	4828      	ldr	r0, [pc, #160]	; (403774 <dumpHMACparms+0xd0>)
  4036d4:	4b23      	ldr	r3, [pc, #140]	; (403764 <dumpHMACparms+0xc0>)
  4036d6:	4798      	blx	r3
  4036d8:	4c27      	ldr	r4, [pc, #156]	; (403778 <dumpHMACparms+0xd4>)
  4036da:	f109 0a27 	add.w	sl, r9, #39	; 0x27
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);
  4036de:	4f24      	ldr	r7, [pc, #144]	; (403770 <dumpHMACparms+0xcc>)
  4036e0:	4d20      	ldr	r5, [pc, #128]	; (403764 <dumpHMACparms+0xc0>)
  4036e2:	4638      	mov	r0, r7
  4036e4:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  4036e8:	47a8      	blx	r5
	printf("\r\n    param digest:  ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.paramDigest[i]);

	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
  4036ea:	4554      	cmp	r4, sl
  4036ec:	d1f9      	bne.n	4036e2 <dumpHMACparms+0x3e>
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
  4036ee:	4823      	ldr	r0, [pc, #140]	; (40377c <dumpHMACparms+0xd8>)
  4036f0:	4b1c      	ldr	r3, [pc, #112]	; (403764 <dumpHMACparms+0xc0>)
  4036f2:	4798      	blx	r3
  4036f4:	4c22      	ldr	r4, [pc, #136]	; (403780 <dumpHMACparms+0xdc>)
  4036f6:	f109 093b 	add.w	r9, r9, #59	; 0x3b
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACBuf.nonceOdd[i]);
  4036fa:	4f1d      	ldr	r7, [pc, #116]	; (403770 <dumpHMACparms+0xcc>)
  4036fc:	4d19      	ldr	r5, [pc, #100]	; (403764 <dumpHMACparms+0xc0>)
  4036fe:	4638      	mov	r0, r7
  403700:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  403704:	47a8      	blx	r5
	printf("\r\n    nonceEven:     ");
 	for(i=0;i<SZ_DIGEST;i++)
 		printf("%02X ", HMACBuf.nonceEven[i]);

	printf("\r\n    nonceOdd:      ");
	for(i=0;i<SZ_DIGEST;i++)
  403706:	454c      	cmp	r4, r9
  403708:	d1f9      	bne.n	4036fe <dumpHMACparms+0x5a>
		printf("%02X ", HMACBuf.nonceOdd[i]);

	printf("\r\n    contAuth:      ");
  40370a:	481e      	ldr	r0, [pc, #120]	; (403784 <dumpHMACparms+0xe0>)
  40370c:	4c15      	ldr	r4, [pc, #84]	; (403764 <dumpHMACparms+0xc0>)
  40370e:	47a0      	blx	r4
	printf("%02X ", HMACBuf.contAuth);
  403710:	4817      	ldr	r0, [pc, #92]	; (403770 <dumpHMACparms+0xcc>)
  403712:	4b1d      	ldr	r3, [pc, #116]	; (403788 <dumpHMACparms+0xe4>)
  403714:	f893 103c 	ldrb.w	r1, [r3, #60]	; 0x3c
  403718:	47a0      	blx	r4

	printf("\r\n    HMACKey:       ");
  40371a:	481c      	ldr	r0, [pc, #112]	; (40378c <dumpHMACparms+0xe8>)
  40371c:	47a0      	blx	r4
  40371e:	4b1c      	ldr	r3, [pc, #112]	; (403790 <dumpHMACparms+0xec>)
  403720:	eb03 1888 	add.w	r8, r3, r8, lsl #6
  403724:	2400      	movs	r4, #0
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);
  403726:	4f12      	ldr	r7, [pc, #72]	; (403770 <dumpHMACparms+0xcc>)
  403728:	4d0e      	ldr	r5, [pc, #56]	; (403764 <dumpHMACparms+0xc0>)
  40372a:	eb08 0304 	add.w	r3, r8, r4
  40372e:	4638      	mov	r0, r7
  403730:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
  403734:	47a8      	blx	r5
  403736:	3401      	adds	r4, #1

	printf("\r\n    contAuth:      ");
	printf("%02X ", HMACBuf.contAuth);

	printf("\r\n    HMACKey:       ");
	for(i=0;i<SZ_DIGEST;i++)
  403738:	2c14      	cmp	r4, #20
  40373a:	d1f6      	bne.n	40372a <dumpHMACparms+0x86>
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);

	printf("\r\n    HMAC output:   ");
  40373c:	4815      	ldr	r0, [pc, #84]	; (403794 <dumpHMACparms+0xf0>)
  40373e:	4b09      	ldr	r3, [pc, #36]	; (403764 <dumpHMACparms+0xc0>)
  403740:	4798      	blx	r3
  403742:	2400      	movs	r4, #0
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", HMACoutBuf[i]);
  403744:	4f0a      	ldr	r7, [pc, #40]	; (403770 <dumpHMACparms+0xcc>)
  403746:	4d07      	ldr	r5, [pc, #28]	; (403764 <dumpHMACparms+0xc0>)
  403748:	4638      	mov	r0, r7
  40374a:	5d31      	ldrb	r1, [r6, r4]
  40374c:	47a8      	blx	r5
  40374e:	3401      	adds	r4, #1
	printf("\r\n    HMACKey:       ");
	for(i=0;i<SZ_DIGEST;i++)
		printf("%02X ", authSessions[numAuthSession].HMACKey[i]);

	printf("\r\n    HMAC output:   ");
	for(i=0;i<SZ_DIGEST;i++)
  403750:	2c14      	cmp	r4, #20
  403752:	d1f9      	bne.n	403748 <dumpHMACparms+0xa4>
		printf("%02X ", HMACoutBuf[i]);

	printf("\r\n");
  403754:	4810      	ldr	r0, [pc, #64]	; (403798 <dumpHMACparms+0xf4>)
  403756:	4b03      	ldr	r3, [pc, #12]	; (403764 <dumpHMACparms+0xc0>)
  403758:	4798      	blx	r3
  40375a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40375e:	bf00      	nop
  403760:	0040ecd0 	.word	0x0040ecd0
  403764:	00406f8d 	.word	0x00406f8d
  403768:	0040ecf8 	.word	0x0040ecf8
  40376c:	20002ab7 	.word	0x20002ab7
  403770:	0040ec78 	.word	0x0040ec78
  403774:	0040ed10 	.word	0x0040ed10
  403778:	20002acb 	.word	0x20002acb
  40377c:	0040ed28 	.word	0x0040ed28
  403780:	20002adf 	.word	0x20002adf
  403784:	0040ed40 	.word	0x0040ed40
  403788:	20002ab8 	.word	0x20002ab8
  40378c:	0040ed58 	.word	0x0040ed58
  403790:	2000231c 	.word	0x2000231c
  403794:	0040ed70 	.word	0x0040ed70
  403798:	0040f6fc 	.word	0x0040f6fc

0040379c <inAuthHandler>:
#include "physical.h"
#include "authHandler.h"


uint8_t inAuthHandler(uint8_t numAuths, uint8_t numInHandles)
{
  40379c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037a0:	b085      	sub	sp, #20
  4037a2:	4604      	mov	r4, r0
  4037a4:	460e      	mov	r6, r1

	authHandle1_offset = authHandle2_offset = payloadStart_offset = 0;

	hashContext *ctx = (hashContext*) workBuf3;

	printf("\r\n\r\ninAuthHandler...");
  4037a6:	4899      	ldr	r0, [pc, #612]	; (403a0c <inAuthHandler+0x270>)
  4037a8:	4d99      	ldr	r5, [pc, #612]	; (403a10 <inAuthHandler+0x274>)
  4037aa:	47a8      	blx	r5
	
    printf("\r\n    numAuths: %d", numAuths);
  4037ac:	4899      	ldr	r0, [pc, #612]	; (403a14 <inAuthHandler+0x278>)
  4037ae:	4621      	mov	r1, r4
  4037b0:	47a8      	blx	r5
 	 
 
 	printf("\r\n    numInHandles: %d", numInHandles);
  4037b2:	4899      	ldr	r0, [pc, #612]	; (403a18 <inAuthHandler+0x27c>)
  4037b4:	4631      	mov	r1, r6
  4037b6:	47a8      	blx	r5
	

	// figure out where the auth handle(s) are...
	switch (numAuths) {
  4037b8:	2c01      	cmp	r4, #1
  4037ba:	d005      	beq.n	4037c8 <inAuthHandler+0x2c>
  4037bc:	2c00      	cmp	r4, #0
  4037be:	f000 811e 	beq.w	4039fe <inAuthHandler+0x262>
  4037c2:	2c02      	cmp	r4, #2
  4037c4:	d00e      	beq.n	4037e4 <inAuthHandler+0x48>
  4037c6:	e01e      	b.n	403806 <inAuthHandler+0x6a>

		case 0:
			return 0;
		case 1:
			authHandle1_offset = numBytes - AUTH1_SIZE;
  4037c8:	4b94      	ldr	r3, [pc, #592]	; (403a1c <inAuthHandler+0x280>)
  4037ca:	f8b3 9000 	ldrh.w	r9, [r3]
  4037ce:	f1a9 092d 	sub.w	r9, r9, #45	; 0x2d
  4037d2:	fa1f f989 	uxth.w	r9, r9
			
			printf("\r\n    authHandle1_offset: %d", authHandle1_offset);
  4037d6:	4892      	ldr	r0, [pc, #584]	; (403a20 <inAuthHandler+0x284>)
  4037d8:	4649      	mov	r1, r9
  4037da:	4b8d      	ldr	r3, [pc, #564]	; (403a10 <inAuthHandler+0x274>)
  4037dc:	4798      	blx	r3
{

	uint16_t	authHandle1_offset, authHandle2_offset, payloadStart_offset;
	uint16_t	bytesToHash;

	authHandle1_offset = authHandle2_offset = payloadStart_offset = 0;
  4037de:	2100      	movs	r1, #0
  4037e0:	9103      	str	r1, [sp, #12]
			authHandle1_offset = numBytes - AUTH1_SIZE;
			
			printf("\r\n    authHandle1_offset: %d", authHandle1_offset);
			

			break;
  4037e2:	e016      	b.n	403812 <inAuthHandler+0x76>
		case 2:
			authHandle1_offset = numBytes - AUTH2_SIZE;
  4037e4:	4b8d      	ldr	r3, [pc, #564]	; (403a1c <inAuthHandler+0x280>)
  4037e6:	881b      	ldrh	r3, [r3, #0]
  4037e8:	f1a3 095a 	sub.w	r9, r3, #90	; 0x5a
  4037ec:	fa1f f989 	uxth.w	r9, r9
			authHandle2_offset = numBytes - AUTH1_SIZE;
  4037f0:	3b2d      	subs	r3, #45	; 0x2d
  4037f2:	b29b      	uxth	r3, r3
  4037f4:	9303      	str	r3, [sp, #12]
			
 			printf("\r\n    authHandle1_offset: %d", authHandle1_offset); 
  4037f6:	488a      	ldr	r0, [pc, #552]	; (403a20 <inAuthHandler+0x284>)
  4037f8:	4649      	mov	r1, r9
  4037fa:	4d85      	ldr	r5, [pc, #532]	; (403a10 <inAuthHandler+0x274>)
  4037fc:	47a8      	blx	r5
			

 			printf("\r\n    authHandle2_offset: %d", authHandle2_offset);
  4037fe:	4889      	ldr	r0, [pc, #548]	; (403a24 <inAuthHandler+0x288>)
  403800:	9903      	ldr	r1, [sp, #12]
  403802:	47a8      	blx	r5
			
			break;
  403804:	e005      	b.n	403812 <inAuthHandler+0x76>
		default:
		
			printf("\r\n    illegal numAuths: %d", numAuths);
  403806:	4888      	ldr	r0, [pc, #544]	; (403a28 <inAuthHandler+0x28c>)
  403808:	4621      	mov	r1, r4
  40380a:	4b81      	ldr	r3, [pc, #516]	; (403a10 <inAuthHandler+0x274>)
  40380c:	4798      	blx	r3
			
			return -1;
  40380e:	20ff      	movs	r0, #255	; 0xff
  403810:	e0f8      	b.n	403a04 <inAuthHandler+0x268>
	};

	// figure out where the input digest starts...
	switch (numInHandles) {
  403812:	2e01      	cmp	r6, #1
  403814:	d00c      	beq.n	403830 <inAuthHandler+0x94>
  403816:	b14e      	cbz	r6, 40382c <inAuthHandler+0x90>
  403818:	2e02      	cmp	r6, #2
  40381a:	d101      	bne.n	403820 <inAuthHandler+0x84>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
			break;
		case 2:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND2_SIZE;
  40381c:	2712      	movs	r7, #18
			break;
  40381e:	e008      	b.n	403832 <inAuthHandler+0x96>
		default:
			printf("\r\n    illegal numInHandles: %d", numInHandles); 
  403820:	4882      	ldr	r0, [pc, #520]	; (403a2c <inAuthHandler+0x290>)
  403822:	4631      	mov	r1, r6
  403824:	4b7a      	ldr	r3, [pc, #488]	; (403a10 <inAuthHandler+0x274>)
  403826:	4798      	blx	r3
				
			return -1;
  403828:	20ff      	movs	r0, #255	; 0xff
  40382a:	e0eb      	b.n	403a04 <inAuthHandler+0x268>

	// figure out where the input digest starts...
	switch (numInHandles) {

		case 0:
			payloadStart_offset =  PAYLOAD_START_OFF;
  40382c:	270a      	movs	r7, #10
  40382e:	e000      	b.n	403832 <inAuthHandler+0x96>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
  403830:	270e      	movs	r7, #14
			printf("\r\n    illegal numInHandles: %d", numInHandles); 
				
			return -1;
	};

	printf("\r\n    payloadStart_offset: %d", payloadStart_offset); 
  403832:	487f      	ldr	r0, [pc, #508]	; (403a30 <inAuthHandler+0x294>)
  403834:	4639      	mov	r1, r7
  403836:	4d76      	ldr	r5, [pc, #472]	; (403a10 <inAuthHandler+0x274>)
  403838:	47a8      	blx	r5
	

	// calculate bytesToHash
	bytesToHash = numBytes - (numAuths * SZ_INAUTH) - payloadStart_offset;
  40383a:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
  40383e:	ebaa 1a0a 	sub.w	sl, sl, sl, lsl #4
  403842:	4b76      	ldr	r3, [pc, #472]	; (403a1c <inAuthHandler+0x280>)
  403844:	881b      	ldrh	r3, [r3, #0]
  403846:	449a      	add	sl, r3
  403848:	ebc7 0a0a 	rsb	sl, r7, sl
	printf("\r\n    bytesToHash(1): %d\r\n", bytesToHash);
  40384c:	fa1f fa8a 	uxth.w	sl, sl
  403850:	4878      	ldr	r0, [pc, #480]	; (403a34 <inAuthHandler+0x298>)
  403852:	4651      	mov	r1, sl
  403854:	47a8      	blx	r5
	

	// grab the ordinal for output auth calculation
	memmove( ordinal, &xferBuf[ORD_OFFSET], sizeof(ordinal) );
  403856:	f8df 8200 	ldr.w	r8, [pc, #512]	; 403a58 <inAuthHandler+0x2bc>
  40385a:	4e77      	ldr	r6, [pc, #476]	; (403a38 <inAuthHandler+0x29c>)
  40385c:	f8d6 3006 	ldr.w	r3, [r6, #6]
  403860:	f8c8 3000 	str.w	r3, [r8]

	// now do the input digest
	sha1_start( ctx );
  403864:	4d75      	ldr	r5, [pc, #468]	; (403a3c <inAuthHandler+0x2a0>)
  403866:	4628      	mov	r0, r5
  403868:	4b75      	ldr	r3, [pc, #468]	; (403a40 <inAuthHandler+0x2a4>)
  40386a:	4798      	blx	r3
	sha1_update( ctx, ordinal, sizeof(ordinal) );					// always do the ordinal
  40386c:	4628      	mov	r0, r5
  40386e:	4641      	mov	r1, r8
  403870:	2204      	movs	r2, #4
  403872:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 403a5c <inAuthHandler+0x2c0>
  403876:	47c0      	blx	r8
	sha1_update( ctx, &xferBuf[payloadStart_offset], bytesToHash );	// rest of payload
  403878:	4628      	mov	r0, r5
  40387a:	19f1      	adds	r1, r6, r7
  40387c:	4652      	mov	r2, sl
  40387e:	47c0      	blx	r8
	sha1_finish( ctx, HMACBuf.paramDigest );
  403880:	4f70      	ldr	r7, [pc, #448]	; (403a44 <inAuthHandler+0x2a8>)
  403882:	4628      	mov	r0, r5
  403884:	4639      	mov	r1, r7
  403886:	4b70      	ldr	r3, [pc, #448]	; (403a48 <inAuthHandler+0x2ac>)
  403888:	4798      	blx	r3

	// setup the HMAC calculation
	memmove(HMACBuf.nonceEven, authSessions[0].nonceEven, sizeof(HMACBuf.nonceEven));
  40388a:	f8df a1c4 	ldr.w	sl, [pc, #452]	; 403a50 <inAuthHandler+0x2b4>
  40388e:	4653      	mov	r3, sl
  403890:	f853 1f04 	ldr.w	r1, [r3, #4]!
  403894:	f8d3 e004 	ldr.w	lr, [r3, #4]
  403898:	689d      	ldr	r5, [r3, #8]
  40389a:	68d8      	ldr	r0, [r3, #12]
  40389c:	6179      	str	r1, [r7, #20]
  40389e:	f8c7 e018 	str.w	lr, [r7, #24]
  4038a2:	61fd      	str	r5, [r7, #28]
  4038a4:	6238      	str	r0, [r7, #32]
  4038a6:	6919      	ldr	r1, [r3, #16]
  4038a8:	6279      	str	r1, [r7, #36]	; 0x24
	memmove(HMACBuf.nonceOdd, authSessions[0].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  4038aa:	4653      	mov	r3, sl
  4038ac:	f853 2f18 	ldr.w	r2, [r3, #24]!
  4038b0:	f8d3 e004 	ldr.w	lr, [r3, #4]
  4038b4:	6898      	ldr	r0, [r3, #8]
  4038b6:	68d9      	ldr	r1, [r3, #12]
  4038b8:	62ba      	str	r2, [r7, #40]	; 0x28
  4038ba:	f8c7 e02c 	str.w	lr, [r7, #44]	; 0x2c
  4038be:	6338      	str	r0, [r7, #48]	; 0x30
  4038c0:	6379      	str	r1, [r7, #52]	; 0x34
  4038c2:	691a      	ldr	r2, [r3, #16]
  4038c4:	63ba      	str	r2, [r7, #56]	; 0x38
	HMACBuf.contAuth = 0x00;  	// this should be set by the caller...
  4038c6:	f04f 0b00 	mov.w	fp, #0
  4038ca:	f887 b03c 	strb.w	fp, [r7, #60]	; 0x3c

	// now do the HMAC
	sha1_hmac(	authSessions[0].HMACKey,
  4038ce:	f8df 8184 	ldr.w	r8, [pc, #388]	; 403a54 <inAuthHandler+0x2b8>
  4038d2:	f8cd 8000 	str.w	r8, [sp]
  4038d6:	f10a 002c 	add.w	r0, sl, #44	; 0x2c
  4038da:	2114      	movs	r1, #20
  4038dc:	463a      	mov	r2, r7
  4038de:	233d      	movs	r3, #61	; 0x3d
  4038e0:	f8df c17c 	ldr.w	ip, [pc, #380]	; 403a60 <inAuthHandler+0x2c4>
  4038e4:	47e0      	blx	ip
				sizeof(HMACBuf),
				workBuf2
			  );

	// display the HMAC parameters
	dumpHMACparms(0, workBuf2);
  4038e6:	4658      	mov	r0, fp
  4038e8:	4641      	mov	r1, r8
  4038ea:	4b58      	ldr	r3, [pc, #352]	; (403a4c <inAuthHandler+0x2b0>)
  4038ec:	4798      	blx	r3

	// now assemble all the auth data for transmission to TPM

	// copy the authHandle to xferBuf
	memmove(&xferBuf[authHandle1_offset], authSessions[0].handle, SZ_HAND);
  4038ee:	eb09 0b06 	add.w	fp, r9, r6
  4038f2:	f8da 3000 	ldr.w	r3, [sl]
  4038f6:	f849 3006 	str.w	r3, [r9, r6]

	// copy the oddNonce to xferBuf
	memmove(&xferBuf[authHandle1_offset+SZ_HAND], HMACBuf.nonceOdd, sizeof(HMACBuf.nonceOdd));
  4038fa:	f109 0104 	add.w	r1, r9, #4
  4038fe:	198b      	adds	r3, r1, r6
  403900:	6aba      	ldr	r2, [r7, #40]	; 0x28
  403902:	f8d7 a02c 	ldr.w	sl, [r7, #44]	; 0x2c
  403906:	f8d7 c030 	ldr.w	ip, [r7, #48]	; 0x30
  40390a:	6b78      	ldr	r0, [r7, #52]	; 0x34
  40390c:	518a      	str	r2, [r1, r6]
  40390e:	f8c3 a004 	str.w	sl, [r3, #4]
  403912:	f8c3 c008 	str.w	ip, [r3, #8]
  403916:	60d8      	str	r0, [r3, #12]
  403918:	6bba      	ldr	r2, [r7, #56]	; 0x38
  40391a:	611a      	str	r2, [r3, #16]

	// set the continueAuth flag
	xferBuf[authHandle1_offset+SZ_HAND+20] = HMACBuf.contAuth;
  40391c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
  403920:	f88b 3018 	strb.w	r3, [fp, #24]

	// copy the HMAC to xferBuf
	memmove(&xferBuf[authHandle1_offset+SZ_HAND+20 + 1], workBuf2, 20);
  403924:	f109 0919 	add.w	r9, r9, #25
  403928:	eb09 0306 	add.w	r3, r9, r6
  40392c:	f8d8 2000 	ldr.w	r2, [r8]
  403930:	f8d8 5004 	ldr.w	r5, [r8, #4]
  403934:	f8d8 0008 	ldr.w	r0, [r8, #8]
  403938:	f8d8 100c 	ldr.w	r1, [r8, #12]
  40393c:	f849 2006 	str.w	r2, [r9, r6]
  403940:	605d      	str	r5, [r3, #4]
  403942:	6098      	str	r0, [r3, #8]
  403944:	60d9      	str	r1, [r3, #12]
  403946:	f8d8 2010 	ldr.w	r2, [r8, #16]
  40394a:	611a      	str	r2, [r3, #16]

	// deal with second authSession if present
	if(numAuths == 2)
  40394c:	2c02      	cmp	r4, #2
  40394e:	d158      	bne.n	403a02 <inAuthHandler+0x266>
	{
		// setup the HMAC calculation
		memmove(HMACBuf.nonceEven, authSessions[1].nonceEven, sizeof(HMACBuf.nonceEven));
  403950:	463e      	mov	r6, r7
  403952:	4f3f      	ldr	r7, [pc, #252]	; (403a50 <inAuthHandler+0x2b4>)
  403954:	463b      	mov	r3, r7
  403956:	f853 1f44 	ldr.w	r1, [r3, #68]!
  40395a:	685d      	ldr	r5, [r3, #4]
  40395c:	689c      	ldr	r4, [r3, #8]
  40395e:	68d8      	ldr	r0, [r3, #12]
  403960:	6171      	str	r1, [r6, #20]
  403962:	61b5      	str	r5, [r6, #24]
  403964:	61f4      	str	r4, [r6, #28]
  403966:	6230      	str	r0, [r6, #32]
  403968:	6919      	ldr	r1, [r3, #16]
  40396a:	6271      	str	r1, [r6, #36]	; 0x24
		memmove(HMACBuf.nonceOdd, authSessions[1].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  40396c:	463b      	mov	r3, r7
  40396e:	f853 2f58 	ldr.w	r2, [r3, #88]!
  403972:	685d      	ldr	r5, [r3, #4]
  403974:	6898      	ldr	r0, [r3, #8]
  403976:	68d9      	ldr	r1, [r3, #12]
  403978:	62b2      	str	r2, [r6, #40]	; 0x28
  40397a:	62f5      	str	r5, [r6, #44]	; 0x2c
  40397c:	6330      	str	r0, [r6, #48]	; 0x30
  40397e:	6371      	str	r1, [r6, #52]	; 0x34
  403980:	691a      	ldr	r2, [r3, #16]
  403982:	63b2      	str	r2, [r6, #56]	; 0x38
		HMACBuf.contAuth = 0x00;  	// this should be set by the caller...
  403984:	f04f 0800 	mov.w	r8, #0
  403988:	f886 803c 	strb.w	r8, [r6, #60]	; 0x3c

		// now do the HMAC
		sha1_hmac(	authSessions[1].HMACKey,
  40398c:	4d31      	ldr	r5, [pc, #196]	; (403a54 <inAuthHandler+0x2b8>)
  40398e:	9500      	str	r5, [sp, #0]
  403990:	f107 006c 	add.w	r0, r7, #108	; 0x6c
  403994:	2114      	movs	r1, #20
  403996:	4632      	mov	r2, r6
  403998:	233d      	movs	r3, #61	; 0x3d
  40399a:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 403a60 <inAuthHandler+0x2c4>
  40399e:	47e0      	blx	ip
					(uint8_t*) &HMACBuf,
					sizeof(HMACBuf),
					workBuf2 );

		// display the HMAC parameters
		dumpHMACparms(1, workBuf2);
  4039a0:	2001      	movs	r0, #1
  4039a2:	4629      	mov	r1, r5
  4039a4:	4b29      	ldr	r3, [pc, #164]	; (403a4c <inAuthHandler+0x2b0>)
  4039a6:	4798      	blx	r3

		// now assemble all the auth data for transmission to TPM

		// copy the authHandle to xferBuf
		memmove(&xferBuf[authHandle2_offset], authSessions[1].handle, SZ_HAND);
  4039a8:	4b23      	ldr	r3, [pc, #140]	; (403a38 <inAuthHandler+0x29c>)
  4039aa:	f8dd c00c 	ldr.w	ip, [sp, #12]
  4039ae:	449c      	add	ip, r3
  4039b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  4039b2:	9903      	ldr	r1, [sp, #12]
  4039b4:	50ca      	str	r2, [r1, r3]

		// copy the oddNonce to xferBuf
		memmove(&xferBuf[authHandle2_offset+SZ_HAND], HMACBuf.nonceOdd, sizeof(HMACBuf.nonceOdd));
  4039b6:	1d08      	adds	r0, r1, #4
  4039b8:	18c2      	adds	r2, r0, r3
  4039ba:	6ab1      	ldr	r1, [r6, #40]	; 0x28
  4039bc:	f8d6 a02c 	ldr.w	sl, [r6, #44]	; 0x2c
  4039c0:	f8d6 9030 	ldr.w	r9, [r6, #48]	; 0x30
  4039c4:	6b77      	ldr	r7, [r6, #52]	; 0x34
  4039c6:	50c1      	str	r1, [r0, r3]
  4039c8:	f8c2 a004 	str.w	sl, [r2, #4]
  4039cc:	f8c2 9008 	str.w	r9, [r2, #8]
  4039d0:	60d7      	str	r7, [r2, #12]
  4039d2:	6bb1      	ldr	r1, [r6, #56]	; 0x38
  4039d4:	6111      	str	r1, [r2, #16]

		// set the continueAuth flag
		xferBuf[authHandle2_offset+SZ_HAND+20] = HMACBuf.contAuth;
  4039d6:	f896 203c 	ldrb.w	r2, [r6, #60]	; 0x3c
  4039da:	f88c 2018 	strb.w	r2, [ip, #24]

		// copy the HMAC to xferBuf
		memmove(&xferBuf[authHandle2_offset+SZ_HAND+20 + 1], workBuf2, 20);
  4039de:	9a03      	ldr	r2, [sp, #12]
  4039e0:	f102 0019 	add.w	r0, r2, #25
  4039e4:	18c2      	adds	r2, r0, r3
  4039e6:	6829      	ldr	r1, [r5, #0]
  4039e8:	686f      	ldr	r7, [r5, #4]
  4039ea:	68ae      	ldr	r6, [r5, #8]
  4039ec:	68ec      	ldr	r4, [r5, #12]
  4039ee:	50c1      	str	r1, [r0, r3]
  4039f0:	6057      	str	r7, [r2, #4]
  4039f2:	6096      	str	r6, [r2, #8]
  4039f4:	60d4      	str	r4, [r2, #12]
  4039f6:	6929      	ldr	r1, [r5, #16]
  4039f8:	6111      	str	r1, [r2, #16]
	}

	// dump what we're about to send
//	dumpXferBuf();

	return 0;
  4039fa:	4640      	mov	r0, r8
  4039fc:	e002      	b.n	403a04 <inAuthHandler+0x268>

	// figure out where the auth handle(s) are...
	switch (numAuths) {

		case 0:
			return 0;
  4039fe:	2000      	movs	r0, #0
  403a00:	e000      	b.n	403a04 <inAuthHandler+0x268>
	}

	// dump what we're about to send
//	dumpXferBuf();

	return 0;
  403a02:	2000      	movs	r0, #0
}
  403a04:	b005      	add	sp, #20
  403a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a0a:	bf00      	nop
  403a0c:	0040ed88 	.word	0x0040ed88
  403a10:	00406f8d 	.word	0x00406f8d
  403a14:	0040eda0 	.word	0x0040eda0
  403a18:	0040edb4 	.word	0x0040edb4
  403a1c:	20002af6 	.word	0x20002af6
  403a20:	0040edcc 	.word	0x0040edcc
  403a24:	0040edec 	.word	0x0040edec
  403a28:	0040ee0c 	.word	0x0040ee0c
  403a2c:	0040ee28 	.word	0x0040ee28
  403a30:	0040ee48 	.word	0x0040ee48
  403a34:	0040ee68 	.word	0x0040ee68
  403a38:	2000239c 	.word	0x2000239c
  403a3c:	20002afc 	.word	0x20002afc
  403a40:	00405af1 	.word	0x00405af1
  403a44:	20002ab8 	.word	0x20002ab8
  403a48:	00405d45 	.word	0x00405d45
  403a4c:	004036a5 	.word	0x004036a5
  403a50:	2000231c 	.word	0x2000231c
  403a54:	200029b8 	.word	0x200029b8
  403a58:	20002bfc 	.word	0x20002bfc
  403a5c:	00405c51 	.word	0x00405c51
  403a60:	00405eb1 	.word	0x00405eb1

00403a64 <outAuthHandler>:
/*******************************************************************************************/
// checks output HMAC, updates authSession even nonce(s)
uint8_t outAuthHandler(uint8_t numAuths, uint8_t numOutHandles)
{
  403a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a68:	b083      	sub	sp, #12
  403a6a:	4606      	mov	r6, r0
  403a6c:	460c      	mov	r4, r1
	outAuth		*poutAuth;
	hashContext *ctx = (hashContext*) workBuf3;
	TPM_return	*pTPM_return = (TPM_return*) xferBuf;
	bool		passFlag = true;

	printf("\r\noutAuthHandler...");
  403a6e:	487c      	ldr	r0, [pc, #496]	; (403c60 <outAuthHandler+0x1fc>)
  403a70:	4d7c      	ldr	r5, [pc, #496]	; (403c64 <outAuthHandler+0x200>)
  403a72:	47a8      	blx	r5
	
	printf("\r\n    numAuths: %d", numAuths); 
  403a74:	487c      	ldr	r0, [pc, #496]	; (403c68 <outAuthHandler+0x204>)
  403a76:	4631      	mov	r1, r6
  403a78:	47a8      	blx	r5
	
	
 	printf("\r\n    numOutHandles: %d", numOutHandles);
  403a7a:	487c      	ldr	r0, [pc, #496]	; (403c6c <outAuthHandler+0x208>)
  403a7c:	4621      	mov	r1, r4
  403a7e:	47a8      	blx	r5
	

	// grab paramSize for later use
	paramSize = convertArrayToLong(pTPM_return->paramSize);
  403a80:	487b      	ldr	r0, [pc, #492]	; (403c70 <outAuthHandler+0x20c>)
  403a82:	4b7c      	ldr	r3, [pc, #496]	; (403c74 <outAuthHandler+0x210>)
  403a84:	4798      	blx	r3
  403a86:	fa1f f880 	uxth.w	r8, r0

	// figure out where the payload starts...
	switch (numOutHandles) {
  403a8a:	2c01      	cmp	r4, #1
  403a8c:	d00c      	beq.n	403aa8 <outAuthHandler+0x44>
  403a8e:	b14c      	cbz	r4, 403aa4 <outAuthHandler+0x40>
  403a90:	2c02      	cmp	r4, #2
  403a92:	d101      	bne.n	403a98 <outAuthHandler+0x34>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
			break;
		case 2:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND2_SIZE;
  403a94:	2512      	movs	r5, #18
			break;
  403a96:	e008      	b.n	403aaa <outAuthHandler+0x46>
		default:
			printf("\r\n    illegal numOutHandles: %d", numOutHandles);
  403a98:	4877      	ldr	r0, [pc, #476]	; (403c78 <outAuthHandler+0x214>)
  403a9a:	4621      	mov	r1, r4
  403a9c:	4b71      	ldr	r3, [pc, #452]	; (403c64 <outAuthHandler+0x200>)
  403a9e:	4798      	blx	r3
			
			return -1;
  403aa0:	20ff      	movs	r0, #255	; 0xff
  403aa2:	e0d9      	b.n	403c58 <outAuthHandler+0x1f4>

	// figure out where the payload starts...
	switch (numOutHandles) {

		case 0:
			payloadStart_offset =  PAYLOAD_START_OFF;
  403aa4:	250a      	movs	r5, #10
  403aa6:	e000      	b.n	403aaa <outAuthHandler+0x46>
			break;
		case 1:
			payloadStart_offset =  PAYLOAD_START_OFF + HAND1_SIZE;
  403aa8:	250e      	movs	r5, #14
			printf("\r\n    illegal numOutHandles: %d", numOutHandles);
			
			return -1;
	};

	printf("\r\n    payloadStart_offset: %d", payloadStart_offset);
  403aaa:	4874      	ldr	r0, [pc, #464]	; (403c7c <outAuthHandler+0x218>)
  403aac:	4629      	mov	r1, r5
  403aae:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 403c64 <outAuthHandler+0x200>
  403ab2:	47c8      	blx	r9
	

	// calculate bytesToHash
	bytesToHash = numBytes - payloadStart_offset - SZ_OUTAUTH * numAuths;
  403ab4:	ebc6 2ac6 	rsb	sl, r6, r6, lsl #11
  403ab8:	ebc6 0a8a 	rsb	sl, r6, sl, lsl #2
  403abc:	ebc6 0aca 	rsb	sl, r6, sl, lsl #3
  403ac0:	fa1f fa8a 	uxth.w	sl, sl
  403ac4:	4b6e      	ldr	r3, [pc, #440]	; (403c80 <outAuthHandler+0x21c>)
  403ac6:	f8b3 b000 	ldrh.w	fp, [r3]
  403aca:	44d3      	add	fp, sl
  403acc:	ebc5 0b0b 	rsb	fp, r5, fp
	printf("\r\n    bytesToHash(2): %d\r\n", bytesToHash);
  403ad0:	fa1f fb8b 	uxth.w	fp, fp
  403ad4:	486b      	ldr	r0, [pc, #428]	; (403c84 <outAuthHandler+0x220>)
  403ad6:	4659      	mov	r1, fp
  403ad8:	47c8      	blx	r9
	

	// now do the output digest -- used for all auth calculations
	sha1_start( ctx );
  403ada:	4f6b      	ldr	r7, [pc, #428]	; (403c88 <outAuthHandler+0x224>)
  403adc:	4638      	mov	r0, r7
  403ade:	4b6b      	ldr	r3, [pc, #428]	; (403c8c <outAuthHandler+0x228>)
  403ae0:	4798      	blx	r3
	sha1_update( ctx, pTPM_return->returnCode, sizeof(pTPM_return->returnCode) );		// return code
  403ae2:	4c6b      	ldr	r4, [pc, #428]	; (403c90 <outAuthHandler+0x22c>)
  403ae4:	4638      	mov	r0, r7
  403ae6:	4621      	mov	r1, r4
  403ae8:	2204      	movs	r2, #4
  403aea:	4d6a      	ldr	r5, [pc, #424]	; (403c94 <outAuthHandler+0x230>)
  403aec:	47a8      	blx	r5
	sha1_update( ctx, ordinal, sizeof(ordinal) );										// ordinal
  403aee:	4638      	mov	r0, r7
  403af0:	4969      	ldr	r1, [pc, #420]	; (403c98 <outAuthHandler+0x234>)
  403af2:	2204      	movs	r2, #4
  403af4:	47a8      	blx	r5
	sha1_update( ctx, &pTPM_return->payLoad, bytesToHash );								// rest of payload
  403af6:	4638      	mov	r0, r7
  403af8:	1d21      	adds	r1, r4, #4
  403afa:	465a      	mov	r2, fp
  403afc:	47a8      	blx	r5
	sha1_finish( ctx, HMACBuf.paramDigest );
  403afe:	4d67      	ldr	r5, [pc, #412]	; (403c9c <outAuthHandler+0x238>)
  403b00:	4638      	mov	r0, r7
  403b02:	4629      	mov	r1, r5
  403b04:	4b66      	ldr	r3, [pc, #408]	; (403ca0 <outAuthHandler+0x23c>)
  403b06:	4798      	blx	r3
	/********************************
	 * authSession[0] calculations	*
	 ********************************/

	// setup authSession[0] overlay
	authSessionOffset = paramSize - numAuths * SZ_OUTAUTH;
  403b08:	44c2      	add	sl, r8
	poutAuth = (outAuth*) &xferBuf[authSessionOffset];
  403b0a:	3c06      	subs	r4, #6
  403b0c:	fa14 f48a 	uxtah	r4, r4, sl

	// grab the new nonceEven from the TPM output
	memmove(	authSessions[0].nonceEven,
  403b10:	4a64      	ldr	r2, [pc, #400]	; (403ca4 <outAuthHandler+0x240>)
  403b12:	6821      	ldr	r1, [r4, #0]
  403b14:	f8d4 e004 	ldr.w	lr, [r4, #4]
  403b18:	68a7      	ldr	r7, [r4, #8]
  403b1a:	68e0      	ldr	r0, [r4, #12]
  403b1c:	6051      	str	r1, [r2, #4]
  403b1e:	f8c2 e008 	str.w	lr, [r2, #8]
  403b22:	60d7      	str	r7, [r2, #12]
  403b24:	6110      	str	r0, [r2, #16]
  403b26:	6921      	ldr	r1, [r4, #16]
  403b28:	6151      	str	r1, [r2, #20]
				poutAuth->nonceEven,
				sizeof(authSessions[0].nonceEven) );

	// setup the HMAC calculation for authSession[0]
	memmove(HMACBuf.nonceEven, authSessions[0].nonceEven, sizeof(HMACBuf.nonceEven));
  403b2a:	6850      	ldr	r0, [r2, #4]
  403b2c:	f8d2 c008 	ldr.w	ip, [r2, #8]
  403b30:	f8d2 e00c 	ldr.w	lr, [r2, #12]
  403b34:	6917      	ldr	r7, [r2, #16]
  403b36:	6168      	str	r0, [r5, #20]
  403b38:	f8c5 c018 	str.w	ip, [r5, #24]
  403b3c:	f8c5 e01c 	str.w	lr, [r5, #28]
  403b40:	622f      	str	r7, [r5, #32]
  403b42:	6950      	ldr	r0, [r2, #20]
  403b44:	6268      	str	r0, [r5, #36]	; 0x24
	memmove(HMACBuf.nonceOdd, authSessions[0].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  403b46:	4613      	mov	r3, r2
  403b48:	f853 0f18 	ldr.w	r0, [r3, #24]!
  403b4c:	f8d3 c004 	ldr.w	ip, [r3, #4]
  403b50:	f8d3 e008 	ldr.w	lr, [r3, #8]
  403b54:	68df      	ldr	r7, [r3, #12]
  403b56:	62a8      	str	r0, [r5, #40]	; 0x28
  403b58:	f8c5 c02c 	str.w	ip, [r5, #44]	; 0x2c
  403b5c:	f8c5 e030 	str.w	lr, [r5, #48]	; 0x30
  403b60:	636f      	str	r7, [r5, #52]	; 0x34
  403b62:	6918      	ldr	r0, [r3, #16]
  403b64:	63a8      	str	r0, [r5, #56]	; 0x38
	HMACBuf.contAuth = poutAuth->contAuth;
  403b66:	7d23      	ldrb	r3, [r4, #20]
  403b68:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c

	// now do the authSession[0] HMAC
	sha1_hmac(	authSessions[0].HMACKey,
  403b6c:	4f4e      	ldr	r7, [pc, #312]	; (403ca8 <outAuthHandler+0x244>)
  403b6e:	9700      	str	r7, [sp, #0]
  403b70:	f102 002c 	add.w	r0, r2, #44	; 0x2c
  403b74:	2114      	movs	r1, #20
  403b76:	462a      	mov	r2, r5
  403b78:	233d      	movs	r3, #61	; 0x3d
  403b7a:	4d4c      	ldr	r5, [pc, #304]	; (403cac <outAuthHandler+0x248>)
  403b7c:	47a8      	blx	r5
				sizeof(HMACBuf),
				workBuf2
			  );

	// display the HMAC parameters
	dumpHMACparms(0, workBuf2);
  403b7e:	2000      	movs	r0, #0
  403b80:	4639      	mov	r1, r7
  403b82:	4b4b      	ldr	r3, [pc, #300]	; (403cb0 <outAuthHandler+0x24c>)
  403b84:	4798      	blx	r3

	// validate the output HMAC
	printf("\r\nauthSession[0] HMAC validation ");
  403b86:	484b      	ldr	r0, [pc, #300]	; (403cb4 <outAuthHandler+0x250>)
  403b88:	47c8      	blx	r9
	if( memcmp(workBuf2, poutAuth->HMACout, sizeof(poutAuth->HMACout)) )
  403b8a:	4638      	mov	r0, r7
  403b8c:	f104 0115 	add.w	r1, r4, #21
  403b90:	2214      	movs	r2, #20
  403b92:	4b49      	ldr	r3, [pc, #292]	; (403cb8 <outAuthHandler+0x254>)
  403b94:	4798      	blx	r3
  403b96:	b110      	cbz	r0, 403b9e <outAuthHandler+0x13a>
	{
		printf("failed");
  403b98:	4848      	ldr	r0, [pc, #288]	; (403cbc <outAuthHandler+0x258>)
  403b9a:	47c8      	blx	r9
  403b9c:	e002      	b.n	403ba4 <outAuthHandler+0x140>
		passFlag = false;
	}
	else
		printf("passed");
  403b9e:	4848      	ldr	r0, [pc, #288]	; (403cc0 <outAuthHandler+0x25c>)
  403ba0:	4b30      	ldr	r3, [pc, #192]	; (403c64 <outAuthHandler+0x200>)
  403ba2:	4798      	blx	r3

	printf("\r\n");
  403ba4:	4847      	ldr	r0, [pc, #284]	; (403cc4 <outAuthHandler+0x260>)
  403ba6:	4b2f      	ldr	r3, [pc, #188]	; (403c64 <outAuthHandler+0x200>)
  403ba8:	4798      	blx	r3

	if(numAuths == 2)
  403baa:	2e02      	cmp	r6, #2
  403bac:	d150      	bne.n	403c50 <outAuthHandler+0x1ec>
		/********************************
		 * authSession[1] calculations	*
		 ********************************/

	// setup authSession[1] overlay
	authSessionOffset = paramSize - (numAuths-1) * SZ_OUTAUTH;
  403bae:	f1c6 0601 	rsb	r6, r6, #1
  403bb2:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  403bb6:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
  403bba:	44b0      	add	r8, r6
	poutAuth = (outAuth*) &xferBuf[authSessionOffset];
  403bbc:	4b42      	ldr	r3, [pc, #264]	; (403cc8 <outAuthHandler+0x264>)
  403bbe:	fa13 f888 	uxtah	r8, r3, r8

	// grab the new nonceEven from the TPM output
	memmove(	authSessions[1].nonceEven,
  403bc2:	4c38      	ldr	r4, [pc, #224]	; (403ca4 <outAuthHandler+0x240>)
  403bc4:	f8d8 2000 	ldr.w	r2, [r8]
  403bc8:	f8d8 5004 	ldr.w	r5, [r8, #4]
  403bcc:	f8d8 0008 	ldr.w	r0, [r8, #8]
  403bd0:	f8d8 100c 	ldr.w	r1, [r8, #12]
  403bd4:	6462      	str	r2, [r4, #68]	; 0x44
  403bd6:	64a5      	str	r5, [r4, #72]	; 0x48
  403bd8:	64e0      	str	r0, [r4, #76]	; 0x4c
  403bda:	6521      	str	r1, [r4, #80]	; 0x50
  403bdc:	f8d8 2010 	ldr.w	r2, [r8, #16]
  403be0:	6562      	str	r2, [r4, #84]	; 0x54
				poutAuth->nonceEven,
				sizeof(authSessions[1].nonceEven) );

	// setup the HMAC calculation for authSession[1]
	memmove(HMACBuf.nonceEven, authSessions[1].nonceEven, sizeof(HMACBuf.nonceEven));
  403be2:	4a2e      	ldr	r2, [pc, #184]	; (403c9c <outAuthHandler+0x238>)
  403be4:	6c60      	ldr	r0, [r4, #68]	; 0x44
  403be6:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  403be8:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
  403bea:	6d25      	ldr	r5, [r4, #80]	; 0x50
  403bec:	6150      	str	r0, [r2, #20]
  403bee:	6197      	str	r7, [r2, #24]
  403bf0:	61d6      	str	r6, [r2, #28]
  403bf2:	6215      	str	r5, [r2, #32]
  403bf4:	6d60      	ldr	r0, [r4, #84]	; 0x54
  403bf6:	6250      	str	r0, [r2, #36]	; 0x24
	memmove(HMACBuf.nonceOdd, authSessions[1].nonceOdd, sizeof(HMACBuf.nonceOdd) );
  403bf8:	4623      	mov	r3, r4
  403bfa:	f853 0f58 	ldr.w	r0, [r3, #88]!
  403bfe:	685f      	ldr	r7, [r3, #4]
  403c00:	689e      	ldr	r6, [r3, #8]
  403c02:	68dd      	ldr	r5, [r3, #12]
  403c04:	6290      	str	r0, [r2, #40]	; 0x28
  403c06:	62d7      	str	r7, [r2, #44]	; 0x2c
  403c08:	6316      	str	r6, [r2, #48]	; 0x30
  403c0a:	6355      	str	r5, [r2, #52]	; 0x34
  403c0c:	6918      	ldr	r0, [r3, #16]
  403c0e:	6390      	str	r0, [r2, #56]	; 0x38
	HMACBuf.contAuth = 0x00;  	// this should be set by the caller...
  403c10:	2300      	movs	r3, #0
  403c12:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c

	// now do the authSession[1] HMAC
	sha1_hmac(	authSessions[1].HMACKey,
  403c16:	4d24      	ldr	r5, [pc, #144]	; (403ca8 <outAuthHandler+0x244>)
  403c18:	9500      	str	r5, [sp, #0]
  403c1a:	f104 006c 	add.w	r0, r4, #108	; 0x6c
  403c1e:	2114      	movs	r1, #20
  403c20:	233d      	movs	r3, #61	; 0x3d
  403c22:	4c22      	ldr	r4, [pc, #136]	; (403cac <outAuthHandler+0x248>)
  403c24:	47a0      	blx	r4
				sizeof(HMACBuf),
				workBuf2
			  );

	// display the HMAC parameters
	dumpHMACparms(1, workBuf2);
  403c26:	2001      	movs	r0, #1
  403c28:	4629      	mov	r1, r5
  403c2a:	4b21      	ldr	r3, [pc, #132]	; (403cb0 <outAuthHandler+0x24c>)
  403c2c:	4798      	blx	r3

		// validate the output HMAC
		printf( "\r\nauthSession[1] HMAC validation ");
  403c2e:	4827      	ldr	r0, [pc, #156]	; (403ccc <outAuthHandler+0x268>)
  403c30:	4b0c      	ldr	r3, [pc, #48]	; (403c64 <outAuthHandler+0x200>)
  403c32:	4798      	blx	r3
		if( memcmp(workBuf2, poutAuth->HMACout, sizeof(poutAuth->HMACout)) )
  403c34:	4628      	mov	r0, r5
  403c36:	f108 0115 	add.w	r1, r8, #21
  403c3a:	2214      	movs	r2, #20
  403c3c:	4b1e      	ldr	r3, [pc, #120]	; (403cb8 <outAuthHandler+0x254>)
  403c3e:	4798      	blx	r3
  403c40:	b118      	cbz	r0, 403c4a <outAuthHandler+0x1e6>
		{
			printf("failed");
  403c42:	481e      	ldr	r0, [pc, #120]	; (403cbc <outAuthHandler+0x258>)
  403c44:	4b07      	ldr	r3, [pc, #28]	; (403c64 <outAuthHandler+0x200>)
  403c46:	4798      	blx	r3
  403c48:	e002      	b.n	403c50 <outAuthHandler+0x1ec>
			passFlag = false;
		}
		else
			printf("passed");
  403c4a:	481d      	ldr	r0, [pc, #116]	; (403cc0 <outAuthHandler+0x25c>)
  403c4c:	4b05      	ldr	r3, [pc, #20]	; (403c64 <outAuthHandler+0x200>)
  403c4e:	4798      	blx	r3
	}

	printf("\r\n");
  403c50:	481c      	ldr	r0, [pc, #112]	; (403cc4 <outAuthHandler+0x260>)
  403c52:	4b04      	ldr	r3, [pc, #16]	; (403c64 <outAuthHandler+0x200>)
  403c54:	4798      	blx	r3

	return passFlag = true ? false : true; 	// invert sense
  403c56:	2000      	movs	r0, #0
}
  403c58:	b003      	add	sp, #12
  403c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c5e:	bf00      	nop
  403c60:	0040ee84 	.word	0x0040ee84
  403c64:	00406f8d 	.word	0x00406f8d
  403c68:	0040eda0 	.word	0x0040eda0
  403c6c:	0040ee98 	.word	0x0040ee98
  403c70:	2000239e 	.word	0x2000239e
  403c74:	00406c85 	.word	0x00406c85
  403c78:	0040eeb0 	.word	0x0040eeb0
  403c7c:	0040ee48 	.word	0x0040ee48
  403c80:	20002af6 	.word	0x20002af6
  403c84:	0040eed0 	.word	0x0040eed0
  403c88:	20002afc 	.word	0x20002afc
  403c8c:	00405af1 	.word	0x00405af1
  403c90:	200023a2 	.word	0x200023a2
  403c94:	00405c51 	.word	0x00405c51
  403c98:	20002bfc 	.word	0x20002bfc
  403c9c:	20002ab8 	.word	0x20002ab8
  403ca0:	00405d45 	.word	0x00405d45
  403ca4:	2000231c 	.word	0x2000231c
  403ca8:	200029b8 	.word	0x200029b8
  403cac:	00405eb1 	.word	0x00405eb1
  403cb0:	004036a5 	.word	0x004036a5
  403cb4:	0040eeec 	.word	0x0040eeec
  403cb8:	00406fdd 	.word	0x00406fdd
  403cbc:	0040ef10 	.word	0x0040ef10
  403cc0:	0040ef18 	.word	0x0040ef18
  403cc4:	0040f6fc 	.word	0x0040f6fc
  403cc8:	2000239c 	.word	0x2000239c
  403ccc:	0040ef20 	.word	0x0040ef20

00403cd0 <findCommand>:
// 		
// 	}
}

TPM_Command *findCommand(const char *commandName)//commandTableTPM_Command;
{
  403cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403cd4:	4605      	mov	r5, r0
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  403cd6:	4b0f      	ldr	r3, [pc, #60]	; (403d14 <findCommand+0x44>)
  403cd8:	881b      	ldrh	r3, [r3, #0]
  403cda:	b18b      	cbz	r3, 403d00 <findCommand+0x30>
  403cdc:	4c0e      	ldr	r4, [pc, #56]	; (403d18 <findCommand+0x48>)
  403cde:	f104 0210 	add.w	r2, r4, #16
  403ce2:	f103 38ff 	add.w	r8, r3, #4294967295
  403ce6:	fa1f f888 	uxth.w	r8, r8
  403cea:	eb02 1808 	add.w	r8, r2, r8, lsl #4
	{
		pCommand = &commandTable[i];
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
  403cee:	4e0b      	ldr	r6, [pc, #44]	; (403d1c <findCommand+0x4c>)
  403cf0:	4628      	mov	r0, r5
  403cf2:	6821      	ldr	r1, [r4, #0]
  403cf4:	47b0      	blx	r6
  403cf6:	b130      	cbz	r0, 403d06 <findCommand+0x36>
  403cf8:	3410      	adds	r4, #16
TPM_Command *findCommand(const char *commandName)//commandTableTPM_Command;
{
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  403cfa:	4544      	cmp	r4, r8
  403cfc:	d1f8      	bne.n	403cf0 <findCommand+0x20>
  403cfe:	e005      	b.n	403d0c <findCommand+0x3c>
		pCommand = &commandTable[i];
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
			return pCommand;
	}
	/* not found... */
	return (TPM_Command *) NULL;
  403d00:	2000      	movs	r0, #0
  403d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	TPM_Command *pCommand;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pCommand = &commandTable[i];
  403d06:	4620      	mov	r0, r4
  403d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(! (strcmp(commandName, (char*) pCommand->commandName )) )
			return pCommand;
	}
	/* not found... */
	return (TPM_Command *) NULL;
  403d0c:	2000      	movs	r0, #0
}
  403d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d12:	bf00      	nop
  403d14:	2000069c 	.word	0x2000069c
  403d18:	20000328 	.word	0x20000328
  403d1c:	0040749d 	.word	0x0040749d

00403d20 <findFuncPtr>:


TPM_FuncPtr *findFuncPtr(const char *commandName)//FuncPtrTable,TPM_FuncPtr;
{
  403d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d24:	4605      	mov	r5, r0
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  403d26:	4b0f      	ldr	r3, [pc, #60]	; (403d64 <findFuncPtr+0x44>)
  403d28:	881b      	ldrh	r3, [r3, #0]
  403d2a:	b18b      	cbz	r3, 403d50 <findFuncPtr+0x30>
  403d2c:	4c0e      	ldr	r4, [pc, #56]	; (403d68 <findFuncPtr+0x48>)
  403d2e:	f104 0208 	add.w	r2, r4, #8
  403d32:	f103 38ff 	add.w	r8, r3, #4294967295
  403d36:	fa1f f888 	uxth.w	r8, r8
  403d3a:	eb02 08c8 	add.w	r8, r2, r8, lsl #3
	{
		pFuncPtr = &FuncPtrTable[i];
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
  403d3e:	4e0b      	ldr	r6, [pc, #44]	; (403d6c <findFuncPtr+0x4c>)
  403d40:	4628      	mov	r0, r5
  403d42:	6821      	ldr	r1, [r4, #0]
  403d44:	47b0      	blx	r6
  403d46:	b130      	cbz	r0, 403d56 <findFuncPtr+0x36>
  403d48:	3408      	adds	r4, #8
TPM_FuncPtr *findFuncPtr(const char *commandName)//FuncPtrTable,TPM_FuncPtr;
{
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
  403d4a:	4544      	cmp	r4, r8
  403d4c:	d1f8      	bne.n	403d40 <findFuncPtr+0x20>
  403d4e:	e005      	b.n	403d5c <findFuncPtr+0x3c>
		pFuncPtr = &FuncPtrTable[i];
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
		return pFuncPtr;
	}
	/* not found... */
	return (TPM_FuncPtr *) NULL;
  403d50:	2000      	movs	r0, #0
  403d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	TPM_FuncPtr *pFuncPtr;
	uint16_t	i;

	for(i=0; i < numCommands; i++)
	{
		pFuncPtr = &FuncPtrTable[i];
  403d56:	4620      	mov	r0, r4
  403d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(! (strcmp(commandName, (char*) pFuncPtr->commandName )) )
		return pFuncPtr;
	}
	/* not found... */
	return (TPM_FuncPtr *) NULL;
  403d5c:	2000      	movs	r0, #0
}
  403d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d62:	bf00      	nop
  403d64:	2000069c 	.word	0x2000069c
  403d68:	200008a8 	.word	0x200008a8
  403d6c:	0040749d 	.word	0x0040749d

00403d70 <init_xferbuf>:

/*****************************************************************************************************/
void init_xferbuf()
{
  403d70:	4b04      	ldr	r3, [pc, #16]	; (403d84 <init_xferbuf+0x14>)
  403d72:	f503 6180 	add.w	r1, r3, #1024	; 0x400
	uint16_t	i;
	for(i=0; i<sizeof(xferBuf); i++)
		xferBuf[i]=0;
  403d76:	2200      	movs	r2, #0
  403d78:	f803 2f01 	strb.w	r2, [r3, #1]!

/*****************************************************************************************************/
void init_xferbuf()
{
	uint16_t	i;
	for(i=0; i<sizeof(xferBuf); i++)
  403d7c:	428b      	cmp	r3, r1
  403d7e:	d1fb      	bne.n	403d78 <init_xferbuf+0x8>
		xferBuf[i]=0;
}
  403d80:	4770      	bx	lr
  403d82:	bf00      	nop
  403d84:	2000239b 	.word	0x2000239b

00403d88 <genericFunc>:

/*****************************************************************************************************/


void genericFunc( TPM_Command *pCommand )
{
  403d88:	b508      	push	{r3, lr}
	// generic send/receive routine (generally used for 0Auth commands)
	// can also be used for compliance mode (fixed) vectors
	// printf("\r\n    genericFunc called");

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  403d8a:	2001      	movs	r0, #1
  403d8c:	4601      	mov	r1, r0
  403d8e:	4b01      	ldr	r3, [pc, #4]	; (403d94 <genericFunc+0xc>)
  403d90:	4798      	blx	r3
  403d92:	bd08      	pop	{r3, pc}
  403d94:	00406815 	.word	0x00406815

00403d98 <isZeroBigInt256>:
1010 128
*************************************************/

bool isZeroBigInt256(BigInt256* a) {
	for (int i = 7; i >= 0; i--) {
		if (a->data[i]) {
  403d98:	69c3      	ldr	r3, [r0, #28]
  403d9a:	b93b      	cbnz	r3, 403dac <isZeroBigInt256+0x14>
  403d9c:	18c2      	adds	r2, r0, r3
  403d9e:	6992      	ldr	r2, [r2, #24]
  403da0:	b932      	cbnz	r2, 403db0 <isZeroBigInt256+0x18>
  403da2:	3b04      	subs	r3, #4
/**************************************************
1010 128
*************************************************/

bool isZeroBigInt256(BigInt256* a) {
	for (int i = 7; i >= 0; i--) {
  403da4:	f113 0f1c 	cmn.w	r3, #28
  403da8:	d1f8      	bne.n	403d9c <isZeroBigInt256+0x4>
  403daa:	e003      	b.n	403db4 <isZeroBigInt256+0x1c>
		if (a->data[i]) {
			return false;
  403dac:	2000      	movs	r0, #0
  403dae:	4770      	bx	lr
  403db0:	2000      	movs	r0, #0
  403db2:	4770      	bx	lr
		}
	}
	return true;
  403db4:	2001      	movs	r0, #1
}
  403db6:	4770      	bx	lr

00403db8 <copyBigInt256>:
void copyBigInt256(BigInt256* a, BigInt256* b) {
  403db8:	b470      	push	{r4, r5, r6}
	memcpy(a, b, sizeof(BigInt256));
  403dba:	f101 0320 	add.w	r3, r1, #32
  403dbe:	680e      	ldr	r6, [r1, #0]
  403dc0:	684d      	ldr	r5, [r1, #4]
  403dc2:	688c      	ldr	r4, [r1, #8]
  403dc4:	68ca      	ldr	r2, [r1, #12]
  403dc6:	6006      	str	r6, [r0, #0]
  403dc8:	6045      	str	r5, [r0, #4]
  403dca:	6084      	str	r4, [r0, #8]
  403dcc:	60c2      	str	r2, [r0, #12]
  403dce:	3110      	adds	r1, #16
  403dd0:	3010      	adds	r0, #16
  403dd2:	4299      	cmp	r1, r3
  403dd4:	d1f3      	bne.n	403dbe <copyBigInt256+0x6>
  403dd6:	680b      	ldr	r3, [r1, #0]
  403dd8:	6003      	str	r3, [r0, #0]
}
  403dda:	bc70      	pop	{r4, r5, r6}
  403ddc:	4770      	bx	lr
  403dde:	bf00      	nop

00403de0 <addBigInt256>:
void addBigInt256(BigInt256* a, BigInt256* b) {
  403de0:	b4f0      	push	{r4, r5, r6, r7}
  403de2:	2300      	movs	r3, #0
	uint32_t f = 0;
  403de4:	461e      	mov	r6, r3
	for (int i = 0; i < 9; i++) {
		uint32_t c = a->data[i] + b->data[i] + f;
		if (c < a->data[i] && c < b->data[i]) {
			f = 1;
		} else {
			f = 0;
  403de6:	461f      	mov	r7, r3
	memcpy(a, b, sizeof(BigInt256));
}
void addBigInt256(BigInt256* a, BigInt256* b) {
	uint32_t f = 0;
	for (int i = 0; i < 9; i++) {
		uint32_t c = a->data[i] + b->data[i] + f;
  403de8:	58c4      	ldr	r4, [r0, r3]
  403dea:	58cd      	ldr	r5, [r1, r3]
  403dec:	192a      	adds	r2, r5, r4
  403dee:	4432      	add	r2, r6
		if (c < a->data[i] && c < b->data[i]) {
  403df0:	4294      	cmp	r4, r2
  403df2:	d904      	bls.n	403dfe <addBigInt256+0x1e>
  403df4:	4295      	cmp	r5, r2
  403df6:	bf94      	ite	ls
  403df8:	2600      	movls	r6, #0
  403dfa:	2601      	movhi	r6, #1
  403dfc:	e000      	b.n	403e00 <addBigInt256+0x20>
			f = 1;
		} else {
			f = 0;
  403dfe:	463e      	mov	r6, r7
		}
		a->data[i] = c;
  403e00:	50c2      	str	r2, [r0, r3]
  403e02:	3304      	adds	r3, #4
void copyBigInt256(BigInt256* a, BigInt256* b) {
	memcpy(a, b, sizeof(BigInt256));
}
void addBigInt256(BigInt256* a, BigInt256* b) {
	uint32_t f = 0;
	for (int i = 0; i < 9; i++) {
  403e04:	2b24      	cmp	r3, #36	; 0x24
  403e06:	d1ef      	bne.n	403de8 <addBigInt256+0x8>
		} else {
			f = 0;
		}
		a->data[i] = c;
	}
}
  403e08:	bcf0      	pop	{r4, r5, r6, r7}
  403e0a:	4770      	bx	lr

00403e0c <subBigInt256>:
void subBigInt256(BigInt256* a, BigInt256* b) {
  403e0c:	b4f0      	push	{r4, r5, r6, r7}
  403e0e:	2300      	movs	r3, #0
	uint32_t f = 0;
  403e10:	461d      	mov	r5, r3
	for (int i = 0; i < 9; i++) {
		uint32_t t = 0;
		if (a->data[i] - f < b->data[i] || a->data[i] < b->data[i] + f) {
			t = 1;
  403e12:	2701      	movs	r7, #1
}
void subBigInt256(BigInt256* a, BigInt256* b) {
	uint32_t f = 0;
	for (int i = 0; i < 9; i++) {
		uint32_t t = 0;
		if (a->data[i] - f < b->data[i] || a->data[i] < b->data[i] + f) {
  403e14:	58c6      	ldr	r6, [r0, r3]
  403e16:	1b74      	subs	r4, r6, r5
  403e18:	58ca      	ldr	r2, [r1, r3]
  403e1a:	4294      	cmp	r4, r2
  403e1c:	d305      	bcc.n	403e2a <subBigInt256+0x1e>
  403e1e:	4415      	add	r5, r2
  403e20:	42ae      	cmp	r6, r5
  403e22:	bf2c      	ite	cs
  403e24:	2500      	movcs	r5, #0
  403e26:	2501      	movcc	r5, #1
  403e28:	e000      	b.n	403e2c <subBigInt256+0x20>
			t = 1;
  403e2a:	463d      	mov	r5, r7
		}
		a->data[i] -= b->data[i] + f;
  403e2c:	1aa2      	subs	r2, r4, r2
  403e2e:	50c2      	str	r2, [r0, r3]
  403e30:	3304      	adds	r3, #4
		a->data[i] = c;
	}
}
void subBigInt256(BigInt256* a, BigInt256* b) {
	uint32_t f = 0;
	for (int i = 0; i < 9; i++) {
  403e32:	2b24      	cmp	r3, #36	; 0x24
  403e34:	d1ee      	bne.n	403e14 <subBigInt256+0x8>
			t = 1;
		}
		a->data[i] -= b->data[i] + f;
		f = t;
	}
}
  403e36:	bcf0      	pop	{r4, r5, r6, r7}
  403e38:	4770      	bx	lr
  403e3a:	bf00      	nop

00403e3c <descBigInt256>:
void descBigInt256(BigInt256* a) {
  403e3c:	b410      	push	{r4}
	for (int i = 0; i < 8; i++) {
		if (a->data[i]) {
  403e3e:	6801      	ldr	r1, [r0, #0]
  403e40:	b171      	cbz	r1, 403e60 <descBigInt256+0x24>
  403e42:	e002      	b.n	403e4a <descBigInt256+0xe>
  403e44:	6859      	ldr	r1, [r3, #4]
  403e46:	b129      	cbz	r1, 403e54 <descBigInt256+0x18>
  403e48:	e000      	b.n	403e4c <descBigInt256+0x10>
		a->data[i] -= b->data[i] + f;
		f = t;
	}
}
void descBigInt256(BigInt256* a) {
	for (int i = 0; i < 8; i++) {
  403e4a:	2200      	movs	r2, #0
		if (a->data[i]) {
			--a->data[i];
  403e4c:	3901      	subs	r1, #1
  403e4e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			break;
  403e52:	e00d      	b.n	403e70 <descBigInt256+0x34>
		} else {
			--a->data[i];
  403e54:	f843 4f04 	str.w	r4, [r3, #4]!
		a->data[i] -= b->data[i] + f;
		f = t;
	}
}
void descBigInt256(BigInt256* a) {
	for (int i = 0; i < 8; i++) {
  403e58:	3201      	adds	r2, #1
  403e5a:	2a08      	cmp	r2, #8
  403e5c:	d1f2      	bne.n	403e44 <descBigInt256+0x8>
  403e5e:	e007      	b.n	403e70 <descBigInt256+0x34>
		if (a->data[i]) {
			--a->data[i];
			break;
		} else {
			--a->data[i];
  403e60:	f04f 33ff 	mov.w	r3, #4294967295
  403e64:	6003      	str	r3, [r0, #0]
  403e66:	4603      	mov	r3, r0
		a->data[i] -= b->data[i] + f;
		f = t;
	}
}
void descBigInt256(BigInt256* a) {
	for (int i = 0; i < 8; i++) {
  403e68:	2201      	movs	r2, #1
		if (a->data[i]) {
			--a->data[i];
			break;
		} else {
			--a->data[i];
  403e6a:	f04f 34ff 	mov.w	r4, #4294967295
  403e6e:	e7e9      	b.n	403e44 <descBigInt256+0x8>
		}
	}
}
  403e70:	f85d 4b04 	ldr.w	r4, [sp], #4
  403e74:	4770      	bx	lr
  403e76:	bf00      	nop

00403e78 <div2BigInt256>:
void div2BigInt256(BigInt256* a) {
  403e78:	b410      	push	{r4}
	uint32_t f = 0;
	for (int i = 8; i >= 0; i--) {
		uint32_t c = a->data[i] & 1;
		a->data[i] >>= 1;
		a->data[i] |= f << 31;
		f = c;
  403e7a:	2309      	movs	r3, #9
			--a->data[i];
		}
	}
}
void div2BigInt256(BigInt256* a) {
	uint32_t f = 0;
  403e7c:	2100      	movs	r1, #0
	for (int i = 8; i >= 0; i--) {
		uint32_t c = a->data[i] & 1;
  403e7e:	6a02      	ldr	r2, [r0, #32]
  403e80:	f002 0401 	and.w	r4, r2, #1
		a->data[i] >>= 1;
		a->data[i] |= f << 31;
  403e84:	07c9      	lsls	r1, r1, #31
  403e86:	ea41 0252 	orr.w	r2, r1, r2, lsr #1
  403e8a:	6202      	str	r2, [r0, #32]
  403e8c:	3804      	subs	r0, #4
		}
	}
}
void div2BigInt256(BigInt256* a) {
	uint32_t f = 0;
	for (int i = 8; i >= 0; i--) {
  403e8e:	3b01      	subs	r3, #1
  403e90:	d001      	beq.n	403e96 <div2BigInt256+0x1e>
		uint32_t c = a->data[i] & 1;
		a->data[i] >>= 1;
		a->data[i] |= f << 31;
		f = c;
  403e92:	4621      	mov	r1, r4
  403e94:	e7f3      	b.n	403e7e <div2BigInt256+0x6>
	}
}
  403e96:	f85d 4b04 	ldr.w	r4, [sp], #4
  403e9a:	4770      	bx	lr

00403e9c <mul2BigInt256>:
void mul2BigInt256(BigInt256* a) {
  403e9c:	2300      	movs	r3, #0
	uint32_t f = 0;
  403e9e:	4619      	mov	r1, r3
	for (int i = 0; i < 9; i++) {
		uint32_t c = a->data[i] & (1U << 31);
  403ea0:	58c2      	ldr	r2, [r0, r3]
		a->data[i] <<= 1;
		a->data[i] |= f;
  403ea2:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
  403ea6:	50c1      	str	r1, [r0, r3]
		f = (c != 0);
  403ea8:	0fd1      	lsrs	r1, r2, #31
  403eaa:	3304      	adds	r3, #4
		f = c;
	}
}
void mul2BigInt256(BigInt256* a) {
	uint32_t f = 0;
	for (int i = 0; i < 9; i++) {
  403eac:	2b24      	cmp	r3, #36	; 0x24
  403eae:	d1f7      	bne.n	403ea0 <mul2BigInt256+0x4>
		uint32_t c = a->data[i] & (1U << 31);
		a->data[i] <<= 1;
		a->data[i] |= f;
		f = (c != 0);
	}
}
  403eb0:	4770      	bx	lr
  403eb2:	bf00      	nop

00403eb4 <compareTo>:
int compareTo(BigInt256* a, BigInt256* b) {
  403eb4:	b410      	push	{r4}
	for (int i = 8; i >= 0; i--) {
		if (a->data[i] != b->data[i]) {
  403eb6:	6a04      	ldr	r4, [r0, #32]
  403eb8:	6a0a      	ldr	r2, [r1, #32]
  403eba:	4294      	cmp	r4, r2
  403ebc:	d106      	bne.n	403ecc <compareTo+0x18>
  403ebe:	2300      	movs	r3, #0
  403ec0:	18c2      	adds	r2, r0, r3
  403ec2:	69d4      	ldr	r4, [r2, #28]
  403ec4:	18ca      	adds	r2, r1, r3
  403ec6:	69d2      	ldr	r2, [r2, #28]
  403ec8:	4294      	cmp	r4, r2
  403eca:	d005      	beq.n	403ed8 <compareTo+0x24>
			if (a->data[i] > b->data[i]) {
				return 1;
  403ecc:	4294      	cmp	r4, r2
  403ece:	bf94      	ite	ls
  403ed0:	f04f 30ff 	movls.w	r0, #4294967295
  403ed4:	2001      	movhi	r0, #1
  403ed6:	e004      	b.n	403ee2 <compareTo+0x2e>
  403ed8:	3b04      	subs	r3, #4
		a->data[i] |= f;
		f = (c != 0);
	}
}
int compareTo(BigInt256* a, BigInt256* b) {
	for (int i = 8; i >= 0; i--) {
  403eda:	f113 0f20 	cmn.w	r3, #32
  403ede:	d1ef      	bne.n	403ec0 <compareTo+0xc>
			} else {
				return -1;
			}
		}
	}
	return 0;
  403ee0:	2000      	movs	r0, #0
}
  403ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
  403ee6:	4770      	bx	lr

00403ee8 <modBigInt256>:
	}
	for (int i = 0; i < 9; i++) {
		a->data[i] = ret.data[i];
	}
}
void modBigInt256(BigInt256* a, BigInt256* b) {
  403ee8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403eec:	b08b      	sub	sp, #44	; 0x2c
  403eee:	4604      	mov	r4, r0
  403ef0:	460f      	mov	r7, r1
	while (compareTo(a, b) >= 0) {
  403ef2:	4d10      	ldr	r5, [pc, #64]	; (403f34 <modBigInt256+0x4c>)
		BigInt256 c;
		copyBigInt256(&c, b);
  403ef4:	f8df 9048 	ldr.w	r9, [pc, #72]	; 403f40 <modBigInt256+0x58>
		while (compareTo(a, &c) >= 0) {
			mul2BigInt256(&c);
  403ef8:	4e0f      	ldr	r6, [pc, #60]	; (403f38 <modBigInt256+0x50>)
		}
		div2BigInt256(&c);
  403efa:	f8df 8048 	ldr.w	r8, [pc, #72]	; 403f44 <modBigInt256+0x5c>
	for (int i = 0; i < 9; i++) {
		a->data[i] = ret.data[i];
	}
}
void modBigInt256(BigInt256* a, BigInt256* b) {
	while (compareTo(a, b) >= 0) {
  403efe:	e010      	b.n	403f22 <modBigInt256+0x3a>
		BigInt256 c;
		copyBigInt256(&c, b);
  403f00:	a801      	add	r0, sp, #4
  403f02:	4639      	mov	r1, r7
  403f04:	47c8      	blx	r9
		while (compareTo(a, &c) >= 0) {
  403f06:	e001      	b.n	403f0c <modBigInt256+0x24>
			mul2BigInt256(&c);
  403f08:	a801      	add	r0, sp, #4
  403f0a:	47b0      	blx	r6
}
void modBigInt256(BigInt256* a, BigInt256* b) {
	while (compareTo(a, b) >= 0) {
		BigInt256 c;
		copyBigInt256(&c, b);
		while (compareTo(a, &c) >= 0) {
  403f0c:	4620      	mov	r0, r4
  403f0e:	a901      	add	r1, sp, #4
  403f10:	47a8      	blx	r5
  403f12:	2800      	cmp	r0, #0
  403f14:	daf8      	bge.n	403f08 <modBigInt256+0x20>
			mul2BigInt256(&c);
		}
		div2BigInt256(&c);
  403f16:	a801      	add	r0, sp, #4
  403f18:	47c0      	blx	r8
		subBigInt256(a, &c);
  403f1a:	4620      	mov	r0, r4
  403f1c:	a901      	add	r1, sp, #4
  403f1e:	4b07      	ldr	r3, [pc, #28]	; (403f3c <modBigInt256+0x54>)
  403f20:	4798      	blx	r3
	for (int i = 0; i < 9; i++) {
		a->data[i] = ret.data[i];
	}
}
void modBigInt256(BigInt256* a, BigInt256* b) {
	while (compareTo(a, b) >= 0) {
  403f22:	4620      	mov	r0, r4
  403f24:	4639      	mov	r1, r7
  403f26:	47a8      	blx	r5
  403f28:	2800      	cmp	r0, #0
  403f2a:	dae9      	bge.n	403f00 <modBigInt256+0x18>
			mul2BigInt256(&c);
		}
		div2BigInt256(&c);
		subBigInt256(a, &c);
	}
}
  403f2c:	b00b      	add	sp, #44	; 0x2c
  403f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403f32:	bf00      	nop
  403f34:	00403eb5 	.word	0x00403eb5
  403f38:	00403e9d 	.word	0x00403e9d
  403f3c:	00403e0d 	.word	0x00403e0d
  403f40:	00403db9 	.word	0x00403db9
  403f44:	00403e79 	.word	0x00403e79

00403f48 <mulBigInt256>:
			}
		}
	}
	return 0;
}
void mulBigInt256(BigInt256* a, BigInt256* b, BigInt256* p) {
  403f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403f4c:	b092      	sub	sp, #72	; 0x48
  403f4e:	4604      	mov	r4, r0
  403f50:	4615      	mov	r5, r2
  403f52:	2300      	movs	r3, #0
	BigInt256 c, ret;
	for (int i = 0; i < 9; i++) {
		c.data[i] = b->data[i];
		ret.data[i] = 0;
  403f54:	461e      	mov	r6, r3
	return 0;
}
void mulBigInt256(BigInt256* a, BigInt256* b, BigInt256* p) {
	BigInt256 c, ret;
	for (int i = 0; i < 9; i++) {
		c.data[i] = b->data[i];
  403f56:	58ca      	ldr	r2, [r1, r3]
  403f58:	a809      	add	r0, sp, #36	; 0x24
  403f5a:	501a      	str	r2, [r3, r0]
		ret.data[i] = 0;
  403f5c:	f84d 6003 	str.w	r6, [sp, r3]
  403f60:	3304      	adds	r3, #4
	}
	return 0;
}
void mulBigInt256(BigInt256* a, BigInt256* b, BigInt256* p) {
	BigInt256 c, ret;
	for (int i = 0; i < 9; i++) {
  403f62:	2b24      	cmp	r3, #36	; 0x24
  403f64:	d1f7      	bne.n	403f56 <mulBigInt256+0xe>
		c.data[i] = b->data[i];
		ret.data[i] = 0;
	}
	modBigInt256(a, p);
  403f66:	4620      	mov	r0, r4
  403f68:	4629      	mov	r1, r5
  403f6a:	4b1a      	ldr	r3, [pc, #104]	; (403fd4 <mulBigInt256+0x8c>)
  403f6c:	4798      	blx	r3
	while (!isZeroBigInt256(&c)) {
  403f6e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 403fe8 <mulBigInt256+0xa0>
		if (c.data[0] & 1) {
			addBigInt256(&ret, a);
  403f72:	4f19      	ldr	r7, [pc, #100]	; (403fd8 <mulBigInt256+0x90>)
			if (compareTo(&ret, p) >= 0) {
  403f74:	4e19      	ldr	r6, [pc, #100]	; (403fdc <mulBigInt256+0x94>)
	for (int i = 0; i < 9; i++) {
		c.data[i] = b->data[i];
		ret.data[i] = 0;
	}
	modBigInt256(a, p);
	while (!isZeroBigInt256(&c)) {
  403f76:	e01e      	b.n	403fb6 <mulBigInt256+0x6e>
		if (c.data[0] & 1) {
  403f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403f7a:	f013 0f01 	tst.w	r3, #1
  403f7e:	d00b      	beq.n	403f98 <mulBigInt256+0x50>
			addBigInt256(&ret, a);
  403f80:	4668      	mov	r0, sp
  403f82:	4621      	mov	r1, r4
  403f84:	47b8      	blx	r7
			if (compareTo(&ret, p) >= 0) {
  403f86:	4668      	mov	r0, sp
  403f88:	4629      	mov	r1, r5
  403f8a:	47b0      	blx	r6
  403f8c:	2800      	cmp	r0, #0
  403f8e:	db03      	blt.n	403f98 <mulBigInt256+0x50>
				subBigInt256(&ret, p);
  403f90:	4668      	mov	r0, sp
  403f92:	4629      	mov	r1, r5
  403f94:	4b12      	ldr	r3, [pc, #72]	; (403fe0 <mulBigInt256+0x98>)
  403f96:	4798      	blx	r3
			}
		}
		addBigInt256(a, a);
  403f98:	4620      	mov	r0, r4
  403f9a:	4621      	mov	r1, r4
  403f9c:	47b8      	blx	r7
		if (compareTo(a, p) >= 0) {
  403f9e:	4620      	mov	r0, r4
  403fa0:	4629      	mov	r1, r5
  403fa2:	47b0      	blx	r6
  403fa4:	2800      	cmp	r0, #0
  403fa6:	db03      	blt.n	403fb0 <mulBigInt256+0x68>
			subBigInt256(a, p);
  403fa8:	4620      	mov	r0, r4
  403faa:	4629      	mov	r1, r5
  403fac:	4b0c      	ldr	r3, [pc, #48]	; (403fe0 <mulBigInt256+0x98>)
  403fae:	4798      	blx	r3
		}
		div2BigInt256(&c);
  403fb0:	a809      	add	r0, sp, #36	; 0x24
  403fb2:	4b0c      	ldr	r3, [pc, #48]	; (403fe4 <mulBigInt256+0x9c>)
  403fb4:	4798      	blx	r3
	for (int i = 0; i < 9; i++) {
		c.data[i] = b->data[i];
		ret.data[i] = 0;
	}
	modBigInt256(a, p);
	while (!isZeroBigInt256(&c)) {
  403fb6:	a809      	add	r0, sp, #36	; 0x24
  403fb8:	47c0      	blx	r8
  403fba:	2800      	cmp	r0, #0
  403fbc:	d0dc      	beq.n	403f78 <mulBigInt256+0x30>
  403fbe:	2300      	movs	r3, #0
			subBigInt256(a, p);
		}
		div2BigInt256(&c);
	}
	for (int i = 0; i < 9; i++) {
		a->data[i] = ret.data[i];
  403fc0:	f85d 2003 	ldr.w	r2, [sp, r3]
  403fc4:	50e2      	str	r2, [r4, r3]
  403fc6:	3304      	adds	r3, #4
		if (compareTo(a, p) >= 0) {
			subBigInt256(a, p);
		}
		div2BigInt256(&c);
	}
	for (int i = 0; i < 9; i++) {
  403fc8:	2b24      	cmp	r3, #36	; 0x24
  403fca:	d1f9      	bne.n	403fc0 <mulBigInt256+0x78>
		a->data[i] = ret.data[i];
	}
}
  403fcc:	b012      	add	sp, #72	; 0x48
  403fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403fd2:	bf00      	nop
  403fd4:	00403ee9 	.word	0x00403ee9
  403fd8:	00403de1 	.word	0x00403de1
  403fdc:	00403eb5 	.word	0x00403eb5
  403fe0:	00403e0d 	.word	0x00403e0d
  403fe4:	00403e79 	.word	0x00403e79
  403fe8:	00403d99 	.word	0x00403d99

00403fec <powBigInt256>:
void powBigInt256(BigInt256* a, BigInt256* b, BigInt256* p) {
  403fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403ff0:	b092      	sub	sp, #72	; 0x48
  403ff2:	4604      	mov	r4, r0
  403ff4:	4616      	mov	r6, r2
  403ff6:	2300      	movs	r3, #0
	BigInt256 c, ret;
	for (int i = 0; i < 9; i++) {
		c.data[i] = b->data[i];
		ret.data[i] = 0;
  403ff8:	461a      	mov	r2, r3
	}
}
void powBigInt256(BigInt256* a, BigInt256* b, BigInt256* p) {
	BigInt256 c, ret;
	for (int i = 0; i < 9; i++) {
		c.data[i] = b->data[i];
  403ffa:	58c8      	ldr	r0, [r1, r3]
  403ffc:	ad09      	add	r5, sp, #36	; 0x24
  403ffe:	5158      	str	r0, [r3, r5]
		ret.data[i] = 0;
  404000:	f84d 2003 	str.w	r2, [sp, r3]
  404004:	3304      	adds	r3, #4
		a->data[i] = ret.data[i];
	}
}
void powBigInt256(BigInt256* a, BigInt256* b, BigInt256* p) {
	BigInt256 c, ret;
	for (int i = 0; i < 9; i++) {
  404006:	2b24      	cmp	r3, #36	; 0x24
  404008:	d1f7      	bne.n	403ffa <powBigInt256+0xe>
		c.data[i] = b->data[i];
		ret.data[i] = 0;
	}
	ret.data[0] = 1;
  40400a:	2301      	movs	r3, #1
  40400c:	9300      	str	r3, [sp, #0]
	modBigInt256(a, p);
  40400e:	4620      	mov	r0, r4
  404010:	4631      	mov	r1, r6
  404012:	4b11      	ldr	r3, [pc, #68]	; (404058 <powBigInt256+0x6c>)
  404014:	4798      	blx	r3
	while (!isZeroBigInt256(&c)) {
  404016:	4f11      	ldr	r7, [pc, #68]	; (40405c <powBigInt256+0x70>)
		if (c.data[0] & 1) {
			mulBigInt256(&ret, a, p);
  404018:	4d11      	ldr	r5, [pc, #68]	; (404060 <powBigInt256+0x74>)
		}
		mulBigInt256(a, a, p);
		div2BigInt256(&c);
  40401a:	f8df 8048 	ldr.w	r8, [pc, #72]	; 404064 <powBigInt256+0x78>
		c.data[i] = b->data[i];
		ret.data[i] = 0;
	}
	ret.data[0] = 1;
	modBigInt256(a, p);
	while (!isZeroBigInt256(&c)) {
  40401e:	e00d      	b.n	40403c <powBigInt256+0x50>
		if (c.data[0] & 1) {
  404020:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404022:	f013 0f01 	tst.w	r3, #1
  404026:	d003      	beq.n	404030 <powBigInt256+0x44>
			mulBigInt256(&ret, a, p);
  404028:	4668      	mov	r0, sp
  40402a:	4621      	mov	r1, r4
  40402c:	4632      	mov	r2, r6
  40402e:	47a8      	blx	r5
		}
		mulBigInt256(a, a, p);
  404030:	4620      	mov	r0, r4
  404032:	4621      	mov	r1, r4
  404034:	4632      	mov	r2, r6
  404036:	47a8      	blx	r5
		div2BigInt256(&c);
  404038:	a809      	add	r0, sp, #36	; 0x24
  40403a:	47c0      	blx	r8
		c.data[i] = b->data[i];
		ret.data[i] = 0;
	}
	ret.data[0] = 1;
	modBigInt256(a, p);
	while (!isZeroBigInt256(&c)) {
  40403c:	a809      	add	r0, sp, #36	; 0x24
  40403e:	47b8      	blx	r7
  404040:	2800      	cmp	r0, #0
  404042:	d0ed      	beq.n	404020 <powBigInt256+0x34>
  404044:	2300      	movs	r3, #0
		}
		mulBigInt256(a, a, p);
		div2BigInt256(&c);
	}
	for (int i = 0; i < 9; i++) {
		a->data[i] = ret.data[i];
  404046:	f85d 2003 	ldr.w	r2, [sp, r3]
  40404a:	50e2      	str	r2, [r4, r3]
  40404c:	3304      	adds	r3, #4
			mulBigInt256(&ret, a, p);
		}
		mulBigInt256(a, a, p);
		div2BigInt256(&c);
	}
	for (int i = 0; i < 9; i++) {
  40404e:	2b24      	cmp	r3, #36	; 0x24
  404050:	d1f9      	bne.n	404046 <powBigInt256+0x5a>
		a->data[i] = ret.data[i];
	}
}
  404052:	b012      	add	sp, #72	; 0x48
  404054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404058:	00403ee9 	.word	0x00403ee9
  40405c:	00403d99 	.word	0x00403d99
  404060:	00403f49 	.word	0x00403f49
  404064:	00403e79 	.word	0x00403e79

00404068 <print16BigInt256>:
		}
		div2BigInt256(&c);
		subBigInt256(a, &c);
	}
}
void print16BigInt256(BigInt256* a) {
  404068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40406a:	4606      	mov	r6, r0
	int i;
	for (i = 7; i >= 0; i--) {
		if (a->data[i]) {
  40406c:	69c3      	ldr	r3, [r0, #28]
  40406e:	bb13      	cbnz	r3, 4040b6 <print16BigInt256+0x4e>
  404070:	4603      	mov	r3, r0
		subBigInt256(a, &c);
	}
}
void print16BigInt256(BigInt256* a) {
	int i;
	for (i = 7; i >= 0; i--) {
  404072:	2506      	movs	r5, #6
		if (a->data[i]) {
  404074:	699a      	ldr	r2, [r3, #24]
  404076:	b972      	cbnz	r2, 404096 <print16BigInt256+0x2e>
		subBigInt256(a, &c);
	}
}
void print16BigInt256(BigInt256* a) {
	int i;
	for (i = 7; i >= 0; i--) {
  404078:	3d01      	subs	r5, #1
  40407a:	3b04      	subs	r3, #4
  40407c:	f1b5 3fff 	cmp.w	r5, #4294967295
  404080:	d1f8      	bne.n	404074 <print16BigInt256+0xc>
  404082:	e014      	b.n	4040ae <print16BigInt256+0x46>
	if (i < 0) {
		printf("0");
	} else {
		printf("%X", a->data[i]);
		for (--i; i >= 0; i--) {
			printf("%08X", a->data[i]);
  404084:	4638      	mov	r0, r7
  404086:	f855 1d04 	ldr.w	r1, [r5, #-4]!
  40408a:	47b0      	blx	r6
	}
	if (i < 0) {
		printf("0");
	} else {
		printf("%X", a->data[i]);
		for (--i; i >= 0; i--) {
  40408c:	3c01      	subs	r4, #1
  40408e:	f1b4 3fff 	cmp.w	r4, #4294967295
  404092:	d1f7      	bne.n	404084 <print16BigInt256+0x1c>
  404094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	}
	if (i < 0) {
		printf("0");
	} else {
		printf("%X", a->data[i]);
  404096:	480c      	ldr	r0, [pc, #48]	; (4040c8 <print16BigInt256+0x60>)
  404098:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
  40409c:	4b0b      	ldr	r3, [pc, #44]	; (4040cc <print16BigInt256+0x64>)
  40409e:	4798      	blx	r3
		for (--i; i >= 0; i--) {
  4040a0:	1e6c      	subs	r4, r5, #1
  4040a2:	d40f      	bmi.n	4040c4 <print16BigInt256+0x5c>
  4040a4:	eb06 0585 	add.w	r5, r6, r5, lsl #2
			printf("%08X", a->data[i]);
  4040a8:	4f09      	ldr	r7, [pc, #36]	; (4040d0 <print16BigInt256+0x68>)
  4040aa:	4e08      	ldr	r6, [pc, #32]	; (4040cc <print16BigInt256+0x64>)
  4040ac:	e7ea      	b.n	404084 <print16BigInt256+0x1c>
		if (a->data[i]) {
			break;
		}
	}
	if (i < 0) {
		printf("0");
  4040ae:	4809      	ldr	r0, [pc, #36]	; (4040d4 <print16BigInt256+0x6c>)
  4040b0:	4b06      	ldr	r3, [pc, #24]	; (4040cc <print16BigInt256+0x64>)
  4040b2:	4798      	blx	r3
  4040b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else {
		printf("%X", a->data[i]);
  4040b6:	4804      	ldr	r0, [pc, #16]	; (4040c8 <print16BigInt256+0x60>)
  4040b8:	69f1      	ldr	r1, [r6, #28]
  4040ba:	4b04      	ldr	r3, [pc, #16]	; (4040cc <print16BigInt256+0x64>)
  4040bc:	4798      	blx	r3
		for (--i; i >= 0; i--) {
  4040be:	2406      	movs	r4, #6
		subBigInt256(a, &c);
	}
}
void print16BigInt256(BigInt256* a) {
	int i;
	for (i = 7; i >= 0; i--) {
  4040c0:	2507      	movs	r5, #7
  4040c2:	e7ef      	b.n	4040a4 <print16BigInt256+0x3c>
  4040c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4040c6:	bf00      	nop
  4040c8:	0040eff8 	.word	0x0040eff8
  4040cc:	00406f8d 	.word	0x00406f8d
  4040d0:	0040eff0 	.word	0x0040eff0
  4040d4:	0040effc 	.word	0x0040effc

004040d8 <isPrimeBigInt256>:
	print16BigInt256(&BIG);
	sendCommand(getResponse, getLog);
	
}

bool isPrimeBigInt256(BigInt256* n) {
  4040d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4040dc:	f5ad 7d45 	sub.w	sp, sp, #788	; 0x314
  4040e0:	4606      	mov	r6, r0
	uint32_t base[16] = {2, 3, 5, 7, 11, 13, 17, 19, 23, 29, 31, 37, 41, 43, 47, 53};
  4040e2:	acb4      	add	r4, sp, #720	; 0x2d0
  4040e4:	4d3d      	ldr	r5, [pc, #244]	; (4041dc <isPrimeBigInt256+0x104>)
  4040e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4040e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4040ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4040ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4040ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4040f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4040f2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  4040f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  4040fa:	acb3      	add	r4, sp, #716	; 0x2cc
  4040fc:	a824      	add	r0, sp, #144	; 0x90
  4040fe:	afc3      	add	r7, sp, #780	; 0x30c
	print16BigInt256(&BIG);
	sendCommand(getResponse, getLog);
	
}

bool isPrimeBigInt256(BigInt256* n) {
  404100:	2508      	movs	r5, #8
	uint32_t base[16] = {2, 3, 5, 7, 11, 13, 17, 19, 23, 29, 31, 37, 41, 43, 47, 53};
	BigInt256 base256[16], one;
	for (int i = 0; i < 16; i++) {
		for (int j = 1; j < 9; j++) {
			base256[i].data[j] = 0;
  404102:	2100      	movs	r1, #0
  404104:	e009      	b.n	40411a <isPrimeBigInt256+0x42>
  404106:	f842 1f04 	str.w	r1, [r2, #4]!

bool isPrimeBigInt256(BigInt256* n) {
	uint32_t base[16] = {2, 3, 5, 7, 11, 13, 17, 19, 23, 29, 31, 37, 41, 43, 47, 53};
	BigInt256 base256[16], one;
	for (int i = 0; i < 16; i++) {
		for (int j = 1; j < 9; j++) {
  40410a:	3b01      	subs	r3, #1
  40410c:	d1fb      	bne.n	404106 <isPrimeBigInt256+0x2e>
			base256[i].data[j] = 0;
		}
		base256[i].data[0] = base[i];
  40410e:	f854 3f04 	ldr.w	r3, [r4, #4]!
  404112:	f840 3b24 	str.w	r3, [r0], #36
}

bool isPrimeBigInt256(BigInt256* n) {
	uint32_t base[16] = {2, 3, 5, 7, 11, 13, 17, 19, 23, 29, 31, 37, 41, 43, 47, 53};
	BigInt256 base256[16], one;
	for (int i = 0; i < 16; i++) {
  404116:	42bc      	cmp	r4, r7
  404118:	d002      	beq.n	404120 <isPrimeBigInt256+0x48>
	print16BigInt256(&BIG);
	sendCommand(getResponse, getLog);
	
}

bool isPrimeBigInt256(BigInt256* n) {
  40411a:	4602      	mov	r2, r0
  40411c:	462b      	mov	r3, r5
  40411e:	e7f2      	b.n	404106 <isPrimeBigInt256+0x2e>
  404120:	ab1b      	add	r3, sp, #108	; 0x6c
  404122:	a923      	add	r1, sp, #140	; 0x8c
			base256[i].data[j] = 0;
		}
		base256[i].data[0] = base[i];
	}
	for (int j = 1; j < 9; j++) {
		one.data[j] = 0;
  404124:	2200      	movs	r2, #0
  404126:	f843 2f04 	str.w	r2, [r3, #4]!
		for (int j = 1; j < 9; j++) {
			base256[i].data[j] = 0;
		}
		base256[i].data[0] = base[i];
	}
	for (int j = 1; j < 9; j++) {
  40412a:	428b      	cmp	r3, r1
  40412c:	d1fb      	bne.n	404126 <isPrimeBigInt256+0x4e>
		one.data[j] = 0;
	}
	one.data[0] = 1;
  40412e:	2301      	movs	r3, #1
  404130:	931b      	str	r3, [sp, #108]	; 0x6c
	if (n->data[0] & 1) {
  404132:	6833      	ldr	r3, [r6, #0]
  404134:	f013 0f01 	tst.w	r3, #1
  404138:	d03e      	beq.n	4041b8 <isPrimeBigInt256+0xe0>
		BigInt256 m, n_1;
		int k = 0;
		copyBigInt256(&m, n);
  40413a:	4668      	mov	r0, sp
  40413c:	4631      	mov	r1, r6
  40413e:	4c28      	ldr	r4, [pc, #160]	; (4041e0 <isPrimeBigInt256+0x108>)
  404140:	47a0      	blx	r4
		descBigInt256(&m);
  404142:	4668      	mov	r0, sp
  404144:	4b27      	ldr	r3, [pc, #156]	; (4041e4 <isPrimeBigInt256+0x10c>)
  404146:	4798      	blx	r3
		copyBigInt256(&n_1, &m);
  404148:	a809      	add	r0, sp, #36	; 0x24
  40414a:	4669      	mov	r1, sp
  40414c:	47a0      	blx	r4
		while (!(m.data[0] & 1)) {
  40414e:	9b00      	ldr	r3, [sp, #0]
  404150:	f013 0f01 	tst.w	r3, #1
  404154:	d132      	bne.n	4041bc <isPrimeBigInt256+0xe4>
		one.data[j] = 0;
	}
	one.data[0] = 1;
	if (n->data[0] & 1) {
		BigInt256 m, n_1;
		int k = 0;
  404156:	2500      	movs	r5, #0
		copyBigInt256(&m, n);
		descBigInt256(&m);
		copyBigInt256(&n_1, &m);
		while (!(m.data[0] & 1)) {
			div2BigInt256(&m);
  404158:	4c23      	ldr	r4, [pc, #140]	; (4041e8 <isPrimeBigInt256+0x110>)
  40415a:	4668      	mov	r0, sp
  40415c:	47a0      	blx	r4
			k++;
  40415e:	3501      	adds	r5, #1
		BigInt256 m, n_1;
		int k = 0;
		copyBigInt256(&m, n);
		descBigInt256(&m);
		copyBigInt256(&n_1, &m);
		while (!(m.data[0] & 1)) {
  404160:	9b00      	ldr	r3, [sp, #0]
  404162:	f013 0f01 	tst.w	r3, #1
  404166:	d0f8      	beq.n	40415a <isPrimeBigInt256+0x82>
  404168:	e029      	b.n	4041be <isPrimeBigInt256+0xe6>
			k++;
		}
		for (int i = 0, j; i < 16; i++) {
			// 
			BigInt256 a;
			copyBigInt256(&a, base256 + i);
  40416a:	a812      	add	r0, sp, #72	; 0x48
  40416c:	4649      	mov	r1, r9
  40416e:	47d0      	blx	sl
			powBigInt256(&a, &m, n);
  404170:	a812      	add	r0, sp, #72	; 0x48
  404172:	4669      	mov	r1, sp
  404174:	4632      	mov	r2, r6
  404176:	4b1d      	ldr	r3, [pc, #116]	; (4041ec <isPrimeBigInt256+0x114>)
  404178:	4798      	blx	r3
			if (compareTo(&a, &one) == 0) {
  40417a:	a812      	add	r0, sp, #72	; 0x48
  40417c:	a91b      	add	r1, sp, #108	; 0x6c
  40417e:	47b8      	blx	r7
  404180:	b1a0      	cbz	r0, 4041ac <isPrimeBigInt256+0xd4>
				continue;
			}
			for (j = 0; j < k; j++) {
  404182:	2d00      	cmp	r5, #0
  404184:	bfd8      	it	le
  404186:	2400      	movle	r4, #0
  404188:	dd0c      	ble.n	4041a4 <isPrimeBigInt256+0xcc>
  40418a:	2400      	movs	r4, #0
				if (compareTo(&a, &n_1) == 0) {
  40418c:	a812      	add	r0, sp, #72	; 0x48
  40418e:	a909      	add	r1, sp, #36	; 0x24
  404190:	47b8      	blx	r7
  404192:	b138      	cbz	r0, 4041a4 <isPrimeBigInt256+0xcc>
					break;
				}
				mulBigInt256(&a, &a, n);
  404194:	a812      	add	r0, sp, #72	; 0x48
  404196:	4601      	mov	r1, r0
  404198:	4632      	mov	r2, r6
  40419a:	47c0      	blx	r8
			copyBigInt256(&a, base256 + i);
			powBigInt256(&a, &m, n);
			if (compareTo(&a, &one) == 0) {
				continue;
			}
			for (j = 0; j < k; j++) {
  40419c:	3401      	adds	r4, #1
  40419e:	42ac      	cmp	r4, r5
  4041a0:	d1f4      	bne.n	40418c <isPrimeBigInt256+0xb4>
  4041a2:	e001      	b.n	4041a8 <isPrimeBigInt256+0xd0>
				if (compareTo(&a, &n_1) == 0) {
					break;
				}
				mulBigInt256(&a, &a, n);
			}
			if (j == k) {
  4041a4:	42ac      	cmp	r4, r5
  4041a6:	d101      	bne.n	4041ac <isPrimeBigInt256+0xd4>
				return false;
  4041a8:	2000      	movs	r0, #0
  4041aa:	e012      	b.n	4041d2 <isPrimeBigInt256+0xfa>
  4041ac:	f109 0924 	add.w	r9, r9, #36	; 0x24
		copyBigInt256(&n_1, &m);
		while (!(m.data[0] & 1)) {
			div2BigInt256(&m);
			k++;
		}
		for (int i = 0, j; i < 16; i++) {
  4041b0:	45d9      	cmp	r9, fp
  4041b2:	d1da      	bne.n	40416a <isPrimeBigInt256+0x92>
			}
			if (j == k) {
				return false;
			}
		}
		return true;
  4041b4:	2001      	movs	r0, #1
  4041b6:	e00c      	b.n	4041d2 <isPrimeBigInt256+0xfa>
	} else {
		return false;
  4041b8:	2000      	movs	r0, #0
  4041ba:	e00a      	b.n	4041d2 <isPrimeBigInt256+0xfa>
		one.data[j] = 0;
	}
	one.data[0] = 1;
	if (n->data[0] & 1) {
		BigInt256 m, n_1;
		int k = 0;
  4041bc:	2500      	movs	r5, #0
  4041be:	f10d 0990 	add.w	r9, sp, #144	; 0x90
  4041c2:	f50d 7b34 	add.w	fp, sp, #720	; 0x2d0
			k++;
		}
		for (int i = 0, j; i < 16; i++) {
			// 
			BigInt256 a;
			copyBigInt256(&a, base256 + i);
  4041c6:	f8df a018 	ldr.w	sl, [pc, #24]	; 4041e0 <isPrimeBigInt256+0x108>
			powBigInt256(&a, &m, n);
			if (compareTo(&a, &one) == 0) {
  4041ca:	4f09      	ldr	r7, [pc, #36]	; (4041f0 <isPrimeBigInt256+0x118>)
			}
			for (j = 0; j < k; j++) {
				if (compareTo(&a, &n_1) == 0) {
					break;
				}
				mulBigInt256(&a, &a, n);
  4041cc:	f8df 8024 	ldr.w	r8, [pc, #36]	; 4041f4 <isPrimeBigInt256+0x11c>
  4041d0:	e7cb      	b.n	40416a <isPrimeBigInt256+0x92>
		}
		return true;
	} else {
		return false;
	}
}
  4041d2:	f50d 7d45 	add.w	sp, sp, #788	; 0x314
  4041d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041da:	bf00      	nop
  4041dc:	0040ef44 	.word	0x0040ef44
  4041e0:	00403db9 	.word	0x00403db9
  4041e4:	00403e3d 	.word	0x00403e3d
  4041e8:	00403e79 	.word	0x00403e79
  4041ec:	00403fed 	.word	0x00403fed
  4041f0:	00403eb5 	.word	0x00403eb5
  4041f4:	00403f49 	.word	0x00403f49

004041f8 <generateRandom128>:
			printf("%08X", a->data[i]);
		}
	}
}

void generateRandom128(TPM_Command *pCommand){
  4041f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4041fc:	b08b      	sub	sp, #44	; 0x2c
	// printf("--- --- --- %d\n", RAND_MAX);
	// 128
	BigInt256 BIG;
	memset(&BIG, 0, sizeof BIG);
  4041fe:	2300      	movs	r3, #0
  404200:	9301      	str	r3, [sp, #4]
  404202:	9302      	str	r3, [sp, #8]
  404204:	9303      	str	r3, [sp, #12]
  404206:	9304      	str	r3, [sp, #16]
  404208:	9305      	str	r3, [sp, #20]
  40420a:	9306      	str	r3, [sp, #24]
  40420c:	9307      	str	r3, [sp, #28]
  40420e:	9308      	str	r3, [sp, #32]
  404210:	9309      	str	r3, [sp, #36]	; 0x24
  404212:	466d      	mov	r5, sp
  404214:	f10d 0910 	add.w	r9, sp, #16
	 for(int i = 0; i < 4; i++){
		 BIG.data[i] =
		 ((unsigned) (rand() & 255) << 24) |
  404218:	4c1a      	ldr	r4, [pc, #104]	; (404284 <generateRandom128+0x8c>)
  40421a:	47a0      	blx	r4
  40421c:	4680      	mov	r8, r0
		 ((unsigned) (rand() & 255) << 16) |
  40421e:	47a0      	blx	r4
  404220:	4607      	mov	r7, r0
		 ((unsigned) (rand() & 255) << 8) |
  404222:	47a0      	blx	r4
  404224:	4606      	mov	r6, r0
		 ((unsigned) (rand() & 255) << 0);
  404226:	47a0      	blx	r4
  404228:	b2c0      	uxtb	r0, r0
	// 128
	BigInt256 BIG;
	memset(&BIG, 0, sizeof BIG);
	 for(int i = 0; i < 4; i++){
		 BIG.data[i] =
		 ((unsigned) (rand() & 255) << 24) |
  40422a:	ea40 6808 	orr.w	r8, r0, r8, lsl #24
		 ((unsigned) (rand() & 255) << 16) |
  40422e:	b2ff      	uxtb	r7, r7
  404230:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
		 ((unsigned) (rand() & 255) << 8) |
  404234:	0236      	lsls	r6, r6, #8
  404236:	b2b6      	uxth	r6, r6
  404238:	433e      	orrs	r6, r7
	// printf("--- --- --- %d\n", RAND_MAX);
	// 128
	BigInt256 BIG;
	memset(&BIG, 0, sizeof BIG);
	 for(int i = 0; i < 4; i++){
		 BIG.data[i] =
  40423a:	f845 6f04 	str.w	r6, [r5, #4]!
void generateRandom128(TPM_Command *pCommand){
	// printf("--- --- --- %d\n", RAND_MAX);
	// 128
	BigInt256 BIG;
	memset(&BIG, 0, sizeof BIG);
	 for(int i = 0; i < 4; i++){
  40423e:	454d      	cmp	r5, r9
  404240:	d1eb      	bne.n	40421a <generateRandom128+0x22>
		 ((unsigned) (rand() & 255) << 24) |
		 ((unsigned) (rand() & 255) << 16) |
		 ((unsigned) (rand() & 255) << 8) |
		 ((unsigned) (rand() & 255) << 0);
	 }
	BIG.data[3] |=1U << 31;
  404242:	9b04      	ldr	r3, [sp, #16]
  404244:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404248:	9304      	str	r3, [sp, #16]
	BIG.data[0] |= 1;
  40424a:	9b01      	ldr	r3, [sp, #4]
  40424c:	f043 0301 	orr.w	r3, r3, #1
  404250:	ac0a      	add	r4, sp, #40	; 0x28
  404252:	f844 3d24 	str.w	r3, [r4, #-36]!
	while(!isPrimeBigInt256(&BIG)){
  404256:	4d0c      	ldr	r5, [pc, #48]	; (404288 <generateRandom128+0x90>)
  404258:	e002      	b.n	404260 <generateRandom128+0x68>
		BIG.data[0] += 2;
  40425a:	9b01      	ldr	r3, [sp, #4]
  40425c:	3302      	adds	r3, #2
  40425e:	9301      	str	r3, [sp, #4]
		 ((unsigned) (rand() & 255) << 8) |
		 ((unsigned) (rand() & 255) << 0);
	 }
	BIG.data[3] |=1U << 31;
	BIG.data[0] |= 1;
	while(!isPrimeBigInt256(&BIG)){
  404260:	4620      	mov	r0, r4
  404262:	47a8      	blx	r5
  404264:	2800      	cmp	r0, #0
  404266:	d0f8      	beq.n	40425a <generateRandom128+0x62>
		BIG.data[0] += 2;
	} 
	printf("\n\n");
  404268:	4808      	ldr	r0, [pc, #32]	; (40428c <generateRandom128+0x94>)
  40426a:	4b09      	ldr	r3, [pc, #36]	; (404290 <generateRandom128+0x98>)
  40426c:	4798      	blx	r3
	print16BigInt256(&BIG);
  40426e:	a801      	add	r0, sp, #4
  404270:	4b08      	ldr	r3, [pc, #32]	; (404294 <generateRandom128+0x9c>)
  404272:	4798      	blx	r3
	sendCommand(getResponse, getLog);
  404274:	2001      	movs	r0, #1
  404276:	4601      	mov	r1, r0
  404278:	4b07      	ldr	r3, [pc, #28]	; (404298 <generateRandom128+0xa0>)
  40427a:	4798      	blx	r3
	
}
  40427c:	b00b      	add	sp, #44	; 0x2c
  40427e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404282:	bf00      	nop
  404284:	004072cd 	.word	0x004072cd
  404288:	004040d9 	.word	0x004040d9
  40428c:	0040f000 	.word	0x0040f000
  404290:	00406f8d 	.word	0x00406f8d
  404294:	00404069 	.word	0x00404069
  404298:	00406815 	.word	0x00406815

0040429c <_bindV20Func>:
	// call output auth Handler
	outAuthHandler(pCommand->numAuths, pCommand->numOutHandles);
}
/*****************************************************************************************************/
void _bindV20Func( TPM_Command *pCommand )
{
  40429c:	b570      	push	{r4, r5, r6, lr}
	// fixme!  get rid of magic numbers...
	// expects pubKey in workBuf0, authData in workBuf1

	printf("\r\n    _bindV20Func called");
  40429e:	4810      	ldr	r0, [pc, #64]	; (4042e0 <_bindV20Func+0x44>)
  4042a0:	4b10      	ldr	r3, [pc, #64]	; (4042e4 <_bindV20Func+0x48>)
  4042a2:	4798      	blx	r3

	// copy pubKey
	memmove(&xferBuf[14], workBuf0, 256);
  4042a4:	4c10      	ldr	r4, [pc, #64]	; (4042e8 <_bindV20Func+0x4c>)
  4042a6:	f104 000e 	add.w	r0, r4, #14
  4042aa:	4910      	ldr	r1, [pc, #64]	; (4042ec <_bindV20Func+0x50>)
  4042ac:	f44f 7280 	mov.w	r2, #256	; 0x100
  4042b0:	4b0f      	ldr	r3, [pc, #60]	; (4042f0 <_bindV20Func+0x54>)
  4042b2:	4798      	blx	r3

	// copy authData
	memmove(&xferBuf[274], workBuf1, 20);
  4042b4:	4b0f      	ldr	r3, [pc, #60]	; (4042f4 <_bindV20Func+0x58>)
  4042b6:	6819      	ldr	r1, [r3, #0]
  4042b8:	685e      	ldr	r6, [r3, #4]
  4042ba:	689d      	ldr	r5, [r3, #8]
  4042bc:	68d8      	ldr	r0, [r3, #12]
  4042be:	f8c4 1112 	str.w	r1, [r4, #274]	; 0x112
  4042c2:	f8c4 6116 	str.w	r6, [r4, #278]	; 0x116
  4042c6:	f8c4 511a 	str.w	r5, [r4, #282]	; 0x11a
  4042ca:	f8c4 011e 	str.w	r0, [r4, #286]	; 0x11e
  4042ce:	6919      	ldr	r1, [r3, #16]
  4042d0:	f8c4 1122 	str.w	r1, [r4, #290]	; 0x122

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4042d4:	2001      	movs	r0, #1
  4042d6:	4601      	mov	r1, r0
  4042d8:	4b07      	ldr	r3, [pc, #28]	; (4042f8 <_bindV20Func+0x5c>)
  4042da:	4798      	blx	r3
  4042dc:	bd70      	pop	{r4, r5, r6, pc}
  4042de:	bf00      	nop
  4042e0:	0040f004 	.word	0x0040f004
  4042e4:	00406f8d 	.word	0x00406f8d
  4042e8:	2000239c 	.word	0x2000239c
  4042ec:	200028b8 	.word	0x200028b8
  4042f0:	00407045 	.word	0x00407045
  4042f4:	200027b8 	.word	0x200027b8
  4042f8:	00406815 	.word	0x00406815

004042fc <OIAPFunc>:

}
/*****************************************************************************************************/
void OIAPFunc( TPM_Command *pCommand )
{
  4042fc:	b570      	push	{r4, r5, r6, lr}
    // create an OIAP session in authSessions[currentAuthSession]
    // as primarily used by meta-commands, should this be in utils.c?

	printf("\r\n    OIAPFunc called");
  4042fe:	4812      	ldr	r0, [pc, #72]	; (404348 <OIAPFunc+0x4c>)
  404300:	4b12      	ldr	r3, [pc, #72]	; (40434c <OIAPFunc+0x50>)
  404302:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  404304:	2001      	movs	r0, #1
  404306:	4601      	mov	r1, r0
  404308:	4b11      	ldr	r3, [pc, #68]	; (404350 <OIAPFunc+0x54>)
  40430a:	4798      	blx	r3

	// check for TPM error responses
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )//
  40430c:	4811      	ldr	r0, [pc, #68]	; (404354 <OIAPFunc+0x58>)
  40430e:	4b12      	ldr	r3, [pc, #72]	; (404358 <OIAPFunc+0x5c>)
  404310:	4798      	blx	r3
  404312:	b128      	cbz	r0, 404320 <OIAPFunc+0x24>
	{
		printf("\r\ncould not start authSession");
  404314:	4811      	ldr	r0, [pc, #68]	; (40435c <OIAPFunc+0x60>)
  404316:	4c0d      	ldr	r4, [pc, #52]	; (40434c <OIAPFunc+0x50>)
  404318:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  40431a:	4811      	ldr	r0, [pc, #68]	; (404360 <OIAPFunc+0x64>)
  40431c:	47a0      	blx	r4
		return;
  40431e:	bd70      	pop	{r4, r5, r6, pc}
	}

	// copy handle
	memmove(authSessions[currentAuthSession].handle, &xferBuf[10], 4);
  404320:	4b10      	ldr	r3, [pc, #64]	; (404364 <OIAPFunc+0x68>)
  404322:	7819      	ldrb	r1, [r3, #0]
  404324:	0189      	lsls	r1, r1, #6
  404326:	4a10      	ldr	r2, [pc, #64]	; (404368 <OIAPFunc+0x6c>)
  404328:	1888      	adds	r0, r1, r2
  40432a:	4b10      	ldr	r3, [pc, #64]	; (40436c <OIAPFunc+0x70>)
  40432c:	681c      	ldr	r4, [r3, #0]
  40432e:	508c      	str	r4, [r1, r2]

	// copy even nonce
	memmove(authSessions[currentAuthSession].nonceEven, &xferBuf[14], 20);
  404330:	f853 1f04 	ldr.w	r1, [r3, #4]!
  404334:	685e      	ldr	r6, [r3, #4]
  404336:	689d      	ldr	r5, [r3, #8]
  404338:	68dc      	ldr	r4, [r3, #12]
  40433a:	6041      	str	r1, [r0, #4]
  40433c:	6086      	str	r6, [r0, #8]
  40433e:	60c5      	str	r5, [r0, #12]
  404340:	6104      	str	r4, [r0, #16]
  404342:	6919      	ldr	r1, [r3, #16]
  404344:	6141      	str	r1, [r0, #20]
  404346:	bd70      	pop	{r4, r5, r6, pc}
  404348:	0040f020 	.word	0x0040f020
  40434c:	00406f8d 	.word	0x00406f8d
  404350:	00406815 	.word	0x00406815
  404354:	200023a2 	.word	0x200023a2
  404358:	00406c85 	.word	0x00406c85
  40435c:	0040f038 	.word	0x0040f038
  404360:	0040f058 	.word	0x0040f058
  404364:	20002af8 	.word	0x20002af8
  404368:	2000231c 	.word	0x2000231c
  40436c:	200023a6 	.word	0x200023a6

00404370 <get_user_input>:
		printf("\r\n    signature verification complete!");
}


void get_user_input(char * str, int array_size, int *value, uint8_t type )
{	
  404370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404374:	b083      	sub	sp, #12
  404376:	4605      	mov	r5, r0
  404378:	468a      	mov	sl, r1
  40437a:	4616      	mov	r6, r2
  40437c:	461c      	mov	r4, r3
  40437e:	4607      	mov	r7, r0
		
		  switch(type)
		  {
			  case USER_STRING:
		  
					scanf("%c",&ch);
  404380:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 404430 <get_user_input+0xc0>
  404384:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 404434 <get_user_input+0xc4>
  404388:	1b7b      	subs	r3, r7, r5
  40438a:	fa5f fb83 	uxtb.w	fp, r3
	uint8_t ch;
	uint8_t nIndex = 0;
    char tnum;	
	do{
		
		  switch(type)
  40438e:	b114      	cbz	r4, 404396 <get_user_input+0x26>
  404390:	2c01      	cmp	r4, #1
  404392:	d021      	beq.n	4043d8 <get_user_input+0x68>
  404394:	e7fb      	b.n	40438e <get_user_input+0x1e>
		  {
			  case USER_STRING:
		  
					scanf("%c",&ch);
  404396:	4640      	mov	r0, r8
  404398:	f10d 0107 	add.w	r1, sp, #7
  40439c:	47c8      	blx	r9
			
					if (ch)
  40439e:	f89d 1007 	ldrb.w	r1, [sp, #7]
  4043a2:	2900      	cmp	r1, #0
  4043a4:	d0f3      	beq.n	40438e <get_user_input+0x1e>
					{
						if(ch == '\r')
  4043a6:	290d      	cmp	r1, #13
  4043a8:	d103      	bne.n	4043b2 <get_user_input+0x42>
						{
							/* string termination */
							asm("nop");
  4043aa:	bf00      	nop
							*str++ = '\0';
  4043ac:	2300      	movs	r3, #0
  4043ae:	703b      	strb	r3, [r7, #0]
							return;
  4043b0:	e02f      	b.n	404412 <get_user_input+0xa2>
						}
						else if(nIndex < (array_size-1))
  4043b2:	f10a 33ff 	add.w	r3, sl, #4294967295
  4043b6:	459b      	cmp	fp, r3
  4043b8:	da07      	bge.n	4043ca <get_user_input+0x5a>
						{
							/* echo to output */
							printf("%c",ch);
  4043ba:	4640      	mov	r0, r8
  4043bc:	4b16      	ldr	r3, [pc, #88]	; (404418 <get_user_input+0xa8>)
  4043be:	4798      	blx	r3
							*str++ = ch;
  4043c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4043c4:	f807 3b01 	strb.w	r3, [r7], #1
  4043c8:	e7de      	b.n	404388 <get_user_input+0x18>
						}
						else /*buffer overflow */
						{
							*str = '\0';
  4043ca:	2300      	movs	r3, #0
  4043cc:	703b      	strb	r3, [r7, #0]
							printf("\r\n    %s\r\n",str);
  4043ce:	4813      	ldr	r0, [pc, #76]	; (40441c <get_user_input+0xac>)
  4043d0:	4639      	mov	r1, r7
  4043d2:	4b11      	ldr	r3, [pc, #68]	; (404418 <get_user_input+0xa8>)
  4043d4:	4798      	blx	r3
							return;
  4043d6:	e01c      	b.n	404412 <get_user_input+0xa2>
			  break;
		   
			  case USER_NUM:
				/* todo - redo this code,
				    make more robust */
				tnum = getc(stdin);
  4043d8:	4b11      	ldr	r3, [pc, #68]	; (404420 <get_user_input+0xb0>)
  4043da:	681b      	ldr	r3, [r3, #0]
  4043dc:	6858      	ldr	r0, [r3, #4]
  4043de:	6841      	ldr	r1, [r0, #4]
  4043e0:	3901      	subs	r1, #1
  4043e2:	6041      	str	r1, [r0, #4]
  4043e4:	2900      	cmp	r1, #0
  4043e6:	da05      	bge.n	4043f4 <get_user_input+0x84>
  4043e8:	4618      	mov	r0, r3
  4043ea:	6859      	ldr	r1, [r3, #4]
  4043ec:	4b0d      	ldr	r3, [pc, #52]	; (404424 <get_user_input+0xb4>)
  4043ee:	4798      	blx	r3
  4043f0:	b2c3      	uxtb	r3, r0
  4043f2:	e004      	b.n	4043fe <get_user_input+0x8e>
  4043f4:	685a      	ldr	r2, [r3, #4]
  4043f6:	6813      	ldr	r3, [r2, #0]
  4043f8:	1c59      	adds	r1, r3, #1
  4043fa:	6011      	str	r1, [r2, #0]
  4043fc:	781b      	ldrb	r3, [r3, #0]
  4043fe:	a802      	add	r0, sp, #8
  404400:	f800 3d02 	strb.w	r3, [r0, #-2]!
				*value = atoi(&tnum);
  404404:	4b08      	ldr	r3, [pc, #32]	; (404428 <get_user_input+0xb8>)
  404406:	4798      	blx	r3
  404408:	4601      	mov	r1, r0
  40440a:	6030      	str	r0, [r6, #0]
				printf("%d",*value);
  40440c:	4807      	ldr	r0, [pc, #28]	; (40442c <get_user_input+0xbc>)
  40440e:	4b02      	ldr	r3, [pc, #8]	; (404418 <get_user_input+0xa8>)
  404410:	4798      	blx	r3

		  }

	}while(1);

}
  404412:	b003      	add	sp, #12
  404414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404418:	00406f8d 	.word	0x00406f8d
  40441c:	0040f068 	.word	0x0040f068
  404420:	20001590 	.word	0x20001590
  404424:	0040730d 	.word	0x0040730d
  404428:	00406f35 	.word	0x00406f35
  40442c:	0040efc0 	.word	0x0040efc0
  404430:	00406fb5 	.word	0x00406fb5
  404434:	0040ec48 	.word	0x0040ec48

00404438 <flushKeyFunc>:


}
/*****************************************************************************************************/
void flushKeyFunc( TPM_Command *pCommand )
{
  404438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40443c:	b083      	sub	sp, #12
	int 		selectNum, slotNum;

	// setup command overlay
	FlushKeyIn	*pFlushKeyIn = (FlushKeyIn*) xferBuf;

	printf("\r\n    flushKeyFunc called");
  40443e:	483a      	ldr	r0, [pc, #232]	; (404528 <flushKeyFunc+0xf0>)
  404440:	4b3a      	ldr	r3, [pc, #232]	; (40452c <flushKeyFunc+0xf4>)
  404442:	4798      	blx	r3

   	// let the user pick a key if any are available
   	// note this code is slightly different from selectHandleSlot() (SRK not valid)
	numLoadedKeys = getKnownKeyHandles(workBuf0);
  404444:	483a      	ldr	r0, [pc, #232]	; (404530 <flushKeyFunc+0xf8>)
  404446:	4b3b      	ldr	r3, [pc, #236]	; (404534 <flushKeyFunc+0xfc>)
  404448:	4798      	blx	r3
	if( numLoadedKeys != 0 )
  40444a:	4604      	mov	r4, r0
  40444c:	2800      	cmp	r0, #0
  40444e:	d046      	beq.n	4044de <flushKeyFunc+0xa6>
	{
			printf("\r\n    known keyHandles:");
  404450:	4839      	ldr	r0, [pc, #228]	; (404538 <flushKeyFunc+0x100>)
  404452:	4b36      	ldr	r3, [pc, #216]	; (40452c <flushKeyFunc+0xf4>)
  404454:	4798      	blx	r3
  404456:	3c01      	subs	r4, #1
  404458:	fa1f fb84 	uxth.w	fp, r4
  40445c:	f10b 0b02 	add.w	fp, fp, #2
  404460:	f04f 0904 	mov.w	r9, #4
  404464:	f04f 0a01 	mov.w	sl, #1
			for(i=0; i < numLoadedKeys; i++)
			{
				printf( ("\r\n        %d: "), (i+1) );
  404468:	4d30      	ldr	r5, [pc, #192]	; (40452c <flushKeyFunc+0xf4>)
				
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++){
					printf( ("%02X "), workBuf0[j] );
  40446a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 404530 <flushKeyFunc+0xf8>
  40446e:	4f33      	ldr	r7, [pc, #204]	; (40453c <flushKeyFunc+0x104>)
	if( numLoadedKeys != 0 )
	{
			printf("\r\n    known keyHandles:");
			for(i=0; i < numLoadedKeys; i++)
			{
				printf( ("\r\n        %d: "), (i+1) );
  404470:	4833      	ldr	r0, [pc, #204]	; (404540 <flushKeyFunc+0x108>)
  404472:	4651      	mov	r1, sl
  404474:	47a8      	blx	r5
  404476:	f1a9 0404 	sub.w	r4, r9, #4
  40447a:	b2a4      	uxth	r4, r4
				
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++){
  40447c:	4623      	mov	r3, r4
  40447e:	464e      	mov	r6, r9
  404480:	454c      	cmp	r4, r9
  404482:	da08      	bge.n	404496 <flushKeyFunc+0x5e>
					printf( ("%02X "), workBuf0[j] );
  404484:	4638      	mov	r0, r7
  404486:	f818 1003 	ldrb.w	r1, [r8, r3]
  40448a:	47a8      	blx	r5
			printf("\r\n    known keyHandles:");
			for(i=0; i < numLoadedKeys; i++)
			{
				printf( ("\r\n        %d: "), (i+1) );
				
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++){
  40448c:	3401      	adds	r4, #1
  40448e:	b2a4      	uxth	r4, r4
  404490:	4623      	mov	r3, r4
  404492:	42b4      	cmp	r4, r6
  404494:	dbf6      	blt.n	404484 <flushKeyFunc+0x4c>
  404496:	f10a 0a01 	add.w	sl, sl, #1
  40449a:	f109 0904 	add.w	r9, r9, #4
   	// note this code is slightly different from selectHandleSlot() (SRK not valid)
	numLoadedKeys = getKnownKeyHandles(workBuf0);
	if( numLoadedKeys != 0 )
	{
			printf("\r\n    known keyHandles:");
			for(i=0; i < numLoadedKeys; i++)
  40449e:	45da      	cmp	sl, fp
  4044a0:	d1e6      	bne.n	404470 <flushKeyFunc+0x38>
				}
			}

			do
			{
				printf("\r\n\r\n    pick a key to flush: ");
  4044a2:	4e28      	ldr	r6, [pc, #160]	; (404544 <flushKeyFunc+0x10c>)
  4044a4:	4c21      	ldr	r4, [pc, #132]	; (40452c <flushKeyFunc+0xf4>)
				get_user_input(NULL, 0,  &selectNum, USER_NUM);
  4044a6:	4d28      	ldr	r5, [pc, #160]	; (404548 <flushKeyFunc+0x110>)
				}
			}

			do
			{
				printf("\r\n\r\n    pick a key to flush: ");
  4044a8:	4630      	mov	r0, r6
  4044aa:	47a0      	blx	r4
				get_user_input(NULL, 0,  &selectNum, USER_NUM);
  4044ac:	2000      	movs	r0, #0
  4044ae:	4601      	mov	r1, r0
  4044b0:	aa01      	add	r2, sp, #4
  4044b2:	2301      	movs	r3, #1
  4044b4:	47a8      	blx	r5
					
				if((selectNum >= 1) && (	selectNum <= 5))
  4044b6:	9b01      	ldr	r3, [sp, #4]
  4044b8:	1e5a      	subs	r2, r3, #1
  4044ba:	2a04      	cmp	r2, #4
  4044bc:	d902      	bls.n	4044c4 <flushKeyFunc+0x8c>
					break;
				else
					printf("\r\nInvalid casheSlot ");
  4044be:	4823      	ldr	r0, [pc, #140]	; (40454c <flushKeyFunc+0x114>)
  4044c0:	47a0      	blx	r4

			} while (1);
  4044c2:	e7f1      	b.n	4044a8 <flushKeyFunc+0x70>
			
			/* decrement to align slot number */
			selectNum--;
  4044c4:	3b01      	subs	r3, #1
  4044c6:	9301      	str	r3, [sp, #4]




	// get the slot associated with this selection
	if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf0[selectNum*SZ_HAND]))) == INVALID_HANDLE)
  4044c8:	4819      	ldr	r0, [pc, #100]	; (404530 <flushKeyFunc+0xf8>)
  4044ca:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  4044ce:	4b20      	ldr	r3, [pc, #128]	; (404550 <flushKeyFunc+0x118>)
  4044d0:	4798      	blx	r3
  4044d2:	4b20      	ldr	r3, [pc, #128]	; (404554 <flushKeyFunc+0x11c>)
  4044d4:	4798      	blx	r3
  4044d6:	4604      	mov	r4, r0
  4044d8:	28ff      	cmp	r0, #255	; 0xff
  4044da:	d10c      	bne.n	4044f6 <flushKeyFunc+0xbe>
  4044dc:	e005      	b.n	4044ea <flushKeyFunc+0xb2>
			selectNum--;
			
	}
	else
	{
		printf("\r\n    no known keys!\r\n");
  4044de:	481e      	ldr	r0, [pc, #120]	; (404558 <flushKeyFunc+0x120>)
  4044e0:	4c12      	ldr	r4, [pc, #72]	; (40452c <flushKeyFunc+0xf4>)
  4044e2:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4044e4:	481d      	ldr	r0, [pc, #116]	; (40455c <flushKeyFunc+0x124>)
  4044e6:	47a0      	blx	r4
		return;
  4044e8:	e01a      	b.n	404520 <flushKeyFunc+0xe8>


	// get the slot associated with this selection
	if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf0[selectNum*SZ_HAND]))) == INVALID_HANDLE)
	{
		printf("\r\n    invalid handle number");
  4044ea:	481d      	ldr	r0, [pc, #116]	; (404560 <flushKeyFunc+0x128>)
  4044ec:	4c0f      	ldr	r4, [pc, #60]	; (40452c <flushKeyFunc+0xf4>)
  4044ee:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4044f0:	481a      	ldr	r0, [pc, #104]	; (40455c <flushKeyFunc+0x124>)
  4044f2:	47a0      	blx	r4
		return;
  4044f4:	e014      	b.n	404520 <flushKeyFunc+0xe8>
	}

	// insert keyHandle into command payload
	getLoadedKeyHandle(slotNum, pFlushKeyIn->handle);
  4044f6:	4d1b      	ldr	r5, [pc, #108]	; (404564 <flushKeyFunc+0x12c>)
  4044f8:	4629      	mov	r1, r5
  4044fa:	4b1b      	ldr	r3, [pc, #108]	; (404568 <flushKeyFunc+0x130>)
  4044fc:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4044fe:	2001      	movs	r0, #1
  404500:	4601      	mov	r1, r0
  404502:	4b1a      	ldr	r3, [pc, #104]	; (40456c <flushKeyFunc+0x134>)
  404504:	4798      	blx	r3

	// check for TPM error responses
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  404506:	1f28      	subs	r0, r5, #4
  404508:	4b11      	ldr	r3, [pc, #68]	; (404550 <flushKeyFunc+0x118>)
  40450a:	4798      	blx	r3
  40450c:	b128      	cbz	r0, 40451a <flushKeyFunc+0xe2>
	{
		printf("\r\n    TPM_FlushSpecific failed!");
  40450e:	4818      	ldr	r0, [pc, #96]	; (404570 <flushKeyFunc+0x138>)
  404510:	4c06      	ldr	r4, [pc, #24]	; (40452c <flushKeyFunc+0xf4>)
  404512:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  404514:	4811      	ldr	r0, [pc, #68]	; (40455c <flushKeyFunc+0x124>)
  404516:	47a0      	blx	r4
		return;
  404518:	e002      	b.n	404520 <flushKeyFunc+0xe8>
	}

	// remove key from internal storage
	flushKeyHandle(slotNum);
  40451a:	4620      	mov	r0, r4
  40451c:	4b15      	ldr	r3, [pc, #84]	; (404574 <flushKeyFunc+0x13c>)
  40451e:	4798      	blx	r3
}
  404520:	b003      	add	sp, #12
  404522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404526:	bf00      	nop
  404528:	0040f074 	.word	0x0040f074
  40452c:	00406f8d 	.word	0x00406f8d
  404530:	200028b8 	.word	0x200028b8
  404534:	00406669 	.word	0x00406669
  404538:	0040f090 	.word	0x0040f090
  40453c:	0040ec78 	.word	0x0040ec78
  404540:	0040f0a8 	.word	0x0040f0a8
  404544:	0040f0b8 	.word	0x0040f0b8
  404548:	00404371 	.word	0x00404371
  40454c:	0040f0d8 	.word	0x0040f0d8
  404550:	00406c85 	.word	0x00406c85
  404554:	00406729 	.word	0x00406729
  404558:	0040f0f0 	.word	0x0040f0f0
  40455c:	0040f108 	.word	0x0040f108
  404560:	0040f11c 	.word	0x0040f11c
  404564:	200023a6 	.word	0x200023a6
  404568:	004066f1 	.word	0x004066f1
  40456c:	00406815 	.word	0x00406815
  404570:	0040f138 	.word	0x0040f138
  404574:	004060d5 	.word	0x004060d5

00404578 <error_notification>:

/* error notification */
/* error notification */
/* error notification */
void error_notification(TPM_Command *pCommand)
{
  404578:	b510      	push	{r4, lr}
  40457a:	4604      	mov	r4, r0
	uint32_t errCode = convertArrayToLong(((TPM_return*) xferBuf)->returnCode);
  40457c:	481b      	ldr	r0, [pc, #108]	; (4045ec <error_notification+0x74>)
  40457e:	4b1c      	ldr	r3, [pc, #112]	; (4045f0 <error_notification+0x78>)
  404580:	4798      	blx	r3


	/* error notification */
	switch(pCommand->commandTPM)
  404582:	7aa3      	ldrb	r3, [r4, #10]
  404584:	2b20      	cmp	r3, #32
  404586:	d82f      	bhi.n	4045e8 <error_notification+0x70>
  404588:	e8df f003 	tbb	[pc, r3]
  40458c:	291d2311 	.word	0x291d2311
  404590:	29292929 	.word	0x29292929
  404594:	29292929 	.word	0x29292929
  404598:	29292929 	.word	0x29292929
  40459c:	29292929 	.word	0x29292929
  4045a0:	29292929 	.word	0x29292929
  4045a4:	29291729 	.word	0x29291729
  4045a8:	29292929 	.word	0x29292929
  4045ac:	29          	.byte	0x29
  4045ad:	00          	.byte	0x00
	{
		
		case TPM_CMD_STARTUP_CLEAR:
			if(errCode == 0x26)
  4045ae:	2826      	cmp	r0, #38	; 0x26
  4045b0:	d11a      	bne.n	4045e8 <error_notification+0x70>
				printf("\r\nTPM_POSTINIT error.\r\nTPM_Startup_Clear command can only be executed once per POR");
  4045b2:	4810      	ldr	r0, [pc, #64]	; (4045f4 <error_notification+0x7c>)
  4045b4:	4b10      	ldr	r3, [pc, #64]	; (4045f8 <error_notification+0x80>)
  4045b6:	4798      	blx	r3
  4045b8:	bd10      	pop	{r4, pc}
		break;
		
		case TPM_CMD_PHYSPRES_PRESENT:
			if(errCode == 0x03)
  4045ba:	2803      	cmp	r0, #3
  4045bc:	d114      	bne.n	4045e8 <error_notification+0x70>
				printf("\r\nTPM_BAD_PARAMETER error.\r\nPhysical Presence command can not be executed.");
  4045be:	480f      	ldr	r0, [pc, #60]	; (4045fc <error_notification+0x84>)
  4045c0:	4b0d      	ldr	r3, [pc, #52]	; (4045f8 <error_notification+0x80>)
  4045c2:	4798      	blx	r3
  4045c4:	bd10      	pop	{r4, pc}
		break;
		
		case TPM_CMD_CREATE_EKPAIR:
			if(errCode == 0x08)
  4045c6:	2808      	cmp	r0, #8
  4045c8:	d10e      	bne.n	4045e8 <error_notification+0x70>
				printf("\r\nTPM_CMD_DISABLED error.\r\nEndorsement Key already Created.");
  4045ca:	480d      	ldr	r0, [pc, #52]	; (404600 <error_notification+0x88>)
  4045cc:	4b0a      	ldr	r3, [pc, #40]	; (4045f8 <error_notification+0x80>)
  4045ce:	4798      	blx	r3
  4045d0:	bd10      	pop	{r4, pc}
		break;
		
		case TPM_CMD_CONT_SELFTEST:
			if(errCode == 0x26)
  4045d2:	2826      	cmp	r0, #38	; 0x26
  4045d4:	d108      	bne.n	4045e8 <error_notification+0x70>
				printf("\r\nTPM_POSTINIT error.\r\nTPM_Startup_Clear command can only be executed once per POR");
  4045d6:	4807      	ldr	r0, [pc, #28]	; (4045f4 <error_notification+0x7c>)
  4045d8:	4b07      	ldr	r3, [pc, #28]	; (4045f8 <error_notification+0x80>)
  4045da:	4798      	blx	r3
  4045dc:	bd10      	pop	{r4, pc}
		case TPM_CMD_GET_SET_MEM:///Taken out of code
		case TPM_CMD_GET_CAP_PROP_OWNER:
		case TPM_CMD_OSAP_ET_KEY_SRK:
	
		
		if(errCode == 0x26)
  4045de:	2826      	cmp	r0, #38	; 0x26
  4045e0:	d102      	bne.n	4045e8 <error_notification+0x70>
			printf("\r\nTPM_POSTINIT error.\r\nTPM_Startup_Clear command must be first command executed.");
  4045e2:	4808      	ldr	r0, [pc, #32]	; (404604 <error_notification+0x8c>)
  4045e4:	4b04      	ldr	r3, [pc, #16]	; (4045f8 <error_notification+0x80>)
  4045e6:	4798      	blx	r3
  4045e8:	bd10      	pop	{r4, pc}
  4045ea:	bf00      	nop
  4045ec:	200023a2 	.word	0x200023a2
  4045f0:	00406c85 	.word	0x00406c85
  4045f4:	0040f158 	.word	0x0040f158
  4045f8:	00406f8d 	.word	0x00406f8d
  4045fc:	0040f1ac 	.word	0x0040f1ac
  404600:	0040f1f8 	.word	0x0040f1f8
  404604:	0040f234 	.word	0x0040f234

00404608 <success_post_processing>:
		
	}
}

void success_post_processing(TPM_Command *pCommand)
{
  404608:	b510      	push	{r4, lr}
  40460a:	b082      	sub	sp, #8
	/* command requiring post-processing */
	switch(pCommand->commandTPM)
  40460c:	7a83      	ldrb	r3, [r0, #10]
  40460e:	2b11      	cmp	r3, #17
  404610:	d108      	bne.n	404624 <success_post_processing+0x1c>
	{
		
		case TPM_CMD_GET_CAP_VERSVAL:
			printf("\r\nTPM version: %02X.%02X.%02X.%02X", xferBuf[16], \
  404612:	4805      	ldr	r0, [pc, #20]	; (404628 <success_post_processing+0x20>)
  404614:	7c01      	ldrb	r1, [r0, #16]
  404616:	7c42      	ldrb	r2, [r0, #17]
  404618:	7c83      	ldrb	r3, [r0, #18]
  40461a:	7cc0      	ldrb	r0, [r0, #19]
  40461c:	9000      	str	r0, [sp, #0]
  40461e:	4803      	ldr	r0, [pc, #12]	; (40462c <success_post_processing+0x24>)
  404620:	4c03      	ldr	r4, [pc, #12]	; (404630 <success_post_processing+0x28>)
  404622:	47a0      	blx	r4
		case TPM_CMD_OSAP_ET_KEY_SRK:
		break;
		
	}	
	
}
  404624:	b002      	add	sp, #8
  404626:	bd10      	pop	{r4, pc}
  404628:	2000239c 	.word	0x2000239c
  40462c:	0040f288 	.word	0x0040f288
  404630:	00406f8d 	.word	0x00406f8d

00404634 <commandHandler>:
}
/*****************************************************************************************************/


bool commandHandler(const char* commandName)
{
  404634:	b5f0      	push	{r4, r5, r6, r7, lr}
  404636:	b083      	sub	sp, #12
  404638:	4604      	mov	r4, r0
	OIAP            -> TPM_OIAP
	Takeownfun		-> TPM_TakeOwneship also add printf before call- Taking Ownership. Please wait?
	*/
	
	/* special cases, print user friendly name,... definitely redo code */
	if(strcmp(commandName,"TPM_GetCap_PROP_OWNER")== 0)
  40463a:	4943      	ldr	r1, [pc, #268]	; (404748 <commandHandler+0x114>)
  40463c:	4b43      	ldr	r3, [pc, #268]	; (40474c <commandHandler+0x118>)
  40463e:	4798      	blx	r3
  404640:	b918      	cbnz	r0, 40464a <commandHandler+0x16>
		printf("\r\n\r\nCommand called: TPM_GetCap(PROP_OWNER)" );
  404642:	4843      	ldr	r0, [pc, #268]	; (404750 <commandHandler+0x11c>)
  404644:	4b43      	ldr	r3, [pc, #268]	; (404754 <commandHandler+0x120>)
  404646:	4798      	blx	r3
  404648:	e03b      	b.n	4046c2 <commandHandler+0x8e>
	else if (strcmp(commandName,"contSelfTest")== 0)
  40464a:	4620      	mov	r0, r4
  40464c:	4942      	ldr	r1, [pc, #264]	; (404758 <commandHandler+0x124>)
  40464e:	4b3f      	ldr	r3, [pc, #252]	; (40474c <commandHandler+0x118>)
  404650:	4798      	blx	r3
  404652:	b918      	cbnz	r0, 40465c <commandHandler+0x28>
		printf("\r\n\r\nCommand called: TPM_ContinueSelfTest" );
  404654:	4841      	ldr	r0, [pc, #260]	; (40475c <commandHandler+0x128>)
  404656:	4b3f      	ldr	r3, [pc, #252]	; (404754 <commandHandler+0x120>)
  404658:	4798      	blx	r3
  40465a:	e032      	b.n	4046c2 <commandHandler+0x8e>
	else if (strcmp(commandName,"createEKPair")== 0)
  40465c:	4620      	mov	r0, r4
  40465e:	4940      	ldr	r1, [pc, #256]	; (404760 <commandHandler+0x12c>)
  404660:	4b3a      	ldr	r3, [pc, #232]	; (40474c <commandHandler+0x118>)
  404662:	4798      	blx	r3
  404664:	b918      	cbnz	r0, 40466e <commandHandler+0x3a>
		printf("\r\n\r\nCommand called: TPM_CreateEndorsementKeyPair" );	 
  404666:	483f      	ldr	r0, [pc, #252]	; (404764 <commandHandler+0x130>)
  404668:	4b3a      	ldr	r3, [pc, #232]	; (404754 <commandHandler+0x120>)
  40466a:	4798      	blx	r3
  40466c:	e029      	b.n	4046c2 <commandHandler+0x8e>
	else if (strcmp(commandName,"readEK")== 0)
  40466e:	4620      	mov	r0, r4
  404670:	493d      	ldr	r1, [pc, #244]	; (404768 <commandHandler+0x134>)
  404672:	4b36      	ldr	r3, [pc, #216]	; (40474c <commandHandler+0x118>)
  404674:	4798      	blx	r3
  404676:	b918      	cbnz	r0, 404680 <commandHandler+0x4c>
		printf("\r\n\r\nCommand called: TPM_ReadPubEK" );
  404678:	483c      	ldr	r0, [pc, #240]	; (40476c <commandHandler+0x138>)
  40467a:	4b36      	ldr	r3, [pc, #216]	; (404754 <commandHandler+0x120>)
  40467c:	4798      	blx	r3
  40467e:	e020      	b.n	4046c2 <commandHandler+0x8e>
	else if (strcmp(commandName,"OIAP")== 0)
  404680:	4620      	mov	r0, r4
  404682:	493b      	ldr	r1, [pc, #236]	; (404770 <commandHandler+0x13c>)
  404684:	4b31      	ldr	r3, [pc, #196]	; (40474c <commandHandler+0x118>)
  404686:	4798      	blx	r3
  404688:	b918      	cbnz	r0, 404692 <commandHandler+0x5e>
		printf("\r\n\r\nCommand called: TPM_OIAP" );	
  40468a:	483a      	ldr	r0, [pc, #232]	; (404774 <commandHandler+0x140>)
  40468c:	4b31      	ldr	r3, [pc, #196]	; (404754 <commandHandler+0x120>)
  40468e:	4798      	blx	r3
  404690:	e017      	b.n	4046c2 <commandHandler+0x8e>
	else if (strcmp(commandName,"generateRandN")==0)
  404692:	4620      	mov	r0, r4
  404694:	4938      	ldr	r1, [pc, #224]	; (404778 <commandHandler+0x144>)
  404696:	4b2d      	ldr	r3, [pc, #180]	; (40474c <commandHandler+0x118>)
  404698:	4798      	blx	r3
  40469a:	b918      	cbnz	r0, 4046a4 <commandHandler+0x70>
		printf("\r\n\r\nCommand called:generateRandN");
  40469c:	4837      	ldr	r0, [pc, #220]	; (40477c <commandHandler+0x148>)
  40469e:	4b2d      	ldr	r3, [pc, #180]	; (404754 <commandHandler+0x120>)
  4046a0:	4798      	blx	r3
  4046a2:	e00e      	b.n	4046c2 <commandHandler+0x8e>
	else if (strcmp(commandName,"takeOwnership")== 0)
  4046a4:	4620      	mov	r0, r4
  4046a6:	4936      	ldr	r1, [pc, #216]	; (404780 <commandHandler+0x14c>)
  4046a8:	4b28      	ldr	r3, [pc, #160]	; (40474c <commandHandler+0x118>)
  4046aa:	4798      	blx	r3
  4046ac:	b928      	cbnz	r0, 4046ba <commandHandler+0x86>
	{
		printf("\r\n\r\nCommand called: TPM_TakeOwneship" );
  4046ae:	4835      	ldr	r0, [pc, #212]	; (404784 <commandHandler+0x150>)
  4046b0:	4d28      	ldr	r5, [pc, #160]	; (404754 <commandHandler+0x120>)
  4046b2:	47a8      	blx	r5
		printf("\r\nTaking Ownership. Please wait... ");	
  4046b4:	4834      	ldr	r0, [pc, #208]	; (404788 <commandHandler+0x154>)
  4046b6:	47a8      	blx	r5
  4046b8:	e003      	b.n	4046c2 <commandHandler+0x8e>
	}		 
	else
 	 printf("\r\n\r\nCommand called: %s", commandName );
  4046ba:	4834      	ldr	r0, [pc, #208]	; (40478c <commandHandler+0x158>)
  4046bc:	4621      	mov	r1, r4
  4046be:	4b25      	ldr	r3, [pc, #148]	; (404754 <commandHandler+0x120>)
  4046c0:	4798      	blx	r3
	
	
	if( (pCommand = findCommand(commandName)) == NULL )//
  4046c2:	4620      	mov	r0, r4
  4046c4:	4b32      	ldr	r3, [pc, #200]	; (404790 <commandHandler+0x15c>)
  4046c6:	4798      	blx	r3
  4046c8:	4605      	mov	r5, r0
  4046ca:	b928      	cbnz	r0, 4046d8 <commandHandler+0xa4>
	{
		printf("\r\ncommand not found: %s", commandName );	
  4046cc:	4831      	ldr	r0, [pc, #196]	; (404794 <commandHandler+0x160>)
  4046ce:	4621      	mov	r1, r4
  4046d0:	4b20      	ldr	r3, [pc, #128]	; (404754 <commandHandler+0x120>)
  4046d2:	4798      	blx	r3
		return false;
  4046d4:	2000      	movs	r0, #0
  4046d6:	e035      	b.n	404744 <commandHandler+0x110>
	}
 	
	if( (pFuncPtr = findFuncPtr(commandName)) == NULL )//
  4046d8:	4620      	mov	r0, r4
  4046da:	4b2f      	ldr	r3, [pc, #188]	; (404798 <commandHandler+0x164>)
  4046dc:	4798      	blx	r3
  4046de:	4607      	mov	r7, r0
  4046e0:	b928      	cbnz	r0, 4046ee <commandHandler+0xba>
	{
		printf("\r\ncommand not found: %s", commandName );
  4046e2:	482c      	ldr	r0, [pc, #176]	; (404794 <commandHandler+0x160>)
  4046e4:	4621      	mov	r1, r4
  4046e6:	4b1b      	ldr	r3, [pc, #108]	; (404754 <commandHandler+0x120>)
  4046e8:	4798      	blx	r3
		return false;
  4046ea:	2000      	movs	r0, #0
  4046ec:	e02a      	b.n	404744 <commandHandler+0x110>
	}
	 
 	init_xferbuf();//xferbuf[]0
  4046ee:	4b2b      	ldr	r3, [pc, #172]	; (40479c <commandHandler+0x168>)
  4046f0:	4798      	blx	r3
 
 	/* load xferBuf with command data */	
	memcpy(&xferBuf[0],pCommand->commandBytes,pCommand->commandSize);	//commandBytes
  4046f2:	4e2b      	ldr	r6, [pc, #172]	; (4047a0 <commandHandler+0x16c>)
  4046f4:	4630      	mov	r0, r6
  4046f6:	6869      	ldr	r1, [r5, #4]
  4046f8:	892a      	ldrh	r2, [r5, #8]
  4046fa:	4b2a      	ldr	r3, [pc, #168]	; (4047a4 <commandHandler+0x170>)
  4046fc:	4798      	blx	r3
																//commandSizedest	
																// commanBytesxferBuf

	/* set numBytes */
	numBytes = pCommand->commandSize; //numBytespCommandcommandSize
  4046fe:	892a      	ldrh	r2, [r5, #8]
  404700:	4b29      	ldr	r3, [pc, #164]	; (4047a8 <commandHandler+0x174>)
  404702:	801a      	strh	r2, [r3, #0]

	/* call command function */
    commandFunc = (funcPtr) pFuncPtr->commandFunc; //pFuncPtrtdTPM_FuncPtrcommandNamecommandFunc
	                                               //commandFuncfuncPtrfuncPtr(TPM_Command *pCommand)void;
    commandFunc(pCommand);
  404704:	687b      	ldr	r3, [r7, #4]
  404706:	4628      	mov	r0, r5
  404708:	4798      	blx	r3

	/* check for TPM error responses */
	if(convertArrayToLong(((TPM_return*) xferBuf)->returnCode)  != TPM_SUCCESS )//TPM_SUCCESS0
  40470a:	1db0      	adds	r0, r6, #6
  40470c:	4b27      	ldr	r3, [pc, #156]	; (4047ac <commandHandler+0x178>)
  40470e:	4798      	blx	r3
  404710:	b140      	cbz	r0, 404724 <commandHandler+0xf0>
	{
		printf("\r\n%s failed!" , commandName);
  404712:	4827      	ldr	r0, [pc, #156]	; (4047b0 <commandHandler+0x17c>)
  404714:	4621      	mov	r1, r4
  404716:	4b0f      	ldr	r3, [pc, #60]	; (404754 <commandHandler+0x120>)
  404718:	4798      	blx	r3
		error_notification(pCommand);
  40471a:	4628      	mov	r0, r5
  40471c:	4b25      	ldr	r3, [pc, #148]	; (4047b4 <commandHandler+0x180>)
  40471e:	4798      	blx	r3
		returnVal = true;
  404720:	2401      	movs	r4, #1
  404722:	e006      	b.n	404732 <commandHandler+0xfe>
	}
	else
	{
		 /* POST Processing */
		 printf("\r\nTPM_SUCCESS");
  404724:	4824      	ldr	r0, [pc, #144]	; (4047b8 <commandHandler+0x184>)
  404726:	4b0b      	ldr	r3, [pc, #44]	; (404754 <commandHandler+0x120>)
  404728:	4798      	blx	r3
		 //printf("\r\ndone!");
		 
		success_post_processing(pCommand);
  40472a:	4628      	mov	r0, r5
  40472c:	4b23      	ldr	r3, [pc, #140]	; (4047bc <commandHandler+0x188>)
  40472e:	4798      	blx	r3
		returnVal = false;
  404730:	2400      	movs	r4, #0
	}
 
	printf("\r\npress any key to continue...");
  404732:	4823      	ldr	r0, [pc, #140]	; (4047c0 <commandHandler+0x18c>)
  404734:	4b07      	ldr	r3, [pc, #28]	; (404754 <commandHandler+0x120>)
  404736:	4798      	blx	r3
	scanf( ("%c"), &i);
  404738:	4822      	ldr	r0, [pc, #136]	; (4047c4 <commandHandler+0x190>)
  40473a:	f10d 0107 	add.w	r1, sp, #7
  40473e:	4b22      	ldr	r3, [pc, #136]	; (4047c8 <commandHandler+0x194>)
  404740:	4798      	blx	r3

	return returnVal;
  404742:	4620      	mov	r0, r4
}
  404744:	b003      	add	sp, #12
  404746:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404748:	0040f2ac 	.word	0x0040f2ac
  40474c:	0040749d 	.word	0x0040749d
  404750:	0040f2c4 	.word	0x0040f2c4
  404754:	00406f8d 	.word	0x00406f8d
  404758:	0040f2f0 	.word	0x0040f2f0
  40475c:	0040f300 	.word	0x0040f300
  404760:	0040f32c 	.word	0x0040f32c
  404764:	0040f33c 	.word	0x0040f33c
  404768:	0040f370 	.word	0x0040f370
  40476c:	0040f378 	.word	0x0040f378
  404770:	0040f3b4 	.word	0x0040f3b4
  404774:	0040f39c 	.word	0x0040f39c
  404778:	0040f3bc 	.word	0x0040f3bc
  40477c:	0040f3cc 	.word	0x0040f3cc
  404780:	0040f3f0 	.word	0x0040f3f0
  404784:	0040f400 	.word	0x0040f400
  404788:	0040f428 	.word	0x0040f428
  40478c:	0040f44c 	.word	0x0040f44c
  404790:	00403cd1 	.word	0x00403cd1
  404794:	0040f464 	.word	0x0040f464
  404798:	00403d21 	.word	0x00403d21
  40479c:	00403d71 	.word	0x00403d71
  4047a0:	2000239c 	.word	0x2000239c
  4047a4:	00407045 	.word	0x00407045
  4047a8:	20002af6 	.word	0x20002af6
  4047ac:	00406c85 	.word	0x00406c85
  4047b0:	0040f47c 	.word	0x0040f47c
  4047b4:	00404579 	.word	0x00404579
  4047b8:	0040f48c 	.word	0x0040f48c
  4047bc:	00404609 	.word	0x00404609
  4047c0:	0040f49c 	.word	0x0040f49c
  4047c4:	0040ec48 	.word	0x0040ec48
  4047c8:	00406fb5 	.word	0x00406fb5

004047cc <takeOwnFunc>:
		return false;
	}
}

void takeOwnFunc( TPM_Command *pCommand )
{
  4047cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4047d0:	b091      	sub	sp, #68	; 0x44
  4047d2:	4605      	mov	r5, r0
	uint8_t authBuf[INBUFSIZE];
	uint8_t complianceFlag, compPubEKBuf[16];
	static int len;
	

	printf("\r\n    takeOwnFunc sequence:");
  4047d4:	486c      	ldr	r0, [pc, #432]	; (404988 <takeOwnFunc+0x1bc>)
  4047d6:	4b6d      	ldr	r3, [pc, #436]	; (40498c <takeOwnFunc+0x1c0>)
  4047d8:	4798      	blx	r3
	
	// check for previous owner
	if(commandHandler("TPM_GetCap_PROP_OWNER"))
  4047da:	486d      	ldr	r0, [pc, #436]	; (404990 <takeOwnFunc+0x1c4>)
  4047dc:	4b6d      	ldr	r3, [pc, #436]	; (404994 <takeOwnFunc+0x1c8>)
  4047de:	4798      	blx	r3
  4047e0:	b128      	cbz	r0, 4047ee <takeOwnFunc+0x22>
	{
		// if ekGen fails, then abort
		printf("\r\n   can't get tpm capability\r\n");
  4047e2:	486d      	ldr	r0, [pc, #436]	; (404998 <takeOwnFunc+0x1cc>)
  4047e4:	4c69      	ldr	r4, [pc, #420]	; (40498c <takeOwnFunc+0x1c0>)
  4047e6:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4047e8:	486c      	ldr	r0, [pc, #432]	; (40499c <takeOwnFunc+0x1d0>)
  4047ea:	47a0      	blx	r4
		return;
  4047ec:	e0c8      	b.n	404980 <takeOwnFunc+0x1b4>
	}	
	
	asm("nop");
  4047ee:	bf00      	nop
	
	// checking for previous ownership
	if(xferBuf[14] == 0x01)
  4047f0:	4b6b      	ldr	r3, [pc, #428]	; (4049a0 <takeOwnFunc+0x1d4>)
  4047f2:	7b9b      	ldrb	r3, [r3, #14]
  4047f4:	2b01      	cmp	r3, #1
  4047f6:	d103      	bne.n	404800 <takeOwnFunc+0x34>
	{
		printf("\r\nTPM must be cleared before TPM_TakeOwnership command");
  4047f8:	486a      	ldr	r0, [pc, #424]	; (4049a4 <takeOwnFunc+0x1d8>)
  4047fa:	4b64      	ldr	r3, [pc, #400]	; (40498c <takeOwnFunc+0x1c0>)
  4047fc:	4798      	blx	r3
		return;				
  4047fe:	e0bf      	b.n	404980 <takeOwnFunc+0x1b4>
	}
	
	// try to read the current EK
	if(commandHandler("readEK"))
  404800:	4869      	ldr	r0, [pc, #420]	; (4049a8 <takeOwnFunc+0x1dc>)
  404802:	4b64      	ldr	r3, [pc, #400]	; (404994 <takeOwnFunc+0x1c8>)
  404804:	4798      	blx	r3
  404806:	b148      	cbz	r0, 40481c <takeOwnFunc+0x50>
	{
		// if EK can't be read, try to generate it
		if(commandHandler("createEKPair"))
  404808:	4868      	ldr	r0, [pc, #416]	; (4049ac <takeOwnFunc+0x1e0>)
  40480a:	4b62      	ldr	r3, [pc, #392]	; (404994 <takeOwnFunc+0x1c8>)
  40480c:	4798      	blx	r3
  40480e:	b128      	cbz	r0, 40481c <takeOwnFunc+0x50>
		{
			// if ekGen fails, then abort
			printf("\r\n    can't get public Endorsement Key");
  404810:	4867      	ldr	r0, [pc, #412]	; (4049b0 <takeOwnFunc+0x1e4>)
  404812:	4c5e      	ldr	r4, [pc, #376]	; (40498c <takeOwnFunc+0x1c0>)
  404814:	47a0      	blx	r4
			printf("\r\n    aborting...\r\n");
  404816:	4861      	ldr	r0, [pc, #388]	; (40499c <takeOwnFunc+0x1d0>)
  404818:	47a0      	blx	r4
			return;
  40481a:	e0b1      	b.n	404980 <takeOwnFunc+0x1b4>
		}
	}

	// check for compliance mode
	memcpy(compPubEKBuf, compPubEK, sizeof(compPubEKBuf));
  40481c:	4b65      	ldr	r3, [pc, #404]	; (4049b4 <takeOwnFunc+0x1e8>)
  40481e:	ac01      	add	r4, sp, #4
  404820:	6818      	ldr	r0, [r3, #0]
  404822:	6859      	ldr	r1, [r3, #4]
  404824:	689a      	ldr	r2, [r3, #8]
  404826:	68db      	ldr	r3, [r3, #12]
  404828:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if(memcmp(compPubEKBuf, &xferBuf[38], sizeof(compPubEKBuf)))
  40482a:	4c63      	ldr	r4, [pc, #396]	; (4049b8 <takeOwnFunc+0x1ec>)
  40482c:	a801      	add	r0, sp, #4
  40482e:	4621      	mov	r1, r4
  404830:	2210      	movs	r2, #16
  404832:	4b62      	ldr	r3, [pc, #392]	; (4049bc <takeOwnFunc+0x1f0>)
  404834:	4798      	blx	r3
  404836:	4606      	mov	r6, r0
		complianceFlag = false;
	else
		complianceFlag = true;

	// save pubEK
	memmove(workBuf0, &xferBuf[38], 256);
  404838:	4861      	ldr	r0, [pc, #388]	; (4049c0 <takeOwnFunc+0x1f4>)
  40483a:	4621      	mov	r1, r4
  40483c:	f44f 7280 	mov.w	r2, #256	; 0x100
  404840:	4b60      	ldr	r3, [pc, #384]	; (4049c4 <takeOwnFunc+0x1f8>)
  404842:	4798      	blx	r3

	// create ownerAuth for bindV20 call
	if( complianceFlag == true)
  404844:	bb1e      	cbnz	r6, 40488e <takeOwnFunc+0xc2>
		memcpy(workBuf1, ownAuth, 20);
  404846:	4c60      	ldr	r4, [pc, #384]	; (4049c8 <takeOwnFunc+0x1fc>)
  404848:	4b60      	ldr	r3, [pc, #384]	; (4049cc <takeOwnFunc+0x200>)
  40484a:	681a      	ldr	r2, [r3, #0]
  40484c:	685e      	ldr	r6, [r3, #4]
  40484e:	6898      	ldr	r0, [r3, #8]
  404850:	68d9      	ldr	r1, [r3, #12]
  404852:	6022      	str	r2, [r4, #0]
  404854:	6066      	str	r6, [r4, #4]
  404856:	60a0      	str	r0, [r4, #8]
  404858:	60e1      	str	r1, [r4, #12]
  40485a:	691a      	ldr	r2, [r3, #16]
  40485c:	6122      	str	r2, [r4, #16]
		sha1_csum( authBuf, len , workBuf1 );	
	}


	// store owner auth in EEPROM
	saveOwnerAuth(workBuf1);
  40485e:	4620      	mov	r0, r4
  404860:	4b5b      	ldr	r3, [pc, #364]	; (4049d0 <takeOwnFunc+0x204>)
  404862:	4798      	blx	r3

	// invoke bindV20 for ownerAuth
	commandHandler( "bindV20");
  404864:	485b      	ldr	r0, [pc, #364]	; (4049d4 <takeOwnFunc+0x208>)
  404866:	4b4b      	ldr	r3, [pc, #300]	; (404994 <takeOwnFunc+0x1c8>)
  404868:	4798      	blx	r3

	// save encrypted ownerAuth
	memmove(workBuf2, &xferBuf[14], 256);
  40486a:	485b      	ldr	r0, [pc, #364]	; (4049d8 <takeOwnFunc+0x20c>)
  40486c:	495b      	ldr	r1, [pc, #364]	; (4049dc <takeOwnFunc+0x210>)
  40486e:	f44f 7280 	mov.w	r2, #256	; 0x100
  404872:	4b54      	ldr	r3, [pc, #336]	; (4049c4 <takeOwnFunc+0x1f8>)
  404874:	4798      	blx	r3

	// create SRKAuth for bindV20 call
	if( complianceFlag == true)
		memcpy(workBuf1, SRKAuth, 20);
  404876:	4b5a      	ldr	r3, [pc, #360]	; (4049e0 <takeOwnFunc+0x214>)
  404878:	681a      	ldr	r2, [r3, #0]
  40487a:	685e      	ldr	r6, [r3, #4]
  40487c:	6898      	ldr	r0, [r3, #8]
  40487e:	68d9      	ldr	r1, [r3, #12]
  404880:	6022      	str	r2, [r4, #0]
  404882:	6066      	str	r6, [r4, #4]
  404884:	60a0      	str	r0, [r4, #8]
  404886:	60e1      	str	r1, [r4, #12]
  404888:	691a      	ldr	r2, [r3, #16]
  40488a:	6122      	str	r2, [r4, #16]
  40488c:	e02e      	b.n	4048ec <takeOwnFunc+0x120>
	// create ownerAuth for bindV20 call
	if( complianceFlag == true)
		memcpy(workBuf1, ownAuth, 20);
	else
	{
		printf("\r\n    enter owner Auth: ");
  40488e:	4855      	ldr	r0, [pc, #340]	; (4049e4 <takeOwnFunc+0x218>)
  404890:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 40498c <takeOwnFunc+0x1c0>
  404894:	47c8      	blx	r9
		get_user_input((char*) authBuf, sizeof(authBuf), 0, USER_STRING);
  404896:	a805      	add	r0, sp, #20
  404898:	2129      	movs	r1, #41	; 0x29
  40489a:	2200      	movs	r2, #0
  40489c:	4613      	mov	r3, r2
  40489e:	f8df 8190 	ldr.w	r8, [pc, #400]	; 404a30 <takeOwnFunc+0x264>
  4048a2:	47c0      	blx	r8
		len = strlen((char*) authBuf);
  4048a4:	a805      	add	r0, sp, #20
  4048a6:	4f50      	ldr	r7, [pc, #320]	; (4049e8 <takeOwnFunc+0x21c>)
  4048a8:	47b8      	blx	r7
  4048aa:	4601      	mov	r1, r0
  4048ac:	4b4f      	ldr	r3, [pc, #316]	; (4049ec <takeOwnFunc+0x220>)
  4048ae:	6018      	str	r0, [r3, #0]
		sha1_csum( authBuf, len , workBuf1 );	
  4048b0:	4c45      	ldr	r4, [pc, #276]	; (4049c8 <takeOwnFunc+0x1fc>)
  4048b2:	a805      	add	r0, sp, #20
  4048b4:	4622      	mov	r2, r4
  4048b6:	4e4e      	ldr	r6, [pc, #312]	; (4049f0 <takeOwnFunc+0x224>)
  4048b8:	47b0      	blx	r6
	}


	// store owner auth in EEPROM
	saveOwnerAuth(workBuf1);
  4048ba:	4620      	mov	r0, r4
  4048bc:	4b44      	ldr	r3, [pc, #272]	; (4049d0 <takeOwnFunc+0x204>)
  4048be:	4798      	blx	r3

	// invoke bindV20 for ownerAuth
	commandHandler( "bindV20");
  4048c0:	4844      	ldr	r0, [pc, #272]	; (4049d4 <takeOwnFunc+0x208>)
  4048c2:	4b34      	ldr	r3, [pc, #208]	; (404994 <takeOwnFunc+0x1c8>)
  4048c4:	4798      	blx	r3

	// save encrypted ownerAuth
	memmove(workBuf2, &xferBuf[14], 256);
  4048c6:	4844      	ldr	r0, [pc, #272]	; (4049d8 <takeOwnFunc+0x20c>)
  4048c8:	4944      	ldr	r1, [pc, #272]	; (4049dc <takeOwnFunc+0x210>)
  4048ca:	f44f 7280 	mov.w	r2, #256	; 0x100
  4048ce:	4b3d      	ldr	r3, [pc, #244]	; (4049c4 <takeOwnFunc+0x1f8>)
  4048d0:	4798      	blx	r3
	// create SRKAuth for bindV20 call
	if( complianceFlag == true)
		memcpy(workBuf1, SRKAuth, 20);
	else
	{
		printf("\r\n    enter SRK Auth: ");
  4048d2:	4848      	ldr	r0, [pc, #288]	; (4049f4 <takeOwnFunc+0x228>)
  4048d4:	47c8      	blx	r9
		get_user_input((char*) authBuf, sizeof(authBuf), 0, USER_STRING);
  4048d6:	a805      	add	r0, sp, #20
  4048d8:	2129      	movs	r1, #41	; 0x29
  4048da:	2200      	movs	r2, #0
  4048dc:	4613      	mov	r3, r2
  4048de:	47c0      	blx	r8
		
	    sha1_csum( authBuf, strlen((char*) authBuf), workBuf1 );
  4048e0:	a805      	add	r0, sp, #20
  4048e2:	47b8      	blx	r7
  4048e4:	4601      	mov	r1, r0
  4048e6:	a805      	add	r0, sp, #20
  4048e8:	4622      	mov	r2, r4
  4048ea:	47b0      	blx	r6
	}

	// store SRK auth in EEPROM
	saveSRKAuth(workBuf1);
  4048ec:	4836      	ldr	r0, [pc, #216]	; (4049c8 <takeOwnFunc+0x1fc>)
  4048ee:	4b42      	ldr	r3, [pc, #264]	; (4049f8 <takeOwnFunc+0x22c>)
  4048f0:	4798      	blx	r3

	// invoke bindV20 for SRKAuth
	commandHandler( "bindV20");
  4048f2:	4838      	ldr	r0, [pc, #224]	; (4049d4 <takeOwnFunc+0x208>)
  4048f4:	4c27      	ldr	r4, [pc, #156]	; (404994 <takeOwnFunc+0x1c8>)
  4048f6:	47a0      	blx	r4

	// save encrypted SRKAuth
	memmove(workBuf3, &xferBuf[14], 256);
  4048f8:	4840      	ldr	r0, [pc, #256]	; (4049fc <takeOwnFunc+0x230>)
  4048fa:	4938      	ldr	r1, [pc, #224]	; (4049dc <takeOwnFunc+0x210>)
  4048fc:	f44f 7280 	mov.w	r2, #256	; 0x100
  404900:	4b30      	ldr	r3, [pc, #192]	; (4049c4 <takeOwnFunc+0x1f8>)
  404902:	4798      	blx	r3

	// select an authSession
	currentAuthSession = 0;
  404904:	2200      	movs	r2, #0
  404906:	4b3e      	ldr	r3, [pc, #248]	; (404a00 <takeOwnFunc+0x234>)
  404908:	701a      	strb	r2, [r3, #0]

	// create an authSession for this command
	if(commandHandler("OIAP"))
  40490a:	483e      	ldr	r0, [pc, #248]	; (404a04 <takeOwnFunc+0x238>)
  40490c:	47a0      	blx	r4
  40490e:	b128      	cbz	r0, 40491c <takeOwnFunc+0x150>
	{
		printf("\r\ncould not start authSession");
  404910:	483d      	ldr	r0, [pc, #244]	; (404a08 <takeOwnFunc+0x23c>)
  404912:	4c1e      	ldr	r4, [pc, #120]	; (40498c <takeOwnFunc+0x1c0>)
  404914:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  404916:	483d      	ldr	r0, [pc, #244]	; (404a0c <takeOwnFunc+0x240>)
  404918:	47a0      	blx	r4
		return;
  40491a:	e031      	b.n	404980 <takeOwnFunc+0x1b4>
	}

	// now setup xferBuf for takeOwnership

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  40491c:	892a      	ldrh	r2, [r5, #8]
  40491e:	4b3c      	ldr	r3, [pc, #240]	; (404a10 <takeOwnFunc+0x244>)
  404920:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  404922:	4e1f      	ldr	r6, [pc, #124]	; (4049a0 <takeOwnFunc+0x1d4>)
  404924:	4630      	mov	r0, r6
  404926:	6869      	ldr	r1, [r5, #4]
  404928:	4c26      	ldr	r4, [pc, #152]	; (4049c4 <takeOwnFunc+0x1f8>)
  40492a:	47a0      	blx	r4

	// copy owner Auth into proper place
	memmove(&xferBuf[16], workBuf2, 256);
  40492c:	f44f 7780 	mov.w	r7, #256	; 0x100
  404930:	f106 0010 	add.w	r0, r6, #16
  404934:	4928      	ldr	r1, [pc, #160]	; (4049d8 <takeOwnFunc+0x20c>)
  404936:	463a      	mov	r2, r7
  404938:	47a0      	blx	r4

	// copy SRK auth into proper place
	memmove(&xferBuf[276], workBuf3, 256);
  40493a:	f506 708a 	add.w	r0, r6, #276	; 0x114
  40493e:	492f      	ldr	r1, [pc, #188]	; (4049fc <takeOwnFunc+0x230>)
  404940:	463a      	mov	r2, r7
  404942:	47a0      	blx	r4

	// copy owner auth to authSession
    getOwnerAuth(authSessions[currentAuthSession].HMACKey);
  404944:	4e2e      	ldr	r6, [pc, #184]	; (404a00 <takeOwnFunc+0x234>)
  404946:	7830      	ldrb	r0, [r6, #0]
  404948:	4c32      	ldr	r4, [pc, #200]	; (404a14 <takeOwnFunc+0x248>)
  40494a:	eb04 1080 	add.w	r0, r4, r0, lsl #6
  40494e:	302c      	adds	r0, #44	; 0x2c
  404950:	4b31      	ldr	r3, [pc, #196]	; (404a18 <takeOwnFunc+0x24c>)
  404952:	4798      	blx	r3

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  404954:	7833      	ldrb	r3, [r6, #0]
  404956:	eb04 1083 	add.w	r0, r4, r3, lsl #6
  40495a:	3018      	adds	r0, #24
  40495c:	2100      	movs	r1, #0
  40495e:	4b2f      	ldr	r3, [pc, #188]	; (404a1c <takeOwnFunc+0x250>)
  404960:	4798      	blx	r3

	// call input auth Handler
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  404962:	7ae8      	ldrb	r0, [r5, #11]
  404964:	7b29      	ldrb	r1, [r5, #12]
  404966:	4b2e      	ldr	r3, [pc, #184]	; (404a20 <takeOwnFunc+0x254>)
  404968:	4798      	blx	r3

	printf("\r\n    takeOwnFunc called");
  40496a:	482e      	ldr	r0, [pc, #184]	; (404a24 <takeOwnFunc+0x258>)
  40496c:	4b07      	ldr	r3, [pc, #28]	; (40498c <takeOwnFunc+0x1c0>)
  40496e:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  404970:	2001      	movs	r0, #1
  404972:	4601      	mov	r1, r0
  404974:	4b2c      	ldr	r3, [pc, #176]	; (404a28 <takeOwnFunc+0x25c>)
  404976:	4798      	blx	r3

	// call output auth Handler
	outAuthHandler(pCommand->numAuths, pCommand->numOutHandles);
  404978:	7ae8      	ldrb	r0, [r5, #11]
  40497a:	7b69      	ldrb	r1, [r5, #13]
  40497c:	4b2b      	ldr	r3, [pc, #172]	; (404a2c <takeOwnFunc+0x260>)
  40497e:	4798      	blx	r3
}
  404980:	b011      	add	sp, #68	; 0x44
  404982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404986:	bf00      	nop
  404988:	0040f4bc 	.word	0x0040f4bc
  40498c:	00406f8d 	.word	0x00406f8d
  404990:	0040f2ac 	.word	0x0040f2ac
  404994:	00404635 	.word	0x00404635
  404998:	0040f4d8 	.word	0x0040f4d8
  40499c:	0040f108 	.word	0x0040f108
  4049a0:	2000239c 	.word	0x2000239c
  4049a4:	0040f4f8 	.word	0x0040f4f8
  4049a8:	0040f370 	.word	0x0040f370
  4049ac:	0040f32c 	.word	0x0040f32c
  4049b0:	0040f530 	.word	0x0040f530
  4049b4:	20000ff0 	.word	0x20000ff0
  4049b8:	200023c2 	.word	0x200023c2
  4049bc:	00406fdd 	.word	0x00406fdd
  4049c0:	200028b8 	.word	0x200028b8
  4049c4:	00407045 	.word	0x00407045
  4049c8:	200027b8 	.word	0x200027b8
  4049cc:	20000654 	.word	0x20000654
  4049d0:	004062c5 	.word	0x004062c5
  4049d4:	0040f558 	.word	0x0040f558
  4049d8:	200029b8 	.word	0x200029b8
  4049dc:	200023aa 	.word	0x200023aa
  4049e0:	20000b44 	.word	0x20000b44
  4049e4:	0040f560 	.word	0x0040f560
  4049e8:	004076b9 	.word	0x004076b9
  4049ec:	20002258 	.word	0x20002258
  4049f0:	00405de5 	.word	0x00405de5
  4049f4:	0040f57c 	.word	0x0040f57c
  4049f8:	004062e1 	.word	0x004062e1
  4049fc:	20002afc 	.word	0x20002afc
  404a00:	20002af8 	.word	0x20002af8
  404a04:	0040f3b4 	.word	0x0040f3b4
  404a08:	0040f038 	.word	0x0040f038
  404a0c:	0040f058 	.word	0x0040f058
  404a10:	20002af6 	.word	0x20002af6
  404a14:	2000231c 	.word	0x2000231c
  404a18:	00406631 	.word	0x00406631
  404a1c:	00406c39 	.word	0x00406c39
  404a20:	0040379d 	.word	0x0040379d
  404a24:	0040f594 	.word	0x0040f594
  404a28:	00406815 	.word	0x00406815
  404a2c:	00403a65 	.word	0x00403a65
  404a30:	00404371 	.word	0x00404371

00404a34 <sealFunc>:
	memmove(authSessions[currentAuthSession].nonceEven, &xferBuf[14], 20);

}
/*****************************************************************************************************/
void sealFunc( TPM_Command *pCommand )
{
  404a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a38:	b08d      	sub	sp, #52	; 0x34
  404a3a:	4604      	mov	r4, r0

	int 		slotNum;
	uint8_t		authBuf[INBUFSIZE];
	uint8_t		*pU8;

	printf("\r\n    sealFunc sequence:");
  404a3c:	4869      	ldr	r0, [pc, #420]	; (404be4 <sealFunc+0x1b0>)
  404a3e:	4b6a      	ldr	r3, [pc, #424]	; (404be8 <sealFunc+0x1b4>)
  404a40:	4798      	blx	r3
	// input / output overlay setup
	SealIn_a	*pSealIn_a = (SealIn_a*) xferBuf;
	SealIn_b	*pSealIn_b;

	// account for any pcrInfo (none used here!)
	pSealIn_b = (SealIn_b*) (&pSealIn_a->pcrInfo + convertArrayToLong(pSealIn_a->pcrInfoSize));
  404a42:	486a      	ldr	r0, [pc, #424]	; (404bec <sealFunc+0x1b8>)
  404a44:	4b6a      	ldr	r3, [pc, #424]	; (404bf0 <sealFunc+0x1bc>)
  404a46:	4798      	blx	r3
  404a48:	4682      	mov	sl, r0

   	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a sealing key (0=SRK): "), includeSRK);
  404a4a:	486a      	ldr	r0, [pc, #424]	; (404bf4 <sealFunc+0x1c0>)
  404a4c:	496a      	ldr	r1, [pc, #424]	; (404bf8 <sealFunc+0x1c4>)
  404a4e:	2200      	movs	r2, #0
  404a50:	4b6a      	ldr	r3, [pc, #424]	; (404bfc <sealFunc+0x1c8>)
  404a52:	4798      	blx	r3
  404a54:	900b      	str	r0, [sp, #44]	; 0x2c
	if(slotNum == INVALID_HANDLE)
  404a56:	28ff      	cmp	r0, #255	; 0xff
  404a58:	f000 80c0 	beq.w	404bdc <sealFunc+0x1a8>
		return;

	// start an OSAP session using a parent key (must be storage key!)
	currentAuthSession = 0;						// using authSession[0]
  404a5c:	2200      	movs	r2, #0
  404a5e:	4b68      	ldr	r3, [pc, #416]	; (404c00 <sealFunc+0x1cc>)
  404a60:	701a      	strb	r2, [r3, #0]

	// setup OSAP parameters
	convertIntToArray(TPM_ET_KEYHANDLE, OSAPparms.entityType);
  404a62:	2001      	movs	r0, #1
  404a64:	4967      	ldr	r1, [pc, #412]	; (404c04 <sealFunc+0x1d0>)
  404a66:	4b68      	ldr	r3, [pc, #416]	; (404c08 <sealFunc+0x1d4>)
  404a68:	4798      	blx	r3

	if(slotNum == 0)
  404a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404a6c:	b94b      	cbnz	r3, 404a82 <sealFunc+0x4e>
	{
		convertLongToArray(TPM_KH_SRK, OSAPparms.entityValue);
  404a6e:	4d67      	ldr	r5, [pc, #412]	; (404c0c <sealFunc+0x1d8>)
  404a70:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  404a74:	4629      	mov	r1, r5
  404a76:	4b66      	ldr	r3, [pc, #408]	; (404c10 <sealFunc+0x1dc>)
  404a78:	4798      	blx	r3
		getSRKAuth(OSAPparms.entityAuth);
  404a7a:	1d28      	adds	r0, r5, #4
  404a7c:	4b65      	ldr	r3, [pc, #404]	; (404c14 <sealFunc+0x1e0>)
  404a7e:	4798      	blx	r3
  404a80:	e00b      	b.n	404a9a <sealFunc+0x66>
	}
	else
	{
		getLoadedKeyHandle(slotNum-1, OSAPparms.entityValue);
  404a82:	1e58      	subs	r0, r3, #1
  404a84:	4d61      	ldr	r5, [pc, #388]	; (404c0c <sealFunc+0x1d8>)
  404a86:	b2c0      	uxtb	r0, r0
  404a88:	4629      	mov	r1, r5
  404a8a:	4b63      	ldr	r3, [pc, #396]	; (404c18 <sealFunc+0x1e4>)
  404a8c:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, OSAPparms.entityAuth);
  404a8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404a90:	1e58      	subs	r0, r3, #1
  404a92:	b2c0      	uxtb	r0, r0
  404a94:	1d29      	adds	r1, r5, #4
  404a96:	4b61      	ldr	r3, [pc, #388]	; (404c1c <sealFunc+0x1e8>)
  404a98:	4798      	blx	r3
	}

	// send the command and create the authSession
	if(commandHandler("OSAP"))
  404a9a:	4861      	ldr	r0, [pc, #388]	; (404c20 <sealFunc+0x1ec>)
  404a9c:	4b61      	ldr	r3, [pc, #388]	; (404c24 <sealFunc+0x1f0>)
  404a9e:	4798      	blx	r3
  404aa0:	b128      	cbz	r0, 404aae <sealFunc+0x7a>
	{
		printf("\r\n    could not create authSession!");
  404aa2:	4861      	ldr	r0, [pc, #388]	; (404c28 <sealFunc+0x1f4>)
  404aa4:	4c50      	ldr	r4, [pc, #320]	; (404be8 <sealFunc+0x1b4>)
  404aa6:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  404aa8:	4860      	ldr	r0, [pc, #384]	; (404c2c <sealFunc+0x1f8>)
  404aaa:	47a0      	blx	r4
		return;
  404aac:	e096      	b.n	404bdc <sealFunc+0x1a8>
	// input / output overlay setup
	SealIn_a	*pSealIn_a = (SealIn_a*) xferBuf;
	SealIn_b	*pSealIn_b;

	// account for any pcrInfo (none used here!)
	pSealIn_b = (SealIn_b*) (&pSealIn_a->pcrInfo + convertArrayToLong(pSealIn_a->pcrInfoSize));
  404aae:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 404c88 <sealFunc+0x254>
  404ab2:	44c2      	add	sl, r8
		printf("\r\n    aborting...\r\n");
		return;
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  404ab4:	8922      	ldrh	r2, [r4, #8]
  404ab6:	4b5e      	ldr	r3, [pc, #376]	; (404c30 <sealFunc+0x1fc>)
  404ab8:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  404aba:	f1a8 0526 	sub.w	r5, r8, #38	; 0x26
  404abe:	4628      	mov	r0, r5
  404ac0:	6861      	ldr	r1, [r4, #4]
  404ac2:	4b5c      	ldr	r3, [pc, #368]	; (404c34 <sealFunc+0x200>)
  404ac4:	4798      	blx	r3

	printf("\r\n    sealFunc called");
  404ac6:	485c      	ldr	r0, [pc, #368]	; (404c38 <sealFunc+0x204>)
  404ac8:	4e47      	ldr	r6, [pc, #284]	; (404be8 <sealFunc+0x1b4>)
  404aca:	47b0      	blx	r6

	// setup correct keyHandle
	memmove(pSealIn_a->keyHandle, OSAPparms.entityValue, sizeof(pSealIn_a->keyHandle));
  404acc:	4b4f      	ldr	r3, [pc, #316]	; (404c0c <sealFunc+0x1d8>)
  404ace:	681b      	ldr	r3, [r3, #0]
  404ad0:	f848 3c1c 	str.w	r3, [r8, #-28]

	// create the blob authorization value
	printf("\r\n    enter auth value for sealed blob: ");
  404ad4:	4859      	ldr	r0, [pc, #356]	; (404c3c <sealFunc+0x208>)
  404ad6:	47b0      	blx	r6
	get_user_input((char*) authBuf,sizeof(authBuf), 0, USER_STRING);
  404ad8:	4668      	mov	r0, sp
  404ada:	2129      	movs	r1, #41	; 0x29
  404adc:	2200      	movs	r2, #0
  404ade:	4613      	mov	r3, r2
  404ae0:	f8df b194 	ldr.w	fp, [pc, #404]	; 404c78 <sealFunc+0x244>
  404ae4:	47d8      	blx	fp
    sha1_csum( authBuf, strlen((char*) authBuf), pSealIn_a->encAuth );
  404ae6:	4668      	mov	r0, sp
  404ae8:	4a55      	ldr	r2, [pc, #340]	; (404c40 <sealFunc+0x20c>)
  404aea:	4790      	blx	r2
  404aec:	4601      	mov	r1, r0
  404aee:	f1a8 0718 	sub.w	r7, r8, #24
  404af2:	4668      	mov	r0, sp
  404af4:	463a      	mov	r2, r7
  404af6:	4b53      	ldr	r3, [pc, #332]	; (404c44 <sealFunc+0x210>)
  404af8:	4798      	blx	r3

	// calculate encAuth for sealed blob
	printf("\r\n\r\n    encAuth calculation:");
  404afa:	4853      	ldr	r0, [pc, #332]	; (404c48 <sealFunc+0x214>)
  404afc:	47b0      	blx	r6
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  404afe:	4a40      	ldr	r2, [pc, #256]	; (404c00 <sealFunc+0x1cc>)
  404b00:	7813      	ldrb	r3, [r2, #0]
  404b02:	019b      	lsls	r3, r3, #6
  404b04:	f8df 9184 	ldr.w	r9, [pc, #388]	; 404c8c <sealFunc+0x258>
  404b08:	eb03 0009 	add.w	r0, r3, r9
					authSessions[currentAuthSession].HMACKey,
  404b0c:	4601      	mov	r1, r0
	get_user_input((char*) authBuf,sizeof(authBuf), 0, USER_STRING);
    sha1_csum( authBuf, strlen((char*) authBuf), pSealIn_a->encAuth );

	// calculate encAuth for sealed blob
	printf("\r\n\r\n    encAuth calculation:");
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  404b0e:	3004      	adds	r0, #4
  404b10:	312c      	adds	r1, #44	; 0x2c
  404b12:	463a      	mov	r2, r7
  404b14:	4b4d      	ldr	r3, [pc, #308]	; (404c4c <sealFunc+0x218>)
  404b16:	4798      	blx	r3
					authSessions[currentAuthSession].HMACKey,
					pSealIn_a->encAuth);

	// get data to seal
	printf("\r\n\r\n    enter data to seal (40 chars max): ");
  404b18:	484d      	ldr	r0, [pc, #308]	; (404c50 <sealFunc+0x21c>)
  404b1a:	47b0      	blx	r6
	// arbitrary data size limit, could be up to OAEP_SHA1_MGF1 limit for 2048 bit key: 192 bytes
	get_user_input((char*) &pSealIn_b->inData, INBUFSIZE, 0,USER_STRING);
  404b1c:	f10a 0704 	add.w	r7, sl, #4
  404b20:	4638      	mov	r0, r7
  404b22:	2129      	movs	r1, #41	; 0x29
  404b24:	2200      	movs	r2, #0
  404b26:	4613      	mov	r3, r2
  404b28:	47d8      	blx	fp
	//flushBS((char*) &pSealIn_b->inData);	// handle backspaces
	convertLongToArray(strlen((char*) &pSealIn_b->inData) +1, pSealIn_b->inDataSize);	// account for string terminator
  404b2a:	4638      	mov	r0, r7
  404b2c:	4b44      	ldr	r3, [pc, #272]	; (404c40 <sealFunc+0x20c>)
  404b2e:	4798      	blx	r3
  404b30:	3001      	adds	r0, #1
  404b32:	4651      	mov	r1, sl
  404b34:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 404c10 <sealFunc+0x1dc>
  404b38:	47d8      	blx	fp

	// calculate / update paramSize
	// easiest to "walk" a pointer then subtract to get size
	pU8 = &pSealIn_a->pcrInfo;
	pU8 += convertArrayToLong(pSealIn_a->pcrInfoSize);
  404b3a:	f1a8 0004 	sub.w	r0, r8, #4
  404b3e:	4f2c      	ldr	r7, [pc, #176]	; (404bf0 <sealFunc+0x1bc>)
  404b40:	47b8      	blx	r7
  404b42:	4440      	add	r0, r8
	pU8 += sizeof(pSealIn_b->inDataSize);
  404b44:	f100 0804 	add.w	r8, r0, #4
	pU8 += convertArrayToLong(pSealIn_b->inDataSize);
  404b48:	4650      	mov	r0, sl
  404b4a:	47b8      	blx	r7
  404b4c:	4440      	add	r0, r8
	pU8 += AUTH1_SIZE;
  404b4e:	302d      	adds	r0, #45	; 0x2d
	convertLongToArray(pU8 - pSealIn_a->tag, pSealIn_a->parmamSize);
  404b50:	f105 0a02 	add.w	sl, r5, #2
  404b54:	1b40      	subs	r0, r0, r5
  404b56:	4651      	mov	r1, sl
  404b58:	47d8      	blx	fp

	// now update numBytes for sendCommand
	numBytes = convertArrayToLong(pSealIn_a->parmamSize);
  404b5a:	4650      	mov	r0, sl
  404b5c:	47b8      	blx	r7
  404b5e:	4a34      	ldr	r2, [pc, #208]	; (404c30 <sealFunc+0x1fc>)
  404b60:	8010      	strh	r0, [r2, #0]

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  404b62:	4a27      	ldr	r2, [pc, #156]	; (404c00 <sealFunc+0x1cc>)
  404b64:	7813      	ldrb	r3, [r2, #0]
  404b66:	eb09 1083 	add.w	r0, r9, r3, lsl #6
  404b6a:	3018      	adds	r0, #24
  404b6c:	2100      	movs	r1, #0
  404b6e:	4b39      	ldr	r3, [pc, #228]	; (404c54 <sealFunc+0x220>)
  404b70:	4798      	blx	r3

	// calculate the input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  404b72:	7ae0      	ldrb	r0, [r4, #11]
  404b74:	7b21      	ldrb	r1, [r4, #12]
  404b76:	4b38      	ldr	r3, [pc, #224]	; (404c58 <sealFunc+0x224>)
  404b78:	4798      	blx	r3

	printf("\r\n    sealFunc called");
  404b7a:	482f      	ldr	r0, [pc, #188]	; (404c38 <sealFunc+0x204>)
  404b7c:	47b0      	blx	r6

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  404b7e:	2001      	movs	r0, #1
  404b80:	4601      	mov	r1, r0
  404b82:	4b36      	ldr	r3, [pc, #216]	; (404c5c <sealFunc+0x228>)
  404b84:	4798      	blx	r3

	// check for TPM error responses
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  404b86:	1da8      	adds	r0, r5, #6
  404b88:	47b8      	blx	r7
  404b8a:	b120      	cbz	r0, 404b96 <sealFunc+0x162>
	{
		printf("\r\ncould not get sealed data");
  404b8c:	4834      	ldr	r0, [pc, #208]	; (404c60 <sealFunc+0x22c>)
  404b8e:	47b0      	blx	r6
		printf("\r\naborting...\r\n");
  404b90:	4834      	ldr	r0, [pc, #208]	; (404c64 <sealFunc+0x230>)
  404b92:	47b0      	blx	r6
		return;
  404b94:	e022      	b.n	404bdc <sealFunc+0x1a8>
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  404b96:	7ae0      	ldrb	r0, [r4, #11]
  404b98:	7b61      	ldrb	r1, [r4, #13]
  404b9a:	4b33      	ldr	r3, [pc, #204]	; (404c68 <sealFunc+0x234>)
  404b9c:	4798      	blx	r3
  404b9e:	b128      	cbz	r0, 404bac <sealFunc+0x178>
	{
		printf("\r\noutput auth validation error!\r\n");
  404ba0:	4832      	ldr	r0, [pc, #200]	; (404c6c <sealFunc+0x238>)
  404ba2:	4c11      	ldr	r4, [pc, #68]	; (404be8 <sealFunc+0x1b4>)
  404ba4:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  404ba6:	4832      	ldr	r0, [pc, #200]	; (404c70 <sealFunc+0x23c>)
  404ba8:	47a0      	blx	r4
		return;
  404baa:	e017      	b.n	404bdc <sealFunc+0x1a8>
	}

	// save blob in EEPROM
	do
	{
		printf("\r\nstore data blob in which cacheSlot (1-5)? ");
  404bac:	4e31      	ldr	r6, [pc, #196]	; (404c74 <sealFunc+0x240>)
  404bae:	4c0e      	ldr	r4, [pc, #56]	; (404be8 <sealFunc+0x1b4>)
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  404bb0:	4d31      	ldr	r5, [pc, #196]	; (404c78 <sealFunc+0x244>)
	}

	// save blob in EEPROM
	do
	{
		printf("\r\nstore data blob in which cacheSlot (1-5)? ");
  404bb2:	4630      	mov	r0, r6
  404bb4:	47a0      	blx	r4
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  404bb6:	2000      	movs	r0, #0
  404bb8:	4601      	mov	r1, r0
  404bba:	aa0b      	add	r2, sp, #44	; 0x2c
  404bbc:	2301      	movs	r3, #1
  404bbe:	47a8      	blx	r5
		
		if((slotNum >= 1) && (	slotNum <= 5))
  404bc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404bc2:	1e5a      	subs	r2, r3, #1
  404bc4:	2a04      	cmp	r2, #4
  404bc6:	d902      	bls.n	404bce <sealFunc+0x19a>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  404bc8:	482c      	ldr	r0, [pc, #176]	; (404c7c <sealFunc+0x248>)
  404bca:	47a0      	blx	r4

	} while (1);
  404bcc:	e7f1      	b.n	404bb2 <sealFunc+0x17e>

	saveBlobToEE((uint8_t) (slotNum-1));
  404bce:	1e58      	subs	r0, r3, #1
  404bd0:	b2c0      	uxtb	r0, r0
  404bd2:	4b2b      	ldr	r3, [pc, #172]	; (404c80 <sealFunc+0x24c>)
  404bd4:	4798      	blx	r3
	printf("\r\n    TPM Seal Completed Successfully!\r\n");	
  404bd6:	482b      	ldr	r0, [pc, #172]	; (404c84 <sealFunc+0x250>)
  404bd8:	4b03      	ldr	r3, [pc, #12]	; (404be8 <sealFunc+0x1b4>)
  404bda:	4798      	blx	r3
	
}
  404bdc:	b00d      	add	sp, #52	; 0x34
  404bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404be2:	bf00      	nop
  404be4:	0040f5b0 	.word	0x0040f5b0
  404be8:	00406f8d 	.word	0x00406f8d
  404bec:	200023be 	.word	0x200023be
  404bf0:	00406c85 	.word	0x00406c85
  404bf4:	200028b8 	.word	0x200028b8
  404bf8:	0040f5cc 	.word	0x0040f5cc
  404bfc:	00406e05 	.word	0x00406e05
  404c00:	20002af8 	.word	0x20002af8
  404c04:	2000279c 	.word	0x2000279c
  404c08:	00406c7d 	.word	0x00406c7d
  404c0c:	2000279e 	.word	0x2000279e
  404c10:	00406c69 	.word	0x00406c69
  404c14:	0040664d 	.word	0x0040664d
  404c18:	004066f1 	.word	0x004066f1
  404c1c:	004066b9 	.word	0x004066b9
  404c20:	0040f5f4 	.word	0x0040f5f4
  404c24:	00404635 	.word	0x00404635
  404c28:	0040f5fc 	.word	0x0040f5fc
  404c2c:	0040f108 	.word	0x0040f108
  404c30:	20002af6 	.word	0x20002af6
  404c34:	00407045 	.word	0x00407045
  404c38:	0040f620 	.word	0x0040f620
  404c3c:	0040f638 	.word	0x0040f638
  404c40:	004076b9 	.word	0x004076b9
  404c44:	00405de5 	.word	0x00405de5
  404c48:	0040f664 	.word	0x0040f664
  404c4c:	004035a5 	.word	0x004035a5
  404c50:	0040f684 	.word	0x0040f684
  404c54:	00406c39 	.word	0x00406c39
  404c58:	0040379d 	.word	0x0040379d
  404c5c:	00406815 	.word	0x00406815
  404c60:	0040f6b0 	.word	0x0040f6b0
  404c64:	0040f058 	.word	0x0040f058
  404c68:	00403a65 	.word	0x00403a65
  404c6c:	0040f6cc 	.word	0x0040f6cc
  404c70:	0040f6f0 	.word	0x0040f6f0
  404c74:	0040f700 	.word	0x0040f700
  404c78:	00404371 	.word	0x00404371
  404c7c:	0040f0d8 	.word	0x0040f0d8
  404c80:	00406121 	.word	0x00406121
  404c84:	0040f730 	.word	0x0040f730
  404c88:	200023c2 	.word	0x200023c2
  404c8c:	2000231c 	.word	0x2000231c

00404c90 <unSealFunc>:
/*****************************************************************************************************/
void unSealFunc( TPM_Command *pCommand )
{
  404c90:	b5f0      	push	{r4, r5, r6, r7, lr}
  404c92:	b087      	sub	sp, #28
  404c94:	4606      	mov	r6, r0
	// sealed blob authorization

	int 		slotNum, cacheSlot;
	uint8_t		authBuf[SZ_AUTHVAL];

	printf("\r\n    unSealFunc sequence:");
  404c96:	485b      	ldr	r0, [pc, #364]	; (404e04 <unSealFunc+0x174>)
  404c98:	4b5b      	ldr	r3, [pc, #364]	; (404e08 <unSealFunc+0x178>)
  404c9a:	4798      	blx	r3
	// overlay setup
	UnSealIn	*pUnSealIn = (UnSealIn*) xferBuf;
	UnSealOut	*pUnSealOut = (UnSealOut*) xferBuf;

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a sealing key (0=SRK): "), includeSRK);
  404c9c:	485b      	ldr	r0, [pc, #364]	; (404e0c <unSealFunc+0x17c>)
  404c9e:	495c      	ldr	r1, [pc, #368]	; (404e10 <unSealFunc+0x180>)
  404ca0:	2200      	movs	r2, #0
  404ca2:	4b5c      	ldr	r3, [pc, #368]	; (404e14 <unSealFunc+0x184>)
  404ca4:	4798      	blx	r3
  404ca6:	4604      	mov	r4, r0
	if(slotNum == INVALID_HANDLE)
  404ca8:	28ff      	cmp	r0, #255	; 0xff
  404caa:	f000 80a9 	beq.w	404e00 <unSealFunc+0x170>
		return;

	// create 2 OIAP sessions, one for parent key, one for blob
	currentAuthSession = 0;
  404cae:	2200      	movs	r2, #0
  404cb0:	4b59      	ldr	r3, [pc, #356]	; (404e18 <unSealFunc+0x188>)
  404cb2:	701a      	strb	r2, [r3, #0]
	if(commandHandler("OIAP"))
  404cb4:	4859      	ldr	r0, [pc, #356]	; (404e1c <unSealFunc+0x18c>)
  404cb6:	4b5a      	ldr	r3, [pc, #360]	; (404e20 <unSealFunc+0x190>)
  404cb8:	4798      	blx	r3
  404cba:	b128      	cbz	r0, 404cc8 <unSealFunc+0x38>
	{
		printf("\r\ncould not start authSession");
  404cbc:	4859      	ldr	r0, [pc, #356]	; (404e24 <unSealFunc+0x194>)
  404cbe:	4c52      	ldr	r4, [pc, #328]	; (404e08 <unSealFunc+0x178>)
  404cc0:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  404cc2:	4859      	ldr	r0, [pc, #356]	; (404e28 <unSealFunc+0x198>)
  404cc4:	47a0      	blx	r4
		return;
  404cc6:	e09b      	b.n	404e00 <unSealFunc+0x170>
	}

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  404cc8:	4d53      	ldr	r5, [pc, #332]	; (404e18 <unSealFunc+0x188>)
  404cca:	7828      	ldrb	r0, [r5, #0]
  404ccc:	4b57      	ldr	r3, [pc, #348]	; (404e2c <unSealFunc+0x19c>)
  404cce:	eb03 1080 	add.w	r0, r3, r0, lsl #6
  404cd2:	2100      	movs	r1, #0
  404cd4:	4b56      	ldr	r3, [pc, #344]	; (404e30 <unSealFunc+0x1a0>)
  404cd6:	4798      	blx	r3

	currentAuthSession = 1;
  404cd8:	2301      	movs	r3, #1
  404cda:	702b      	strb	r3, [r5, #0]
	if(commandHandler("OIAP"))
  404cdc:	484f      	ldr	r0, [pc, #316]	; (404e1c <unSealFunc+0x18c>)
  404cde:	4b50      	ldr	r3, [pc, #320]	; (404e20 <unSealFunc+0x190>)
  404ce0:	4798      	blx	r3
  404ce2:	b128      	cbz	r0, 404cf0 <unSealFunc+0x60>
	{
		printf("\r\ncould not start authSession");
  404ce4:	484f      	ldr	r0, [pc, #316]	; (404e24 <unSealFunc+0x194>)
  404ce6:	4c48      	ldr	r4, [pc, #288]	; (404e08 <unSealFunc+0x178>)
  404ce8:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  404cea:	484f      	ldr	r0, [pc, #316]	; (404e28 <unSealFunc+0x198>)
  404cec:	47a0      	blx	r4
		return;
  404cee:	e087      	b.n	404e00 <unSealFunc+0x170>
	}

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  404cf0:	4d49      	ldr	r5, [pc, #292]	; (404e18 <unSealFunc+0x188>)
  404cf2:	7828      	ldrb	r0, [r5, #0]
  404cf4:	4b4d      	ldr	r3, [pc, #308]	; (404e2c <unSealFunc+0x19c>)
  404cf6:	eb03 1080 	add.w	r0, r3, r0, lsl #6
  404cfa:	2100      	movs	r1, #0
  404cfc:	4b4c      	ldr	r3, [pc, #304]	; (404e30 <unSealFunc+0x1a0>)
  404cfe:	4798      	blx	r3

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  404d00:	8932      	ldrh	r2, [r6, #8]
  404d02:	4b4c      	ldr	r3, [pc, #304]	; (404e34 <unSealFunc+0x1a4>)
  404d04:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  404d06:	484c      	ldr	r0, [pc, #304]	; (404e38 <unSealFunc+0x1a8>)
  404d08:	6871      	ldr	r1, [r6, #4]
  404d0a:	4b4c      	ldr	r3, [pc, #304]	; (404e3c <unSealFunc+0x1ac>)
  404d0c:	4798      	blx	r3

	currentAuthSession = 0;
  404d0e:	2300      	movs	r3, #0
  404d10:	702b      	strb	r3, [r5, #0]

	// get parent key auth value
	if(slotNum == 0)
  404d12:	b964      	cbnz	r4, 404d2e <unSealFunc+0x9e>
	{
		// setup the SRK as parent
		convertLongToArray(TPM_KH_SRK, pUnSealIn->parentHandle);
  404d14:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  404d18:	4949      	ldr	r1, [pc, #292]	; (404e40 <unSealFunc+0x1b0>)
  404d1a:	4b4a      	ldr	r3, [pc, #296]	; (404e44 <unSealFunc+0x1b4>)
  404d1c:	4798      	blx	r3
	    getSRKAuth(authSessions[currentAuthSession].HMACKey);
  404d1e:	7828      	ldrb	r0, [r5, #0]
  404d20:	4b49      	ldr	r3, [pc, #292]	; (404e48 <unSealFunc+0x1b8>)
  404d22:	eb03 1080 	add.w	r0, r3, r0, lsl #6
  404d26:	3004      	adds	r0, #4
  404d28:	4b48      	ldr	r3, [pc, #288]	; (404e4c <unSealFunc+0x1bc>)
  404d2a:	4798      	blx	r3
  404d2c:	e00e      	b.n	404d4c <unSealFunc+0xbc>
	}
	else
	{
		// use a loaded key as parent
		getLoadedKeyHandle(slotNum-1, pUnSealIn->parentHandle);
  404d2e:	3c01      	subs	r4, #1
  404d30:	b2e4      	uxtb	r4, r4
  404d32:	4620      	mov	r0, r4
  404d34:	4942      	ldr	r1, [pc, #264]	; (404e40 <unSealFunc+0x1b0>)
  404d36:	4b46      	ldr	r3, [pc, #280]	; (404e50 <unSealFunc+0x1c0>)
  404d38:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  404d3a:	4b37      	ldr	r3, [pc, #220]	; (404e18 <unSealFunc+0x188>)
  404d3c:	7819      	ldrb	r1, [r3, #0]
  404d3e:	4b42      	ldr	r3, [pc, #264]	; (404e48 <unSealFunc+0x1b8>)
  404d40:	eb03 1181 	add.w	r1, r3, r1, lsl #6
  404d44:	4620      	mov	r0, r4
  404d46:	3104      	adds	r1, #4
  404d48:	4b42      	ldr	r3, [pc, #264]	; (404e54 <unSealFunc+0x1c4>)
  404d4a:	4798      	blx	r3
	}

	currentAuthSession = 1;
  404d4c:	2201      	movs	r2, #1
  404d4e:	4b32      	ldr	r3, [pc, #200]	; (404e18 <unSealFunc+0x188>)
  404d50:	701a      	strb	r2, [r3, #0]

	// get blob auth from user
	printf("\r\n    enter auth value for sealed blob: ");
  404d52:	4841      	ldr	r0, [pc, #260]	; (404e58 <unSealFunc+0x1c8>)
  404d54:	4b2c      	ldr	r3, [pc, #176]	; (404e08 <unSealFunc+0x178>)
  404d56:	4798      	blx	r3
	get_user_input((char*) authBuf, sizeof(authBuf), 0, USER_STRING);
  404d58:	4668      	mov	r0, sp
  404d5a:	2114      	movs	r1, #20
  404d5c:	2200      	movs	r2, #0
  404d5e:	4613      	mov	r3, r2
  404d60:	4c3e      	ldr	r4, [pc, #248]	; (404e5c <unSealFunc+0x1cc>)
  404d62:	47a0      	blx	r4
    sha1_csum( authBuf, strlen((char*) authBuf), authSessions[1].HMACKey );
  404d64:	4668      	mov	r0, sp
  404d66:	4b3e      	ldr	r3, [pc, #248]	; (404e60 <unSealFunc+0x1d0>)
  404d68:	4798      	blx	r3
  404d6a:	4601      	mov	r1, r0
  404d6c:	4668      	mov	r0, sp
  404d6e:	4a3d      	ldr	r2, [pc, #244]	; (404e64 <unSealFunc+0x1d4>)
  404d70:	4b3d      	ldr	r3, [pc, #244]	; (404e68 <unSealFunc+0x1d8>)
  404d72:	4798      	blx	r3

	// get the cacheSlot from the user
	do
	{
		printf("\r\n    unseal blob from which Slot (1-5)? ");
  404d74:	4f3d      	ldr	r7, [pc, #244]	; (404e6c <unSealFunc+0x1dc>)
  404d76:	4c24      	ldr	r4, [pc, #144]	; (404e08 <unSealFunc+0x178>)
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  404d78:	4d38      	ldr	r5, [pc, #224]	; (404e5c <unSealFunc+0x1cc>)
    sha1_csum( authBuf, strlen((char*) authBuf), authSessions[1].HMACKey );

	// get the cacheSlot from the user
	do
	{
		printf("\r\n    unseal blob from which Slot (1-5)? ");
  404d7a:	4638      	mov	r0, r7
  404d7c:	47a0      	blx	r4
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  404d7e:	2000      	movs	r0, #0
  404d80:	4601      	mov	r1, r0
  404d82:	aa05      	add	r2, sp, #20
  404d84:	2301      	movs	r3, #1
  404d86:	47a8      	blx	r5
		
		if((cacheSlot >= 1) && (	cacheSlot <= 5))
  404d88:	9805      	ldr	r0, [sp, #20]
  404d8a:	1e42      	subs	r2, r0, #1
  404d8c:	2a04      	cmp	r2, #4
  404d8e:	d902      	bls.n	404d96 <unSealFunc+0x106>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  404d90:	4837      	ldr	r0, [pc, #220]	; (404e70 <unSealFunc+0x1e0>)
  404d92:	47a0      	blx	r4

	} while (1);
  404d94:	e7f1      	b.n	404d7a <unSealFunc+0xea>


	// insert stored sealData
	if(blobSlotValid(cacheSlot) == false)
  404d96:	b2c0      	uxtb	r0, r0
  404d98:	4b36      	ldr	r3, [pc, #216]	; (404e74 <unSealFunc+0x1e4>)
  404d9a:	4798      	blx	r3
  404d9c:	b930      	cbnz	r0, 404dac <unSealFunc+0x11c>
	{
		printf( ("\r\nslot %d does not have a valid blob!"), cacheSlot);
  404d9e:	4836      	ldr	r0, [pc, #216]	; (404e78 <unSealFunc+0x1e8>)
  404da0:	9905      	ldr	r1, [sp, #20]
  404da2:	4c19      	ldr	r4, [pc, #100]	; (404e08 <unSealFunc+0x178>)
  404da4:	47a0      	blx	r4
		
		printf("\r\naborting...\r\n");
  404da6:	4820      	ldr	r0, [pc, #128]	; (404e28 <unSealFunc+0x198>)
  404da8:	47a0      	blx	r4
		return;
  404daa:	e029      	b.n	404e00 <unSealFunc+0x170>
	}
	getBlobFromEE(cacheSlot, &pUnSealIn->indata);
  404dac:	4c33      	ldr	r4, [pc, #204]	; (404e7c <unSealFunc+0x1ec>)
  404dae:	f89d 0014 	ldrb.w	r0, [sp, #20]
  404db2:	4621      	mov	r1, r4
  404db4:	4b32      	ldr	r3, [pc, #200]	; (404e80 <unSealFunc+0x1f0>)
  404db6:	4798      	blx	r3

	// calculate the input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  404db8:	7af0      	ldrb	r0, [r6, #11]
  404dba:	7b31      	ldrb	r1, [r6, #12]
  404dbc:	4b31      	ldr	r3, [pc, #196]	; (404e84 <unSealFunc+0x1f4>)
  404dbe:	4798      	blx	r3

	printf("\r\n    unSealFunc called");
  404dc0:	4831      	ldr	r0, [pc, #196]	; (404e88 <unSealFunc+0x1f8>)
  404dc2:	4b11      	ldr	r3, [pc, #68]	; (404e08 <unSealFunc+0x178>)
  404dc4:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  404dc6:	2001      	movs	r0, #1
  404dc8:	4601      	mov	r1, r0
  404dca:	4b30      	ldr	r3, [pc, #192]	; (404e8c <unSealFunc+0x1fc>)
  404dcc:	4798      	blx	r3

	// display unsealed data if successful
	if( convertArrayToLong(pUnSealOut->returnCode) == TPM_SUCCESS ){
  404dce:	f1a4 0008 	sub.w	r0, r4, #8
  404dd2:	4b2f      	ldr	r3, [pc, #188]	; (404e90 <unSealFunc+0x200>)
  404dd4:	4798      	blx	r3
  404dd6:	b948      	cbnz	r0, 404dec <unSealFunc+0x15c>
		sprintf(("\r\nunSealed data: %s"), (char *)(&pUnSealOut->sealedData));
  404dd8:	482e      	ldr	r0, [pc, #184]	; (404e94 <unSealFunc+0x204>)
  404dda:	4621      	mov	r1, r4
  404ddc:	4b2e      	ldr	r3, [pc, #184]	; (404e98 <unSealFunc+0x208>)
  404dde:	4798      	blx	r3
		printf("\r\naborting...\r\n");
		return;
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  404de0:	7af0      	ldrb	r0, [r6, #11]
  404de2:	7b71      	ldrb	r1, [r6, #13]
  404de4:	4b2d      	ldr	r3, [pc, #180]	; (404e9c <unSealFunc+0x20c>)
  404de6:	4798      	blx	r3
  404de8:	b138      	cbz	r0, 404dfa <unSealFunc+0x16a>
  404dea:	e003      	b.n	404df4 <unSealFunc+0x164>
	if( convertArrayToLong(pUnSealOut->returnCode) == TPM_SUCCESS ){
		sprintf(("\r\nunSealed data: %s"), (char *)(&pUnSealOut->sealedData));
	}
	else
	{
		printf("\r\naborting...\r\n");
  404dec:	480e      	ldr	r0, [pc, #56]	; (404e28 <unSealFunc+0x198>)
  404dee:	4b06      	ldr	r3, [pc, #24]	; (404e08 <unSealFunc+0x178>)
  404df0:	4798      	blx	r3
		return;
  404df2:	e005      	b.n	404e00 <unSealFunc+0x170>
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
		printf("\r\noutput auth validation error!\r\n");
  404df4:	482a      	ldr	r0, [pc, #168]	; (404ea0 <unSealFunc+0x210>)
  404df6:	4b04      	ldr	r3, [pc, #16]	; (404e08 <unSealFunc+0x178>)
  404df8:	4798      	blx	r3
		
	printf("\r\n    TPM UnSeal Completed Successfully!\r\n");	
  404dfa:	482a      	ldr	r0, [pc, #168]	; (404ea4 <unSealFunc+0x214>)
  404dfc:	4b02      	ldr	r3, [pc, #8]	; (404e08 <unSealFunc+0x178>)
  404dfe:	4798      	blx	r3
		
}
  404e00:	b007      	add	sp, #28
  404e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e04:	0040f75c 	.word	0x0040f75c
  404e08:	00406f8d 	.word	0x00406f8d
  404e0c:	200028b8 	.word	0x200028b8
  404e10:	0040f5cc 	.word	0x0040f5cc
  404e14:	00406e05 	.word	0x00406e05
  404e18:	20002af8 	.word	0x20002af8
  404e1c:	0040f3b4 	.word	0x0040f3b4
  404e20:	00404635 	.word	0x00404635
  404e24:	0040f038 	.word	0x0040f038
  404e28:	0040f058 	.word	0x0040f058
  404e2c:	20002334 	.word	0x20002334
  404e30:	00406c39 	.word	0x00406c39
  404e34:	20002af6 	.word	0x20002af6
  404e38:	2000239c 	.word	0x2000239c
  404e3c:	00407045 	.word	0x00407045
  404e40:	200023a6 	.word	0x200023a6
  404e44:	00406c69 	.word	0x00406c69
  404e48:	20002344 	.word	0x20002344
  404e4c:	0040664d 	.word	0x0040664d
  404e50:	004066f1 	.word	0x004066f1
  404e54:	004066b9 	.word	0x004066b9
  404e58:	0040f638 	.word	0x0040f638
  404e5c:	00404371 	.word	0x00404371
  404e60:	004076b9 	.word	0x004076b9
  404e64:	20002388 	.word	0x20002388
  404e68:	00405de5 	.word	0x00405de5
  404e6c:	0040f778 	.word	0x0040f778
  404e70:	0040f0d8 	.word	0x0040f0d8
  404e74:	00406425 	.word	0x00406425
  404e78:	0040f7a4 	.word	0x0040f7a4
  404e7c:	200023aa 	.word	0x200023aa
  404e80:	004064cd 	.word	0x004064cd
  404e84:	0040379d 	.word	0x0040379d
  404e88:	0040f7cc 	.word	0x0040f7cc
  404e8c:	00406815 	.word	0x00406815
  404e90:	00406c85 	.word	0x00406c85
  404e94:	0040f7e4 	.word	0x0040f7e4
  404e98:	00407451 	.word	0x00407451
  404e9c:	00403a65 	.word	0x00403a65
  404ea0:	0040f6cc 	.word	0x0040f6cc
  404ea4:	0040f7f8 	.word	0x0040f7f8

00404ea8 <activeFunc>:
/*****************************************************************************************************/
void activeFunc( TPM_Command *pCommand )
{
  404ea8:	b510      	push	{r4, lr}
  404eaa:	4604      	mov	r4, r0
	// meta function to enable / activate a TPM
	// fixme!  doesn't check for TPM errors

	printf("\r\n    activate/enable sequence:");
  404eac:	4813      	ldr	r0, [pc, #76]	; (404efc <activeFunc+0x54>)
  404eae:	4b14      	ldr	r3, [pc, #80]	; (404f00 <activeFunc+0x58>)
  404eb0:	4798      	blx	r3

	// run the enable sequence
	if(commandHandler("physPres_present"))
  404eb2:	4814      	ldr	r0, [pc, #80]	; (404f04 <activeFunc+0x5c>)
  404eb4:	4b14      	ldr	r3, [pc, #80]	; (404f08 <activeFunc+0x60>)
  404eb6:	4798      	blx	r3
  404eb8:	b128      	cbz	r0, 404ec6 <activeFunc+0x1e>
	{
		printf("\r\ncould not set physical presence state");
  404eba:	4814      	ldr	r0, [pc, #80]	; (404f0c <activeFunc+0x64>)
  404ebc:	4c10      	ldr	r4, [pc, #64]	; (404f00 <activeFunc+0x58>)
  404ebe:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  404ec0:	4813      	ldr	r0, [pc, #76]	; (404f10 <activeFunc+0x68>)
  404ec2:	47a0      	blx	r4
		return;
  404ec4:	bd10      	pop	{r4, pc}
	}
	if(commandHandler("physEnable"))
  404ec6:	4813      	ldr	r0, [pc, #76]	; (404f14 <activeFunc+0x6c>)
  404ec8:	4b0f      	ldr	r3, [pc, #60]	; (404f08 <activeFunc+0x60>)
  404eca:	4798      	blx	r3
  404ecc:	b118      	cbz	r0, 404ed6 <activeFunc+0x2e>
	{
		printf("\r\naborting...\r\n");
  404ece:	4810      	ldr	r0, [pc, #64]	; (404f10 <activeFunc+0x68>)
  404ed0:	4b0b      	ldr	r3, [pc, #44]	; (404f00 <activeFunc+0x58>)
  404ed2:	4798      	blx	r3
		return;
  404ed4:	bd10      	pop	{r4, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  404ed6:	8922      	ldrh	r2, [r4, #8]
  404ed8:	4b0f      	ldr	r3, [pc, #60]	; (404f18 <activeFunc+0x70>)
  404eda:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  404edc:	480f      	ldr	r0, [pc, #60]	; (404f1c <activeFunc+0x74>)
  404ede:	6861      	ldr	r1, [r4, #4]
  404ee0:	4b0f      	ldr	r3, [pc, #60]	; (404f20 <activeFunc+0x78>)
  404ee2:	4798      	blx	r3
	printf("\r\n    physicalSetDeactivated_false called");
  404ee4:	480f      	ldr	r0, [pc, #60]	; (404f24 <activeFunc+0x7c>)
  404ee6:	4c06      	ldr	r4, [pc, #24]	; (404f00 <activeFunc+0x58>)
  404ee8:	47a0      	blx	r4

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  404eea:	2001      	movs	r0, #1
  404eec:	4601      	mov	r1, r0
  404eee:	4b0e      	ldr	r3, [pc, #56]	; (404f28 <activeFunc+0x80>)
  404ef0:	4798      	blx	r3
	
	printf("\r\n    TPM enable/activate Completed Successfully!\r\n");
  404ef2:	480e      	ldr	r0, [pc, #56]	; (404f2c <activeFunc+0x84>)
  404ef4:	47a0      	blx	r4
	printf("\r\n    you may need to reset the TPM to complete this action!!!\r\n");
  404ef6:	480e      	ldr	r0, [pc, #56]	; (404f30 <activeFunc+0x88>)
  404ef8:	47a0      	blx	r4
  404efa:	bd10      	pop	{r4, pc}
  404efc:	0040f824 	.word	0x0040f824
  404f00:	00406f8d 	.word	0x00406f8d
  404f04:	0040f844 	.word	0x0040f844
  404f08:	00404635 	.word	0x00404635
  404f0c:	0040f858 	.word	0x0040f858
  404f10:	0040f058 	.word	0x0040f058
  404f14:	0040f880 	.word	0x0040f880
  404f18:	20002af6 	.word	0x20002af6
  404f1c:	2000239c 	.word	0x2000239c
  404f20:	00407045 	.word	0x00407045
  404f24:	0040f88c 	.word	0x0040f88c
  404f28:	00406815 	.word	0x00406815
  404f2c:	0040f8b8 	.word	0x0040f8b8
  404f30:	0040f8ec 	.word	0x0040f8ec

00404f34 <disableFunc>:
}
/*****************************************************************************************************/
void disableFunc( TPM_Command *pCommand )
{
  404f34:	b510      	push	{r4, lr}
  404f36:	4604      	mov	r4, r0
	// meta function to disable / deactivate a TPM
	printf("\r\n    disable/deactivate sequence:");
  404f38:	4813      	ldr	r0, [pc, #76]	; (404f88 <disableFunc+0x54>)
  404f3a:	4b14      	ldr	r3, [pc, #80]	; (404f8c <disableFunc+0x58>)
  404f3c:	4798      	blx	r3

	// run the disable sequence
	if(commandHandler("physPres_present"))
  404f3e:	4814      	ldr	r0, [pc, #80]	; (404f90 <disableFunc+0x5c>)
  404f40:	4b14      	ldr	r3, [pc, #80]	; (404f94 <disableFunc+0x60>)
  404f42:	4798      	blx	r3
  404f44:	b128      	cbz	r0, 404f52 <disableFunc+0x1e>
	{
		printf("\r\ncould not set physical presence state");
  404f46:	4814      	ldr	r0, [pc, #80]	; (404f98 <disableFunc+0x64>)
  404f48:	4c10      	ldr	r4, [pc, #64]	; (404f8c <disableFunc+0x58>)
  404f4a:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  404f4c:	4813      	ldr	r0, [pc, #76]	; (404f9c <disableFunc+0x68>)
  404f4e:	47a0      	blx	r4
		return;
  404f50:	bd10      	pop	{r4, pc}
	}
	if(commandHandler( "physSetDeact_true"))
  404f52:	4813      	ldr	r0, [pc, #76]	; (404fa0 <disableFunc+0x6c>)
  404f54:	4b0f      	ldr	r3, [pc, #60]	; (404f94 <disableFunc+0x60>)
  404f56:	4798      	blx	r3
  404f58:	b118      	cbz	r0, 404f62 <disableFunc+0x2e>
	{
		printf("\r\naborting...\r\n");
  404f5a:	4810      	ldr	r0, [pc, #64]	; (404f9c <disableFunc+0x68>)
  404f5c:	4b0b      	ldr	r3, [pc, #44]	; (404f8c <disableFunc+0x58>)
  404f5e:	4798      	blx	r3
		return;
  404f60:	bd10      	pop	{r4, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  404f62:	8922      	ldrh	r2, [r4, #8]
  404f64:	4b0f      	ldr	r3, [pc, #60]	; (404fa4 <disableFunc+0x70>)
  404f66:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  404f68:	480f      	ldr	r0, [pc, #60]	; (404fa8 <disableFunc+0x74>)
  404f6a:	6861      	ldr	r1, [r4, #4]
  404f6c:	4b0f      	ldr	r3, [pc, #60]	; (404fac <disableFunc+0x78>)
  404f6e:	4798      	blx	r3

	printf("\r\n    physicalDisable called");
  404f70:	480f      	ldr	r0, [pc, #60]	; (404fb0 <disableFunc+0x7c>)
  404f72:	4c06      	ldr	r4, [pc, #24]	; (404f8c <disableFunc+0x58>)
  404f74:	47a0      	blx	r4

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  404f76:	2001      	movs	r0, #1
  404f78:	4601      	mov	r1, r0
  404f7a:	4b0e      	ldr	r3, [pc, #56]	; (404fb4 <disableFunc+0x80>)
  404f7c:	4798      	blx	r3

	printf("\r\n    TPM disable/deactivate Completed Successfully!\r\n");
  404f7e:	480e      	ldr	r0, [pc, #56]	; (404fb8 <disableFunc+0x84>)
  404f80:	47a0      	blx	r4
	printf("\r\n    you may need to reset the TPM to complete this action!!!\r\n");
  404f82:	480e      	ldr	r0, [pc, #56]	; (404fbc <disableFunc+0x88>)
  404f84:	47a0      	blx	r4
  404f86:	bd10      	pop	{r4, pc}
  404f88:	0040f930 	.word	0x0040f930
  404f8c:	00406f8d 	.word	0x00406f8d
  404f90:	0040f844 	.word	0x0040f844
  404f94:	00404635 	.word	0x00404635
  404f98:	0040f858 	.word	0x0040f858
  404f9c:	0040f058 	.word	0x0040f058
  404fa0:	0040f954 	.word	0x0040f954
  404fa4:	20002af6 	.word	0x20002af6
  404fa8:	2000239c 	.word	0x2000239c
  404fac:	00407045 	.word	0x00407045
  404fb0:	0040f968 	.word	0x0040f968
  404fb4:	00406815 	.word	0x00406815
  404fb8:	0040f988 	.word	0x0040f988
  404fbc:	0040f8ec 	.word	0x0040f8ec

00404fc0 <createWrapFunc>:
}
/*****************************************************************************************************/
void createWrapFunc( TPM_Command *pCommand )
{
  404fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fc4:	b093      	sub	sp, #76	; 0x4c
  404fc6:	4604      	mov	r4, r0
	bool		validOption;

	// overlay setup
	CreateWrapKeyIn	*pCreateWrapKeyIn = (CreateWrapKeyIn*) xferBuf;

	printf("\r\n    TPM_CreateWrapKey sequence:\r\n");
  404fc8:	4897      	ldr	r0, [pc, #604]	; (405228 <createWrapFunc+0x268>)
  404fca:	4b98      	ldr	r3, [pc, #608]	; (40522c <createWrapFunc+0x26c>)
  404fcc:	4798      	blx	r3

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a parent key (0=SRK): "), includeSRK);
  404fce:	4898      	ldr	r0, [pc, #608]	; (405230 <createWrapFunc+0x270>)
  404fd0:	4998      	ldr	r1, [pc, #608]	; (405234 <createWrapFunc+0x274>)
  404fd2:	2200      	movs	r2, #0
  404fd4:	4b98      	ldr	r3, [pc, #608]	; (405238 <createWrapFunc+0x278>)
  404fd6:	4798      	blx	r3
  404fd8:	9011      	str	r0, [sp, #68]	; 0x44
	if(slotNum == INVALID_HANDLE)
  404fda:	28ff      	cmp	r0, #255	; 0xff
  404fdc:	f000 81c8 	beq.w	405370 <createWrapFunc+0x3b0>
		return;

	// start an OSAP session using a parent key (must be storage key!)
	currentAuthSession = 0;						// using authSession[0]
  404fe0:	2200      	movs	r2, #0
  404fe2:	4b96      	ldr	r3, [pc, #600]	; (40523c <createWrapFunc+0x27c>)
  404fe4:	701a      	strb	r2, [r3, #0]

	// setup OSAP parameters
	convertIntToArray(TPM_ET_KEYHANDLE, OSAPparms.entityType);
  404fe6:	2001      	movs	r0, #1
  404fe8:	4995      	ldr	r1, [pc, #596]	; (405240 <createWrapFunc+0x280>)
  404fea:	4b96      	ldr	r3, [pc, #600]	; (405244 <createWrapFunc+0x284>)
  404fec:	4798      	blx	r3

	if(slotNum == 0)
  404fee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ff0:	b94b      	cbnz	r3, 405006 <createWrapFunc+0x46>
	{
		convertLongToArray(TPM_KH_SRK, OSAPparms.entityValue);
  404ff2:	4d95      	ldr	r5, [pc, #596]	; (405248 <createWrapFunc+0x288>)
  404ff4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  404ff8:	4629      	mov	r1, r5
  404ffa:	4b94      	ldr	r3, [pc, #592]	; (40524c <createWrapFunc+0x28c>)
  404ffc:	4798      	blx	r3
		getSRKAuth(OSAPparms.entityAuth);
  404ffe:	1d28      	adds	r0, r5, #4
  405000:	4b93      	ldr	r3, [pc, #588]	; (405250 <createWrapFunc+0x290>)
  405002:	4798      	blx	r3
  405004:	e00b      	b.n	40501e <createWrapFunc+0x5e>
	}
	else
	{
		getLoadedKeyHandle(slotNum-1, OSAPparms.entityValue);
  405006:	1e58      	subs	r0, r3, #1
  405008:	4d8f      	ldr	r5, [pc, #572]	; (405248 <createWrapFunc+0x288>)
  40500a:	b2c0      	uxtb	r0, r0
  40500c:	4629      	mov	r1, r5
  40500e:	4b91      	ldr	r3, [pc, #580]	; (405254 <createWrapFunc+0x294>)
  405010:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, OSAPparms.entityAuth);
  405012:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405014:	1e58      	subs	r0, r3, #1
  405016:	b2c0      	uxtb	r0, r0
  405018:	1d29      	adds	r1, r5, #4
  40501a:	4b8f      	ldr	r3, [pc, #572]	; (405258 <createWrapFunc+0x298>)
  40501c:	4798      	blx	r3
	}

	// send the command and create the authSession
	if(commandHandler("OSAP"))
  40501e:	488f      	ldr	r0, [pc, #572]	; (40525c <createWrapFunc+0x29c>)
  405020:	4b8f      	ldr	r3, [pc, #572]	; (405260 <createWrapFunc+0x2a0>)
  405022:	4798      	blx	r3
  405024:	b128      	cbz	r0, 405032 <createWrapFunc+0x72>
	{
		printf("\r\ncould not start authSession");
  405026:	488f      	ldr	r0, [pc, #572]	; (405264 <createWrapFunc+0x2a4>)
  405028:	4c80      	ldr	r4, [pc, #512]	; (40522c <createWrapFunc+0x26c>)
  40502a:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  40502c:	488e      	ldr	r0, [pc, #568]	; (405268 <createWrapFunc+0x2a8>)
  40502e:	47a0      	blx	r4
		return;
  405030:	e19e      	b.n	405370 <createWrapFunc+0x3b0>
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  405032:	8922      	ldrh	r2, [r4, #8]
  405034:	4b8d      	ldr	r3, [pc, #564]	; (40526c <createWrapFunc+0x2ac>)
  405036:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  405038:	4d8d      	ldr	r5, [pc, #564]	; (405270 <createWrapFunc+0x2b0>)
  40503a:	4628      	mov	r0, r5
  40503c:	6861      	ldr	r1, [r4, #4]
  40503e:	4b8d      	ldr	r3, [pc, #564]	; (405274 <createWrapFunc+0x2b4>)
  405040:	4798      	blx	r3

	printf("\r\n    createWrapFunc called");
  405042:	488d      	ldr	r0, [pc, #564]	; (405278 <createWrapFunc+0x2b8>)
  405044:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 40522c <createWrapFunc+0x26c>
  405048:	47c0      	blx	r8

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  40504a:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 40523c <createWrapFunc+0x27c>
  40504e:	f899 0000 	ldrb.w	r0, [r9]
  405052:	0180      	lsls	r0, r0, #6
  405054:	3018      	adds	r0, #24
  405056:	4f89      	ldr	r7, [pc, #548]	; (40527c <createWrapFunc+0x2bc>)
  405058:	4438      	add	r0, r7
  40505a:	2100      	movs	r1, #0
  40505c:	4b88      	ldr	r3, [pc, #544]	; (405280 <createWrapFunc+0x2c0>)
  40505e:	4798      	blx	r3

	// get key migration auth
	printf("\r\n    enter key migration Auth: ");
  405060:	4888      	ldr	r0, [pc, #544]	; (405284 <createWrapFunc+0x2c4>)
  405062:	47c0      	blx	r8
	get_user_input((char*) authVal, sizeof(authVal), 0, USER_STRING);
  405064:	4668      	mov	r0, sp
  405066:	2129      	movs	r1, #41	; 0x29
  405068:	2200      	movs	r2, #0
  40506a:	4613      	mov	r3, r2
  40506c:	f8df b234 	ldr.w	fp, [pc, #564]	; 4052a4 <createWrapFunc+0x2e4>
  405070:	47d8      	blx	fp
	//flushBS((char*) authVal);	// handle backspaces
    sha1_csum( authVal, strlen((char*) authVal), authBuf );
  405072:	4668      	mov	r0, sp
  405074:	4b84      	ldr	r3, [pc, #528]	; (405288 <createWrapFunc+0x2c8>)
  405076:	4798      	blx	r3
  405078:	4601      	mov	r1, r0
  40507a:	4668      	mov	r0, sp
  40507c:	aa0b      	add	r2, sp, #44	; 0x2c
  40507e:	f8df a240 	ldr.w	sl, [pc, #576]	; 4052c0 <createWrapFunc+0x300>
  405082:	47d0      	blx	sl

	// overwrite template migration auth data with new auth values
	memmove(	pCreateWrapKeyIn->dataMigrationAuth,
  405084:	f105 0622 	add.w	r6, r5, #34	; 0x22
  405088:	f10d 0e2c 	add.w	lr, sp, #44	; 0x2c
  40508c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  405090:	f8c5 0022 	str.w	r0, [r5, #34]	; 0x22
  405094:	f8c5 1026 	str.w	r1, [r5, #38]	; 0x26
  405098:	f8c5 202a 	str.w	r2, [r5, #42]	; 0x2a
  40509c:	f8c5 302e 	str.w	r3, [r5, #46]	; 0x2e
  4050a0:	f8de 0000 	ldr.w	r0, [lr]
  4050a4:	f8c5 0032 	str.w	r0, [r5, #50]	; 0x32
				authBuf,
				sizeof(pCreateWrapKeyIn->dataMigrationAuth));

	// get key usage auth
	printf("\r\n    enter key usage Auth: ");
  4050a8:	4878      	ldr	r0, [pc, #480]	; (40528c <createWrapFunc+0x2cc>)
  4050aa:	47c0      	blx	r8
	get_user_input((char*) authVal, sizeof(authVal), 0, USER_STRING);
  4050ac:	4668      	mov	r0, sp
  4050ae:	2129      	movs	r1, #41	; 0x29
  4050b0:	2200      	movs	r2, #0
  4050b2:	4613      	mov	r3, r2
  4050b4:	47d8      	blx	fp
	//flushBS((char*) authVal);	// handle backspaces
    sha1_csum( authVal, strlen((char*) authVal), authBuf );
  4050b6:	4668      	mov	r0, sp
  4050b8:	4b73      	ldr	r3, [pc, #460]	; (405288 <createWrapFunc+0x2c8>)
  4050ba:	4798      	blx	r3
  4050bc:	4601      	mov	r1, r0
  4050be:	4668      	mov	r0, sp
  4050c0:	aa0b      	add	r2, sp, #44	; 0x2c
  4050c2:	47d0      	blx	sl

	// overwrite template usage auth data with new auth values
	memmove(pCreateWrapKeyIn->dataUsageAuth, authBuf, sizeof(pCreateWrapKeyIn->dataUsageAuth));
  4050c4:	f105 0a0e 	add.w	sl, r5, #14
  4050c8:	f10d 0e2c 	add.w	lr, sp, #44	; 0x2c
  4050cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  4050d0:	f8c5 000e 	str.w	r0, [r5, #14]
  4050d4:	f8c5 1012 	str.w	r1, [r5, #18]
  4050d8:	f8c5 2016 	str.w	r2, [r5, #22]
  4050dc:	f8c5 301a 	str.w	r3, [r5, #26]
  4050e0:	f8de 0000 	ldr.w	r0, [lr]
  4050e4:	f8c5 001e 	str.w	r0, [r5, #30]

	// calculate encAuth for usageAuth
	printf("\r\n\r\n    useageAuth calculation:");
  4050e8:	4869      	ldr	r0, [pc, #420]	; (405290 <createWrapFunc+0x2d0>)
  4050ea:	47c0      	blx	r8
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  4050ec:	f899 3000 	ldrb.w	r3, [r9]
  4050f0:	019b      	lsls	r3, r3, #6
  4050f2:	19d8      	adds	r0, r3, r7
					authSessions[currentAuthSession].HMACKey,
  4050f4:	4601      	mov	r1, r0
	// overwrite template usage auth data with new auth values
	memmove(pCreateWrapKeyIn->dataUsageAuth, authBuf, sizeof(pCreateWrapKeyIn->dataUsageAuth));

	// calculate encAuth for usageAuth
	printf("\r\n\r\n    useageAuth calculation:");
	encAuthHandler(	authSessions[currentAuthSession].nonceEven,
  4050f6:	3004      	adds	r0, #4
  4050f8:	312c      	adds	r1, #44	; 0x2c
  4050fa:	4652      	mov	r2, sl
  4050fc:	f8df a1c4 	ldr.w	sl, [pc, #452]	; 4052c4 <createWrapFunc+0x304>
  405100:	47d0      	blx	sl
					authSessions[currentAuthSession].HMACKey,
					pCreateWrapKeyIn->dataUsageAuth);

	// calculate encAuth for migrationAuth -- must use nonceOdd
	printf("\r\n\r\n    migrationAuth calculation:");
  405102:	4864      	ldr	r0, [pc, #400]	; (405294 <createWrapFunc+0x2d4>)
  405104:	47c0      	blx	r8
	encAuthHandler(	authSessions[currentAuthSession].nonceOdd,
  405106:	f899 3000 	ldrb.w	r3, [r9]
  40510a:	019b      	lsls	r3, r3, #6
  40510c:	f103 0018 	add.w	r0, r3, #24
					authSessions[currentAuthSession].HMACKey,
  405110:	18f9      	adds	r1, r7, r3
					authSessions[currentAuthSession].HMACKey,
					pCreateWrapKeyIn->dataUsageAuth);

	// calculate encAuth for migrationAuth -- must use nonceOdd
	printf("\r\n\r\n    migrationAuth calculation:");
	encAuthHandler(	authSessions[currentAuthSession].nonceOdd,
  405112:	4438      	add	r0, r7
  405114:	312c      	adds	r1, #44	; 0x2c
  405116:	4632      	mov	r2, r6
  405118:	47d0      	blx	sl
					authSessions[currentAuthSession].HMACKey,
					pCreateWrapKeyIn->dataMigrationAuth);

	// overwrite template parentHandle OSAP entity value
	memmove(	pCreateWrapKeyIn->parentHandle,
  40511a:	4b4b      	ldr	r3, [pc, #300]	; (405248 <createWrapFunc+0x288>)
  40511c:	681b      	ldr	r3, [r3, #0]
  40511e:	f8c5 300a 	str.w	r3, [r5, #10]

	// key usage / type
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  405122:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 4052c8 <createWrapFunc+0x308>
  405126:	4d41      	ldr	r5, [pc, #260]	; (40522c <createWrapFunc+0x26c>)
		printf("\r\n    1: storage");
  405128:	4f5b      	ldr	r7, [pc, #364]	; (405298 <createWrapFunc+0x2d8>)

	// key usage / type
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  40512a:	4640      	mov	r0, r8
  40512c:	47a8      	blx	r5
		printf("\r\n    1: storage");
  40512e:	4638      	mov	r0, r7
  405130:	47a8      	blx	r5
		printf("\r\n    2: signing    ");
  405132:	485a      	ldr	r0, [pc, #360]	; (40529c <createWrapFunc+0x2dc>)
  405134:	47a8      	blx	r5
		printf("\r\n\r\n    please pick a key type: ");
  405136:	485a      	ldr	r0, [pc, #360]	; (4052a0 <createWrapFunc+0x2e0>)
  405138:	47a8      	blx	r5
		//scanf( ("%d*"), &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  40513a:	2000      	movs	r0, #0
  40513c:	4601      	mov	r1, r0
  40513e:	aa10      	add	r2, sp, #64	; 0x40
  405140:	2301      	movs	r3, #1
  405142:	4e58      	ldr	r6, [pc, #352]	; (4052a4 <createWrapFunc+0x2e4>)
  405144:	47b0      	blx	r6

	switch( optNum )
  405146:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405148:	2b01      	cmp	r3, #1
  40514a:	d002      	beq.n	405152 <createWrapFunc+0x192>
  40514c:	2b02      	cmp	r3, #2
  40514e:	d00e      	beq.n	40516e <createWrapFunc+0x1ae>
  405150:	e01b      	b.n	40518a <createWrapFunc+0x1ca>
		{
			case 1:
				// keyUsage
				convertIntToArray(TPM_KEY_STORAGE, pCreateWrapKeyIn->keyParms.keyUsage);
  405152:	4e55      	ldr	r6, [pc, #340]	; (4052a8 <createWrapFunc+0x2e8>)
  405154:	2011      	movs	r0, #17
  405156:	4631      	mov	r1, r6
  405158:	4d3a      	ldr	r5, [pc, #232]	; (405244 <createWrapFunc+0x284>)
  40515a:	47a8      	blx	r5
				// schemes
			    convertIntToArray(TPM_ES_RSAESOAEP_SHA1_MGF1, pCreateWrapKeyIn->keyParms.keyParms.encScheme);
  40515c:	2003      	movs	r0, #3
  40515e:	f106 010b 	add.w	r1, r6, #11
  405162:	47a8      	blx	r5
			    convertIntToArray(TPM_SS_NONE, pCreateWrapKeyIn->keyParms.keyParms.sigScheme);
  405164:	2001      	movs	r0, #1
  405166:	f106 010d 	add.w	r1, r6, #13
  40516a:	47a8      	blx	r5
				validOption = true;
				break;
  40516c:	e0f1      	b.n	405352 <createWrapFunc+0x392>

			case 2:
				convertIntToArray(TPM_KEY_SIGNING, pCreateWrapKeyIn->keyParms.keyUsage);	// signing
  40516e:	4e4e      	ldr	r6, [pc, #312]	; (4052a8 <createWrapFunc+0x2e8>)
  405170:	2010      	movs	r0, #16
  405172:	4631      	mov	r1, r6
  405174:	4d33      	ldr	r5, [pc, #204]	; (405244 <createWrapFunc+0x284>)
  405176:	47a8      	blx	r5
				// schemes
			    convertIntToArray(TPM_ES_NONE, pCreateWrapKeyIn->keyParms.keyParms.encScheme);
  405178:	2001      	movs	r0, #1
  40517a:	f106 010b 	add.w	r1, r6, #11
  40517e:	47a8      	blx	r5
			    convertIntToArray(TPM_SS_RSASSAPKCS1v15_SHA1, pCreateWrapKeyIn->keyParms.keyParms.sigScheme);
  405180:	2002      	movs	r0, #2
  405182:	f106 010d 	add.w	r1, r6, #13
  405186:	47a8      	blx	r5
				validOption = true;
				break;
  405188:	e0e3      	b.n	405352 <createWrapFunc+0x392>

			default:
				printf("\r\ninvalid option");
  40518a:	4848      	ldr	r0, [pc, #288]	; (4052ac <createWrapFunc+0x2ec>)
  40518c:	47a8      	blx	r5
  40518e:	e7cc      	b.n	40512a <createWrapFunc+0x16a>

	// key flags
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  405190:	4640      	mov	r0, r8
  405192:	47a8      	blx	r5
		printf("\r\n    1: migratable");
  405194:	4638      	mov	r0, r7
  405196:	47a8      	blx	r5
		printf("\r\n    2: non-migratable");
  405198:	4845      	ldr	r0, [pc, #276]	; (4052b0 <createWrapFunc+0x2f0>)
  40519a:	47a8      	blx	r5
		printf("\r\n\r\n    please pick a key option: ");
  40519c:	4845      	ldr	r0, [pc, #276]	; (4052b4 <createWrapFunc+0x2f4>)
  40519e:	47a8      	blx	r5
		//scanf( ("%d*"), &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  4051a0:	2000      	movs	r0, #0
  4051a2:	4601      	mov	r1, r0
  4051a4:	aa10      	add	r2, sp, #64	; 0x40
  4051a6:	2301      	movs	r3, #1
  4051a8:	4e3e      	ldr	r6, [pc, #248]	; (4052a4 <createWrapFunc+0x2e4>)
  4051aa:	47b0      	blx	r6
		
		switch( optNum )
  4051ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4051ae:	2b01      	cmp	r3, #1
  4051b0:	d002      	beq.n	4051b8 <createWrapFunc+0x1f8>
  4051b2:	2b02      	cmp	r3, #2
  4051b4:	d005      	beq.n	4051c2 <createWrapFunc+0x202>
  4051b6:	e009      	b.n	4051cc <createWrapFunc+0x20c>
		{
			case 1:
				convertLongToArray(TPM_MIGRATABLE, pCreateWrapKeyIn->keyParms.keyFlags);
  4051b8:	2002      	movs	r0, #2
  4051ba:	493f      	ldr	r1, [pc, #252]	; (4052b8 <createWrapFunc+0x2f8>)
  4051bc:	4b23      	ldr	r3, [pc, #140]	; (40524c <createWrapFunc+0x28c>)
  4051be:	4798      	blx	r3
				validOption = true;
				break;
  4051c0:	e0cc      	b.n	40535c <createWrapFunc+0x39c>

			case 2:
				convertLongToArray(TPM_NONMIGRATABLE, pCreateWrapKeyIn->keyParms.keyFlags);
  4051c2:	2000      	movs	r0, #0
  4051c4:	493c      	ldr	r1, [pc, #240]	; (4052b8 <createWrapFunc+0x2f8>)
  4051c6:	4b21      	ldr	r3, [pc, #132]	; (40524c <createWrapFunc+0x28c>)
  4051c8:	4798      	blx	r3
				validOption = true;
				break;
  4051ca:	e0c7      	b.n	40535c <createWrapFunc+0x39c>

			default:
				printf("\r\ninvalid option");
  4051cc:	4837      	ldr	r0, [pc, #220]	; (4052ac <createWrapFunc+0x2ec>)
  4051ce:	47a8      	blx	r5
  4051d0:	e7de      	b.n	405190 <createWrapFunc+0x1d0>

	// authDataUsage
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  4051d2:	4640      	mov	r0, r8
  4051d4:	47a8      	blx	r5
		printf("\r\n    1: authDataUsage = TPM_AUTH_ALWAYS");
  4051d6:	4638      	mov	r0, r7
  4051d8:	47a8      	blx	r5
		printf("\r\n    2: authDataUsage = TPM_AUTH_NEVER");
  4051da:	4838      	ldr	r0, [pc, #224]	; (4052bc <createWrapFunc+0x2fc>)
  4051dc:	47a8      	blx	r5
		printf("\r\n\r\n    please pick a key option: ");
  4051de:	4835      	ldr	r0, [pc, #212]	; (4052b4 <createWrapFunc+0x2f4>)
  4051e0:	47a8      	blx	r5
		//scanf("%d*", &optNum);
		get_user_input(NULL, 0,  &optNum, USER_NUM);
  4051e2:	2000      	movs	r0, #0
  4051e4:	4601      	mov	r1, r0
  4051e6:	aa10      	add	r2, sp, #64	; 0x40
  4051e8:	2301      	movs	r3, #1
  4051ea:	4e2e      	ldr	r6, [pc, #184]	; (4052a4 <createWrapFunc+0x2e4>)
  4051ec:	47b0      	blx	r6

		switch( optNum )
  4051ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4051f0:	2b01      	cmp	r3, #1
  4051f2:	d002      	beq.n	4051fa <createWrapFunc+0x23a>
  4051f4:	2b02      	cmp	r3, #2
  4051f6:	d005      	beq.n	405204 <createWrapFunc+0x244>
  4051f8:	e009      	b.n	40520e <createWrapFunc+0x24e>
		{
			case 1:
				pCreateWrapKeyIn->keyParms.authDataUsage = TPM_AUTH_ALWAYS;
  4051fa:	2201      	movs	r2, #1
  4051fc:	4b1c      	ldr	r3, [pc, #112]	; (405270 <createWrapFunc+0x2b0>)
  4051fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
				validOption = true;
				break;
  405202:	e0b0      	b.n	405366 <createWrapFunc+0x3a6>

			case 2:
				pCreateWrapKeyIn->keyParms.authDataUsage = TPM_AUTH_NEVER;
  405204:	2200      	movs	r2, #0
  405206:	4b1a      	ldr	r3, [pc, #104]	; (405270 <createWrapFunc+0x2b0>)
  405208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
				validOption = true;
				break;
  40520c:	e0ab      	b.n	405366 <createWrapFunc+0x3a6>

			default:
				printf("\r\ninvalid option");
  40520e:	4827      	ldr	r0, [pc, #156]	; (4052ac <createWrapFunc+0x2ec>)
  405210:	47a8      	blx	r5
  405212:	e7de      	b.n	4051d2 <createWrapFunc+0x212>
	}

	// get the auth for the sealing key
	if(slotNum == 0)
	{
		convertLongToArray(TPM_KH_SRK, OSAPparms.entityValue);
  405214:	4d0c      	ldr	r5, [pc, #48]	; (405248 <createWrapFunc+0x288>)
  405216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  40521a:	4629      	mov	r1, r5
  40521c:	4b0b      	ldr	r3, [pc, #44]	; (40524c <createWrapFunc+0x28c>)
  40521e:	4798      	blx	r3
		getSRKAuth(OSAPparms.entityAuth);
  405220:	1d28      	adds	r0, r5, #4
  405222:	4b0b      	ldr	r3, [pc, #44]	; (405250 <createWrapFunc+0x290>)
  405224:	4798      	blx	r3
  405226:	e05d      	b.n	4052e4 <createWrapFunc+0x324>
  405228:	0040f9c0 	.word	0x0040f9c0
  40522c:	00406f8d 	.word	0x00406f8d
  405230:	200028b8 	.word	0x200028b8
  405234:	0040f9e4 	.word	0x0040f9e4
  405238:	00406e05 	.word	0x00406e05
  40523c:	20002af8 	.word	0x20002af8
  405240:	2000279c 	.word	0x2000279c
  405244:	00406c7d 	.word	0x00406c7d
  405248:	2000279e 	.word	0x2000279e
  40524c:	00406c69 	.word	0x00406c69
  405250:	0040664d 	.word	0x0040664d
  405254:	004066f1 	.word	0x004066f1
  405258:	004066b9 	.word	0x004066b9
  40525c:	0040f5f4 	.word	0x0040f5f4
  405260:	00404635 	.word	0x00404635
  405264:	0040f038 	.word	0x0040f038
  405268:	0040f058 	.word	0x0040f058
  40526c:	20002af6 	.word	0x20002af6
  405270:	2000239c 	.word	0x2000239c
  405274:	00407045 	.word	0x00407045
  405278:	0040fa08 	.word	0x0040fa08
  40527c:	2000231c 	.word	0x2000231c
  405280:	00406c39 	.word	0x00406c39
  405284:	0040fa24 	.word	0x0040fa24
  405288:	004076b9 	.word	0x004076b9
  40528c:	0040fa48 	.word	0x0040fa48
  405290:	0040fa68 	.word	0x0040fa68
  405294:	0040fa88 	.word	0x0040fa88
  405298:	0040faac 	.word	0x0040faac
  40529c:	0040fac0 	.word	0x0040fac0
  4052a0:	0040fad8 	.word	0x0040fad8
  4052a4:	00404371 	.word	0x00404371
  4052a8:	200023d6 	.word	0x200023d6
  4052ac:	0040fafc 	.word	0x0040fafc
  4052b0:	0040fb24 	.word	0x0040fb24
  4052b4:	0040fb3c 	.word	0x0040fb3c
  4052b8:	200023d8 	.word	0x200023d8
  4052bc:	0040fb8c 	.word	0x0040fb8c
  4052c0:	00405de5 	.word	0x00405de5
  4052c4:	004035a5 	.word	0x004035a5
  4052c8:	0040f6fc 	.word	0x0040f6fc
	}
	else
	{
		getLoadedKeyHandle(slotNum-1, OSAPparms.entityValue);
  4052cc:	1e58      	subs	r0, r3, #1
  4052ce:	4d2a      	ldr	r5, [pc, #168]	; (405378 <createWrapFunc+0x3b8>)
  4052d0:	b2c0      	uxtb	r0, r0
  4052d2:	4629      	mov	r1, r5
  4052d4:	4b29      	ldr	r3, [pc, #164]	; (40537c <createWrapFunc+0x3bc>)
  4052d6:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, OSAPparms.entityAuth);
  4052d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4052da:	1e58      	subs	r0, r3, #1
  4052dc:	b2c0      	uxtb	r0, r0
  4052de:	1d29      	adds	r1, r5, #4
  4052e0:	4b27      	ldr	r3, [pc, #156]	; (405380 <createWrapFunc+0x3c0>)
  4052e2:	4798      	blx	r3
	}

	// calculate the input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  4052e4:	7ae0      	ldrb	r0, [r4, #11]
  4052e6:	7b21      	ldrb	r1, [r4, #12]
  4052e8:	4b26      	ldr	r3, [pc, #152]	; (405384 <createWrapFunc+0x3c4>)
  4052ea:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4052ec:	2001      	movs	r0, #1
  4052ee:	4601      	mov	r1, r0
  4052f0:	4b25      	ldr	r3, [pc, #148]	; (405388 <createWrapFunc+0x3c8>)
  4052f2:	4798      	blx	r3

	// check for success
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  4052f4:	4825      	ldr	r0, [pc, #148]	; (40538c <createWrapFunc+0x3cc>)
  4052f6:	4b26      	ldr	r3, [pc, #152]	; (405390 <createWrapFunc+0x3d0>)
  4052f8:	4798      	blx	r3
  4052fa:	b128      	cbz	r0, 405308 <createWrapFunc+0x348>
	{
		printf("\r\n    error creating key!");
  4052fc:	4825      	ldr	r0, [pc, #148]	; (405394 <createWrapFunc+0x3d4>)
  4052fe:	4c26      	ldr	r4, [pc, #152]	; (405398 <createWrapFunc+0x3d8>)
  405300:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  405302:	4826      	ldr	r0, [pc, #152]	; (40539c <createWrapFunc+0x3dc>)
  405304:	47a0      	blx	r4
		return;
  405306:	e033      	b.n	405370 <createWrapFunc+0x3b0>
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  405308:	7ae0      	ldrb	r0, [r4, #11]
  40530a:	7b61      	ldrb	r1, [r4, #13]
  40530c:	4b24      	ldr	r3, [pc, #144]	; (4053a0 <createWrapFunc+0x3e0>)
  40530e:	4798      	blx	r3
  405310:	b128      	cbz	r0, 40531e <createWrapFunc+0x35e>
	{
		printf("\r\noutput auth validation error!\r\n");
  405312:	4824      	ldr	r0, [pc, #144]	; (4053a4 <createWrapFunc+0x3e4>)
  405314:	4c20      	ldr	r4, [pc, #128]	; (405398 <createWrapFunc+0x3d8>)
  405316:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  405318:	4823      	ldr	r0, [pc, #140]	; (4053a8 <createWrapFunc+0x3e8>)
  40531a:	47a0      	blx	r4
		return;
  40531c:	e028      	b.n	405370 <createWrapFunc+0x3b0>
	}

	do 
	{
		printf("\r\nstore key in which cacheSlot (1-5)? ");
  40531e:	4e23      	ldr	r6, [pc, #140]	; (4053ac <createWrapFunc+0x3ec>)
  405320:	4c1d      	ldr	r4, [pc, #116]	; (405398 <createWrapFunc+0x3d8>)
		get_user_input(NULL, 0,  &slotNum, USER_NUM);	
  405322:	4d23      	ldr	r5, [pc, #140]	; (4053b0 <createWrapFunc+0x3f0>)
		return;
	}

	do 
	{
		printf("\r\nstore key in which cacheSlot (1-5)? ");
  405324:	4630      	mov	r0, r6
  405326:	47a0      	blx	r4
		get_user_input(NULL, 0,  &slotNum, USER_NUM);	
  405328:	2000      	movs	r0, #0
  40532a:	4601      	mov	r1, r0
  40532c:	aa11      	add	r2, sp, #68	; 0x44
  40532e:	2301      	movs	r3, #1
  405330:	47a8      	blx	r5
		
		if((slotNum >= 1) && (	slotNum <= 5)) 
  405332:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405334:	1e5a      	subs	r2, r3, #1
  405336:	2a04      	cmp	r2, #4
  405338:	d902      	bls.n	405340 <createWrapFunc+0x380>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  40533a:	481e      	ldr	r0, [pc, #120]	; (4053b4 <createWrapFunc+0x3f4>)
  40533c:	47a0      	blx	r4

	} while (1);
  40533e:	e7f1      	b.n	405324 <createWrapFunc+0x364>
	
	// save key and keyAuth in EEPROM
	saveKeyToEE((uint8_t) (slotNum-1), authBuf);
  405340:	1e58      	subs	r0, r3, #1
  405342:	b2c0      	uxtb	r0, r0
  405344:	a90b      	add	r1, sp, #44	; 0x2c
  405346:	4b1c      	ldr	r3, [pc, #112]	; (4053b8 <createWrapFunc+0x3f8>)
  405348:	4798      	blx	r3
	
	printf("\r\n    TPM Create WrapKey Completed Successfully!\r\n");
  40534a:	481c      	ldr	r0, [pc, #112]	; (4053bc <createWrapFunc+0x3fc>)
  40534c:	4b12      	ldr	r3, [pc, #72]	; (405398 <createWrapFunc+0x3d8>)
  40534e:	4798      	blx	r3
  405350:	e00e      	b.n	405370 <createWrapFunc+0x3b0>

	// key flags
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  405352:	f8df 8074 	ldr.w	r8, [pc, #116]	; 4053c8 <createWrapFunc+0x408>
  405356:	4d10      	ldr	r5, [pc, #64]	; (405398 <createWrapFunc+0x3d8>)
		printf("\r\n    1: migratable");
  405358:	4f19      	ldr	r7, [pc, #100]	; (4053c0 <createWrapFunc+0x400>)
  40535a:	e719      	b.n	405190 <createWrapFunc+0x1d0>

	// authDataUsage
	validOption = false;
	while( validOption == false)
	{
		printf("\r\n");
  40535c:	f8df 8068 	ldr.w	r8, [pc, #104]	; 4053c8 <createWrapFunc+0x408>
  405360:	4d0d      	ldr	r5, [pc, #52]	; (405398 <createWrapFunc+0x3d8>)
		printf("\r\n    1: authDataUsage = TPM_AUTH_ALWAYS");
  405362:	4f18      	ldr	r7, [pc, #96]	; (4053c4 <createWrapFunc+0x404>)
  405364:	e735      	b.n	4051d2 <createWrapFunc+0x212>
				printf("\r\ninvalid option");
		}
	}

	// get the auth for the sealing key
	if(slotNum == 0)
  405366:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405368:	2b00      	cmp	r3, #0
  40536a:	f43f af53 	beq.w	405214 <createWrapFunc+0x254>
  40536e:	e7ad      	b.n	4052cc <createWrapFunc+0x30c>
	
	// save key and keyAuth in EEPROM
	saveKeyToEE((uint8_t) (slotNum-1), authBuf);
	
	printf("\r\n    TPM Create WrapKey Completed Successfully!\r\n");
}
  405370:	b013      	add	sp, #76	; 0x4c
  405372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405376:	bf00      	nop
  405378:	2000279e 	.word	0x2000279e
  40537c:	004066f1 	.word	0x004066f1
  405380:	004066b9 	.word	0x004066b9
  405384:	0040379d 	.word	0x0040379d
  405388:	00406815 	.word	0x00406815
  40538c:	200023a2 	.word	0x200023a2
  405390:	00406c85 	.word	0x00406c85
  405394:	0040fbb4 	.word	0x0040fbb4
  405398:	00406f8d 	.word	0x00406f8d
  40539c:	0040f108 	.word	0x0040f108
  4053a0:	00403a65 	.word	0x00403a65
  4053a4:	0040f6cc 	.word	0x0040f6cc
  4053a8:	0040f6f0 	.word	0x0040f6f0
  4053ac:	0040fbd0 	.word	0x0040fbd0
  4053b0:	00404371 	.word	0x00404371
  4053b4:	0040f0d8 	.word	0x0040f0d8
  4053b8:	00406221 	.word	0x00406221
  4053bc:	0040fbf8 	.word	0x0040fbf8
  4053c0:	0040fb10 	.word	0x0040fb10
  4053c4:	0040fb60 	.word	0x0040fb60
  4053c8:	0040f6fc 	.word	0x0040f6fc

004053cc <loadKeyFunc>:
/*****************************************************************************************************/
void loadKeyFunc( TPM_Command *pCommand )
{
  4053cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053d0:	4680      	mov	r8, r0

	// overlay setup
	LoadKeyIn	*pLoadKeyIn = (LoadKeyIn*) xferBuf;
	LoadKeyOut	*pLoadKeyOut = (LoadKeyOut*) xferBuf;

	printf("\r\n    TPM_LoadKey sequence:");
  4053d2:	4859      	ldr	r0, [pc, #356]	; (405538 <loadKeyFunc+0x16c>)
  4053d4:	4b59      	ldr	r3, [pc, #356]	; (40553c <loadKeyFunc+0x170>)
  4053d6:	4798      	blx	r3

	// get the cacheSlot from the user
	do
	{
		printf("\r\n\r\nload key from which cacheSlot (1-5)? ");
  4053d8:	4f59      	ldr	r7, [pc, #356]	; (405540 <loadKeyFunc+0x174>)
  4053da:	4d58      	ldr	r5, [pc, #352]	; (40553c <loadKeyFunc+0x170>)
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  4053dc:	4c59      	ldr	r4, [pc, #356]	; (405544 <loadKeyFunc+0x178>)
	printf("\r\n    TPM_LoadKey sequence:");

	// get the cacheSlot from the user
	do
	{
		printf("\r\n\r\nload key from which cacheSlot (1-5)? ");
  4053de:	4638      	mov	r0, r7
  4053e0:	47a8      	blx	r5
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  4053e2:	2000      	movs	r0, #0
  4053e4:	4601      	mov	r1, r0
  4053e6:	4622      	mov	r2, r4
  4053e8:	2301      	movs	r3, #1
  4053ea:	4e57      	ldr	r6, [pc, #348]	; (405548 <loadKeyFunc+0x17c>)
  4053ec:	47b0      	blx	r6
		
		if((cacheSlot >= 1) && (	cacheSlot <= 5))
  4053ee:	6823      	ldr	r3, [r4, #0]
  4053f0:	1e5a      	subs	r2, r3, #1
  4053f2:	2a04      	cmp	r2, #4
  4053f4:	d902      	bls.n	4053fc <loadKeyFunc+0x30>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  4053f6:	4855      	ldr	r0, [pc, #340]	; (40554c <loadKeyFunc+0x180>)
  4053f8:	47a8      	blx	r5
	} while (1);
  4053fa:	e7f0      	b.n	4053de <loadKeyFunc+0x12>

	// decrement to re-align
	if(cacheSlot)
  4053fc:	b113      	cbz	r3, 405404 <loadKeyFunc+0x38>
	{
		cacheSlot--;
  4053fe:	3b01      	subs	r3, #1
  405400:	4a50      	ldr	r2, [pc, #320]	; (405544 <loadKeyFunc+0x178>)
  405402:	6013      	str	r3, [r2, #0]
	}
	
	if(keySlotValid(cacheSlot) == false)
  405404:	4b4f      	ldr	r3, [pc, #316]	; (405544 <loadKeyFunc+0x178>)
  405406:	7818      	ldrb	r0, [r3, #0]
  405408:	4b51      	ldr	r3, [pc, #324]	; (405550 <loadKeyFunc+0x184>)
  40540a:	4798      	blx	r3
  40540c:	b940      	cbnz	r0, 405420 <loadKeyFunc+0x54>
	{
		printf( ("\r\ncacheSlot %d does not have a valid key!"), cacheSlot);
  40540e:	4851      	ldr	r0, [pc, #324]	; (405554 <loadKeyFunc+0x188>)
  405410:	4b4c      	ldr	r3, [pc, #304]	; (405544 <loadKeyFunc+0x178>)
  405412:	6819      	ldr	r1, [r3, #0]
  405414:	4c49      	ldr	r4, [pc, #292]	; (40553c <loadKeyFunc+0x170>)
  405416:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  405418:	484f      	ldr	r0, [pc, #316]	; (405558 <loadKeyFunc+0x18c>)
  40541a:	47a0      	blx	r4
		return;
  40541c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	// start an oiap session
	if(commandHandler("OIAP"))
  405420:	484e      	ldr	r0, [pc, #312]	; (40555c <loadKeyFunc+0x190>)
  405422:	4b4f      	ldr	r3, [pc, #316]	; (405560 <loadKeyFunc+0x194>)
  405424:	4798      	blx	r3
  405426:	b130      	cbz	r0, 405436 <loadKeyFunc+0x6a>
	{
		printf("\r\n\r\n    error creating authSession");
  405428:	484e      	ldr	r0, [pc, #312]	; (405564 <loadKeyFunc+0x198>)
  40542a:	4c44      	ldr	r4, [pc, #272]	; (40553c <loadKeyFunc+0x170>)
  40542c:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  40542e:	484e      	ldr	r0, [pc, #312]	; (405568 <loadKeyFunc+0x19c>)
  405430:	47a0      	blx	r4
		return;
  405432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  405436:	f8b8 2008 	ldrh.w	r2, [r8, #8]
  40543a:	4b4c      	ldr	r3, [pc, #304]	; (40556c <loadKeyFunc+0x1a0>)
  40543c:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  40543e:	4c4c      	ldr	r4, [pc, #304]	; (405570 <loadKeyFunc+0x1a4>)
  405440:	4620      	mov	r0, r4
  405442:	f8d8 1004 	ldr.w	r1, [r8, #4]
  405446:	4b4b      	ldr	r3, [pc, #300]	; (405574 <loadKeyFunc+0x1a8>)
  405448:	4798      	blx	r3

	// now get the key from the EEPROM slot
	if( (keySize = getKeyFromEE(cacheSlot, (uint8_t*) &pLoadKeyIn->keyParms)) == 0)
  40544a:	4b3e      	ldr	r3, [pc, #248]	; (405544 <loadKeyFunc+0x178>)
  40544c:	7818      	ldrb	r0, [r3, #0]
  40544e:	f104 010e 	add.w	r1, r4, #14
  405452:	4b49      	ldr	r3, [pc, #292]	; (405578 <loadKeyFunc+0x1ac>)
  405454:	4798      	blx	r3
  405456:	4602      	mov	r2, r0
  405458:	b940      	cbnz	r0, 40546c <loadKeyFunc+0xa0>
	{
		printf( ("\r\nerror reading key from cacheSlot %d!"), cacheSlot);
  40545a:	4848      	ldr	r0, [pc, #288]	; (40557c <loadKeyFunc+0x1b0>)
  40545c:	4b39      	ldr	r3, [pc, #228]	; (405544 <loadKeyFunc+0x178>)
  40545e:	6819      	ldr	r1, [r3, #0]
  405460:	4c36      	ldr	r4, [pc, #216]	; (40553c <loadKeyFunc+0x170>)
  405462:	47a0      	blx	r4
		
		printf("\r\naborting...\r\n");
  405464:	483c      	ldr	r0, [pc, #240]	; (405558 <loadKeyFunc+0x18c>)
  405466:	47a0      	blx	r4
		return;
  405468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	// adjust numBytes to account for keySize
    numBytes += keySize;
  40546c:	4b3f      	ldr	r3, [pc, #252]	; (40556c <loadKeyFunc+0x1a0>)
  40546e:	8818      	ldrh	r0, [r3, #0]
  405470:	302d      	adds	r0, #45	; 0x2d

	// adjust numBytes to account for authorization data
    numBytes += SZ_INAUTH;
  405472:	4402      	add	r2, r0
  405474:	b290      	uxth	r0, r2
  405476:	8018      	strh	r0, [r3, #0]

	// update paramSize to numBytes
	convertLongToArray(numBytes, pLoadKeyIn->parmamSize);
  405478:	4941      	ldr	r1, [pc, #260]	; (405580 <loadKeyFunc+0x1b4>)
  40547a:	4b42      	ldr	r3, [pc, #264]	; (405584 <loadKeyFunc+0x1b8>)
  40547c:	4798      	blx	r3

	// select the authSession
	currentAuthSession = 0;
  40547e:	2400      	movs	r4, #0
  405480:	4b41      	ldr	r3, [pc, #260]	; (405588 <loadKeyFunc+0x1bc>)
  405482:	701c      	strb	r4, [r3, #0]

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  405484:	4841      	ldr	r0, [pc, #260]	; (40558c <loadKeyFunc+0x1c0>)
  405486:	4621      	mov	r1, r4
  405488:	4b41      	ldr	r3, [pc, #260]	; (405590 <loadKeyFunc+0x1c4>)
  40548a:	4798      	blx	r3

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, (void*)("\r\n\r\n    pick a parent key (0=SRK): "), includeSRK);
  40548c:	4841      	ldr	r0, [pc, #260]	; (405594 <loadKeyFunc+0x1c8>)
  40548e:	4942      	ldr	r1, [pc, #264]	; (405598 <loadKeyFunc+0x1cc>)
  405490:	4622      	mov	r2, r4
  405492:	4b42      	ldr	r3, [pc, #264]	; (40559c <loadKeyFunc+0x1d0>)
  405494:	4798      	blx	r3
  405496:	4b42      	ldr	r3, [pc, #264]	; (4055a0 <loadKeyFunc+0x1d4>)
  405498:	6018      	str	r0, [r3, #0]
	if(slotNum == INVALID_HANDLE)
  40549a:	28ff      	cmp	r0, #255	; 0xff
  40549c:	d04a      	beq.n	405534 <loadKeyFunc+0x168>
		return;

	if(slotNum == 0)
  40549e:	b968      	cbnz	r0, 4054bc <loadKeyFunc+0xf0>
	{
		// setup the SRK as parent
		convertLongToArray(TPM_KH_SRK, pLoadKeyIn->parentHandle);
  4054a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4054a4:	493f      	ldr	r1, [pc, #252]	; (4055a4 <loadKeyFunc+0x1d8>)
  4054a6:	4b37      	ldr	r3, [pc, #220]	; (405584 <loadKeyFunc+0x1b8>)
  4054a8:	4798      	blx	r3
	    getSRKAuth(authSessions[currentAuthSession].HMACKey);
  4054aa:	4b37      	ldr	r3, [pc, #220]	; (405588 <loadKeyFunc+0x1bc>)
  4054ac:	7818      	ldrb	r0, [r3, #0]
  4054ae:	4b3e      	ldr	r3, [pc, #248]	; (4055a8 <loadKeyFunc+0x1dc>)
  4054b0:	eb03 1080 	add.w	r0, r3, r0, lsl #6
  4054b4:	3004      	adds	r0, #4
  4054b6:	4b3d      	ldr	r3, [pc, #244]	; (4055ac <loadKeyFunc+0x1e0>)
  4054b8:	4798      	blx	r3
  4054ba:	e010      	b.n	4054de <loadKeyFunc+0x112>
	}
	else
	{
		// use a loaded key as parent
		getLoadedKeyHandle(slotNum-1, pLoadKeyIn->parentHandle);
  4054bc:	3801      	subs	r0, #1
  4054be:	b2c0      	uxtb	r0, r0
  4054c0:	4938      	ldr	r1, [pc, #224]	; (4055a4 <loadKeyFunc+0x1d8>)
  4054c2:	4b3b      	ldr	r3, [pc, #236]	; (4055b0 <loadKeyFunc+0x1e4>)
  4054c4:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  4054c6:	4b36      	ldr	r3, [pc, #216]	; (4055a0 <loadKeyFunc+0x1d4>)
  4054c8:	6818      	ldr	r0, [r3, #0]
  4054ca:	3801      	subs	r0, #1
  4054cc:	4b2e      	ldr	r3, [pc, #184]	; (405588 <loadKeyFunc+0x1bc>)
  4054ce:	7819      	ldrb	r1, [r3, #0]
  4054d0:	4b35      	ldr	r3, [pc, #212]	; (4055a8 <loadKeyFunc+0x1dc>)
  4054d2:	eb03 1181 	add.w	r1, r3, r1, lsl #6
  4054d6:	b2c0      	uxtb	r0, r0
  4054d8:	3104      	adds	r1, #4
  4054da:	4b36      	ldr	r3, [pc, #216]	; (4055b4 <loadKeyFunc+0x1e8>)
  4054dc:	4798      	blx	r3
	}

	// calculate input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  4054de:	f898 000b 	ldrb.w	r0, [r8, #11]
  4054e2:	f898 100c 	ldrb.w	r1, [r8, #12]
  4054e6:	4b34      	ldr	r3, [pc, #208]	; (4055b8 <loadKeyFunc+0x1ec>)
  4054e8:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  4054ea:	2001      	movs	r0, #1
  4054ec:	4601      	mov	r1, r0
  4054ee:	4b33      	ldr	r3, [pc, #204]	; (4055bc <loadKeyFunc+0x1f0>)
  4054f0:	4798      	blx	r3

	// check for successful load
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  4054f2:	4833      	ldr	r0, [pc, #204]	; (4055c0 <loadKeyFunc+0x1f4>)
  4054f4:	4b33      	ldr	r3, [pc, #204]	; (4055c4 <loadKeyFunc+0x1f8>)
  4054f6:	4798      	blx	r3
  4054f8:	b130      	cbz	r0, 405508 <loadKeyFunc+0x13c>
	{
		printf("\r\n    error loading key!");
  4054fa:	4833      	ldr	r0, [pc, #204]	; (4055c8 <loadKeyFunc+0x1fc>)
  4054fc:	4c0f      	ldr	r4, [pc, #60]	; (40553c <loadKeyFunc+0x170>)
  4054fe:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  405500:	4819      	ldr	r0, [pc, #100]	; (405568 <loadKeyFunc+0x19c>)
  405502:	47a0      	blx	r4
		return;
  405504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  405508:	f898 000b 	ldrb.w	r0, [r8, #11]
  40550c:	f898 100d 	ldrb.w	r1, [r8, #13]
  405510:	4b2e      	ldr	r3, [pc, #184]	; (4055cc <loadKeyFunc+0x200>)
  405512:	4798      	blx	r3
  405514:	b130      	cbz	r0, 405524 <loadKeyFunc+0x158>
	{
		printf("\r\noutput auth validation error!\r\n");
  405516:	482e      	ldr	r0, [pc, #184]	; (4055d0 <loadKeyFunc+0x204>)
  405518:	4c08      	ldr	r4, [pc, #32]	; (40553c <loadKeyFunc+0x170>)
  40551a:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  40551c:	482d      	ldr	r0, [pc, #180]	; (4055d4 <loadKeyFunc+0x208>)
  40551e:	47a0      	blx	r4
		return;
  405520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	// save loaded handle
	saveKeyHandle(cacheSlot, pLoadKeyOut->keyHandle);
  405524:	4b07      	ldr	r3, [pc, #28]	; (405544 <loadKeyFunc+0x178>)
  405526:	7818      	ldrb	r0, [r3, #0]
  405528:	491e      	ldr	r1, [pc, #120]	; (4055a4 <loadKeyFunc+0x1d8>)
  40552a:	4b2b      	ldr	r3, [pc, #172]	; (4055d8 <loadKeyFunc+0x20c>)
  40552c:	4798      	blx	r3
	printf("\r\n    TPM Load Key Completed Successfully!\r\n");
  40552e:	482b      	ldr	r0, [pc, #172]	; (4055dc <loadKeyFunc+0x210>)
  405530:	4b02      	ldr	r3, [pc, #8]	; (40553c <loadKeyFunc+0x170>)
  405532:	4798      	blx	r3
  405534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405538:	0040fc2c 	.word	0x0040fc2c
  40553c:	00406f8d 	.word	0x00406f8d
  405540:	0040fc48 	.word	0x0040fc48
  405544:	20002254 	.word	0x20002254
  405548:	00404371 	.word	0x00404371
  40554c:	0040f0d8 	.word	0x0040f0d8
  405550:	00406465 	.word	0x00406465
  405554:	0040fc74 	.word	0x0040fc74
  405558:	0040f058 	.word	0x0040f058
  40555c:	0040f3b4 	.word	0x0040f3b4
  405560:	00404635 	.word	0x00404635
  405564:	0040fca0 	.word	0x0040fca0
  405568:	0040f108 	.word	0x0040f108
  40556c:	20002af6 	.word	0x20002af6
  405570:	2000239c 	.word	0x2000239c
  405574:	00407045 	.word	0x00407045
  405578:	0040655d 	.word	0x0040655d
  40557c:	0040fcc4 	.word	0x0040fcc4
  405580:	2000239e 	.word	0x2000239e
  405584:	00406c69 	.word	0x00406c69
  405588:	20002af8 	.word	0x20002af8
  40558c:	20002334 	.word	0x20002334
  405590:	00406c39 	.word	0x00406c39
  405594:	200028b8 	.word	0x200028b8
  405598:	0040f9e4 	.word	0x0040f9e4
  40559c:	00406e05 	.word	0x00406e05
  4055a0:	20002250 	.word	0x20002250
  4055a4:	200023a6 	.word	0x200023a6
  4055a8:	20002344 	.word	0x20002344
  4055ac:	0040664d 	.word	0x0040664d
  4055b0:	004066f1 	.word	0x004066f1
  4055b4:	004066b9 	.word	0x004066b9
  4055b8:	0040379d 	.word	0x0040379d
  4055bc:	00406815 	.word	0x00406815
  4055c0:	200023a2 	.word	0x200023a2
  4055c4:	00406c85 	.word	0x00406c85
  4055c8:	0040fcec 	.word	0x0040fcec
  4055cc:	00403a65 	.word	0x00403a65
  4055d0:	0040f6cc 	.word	0x0040f6cc
  4055d4:	0040f6f0 	.word	0x0040f6f0
  4055d8:	004065a5 	.word	0x004065a5
  4055dc:	0040fd08 	.word	0x0040fd08

004055e0 <forceClearFunc>:
}
/*****************************************************************************************************/
void forceClearFunc( TPM_Command *pCommand )
{
  4055e0:	b538      	push	{r3, r4, r5, lr}
  4055e2:	4604      	mov	r4, r0
// meta function to forceClear the TPM

	printf("\r\n    TPM_ForceClear sequence called");
  4055e4:	4818      	ldr	r0, [pc, #96]	; (405648 <forceClearFunc+0x68>)
  4055e6:	4b19      	ldr	r3, [pc, #100]	; (40564c <forceClearFunc+0x6c>)
  4055e8:	4798      	blx	r3

	//printf("\r\n    forceClearFunc sequence:");

	if(commandHandler("physPres_present"))
  4055ea:	4819      	ldr	r0, [pc, #100]	; (405650 <forceClearFunc+0x70>)
  4055ec:	4b19      	ldr	r3, [pc, #100]	; (405654 <forceClearFunc+0x74>)
  4055ee:	4798      	blx	r3
  4055f0:	b128      	cbz	r0, 4055fe <forceClearFunc+0x1e>
	{
		printf("\r\ncould not set physical presence state");
  4055f2:	4819      	ldr	r0, [pc, #100]	; (405658 <forceClearFunc+0x78>)
  4055f4:	4c15      	ldr	r4, [pc, #84]	; (40564c <forceClearFunc+0x6c>)
  4055f6:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  4055f8:	4818      	ldr	r0, [pc, #96]	; (40565c <forceClearFunc+0x7c>)
  4055fa:	47a0      	blx	r4
		return;
  4055fc:	bd38      	pop	{r3, r4, r5, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  4055fe:	8922      	ldrh	r2, [r4, #8]
  405600:	4b17      	ldr	r3, [pc, #92]	; (405660 <forceClearFunc+0x80>)
  405602:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  405604:	4d17      	ldr	r5, [pc, #92]	; (405664 <forceClearFunc+0x84>)
  405606:	4628      	mov	r0, r5
  405608:	6861      	ldr	r1, [r4, #4]
  40560a:	4b17      	ldr	r3, [pc, #92]	; (405668 <forceClearFunc+0x88>)
  40560c:	4798      	blx	r3


	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  40560e:	2001      	movs	r0, #1
  405610:	4601      	mov	r1, r0
  405612:	4b16      	ldr	r3, [pc, #88]	; (40566c <forceClearFunc+0x8c>)
  405614:	4798      	blx	r3

	// if successful, clear the local key storage
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) == TPM_SUCCESS )
  405616:	1da8      	adds	r0, r5, #6
  405618:	4b15      	ldr	r3, [pc, #84]	; (405670 <forceClearFunc+0x90>)
  40561a:	4798      	blx	r3
  40561c:	b918      	cbnz	r0, 405626 <forceClearFunc+0x46>
	{
		initKeyStore(); 		// generated keys in cache
  40561e:	4b15      	ldr	r3, [pc, #84]	; (405674 <forceClearFunc+0x94>)
  405620:	4798      	blx	r3
		initLoadedKeyStore(); 	// keys loaded on TPM
  405622:	4b15      	ldr	r3, [pc, #84]	; (405678 <forceClearFunc+0x98>)
  405624:	4798      	blx	r3
	}

	if(commandHandler("physPres_notpresent"))
  405626:	4815      	ldr	r0, [pc, #84]	; (40567c <forceClearFunc+0x9c>)
  405628:	4b0a      	ldr	r3, [pc, #40]	; (405654 <forceClearFunc+0x74>)
  40562a:	4798      	blx	r3
  40562c:	b128      	cbz	r0, 40563a <forceClearFunc+0x5a>
	{
		printf("\r\ncould not turn off physical presence state");
  40562e:	4814      	ldr	r0, [pc, #80]	; (405680 <forceClearFunc+0xa0>)
  405630:	4c06      	ldr	r4, [pc, #24]	; (40564c <forceClearFunc+0x6c>)
  405632:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  405634:	4809      	ldr	r0, [pc, #36]	; (40565c <forceClearFunc+0x7c>)
  405636:	47a0      	blx	r4
		return;
  405638:	bd38      	pop	{r3, r4, r5, pc}
	}

	printf("\r\n    note: TPM is now disabled / deactivated!\r\n");	
  40563a:	4812      	ldr	r0, [pc, #72]	; (405684 <forceClearFunc+0xa4>)
  40563c:	4c03      	ldr	r4, [pc, #12]	; (40564c <forceClearFunc+0x6c>)
  40563e:	47a0      	blx	r4
	printf("\r\n    TPM Force Clear Completed Successfully!\r\n");
  405640:	4811      	ldr	r0, [pc, #68]	; (405688 <forceClearFunc+0xa8>)
  405642:	47a0      	blx	r4
  405644:	bd38      	pop	{r3, r4, r5, pc}
  405646:	bf00      	nop
  405648:	0040fd38 	.word	0x0040fd38
  40564c:	00406f8d 	.word	0x00406f8d
  405650:	0040f844 	.word	0x0040f844
  405654:	00404635 	.word	0x00404635
  405658:	0040f858 	.word	0x0040f858
  40565c:	0040f058 	.word	0x0040f058
  405660:	20002af6 	.word	0x20002af6
  405664:	2000239c 	.word	0x2000239c
  405668:	00407045 	.word	0x00407045
  40566c:	00406815 	.word	0x00406815
  405670:	00406c85 	.word	0x00406c85
  405674:	00406329 	.word	0x00406329
  405678:	004062fd 	.word	0x004062fd
  40567c:	0040fd60 	.word	0x0040fd60
  405680:	0040fd74 	.word	0x0040fd74
  405684:	0040fda4 	.word	0x0040fda4
  405688:	0040fdd8 	.word	0x0040fdd8

0040568c <getPubKeyFunc>:
	// remove key from internal storage
	flushKeyHandle(slotNum);
}
/*****************************************************************************************************/
void getPubKeyFunc( TPM_Command *pCommand )
{
  40568c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40568e:	4604      	mov	r4, r0

	// xferBuf overlay setup
	GetPubKeyIn	*pGetPubKeyIn = (GetPubKeyIn*) xferBuf;

	// select the authSession
	currentAuthSession = 0;
  405690:	2200      	movs	r2, #0
  405692:	4b2a      	ldr	r3, [pc, #168]	; (40573c <getPubKeyFunc+0xb0>)
  405694:	701a      	strb	r2, [r3, #0]

	// start an oiap session
	if(commandHandler("OIAP"))
  405696:	482a      	ldr	r0, [pc, #168]	; (405740 <getPubKeyFunc+0xb4>)
  405698:	4b2a      	ldr	r3, [pc, #168]	; (405744 <getPubKeyFunc+0xb8>)
  40569a:	4798      	blx	r3
  40569c:	b128      	cbz	r0, 4056aa <getPubKeyFunc+0x1e>
	{
		printf("\r\n\r\n    error creating authSession");
  40569e:	482a      	ldr	r0, [pc, #168]	; (405748 <getPubKeyFunc+0xbc>)
  4056a0:	4c2a      	ldr	r4, [pc, #168]	; (40574c <getPubKeyFunc+0xc0>)
  4056a2:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4056a4:	482a      	ldr	r0, [pc, #168]	; (405750 <getPubKeyFunc+0xc4>)
  4056a6:	47a0      	blx	r4
		return;
  4056a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  4056aa:	8922      	ldrh	r2, [r4, #8]
  4056ac:	4b29      	ldr	r3, [pc, #164]	; (405754 <getPubKeyFunc+0xc8>)
  4056ae:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  4056b0:	4829      	ldr	r0, [pc, #164]	; (405758 <getPubKeyFunc+0xcc>)
  4056b2:	6861      	ldr	r1, [r4, #4]
  4056b4:	4b29      	ldr	r3, [pc, #164]	; (40575c <getPubKeyFunc+0xd0>)
  4056b6:	4798      	blx	r3

   	// let the user pick a key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    select a keyHandle: "), excludeSRK);
  4056b8:	4829      	ldr	r0, [pc, #164]	; (405760 <getPubKeyFunc+0xd4>)
  4056ba:	492a      	ldr	r1, [pc, #168]	; (405764 <getPubKeyFunc+0xd8>)
  4056bc:	2201      	movs	r2, #1
  4056be:	4b2a      	ldr	r3, [pc, #168]	; (405768 <getPubKeyFunc+0xdc>)
  4056c0:	4798      	blx	r3
	if(slotNum == INVALID_HANDLE)
  4056c2:	28ff      	cmp	r0, #255	; 0xff
  4056c4:	d039      	beq.n	40573a <getPubKeyFunc+0xae>
		return;

	// insert keyHandle into command payload
	if( !getLoadedKeyHandle(slotNum-1, pGetPubKeyIn->keyHandle) )
  4056c6:	3801      	subs	r0, #1
  4056c8:	b2c5      	uxtb	r5, r0
  4056ca:	4628      	mov	r0, r5
  4056cc:	4927      	ldr	r1, [pc, #156]	; (40576c <getPubKeyFunc+0xe0>)
  4056ce:	4b28      	ldr	r3, [pc, #160]	; (405770 <getPubKeyFunc+0xe4>)
  4056d0:	4798      	blx	r3
  4056d2:	b928      	cbnz	r0, 4056e0 <getPubKeyFunc+0x54>
	{
		printf("\r\n\r\n    getPubKey: invalid keyHandle slot");
  4056d4:	4827      	ldr	r0, [pc, #156]	; (405774 <getPubKeyFunc+0xe8>)
  4056d6:	4c1d      	ldr	r4, [pc, #116]	; (40574c <getPubKeyFunc+0xc0>)
  4056d8:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4056da:	481d      	ldr	r0, [pc, #116]	; (405750 <getPubKeyFunc+0xc4>)
  4056dc:	47a0      	blx	r4
		return;
  4056de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// retreive the key's auth
	getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  4056e0:	4f16      	ldr	r7, [pc, #88]	; (40573c <getPubKeyFunc+0xb0>)
  4056e2:	7839      	ldrb	r1, [r7, #0]
  4056e4:	4e24      	ldr	r6, [pc, #144]	; (405778 <getPubKeyFunc+0xec>)
  4056e6:	eb06 1181 	add.w	r1, r6, r1, lsl #6
  4056ea:	4628      	mov	r0, r5
  4056ec:	312c      	adds	r1, #44	; 0x2c
  4056ee:	4b23      	ldr	r3, [pc, #140]	; (40577c <getPubKeyFunc+0xf0>)
  4056f0:	4798      	blx	r3

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  4056f2:	783b      	ldrb	r3, [r7, #0]
  4056f4:	eb06 1083 	add.w	r0, r6, r3, lsl #6
  4056f8:	3018      	adds	r0, #24
  4056fa:	2100      	movs	r1, #0
  4056fc:	4b20      	ldr	r3, [pc, #128]	; (405780 <getPubKeyFunc+0xf4>)
  4056fe:	4798      	blx	r3

	// call input auth Handler
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  405700:	7ae0      	ldrb	r0, [r4, #11]
  405702:	7b21      	ldrb	r1, [r4, #12]
  405704:	4b1f      	ldr	r3, [pc, #124]	; (405784 <getPubKeyFunc+0xf8>)
  405706:	4798      	blx	r3

	printf("\r\n    getPubKeyFunc called:");
  405708:	481f      	ldr	r0, [pc, #124]	; (405788 <getPubKeyFunc+0xfc>)
  40570a:	4b10      	ldr	r3, [pc, #64]	; (40574c <getPubKeyFunc+0xc0>)
  40570c:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  40570e:	2001      	movs	r0, #1
  405710:	4601      	mov	r1, r0
  405712:	4b1e      	ldr	r3, [pc, #120]	; (40578c <getPubKeyFunc+0x100>)
  405714:	4798      	blx	r3

	// check for successful execution
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  405716:	481e      	ldr	r0, [pc, #120]	; (405790 <getPubKeyFunc+0x104>)
  405718:	4b1e      	ldr	r3, [pc, #120]	; (405794 <getPubKeyFunc+0x108>)
  40571a:	4798      	blx	r3
  40571c:	b118      	cbz	r0, 405726 <getPubKeyFunc+0x9a>
	{
		printf("\r\n    TPM_GetPubKey failed!");
  40571e:	481e      	ldr	r0, [pc, #120]	; (405798 <getPubKeyFunc+0x10c>)
  405720:	4b0a      	ldr	r3, [pc, #40]	; (40574c <getPubKeyFunc+0xc0>)
  405722:	4798      	blx	r3
		return;
  405724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  405726:	7ae0      	ldrb	r0, [r4, #11]
  405728:	7b61      	ldrb	r1, [r4, #13]
  40572a:	4b1c      	ldr	r3, [pc, #112]	; (40579c <getPubKeyFunc+0x110>)
  40572c:	4798      	blx	r3
  40572e:	b120      	cbz	r0, 40573a <getPubKeyFunc+0xae>
	{
		printf("\r\noutput auth validation error!\r\n");
  405730:	481b      	ldr	r0, [pc, #108]	; (4057a0 <getPubKeyFunc+0x114>)
  405732:	4c06      	ldr	r4, [pc, #24]	; (40574c <getPubKeyFunc+0xc0>)
  405734:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  405736:	481b      	ldr	r0, [pc, #108]	; (4057a4 <getPubKeyFunc+0x118>)
  405738:	47a0      	blx	r4
  40573a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40573c:	20002af8 	.word	0x20002af8
  405740:	0040f3b4 	.word	0x0040f3b4
  405744:	00404635 	.word	0x00404635
  405748:	0040fca0 	.word	0x0040fca0
  40574c:	00406f8d 	.word	0x00406f8d
  405750:	0040f108 	.word	0x0040f108
  405754:	20002af6 	.word	0x20002af6
  405758:	2000239c 	.word	0x2000239c
  40575c:	00407045 	.word	0x00407045
  405760:	200028b8 	.word	0x200028b8
  405764:	0040fe08 	.word	0x0040fe08
  405768:	00406e05 	.word	0x00406e05
  40576c:	200023a6 	.word	0x200023a6
  405770:	004066f1 	.word	0x004066f1
  405774:	0040fe28 	.word	0x0040fe28
  405778:	2000231c 	.word	0x2000231c
  40577c:	004066b9 	.word	0x004066b9
  405780:	00406c39 	.word	0x00406c39
  405784:	0040379d 	.word	0x0040379d
  405788:	0040fe54 	.word	0x0040fe54
  40578c:	00406815 	.word	0x00406815
  405790:	200023a2 	.word	0x200023a2
  405794:	00406c85 	.word	0x00406c85
  405798:	0040fe70 	.word	0x0040fe70
  40579c:	00403a65 	.word	0x00403a65
  4057a0:	0040f6cc 	.word	0x0040f6cc
  4057a4:	0040f6f0 	.word	0x0040f6f0

004057a8 <signFunc>:
		return;
	}
}
/*****************************************************************************************************/
void signFunc( TPM_Command *pCommand )
{
  4057a8:	b570      	push	{r4, r5, r6, lr}
  4057aa:	b082      	sub	sp, #8
  4057ac:	4604      	mov	r4, r0
	int 		slotNum;

	// xferBuf overlay setup
	SignIn	*pSignIn = (SignIn*) xferBuf;

	printf("\r\n    sign sequence:");
  4057ae:	4848      	ldr	r0, [pc, #288]	; (4058d0 <signFunc+0x128>)
  4057b0:	4b48      	ldr	r3, [pc, #288]	; (4058d4 <signFunc+0x12c>)
  4057b2:	4798      	blx	r3

	// select the authSession
	currentAuthSession = 0;
  4057b4:	2200      	movs	r2, #0
  4057b6:	4b48      	ldr	r3, [pc, #288]	; (4058d8 <signFunc+0x130>)
  4057b8:	701a      	strb	r2, [r3, #0]

	// start an oiap session
	if(commandHandler("OIAP"))
  4057ba:	4848      	ldr	r0, [pc, #288]	; (4058dc <signFunc+0x134>)
  4057bc:	4b48      	ldr	r3, [pc, #288]	; (4058e0 <signFunc+0x138>)
  4057be:	4798      	blx	r3
  4057c0:	b128      	cbz	r0, 4057ce <signFunc+0x26>
	{
		printf("\r\n\r\n    error creating authSession");
  4057c2:	4848      	ldr	r0, [pc, #288]	; (4058e4 <signFunc+0x13c>)
  4057c4:	4c43      	ldr	r4, [pc, #268]	; (4058d4 <signFunc+0x12c>)
  4057c6:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  4057c8:	4847      	ldr	r0, [pc, #284]	; (4058e8 <signFunc+0x140>)
  4057ca:	47a0      	blx	r4
		return;
  4057cc:	e07e      	b.n	4058cc <signFunc+0x124>
	}

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  4057ce:	8922      	ldrh	r2, [r4, #8]
  4057d0:	4b46      	ldr	r3, [pc, #280]	; (4058ec <signFunc+0x144>)
  4057d2:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  4057d4:	4846      	ldr	r0, [pc, #280]	; (4058f0 <signFunc+0x148>)
  4057d6:	6861      	ldr	r1, [r4, #4]
  4057d8:	4b46      	ldr	r3, [pc, #280]	; (4058f4 <signFunc+0x14c>)
  4057da:	4798      	blx	r3

	// let the user pick a parent key if any are available
	slotNum = selectHandleSlot(workBuf0, ((void*)"\r\n\r\n    pick a signing key: "), excludeSRK);
  4057dc:	4846      	ldr	r0, [pc, #280]	; (4058f8 <signFunc+0x150>)
  4057de:	4947      	ldr	r1, [pc, #284]	; (4058fc <signFunc+0x154>)
  4057e0:	2201      	movs	r2, #1
  4057e2:	4b47      	ldr	r3, [pc, #284]	; (405900 <signFunc+0x158>)
  4057e4:	4798      	blx	r3
  4057e6:	9001      	str	r0, [sp, #4]
	if(slotNum == INVALID_HANDLE)
  4057e8:	28ff      	cmp	r0, #255	; 0xff
  4057ea:	d06f      	beq.n	4058cc <signFunc+0x124>
		return;

	if(slotNum == 0)
  4057ec:	b968      	cbnz	r0, 40580a <signFunc+0x62>
	{
		// setup the SRK as parent (note: this is illegal, left in for demo purposes)
		convertLongToArray(TPM_KH_SRK, pSignIn->keyHandle);
  4057ee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4057f2:	4944      	ldr	r1, [pc, #272]	; (405904 <signFunc+0x15c>)
  4057f4:	4b44      	ldr	r3, [pc, #272]	; (405908 <signFunc+0x160>)
  4057f6:	4798      	blx	r3
	    getSRKAuth(authSessions[currentAuthSession].HMACKey);
  4057f8:	4b37      	ldr	r3, [pc, #220]	; (4058d8 <signFunc+0x130>)
  4057fa:	7818      	ldrb	r0, [r3, #0]
  4057fc:	4b43      	ldr	r3, [pc, #268]	; (40590c <signFunc+0x164>)
  4057fe:	eb03 1080 	add.w	r0, r3, r0, lsl #6
  405802:	3004      	adds	r0, #4
  405804:	4b42      	ldr	r3, [pc, #264]	; (405910 <signFunc+0x168>)
  405806:	4798      	blx	r3
  405808:	e00f      	b.n	40582a <signFunc+0x82>
	}
	else
	{
		// use a loaded key as parent
		getLoadedKeyHandle(slotNum-1, pSignIn->keyHandle);
  40580a:	3801      	subs	r0, #1
  40580c:	b2c0      	uxtb	r0, r0
  40580e:	493d      	ldr	r1, [pc, #244]	; (405904 <signFunc+0x15c>)
  405810:	4b40      	ldr	r3, [pc, #256]	; (405914 <signFunc+0x16c>)
  405812:	4798      	blx	r3
		getLoadedKeyAuth(slotNum-1, authSessions[currentAuthSession].HMACKey);
  405814:	9b01      	ldr	r3, [sp, #4]
  405816:	1e58      	subs	r0, r3, #1
  405818:	4a2f      	ldr	r2, [pc, #188]	; (4058d8 <signFunc+0x130>)
  40581a:	7811      	ldrb	r1, [r2, #0]
  40581c:	4a3b      	ldr	r2, [pc, #236]	; (40590c <signFunc+0x164>)
  40581e:	eb02 1181 	add.w	r1, r2, r1, lsl #6
  405822:	b2c0      	uxtb	r0, r0
  405824:	3104      	adds	r1, #4
  405826:	4b3c      	ldr	r3, [pc, #240]	; (405918 <signFunc+0x170>)
  405828:	4798      	blx	r3

	// get input data from user to sign
	// arbitrary data size limit, could be any size since signature with key scheme of
	// TPM_SS_RSASSAPKCS1v15_SHA1 is always performed on a SHA-1 digest (output
	// size 20 bytes)
	printf("\r\n\r\n    enter data to sign (40 chars max): ");
  40582a:	483c      	ldr	r0, [pc, #240]	; (40591c <signFunc+0x174>)
  40582c:	4b29      	ldr	r3, [pc, #164]	; (4058d4 <signFunc+0x12c>)
  40582e:	4798      	blx	r3
	get_user_input((char*) workBuf0, INBUFSIZE, 0, USER_STRING);
  405830:	4d31      	ldr	r5, [pc, #196]	; (4058f8 <signFunc+0x150>)
  405832:	4628      	mov	r0, r5
  405834:	2129      	movs	r1, #41	; 0x29
  405836:	2200      	movs	r2, #0
  405838:	4613      	mov	r3, r2
  40583a:	4e39      	ldr	r6, [pc, #228]	; (405920 <signFunc+0x178>)
  40583c:	47b0      	blx	r6
	//flushBS((char*) workBuf0);	// handle backspaces
    sha1_csum( workBuf0, strlen((char*) workBuf0), &pSignIn->areaToSign );
  40583e:	4628      	mov	r0, r5
  405840:	4b38      	ldr	r3, [pc, #224]	; (405924 <signFunc+0x17c>)
  405842:	4798      	blx	r3
  405844:	4601      	mov	r1, r0
  405846:	4e38      	ldr	r6, [pc, #224]	; (405928 <signFunc+0x180>)
  405848:	4628      	mov	r0, r5
  40584a:	4632      	mov	r2, r6
  40584c:	4b37      	ldr	r3, [pc, #220]	; (40592c <signFunc+0x184>)
  40584e:	4798      	blx	r3

	// get a nonceOdd
	getNonceOdd(authSessions[currentAuthSession].nonceOdd, fixedNonce);
  405850:	4b21      	ldr	r3, [pc, #132]	; (4058d8 <signFunc+0x130>)
  405852:	7818      	ldrb	r0, [r3, #0]
  405854:	4b36      	ldr	r3, [pc, #216]	; (405930 <signFunc+0x188>)
  405856:	eb03 1080 	add.w	r0, r3, r0, lsl #6
  40585a:	2100      	movs	r1, #0
  40585c:	4b35      	ldr	r3, [pc, #212]	; (405934 <signFunc+0x18c>)
  40585e:	4798      	blx	r3

	// calculate input HMAC
	inAuthHandler(pCommand->numAuths, pCommand->numInHandles);
  405860:	7ae0      	ldrb	r0, [r4, #11]
  405862:	7b21      	ldrb	r1, [r4, #12]
  405864:	4b34      	ldr	r3, [pc, #208]	; (405938 <signFunc+0x190>)
  405866:	4798      	blx	r3

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  405868:	2001      	movs	r0, #1
  40586a:	4601      	mov	r1, r0
  40586c:	4b33      	ldr	r3, [pc, #204]	; (40593c <signFunc+0x194>)
  40586e:	4798      	blx	r3

	// check for successful sign
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  405870:	f1a6 000c 	sub.w	r0, r6, #12
  405874:	4b32      	ldr	r3, [pc, #200]	; (405940 <signFunc+0x198>)
  405876:	4798      	blx	r3
  405878:	b128      	cbz	r0, 405886 <signFunc+0xde>
	{
		printf("\r\n    sign error!");
  40587a:	4832      	ldr	r0, [pc, #200]	; (405944 <signFunc+0x19c>)
  40587c:	4c15      	ldr	r4, [pc, #84]	; (4058d4 <signFunc+0x12c>)
  40587e:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  405880:	4819      	ldr	r0, [pc, #100]	; (4058e8 <signFunc+0x140>)
  405882:	47a0      	blx	r4
		return;
  405884:	e022      	b.n	4058cc <signFunc+0x124>
	}

	// call output auth Handler
	if(outAuthHandler(pCommand->numAuths, pCommand->numOutHandles))
  405886:	7ae0      	ldrb	r0, [r4, #11]
  405888:	7b61      	ldrb	r1, [r4, #13]
  40588a:	4b2f      	ldr	r3, [pc, #188]	; (405948 <signFunc+0x1a0>)
  40588c:	4798      	blx	r3
  40588e:	b128      	cbz	r0, 40589c <signFunc+0xf4>
	{
		printf("\r\noutput auth validation error!\r\n");
  405890:	482e      	ldr	r0, [pc, #184]	; (40594c <signFunc+0x1a4>)
  405892:	4c10      	ldr	r4, [pc, #64]	; (4058d4 <signFunc+0x12c>)
  405894:	47a0      	blx	r4
		printf("\r\naborting!!\r\n");
  405896:	482e      	ldr	r0, [pc, #184]	; (405950 <signFunc+0x1a8>)
  405898:	47a0      	blx	r4
		return;
  40589a:	e017      	b.n	4058cc <signFunc+0x124>
	}

	do
	{
		printf("\r\nstore signature in which cacheSlot (1-5)? ");
  40589c:	4e2d      	ldr	r6, [pc, #180]	; (405954 <signFunc+0x1ac>)
  40589e:	4c0d      	ldr	r4, [pc, #52]	; (4058d4 <signFunc+0x12c>)
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  4058a0:	4d1f      	ldr	r5, [pc, #124]	; (405920 <signFunc+0x178>)
		return;
	}

	do
	{
		printf("\r\nstore signature in which cacheSlot (1-5)? ");
  4058a2:	4630      	mov	r0, r6
  4058a4:	47a0      	blx	r4
		get_user_input(NULL, 0,  &slotNum, USER_NUM);
  4058a6:	2000      	movs	r0, #0
  4058a8:	4601      	mov	r1, r0
  4058aa:	aa01      	add	r2, sp, #4
  4058ac:	2301      	movs	r3, #1
  4058ae:	47a8      	blx	r5
		
		if((slotNum >= 1) && (slotNum <= 5))
  4058b0:	9b01      	ldr	r3, [sp, #4]
  4058b2:	1e5a      	subs	r2, r3, #1
  4058b4:	2a04      	cmp	r2, #4
  4058b6:	d902      	bls.n	4058be <signFunc+0x116>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  4058b8:	4827      	ldr	r0, [pc, #156]	; (405958 <signFunc+0x1b0>)
  4058ba:	47a0      	blx	r4
	} while (1);
  4058bc:	e7f1      	b.n	4058a2 <signFunc+0xfa>

	// save signature
	saveSigToEE((slotNum-1));
  4058be:	1e58      	subs	r0, r3, #1
  4058c0:	b2c0      	uxtb	r0, r0
  4058c2:	4b26      	ldr	r3, [pc, #152]	; (40595c <signFunc+0x1b4>)
  4058c4:	4798      	blx	r3

	printf("\r\n    TPM Sign Completed Successfully!\r\n");
  4058c6:	4826      	ldr	r0, [pc, #152]	; (405960 <signFunc+0x1b8>)
  4058c8:	4b02      	ldr	r3, [pc, #8]	; (4058d4 <signFunc+0x12c>)
  4058ca:	4798      	blx	r3
}
  4058cc:	b002      	add	sp, #8
  4058ce:	bd70      	pop	{r4, r5, r6, pc}
  4058d0:	0040fe8c 	.word	0x0040fe8c
  4058d4:	00406f8d 	.word	0x00406f8d
  4058d8:	20002af8 	.word	0x20002af8
  4058dc:	0040f3b4 	.word	0x0040f3b4
  4058e0:	00404635 	.word	0x00404635
  4058e4:	0040fca0 	.word	0x0040fca0
  4058e8:	0040f108 	.word	0x0040f108
  4058ec:	20002af6 	.word	0x20002af6
  4058f0:	2000239c 	.word	0x2000239c
  4058f4:	00407045 	.word	0x00407045
  4058f8:	200028b8 	.word	0x200028b8
  4058fc:	0040fea4 	.word	0x0040fea4
  405900:	00406e05 	.word	0x00406e05
  405904:	200023a6 	.word	0x200023a6
  405908:	00406c69 	.word	0x00406c69
  40590c:	20002344 	.word	0x20002344
  405910:	0040664d 	.word	0x0040664d
  405914:	004066f1 	.word	0x004066f1
  405918:	004066b9 	.word	0x004066b9
  40591c:	0040fec4 	.word	0x0040fec4
  405920:	00404371 	.word	0x00404371
  405924:	004076b9 	.word	0x004076b9
  405928:	200023ae 	.word	0x200023ae
  40592c:	00405de5 	.word	0x00405de5
  405930:	20002334 	.word	0x20002334
  405934:	00406c39 	.word	0x00406c39
  405938:	0040379d 	.word	0x0040379d
  40593c:	00406815 	.word	0x00406815
  405940:	00406c85 	.word	0x00406c85
  405944:	0040fef0 	.word	0x0040fef0
  405948:	00403a65 	.word	0x00403a65
  40594c:	0040f6cc 	.word	0x0040f6cc
  405950:	0040f6f0 	.word	0x0040f6f0
  405954:	0040ff04 	.word	0x0040ff04
  405958:	0040f0d8 	.word	0x0040f0d8
  40595c:	004061a9 	.word	0x004061a9
  405960:	0040ff34 	.word	0x0040ff34

00405964 <verifySignFunc>:
/*****************************************************************************************************/
void verifySignFunc( TPM_Command *pCommand )
{
  405964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405968:	b082      	sub	sp, #8
  40596a:	4605      	mov	r5, r0
	VerifySigInA	*pVerifySigInA = (VerifySigInA*) xferBuf;
	VerifySigInB	*pVerifySigInB;
	GetPubKeyOut 	*pGetPubKeyOut = (GetPubKeyOut*) xferBuf;

	// retrieve the public key from a TPM loaded (signing) key
	if(commandHandler("getPubKey"))
  40596c:	4844      	ldr	r0, [pc, #272]	; (405a80 <verifySignFunc+0x11c>)
  40596e:	4b45      	ldr	r3, [pc, #276]	; (405a84 <verifySignFunc+0x120>)
  405970:	4798      	blx	r3
  405972:	b128      	cbz	r0, 405980 <verifySignFunc+0x1c>
	{
		printf("\r\n\r\n    error retrieving public key!");
  405974:	4844      	ldr	r0, [pc, #272]	; (405a88 <verifySignFunc+0x124>)
  405976:	4c45      	ldr	r4, [pc, #276]	; (405a8c <verifySignFunc+0x128>)
  405978:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n");
  40597a:	4845      	ldr	r0, [pc, #276]	; (405a90 <verifySignFunc+0x12c>)
  40597c:	47a0      	blx	r4
		return;
  40597e:	e07b      	b.n	405a78 <verifySignFunc+0x114>
	}

	// the signature size is the same as the public modulus size
	sigSize = convertArrayToLong(pGetPubKeyOut->pubKey.ST_pubKey.keySize);
  405980:	4c44      	ldr	r4, [pc, #272]	; (405a94 <verifySignFunc+0x130>)
  405982:	4620      	mov	r0, r4
  405984:	4b44      	ldr	r3, [pc, #272]	; (405a98 <verifySignFunc+0x134>)
  405986:	4798      	blx	r3
  405988:	b287      	uxth	r7, r0
	pVerifySigInB = (VerifySigInB*) (&pVerifySigInA->signature + sigSize);
  40598a:	f104 0804 	add.w	r8, r4, #4
  40598e:	44b8      	add	r8, r7
	pubKeySize = sizeof(GetPubKeyOut)- 10 + sigSize - 1;		// account for marker
  405990:	f107 021c 	add.w	r2, r7, #28

	// move the output TPM_Pubkey structure into proper place for verifySign input
	// Note:	this will not be overwritten since the VerifySigInA template does not
	// 			include this data
	memmove(	(uint8_t*) &pVerifySigInB->pubSigKey,
  405994:	4640      	mov	r0, r8
  405996:	f1a4 0118 	sub.w	r1, r4, #24
  40599a:	b292      	uxth	r2, r2
  40599c:	4b3f      	ldr	r3, [pc, #252]	; (405a9c <verifySignFunc+0x138>)
  40599e:	4798      	blx	r3
				(uint8_t*) &pGetPubKeyOut->pubKey,
				pubKeySize);

	// reload numBytes for this command
	numBytes = pCommand->commandSize;
  4059a0:	892a      	ldrh	r2, [r5, #8]
  4059a2:	4b3f      	ldr	r3, [pc, #252]	; (405aa0 <verifySignFunc+0x13c>)
  4059a4:	801a      	strh	r2, [r3, #0]

	// reload xferBuf with command template data
	memcpy(&xferBuf,pCommand->commandBytes,pCommand->commandSize);	
  4059a6:	3c22      	subs	r4, #34	; 0x22
  4059a8:	4620      	mov	r0, r4
  4059aa:	6869      	ldr	r1, [r5, #4]
  4059ac:	4b3d      	ldr	r3, [pc, #244]	; (405aa4 <verifySignFunc+0x140>)
  4059ae:	4798      	blx	r3

	// get input data from user to use with VerifySign
	// arbitrary data size limit, could be any size since signature with key scheme
	// of TPM_SS_RSASSAPKCS1v15_SHA1 is always performed on a SHA-1 digest (output
	// size 20 bytes)
	printf("\r\n\r\n    enter signature verification data (40 chars max): ");
  4059b0:	483d      	ldr	r0, [pc, #244]	; (405aa8 <verifySignFunc+0x144>)
  4059b2:	4b36      	ldr	r3, [pc, #216]	; (405a8c <verifySignFunc+0x128>)
  4059b4:	4798      	blx	r3
	get_user_input((char*) workBuf0, INBUFSIZE, 0, USER_STRING);
  4059b6:	4d3d      	ldr	r5, [pc, #244]	; (405aac <verifySignFunc+0x148>)
  4059b8:	4628      	mov	r0, r5
  4059ba:	2129      	movs	r1, #41	; 0x29
  4059bc:	2200      	movs	r2, #0
  4059be:	4613      	mov	r3, r2
  4059c0:	4e3b      	ldr	r6, [pc, #236]	; (405ab0 <verifySignFunc+0x14c>)
  4059c2:	47b0      	blx	r6
	//flushBS((char*) workBuf0);	// handle backspaces
    sha1_csum( workBuf0, strlen((char*) workBuf0), pVerifySigInA->digest );
  4059c4:	4628      	mov	r0, r5
  4059c6:	4b3b      	ldr	r3, [pc, #236]	; (405ab4 <verifySignFunc+0x150>)
  4059c8:	4798      	blx	r3
  4059ca:	4601      	mov	r1, r0
  4059cc:	4628      	mov	r0, r5
  4059ce:	f104 020e 	add.w	r2, r4, #14
  4059d2:	4b39      	ldr	r3, [pc, #228]	; (405ab8 <verifySignFunc+0x154>)
  4059d4:	4798      	blx	r3

	// get the signature cacheSlot from the user
	do
	{
		printf("\r\n    verify sign using signature from which cacheSlot (1-5)? ");
  4059d6:	4e39      	ldr	r6, [pc, #228]	; (405abc <verifySignFunc+0x158>)
  4059d8:	4c2c      	ldr	r4, [pc, #176]	; (405a8c <verifySignFunc+0x128>)
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  4059da:	4d35      	ldr	r5, [pc, #212]	; (405ab0 <verifySignFunc+0x14c>)
    sha1_csum( workBuf0, strlen((char*) workBuf0), pVerifySigInA->digest );

	// get the signature cacheSlot from the user
	do
	{
		printf("\r\n    verify sign using signature from which cacheSlot (1-5)? ");
  4059dc:	4630      	mov	r0, r6
  4059de:	47a0      	blx	r4
		get_user_input(NULL, 0,  &cacheSlot, USER_NUM);
  4059e0:	2000      	movs	r0, #0
  4059e2:	4601      	mov	r1, r0
  4059e4:	aa01      	add	r2, sp, #4
  4059e6:	2301      	movs	r3, #1
  4059e8:	47a8      	blx	r5
		
		if((cacheSlot >= 1) && (cacheSlot <= 5))
  4059ea:	9b01      	ldr	r3, [sp, #4]
  4059ec:	1e5a      	subs	r2, r3, #1
  4059ee:	2a04      	cmp	r2, #4
  4059f0:	d902      	bls.n	4059f8 <verifySignFunc+0x94>
			break;
		else
			printf("\r\nInvalid casheSlot ");
  4059f2:	4833      	ldr	r0, [pc, #204]	; (405ac0 <verifySignFunc+0x15c>)
  4059f4:	47a0      	blx	r4
	} while (1);
  4059f6:	e7f1      	b.n	4059dc <verifySignFunc+0x78>
	
	
	// decrement to re-align 
	if(cacheSlot)
  4059f8:	b10b      	cbz	r3, 4059fe <verifySignFunc+0x9a>
	{
	  cacheSlot--;
  4059fa:	3b01      	subs	r3, #1
  4059fc:	9301      	str	r3, [sp, #4]
	}
	
	
	if(sigSlotValid(cacheSlot) == false)
  4059fe:	f89d 0004 	ldrb.w	r0, [sp, #4]
  405a02:	4b30      	ldr	r3, [pc, #192]	; (405ac4 <verifySignFunc+0x160>)
  405a04:	4798      	blx	r3
  405a06:	b930      	cbnz	r0, 405a16 <verifySignFunc+0xb2>
	{
		printf( ("\r\ncacheSlot %d does not have a valid signature!"), cacheSlot);
  405a08:	482f      	ldr	r0, [pc, #188]	; (405ac8 <verifySignFunc+0x164>)
  405a0a:	9901      	ldr	r1, [sp, #4]
  405a0c:	4c1f      	ldr	r4, [pc, #124]	; (405a8c <verifySignFunc+0x128>)
  405a0e:	47a0      	blx	r4
		printf("\r\naborting...\r\n");
  405a10:	482e      	ldr	r0, [pc, #184]	; (405acc <verifySignFunc+0x168>)
  405a12:	47a0      	blx	r4
		return;
  405a14:	e030      	b.n	405a78 <verifySignFunc+0x114>
	}

	// now get the signature from the EEPROM slot
	if( (sigSize = getSigFromEE(cacheSlot, &pVerifySigInA->signature)) == 0)
  405a16:	f89d 0004 	ldrb.w	r0, [sp, #4]
  405a1a:	492d      	ldr	r1, [pc, #180]	; (405ad0 <verifySignFunc+0x16c>)
  405a1c:	4b2d      	ldr	r3, [pc, #180]	; (405ad4 <verifySignFunc+0x170>)
  405a1e:	4798      	blx	r3
  405a20:	4605      	mov	r5, r0
  405a22:	b930      	cbnz	r0, 405a32 <verifySignFunc+0xce>
	{
		printf( ("\r\nerror reading signature from cacheSlot %d!"), cacheSlot);
  405a24:	482c      	ldr	r0, [pc, #176]	; (405ad8 <verifySignFunc+0x174>)
  405a26:	9901      	ldr	r1, [sp, #4]
  405a28:	4c18      	ldr	r4, [pc, #96]	; (405a8c <verifySignFunc+0x128>)
  405a2a:	47a0      	blx	r4
		
		printf("\r\naborting...\r\n");
  405a2c:	4827      	ldr	r0, [pc, #156]	; (405acc <verifySignFunc+0x168>)
  405a2e:	47a0      	blx	r4
		return;
  405a30:	e022      	b.n	405a78 <verifySignFunc+0x114>
	}

	printf("\r\n    verifySignFunc called:");
  405a32:	482a      	ldr	r0, [pc, #168]	; (405adc <verifySignFunc+0x178>)
  405a34:	4b15      	ldr	r3, [pc, #84]	; (405a8c <verifySignFunc+0x128>)
  405a36:	4798      	blx	r3

	// update the signature size parameter
	convertLongToArray(sigSize, pVerifySigInA->sigSize);
  405a38:	4c16      	ldr	r4, [pc, #88]	; (405a94 <verifySignFunc+0x130>)
  405a3a:	4628      	mov	r0, r5
  405a3c:	4621      	mov	r1, r4
  405a3e:	4e28      	ldr	r6, [pc, #160]	; (405ae0 <verifySignFunc+0x17c>)
  405a40:	47b0      	blx	r6

	// update numBytes, paramSize
	numBytes =	sizeof(VerifySigInA) -1 +
				convertArrayToLong(pVerifySigInB->pubSigKey.ST_pubKey.keySize) +
  405a42:	f108 0018 	add.w	r0, r8, #24
  405a46:	4d14      	ldr	r5, [pc, #80]	; (405a98 <verifySignFunc+0x134>)
  405a48:	47a8      	blx	r5

	// update the signature size parameter
	convertLongToArray(sigSize, pVerifySigInA->sigSize);

	// update numBytes, paramSize
	numBytes =	sizeof(VerifySigInA) -1 +
  405a4a:	3742      	adds	r7, #66	; 0x42
  405a4c:	4438      	add	r0, r7
  405a4e:	b280      	uxth	r0, r0
  405a50:	4b13      	ldr	r3, [pc, #76]	; (405aa0 <verifySignFunc+0x13c>)
  405a52:	8018      	strh	r0, [r3, #0]
				convertArrayToLong(pVerifySigInB->pubSigKey.ST_pubKey.keySize) +
				pubKeySize;
	convertLongToArray( numBytes, pVerifySigInA->parmamSize);
  405a54:	f1a4 0120 	sub.w	r1, r4, #32
  405a58:	47b0      	blx	r6

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  405a5a:	2001      	movs	r0, #1
  405a5c:	4601      	mov	r1, r0
  405a5e:	4b21      	ldr	r3, [pc, #132]	; (405ae4 <verifySignFunc+0x180>)
  405a60:	4798      	blx	r3

	// check for successful signature verifcation
	if( convertArrayToLong(((TPM_return*) xferBuf)->returnCode) != TPM_SUCCESS )
  405a62:	f1a4 001c 	sub.w	r0, r4, #28
  405a66:	47a8      	blx	r5
  405a68:	b118      	cbz	r0, 405a72 <verifySignFunc+0x10e>
	{
		printf("\r\n    error verifying signature!");
  405a6a:	481f      	ldr	r0, [pc, #124]	; (405ae8 <verifySignFunc+0x184>)
  405a6c:	4b07      	ldr	r3, [pc, #28]	; (405a8c <verifySignFunc+0x128>)
  405a6e:	4798      	blx	r3
		return;
  405a70:	e002      	b.n	405a78 <verifySignFunc+0x114>
	}
	else
		printf("\r\n    signature verification complete!");
  405a72:	481e      	ldr	r0, [pc, #120]	; (405aec <verifySignFunc+0x188>)
  405a74:	4b05      	ldr	r3, [pc, #20]	; (405a8c <verifySignFunc+0x128>)
  405a76:	4798      	blx	r3
}
  405a78:	b002      	add	sp, #8
  405a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a7e:	bf00      	nop
  405a80:	0040ff60 	.word	0x0040ff60
  405a84:	00404635 	.word	0x00404635
  405a88:	0040ff6c 	.word	0x0040ff6c
  405a8c:	00406f8d 	.word	0x00406f8d
  405a90:	0040f108 	.word	0x0040f108
  405a94:	200023be 	.word	0x200023be
  405a98:	00406c85 	.word	0x00406c85
  405a9c:	00407179 	.word	0x00407179
  405aa0:	20002af6 	.word	0x20002af6
  405aa4:	00407045 	.word	0x00407045
  405aa8:	0040ff94 	.word	0x0040ff94
  405aac:	200028b8 	.word	0x200028b8
  405ab0:	00404371 	.word	0x00404371
  405ab4:	004076b9 	.word	0x004076b9
  405ab8:	00405de5 	.word	0x00405de5
  405abc:	0040ffd0 	.word	0x0040ffd0
  405ac0:	0040f0d8 	.word	0x0040f0d8
  405ac4:	00406445 	.word	0x00406445
  405ac8:	00410010 	.word	0x00410010
  405acc:	0040f058 	.word	0x0040f058
  405ad0:	200023c2 	.word	0x200023c2
  405ad4:	00406515 	.word	0x00406515
  405ad8:	00410040 	.word	0x00410040
  405adc:	00410070 	.word	0x00410070
  405ae0:	00406c69 	.word	0x00406c69
  405ae4:	00406815 	.word	0x00406815
  405ae8:	00410090 	.word	0x00410090
  405aec:	004100b4 	.word	0x004100b4

00405af0 <sha1_start>:
	0xf0e1d2c3L
 #endif

};

void (sha1_start)(hashContext *ctx) {
  405af0:	b538      	push	{r3, r4, r5, lr}
  405af2:	4605      	mov	r5, r0
	memset(ctx, 0, sizeof(*ctx));
  405af4:	2100      	movs	r1, #0
  405af6:	225c      	movs	r2, #92	; 0x5c
  405af8:	4b05      	ldr	r3, [pc, #20]	; (405b10 <sha1_start+0x20>)
  405afa:	4798      	blx	r3
	memcpy(ctx->h, hashContext_h_init, sizeof(ctx->h));
  405afc:	4c05      	ldr	r4, [pc, #20]	; (405b14 <sha1_start+0x24>)
  405afe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  405b00:	6028      	str	r0, [r5, #0]
  405b02:	6069      	str	r1, [r5, #4]
  405b04:	60aa      	str	r2, [r5, #8]
  405b06:	60eb      	str	r3, [r5, #12]
  405b08:	6820      	ldr	r0, [r4, #0]
  405b0a:	6128      	str	r0, [r5, #16]
  405b0c:	bd38      	pop	{r3, r4, r5, pc}
  405b0e:	bf00      	nop
  405b10:	00407239 	.word	0x00407239
  405b14:	2000100c 	.word	0x2000100c

00405b18 <shaEngine>:
	sha1_finish(ctx, dest);

}

void shaEngine(U8 *buf, U32 *h)
{
  405b18:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405b1c:	b082      	sub	sp, #8
  405b1e:	9101      	str	r1, [sp, #4]
  405b20:	4603      	mov	r3, r0
  405b22:	f100 0440 	add.w	r4, r0, #64	; 0x40
	proper value on entry and are updated on exit.
	*/

	U8 t;
	U32 a, b, c, d, e;
	U32 temp ={0};
  405b26:	2200      	movs	r2, #0
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
		temp = (temp << 8) | *buf++;
  405b28:	7819      	ldrb	r1, [r3, #0]
  405b2a:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
		temp = (temp << 8) | *buf++;
  405b2e:	7859      	ldrb	r1, [r3, #1]
  405b30:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
		temp = (temp << 8) | *buf++;
  405b34:	7899      	ldrb	r1, [r3, #2]
  405b36:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
		temp = (temp << 8) | *buf++;
  405b3a:	78d9      	ldrb	r1, [r3, #3]
  405b3c:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
		w[t] = temp;
  405b40:	f843 2b04 	str.w	r2, [r3], #4
	/*
	Pack first 64 bytes of buf into w[0,...,15].  Within a word,
	bytes are big-endian.  Do this in place -- buf[0,...,63]
	overlays w[0,...,15].
	*/
	for (t=0; t<16; t++) {
  405b44:	42a3      	cmp	r3, r4
  405b46:	d1ef      	bne.n	405b28 <shaEngine+0x10>
		temp = (temp << 8) | *buf++;
		w[t] = temp;
	}

	/* Copy the chaining variables to a, b, c, d, e */
	a = h[0];
  405b48:	9a01      	ldr	r2, [sp, #4]
  405b4a:	6816      	ldr	r6, [r2, #0]
	b = h[1];
  405b4c:	6855      	ldr	r5, [r2, #4]
	c = h[2];
  405b4e:	6894      	ldr	r4, [r2, #8]
	d = h[3];
  405b50:	68d1      	ldr	r1, [r2, #12]
	e = h[4];
  405b52:	f8d2 8010 	ldr.w	r8, [r2, #16]
  405b56:	2300      	movs	r3, #0
		else if (t < 40) {
			temp += b ^ c ^ d;
			temp += 0x6ed9eba1L;
		}
		else if (t < 60) {
			temp += (b & c) | (b & d) | (c & d);
  405b58:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 405c48 <shaEngine+0x130>
		if (t < 20) {
			temp += (b & c) | (~b & d);
			temp += 0x5a827999L;
		}
		else if (t < 40) {
			temp += b ^ c ^ d;
  405b5c:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 405c4c <shaEngine+0x134>
		leftRotate(temp, 5);
		temp += e;
		temp += w[t&0xf];

		if (t < 20) {
			temp += (b & c) | (~b & d);
  405b60:	46b4      	mov	ip, r6
  405b62:	b2da      	uxtb	r2, r3
	for (t=0; t<80; t++) {

		temp = a;
		leftRotate(temp, 5);
		temp += e;
		temp += w[t&0xf];
  405b64:	f002 070f 	and.w	r7, r2, #15
  405b68:	f850 6027 	ldr.w	r6, [r0, r7, lsl #2]
	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {

		temp = a;
		leftRotate(temp, 5);
		temp += e;
  405b6c:	eb06 69fc 	add.w	r9, r6, ip, ror #27
		temp += w[t&0xf];
  405b70:	44c8      	add	r8, r9

		if (t < 20) {
  405b72:	2a13      	cmp	r2, #19
  405b74:	d80d      	bhi.n	405b92 <shaEngine+0x7a>
			temp += (b & c) | (~b & d);
  405b76:	ea21 0905 	bic.w	r9, r1, r5
  405b7a:	ea04 0205 	and.w	r2, r4, r5
  405b7e:	ea49 0902 	orr.w	r9, r9, r2
  405b82:	f109 49b5 	add.w	r9, r9, #1518338048	; 0x5a800000
  405b86:	f509 391e 	add.w	r9, r9, #161792	; 0x27800
  405b8a:	f209 1999 	addw	r9, r9, #409	; 0x199
			temp += 0x5a827999L;
  405b8e:	44c1      	add	r9, r8
  405b90:	e022      	b.n	405bd8 <shaEngine+0xc0>
		}
		else if (t < 40) {
  405b92:	2a27      	cmp	r2, #39	; 0x27
  405b94:	d806      	bhi.n	405ba4 <shaEngine+0x8c>
			temp += b ^ c ^ d;
  405b96:	ea84 0905 	eor.w	r9, r4, r5
  405b9a:	ea89 0901 	eor.w	r9, r9, r1
  405b9e:	44d1      	add	r9, sl
			temp += 0x6ed9eba1L;
  405ba0:	44c1      	add	r9, r8
  405ba2:	e019      	b.n	405bd8 <shaEngine+0xc0>
		}
		else if (t < 60) {
  405ba4:	2a3b      	cmp	r2, #59	; 0x3b
  405ba6:	d80a      	bhi.n	405bbe <shaEngine+0xa6>
			temp += (b & c) | (b & d) | (c & d);
  405ba8:	ea41 0904 	orr.w	r9, r1, r4
  405bac:	ea09 0905 	and.w	r9, r9, r5
  405bb0:	ea01 0204 	and.w	r2, r1, r4
  405bb4:	ea49 0902 	orr.w	r9, r9, r2
  405bb8:	44d9      	add	r9, fp
			temp += 0x8f1bbcdcL;
  405bba:	44c1      	add	r9, r8
  405bbc:	e00c      	b.n	405bd8 <shaEngine+0xc0>
		}
		else {
			temp += b ^ c ^ d;
  405bbe:	ea84 0905 	eor.w	r9, r4, r5
  405bc2:	ea89 0901 	eor.w	r9, r9, r1
  405bc6:	f109 494a 	add.w	r9, r9, #3388997632	; 0xca000000
  405bca:	f509 09c5 	add.w	r9, r9, #6455296	; 0x628000
  405bce:	f509 4983 	add.w	r9, r9, #16768	; 0x4180
  405bd2:	f109 0956 	add.w	r9, r9, #86	; 0x56
			temp += 0xca62c1d6L;
  405bd6:	44c1      	add	r9, r8
		}

		e = d;
		d = c;
		c = b; leftRotate(c, 30);
  405bd8:	ea4f 05b5 	mov.w	r5, r5, ror #2
  405bdc:	1eda      	subs	r2, r3, #3
		b = a;
		a = temp;

		temp = w[t&0xf] ^ w[(t-3)&0xf] ^ w[(t-8)&0xf] ^ w[(t-14)&0xf];
  405bde:	f002 020f 	and.w	r2, r2, #15
  405be2:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  405be6:	4056      	eors	r6, r2
  405be8:	f1a3 0208 	sub.w	r2, r3, #8
  405bec:	f002 020f 	and.w	r2, r2, #15
  405bf0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  405bf4:	4056      	eors	r6, r2
  405bf6:	f1a3 020e 	sub.w	r2, r3, #14
  405bfa:	f002 020f 	and.w	r2, r2, #15
  405bfe:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  405c02:	4056      	eors	r6, r2
		leftRotate(temp, 1);
  405c04:	ea4f 76f6 	mov.w	r6, r6, ror #31
		w[t&0xf] = temp;
  405c08:	f840 6027 	str.w	r6, [r0, r7, lsl #2]
  405c0c:	3301      	adds	r3, #1
	c = h[2];
	d = h[3];
	e = h[4];

	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {
  405c0e:	2b50      	cmp	r3, #80	; 0x50
  405c10:	d005      	beq.n	405c1e <shaEngine+0x106>
  405c12:	4688      	mov	r8, r1
  405c14:	4621      	mov	r1, r4
			temp += 0xca62c1d6L;
		}

		e = d;
		d = c;
		c = b; leftRotate(c, 30);
  405c16:	462c      	mov	r4, r5
	c = h[2];
	d = h[3];
	e = h[4];

	/* Now do the 80 rounds */
	for (t=0; t<80; t++) {
  405c18:	4665      	mov	r5, ip
  405c1a:	46cc      	mov	ip, r9
  405c1c:	e7a1      	b.n	405b62 <shaEngine+0x4a>
		w[t&0xf] = temp;

	}

	/* Update the chaining variables */
	h[0] += a;
  405c1e:	9a01      	ldr	r2, [sp, #4]
  405c20:	6813      	ldr	r3, [r2, #0]
  405c22:	444b      	add	r3, r9
  405c24:	6013      	str	r3, [r2, #0]
	h[1] += b;
  405c26:	6853      	ldr	r3, [r2, #4]
  405c28:	4463      	add	r3, ip
  405c2a:	6053      	str	r3, [r2, #4]
	h[2] += c;
  405c2c:	6893      	ldr	r3, [r2, #8]
  405c2e:	442b      	add	r3, r5
  405c30:	6093      	str	r3, [r2, #8]
	h[3] += d;
  405c32:	68d3      	ldr	r3, [r2, #12]
  405c34:	4423      	add	r3, r4
  405c36:	60d3      	str	r3, [r2, #12]
	h[4] += e;
  405c38:	6913      	ldr	r3, [r2, #16]
  405c3a:	440b      	add	r3, r1
  405c3c:	6113      	str	r3, [r2, #16]



}
  405c3e:	b002      	add	sp, #8
  405c40:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405c44:	4770      	bx	lr
  405c46:	bf00      	nop
  405c48:	8f1bbcdc 	.word	0x8f1bbcdc
  405c4c:	6ed9eba1 	.word	0x6ed9eba1

00405c50 <sha1_update>:
void (sha1_start)(hashContext *ctx) {
	memset(ctx, 0, sizeof(*ctx));
	memcpy(ctx->h, hashContext_h_init, sizeof(ctx->h));
}

void (sha1_update)(hashContext *ctx, U8 *src, int nbytes) {
  405c50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c54:	4606      	mov	r6, r0
  405c56:	460f      	mov	r7, r1

	U8 i,freeBytes;
	U32 temp32;

	// Get number of free bytes in the buf
	freeBytes = (U8)(ctx->byteCount);							// always 0 after hashInit
  405c58:	7d04      	ldrb	r4, [r0, #20]
	freeBytes &= 63;
  405c5a:	f004 043f 	and.w	r4, r4, #63	; 0x3f
	freeBytes = (U8)(64 - freeBytes);
  405c5e:	f1c4 0440 	rsb	r4, r4, #64	; 0x40
  405c62:	b2e4      	uxtb	r4, r4

	while (nbytes > 0) {
  405c64:	1e15      	subs	r5, r2, #0
  405c66:	dd2a      	ble.n	405cbe <sha1_update+0x6e>
		// Get i, number of bytes to transfer from src
		i = freeBytes;
		if (nbytes < i) i = (U8)nbytes;							// i = nybytes if < freeBytes, otherwise freeBytes

		// Copy src bytes to buf
		memcpy(ctx->buf + 64 - freeBytes, src, i);				// fill from end of ctx->buf (i bytes)
  405c68:	f8df a05c 	ldr.w	sl, [pc, #92]	; 405cc8 <sha1_update+0x78>
		nbytes -= i;											// decrement src nbytes by i
		freeBytes -= i;											// decrement freeBytes by i

		// Do SHA crunch if buf is full
		if (freeBytes == 0) {									// if no freeBytes in ctx-buf, do SHA
			shaEngine(ctx->buf, ctx->h);
  405c6c:	f100 0b1c 	add.w	fp, r0, #28

	while (nbytes > 0) {

		// Get i, number of bytes to transfer from src
		i = freeBytes;
		if (nbytes < i) i = (U8)nbytes;							// i = nybytes if < freeBytes, otherwise freeBytes
  405c70:	42ac      	cmp	r4, r5
  405c72:	dd1b      	ble.n	405cac <sha1_update+0x5c>
  405c74:	fa5f f885 	uxtb.w	r8, r5

		// Copy src bytes to buf
		memcpy(ctx->buf + 64 - freeBytes, src, i);				// fill from end of ctx->buf (i bytes)
  405c78:	46c1      	mov	r9, r8
  405c7a:	1b30      	subs	r0, r6, r4
  405c7c:	305c      	adds	r0, #92	; 0x5c
  405c7e:	4639      	mov	r1, r7
  405c80:	4642      	mov	r2, r8
  405c82:	47d0      	blx	sl
		src += i;												// move src ptr i bytes forward
  405c84:	4447      	add	r7, r8
		nbytes -= i;											// decrement src nbytes by i
  405c86:	ebc8 0505 	rsb	r5, r8, r5
		freeBytes -= i;											// decrement freeBytes by i

		// Do SHA crunch if buf is full
		if (freeBytes == 0) {									// if no freeBytes in ctx-buf, do SHA
  405c8a:	45a0      	cmp	r8, r4
  405c8c:	d103      	bne.n	405c96 <sha1_update+0x46>
			shaEngine(ctx->buf, ctx->h);
  405c8e:	4658      	mov	r0, fp
  405c90:	4631      	mov	r1, r6
  405c92:	4b0c      	ldr	r3, [pc, #48]	; (405cc4 <sha1_update+0x74>)
  405c94:	4798      	blx	r3
		}

		// Update 64-bit byte count
		temp32 = (ctx->byteCount += i);
  405c96:	6973      	ldr	r3, [r6, #20]
  405c98:	444b      	add	r3, r9
  405c9a:	6173      	str	r3, [r6, #20]
		if (temp32 == 0) ++ctx->byteCountHi;
  405c9c:	b913      	cbnz	r3, 405ca4 <sha1_update+0x54>
  405c9e:	69b3      	ldr	r3, [r6, #24]
  405ca0:	3301      	adds	r3, #1
  405ca2:	61b3      	str	r3, [r6, #24]
	// Get number of free bytes in the buf
	freeBytes = (U8)(ctx->byteCount);							// always 0 after hashInit
	freeBytes &= 63;
	freeBytes = (U8)(64 - freeBytes);

	while (nbytes > 0) {
  405ca4:	2d00      	cmp	r5, #0
  405ca6:	dd0a      	ble.n	405cbe <sha1_update+0x6e>
  405ca8:	2440      	movs	r4, #64	; 0x40
  405caa:	e7e1      	b.n	405c70 <sha1_update+0x20>
		// Get i, number of bytes to transfer from src
		i = freeBytes;
		if (nbytes < i) i = (U8)nbytes;							// i = nybytes if < freeBytes, otherwise freeBytes

		// Copy src bytes to buf
		memcpy(ctx->buf + 64 - freeBytes, src, i);				// fill from end of ctx->buf (i bytes)
  405cac:	1b30      	subs	r0, r6, r4
  405cae:	305c      	adds	r0, #92	; 0x5c
  405cb0:	4639      	mov	r1, r7
  405cb2:	4622      	mov	r2, r4
  405cb4:	47d0      	blx	sl
		src += i;												// move src ptr i bytes forward
  405cb6:	4427      	add	r7, r4
		nbytes -= i;											// decrement src nbytes by i
  405cb8:	1b2d      	subs	r5, r5, r4
		// Get i, number of bytes to transfer from src
		i = freeBytes;
		if (nbytes < i) i = (U8)nbytes;							// i = nybytes if < freeBytes, otherwise freeBytes

		// Copy src bytes to buf
		memcpy(ctx->buf + 64 - freeBytes, src, i);				// fill from end of ctx->buf (i bytes)
  405cba:	46a1      	mov	r9, r4
  405cbc:	e7e7      	b.n	405c8e <sha1_update+0x3e>
  405cbe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cc2:	bf00      	nop
  405cc4:	00405b19 	.word	0x00405b19
  405cc8:	00407045 	.word	0x00407045

00405ccc <hmac_start>:
	hmac_start(&ctx, key, keyBytes);
	hmac_update(&ctx, msg, msgBytes);
	hmac_finish(&ctx, key, keyBytes, dest);
}

void (hmac_start)(hashContext *ctx, U8 *key, U8 keyBytes) {
  405ccc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405cd0:	b083      	sub	sp, #12
  405cd2:	4606      	mov	r6, r0
  405cd4:	460f      	mov	r7, r1
  405cd6:	4614      	mov	r4, r2

	//
	// Assume keyBytes <= 64
	//

	sha1_start(ctx);
  405cd8:	4b18      	ldr	r3, [pc, #96]	; (405d3c <hmac_start+0x70>)
  405cda:	4798      	blx	r3

	for (i=0; i<keyBytes; i++) {
  405cdc:	b324      	cbz	r4, 405d28 <hmac_start+0x5c>
  405cde:	1e7d      	subs	r5, r7, #1
  405ce0:	f104 39ff 	add.w	r9, r4, #4294967295
  405ce4:	fa57 f989 	uxtab	r9, r7, r9
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
  405ce8:	f04f 0801 	mov.w	r8, #1
  405cec:	4f14      	ldr	r7, [pc, #80]	; (405d40 <hmac_start+0x74>)
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
  405cee:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  405cf2:	f083 0336 	eor.w	r3, r3, #54	; 0x36
  405cf6:	f88d 3007 	strb.w	r3, [sp, #7]
		sha1_update(ctx, &temp, 1);
  405cfa:	4630      	mov	r0, r6
  405cfc:	f10d 0107 	add.w	r1, sp, #7
  405d00:	4642      	mov	r2, r8
  405d02:	47b8      	blx	r7
	// Assume keyBytes <= 64
	//

	sha1_start(ctx);

	for (i=0; i<keyBytes; i++) {
  405d04:	454d      	cmp	r5, r9
  405d06:	d1f2      	bne.n	405cee <hmac_start+0x22>
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
  405d08:	2336      	movs	r3, #54	; 0x36
  405d0a:	f88d 3007 	strb.w	r3, [sp, #7]
	for (; i<64; i++) {
  405d0e:	2c3f      	cmp	r4, #63	; 0x3f
  405d10:	d90d      	bls.n	405d2e <hmac_start+0x62>
  405d12:	e00f      	b.n	405d34 <hmac_start+0x68>
		sha1_update(ctx, &temp, 1);
  405d14:	4630      	mov	r0, r6
  405d16:	f10d 0107 	add.w	r1, sp, #7
  405d1a:	463a      	mov	r2, r7
  405d1c:	47a8      	blx	r5
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
	for (; i<64; i++) {
  405d1e:	3401      	adds	r4, #1
  405d20:	b2e4      	uxtb	r4, r4
  405d22:	2c3f      	cmp	r4, #63	; 0x3f
  405d24:	d9f6      	bls.n	405d14 <hmac_start+0x48>
  405d26:	e005      	b.n	405d34 <hmac_start+0x68>

	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ IPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = IPAD;
  405d28:	2336      	movs	r3, #54	; 0x36
  405d2a:	f88d 3007 	strb.w	r3, [sp, #7]
	for (; i<64; i++) {
		sha1_update(ctx, &temp, 1);
  405d2e:	2701      	movs	r7, #1
  405d30:	4d03      	ldr	r5, [pc, #12]	; (405d40 <hmac_start+0x74>)
  405d32:	e7ef      	b.n	405d14 <hmac_start+0x48>
	}

}
  405d34:	b003      	add	sp, #12
  405d36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405d3a:	bf00      	nop
  405d3c:	00405af1 	.word	0x00405af1
  405d40:	00405c51 	.word	0x00405c51

00405d44 <sha1_finish>:
		// Set up for next iteration
		freeBytes = 64;
	}
}

void (sha1_finish)(hashContext *ctx, U8 *dest) {
  405d44:	b570      	push	{r4, r5, r6, lr}
  405d46:	4605      	mov	r5, r0
  405d48:	460c      	mov	r4, r1
	U8 nbytes;
	U32 temp;
	U8 *ptr;

	/* Append pad byte, clear trailing bytes */
	nbytes = (U8)(ctx->byteCount) & 63;
  405d4a:	6940      	ldr	r0, [r0, #20]
  405d4c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
	ctx->buf[nbytes] = 0x80;
  405d50:	182b      	adds	r3, r5, r0
  405d52:	2280      	movs	r2, #128	; 0x80
  405d54:	771a      	strb	r2, [r3, #28]
	for (i = (nbytes+1); i<64; i++) ctx->buf[i] = 0;
  405d56:	1c43      	adds	r3, r0, #1
  405d58:	2b3f      	cmp	r3, #63	; 0x3f
  405d5a:	d806      	bhi.n	405d6a <sha1_finish+0x26>
  405d5c:	2100      	movs	r1, #0
  405d5e:	18ea      	adds	r2, r5, r3
  405d60:	7711      	strb	r1, [r2, #28]
  405d62:	3301      	adds	r3, #1
  405d64:	b2db      	uxtb	r3, r3
  405d66:	2b40      	cmp	r3, #64	; 0x40
  405d68:	d1f9      	bne.n	405d5e <sha1_finish+0x1a>

	/*
	If no room for an 8-byte count at end of buf, digest the buf,
	then clear it
	*/
	if (nbytes > (64-9)) {
  405d6a:	2837      	cmp	r0, #55	; 0x37
  405d6c:	d90a      	bls.n	405d84 <sha1_finish+0x40>
		shaEngine(ctx->buf, ctx->h);
  405d6e:	f105 061c 	add.w	r6, r5, #28
  405d72:	4630      	mov	r0, r6
  405d74:	4629      	mov	r1, r5
  405d76:	4b19      	ldr	r3, [pc, #100]	; (405ddc <sha1_finish+0x98>)
  405d78:	4798      	blx	r3
		memset(ctx->buf, 0, 64);
  405d7a:	4630      	mov	r0, r6
  405d7c:	2100      	movs	r1, #0
  405d7e:	2240      	movs	r2, #64	; 0x40
  405d80:	4b17      	ldr	r3, [pc, #92]	; (405de0 <sha1_finish+0x9c>)
  405d82:	4798      	blx	r3
	/*
	Put the 8-byte bit count at end of buf.  We have been tracking
	bytes, not bits, so we left-shift our byte count by 3 as we do
	this.
	*/
	temp = ctx->byteCount << 3;  // low 4 bytes of bit count
  405d84:	6969      	ldr	r1, [r5, #20]
  405d86:	00c9      	lsls	r1, r1, #3
	ptr = &ctx->buf[63];   // point to low byte of bit count
  405d88:	f105 025b 	add.w	r2, r5, #91	; 0x5b
  405d8c:	f105 0357 	add.w	r3, r5, #87	; 0x57
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  405d90:	f802 1901 	strb.w	r1, [r2], #-1
		temp >>= 8;
  405d94:	0a09      	lsrs	r1, r1, #8
	bytes, not bits, so we left-shift our byte count by 3 as we do
	this.
	*/
	temp = ctx->byteCount << 3;  // low 4 bytes of bit count
	ptr = &ctx->buf[63];   // point to low byte of bit count
	for (i=0; i<4; i++) {
  405d96:	429a      	cmp	r2, r3
  405d98:	d1fa      	bne.n	405d90 <sha1_finish+0x4c>
		*ptr-- = (U8)temp;
		temp >>= 8;
	}
	//
	temp = ctx->byteCountHi << 3;
  405d9a:	69a9      	ldr	r1, [r5, #24]
	temp |= ctx->byteCount >> (32-3); // high 4 bytes of bit count
  405d9c:	696a      	ldr	r2, [r5, #20]
  405d9e:	0f52      	lsrs	r2, r2, #29
  405da0:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
  405da4:	f105 0153 	add.w	r1, r5, #83	; 0x53
	for (i=0; i<4; i++) {
		*ptr-- = (U8)temp;
  405da8:	f803 2901 	strb.w	r2, [r3], #-1
		temp >>= 8;
  405dac:	0a12      	lsrs	r2, r2, #8
		temp >>= 8;
	}
	//
	temp = ctx->byteCountHi << 3;
	temp |= ctx->byteCount >> (32-3); // high 4 bytes of bit count
	for (i=0; i<4; i++) {
  405dae:	428b      	cmp	r3, r1
  405db0:	d1fa      	bne.n	405da8 <sha1_finish+0x64>
		temp >>= 8;
	}
	//show("final SHA crunch", ctx->buf, 64);

	/* Final digestion */
	shaEngine(ctx->buf, ctx->h);
  405db2:	f105 001c 	add.w	r0, r5, #28
  405db6:	4629      	mov	r1, r5
  405db8:	4b08      	ldr	r3, [pc, #32]	; (405ddc <sha1_finish+0x98>)
  405dba:	4798      	blx	r3
  405dbc:	3d04      	subs	r5, #4
  405dbe:	f104 0114 	add.w	r1, r4, #20
{
	U32 temp;
	U8 i;
	for (i=0; i < 5; i++) {
		
		temp = h[i];
  405dc2:	f855 3f04 	ldr.w	r3, [r5, #4]!

#ifdef LITTLE_ENDIAN

		dest[3] = (U8)temp; temp >>= 8;
  405dc6:	70e3      	strb	r3, [r4, #3]
  405dc8:	0a1a      	lsrs	r2, r3, #8
		dest[2] = (U8)temp; temp >>= 8;
  405dca:	70a2      	strb	r2, [r4, #2]
  405dcc:	0c1a      	lsrs	r2, r3, #16
		dest[1] = (U8)temp; temp >>= 8;
  405dce:	7062      	strb	r2, [r4, #1]
  405dd0:	0e1b      	lsrs	r3, r3, #24
		dest[0] = (U8)temp;
  405dd2:	f804 3b04 	strb.w	r3, [r4], #4

static void unpackShaH(U32 *h, U8 *dest)
{
	U32 temp;
	U8 i;
	for (i=0; i < 5; i++) {
  405dd6:	428c      	cmp	r4, r1
  405dd8:	d1f3      	bne.n	405dc2 <sha1_finish+0x7e>
	shaEngine(ctx->buf, ctx->h);


	/* Unpack chaining variables to dest bytes. */
	unpackShaH(ctx->h, dest);
}
  405dda:	bd70      	pop	{r4, r5, r6, pc}
  405ddc:	00405b19 	.word	0x00405b19
  405de0:	00407239 	.word	0x00407239

00405de4 <sha1_csum>:


void (sha1_csum)(U8 *msg, int msgBytes, U8 *dest) {
  405de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405de6:	4607      	mov	r7, r0
  405de8:	460e      	mov	r6, r1
  405dea:	4615      	mov	r5, r2
	static hashContext ctx;
	sha1_start(&ctx);
  405dec:	4c06      	ldr	r4, [pc, #24]	; (405e08 <sha1_csum+0x24>)
  405dee:	4620      	mov	r0, r4
  405df0:	4b06      	ldr	r3, [pc, #24]	; (405e0c <sha1_csum+0x28>)
  405df2:	4798      	blx	r3
	sha1_update(&ctx, msg, msgBytes);
  405df4:	4620      	mov	r0, r4
  405df6:	4639      	mov	r1, r7
  405df8:	4632      	mov	r2, r6
  405dfa:	4b05      	ldr	r3, [pc, #20]	; (405e10 <sha1_csum+0x2c>)
  405dfc:	4798      	blx	r3
	sha1_finish(&ctx, dest);
  405dfe:	4620      	mov	r0, r4
  405e00:	4629      	mov	r1, r5
  405e02:	4b04      	ldr	r3, [pc, #16]	; (405e14 <sha1_csum+0x30>)
  405e04:	4798      	blx	r3
  405e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405e08:	2000225c 	.word	0x2000225c
  405e0c:	00405af1 	.word	0x00405af1
  405e10:	00405c51 	.word	0x00405c51
  405e14:	00405d45 	.word	0x00405d45

00405e18 <hmac_finish>:
	sha1_update(ctx, src, nbytes);
}

void (hmac_finish)(
	hashContext *ctx, U8 *key, U8 keyBytes, U8 *dest )
{
  405e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405e1c:	b082      	sub	sp, #8
  405e1e:	4606      	mov	r6, r0
  405e20:	460f      	mov	r7, r1
  405e22:	4614      	mov	r4, r2
  405e24:	4699      	mov	r9, r3
	//
	// Dest may not overlay ctx.
	//

	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);
  405e26:	4619      	mov	r1, r3
  405e28:	4b1e      	ldr	r3, [pc, #120]	; (405ea4 <hmac_finish+0x8c>)
  405e2a:	4798      	blx	r3

	sha1_start(ctx);
  405e2c:	4630      	mov	r0, r6
  405e2e:	4b1e      	ldr	r3, [pc, #120]	; (405ea8 <hmac_finish+0x90>)
  405e30:	4798      	blx	r3
	for (i=0; i<keyBytes; i++) {
  405e32:	b36c      	cbz	r4, 405e90 <hmac_finish+0x78>
  405e34:	1e7d      	subs	r5, r7, #1
  405e36:	f104 3aff 	add.w	sl, r4, #4294967295
  405e3a:	fa57 fa8a 	uxtab	sl, r7, sl
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
  405e3e:	f04f 0801 	mov.w	r8, #1
  405e42:	4f1a      	ldr	r7, [pc, #104]	; (405eac <hmac_finish+0x94>)
	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
  405e44:	f815 0f01 	ldrb.w	r0, [r5, #1]!
  405e48:	f080 005c 	eor.w	r0, r0, #92	; 0x5c
  405e4c:	f88d 0007 	strb.w	r0, [sp, #7]
		sha1_update(ctx, &temp, 1);
  405e50:	4630      	mov	r0, r6
  405e52:	f10d 0107 	add.w	r1, sp, #7
  405e56:	4642      	mov	r2, r8
  405e58:	47b8      	blx	r7

	// Finish hash in progress, save in dest
	sha1_finish(ctx, dest);

	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
  405e5a:	4555      	cmp	r5, sl
  405e5c:	d1f2      	bne.n	405e44 <hmac_finish+0x2c>
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
  405e5e:	235c      	movs	r3, #92	; 0x5c
  405e60:	f88d 3007 	strb.w	r3, [sp, #7]
	for (; i<64; i++) {
  405e64:	2c3f      	cmp	r4, #63	; 0x3f
  405e66:	d916      	bls.n	405e96 <hmac_finish+0x7e>
  405e68:	e008      	b.n	405e7c <hmac_finish+0x64>
		sha1_update(ctx, &temp, 1);
  405e6a:	4630      	mov	r0, r6
  405e6c:	f10d 0107 	add.w	r1, sp, #7
  405e70:	463a      	mov	r2, r7
  405e72:	47a8      	blx	r5
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
	for (; i<64; i++) {
  405e74:	3401      	adds	r4, #1
  405e76:	b2e4      	uxtb	r4, r4
  405e78:	2c3f      	cmp	r4, #63	; 0x3f
  405e7a:	d9f6      	bls.n	405e6a <hmac_finish+0x52>
		sha1_update(ctx, &temp, 1);
	}

	sha1_update(ctx, dest, 20);
  405e7c:	4630      	mov	r0, r6
  405e7e:	4649      	mov	r1, r9
  405e80:	2214      	movs	r2, #20
  405e82:	4b0a      	ldr	r3, [pc, #40]	; (405eac <hmac_finish+0x94>)
  405e84:	4798      	blx	r3
	sha1_finish(ctx, dest);
  405e86:	4630      	mov	r0, r6
  405e88:	4649      	mov	r1, r9
  405e8a:	4b06      	ldr	r3, [pc, #24]	; (405ea4 <hmac_finish+0x8c>)
  405e8c:	4798      	blx	r3
  405e8e:	e005      	b.n	405e9c <hmac_finish+0x84>
	sha1_start(ctx);
	for (i=0; i<keyBytes; i++) {
		temp = key[i] ^ OPAD;
		sha1_update(ctx, &temp, 1);
	}
	temp = OPAD;
  405e90:	235c      	movs	r3, #92	; 0x5c
  405e92:	f88d 3007 	strb.w	r3, [sp, #7]
	for (; i<64; i++) {
		sha1_update(ctx, &temp, 1);
  405e96:	2701      	movs	r7, #1
  405e98:	4d04      	ldr	r5, [pc, #16]	; (405eac <hmac_finish+0x94>)
  405e9a:	e7e6      	b.n	405e6a <hmac_finish+0x52>
	}

	sha1_update(ctx, dest, 20);
	sha1_finish(ctx, dest);

}
  405e9c:	b002      	add	sp, #8
  405e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ea2:	bf00      	nop
  405ea4:	00405d45 	.word	0x00405d45
  405ea8:	00405af1 	.word	0x00405af1
  405eac:	00405c51 	.word	0x00405c51

00405eb0 <sha1_hmac>:
	sha1_update(&ctx, msg, msgBytes);
	sha1_finish(&ctx, dest);
}

//void (sha1_hmac)(U8 *msg, int msgBytes, U8 *key, U8 keyBytes, U8 *dest) {
void (sha1_hmac)(U8 *key, U8 keyBytes, U8 *msg, int msgBytes, U8 *dest) {
  405eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  405eb2:	b099      	sub	sp, #100	; 0x64
  405eb4:	4605      	mov	r5, r0
  405eb6:	460c      	mov	r4, r1
  405eb8:	4617      	mov	r7, r2
  405eba:	461e      	mov	r6, r3
	hashContext ctx;
	hmac_start(&ctx, key, keyBytes);
  405ebc:	a801      	add	r0, sp, #4
  405ebe:	4629      	mov	r1, r5
  405ec0:	4622      	mov	r2, r4
  405ec2:	4b07      	ldr	r3, [pc, #28]	; (405ee0 <sha1_hmac+0x30>)
  405ec4:	4798      	blx	r3
	}

}

void (hmac_update)(hashContext *ctx, U8 *src, int nbytes) {
	sha1_update(ctx, src, nbytes);
  405ec6:	a801      	add	r0, sp, #4
  405ec8:	4639      	mov	r1, r7
  405eca:	4632      	mov	r2, r6
  405ecc:	4b05      	ldr	r3, [pc, #20]	; (405ee4 <sha1_hmac+0x34>)
  405ece:	4798      	blx	r3
//void (sha1_hmac)(U8 *msg, int msgBytes, U8 *key, U8 keyBytes, U8 *dest) {
void (sha1_hmac)(U8 *key, U8 keyBytes, U8 *msg, int msgBytes, U8 *dest) {
	hashContext ctx;
	hmac_start(&ctx, key, keyBytes);
	hmac_update(&ctx, msg, msgBytes);
	hmac_finish(&ctx, key, keyBytes, dest);
  405ed0:	a801      	add	r0, sp, #4
  405ed2:	4629      	mov	r1, r5
  405ed4:	4622      	mov	r2, r4
  405ed6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  405ed8:	4c03      	ldr	r4, [pc, #12]	; (405ee8 <sha1_hmac+0x38>)
  405eda:	47a0      	blx	r4
}
  405edc:	b019      	add	sp, #100	; 0x64
  405ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ee0:	00405ccd 	.word	0x00405ccd
  405ee4:	00405c51 	.word	0x00405c51
  405ee8:	00405e19 	.word	0x00405e19

00405eec <nvm_write>:
{
	return (nvm_write(psrc, pdest, size));	
}

uint8_t nvm_write(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
  405eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405ef0:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
  405ef4:	b084      	sub	sp, #16
  405ef6:	4606      	mov	r6, r0
  405ef8:	4617      	mov	r7, r2
	uint32_t ul_idx;
	uint32_t ul_page_buffer[NVM_READ_HALF_BUFFER_WORD_SIZE]; //NVM_READ_FULL_BUFFER_WORD_SIZE
    Efc *pp_efc;
	
	/* determine current FLASH page  and offset */
	translate_address(&pp_efc, (uint32_t)pdest, &pus_page, &pus_offset);
  405efa:	a801      	add	r0, sp, #4
  405efc:	f50d 5280 	add.w	r2, sp, #4096	; 0x1000
  405f00:	320a      	adds	r2, #10
  405f02:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
  405f06:	3308      	adds	r3, #8
  405f08:	4c5c      	ldr	r4, [pc, #368]	; (40607c <nvm_write+0x190>)
  405f0a:	47a0      	blx	r4
	
	asm("nop");
  405f0c:	bf00      	nop

	/* variable initialization */
	ul_block_addr			= 0x005FE000;

	/* determine uin32_t page address given FLASH page an offset */
	compute_address(pp_efc, pus_page, 0, &ul_page_addr);
  405f0e:	ac04      	add	r4, sp, #16
  405f10:	f854 0d0c 	ldr.w	r0, [r4, #-12]!
  405f14:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
  405f18:	330a      	adds	r3, #10
  405f1a:	8819      	ldrh	r1, [r3, #0]
  405f1c:	2200      	movs	r2, #0
  405f1e:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
  405f22:	330c      	adds	r3, #12
  405f24:	4d56      	ldr	r5, [pc, #344]	; (406080 <nvm_write+0x194>)
  405f26:	47a8      	blx	r5
	
	/* set block address */						
	pul_block_addr	= 	(uint32_t*)ul_block_addr;

	/* determine buffer offset */
	buffer_offset = (pus_page - 2032)*128;
  405f28:	f50d 5280 	add.w	r2, sp, #4096	; 0x1000
  405f2c:	320a      	adds	r2, #10
  405f2e:	8810      	ldrh	r0, [r2, #0]
  405f30:	f5a0 60fe 	sub.w	r0, r0, #2032	; 0x7f0
  405f34:	01c0      	lsls	r0, r0, #7
  405f36:	b280      	uxth	r0, r0
  405f38:	4b52      	ldr	r3, [pc, #328]	; (406084 <nvm_write+0x198>)


	/* read the group current data ( 4K bytes) to buffer before erasing */
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
  405f3a:	4d53      	ldr	r5, [pc, #332]	; (406088 <nvm_write+0x19c>)
		ul_page_buffer[ul_idx] = pul_block_addr[ul_idx];
  405f3c:	f853 1f04 	ldr.w	r1, [r3, #4]!
  405f40:	f844 1f04 	str.w	r1, [r4, #4]!
	/* determine buffer offset */
	buffer_offset = (pus_page - 2032)*128;


	/* read the group current data ( 4K bytes) to buffer before erasing */
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
  405f44:	42ab      	cmp	r3, r5
  405f46:	d1f9      	bne.n	405f3c <nvm_write+0x50>
		ul_page_buffer[ul_idx] = pul_block_addr[ul_idx];
	}


	pus_offset = pus_offset >> 2;
  405f48:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
  405f4c:	3308      	adds	r3, #8
  405f4e:	f8b3 e000 	ldrh.w	lr, [r3]
  405f52:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
  405f56:	f8a3 e000 	strh.w	lr, [r3]
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
  405f5a:	ea5f 0c97 	movs.w	ip, r7, lsr #2
  405f5e:	d01b      	beq.n	405f98 <nvm_write+0xac>
  405f60:	f10c 35ff 	add.w	r5, ip, #4294967295
  405f64:	b2ad      	uxth	r5, r5
  405f66:	3501      	adds	r5, #1
  405f68:	00ad      	lsls	r5, r5, #2
  405f6a:	eb00 080e 	add.w	r8, r0, lr
  405f6e:	aa02      	add	r2, sp, #8
  405f70:	eb02 0888 	add.w	r8, r2, r8, lsl #2
  405f74:	2300      	movs	r3, #0
  405f76:	18f1      	adds	r1, r6, r3
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
  405f78:	5cf4      	ldrb	r4, [r6, r3]
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 8);
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
  405f7a:	78ca      	ldrb	r2, [r1, #3]
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
	{
		ul_page_buffer[i + pus_offset + buffer_offset ]  = (*psrc++ <<24);
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 16);
  405f7c:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
  405f80:	784c      	ldrb	r4, [r1, #1]
		ul_page_buffer[i + pus_offset + buffer_offset ] |= (*psrc++ << 8);
  405f82:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  405f86:	7889      	ldrb	r1, [r1, #2]
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
  405f88:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  405f8c:	f848 2003 	str.w	r2, [r8, r3]
  405f90:	3304      	adds	r3, #4


	pus_offset = pus_offset >> 2;
		
	/* update page buffer w/ new data */
	for(i=0; i < (size / 4); i++)
  405f92:	42ab      	cmp	r3, r5
  405f94:	d1ef      	bne.n	405f76 <nvm_write+0x8a>
  405f96:	442e      	add	r6, r5
		ul_page_buffer[i + pus_offset + buffer_offset ] |= *psrc++;
	}

	/* load remaining data if any */
	rdata = (size % 4);
	if(rdata)
  405f98:	f017 0703 	ands.w	r7, r7, #3
  405f9c:	d020      	beq.n	405fe0 <nvm_write+0xf4>
  405f9e:	3601      	adds	r6, #1
  405fa0:	2218      	movs	r2, #24
  405fa2:	2300      	movs	r3, #0
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
			else
				ul_page_buffer[i + pus_offset + buffer_offset ] |=  (*psrc++ <<(24-(8*x)));
  405fa4:	eb0c 040e 	add.w	r4, ip, lr
  405fa8:	4404      	add	r4, r0
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
  405faa:	4470      	add	r0, lr
  405fac:	4484      	add	ip, r0
	rdata = (size % 4);
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
  405fae:	f013 0fff 	tst.w	r3, #255	; 0xff
  405fb2:	d106      	bne.n	405fc2 <nvm_write+0xd6>
				ul_page_buffer[i + pus_offset + buffer_offset ]  =  (*psrc++ << 24);
  405fb4:	a902      	add	r1, sp, #8
  405fb6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
  405fba:	0600      	lsls	r0, r0, #24
  405fbc:	f841 002c 	str.w	r0, [r1, ip, lsl #2]
  405fc0:	e008      	b.n	405fd4 <nvm_write+0xe8>
			else
				ul_page_buffer[i + pus_offset + buffer_offset ] |=  (*psrc++ <<(24-(8*x)));
  405fc2:	a902      	add	r1, sp, #8
  405fc4:	f816 5c01 	ldrb.w	r5, [r6, #-1]
  405fc8:	4095      	lsls	r5, r2
  405fca:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
  405fce:	4328      	orrs	r0, r5
  405fd0:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
  405fd4:	3301      	adds	r3, #1
  405fd6:	3601      	adds	r6, #1
  405fd8:	3a08      	subs	r2, #8

	/* load remaining data if any */
	rdata = (size % 4);
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  405fda:	b2d9      	uxtb	r1, r3
  405fdc:	428f      	cmp	r7, r1
  405fde:	d8e6      	bhi.n	405fae <nvm_write+0xc2>
		}
	}


 	/* Unlock page */
	if(flash_unlock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK){
  405fe0:	482a      	ldr	r0, [pc, #168]	; (40608c <nvm_write+0x1a0>)
  405fe2:	492b      	ldr	r1, [pc, #172]	; (406090 <nvm_write+0x1a4>)
  405fe4:	2200      	movs	r2, #0
  405fe6:	4613      	mov	r3, r2
  405fe8:	4c2a      	ldr	r4, [pc, #168]	; (406094 <nvm_write+0x1a8>)
  405fea:	47a0      	blx	r4
  405fec:	2800      	cmp	r0, #0
  405fee:	d135      	bne.n	40605c <nvm_write+0x170>
	}

	/* The EWP command is not supported for non-8KByte sectors in all devices
		*  SAM4 series, so an erase command is required before the write operation.
		*/
	cpu_irq_enter_critical();
  405ff0:	4b29      	ldr	r3, [pc, #164]	; (406098 <nvm_write+0x1ac>)
  405ff2:	4798      	blx	r3
	retCode =  flash_erase_page(ul_block_addr, IFLASH_ERASE_PAGES_16);
  405ff4:	4825      	ldr	r0, [pc, #148]	; (40608c <nvm_write+0x1a0>)
  405ff6:	2102      	movs	r1, #2
  405ff8:	4b28      	ldr	r3, [pc, #160]	; (40609c <nvm_write+0x1b0>)
  405ffa:	4798      	blx	r3
  405ffc:	4604      	mov	r4, r0
	cpu_irq_leave_critical();
  405ffe:	4b28      	ldr	r3, [pc, #160]	; (4060a0 <nvm_write+0x1b4>)
  406000:	4798      	blx	r3
			
	if(retCode != FLASH_RC_OK){
  406002:	2c00      	cmp	r4, #0
  406004:	d12c      	bne.n	406060 <nvm_write+0x174>
		return 0;
	}	
	
	cpu_irq_enter_critical();
  406006:	4b24      	ldr	r3, [pc, #144]	; (406098 <nvm_write+0x1ac>)
  406008:	4798      	blx	r3
	retCode = flash_write(ul_block_addr, ul_page_buffer,NVM_READ_HALF_BUFFER_BYTE_SIZE /* NVM_READ_FULL_BUFFER_BYTE_SIZE*/, 0);
  40600a:	4820      	ldr	r0, [pc, #128]	; (40608c <nvm_write+0x1a0>)
  40600c:	a902      	add	r1, sp, #8
  40600e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  406012:	2300      	movs	r3, #0
  406014:	4c23      	ldr	r4, [pc, #140]	; (4060a4 <nvm_write+0x1b8>)
  406016:	47a0      	blx	r4
  406018:	4604      	mov	r4, r0
	cpu_irq_leave_critical();
  40601a:	4b21      	ldr	r3, [pc, #132]	; (4060a0 <nvm_write+0x1b4>)
  40601c:	4798      	blx	r3
		
	if( retCode != FLASH_RC_OK) {	
  40601e:	bb0c      	cbnz	r4, 406064 <nvm_write+0x178>
		return 0;
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
		if (pul_block_addr[ul_idx] != ul_page_buffer[ul_idx]) {
  406020:	4b1a      	ldr	r3, [pc, #104]	; (40608c <nvm_write+0x1a0>)
  406022:	681a      	ldr	r2, [r3, #0]
  406024:	9b02      	ldr	r3, [sp, #8]
  406026:	429a      	cmp	r2, r3
  406028:	d11e      	bne.n	406068 <nvm_write+0x17c>
  40602a:	aa04      	add	r2, sp, #16
  40602c:	ab02      	add	r3, sp, #8
  40602e:	f602 74f4 	addw	r4, r2, #4084	; 0xff4
  406032:	4a16      	ldr	r2, [pc, #88]	; (40608c <nvm_write+0x1a0>)
  406034:	f853 1f04 	ldr.w	r1, [r3, #4]!
  406038:	f852 0f04 	ldr.w	r0, [r2, #4]!
  40603c:	4288      	cmp	r0, r1
  40603e:	d115      	bne.n	40606c <nvm_write+0x180>
	if( retCode != FLASH_RC_OK) {	
		return 0;
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
  406040:	42a3      	cmp	r3, r4
  406042:	d1f7      	bne.n	406034 <nvm_write+0x148>
			return 0;
		}
	}

	/* Lock page */
	if(flash_lock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK)
  406044:	4811      	ldr	r0, [pc, #68]	; (40608c <nvm_write+0x1a0>)
  406046:	4912      	ldr	r1, [pc, #72]	; (406090 <nvm_write+0x1a4>)
  406048:	2200      	movs	r2, #0
  40604a:	4613      	mov	r3, r2
  40604c:	4c16      	ldr	r4, [pc, #88]	; (4060a8 <nvm_write+0x1bc>)
  40604e:	47a0      	blx	r4
  406050:	b970      	cbnz	r0, 406070 <nvm_write+0x184>
	{
		return 0;
	}

	delay_ms(10);
  406052:	4816      	ldr	r0, [pc, #88]	; (4060ac <nvm_write+0x1c0>)
  406054:	4b16      	ldr	r3, [pc, #88]	; (4060b0 <nvm_write+0x1c4>)
  406056:	4798      	blx	r3
	return 1;
  406058:	2001      	movs	r0, #1
  40605a:	e00a      	b.n	406072 <nvm_write+0x186>
	}


 	/* Unlock page */
	if(flash_unlock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK){
		return 0;
  40605c:	2000      	movs	r0, #0
  40605e:	e008      	b.n	406072 <nvm_write+0x186>
	cpu_irq_enter_critical();
	retCode =  flash_erase_page(ul_block_addr, IFLASH_ERASE_PAGES_16);
	cpu_irq_leave_critical();
			
	if(retCode != FLASH_RC_OK){
		return 0;
  406060:	2000      	movs	r0, #0
  406062:	e006      	b.n	406072 <nvm_write+0x186>
	cpu_irq_enter_critical();
	retCode = flash_write(ul_block_addr, ul_page_buffer,NVM_READ_HALF_BUFFER_BYTE_SIZE /* NVM_READ_FULL_BUFFER_BYTE_SIZE*/, 0);
	cpu_irq_leave_critical();
		
	if( retCode != FLASH_RC_OK) {	
		return 0;
  406064:	2000      	movs	r0, #0
  406066:	e004      	b.n	406072 <nvm_write+0x186>
	}
	  
	/* Validate region */	
	for (ul_idx = 0; ul_idx < NVM_READ_HALF_BUFFER_WORD_SIZE /* NVM_READ_FULL_BUFFER_WORD_SIZE*/; ul_idx++) {
		if (pul_block_addr[ul_idx] != ul_page_buffer[ul_idx]) {
			return 0;
  406068:	2000      	movs	r0, #0
  40606a:	e002      	b.n	406072 <nvm_write+0x186>
  40606c:	2000      	movs	r0, #0
  40606e:	e000      	b.n	406072 <nvm_write+0x186>
	}

	/* Lock page */
	if(flash_lock(ul_block_addr,ul_block_addr + IFLASH_PAGE_SIZE - 1, 0, 0) != FLASH_RC_OK)
	{
		return 0;
  406070:	2000      	movs	r0, #0
	}

	delay_ms(10);
	return 1;

}
  406072:	f50d 5d80 	add.w	sp, sp, #4096	; 0x1000
  406076:	b004      	add	sp, #16
  406078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40607c:	00402fa1 	.word	0x00402fa1
  406080:	00402fe1 	.word	0x00402fe1
  406084:	005fdffc 	.word	0x005fdffc
  406088:	005feffc 	.word	0x005feffc
  40608c:	005fe000 	.word	0x005fe000
  406090:	005fe1ff 	.word	0x005fe1ff
  406094:	004031c1 	.word	0x004031c1
  406098:	00400f21 	.word	0x00400f21
  40609c:	00403005 	.word	0x00403005
  4060a0:	00400f5d 	.word	0x00400f5d
  4060a4:	0040304d 	.word	0x0040304d
  4060a8:	00403149 	.word	0x00403149
  4060ac:	00014ed3 	.word	0x00014ed3
  4060b0:	20000001 	.word	0x20000001

004060b4 <nvm_write_byte>:

	return INVALID_HANDLE;
}

uint8_t nvm_write_byte(uint32_t *pdest, uint8_t value)
{
  4060b4:	b500      	push	{lr}
  4060b6:	b083      	sub	sp, #12
  4060b8:	4602      	mov	r2, r0
  4060ba:	a802      	add	r0, sp, #8
  4060bc:	f800 1d01 	strb.w	r1, [r0, #-1]!
	return nvm_write(&value, pdest, 1);
  4060c0:	4611      	mov	r1, r2
  4060c2:	2201      	movs	r2, #1
  4060c4:	4b02      	ldr	r3, [pc, #8]	; (4060d0 <nvm_write_byte+0x1c>)
  4060c6:	4798      	blx	r3
}
  4060c8:	b003      	add	sp, #12
  4060ca:	f85d fb04 	ldr.w	pc, [sp], #4
  4060ce:	bf00      	nop
  4060d0:	00405eed 	.word	0x00405eed

004060d4 <flushKeyHandle>:
	
	return 0xFF;	// no available handleSlots
}
/*****************************************************************************/
bool flushKeyHandle(uint8_t handleSlot)
{
  4060d4:	b508      	push	{r3, lr}
	// mark handleSlot invalid (flushing it)
	// should check valid and return status (later!!)
	//eeprom_write_byte(&loadedKeyStore[handleSlot].keyValid, KEY_INVALID);
	
	return (nvm_write_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot], KEY_INVALID));
  4060d6:	4b05      	ldr	r3, [pc, #20]	; (4060ec <flushKeyHandle+0x18>)
  4060d8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  4060dc:	2100      	movs	r1, #0
  4060de:	4b04      	ldr	r3, [pc, #16]	; (4060f0 <flushKeyHandle+0x1c>)
  4060e0:	4798      	blx	r3

}
  4060e2:	3000      	adds	r0, #0
  4060e4:	bf18      	it	ne
  4060e6:	2001      	movne	r0, #1
  4060e8:	bd08      	pop	{r3, pc}
  4060ea:	bf00      	nop
  4060ec:	20001020 	.word	0x20001020
  4060f0:	004060b5 	.word	0x004060b5

004060f4 <nvm_write_word>:
{
	return nvm_write(&value, pdest, 1);
}

uint8_t nvm_write_word(uint32_t *pdest, uint16_t value)
{
  4060f4:	b500      	push	{lr}
  4060f6:	b083      	sub	sp, #12
  4060f8:	4602      	mov	r2, r0
	union {
		uint8_t		bytes[2];
		uint16_t	val;
	} data;
	
	data.val = value;
  4060fa:	a802      	add	r0, sp, #8
  4060fc:	f820 1d04 	strh.w	r1, [r0, #-4]!
	p = &data.bytes[0];	

	return nvm_write(p, pdest, 2);
  406100:	4611      	mov	r1, r2
  406102:	2202      	movs	r2, #2
  406104:	4b02      	ldr	r3, [pc, #8]	; (406110 <nvm_write_word+0x1c>)
  406106:	4798      	blx	r3
}
  406108:	b003      	add	sp, #12
  40610a:	f85d fb04 	ldr.w	pc, [sp], #4
  40610e:	bf00      	nop
  406110:	00405eed 	.word	0x00405eed

00406114 <nvm_write_block>:

uint8_t nvm_write_block(uint8_t *psrc, uint32_t *pdest, uint16_t size)
{
  406114:	b508      	push	{r3, lr}
	return (nvm_write(psrc, pdest, size));	
  406116:	4b01      	ldr	r3, [pc, #4]	; (40611c <nvm_write_block+0x8>)
  406118:	4798      	blx	r3
}
  40611a:	bd08      	pop	{r3, pc}
  40611c:	00405eed 	.word	0x00405eed

00406120 <saveBlobToEE>:
*/


/*****************************************************************************/
void saveBlobToEE(uint8_t keySlot)
{
  406120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406124:	4604      	mov	r4, r0

	// parse the size of the TPM_STORED_DATA structure,
	// easiest to "walk" a pointer to get the size
	uint8_t *pStoredData = pPayload;
	pStoredData += sizeof(storedDataFixed);						// fixed/known part of struct
	pStoredData += convertArrayToLong(pStoredData-4);			// get/add sealInfoSize
  406126:	4d16      	ldr	r5, [pc, #88]	; (406180 <saveBlobToEE+0x60>)
  406128:	4628      	mov	r0, r5
  40612a:	4f16      	ldr	r7, [pc, #88]	; (406184 <saveBlobToEE+0x64>)
  40612c:	47b8      	blx	r7
  40612e:	1d2e      	adds	r6, r5, #4
  406130:	4406      	add	r6, r0
	pStoredData += (4 + convertArrayToLong(pStoredData));		// encData
  406132:	4630      	mov	r0, r6
  406134:	47b8      	blx	r7
  406136:	3004      	adds	r0, #4
  406138:	1837      	adds	r7, r6, r0

	blobSize = pStoredData - pPayload;							// returns size in bytes
  40613a:	f1a5 0804 	sub.w	r8, r5, #4
  40613e:	ebc8 0707 	rsb	r7, r8, r7
  406142:	b2bf      	uxth	r7, r7

	printf("\r\nblobSize is %d", blobSize);
  406144:	4810      	ldr	r0, [pc, #64]	; (406188 <saveBlobToEE+0x68>)
  406146:	4639      	mov	r1, r7
  406148:	4d10      	ldr	r5, [pc, #64]	; (40618c <saveBlobToEE+0x6c>)
  40614a:	47a8      	blx	r5
	printf("\r\nwriting blob to NVM slot %d...", (keySlot+1));
  40614c:	4810      	ldr	r0, [pc, #64]	; (406190 <saveBlobToEE+0x70>)
  40614e:	1c61      	adds	r1, r4, #1
  406150:	47a8      	blx	r5

// 	eeprom_write_block(pPayload, &keyStore[keySlot].keyData, blobSize);
// 	eeprom_write_word(&keyStore[keySlot].keySize, blobSize);
// 	eeprom_write_byte(&keyStore[keySlot].keyValid, BLOB_VALID);
	
	nvm_write_block(pPayload, nvmAddr_KeyStore_t.keyData[keySlot], blobSize); 
  406152:	4e10      	ldr	r6, [pc, #64]	; (406194 <saveBlobToEE+0x74>)
  406154:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  406158:	4640      	mov	r0, r8
  40615a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  40615c:	463a      	mov	r2, r7
  40615e:	4b0e      	ldr	r3, [pc, #56]	; (406198 <saveBlobToEE+0x78>)
  406160:	4798      	blx	r3
	nvm_write_word(nvmAddr_KeyStore_t.keySize[keySlot],blobSize);		
  406162:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  406166:	6958      	ldr	r0, [r3, #20]
  406168:	4639      	mov	r1, r7
  40616a:	4b0c      	ldr	r3, [pc, #48]	; (40619c <saveBlobToEE+0x7c>)
  40616c:	4798      	blx	r3
	nvm_write_byte(nvmAddr_KeyStore_t.keyValid[keySlot], BLOB_VALID);	
  40616e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  406172:	2102      	movs	r1, #2
  406174:	4b0a      	ldr	r3, [pc, #40]	; (4061a0 <saveBlobToEE+0x80>)
  406176:	4798      	blx	r3

	printf("\r\nwriting done!");
  406178:	480a      	ldr	r0, [pc, #40]	; (4061a4 <saveBlobToEE+0x84>)
  40617a:	47a8      	blx	r5
  40617c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406180:	200023aa 	.word	0x200023aa
  406184:	00406c85 	.word	0x00406c85
  406188:	004100dc 	.word	0x004100dc
  40618c:	00406f8d 	.word	0x00406f8d
  406190:	004100f0 	.word	0x004100f0
  406194:	20001118 	.word	0x20001118
  406198:	00406115 	.word	0x00406115
  40619c:	004060f5 	.word	0x004060f5
  4061a0:	004060b5 	.word	0x004060b5
  4061a4:	00410114 	.word	0x00410114

004061a8 <saveSigToEE>:
		return false;
}
/*****************************************************************************/

void saveSigToEE(uint8_t keySlot)
{
  4061a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4061ac:	4604      	mov	r4, r0

    // setup overlay
	signedData	*pSignedData = (signedData*) &((TPM_return*) xferBuf)->payLoad;

	// get signature size
	sigSize = (uint16_t) convertArrayToLong(pSignedData->sigSize);
  4061ae:	f8df 806c 	ldr.w	r8, [pc, #108]	; 40621c <saveSigToEE+0x74>
  4061b2:	4640      	mov	r0, r8
  4061b4:	4b10      	ldr	r3, [pc, #64]	; (4061f8 <saveSigToEE+0x50>)
  4061b6:	4798      	blx	r3
  4061b8:	b287      	uxth	r7, r0

	printf("\r\nsignatureSize is %d", sigSize);
  4061ba:	4810      	ldr	r0, [pc, #64]	; (4061fc <saveSigToEE+0x54>)
  4061bc:	4639      	mov	r1, r7
  4061be:	4d10      	ldr	r5, [pc, #64]	; (406200 <saveSigToEE+0x58>)
  4061c0:	47a8      	blx	r5
	printf("\r\nwriting signature to EEPROM slot %d...", keySlot);
  4061c2:	4810      	ldr	r0, [pc, #64]	; (406204 <saveSigToEE+0x5c>)
  4061c4:	4621      	mov	r1, r4
  4061c6:	47a8      	blx	r5

// 	eeprom_write_block(&pSignedData->sig, &keyStore[keySlot].keyData, sigSize);
// 	eeprom_write_word(&keyStore[keySlot].keySize, sigSize);
// 	eeprom_write_byte(&keyStore[keySlot].keyValid, SIGN_VALID);

	nvm_write_block(&pSignedData->sig, nvmAddr_KeyStore_t.keyData[keySlot], sigSize);
  4061c8:	4e0f      	ldr	r6, [pc, #60]	; (406208 <saveSigToEE+0x60>)
  4061ca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  4061ce:	f108 0004 	add.w	r0, r8, #4
  4061d2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  4061d4:	463a      	mov	r2, r7
  4061d6:	4b0d      	ldr	r3, [pc, #52]	; (40620c <saveSigToEE+0x64>)
  4061d8:	4798      	blx	r3
	nvm_write_word(nvmAddr_KeyStore_t.keySize[keySlot], sigSize);
  4061da:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  4061de:	6958      	ldr	r0, [r3, #20]
  4061e0:	4639      	mov	r1, r7
  4061e2:	4b0b      	ldr	r3, [pc, #44]	; (406210 <saveSigToEE+0x68>)
  4061e4:	4798      	blx	r3
	nvm_write_byte(nvmAddr_KeyStore_t.keyValid[keySlot], SIGN_VALID);
  4061e6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  4061ea:	2103      	movs	r1, #3
  4061ec:	4b09      	ldr	r3, [pc, #36]	; (406214 <saveSigToEE+0x6c>)
  4061ee:	4798      	blx	r3

	printf("\r\nwriting done!");
  4061f0:	4809      	ldr	r0, [pc, #36]	; (406218 <saveSigToEE+0x70>)
  4061f2:	47a8      	blx	r5
  4061f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061f8:	00406c85 	.word	0x00406c85
  4061fc:	00410124 	.word	0x00410124
  406200:	00406f8d 	.word	0x00406f8d
  406204:	0041013c 	.word	0x0041013c
  406208:	20001118 	.word	0x20001118
  40620c:	00406115 	.word	0x00406115
  406210:	004060f5 	.word	0x004060f5
  406214:	004060b5 	.word	0x004060b5
  406218:	00410114 	.word	0x00410114
  40621c:	200023a6 	.word	0x200023a6

00406220 <saveKeyToEE>:
	return false;	
}

/*****************************************************************************/
void saveKeyToEE(uint8_t keySlot, uint8_t *pKeyAuth)
{
  406220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406224:	4604      	mov	r4, r0
  406226:	4689      	mov	r9, r1
	uint8_t *pKeyData = &((TPM_return*) xferBuf)->payLoad;

	// parse the key structure to get key size
	// easier to "walk" a pointer than add all the variable sizes
	pKeyData += sizeof(keyFixed);								// 39
	pKeyData += convertArrayToLong(pKeyData-4);					// PCR size
  406228:	4d1c      	ldr	r5, [pc, #112]	; (40629c <saveKeyToEE+0x7c>)
  40622a:	4628      	mov	r0, r5
  40622c:	4e1c      	ldr	r6, [pc, #112]	; (4062a0 <saveKeyToEE+0x80>)
  40622e:	47b0      	blx	r6
  406230:	1d2f      	adds	r7, r5, #4
  406232:	4407      	add	r7, r0
	pKeyData += (4 + convertArrayToLong(pKeyData));				// store_pubKey
  406234:	4638      	mov	r0, r7
  406236:	47b0      	blx	r6
  406238:	3004      	adds	r0, #4
  40623a:	4407      	add	r7, r0
	pKeyData += (4 + convertArrayToLong(pKeyData));				// store_privKey
  40623c:	4638      	mov	r0, r7
  40623e:	47b0      	blx	r6
  406240:	3004      	adds	r0, #4
  406242:	4407      	add	r7, r0

	keySize = pKeyData - &((TPM_return*) xferBuf)->payLoad;		// returns size in bytes
  406244:	f1a5 0823 	sub.w	r8, r5, #35	; 0x23
  406248:	ebc8 0707 	rsb	r7, r8, r7
  40624c:	b2bf      	uxth	r7, r7

	printf("\r\nkeySize is %d", keySize); 
  40624e:	4815      	ldr	r0, [pc, #84]	; (4062a4 <saveKeyToEE+0x84>)
  406250:	4639      	mov	r1, r7
  406252:	4e15      	ldr	r6, [pc, #84]	; (4062a8 <saveKeyToEE+0x88>)
  406254:	47b0      	blx	r6
	printf("\r\nwriting key to NVM slot %d...", (keySlot+1));
  406256:	4815      	ldr	r0, [pc, #84]	; (4062ac <saveKeyToEE+0x8c>)
  406258:	1c61      	adds	r1, r4, #1
  40625a:	47b0      	blx	r6
// 	eeprom_write_block(pKeyAuth, &keyStore[keySlot].keyAuth, sizeof(keyStore[keySlot].keyAuth));
// 	eeprom_write_word(&keyStore[keySlot].keySize, keySize);
// 	eeprom_write_byte(&keyStore[keySlot].keyValid, KEY_VALID);
	 

	nvm_write_block(&xferBuf[10], nvmAddr_KeyStore_t.keyData[keySlot], keySize);
  40625c:	4d14      	ldr	r5, [pc, #80]	; (4062b0 <saveKeyToEE+0x90>)
  40625e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  406262:	4640      	mov	r0, r8
  406264:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  406266:	463a      	mov	r2, r7
  406268:	f8df 8054 	ldr.w	r8, [pc, #84]	; 4062c0 <saveKeyToEE+0xa0>
  40626c:	47c0      	blx	r8
 	nvm_write_block(pKeyAuth, nvmAddr_KeyStore_t.keyAuth[keySlot], sizeof(keyStore[keySlot].keyAuth));
  40626e:	f104 030a 	add.w	r3, r4, #10
  406272:	4648      	mov	r0, r9
  406274:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
  406278:	2214      	movs	r2, #20
  40627a:	47c0      	blx	r8
 	nvm_write_word(nvmAddr_KeyStore_t.keySize[keySlot], keySize);
  40627c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  406280:	6958      	ldr	r0, [r3, #20]
  406282:	4639      	mov	r1, r7
  406284:	4b0b      	ldr	r3, [pc, #44]	; (4062b4 <saveKeyToEE+0x94>)
  406286:	4798      	blx	r3
 	nvm_write_byte(nvmAddr_KeyStore_t.keyValid[keySlot], KEY_VALID);
  406288:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
  40628c:	2101      	movs	r1, #1
  40628e:	4b0a      	ldr	r3, [pc, #40]	; (4062b8 <saveKeyToEE+0x98>)
  406290:	4798      	blx	r3
		 
	printf("\r\nwriting done!");
  406292:	480a      	ldr	r0, [pc, #40]	; (4062bc <saveKeyToEE+0x9c>)
  406294:	47b0      	blx	r6
  406296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40629a:	bf00      	nop
  40629c:	200023c9 	.word	0x200023c9
  4062a0:	00406c85 	.word	0x00406c85
  4062a4:	00410168 	.word	0x00410168
  4062a8:	00406f8d 	.word	0x00406f8d
  4062ac:	00410178 	.word	0x00410178
  4062b0:	20001118 	.word	0x20001118
  4062b4:	004060f5 	.word	0x004060f5
  4062b8:	004060b5 	.word	0x004060b5
  4062bc:	00410114 	.word	0x00410114
  4062c0:	00406115 	.word	0x00406115

004062c4 <saveOwnerAuth>:
	
	
}
/*****************************************************************************/
bool saveOwnerAuth(uint8_t *authBuf)
{
  4062c4:	b508      	push	{r3, lr}
/*	eeprom_write_block(	authBuf, ownerAuthEE, sizeof(ownerAuthEE));*/
	return (nvm_write_block(authBuf, nvmAddr_var_t.ownerAuthEE, sizeof(ownerAuthEE)));
  4062c6:	4b04      	ldr	r3, [pc, #16]	; (4062d8 <saveOwnerAuth+0x14>)
  4062c8:	6819      	ldr	r1, [r3, #0]
  4062ca:	2214      	movs	r2, #20
  4062cc:	4b03      	ldr	r3, [pc, #12]	; (4062dc <saveOwnerAuth+0x18>)
  4062ce:	4798      	blx	r3
}
  4062d0:	3000      	adds	r0, #0
  4062d2:	bf18      	it	ne
  4062d4:	2001      	movne	r0, #1
  4062d6:	bd08      	pop	{r3, pc}
  4062d8:	20001110 	.word	0x20001110
  4062dc:	00406115 	.word	0x00406115

004062e0 <saveSRKAuth>:
/*****************************************************************************/
bool saveSRKAuth(uint8_t *authBuf)
{
  4062e0:	b508      	push	{r3, lr}
/*	eeprom_write_block(	authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return(nvm_write_block(authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
  4062e2:	4b04      	ldr	r3, [pc, #16]	; (4062f4 <saveSRKAuth+0x14>)
  4062e4:	6859      	ldr	r1, [r3, #4]
  4062e6:	2214      	movs	r2, #20
  4062e8:	4b03      	ldr	r3, [pc, #12]	; (4062f8 <saveSRKAuth+0x18>)
  4062ea:	4798      	blx	r3
}
  4062ec:	3000      	adds	r0, #0
  4062ee:	bf18      	it	ne
  4062f0:	2001      	movne	r0, #1
  4062f2:	bd08      	pop	{r3, pc}
  4062f4:	20001110 	.word	0x20001110
  4062f8:	00406115 	.word	0x00406115

004062fc <initLoadedKeyStore>:
/*	eeprom_read_block( authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return (nvm_read_block( authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
}
/*****************************************************************************/
void initLoadedKeyStore(void)
{
  4062fc:	b510      	push	{r4, lr}
  4062fe:	b094      	sub	sp, #80	; 0x50
// 	{
// 		// wipe valid flag for handleSlot
// 		nvm_write_byte(nvmAddr_loadedKey_t.keyValid[handleSlot], KEY_INVALID);
// 	}

uint8_t initVal[80] = { KEY_INVALID};
  406300:	2450      	movs	r4, #80	; 0x50
  406302:	4668      	mov	r0, sp
  406304:	2100      	movs	r1, #0
  406306:	4622      	mov	r2, r4
  406308:	4b04      	ldr	r3, [pc, #16]	; (40631c <initLoadedKeyStore+0x20>)
  40630a:	4798      	blx	r3
nvm_write_block(&initVal[0], nvmAddr_loadedKeyStore_t.keyValid[0], sizeof(initVal));
  40630c:	4668      	mov	r0, sp
  40630e:	4b04      	ldr	r3, [pc, #16]	; (406320 <initLoadedKeyStore+0x24>)
  406310:	6819      	ldr	r1, [r3, #0]
  406312:	4622      	mov	r2, r4
  406314:	4b03      	ldr	r3, [pc, #12]	; (406324 <initLoadedKeyStore+0x28>)
  406316:	4798      	blx	r3

}
  406318:	b014      	add	sp, #80	; 0x50
  40631a:	bd10      	pop	{r4, pc}
  40631c:	00407239 	.word	0x00407239
  406320:	20001020 	.word	0x20001020
  406324:	00406115 	.word	0x00406115

00406328 <initKeyStore>:
/*****************************************************************************/
void initKeyStore(void)
{
  406328:	b500      	push	{lr}
  40632a:	b087      	sub	sp, #28
// 		// wipe valid flag for handleSlot
// 		eeprom_write_byte(&keyStore[keySlot].keyValid, KEY_INVALID);
// 	}


uint8_t initVal[20] = { KEY_INVALID};											
  40632c:	2300      	movs	r3, #0
  40632e:	9301      	str	r3, [sp, #4]
  406330:	9302      	str	r3, [sp, #8]
  406332:	9303      	str	r3, [sp, #12]
  406334:	9304      	str	r3, [sp, #16]
  406336:	9305      	str	r3, [sp, #20]
nvm_write_block(&initVal[0], nvmAddr_KeyStore_t.keyValid[0], sizeof(initVal));
  406338:	a801      	add	r0, sp, #4
  40633a:	4b04      	ldr	r3, [pc, #16]	; (40634c <initKeyStore+0x24>)
  40633c:	6819      	ldr	r1, [r3, #0]
  40633e:	2214      	movs	r2, #20
  406340:	4b03      	ldr	r3, [pc, #12]	; (406350 <initKeyStore+0x28>)
  406342:	4798      	blx	r3

}
  406344:	b007      	add	sp, #28
  406346:	f85d fb04 	ldr.w	pc, [sp], #4
  40634a:	bf00      	nop
  40634c:	20001118 	.word	0x20001118
  406350:	00406115 	.word	0x00406115

00406354 <nvm_read>:
	return nvm_read(pdest, psrc, size);
}


uint8_t nvm_read(uint8_t *pdest, uint32_t *psrc, uint16_t size)
{
  406354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406358:	b084      	sub	sp, #16
  40635a:	4606      	mov	r6, r0
  40635c:	4615      	mov	r5, r2
	
	Efc *pp_efc;	
	ul_idx = 0;
	
	/* determine current FLASH page  and offset */
	translate_address(&pp_efc, (uint32_t)psrc, &pus_page, &pus_offset);
  40635e:	a801      	add	r0, sp, #4
  406360:	f10d 020a 	add.w	r2, sp, #10
  406364:	ab02      	add	r3, sp, #8
  406366:	4c24      	ldr	r4, [pc, #144]	; (4063f8 <nvm_read+0xa4>)
  406368:	47a0      	blx	r4
	
	/* determine uin32_t page address given FLASH page an offset */
	compute_address(pp_efc, pus_page, 0, &ul_base_page_addr);
  40636a:	9801      	ldr	r0, [sp, #4]
  40636c:	f8bd 100a 	ldrh.w	r1, [sp, #10]
  406370:	2200      	movs	r2, #0
  406372:	ab03      	add	r3, sp, #12
  406374:	4c21      	ldr	r4, [pc, #132]	; (4063fc <nvm_read+0xa8>)
  406376:	47a0      	blx	r4
	
	pul_base_page_addr		=   (uint32_t*)ul_base_page_addr;
  406378:	f8dd 800c 	ldr.w	r8, [sp, #12]
	
	pus_offset = pus_offset >> 2;
  40637c:	f8bd 7008 	ldrh.w	r7, [sp, #8]
  406380:	08bf      	lsrs	r7, r7, #2
  406382:	f8ad 7008 	strh.w	r7, [sp, #8]

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
  406386:	ea5f 0c95 	movs.w	ip, r5, lsr #2
  40638a:	d017      	beq.n	4063bc <nvm_read+0x68>
  40638c:	4631      	mov	r1, r6
  40638e:	f1a8 0204 	sub.w	r2, r8, #4
  406392:	eb02 0387 	add.w	r3, r2, r7, lsl #2
  406396:	eb0c 0007 	add.w	r0, ip, r7
  40639a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
	{
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 24);
  40639e:	79da      	ldrb	r2, [r3, #7]
  4063a0:	700a      	strb	r2, [r1, #0]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 16);
  4063a2:	88dc      	ldrh	r4, [r3, #6]
  4063a4:	704c      	strb	r4, [r1, #1]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset ] >> 8);
  4063a6:	685c      	ldr	r4, [r3, #4]
  4063a8:	0a24      	lsrs	r4, r4, #8
  4063aa:	708c      	strb	r4, [r1, #2]
		*pdest++ = (pul_base_page_addr[ul_idx + pus_offset]);
  4063ac:	f853 4f04 	ldr.w	r4, [r3, #4]!
  4063b0:	70cc      	strb	r4, [r1, #3]
  4063b2:	3104      	adds	r1, #4
	
	pus_offset = pus_offset >> 2;

	/* update page buffer w/ new data */
	/* size in bytes */
	for(ul_idx = 0; ul_idx < (size / 4); ul_idx++)
  4063b4:	4283      	cmp	r3, r0
  4063b6:	d1f2      	bne.n	40639e <nvm_read+0x4a>
  4063b8:	eb06 068c 	add.w	r6, r6, ip, lsl #2
	}


	/* load remaining data if any */
	rdata = size % 4;
	if(rdata)
  4063bc:	f015 0503 	ands.w	r5, r5, #3
  4063c0:	d015      	beq.n	4063ee <nvm_read+0x9a>
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
  4063c2:	4467      	add	r7, ip
  4063c4:	eb08 0887 	add.w	r8, r8, r7, lsl #2
  4063c8:	3601      	adds	r6, #1
  4063ca:	2218      	movs	r2, #24
  4063cc:	2300      	movs	r3, #0
	rdata = size % 4;
	if(rdata)
	{
		for(x=0; x < rdata; x++)
		{
			if(x == 0)
  4063ce:	f013 0fff 	tst.w	r3, #255	; 0xff
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> 24);
  4063d2:	bf0e      	itee	eq
  4063d4:	f898 1003 	ldrbeq.w	r1, [r8, #3]
			else
				*pdest++ = (pul_base_page_addr[ul_idx + pus_offset] >> (24-(8*x)));
  4063d8:	f8d8 1000 	ldrne.w	r1, [r8]
  4063dc:	40d1      	lsrne	r1, r2
  4063de:	f806 1c01 	strb.w	r1, [r6, #-1]
  4063e2:	3301      	adds	r3, #1
  4063e4:	3601      	adds	r6, #1
  4063e6:	3a08      	subs	r2, #8

	/* load remaining data if any */
	rdata = size % 4;
	if(rdata)
	{
		for(x=0; x < rdata; x++)
  4063e8:	b2d9      	uxtb	r1, r3
  4063ea:	428d      	cmp	r5, r1
  4063ec:	d8ef      	bhi.n	4063ce <nvm_read+0x7a>
		}
	}

	return 1;

}
  4063ee:	2001      	movs	r0, #1
  4063f0:	b004      	add	sp, #16
  4063f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4063f6:	bf00      	nop
  4063f8:	00402fa1 	.word	0x00402fa1
  4063fc:	00402fe1 	.word	0x00402fe1

00406400 <nvm_read_byte>:

}


uint8_t nvm_read_byte(uint32_t *psrc)
{
  406400:	b500      	push	{lr}
  406402:	b083      	sub	sp, #12
  406404:	4601      	mov	r1, r0
	uint8_t value = 0;
  406406:	a802      	add	r0, sp, #8
  406408:	2200      	movs	r2, #0
  40640a:	f800 2d01 	strb.w	r2, [r0, #-1]!
	nvm_read(&value, psrc, 1);
  40640e:	2201      	movs	r2, #1
  406410:	4b03      	ldr	r3, [pc, #12]	; (406420 <nvm_read_byte+0x20>)
  406412:	4798      	blx	r3
	return value;
}
  406414:	f89d 0007 	ldrb.w	r0, [sp, #7]
  406418:	b003      	add	sp, #12
  40641a:	f85d fb04 	ldr.w	pc, [sp], #4
  40641e:	bf00      	nop
  406420:	00406355 	.word	0x00406355

00406424 <blobSlotValid>:

	return blobSize;
}
/*****************************************************************************/
bool blobSlotValid(uint8_t keySlot)
{
  406424:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&keyStore[keySlot].keyValid) == BLOB_VALID)
// 		return true;
// 	else
// 		return false;	
	
	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == BLOB_VALID)
  406426:	4b05      	ldr	r3, [pc, #20]	; (40643c <blobSlotValid+0x18>)
  406428:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  40642c:	4b04      	ldr	r3, [pc, #16]	; (406440 <blobSlotValid+0x1c>)
  40642e:	4798      	blx	r3
		return true;
	else
		return false;
}
  406430:	2802      	cmp	r0, #2
  406432:	bf14      	ite	ne
  406434:	2000      	movne	r0, #0
  406436:	2001      	moveq	r0, #1
  406438:	bd08      	pop	{r3, pc}
  40643a:	bf00      	nop
  40643c:	20001118 	.word	0x20001118
  406440:	00406401 	.word	0x00406401

00406444 <sigSlotValid>:

	return signSize;
}
/*****************************************************************************/
bool sigSlotValid(uint8_t keySlot)
{
  406444:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&keyStore[keySlot].keyValid) == SIGN_VALID)
// 	return true;
// 	else
// 	return false;
	
	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == SIGN_VALID)
  406446:	4b05      	ldr	r3, [pc, #20]	; (40645c <sigSlotValid+0x18>)
  406448:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  40644c:	4b04      	ldr	r3, [pc, #16]	; (406460 <sigSlotValid+0x1c>)
  40644e:	4798      	blx	r3
	return true;
	else
	return false;	
}
  406450:	2803      	cmp	r0, #3
  406452:	bf14      	ite	ne
  406454:	2000      	movne	r0, #0
  406456:	2001      	moveq	r0, #1
  406458:	bd08      	pop	{r3, pc}
  40645a:	bf00      	nop
  40645c:	20001118 	.word	0x20001118
  406460:	00406401 	.word	0x00406401

00406464 <keySlotValid>:

	return keySize;
}

bool keySlotValid(uint8_t keySlot)
{
  406464:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&keyStore[keySlot].keyValid) == KEY_VALID)
// 	return true;
// 	else
// 	return false;

	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == KEY_VALID)
  406466:	4b05      	ldr	r3, [pc, #20]	; (40647c <keySlotValid+0x18>)
  406468:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  40646c:	4b04      	ldr	r3, [pc, #16]	; (406480 <keySlotValid+0x1c>)
  40646e:	4798      	blx	r3
		return true;
	else
		return false;

}
  406470:	2801      	cmp	r0, #1
  406472:	bf14      	ite	ne
  406474:	2000      	movne	r0, #0
  406476:	2001      	moveq	r0, #1
  406478:	bd08      	pop	{r3, pc}
  40647a:	bf00      	nop
  40647c:	20001118 	.word	0x20001118
  406480:	00406401 	.word	0x00406401

00406484 <handleSlotValid>:
	return (nvm_write_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot], KEY_INVALID));

}
/*****************************************************************************/
bool handleSlotValid(uint8_t handleSlot)
{
  406484:	b508      	push	{r3, lr}
// 	if(eeprom_read_byte(&loadedKeyStore[handleSlot].keyValid) == KEY_VALID)
// 	return true;
// 	else
// 	return false;
	
	if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) == KEY_VALID)
  406486:	4b05      	ldr	r3, [pc, #20]	; (40649c <handleSlotValid+0x18>)
  406488:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  40648c:	4b04      	ldr	r3, [pc, #16]	; (4064a0 <handleSlotValid+0x1c>)
  40648e:	4798      	blx	r3
	 return true;
	else
	 return false;
	
	
}
  406490:	2801      	cmp	r0, #1
  406492:	bf14      	ite	ne
  406494:	2000      	movne	r0, #0
  406496:	2001      	moveq	r0, #1
  406498:	bd08      	pop	{r3, pc}
  40649a:	bf00      	nop
  40649c:	20001020 	.word	0x20001020
  4064a0:	00406401 	.word	0x00406401

004064a4 <nvm_read_word>:
	nvm_read(&value, psrc, 1);
	return value;
}

uint16_t nvm_read_word(uint32_t *psrc)
{
  4064a4:	b500      	push	{lr}
  4064a6:	b083      	sub	sp, #12
  4064a8:	4601      	mov	r1, r0
	union {
		uint8_t		bytes[2];
		uint16_t	value;
	} param;
	
	nvm_read(&param.bytes[0], psrc, 2);
  4064aa:	a801      	add	r0, sp, #4
  4064ac:	2202      	movs	r2, #2
  4064ae:	4b03      	ldr	r3, [pc, #12]	; (4064bc <nvm_read_word+0x18>)
  4064b0:	4798      	blx	r3

	return param.value;
}
  4064b2:	f8bd 0004 	ldrh.w	r0, [sp, #4]
  4064b6:	b003      	add	sp, #12
  4064b8:	f85d fb04 	ldr.w	pc, [sp], #4
  4064bc:	00406355 	.word	0x00406355

004064c0 <nvm_read_block>:


uint8_t nvm_read_block(uint8_t *pdest, uint32_t *psrc, uint16_t size)
{
  4064c0:	b508      	push	{r3, lr}
	return nvm_read(pdest, psrc, size);
  4064c2:	4b01      	ldr	r3, [pc, #4]	; (4064c8 <nvm_read_block+0x8>)
  4064c4:	4798      	blx	r3
}
  4064c6:	bd08      	pop	{r3, pc}
  4064c8:	00406355 	.word	0x00406355

004064cc <getBlobFromEE>:
	printf("\r\nwriting done!");

}
/*****************************************************************************/
uint16_t getBlobFromEE(uint8_t keySlot, uint8_t *outBuf)
{
  4064cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4064ce:	4604      	mov	r4, r0
  4064d0:	460e      	mov	r6, r1
// 		eeprom_read_block(outBuf, &keyStore[keySlot].keyData, blobSize);
// 	}
// 	else blobSize = 0;


	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == BLOB_VALID)
  4064d2:	4b0c      	ldr	r3, [pc, #48]	; (406504 <getBlobFromEE+0x38>)
  4064d4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  4064d8:	4b0b      	ldr	r3, [pc, #44]	; (406508 <getBlobFromEE+0x3c>)
  4064da:	4798      	blx	r3
  4064dc:	2802      	cmp	r0, #2
  4064de:	d10e      	bne.n	4064fe <getBlobFromEE+0x32>
	{
		blobSize = nvm_read_word(nvmAddr_KeyStore_t.keySize[keySlot]);
  4064e0:	4f08      	ldr	r7, [pc, #32]	; (406504 <getBlobFromEE+0x38>)
  4064e2:	eb07 0384 	add.w	r3, r7, r4, lsl #2
  4064e6:	6958      	ldr	r0, [r3, #20]
  4064e8:	4b08      	ldr	r3, [pc, #32]	; (40650c <getBlobFromEE+0x40>)
  4064ea:	4798      	blx	r3
  4064ec:	4605      	mov	r5, r0
		nvm_read_block(outBuf, nvmAddr_KeyStore_t.keyData[keySlot], blobSize);
  4064ee:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  4064f2:	4630      	mov	r0, r6
  4064f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  4064f6:	462a      	mov	r2, r5
  4064f8:	4b05      	ldr	r3, [pc, #20]	; (406510 <getBlobFromEE+0x44>)
  4064fa:	4798      	blx	r3
  4064fc:	e000      	b.n	406500 <getBlobFromEE+0x34>
	}
	else blobSize = 0;
  4064fe:	2500      	movs	r5, #0

	return blobSize;
}
  406500:	4628      	mov	r0, r5
  406502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406504:	20001118 	.word	0x20001118
  406508:	00406401 	.word	0x00406401
  40650c:	004064a5 	.word	0x004064a5
  406510:	004064c1 	.word	0x004064c1

00406514 <getSigFromEE>:

	printf("\r\nwriting done!");
}
/*****************************************************************************/
uint16_t getSigFromEE(uint8_t keySlot, uint8_t *outBuf)
{
  406514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406516:	4604      	mov	r4, r0
  406518:	460e      	mov	r6, r1
// 		signSize = eeprom_read_word(&keyStore[keySlot].keySize);
// 		eeprom_read_block(outBuf, &keyStore[keySlot].keyData, signSize);
// 	}
// 	else signSize = 0;
	
	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == SIGN_VALID)
  40651a:	4b0c      	ldr	r3, [pc, #48]	; (40654c <getSigFromEE+0x38>)
  40651c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  406520:	4b0b      	ldr	r3, [pc, #44]	; (406550 <getSigFromEE+0x3c>)
  406522:	4798      	blx	r3
  406524:	2803      	cmp	r0, #3
  406526:	d10e      	bne.n	406546 <getSigFromEE+0x32>
	{
		signSize = nvm_read_word(nvmAddr_KeyStore_t.keySize[keySlot]);
  406528:	4f08      	ldr	r7, [pc, #32]	; (40654c <getSigFromEE+0x38>)
  40652a:	eb07 0384 	add.w	r3, r7, r4, lsl #2
  40652e:	6958      	ldr	r0, [r3, #20]
  406530:	4b08      	ldr	r3, [pc, #32]	; (406554 <getSigFromEE+0x40>)
  406532:	4798      	blx	r3
  406534:	4605      	mov	r5, r0
		nvm_read_block(outBuf, nvmAddr_KeyStore_t.keyData[keySlot], signSize);
  406536:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  40653a:	4630      	mov	r0, r6
  40653c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  40653e:	462a      	mov	r2, r5
  406540:	4b05      	ldr	r3, [pc, #20]	; (406558 <getSigFromEE+0x44>)
  406542:	4798      	blx	r3
  406544:	e000      	b.n	406548 <getSigFromEE+0x34>
	}
	else signSize = 0;	
  406546:	2500      	movs	r5, #0
	

	return signSize;
}
  406548:	4628      	mov	r0, r5
  40654a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40654c:	20001118 	.word	0x20001118
  406550:	00406401 	.word	0x00406401
  406554:	004064a5 	.word	0x004064a5
  406558:	004064c1 	.word	0x004064c1

0040655c <getKeyFromEE>:
	printf("\r\nwriting done!");
	
}
/*****************************************************************************/
uint16_t getKeyFromEE(uint8_t keySlot, uint8_t *outBuf)
{
  40655c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40655e:	4604      	mov	r4, r0
  406560:	460e      	mov	r6, r1
// 		keySize = eeprom_read_word(&keyStore[keySlot].keySize);
// 		eeprom_read_block(outBuf, &keyStore[keySlot].keyData, keySize);
// 	}
// 	else keySize = 0;

	if(nvm_read_byte(nvmAddr_KeyStore_t.keyValid[keySlot]) == KEY_VALID)
  406562:	4b0c      	ldr	r3, [pc, #48]	; (406594 <getKeyFromEE+0x38>)
  406564:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  406568:	4b0b      	ldr	r3, [pc, #44]	; (406598 <getKeyFromEE+0x3c>)
  40656a:	4798      	blx	r3
  40656c:	2801      	cmp	r0, #1
  40656e:	d10e      	bne.n	40658e <getKeyFromEE+0x32>
	{
		keySize = nvm_read_word(nvmAddr_KeyStore_t.keySize[keySlot]);
  406570:	4f08      	ldr	r7, [pc, #32]	; (406594 <getKeyFromEE+0x38>)
  406572:	eb07 0384 	add.w	r3, r7, r4, lsl #2
  406576:	6958      	ldr	r0, [r3, #20]
  406578:	4b08      	ldr	r3, [pc, #32]	; (40659c <getKeyFromEE+0x40>)
  40657a:	4798      	blx	r3
  40657c:	4605      	mov	r5, r0
		nvm_read_block(outBuf, nvmAddr_KeyStore_t.keyData[keySlot], keySize);
  40657e:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  406582:	4630      	mov	r0, r6
  406584:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  406586:	462a      	mov	r2, r5
  406588:	4b05      	ldr	r3, [pc, #20]	; (4065a0 <getKeyFromEE+0x44>)
  40658a:	4798      	blx	r3
  40658c:	e000      	b.n	406590 <getKeyFromEE+0x34>
	}
	else keySize = 0;
  40658e:	2500      	movs	r5, #0


	return keySize;
}
  406590:	4628      	mov	r0, r5
  406592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406594:	20001118 	.word	0x20001118
  406598:	00406401 	.word	0x00406401
  40659c:	004064a5 	.word	0x004064a5
  4065a0:	004064c1 	.word	0x004064c1

004065a4 <saveKeyHandle>:

}

/*****************************************************************************/
uint8_t saveKeyHandle(uint8_t keySlot, uint8_t *pHandle)
{
  4065a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4065a8:	b086      	sub	sp, #24
  4065aa:	4681      	mov	r9, r0
  4065ac:	468a      	mov	sl, r1
  4065ae:	4d19      	ldr	r5, [pc, #100]	; (406614 <saveKeyHandle+0x70>)
  4065b0:	2400      	movs	r4, #0
	
	
	
	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
	{
		if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
  4065b2:	4f19      	ldr	r7, [pc, #100]	; (406618 <saveKeyHandle+0x74>)
  4065b4:	fa5f f884 	uxtb.w	r8, r4
  4065b8:	4626      	mov	r6, r4
  4065ba:	f855 0f04 	ldr.w	r0, [r5, #4]!
  4065be:	47b8      	blx	r7
  4065c0:	2801      	cmp	r0, #1
  4065c2:	d01f      	beq.n	406604 <saveKeyHandle+0x60>
		{
			/* store TPM handle */
			nvm_write_block(pHandle,
  4065c4:	4c15      	ldr	r4, [pc, #84]	; (40661c <saveKeyHandle+0x78>)
  4065c6:	f106 0328 	add.w	r3, r6, #40	; 0x28
  4065ca:	4650      	mov	r0, sl
  4065cc:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
  4065d0:	2204      	movs	r2, #4
  4065d2:	4d13      	ldr	r5, [pc, #76]	; (406620 <saveKeyHandle+0x7c>)
  4065d4:	47a8      	blx	r5
							nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
							sizeof(loadedKeyStore[handleSlot].keyHandle));

			/* store the key's auth data */
			nvm_read_block(authBuf, nvmAddr_KeyStore_t.keyAuth[keySlot], sizeof(authBuf));
  4065d6:	f109 090a 	add.w	r9, r9, #10
  4065da:	a801      	add	r0, sp, #4
  4065dc:	4b11      	ldr	r3, [pc, #68]	; (406624 <saveKeyHandle+0x80>)
  4065de:	f853 1029 	ldr.w	r1, [r3, r9, lsl #2]
  4065e2:	2214      	movs	r2, #20
  4065e4:	4b10      	ldr	r3, [pc, #64]	; (406628 <saveKeyHandle+0x84>)
  4065e6:	4798      	blx	r3
			
			nvm_write_block(authBuf,
  4065e8:	f106 0314 	add.w	r3, r6, #20
  4065ec:	a801      	add	r0, sp, #4
  4065ee:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
  4065f2:	2214      	movs	r2, #20
  4065f4:	47a8      	blx	r5
							nvmAddr_loadedKeyStore_t.keyAuth[handleSlot],
							sizeof(loadedKeyStore[handleSlot].keyAuth));

			// update valid flag for handleSlot
			nvm_write_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot], KEY_VALID);
  4065f6:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
  4065fa:	2101      	movs	r1, #1
  4065fc:	4b0b      	ldr	r3, [pc, #44]	; (40662c <saveKeyHandle+0x88>)
  4065fe:	4798      	blx	r3

			return handleSlot;
  406600:	4640      	mov	r0, r8
  406602:	e003      	b.n	40660c <saveKeyHandle+0x68>
  406604:	3401      	adds	r4, #1
// 	}
// 	return 0xFF;	// no available handleSlots
	
	
	
	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
  406606:	2c14      	cmp	r4, #20
  406608:	d1d4      	bne.n	4065b4 <saveKeyHandle+0x10>

			return handleSlot;
		}
	}	
	
	return 0xFF;	// no available handleSlots
  40660a:	20ff      	movs	r0, #255	; 0xff
}
  40660c:	b006      	add	sp, #24
  40660e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406612:	bf00      	nop
  406614:	2000101c 	.word	0x2000101c
  406618:	00406401 	.word	0x00406401
  40661c:	20001020 	.word	0x20001020
  406620:	00406115 	.word	0x00406115
  406624:	20001118 	.word	0x20001118
  406628:	004064c1 	.word	0x004064c1
  40662c:	004060b5 	.word	0x004060b5

00406630 <getOwnerAuth>:
/*	eeprom_write_block(	authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return(nvm_write_block(authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
}
/*****************************************************************************/
bool getOwnerAuth(uint8_t *authBuf)
{
  406630:	b508      	push	{r3, lr}
/*	eeprom_read_block( authBuf, ownerAuthEE, sizeof(ownerAuthEE));*/
	return (nvm_read_block( authBuf, nvmAddr_var_t.ownerAuthEE, sizeof(ownerAuthEE)));
  406632:	4b04      	ldr	r3, [pc, #16]	; (406644 <getOwnerAuth+0x14>)
  406634:	6819      	ldr	r1, [r3, #0]
  406636:	2214      	movs	r2, #20
  406638:	4b03      	ldr	r3, [pc, #12]	; (406648 <getOwnerAuth+0x18>)
  40663a:	4798      	blx	r3
}
  40663c:	3000      	adds	r0, #0
  40663e:	bf18      	it	ne
  406640:	2001      	movne	r0, #1
  406642:	bd08      	pop	{r3, pc}
  406644:	20001110 	.word	0x20001110
  406648:	004064c1 	.word	0x004064c1

0040664c <getSRKAuth>:
/*****************************************************************************/
bool getSRKAuth(uint8_t *authBuf)
{
  40664c:	b508      	push	{r3, lr}
/*	eeprom_read_block( authBuf, SRKAuthEE, sizeof(SRKAuthEE));*/
	return (nvm_read_block( authBuf, nvmAddr_var_t.SRKAuthEE, sizeof(SRKAuthEE)));
  40664e:	4b04      	ldr	r3, [pc, #16]	; (406660 <getSRKAuth+0x14>)
  406650:	6859      	ldr	r1, [r3, #4]
  406652:	2214      	movs	r2, #20
  406654:	4b03      	ldr	r3, [pc, #12]	; (406664 <getSRKAuth+0x18>)
  406656:	4798      	blx	r3
}
  406658:	3000      	adds	r0, #0
  40665a:	bf18      	it	ne
  40665c:	2001      	movne	r0, #1
  40665e:	bd08      	pop	{r3, pc}
  406660:	20001110 	.word	0x20001110
  406664:	004064c1 	.word	0x004064c1

00406668 <getKnownKeyHandles>:
nvm_write_block(&initVal[0], nvmAddr_KeyStore_t.keyValid[0], sizeof(initVal));

}
/*****************************************************************************/
uint8_t getKnownKeyHandles(uint8_t *outBuf)
{
  406668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40666c:	4607      	mov	r7, r0
  40666e:	4e0f      	ldr	r6, [pc, #60]	; (4066ac <getKnownKeyHandles+0x44>)
  406670:	1f34      	subs	r4, r6, #4
  406672:	364c      	adds	r6, #76	; 0x4c
	uint8_t handleSlot, numLoadedKeys;

	for(handleSlot = 0, numLoadedKeys = 0;
  406674:	f04f 0800 	mov.w	r8, #0
	handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct));
	handleSlot++ )
	{
		/* look for valid keys */
		if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) == KEY_VALID)
  406678:	4d0d      	ldr	r5, [pc, #52]	; (4066b0 <getKnownKeyHandles+0x48>)
// 			&loadedKeyStore[handleSlot].keyHandle,
// 			sizeof(loadedKeyStore[handleSlot].keyHandle));
// 			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
// 			numLoadedKeys++;

			nvm_read_block( outBuf,
  40667a:	f04f 0a04 	mov.w	sl, #4
  40667e:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4066b4 <getKnownKeyHandles+0x4c>
	for(handleSlot = 0, numLoadedKeys = 0;
	handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct));
	handleSlot++ )
	{
		/* look for valid keys */
		if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) == KEY_VALID)
  406682:	f854 0f04 	ldr.w	r0, [r4, #4]!
  406686:	47a8      	blx	r5
  406688:	2801      	cmp	r0, #1
  40668a:	d109      	bne.n	4066a0 <getKnownKeyHandles+0x38>
// 			&loadedKeyStore[handleSlot].keyHandle,
// 			sizeof(loadedKeyStore[handleSlot].keyHandle));
// 			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
// 			numLoadedKeys++;

			nvm_read_block( outBuf,
  40668c:	4638      	mov	r0, r7
  40668e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
  406692:	4652      	mov	r2, sl
  406694:	47c8      	blx	r9
							nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
							sizeof(loadedKeyStore[handleSlot].keyHandle));
			
			outBuf += sizeof(loadedKeyStore[handleSlot].keyHandle);
  406696:	3704      	adds	r7, #4
			numLoadedKeys++;
  406698:	f108 0801 	add.w	r8, r8, #1
  40669c:	fa5f f888 	uxtb.w	r8, r8
/*****************************************************************************/
uint8_t getKnownKeyHandles(uint8_t *outBuf)
{
	uint8_t handleSlot, numLoadedKeys;

	for(handleSlot = 0, numLoadedKeys = 0;
  4066a0:	42b4      	cmp	r4, r6
  4066a2:	d1ee      	bne.n	406682 <getKnownKeyHandles+0x1a>


		}
	}
	return numLoadedKeys;
}
  4066a4:	4640      	mov	r0, r8
  4066a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4066aa:	bf00      	nop
  4066ac:	20001020 	.word	0x20001020
  4066b0:	00406401 	.word	0x00406401
  4066b4:	004064c1 	.word	0x004064c1

004066b8 <getLoadedKeyAuth>:
/*****************************************************************************/
bool getLoadedKeyAuth(uint8_t handleSlot, uint8_t *outBuf)
{
  4066b8:	b538      	push	{r3, r4, r5, lr}
  4066ba:	4604      	mov	r4, r0
  4066bc:	460d      	mov	r5, r1
// 	eeprom_read_block( 	outBuf,
// 	&loadedKeyStore[handleSlot].keyAuth,
// 	sizeof(loadedKeyStore[handleSlot].keyAuth));
	
	/* check for valid handleSlot */
	if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
  4066be:	4b09      	ldr	r3, [pc, #36]	; (4066e4 <getLoadedKeyAuth+0x2c>)
  4066c0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  4066c4:	4b08      	ldr	r3, [pc, #32]	; (4066e8 <getLoadedKeyAuth+0x30>)
  4066c6:	4798      	blx	r3
  4066c8:	2801      	cmp	r0, #1
  4066ca:	d109      	bne.n	4066e0 <getLoadedKeyAuth+0x28>
		return false;

	/* read auth data */
	nvm_read_block( outBuf,
  4066cc:	3414      	adds	r4, #20
  4066ce:	4628      	mov	r0, r5
  4066d0:	4b04      	ldr	r3, [pc, #16]	; (4066e4 <getLoadedKeyAuth+0x2c>)
  4066d2:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
  4066d6:	2214      	movs	r2, #20
  4066d8:	4b04      	ldr	r3, [pc, #16]	; (4066ec <getLoadedKeyAuth+0x34>)
  4066da:	4798      	blx	r3
					nvmAddr_loadedKeyStore_t.keyAuth[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyAuth));	
	
	
	return true;
  4066dc:	2001      	movs	r0, #1
  4066de:	bd38      	pop	{r3, r4, r5, pc}
// 	&loadedKeyStore[handleSlot].keyAuth,
// 	sizeof(loadedKeyStore[handleSlot].keyAuth));
	
	/* check for valid handleSlot */
	if(nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
		return false;
  4066e0:	2000      	movs	r0, #0
					nvmAddr_loadedKeyStore_t.keyAuth[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyAuth));	
	
	
	return true;
}
  4066e2:	bd38      	pop	{r3, r4, r5, pc}
  4066e4:	20001020 	.word	0x20001020
  4066e8:	00406401 	.word	0x00406401
  4066ec:	004064c1 	.word	0x004064c1

004066f0 <getLoadedKeyHandle>:
/*****************************************************************************/
bool getLoadedKeyHandle(uint8_t handleSlot, uint8_t *outBuf)
{
  4066f0:	b538      	push	{r3, r4, r5, lr}
  4066f2:	4604      	mov	r4, r0
  4066f4:	460d      	mov	r5, r1
// 	eeprom_read_block( 	outBuf,
// 	&loadedKeyStore[handleSlot].keyHandle,
// 	sizeof(loadedKeyStore[handleSlot].keyHandle));
	
	/* check for valid handleSlot */
	if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
  4066f6:	4b09      	ldr	r3, [pc, #36]	; (40671c <getLoadedKeyHandle+0x2c>)
  4066f8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  4066fc:	4b08      	ldr	r3, [pc, #32]	; (406720 <getLoadedKeyHandle+0x30>)
  4066fe:	4798      	blx	r3
  406700:	2801      	cmp	r0, #1
  406702:	d109      	bne.n	406718 <getLoadedKeyHandle+0x28>
	return false;

	/* read key handle */
	nvm_read_block(	outBuf,
  406704:	3428      	adds	r4, #40	; 0x28
  406706:	4628      	mov	r0, r5
  406708:	4b04      	ldr	r3, [pc, #16]	; (40671c <getLoadedKeyHandle+0x2c>)
  40670a:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
  40670e:	2204      	movs	r2, #4
  406710:	4b04      	ldr	r3, [pc, #16]	; (406724 <getLoadedKeyHandle+0x34>)
  406712:	4798      	blx	r3
					nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyHandle));	
	
	return true;
  406714:	2001      	movs	r0, #1
  406716:	bd38      	pop	{r3, r4, r5, pc}
// 	&loadedKeyStore[handleSlot].keyHandle,
// 	sizeof(loadedKeyStore[handleSlot].keyHandle));
	
	/* check for valid handleSlot */
	if( nvm_read_byte(nvmAddr_loadedKeyStore_t.keyValid[handleSlot]) != KEY_VALID)
	return false;
  406718:	2000      	movs	r0, #0
	nvm_read_block(	outBuf,
					nvmAddr_loadedKeyStore_t.keyHandle[handleSlot],
					sizeof(loadedKeyStore[handleSlot].keyHandle));	
	
	return true;
}
  40671a:	bd38      	pop	{r3, r4, r5, pc}
  40671c:	20001020 	.word	0x20001020
  406720:	00406401 	.word	0x00406401
  406724:	004064c1 	.word	0x004064c1

00406728 <findKeyHandle>:
/*****************************************************************************/
uint8_t findKeyHandle(uint32_t handleNumVar)
{
  406728:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40672c:	b083      	sub	sp, #12
  40672e:	4681      	mov	r9, r0
  406730:	2400      	movs	r4, #0
	uint8_t		handleSlot;
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
		if( handleSlotValid(handleSlot))
  406732:	4e0c      	ldr	r6, [pc, #48]	; (406764 <findKeyHandle+0x3c>)
		{
			getLoadedKeyHandle(handleSlot, handleBuf);
  406734:	f8df 8034 	ldr.w	r8, [pc, #52]	; 40676c <findKeyHandle+0x44>
			if(convertArrayToLong(handleBuf) == handleNumVar)
  406738:	4f0b      	ldr	r7, [pc, #44]	; (406768 <findKeyHandle+0x40>)
  40673a:	b2e5      	uxtb	r5, r4
{
	uint8_t		handleSlot;
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
		if( handleSlotValid(handleSlot))
  40673c:	4628      	mov	r0, r5
  40673e:	47b0      	blx	r6
  406740:	b130      	cbz	r0, 406750 <findKeyHandle+0x28>
		{
			getLoadedKeyHandle(handleSlot, handleBuf);
  406742:	4628      	mov	r0, r5
  406744:	a901      	add	r1, sp, #4
  406746:	47c0      	blx	r8
			if(convertArrayToLong(handleBuf) == handleNumVar)
  406748:	a801      	add	r0, sp, #4
  40674a:	47b8      	blx	r7
  40674c:	4548      	cmp	r0, r9
  40674e:	d003      	beq.n	406758 <findKeyHandle+0x30>
  406750:	3401      	adds	r4, #1
uint8_t findKeyHandle(uint32_t handleNumVar)
{
	uint8_t		handleSlot;
	uint8_t		handleBuf[4];

	for(handleSlot = 0; handleSlot < (sizeof(loadedKeyStore) / sizeof(loadedKeyStruct)); handleSlot++)
  406752:	2c14      	cmp	r4, #20
  406754:	d1f1      	bne.n	40673a <findKeyHandle+0x12>
  406756:	e001      	b.n	40675c <findKeyHandle+0x34>
  406758:	4628      	mov	r0, r5
  40675a:	e000      	b.n	40675e <findKeyHandle+0x36>
			getLoadedKeyHandle(handleSlot, handleBuf);
			if(convertArrayToLong(handleBuf) == handleNumVar)
				return handleSlot;
		}

	return INVALID_HANDLE;
  40675c:	20ff      	movs	r0, #255	; 0xff
}
  40675e:	b003      	add	sp, #12
  406760:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406764:	00406485 	.word	0x00406485
  406768:	00406c85 	.word	0x00406c85
  40676c:	004066f1 	.word	0x004066f1

00406770 <twi_init>:

#endif


void twi_init(void)
{
  406770:	b500      	push	{lr}
  406772:	b085      	sub	sp, #20
	twi_options_t opt = {
  406774:	2300      	movs	r3, #0
  406776:	9303      	str	r3, [sp, #12]
  406778:	4b09      	ldr	r3, [pc, #36]	; (4067a0 <twi_init+0x30>)
  40677a:	9301      	str	r3, [sp, #4]
  40677c:	4b09      	ldr	r3, [pc, #36]	; (4067a4 <twi_init+0x34>)
  40677e:	9302      	str	r3, [sp, #8]
  406780:	2329      	movs	r3, #41	; 0x29
  406782:	f88d 300c 	strb.w	r3, [sp, #12]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  406786:	2013      	movs	r0, #19
  406788:	4b07      	ldr	r3, [pc, #28]	; (4067a8 <twi_init+0x38>)
  40678a:	4798      	blx	r3
#endif
	} else {
		// Do Nothing
	}

	return (twi_master_init(p_twi, p_opt));
  40678c:	4807      	ldr	r0, [pc, #28]	; (4067ac <twi_init+0x3c>)
  40678e:	a901      	add	r1, sp, #4
  406790:	4b07      	ldr	r3, [pc, #28]	; (4067b0 <twi_init+0x40>)
  406792:	4798      	blx	r3
		.master_clk = sysclk_get_cpu_hz(),
		.speed = TWI_CLK,
		.chip  = TPM_DEVICE_ADDRESS
	};

	if (twi_master_setup(TPM_TWI_MODULE, &opt) != TWI_SUCCESS) {
  406794:	b100      	cbz	r0, 406798 <twi_init+0x28>
  406796:	e7fe      	b.n	406796 <twi_init+0x26>
		/* to-do, error handling */
		while(1);
	}

}
  406798:	b005      	add	sp, #20
  40679a:	f85d fb04 	ldr.w	pc, [sp], #4
  40679e:	bf00      	nop
  4067a0:	07270e00 	.word	0x07270e00
  4067a4:	00061a80 	.word	0x00061a80
  4067a8:	004014e5 	.word	0x004014e5
  4067ac:	40018000 	.word	0x40018000
  4067b0:	00401641 	.word	0x00401641

004067b4 <dumpXferBuf>:

//-----------------------------------------------------------------------------
void dumpXferBuf(void)
{
  4067b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t	i;

	for(i=0; i < numBytes; i++)
  4067b6:	4b0d      	ldr	r3, [pc, #52]	; (4067ec <dumpXferBuf+0x38>)
  4067b8:	881b      	ldrh	r3, [r3, #0]
  4067ba:	b193      	cbz	r3, 4067e2 <dumpXferBuf+0x2e>
  4067bc:	2400      	movs	r4, #0
	{
		if(!(i % 16))
		{
			printf("\r\n");
  4067be:	4f0c      	ldr	r7, [pc, #48]	; (4067f0 <dumpXferBuf+0x3c>)
  4067c0:	4d0c      	ldr	r5, [pc, #48]	; (4067f4 <dumpXferBuf+0x40>)
		}
		printf("%02X ", xferBuf[i] );
  4067c2:	4e0d      	ldr	r6, [pc, #52]	; (4067f8 <dumpXferBuf+0x44>)
{
	uint16_t	i;

	for(i=0; i < numBytes; i++)
	{
		if(!(i % 16))
  4067c4:	f014 0f0f 	tst.w	r4, #15
  4067c8:	d101      	bne.n	4067ce <dumpXferBuf+0x1a>
		{
			printf("\r\n");
  4067ca:	4638      	mov	r0, r7
  4067cc:	47a8      	blx	r5
		}
		printf("%02X ", xferBuf[i] );
  4067ce:	4630      	mov	r0, r6
  4067d0:	4b0a      	ldr	r3, [pc, #40]	; (4067fc <dumpXferBuf+0x48>)
  4067d2:	5d19      	ldrb	r1, [r3, r4]
  4067d4:	47a8      	blx	r5
//-----------------------------------------------------------------------------
void dumpXferBuf(void)
{
	uint16_t	i;

	for(i=0; i < numBytes; i++)
  4067d6:	3401      	adds	r4, #1
  4067d8:	b2a4      	uxth	r4, r4
  4067da:	4b04      	ldr	r3, [pc, #16]	; (4067ec <dumpXferBuf+0x38>)
  4067dc:	881b      	ldrh	r3, [r3, #0]
  4067de:	42a3      	cmp	r3, r4
  4067e0:	d8f0      	bhi.n	4067c4 <dumpXferBuf+0x10>
		{
			printf("\r\n");
		}
		printf("%02X ", xferBuf[i] );
	}
	printf("\r\n");
  4067e2:	4803      	ldr	r0, [pc, #12]	; (4067f0 <dumpXferBuf+0x3c>)
  4067e4:	4b03      	ldr	r3, [pc, #12]	; (4067f4 <dumpXferBuf+0x40>)
  4067e6:	4798      	blx	r3
  4067e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4067ea:	bf00      	nop
  4067ec:	20002af6 	.word	0x20002af6
  4067f0:	0040f6fc 	.word	0x0040f6fc
  4067f4:	00406f8d 	.word	0x00406f8d
  4067f8:	0040ec78 	.word	0x0040ec78
  4067fc:	2000239c 	.word	0x2000239c

00406800 <logStartTries>:
}
//-----------------------------------------------------------------------------
void logStartTries(uint8_t numTries)
{
  406800:	b508      	push	{r3, lr}
  406802:	4601      	mov	r1, r0
	printf("%d tries\r\n", numTries);
  406804:	4801      	ldr	r0, [pc, #4]	; (40680c <logStartTries+0xc>)
  406806:	4b02      	ldr	r3, [pc, #8]	; (406810 <logStartTries+0x10>)
  406808:	4798      	blx	r3
  40680a:	bd08      	pop	{r3, pc}
  40680c:	00410198 	.word	0x00410198
  406810:	00406f8d 	.word	0x00406f8d

00406814 <sendCommand>:
#endif

//-----------------------------------------------------------------------------
void sendCommand(	responseAction 	wantResponse,
					logAction 		wantLog)
{
  406814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406818:	b08a      	sub	sp, #40	; 0x28
  40681a:	4680      	mov	r8, r0
  40681c:	460f      	mov	r7, r1
	static bool firstTime = true;
	
#endif		

	/* show what we're sending */
	if(wantLog == getLog)
  40681e:	2901      	cmp	r1, #1
  406820:	d104      	bne.n	40682c <sendCommand+0x18>
	{
		printf("\r\nto TPM:");
  406822:	483d      	ldr	r0, [pc, #244]	; (406918 <sendCommand+0x104>)
  406824:	4b3d      	ldr	r3, [pc, #244]	; (40691c <sendCommand+0x108>)
  406826:	4798      	blx	r3
		dumpXferBuf();
  406828:	4b3d      	ldr	r3, [pc, #244]	; (406920 <sendCommand+0x10c>)
  40682a:	4798      	blx	r3
		
		
	}
	
	/* notify user about takeownFunc's key generation */
	if(xferBuf[9] == 0x0D)
  40682c:	4b3d      	ldr	r3, [pc, #244]	; (406924 <sendCommand+0x110>)
  40682e:	7a5b      	ldrb	r3, [r3, #9]
  406830:	2b0d      	cmp	r3, #13
  406832:	d102      	bne.n	40683a <sendCommand+0x26>
	{
		printf("\r\nPlease wait. Generating SRK ...");	
  406834:	483c      	ldr	r0, [pc, #240]	; (406928 <sendCommand+0x114>)
  406836:	4b39      	ldr	r3, [pc, #228]	; (40691c <sendCommand+0x108>)
  406838:	4798      	blx	r3
	}

	/* notify user about createWrapFunc's key generation */
	if(xferBuf[9] == 0x1f)
  40683a:	4b3a      	ldr	r3, [pc, #232]	; (406924 <sendCommand+0x110>)
  40683c:	7a5b      	ldrb	r3, [r3, #9]
  40683e:	2b1f      	cmp	r3, #31
  406840:	d102      	bne.n	406848 <sendCommand+0x34>
	{
		printf("\r\nPlease wait. Generating key ...");
  406842:	483a      	ldr	r0, [pc, #232]	; (40692c <sendCommand+0x118>)
  406844:	4b35      	ldr	r3, [pc, #212]	; (40691c <sendCommand+0x108>)
  406846:	4798      	blx	r3

   /* get the TPM's attention */
	i = 0;

	/* Configure the data packet to be transmitted */
	packet_tx.chip        = TPM_DEVICE_ADDRESS;
  406848:	2329      	movs	r3, #41	; 0x29
  40684a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	packet_tx.addr[0]     = 0x00;
  40684e:	2400      	movs	r4, #0
  406850:	f88d 4014 	strb.w	r4, [sp, #20]
	packet_tx.addr[1]     = 0x00;
  406854:	f88d 4015 	strb.w	r4, [sp, #21]
	packet_tx.addr_length = 0x00;
  406858:	9406      	str	r4, [sp, #24]
	packet_tx.buffer      = xferBuf;
  40685a:	4b32      	ldr	r3, [pc, #200]	; (406924 <sendCommand+0x110>)
  40685c:	9307      	str	r3, [sp, #28]
	packet_tx.length      = numBytes;	
  40685e:	4b34      	ldr	r3, [pc, #208]	; (406930 <sendCommand+0x11c>)
  406860:	881b      	ldrh	r3, [r3, #0]
  406862:	9308      	str	r3, [sp, #32]

	do{
		retCode =0;
		/* IIC command */
		retCode = twi_master_write(TPM_TWI_MODULE, &packet_tx);							
  406864:	4e33      	ldr	r6, [pc, #204]	; (406934 <sendCommand+0x120>)
  406866:	4d34      	ldr	r5, [pc, #208]	; (406938 <sendCommand+0x124>)
  406868:	4630      	mov	r0, r6
  40686a:	a905      	add	r1, sp, #20
  40686c:	47a8      	blx	r5
		i++;
  40686e:	3401      	adds	r4, #1
  406870:	b2a4      	uxth	r4, r4
		
		asm("nop");
  406872:	bf00      	nop
		/* give POLL_NUM tries... */	 
	} while((retCode != TWI_SUCCESS) && (i < POLL_NUM));
  406874:	b110      	cbz	r0, 40687c <sendCommand+0x68>
  406876:	2c64      	cmp	r4, #100	; 0x64
  406878:	d1f6      	bne.n	406868 <sendCommand+0x54>
  40687a:	e001      	b.n	406880 <sendCommand+0x6c>

#ifndef NO_STARTBIT_LOG
	if(i > 1)
  40687c:	2c01      	cmp	r4, #1
  40687e:	d90b      	bls.n	406898 <sendCommand+0x84>
	{
		printf("\r\nfirst write startBit took ");
  406880:	482e      	ldr	r0, [pc, #184]	; (40693c <sendCommand+0x128>)
  406882:	4b26      	ldr	r3, [pc, #152]	; (40691c <sendCommand+0x108>)
  406884:	4798      	blx	r3
		logStartTries(i);
  406886:	b2e0      	uxtb	r0, r4
  406888:	4b2d      	ldr	r3, [pc, #180]	; (406940 <sendCommand+0x12c>)
  40688a:	4798      	blx	r3
		if(i == POLL_NUM)
  40688c:	2c64      	cmp	r4, #100	; 0x64
  40688e:	d103      	bne.n	406898 <sendCommand+0x84>
		{
			printf("aborting (xmit ACK 1)\r\n");
  406890:	482c      	ldr	r0, [pc, #176]	; (406944 <sendCommand+0x130>)
  406892:	4b22      	ldr	r3, [pc, #136]	; (40691c <sendCommand+0x108>)
  406894:	4798      	blx	r3
			return;
  406896:	e03b      	b.n	406910 <sendCommand+0xfc>
		}
	}
#endif


	if(wantResponse == getResponse)
  406898:	f1b8 0f01 	cmp.w	r8, #1
  40689c:	d138      	bne.n	406910 <sendCommand+0xfc>
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
  40689e:	4b24      	ldr	r3, [pc, #144]	; (406930 <sendCommand+0x11c>)
  4068a0:	8819      	ldrh	r1, [r3, #0]
  4068a2:	b139      	cbz	r1, 4068b4 <sendCommand+0xa0>
  4068a4:	2300      	movs	r3, #0
			xferBuf[i]=0;
  4068a6:	4c1f      	ldr	r4, [pc, #124]	; (406924 <sendCommand+0x110>)
  4068a8:	4618      	mov	r0, r3
  4068aa:	5518      	strb	r0, [r3, r4]
  4068ac:	3301      	adds	r3, #1

	if(wantResponse == getResponse)
	{

		/* clear the xfer buffer */
		for(i=0; i<numBytes; i++)
  4068ae:	b29a      	uxth	r2, r3
  4068b0:	4291      	cmp	r1, r2
  4068b2:	d8fa      	bhi.n	4068aa <sendCommand+0x96>
		 * command execution production 
		 * code would want to have 
		 * (multiple-level) timeouts here
		 */
		do{
			retCode = twi_probe(TPM_TWI_MODULE, TPM_DEVICE_ADDRESS);	
  4068b4:	4e1f      	ldr	r6, [pc, #124]	; (406934 <sendCommand+0x120>)
  4068b6:	2529      	movs	r5, #41	; 0x29
  4068b8:	4c23      	ldr	r4, [pc, #140]	; (406948 <sendCommand+0x134>)
  4068ba:	4630      	mov	r0, r6
  4068bc:	4629      	mov	r1, r5
  4068be:	47a0      	blx	r4
		} while(retCode != PASS);
  4068c0:	2800      	cmp	r0, #0
  4068c2:	d1fa      	bne.n	4068ba <sendCommand+0xa6>


		/* Configure the data packet to be received */
		packet_rx.chip        = packet_tx.chip;
  4068c4:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
  4068c8:	f88d 3010 	strb.w	r3, [sp, #16]
		packet_rx.addr[0]     = 0x00;
  4068cc:	2300      	movs	r3, #0
  4068ce:	f88d 3000 	strb.w	r3, [sp]
		packet_rx.addr[1]     = 0x00;
  4068d2:	f88d 3001 	strb.w	r3, [sp, #1]
		packet_rx.addr_length = 0x00;
  4068d6:	9301      	str	r3, [sp, #4]
		packet_rx.buffer      = xferBuf;
  4068d8:	4b12      	ldr	r3, [pc, #72]	; (406924 <sendCommand+0x110>)
  4068da:	9302      	str	r3, [sp, #8]
		packet_rx.length      = TPM_HEADER_SIZE;
  4068dc:	230a      	movs	r3, #10
  4068de:	9303      	str	r3, [sp, #12]

		twi_master_read_tpm(TPM_TWI_MODULE, &packet_rx);
  4068e0:	4814      	ldr	r0, [pc, #80]	; (406934 <sendCommand+0x120>)
  4068e2:	4669      	mov	r1, sp
  4068e4:	4b19      	ldr	r3, [pc, #100]	; (40694c <sendCommand+0x138>)
  4068e6:	4798      	blx	r3


		if( (numBytes > 1023) || (numBytes < 10) )
  4068e8:	4b11      	ldr	r3, [pc, #68]	; (406930 <sendCommand+0x11c>)
  4068ea:	8819      	ldrh	r1, [r3, #0]
  4068ec:	f1a1 020a 	sub.w	r2, r1, #10
  4068f0:	b292      	uxth	r2, r2
  4068f2:	f240 33f5 	movw	r3, #1013	; 0x3f5
  4068f6:	429a      	cmp	r2, r3
  4068f8:	d903      	bls.n	406902 <sendCommand+0xee>
		{
			/* something's wrong!! */
			printf("bad paramSize(%d)\r\n",numBytes);
  4068fa:	4815      	ldr	r0, [pc, #84]	; (406950 <sendCommand+0x13c>)
  4068fc:	4b07      	ldr	r3, [pc, #28]	; (40691c <sendCommand+0x108>)
  4068fe:	4798      	blx	r3
			return;	
  406900:	e006      	b.n	406910 <sendCommand+0xfc>
		}

		/* show what we got */
		if(wantLog == getLog)
  406902:	2f01      	cmp	r7, #1
  406904:	d104      	bne.n	406910 <sendCommand+0xfc>
		{
			printf("\r\nfrom TPM:");
  406906:	4813      	ldr	r0, [pc, #76]	; (406954 <sendCommand+0x140>)
  406908:	4b04      	ldr	r3, [pc, #16]	; (40691c <sendCommand+0x108>)
  40690a:	4798      	blx	r3
			dumpXferBuf();
  40690c:	4b04      	ldr	r3, [pc, #16]	; (406920 <sendCommand+0x10c>)
  40690e:	4798      	blx	r3
	spi_master_transfer(&cmd_buffer[0],&resp_buffer[0],  0x01);
	
	
#endif

}
  406910:	b00a      	add	sp, #40	; 0x28
  406912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406916:	bf00      	nop
  406918:	004101a4 	.word	0x004101a4
  40691c:	00406f8d 	.word	0x00406f8d
  406920:	004067b5 	.word	0x004067b5
  406924:	2000239c 	.word	0x2000239c
  406928:	004101b0 	.word	0x004101b0
  40692c:	004101d4 	.word	0x004101d4
  406930:	20002af6 	.word	0x20002af6
  406934:	40018000 	.word	0x40018000
  406938:	00401769 	.word	0x00401769
  40693c:	004101f8 	.word	0x004101f8
  406940:	00406801 	.word	0x00406801
  406944:	00410218 	.word	0x00410218
  406948:	004017f5 	.word	0x004017f5
  40694c:	00401681 	.word	0x00401681
  406950:	00410230 	.word	0x00410230
  406954:	00410244 	.word	0x00410244

00406958 <menuHandler>:
#include "tpm_demo.h"
#include "commandFuncs.h"


uint8_t menuHandler(void)
{
  406958:	b570      	push	{r4, r5, r6, lr}
  40695a:	b082      	sub	sp, #8
	uint8_t	option;
	printf("\033[2J" );	// clear VT-100 screen
  40695c:	4e26      	ldr	r6, [pc, #152]	; (4069f8 <menuHandler+0xa0>)
  40695e:	4630      	mov	r0, r6
  406960:	4c26      	ldr	r4, [pc, #152]	; (4069fc <menuHandler+0xa4>)
  406962:	47a0      	blx	r4
	printf("\033[H"  );	// home cursor
  406964:	4d26      	ldr	r5, [pc, #152]	; (406a00 <menuHandler+0xa8>)
  406966:	4628      	mov	r0, r5
  406968:	47a0      	blx	r4

	printf("\033[2J" );	// clear VT-100 screen
  40696a:	4630      	mov	r0, r6
  40696c:	47a0      	blx	r4
	printf("\033[H"  );	// home cursor
  40696e:	4628      	mov	r0, r5
  406970:	47a0      	blx	r4

#ifdef TWI_INTERFACE
	printf("\r\n    TWI Demo for TPM - Version 2.0" );
  406972:	4824      	ldr	r0, [pc, #144]	; (406a04 <menuHandler+0xac>)
  406974:	47a0      	blx	r4
	printf("\r\n   (for 3204/3205 TWI protocol only)" );
  406976:	4824      	ldr	r0, [pc, #144]	; (406a08 <menuHandler+0xb0>)
  406978:	47a0      	blx	r4
#else
	printf("\r\n    SPI Demo for TPM - Version 2.0" );
	printf("\r\n (for AT97SSC3205P SPI protocol only)" );
#endif
	
	printf("\r\n" );
  40697a:	4d24      	ldr	r5, [pc, #144]	; (406a0c <menuHandler+0xb4>)
  40697c:	4628      	mov	r0, r5
  40697e:	47a0      	blx	r4
	printf("\r\n These are all available commands:" );
  406980:	4823      	ldr	r0, [pc, #140]	; (406a10 <menuHandler+0xb8>)
  406982:	47a0      	blx	r4
	printf("\r\n\r\n" );
  406984:	4823      	ldr	r0, [pc, #140]	; (406a14 <menuHandler+0xbc>)
  406986:	47a0      	blx	r4
	printf("\r\n1  TPM_Startup(ST_CLEAR)" );
  406988:	4823      	ldr	r0, [pc, #140]	; (406a18 <menuHandler+0xc0>)
  40698a:	47a0      	blx	r4
	printf("\r\n2  TPM_ContinueSelfTest" );
  40698c:	4823      	ldr	r0, [pc, #140]	; (406a1c <menuHandler+0xc4>)
  40698e:	47a0      	blx	r4
	printf("\r\n3  TPM_CreateEKPair" );
  406990:	4823      	ldr	r0, [pc, #140]	; (406a20 <menuHandler+0xc8>)
  406992:	47a0      	blx	r4
	printf("\r\n4  TPM_TakeOwnerShip (sequence)" );
  406994:	4823      	ldr	r0, [pc, #140]	; (406a24 <menuHandler+0xcc>)
  406996:	47a0      	blx	r4
	printf("\r\n5  TPM_CreateWrapKey (sequence)" );
  406998:	4823      	ldr	r0, [pc, #140]	; (406a28 <menuHandler+0xd0>)
  40699a:	47a0      	blx	r4
	printf("\r\n6  TPM_Loadkey (sequence)" );
  40699c:	4823      	ldr	r0, [pc, #140]	; (406a2c <menuHandler+0xd4>)
  40699e:	47a0      	blx	r4
	printf("\r\n7  TPM_Seal (sequence)" );
  4069a0:	4823      	ldr	r0, [pc, #140]	; (406a30 <menuHandler+0xd8>)
  4069a2:	47a0      	blx	r4
	printf("\r\na  TPM_UnSeal (sequence)" );
  4069a4:	4823      	ldr	r0, [pc, #140]	; (406a34 <menuHandler+0xdc>)
  4069a6:	47a0      	blx	r4
	printf("\r\nb  TPM_Sign (sequence)" );
  4069a8:	4823      	ldr	r0, [pc, #140]	; (406a38 <menuHandler+0xe0>)
  4069aa:	47a0      	blx	r4
	printf("\r\nc  TPM_VerifySign (sequence)" );
  4069ac:	4823      	ldr	r0, [pc, #140]	; (406a3c <menuHandler+0xe4>)
  4069ae:	47a0      	blx	r4
	printf("\r\nd  TPM_GetPubKey" );
  4069b0:	4823      	ldr	r0, [pc, #140]	; (406a40 <menuHandler+0xe8>)
  4069b2:	47a0      	blx	r4
	printf("\r\n" );
  4069b4:	4628      	mov	r0, r5
  4069b6:	47a0      	blx	r4
	printf("\r\nr  TPM_GeneratePrime128");
  4069b8:	4822      	ldr	r0, [pc, #136]	; (406a44 <menuHandler+0xec>)
  4069ba:	47a0      	blx	r4
	printf("\r\nt  TPM_GetCapability (versionVal)" );
  4069bc:	4822      	ldr	r0, [pc, #136]	; (406a48 <menuHandler+0xf0>)
  4069be:	47a0      	blx	r4
	printf("\r\nu  TPM_Reset (clears authSessions)" );
  4069c0:	4822      	ldr	r0, [pc, #136]	; (406a4c <menuHandler+0xf4>)
  4069c2:	47a0      	blx	r4
	printf("\r\nv  TPM_FlushSpecifc - keyHandle" );
  4069c4:	4822      	ldr	r0, [pc, #136]	; (406a50 <menuHandler+0xf8>)
  4069c6:	47a0      	blx	r4
	printf("\r\nw  TPM_ForceClear (sequence)" );
  4069c8:	4822      	ldr	r0, [pc, #136]	; (406a54 <menuHandler+0xfc>)
  4069ca:	47a0      	blx	r4
	printf("\r\nx  enable/activate TPM (sequence)" );
  4069cc:	4822      	ldr	r0, [pc, #136]	; (406a58 <menuHandler+0x100>)
  4069ce:	47a0      	blx	r4
	printf("\r\ny  disable/deactivate TPM (sequence)" );
  4069d0:	4822      	ldr	r0, [pc, #136]	; (406a5c <menuHandler+0x104>)
  4069d2:	47a0      	blx	r4
	printf("\r\nz  display known keys" );
  4069d4:	4822      	ldr	r0, [pc, #136]	; (406a60 <menuHandler+0x108>)
  4069d6:	47a0      	blx	r4
	printf("\r\n" );
  4069d8:	4628      	mov	r0, r5
  4069da:	47a0      	blx	r4
	printf("\r\n" );
  4069dc:	4628      	mov	r0, r5
  4069de:	47a0      	blx	r4
//	printf( "\r\nq)  quit demo                   ");

	printf("\r\n\r\nplease pick a command: ");
  4069e0:	4820      	ldr	r0, [pc, #128]	; (406a64 <menuHandler+0x10c>)
  4069e2:	47a0      	blx	r4
    scanf( " %c", &option);
  4069e4:	4820      	ldr	r0, [pc, #128]	; (406a68 <menuHandler+0x110>)
  4069e6:	f10d 0107 	add.w	r1, sp, #7
  4069ea:	4b20      	ldr	r3, [pc, #128]	; (406a6c <menuHandler+0x114>)
  4069ec:	4798      	blx	r3
	return option;
}
  4069ee:	f89d 0007 	ldrb.w	r0, [sp, #7]
  4069f2:	b002      	add	sp, #8
  4069f4:	bd70      	pop	{r4, r5, r6, pc}
  4069f6:	bf00      	nop
  4069f8:	00410250 	.word	0x00410250
  4069fc:	00406f8d 	.word	0x00406f8d
  406a00:	00410258 	.word	0x00410258
  406a04:	0041025c 	.word	0x0041025c
  406a08:	00410284 	.word	0x00410284
  406a0c:	0040f6fc 	.word	0x0040f6fc
  406a10:	004102ac 	.word	0x004102ac
  406a14:	004102d4 	.word	0x004102d4
  406a18:	004102dc 	.word	0x004102dc
  406a1c:	004102f8 	.word	0x004102f8
  406a20:	00410314 	.word	0x00410314
  406a24:	0041032c 	.word	0x0041032c
  406a28:	00410350 	.word	0x00410350
  406a2c:	00410374 	.word	0x00410374
  406a30:	00410390 	.word	0x00410390
  406a34:	004103ac 	.word	0x004103ac
  406a38:	004103c8 	.word	0x004103c8
  406a3c:	004103e4 	.word	0x004103e4
  406a40:	00410404 	.word	0x00410404
  406a44:	00410418 	.word	0x00410418
  406a48:	00410434 	.word	0x00410434
  406a4c:	00410458 	.word	0x00410458
  406a50:	00410480 	.word	0x00410480
  406a54:	004104a4 	.word	0x004104a4
  406a58:	004104c4 	.word	0x004104c4
  406a5c:	004104e8 	.word	0x004104e8
  406a60:	00410510 	.word	0x00410510
  406a64:	00410528 	.word	0x00410528
  406a68:	00410544 	.word	0x00410544
  406a6c:	00406fb5 	.word	0x00406fb5

00406a70 <doCommand>:

void doCommand(uint8_t menuOption)
{
  406a70:	b500      	push	{lr}
  406a72:	b083      	sub	sp, #12
  406a74:	f88d 0007 	strb.w	r0, [sp, #7]
	switch(menuOption) {
  406a78:	4601      	mov	r1, r0
  406a7a:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
  406a7e:	2b49      	cmp	r3, #73	; 0x49
  406a80:	d871      	bhi.n	406b66 <doCommand+0xf6>
  406a82:	e8df f003 	tbb	[pc, r3]
  406a86:	2925      	.short	0x2925
  406a88:	3935312d 	.word	0x3935312d
  406a8c:	7070703d 	.word	0x7070703d
  406a90:	70707070 	.word	0x70707070
  406a94:	45417070 	.word	0x45417070
  406a98:	70704d49 	.word	0x70704d49
  406a9c:	70707070 	.word	0x70707070
  406aa0:	70707070 	.word	0x70707070
  406aa4:	6c707070 	.word	0x6c707070
  406aa8:	59555170 	.word	0x59555170
  406aac:	6965615d 	.word	0x6965615d
  406ab0:	70707070 	.word	0x70707070
  406ab4:	45417070 	.word	0x45417070
  406ab8:	70704d49 	.word	0x70704d49
  406abc:	70707070 	.word	0x70707070
  406ac0:	70707070 	.word	0x70707070
  406ac4:	6c707070 	.word	0x6c707070
  406ac8:	59555170 	.word	0x59555170
  406acc:	6965615d 	.word	0x6965615d
		case '1':
		commandHandler("TPM_Startup_Clear");
  406ad0:	482a      	ldr	r0, [pc, #168]	; (406b7c <doCommand+0x10c>)
  406ad2:	4b2b      	ldr	r3, [pc, #172]	; (406b80 <doCommand+0x110>)
  406ad4:	4798      	blx	r3
		break;
  406ad6:	e04e      	b.n	406b76 <doCommand+0x106>
		case '2':
		commandHandler("contSelfTest");
  406ad8:	482a      	ldr	r0, [pc, #168]	; (406b84 <doCommand+0x114>)
  406ada:	4b29      	ldr	r3, [pc, #164]	; (406b80 <doCommand+0x110>)
  406adc:	4798      	blx	r3
		break;
  406ade:	e04a      	b.n	406b76 <doCommand+0x106>
		case '3':
		commandHandler("createEKPair");
  406ae0:	4829      	ldr	r0, [pc, #164]	; (406b88 <doCommand+0x118>)
  406ae2:	4b27      	ldr	r3, [pc, #156]	; (406b80 <doCommand+0x110>)
  406ae4:	4798      	blx	r3
		break;
  406ae6:	e046      	b.n	406b76 <doCommand+0x106>
		case '4':
		commandHandler("takeOwnership");
  406ae8:	4828      	ldr	r0, [pc, #160]	; (406b8c <doCommand+0x11c>)
  406aea:	4b25      	ldr	r3, [pc, #148]	; (406b80 <doCommand+0x110>)
  406aec:	4798      	blx	r3
		break;
  406aee:	e042      	b.n	406b76 <doCommand+0x106>
		case '5':
		commandHandler("createWrapKey");
  406af0:	4827      	ldr	r0, [pc, #156]	; (406b90 <doCommand+0x120>)
  406af2:	4b23      	ldr	r3, [pc, #140]	; (406b80 <doCommand+0x110>)
  406af4:	4798      	blx	r3
		break;
  406af6:	e03e      	b.n	406b76 <doCommand+0x106>
		case '6':
		commandHandler("loadKey");
  406af8:	4826      	ldr	r0, [pc, #152]	; (406b94 <doCommand+0x124>)
  406afa:	4b21      	ldr	r3, [pc, #132]	; (406b80 <doCommand+0x110>)
  406afc:	4798      	blx	r3
		break;
  406afe:	e03a      	b.n	406b76 <doCommand+0x106>
		case '7':
		commandHandler("seal");
  406b00:	4825      	ldr	r0, [pc, #148]	; (406b98 <doCommand+0x128>)
  406b02:	4b1f      	ldr	r3, [pc, #124]	; (406b80 <doCommand+0x110>)
  406b04:	4798      	blx	r3
		break;
  406b06:	e036      	b.n	406b76 <doCommand+0x106>
		case 'A':
		case 'a':
		commandHandler("unSeal");
  406b08:	4824      	ldr	r0, [pc, #144]	; (406b9c <doCommand+0x12c>)
  406b0a:	4b1d      	ldr	r3, [pc, #116]	; (406b80 <doCommand+0x110>)
  406b0c:	4798      	blx	r3
		break;
  406b0e:	e032      	b.n	406b76 <doCommand+0x106>
		
		case 'B':
		case 'b':
		commandHandler("sign");
  406b10:	4823      	ldr	r0, [pc, #140]	; (406ba0 <doCommand+0x130>)
  406b12:	4b1b      	ldr	r3, [pc, #108]	; (406b80 <doCommand+0x110>)
  406b14:	4798      	blx	r3
		break;
  406b16:	e02e      	b.n	406b76 <doCommand+0x106>
		
		case 'C':
		case 'c':
		commandHandler("verifySign");
  406b18:	4822      	ldr	r0, [pc, #136]	; (406ba4 <doCommand+0x134>)
  406b1a:	4b19      	ldr	r3, [pc, #100]	; (406b80 <doCommand+0x110>)
  406b1c:	4798      	blx	r3
		break;
  406b1e:	e02a      	b.n	406b76 <doCommand+0x106>
		
		case 'D':
		case 'd':
		commandHandler("getPubKey");
  406b20:	4821      	ldr	r0, [pc, #132]	; (406ba8 <doCommand+0x138>)
  406b22:	4b17      	ldr	r3, [pc, #92]	; (406b80 <doCommand+0x110>)
  406b24:	4798      	blx	r3
		break;
  406b26:	e026      	b.n	406b76 <doCommand+0x106>
		
		case 'T':
		case 't':
		commandHandler("getCap_versVal");
  406b28:	4820      	ldr	r0, [pc, #128]	; (406bac <doCommand+0x13c>)
  406b2a:	4b15      	ldr	r3, [pc, #84]	; (406b80 <doCommand+0x110>)
  406b2c:	4798      	blx	r3
		break;
  406b2e:	e022      	b.n	406b76 <doCommand+0x106>
		
		case 'U':
		case 'u':
		commandHandler("reset");
  406b30:	481f      	ldr	r0, [pc, #124]	; (406bb0 <doCommand+0x140>)
  406b32:	4b13      	ldr	r3, [pc, #76]	; (406b80 <doCommand+0x110>)
  406b34:	4798      	blx	r3
		break;
  406b36:	e01e      	b.n	406b76 <doCommand+0x106>
		
		case 'V':
		case 'v':
		commandHandler("flushKey");
  406b38:	481e      	ldr	r0, [pc, #120]	; (406bb4 <doCommand+0x144>)
  406b3a:	4b11      	ldr	r3, [pc, #68]	; (406b80 <doCommand+0x110>)
  406b3c:	4798      	blx	r3
		break;
  406b3e:	e01a      	b.n	406b76 <doCommand+0x106>
		
		case 'W':
		case 'w':
		commandHandler("forceClear");
  406b40:	481d      	ldr	r0, [pc, #116]	; (406bb8 <doCommand+0x148>)
  406b42:	4b0f      	ldr	r3, [pc, #60]	; (406b80 <doCommand+0x110>)
  406b44:	4798      	blx	r3
		break;
  406b46:	e016      	b.n	406b76 <doCommand+0x106>
		
		case 'X':
		case 'x':
		commandHandler("physSetDeact_false");
  406b48:	481c      	ldr	r0, [pc, #112]	; (406bbc <doCommand+0x14c>)
  406b4a:	4b0d      	ldr	r3, [pc, #52]	; (406b80 <doCommand+0x110>)
  406b4c:	4798      	blx	r3
		break;
  406b4e:	e012      	b.n	406b76 <doCommand+0x106>
		
		case 'Y':
		case 'y':
		commandHandler("physDisable");
  406b50:	481b      	ldr	r0, [pc, #108]	; (406bc0 <doCommand+0x150>)
  406b52:	4b0b      	ldr	r3, [pc, #44]	; (406b80 <doCommand+0x110>)
  406b54:	4798      	blx	r3
		break;
  406b56:	e00e      	b.n	406b76 <doCommand+0x106>
		
		case 'Z':
		case 'z':
		showKnownKeys();
  406b58:	4b1a      	ldr	r3, [pc, #104]	; (406bc4 <doCommand+0x154>)
  406b5a:	4798      	blx	r3
		break;
  406b5c:	e00b      	b.n	406b76 <doCommand+0x106>
		
		case 'R':
		case 'r':
		commandHandler("generateRandN");
  406b5e:	481a      	ldr	r0, [pc, #104]	; (406bc8 <doCommand+0x158>)
  406b60:	4b07      	ldr	r3, [pc, #28]	; (406b80 <doCommand+0x110>)
  406b62:	4798      	blx	r3
		break;
  406b64:	e007      	b.n	406b76 <doCommand+0x106>
// 			break;
// 		case 'Y':
// 			commandHandler("terminateHandle1");
// 			break;
		default:
		printf("\r\nInvalid option: %c", menuOption);
  406b66:	4819      	ldr	r0, [pc, #100]	; (406bcc <doCommand+0x15c>)
  406b68:	4b19      	ldr	r3, [pc, #100]	; (406bd0 <doCommand+0x160>)
  406b6a:	4798      	blx	r3
		scanf("%c", &menuOption);
  406b6c:	4819      	ldr	r0, [pc, #100]	; (406bd4 <doCommand+0x164>)
  406b6e:	f10d 0107 	add.w	r1, sp, #7
  406b72:	4b19      	ldr	r3, [pc, #100]	; (406bd8 <doCommand+0x168>)
  406b74:	4798      	blx	r3
	}
}
  406b76:	b003      	add	sp, #12
  406b78:	f85d fb04 	ldr.w	pc, [sp], #4
  406b7c:	00410548 	.word	0x00410548
  406b80:	00404635 	.word	0x00404635
  406b84:	0040f2f0 	.word	0x0040f2f0
  406b88:	0040f32c 	.word	0x0040f32c
  406b8c:	0040f3f0 	.word	0x0040f3f0
  406b90:	0041055c 	.word	0x0041055c
  406b94:	0041056c 	.word	0x0041056c
  406b98:	00410574 	.word	0x00410574
  406b9c:	0041057c 	.word	0x0041057c
  406ba0:	00410584 	.word	0x00410584
  406ba4:	0041058c 	.word	0x0041058c
  406ba8:	0040ff60 	.word	0x0040ff60
  406bac:	00410598 	.word	0x00410598
  406bb0:	004105a8 	.word	0x004105a8
  406bb4:	004105b0 	.word	0x004105b0
  406bb8:	004105bc 	.word	0x004105bc
  406bbc:	004105c8 	.word	0x004105c8
  406bc0:	004105dc 	.word	0x004105dc
  406bc4:	00406d6d 	.word	0x00406d6d
  406bc8:	0040f3bc 	.word	0x0040f3bc
  406bcc:	004105e8 	.word	0x004105e8
  406bd0:	00406f8d 	.word	0x00406f8d
  406bd4:	0040ec48 	.word	0x0040ec48
  406bd8:	00406fb5 	.word	0x00406fb5

00406bdc <getRandomNum>:

}
/*****************************************************************************************************/
// uses 0xA5 if not real randoms
void getRandomNum(uint8_t *dest, uint16_t count, randType randFlag)
{
  406bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  406bde:	b083      	sub	sp, #12
  406be0:	468c      	mov	ip, r1
	uint8_t	randBuf[4];
	//uint16_t numBytes;

	if( randFlag == realRandom)
  406be2:	2a01      	cmp	r2, #1
  406be4:	d11b      	bne.n	406c1e <getRandomNum+0x42>
	{
		for(numBytes = 0; numBytes+4 < count; numBytes+=4)
  406be6:	2200      	movs	r2, #0
  406be8:	4b10      	ldr	r3, [pc, #64]	; (406c2c <getRandomNum+0x50>)
  406bea:	801a      	strh	r2, [r3, #0]
  406bec:	460e      	mov	r6, r1
  406bee:	2904      	cmp	r1, #4
  406bf0:	dd0a      	ble.n	406c08 <getRandomNum+0x2c>
  406bf2:	2304      	movs	r3, #4
  406bf4:	461f      	mov	r7, r3
  406bf6:	1d1c      	adds	r4, r3, #4
  406bf8:	b2a5      	uxth	r5, r4
  406bfa:	42b4      	cmp	r4, r6
  406bfc:	da01      	bge.n	406c02 <getRandomNum+0x26>
  406bfe:	462b      	mov	r3, r5
  406c00:	e7f8      	b.n	406bf4 <getRandomNum+0x18>
  406c02:	4a0a      	ldr	r2, [pc, #40]	; (406c2c <getRandomNum+0x50>)
  406c04:	8013      	strh	r3, [r2, #0]
  406c06:	e001      	b.n	406c0c <getRandomNum+0x30>
  406c08:	2700      	movs	r7, #0
  406c0a:	463b      	mov	r3, r7
		{
			//convertLongToArray(random(), &dest[numBytes]); rt todo, implement this
		}

		// remaining bytes
		if(numBytes < count)
  406c0c:	459c      	cmp	ip, r3
  406c0e:	d90a      	bls.n	406c26 <getRandomNum+0x4a>
		{
			//convertLongToArray(random(), randBuf);		 rt todo, implement this
			memmove(&dest[numBytes], randBuf, count - numBytes);
  406c10:	4418      	add	r0, r3
  406c12:	a901      	add	r1, sp, #4
  406c14:	ebc7 020c 	rsb	r2, r7, ip
  406c18:	4b05      	ldr	r3, [pc, #20]	; (406c30 <getRandomNum+0x54>)
  406c1a:	4798      	blx	r3
  406c1c:	e003      	b.n	406c26 <getRandomNum+0x4a>
		}
	}
	else
	{
        memset(dest, 0xA5, count);
  406c1e:	21a5      	movs	r1, #165	; 0xa5
  406c20:	4662      	mov	r2, ip
  406c22:	4b04      	ldr	r3, [pc, #16]	; (406c34 <getRandomNum+0x58>)
  406c24:	4798      	blx	r3
	}
}
  406c26:	b003      	add	sp, #12
  406c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c2a:	bf00      	nop
  406c2c:	20002af6 	.word	0x20002af6
  406c30:	00407045 	.word	0x00407045
  406c34:	00407239 	.word	0x00407239

00406c38 <getNonceOdd>:
/*****************************************************************************************************/
// uses nonceC if not real randoms
void getNonceOdd(uint8_t *dest, nonceType nonceFlag)
{
  406c38:	b538      	push	{r3, r4, r5, lr}
	if( nonceFlag == realNonce)
  406c3a:	2901      	cmp	r1, #1
  406c3c:	d104      	bne.n	406c48 <getNonceOdd+0x10>
	{
        getRandomNum(dest, SZ_DIGEST, realRandom);
  406c3e:	2114      	movs	r1, #20
  406c40:	2201      	movs	r2, #1
  406c42:	4b07      	ldr	r3, [pc, #28]	; (406c60 <getNonceOdd+0x28>)
  406c44:	4798      	blx	r3
  406c46:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		//memcpy_P(dest, nonceC, SZ_DIGEST);
		memcpy(dest, nonceC, SZ_DIGEST);
  406c48:	4b06      	ldr	r3, [pc, #24]	; (406c64 <getNonceOdd+0x2c>)
  406c4a:	681a      	ldr	r2, [r3, #0]
  406c4c:	685d      	ldr	r5, [r3, #4]
  406c4e:	689c      	ldr	r4, [r3, #8]
  406c50:	68d9      	ldr	r1, [r3, #12]
  406c52:	6002      	str	r2, [r0, #0]
  406c54:	6045      	str	r5, [r0, #4]
  406c56:	6084      	str	r4, [r0, #8]
  406c58:	60c1      	str	r1, [r0, #12]
  406c5a:	691a      	ldr	r2, [r3, #16]
  406c5c:	6102      	str	r2, [r0, #16]
  406c5e:	bd38      	pop	{r3, r4, r5, pc}
  406c60:	00406bdd 	.word	0x00406bdd
  406c64:	20000688 	.word	0x20000688

00406c68 <convertLongToArray>:
}
/*****************************************************************************************************/
// converts uint32 to MSB array
void convertLongToArray(uint32_t inVal, uint8_t *addr)
{
    *addr++ = (char)((inVal & 0xFF000000) >> 24);
  406c68:	0e03      	lsrs	r3, r0, #24
  406c6a:	700b      	strb	r3, [r1, #0]
    *addr++ = (char)((inVal & 0x00FF0000) >> 16);
  406c6c:	f3c0 4307 	ubfx	r3, r0, #16, #8
  406c70:	704b      	strb	r3, [r1, #1]
    *addr++ = (char)((inVal & 0x0000FF00) >> 8);
  406c72:	f3c0 2307 	ubfx	r3, r0, #8, #8
  406c76:	708b      	strb	r3, [r1, #2]
    *addr = (char)(inVal & 0x000000FF);
  406c78:	70c8      	strb	r0, [r1, #3]
  406c7a:	4770      	bx	lr

00406c7c <convertIntToArray>:
}
/*****************************************************************************************************/
// converts uint16 to MSB array
void convertIntToArray(uint16_t inVal, uint8_t *addr)
{
    *addr++ = (char)((inVal & 0xFF00) >> 8);
  406c7c:	0a03      	lsrs	r3, r0, #8
  406c7e:	700b      	strb	r3, [r1, #0]
    *addr = (char)(inVal & 0x00FF);
  406c80:	7048      	strb	r0, [r1, #1]
  406c82:	4770      	bx	lr

00406c84 <convertArrayToLong>:
        struct ul sul;
        uint32_t longvar;
    } theUnion;

    // Align The Individual Bytes In The Proper Order
    theUnion.sul.uc4 = *addr++;
  406c84:	7802      	ldrb	r2, [r0, #0]
  406c86:	2300      	movs	r3, #0
  406c88:	f362 631f 	bfi	r3, r2, #24, #8
    theUnion.sul.uc3 = *addr++;
  406c8c:	7842      	ldrb	r2, [r0, #1]
  406c8e:	f362 4317 	bfi	r3, r2, #16, #8
    theUnion.sul.uc2 = *addr++;
  406c92:	7882      	ldrb	r2, [r0, #2]
  406c94:	f362 230f 	bfi	r3, r2, #8, #8
    theUnion.sul.uc1 = *addr;
  406c98:	78c2      	ldrb	r2, [r0, #3]
  406c9a:	f362 0307 	bfi	r3, r2, #0, #8

    // Return The Value As A Unsigned Long
    return( theUnion.longvar );
}
  406c9e:	4618      	mov	r0, r3
  406ca0:	4770      	bx	lr
  406ca2:	bf00      	nop

00406ca4 <OSAPHandler>:

}	
/*****************************************************************************************************/
//void OSAPHandler( void *pCommand )
void OSAPHandler( TPM_Command *pCommand )
{
  406ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
  406ca6:	b083      	sub	sp, #12
	OSAPIn	*pOSAPIn = (OSAPIn*) xferBuf;
	OSAPOut	*pOSAPOut = (OSAPOut*) xferBuf;
	OSAPHashBuf *pOSAPHashBuf = (OSAPHashBuf*) workBuf0;

	// OSAP template is in xferBuf, setup the incoming OSAP parameters
	memmove(pOSAPIn->entityType, OSAPparms.entityType, sizeof(pOSAPIn->entityType));
  406ca8:	4d25      	ldr	r5, [pc, #148]	; (406d40 <OSAPHandler+0x9c>)
  406caa:	4b26      	ldr	r3, [pc, #152]	; (406d44 <OSAPHandler+0xa0>)
  406cac:	f833 2b02 	ldrh.w	r2, [r3], #2
  406cb0:	816a      	strh	r2, [r5, #10]
	memmove(pOSAPIn->entityValue, OSAPparms.entityValue, sizeof(pOSAPIn->entityValue));
  406cb2:	681b      	ldr	r3, [r3, #0]
  406cb4:	60eb      	str	r3, [r5, #12]

	// get an OSAPNonceOdd, save a copy for later
	getNonceOdd(pOSAPIn->nonceOddOSAP, fixedNonce);
  406cb6:	f105 0410 	add.w	r4, r5, #16
  406cba:	4620      	mov	r0, r4
  406cbc:	2100      	movs	r1, #0
  406cbe:	4b22      	ldr	r3, [pc, #136]	; (406d48 <OSAPHandler+0xa4>)
  406cc0:	4798      	blx	r3
	memmove(pOSAPHashBuf->nonceOddOSAP, pOSAPIn->nonceOddOSAP, sizeof(pOSAPHashBuf->nonceOddOSAP));
  406cc2:	4b22      	ldr	r3, [pc, #136]	; (406d4c <OSAPHandler+0xa8>)
  406cc4:	692a      	ldr	r2, [r5, #16]
  406cc6:	696e      	ldr	r6, [r5, #20]
  406cc8:	69a8      	ldr	r0, [r5, #24]
  406cca:	69e9      	ldr	r1, [r5, #28]
  406ccc:	601a      	str	r2, [r3, #0]
  406cce:	605e      	str	r6, [r3, #4]
  406cd0:	6098      	str	r0, [r3, #8]
  406cd2:	60d9      	str	r1, [r3, #12]
  406cd4:	6a2a      	ldr	r2, [r5, #32]
  406cd6:	611a      	str	r2, [r3, #16]

	// send/receive TPM bytes
	sendCommand(getResponse, getLog);
  406cd8:	2001      	movs	r0, #1
  406cda:	4601      	mov	r1, r0
  406cdc:	4b1c      	ldr	r3, [pc, #112]	; (406d50 <OSAPHandler+0xac>)
  406cde:	4798      	blx	r3

	// abort on error
//	if(convertArrayToLong(&xferBuf[6]) != TPM_SUCCESS)
	if(convertArrayToLong(pOSAPOut->returnCode) != TPM_SUCCESS)
  406ce0:	1da8      	adds	r0, r5, #6
  406ce2:	4b1c      	ldr	r3, [pc, #112]	; (406d54 <OSAPHandler+0xb0>)
  406ce4:	4798      	blx	r3
  406ce6:	bb40      	cbnz	r0, 406d3a <OSAPHandler+0x96>
		return;

	// retrieve OSAPNonceEven from TPM output
	memmove(pOSAPHashBuf->nonceEvenOSAP, pOSAPOut->nonceEvenOSAP, sizeof(pOSAPHashBuf->nonceEvenOSAP));
  406ce8:	4a1b      	ldr	r2, [pc, #108]	; (406d58 <OSAPHandler+0xb4>)
  406cea:	3412      	adds	r4, #18
  406cec:	6823      	ldr	r3, [r4, #0]
  406cee:	6865      	ldr	r5, [r4, #4]
  406cf0:	68a0      	ldr	r0, [r4, #8]
  406cf2:	68e1      	ldr	r1, [r4, #12]
  406cf4:	6013      	str	r3, [r2, #0]
  406cf6:	6055      	str	r5, [r2, #4]
  406cf8:	6090      	str	r0, [r2, #8]
  406cfa:	60d1      	str	r1, [r2, #12]
  406cfc:	6923      	ldr	r3, [r4, #16]
  406cfe:	6113      	str	r3, [r2, #16]
	// now do the hmac to create the session shared secret
	sha1_hmac(	OSAPparms.entityAuth,
				sizeof(OSAPparms.entityAuth),
				(uint8_t*) pOSAPHashBuf,
				sizeof(OSAPHashBuf),
				authSessions[currentAuthSession].HMACKey
  406d00:	4e16      	ldr	r6, [pc, #88]	; (406d5c <OSAPHandler+0xb8>)
  406d02:	7833      	ldrb	r3, [r6, #0]
  406d04:	4d16      	ldr	r5, [pc, #88]	; (406d60 <OSAPHandler+0xbc>)
  406d06:	eb05 1383 	add.w	r3, r5, r3, lsl #6
  406d0a:	332c      	adds	r3, #44	; 0x2c

	// retrieve OSAPNonceEven from TPM output
	memmove(pOSAPHashBuf->nonceEvenOSAP, pOSAPOut->nonceEvenOSAP, sizeof(pOSAPHashBuf->nonceEvenOSAP));

	// now do the hmac to create the session shared secret
	sha1_hmac(	OSAPparms.entityAuth,
  406d0c:	9300      	str	r3, [sp, #0]
  406d0e:	4815      	ldr	r0, [pc, #84]	; (406d64 <OSAPHandler+0xc0>)
  406d10:	2114      	movs	r1, #20
  406d12:	2328      	movs	r3, #40	; 0x28
  406d14:	4f14      	ldr	r7, [pc, #80]	; (406d68 <OSAPHandler+0xc4>)
  406d16:	47b8      	blx	r7
				sizeof(OSAPHashBuf),
				authSessions[currentAuthSession].HMACKey
			 );

	// save the session authHandle
	memmove(authSessions[currentAuthSession].handle, pOSAPOut->authHandle, sizeof(pOSAPOut->authHandle));
  406d18:	7833      	ldrb	r3, [r6, #0]
  406d1a:	019b      	lsls	r3, r3, #6
  406d1c:	1959      	adds	r1, r3, r5
  406d1e:	f854 2c18 	ldr.w	r2, [r4, #-24]
  406d22:	515a      	str	r2, [r3, r5]

	// save the session nonceEven
	memmove(authSessions[currentAuthSession].nonceEven, pOSAPOut->nonceEven, sizeof(pOSAPOut->nonceEven));
  406d24:	f854 2d14 	ldr.w	r2, [r4, #-20]!
  406d28:	6866      	ldr	r6, [r4, #4]
  406d2a:	68a5      	ldr	r5, [r4, #8]
  406d2c:	68e0      	ldr	r0, [r4, #12]
  406d2e:	604a      	str	r2, [r1, #4]
  406d30:	608e      	str	r6, [r1, #8]
  406d32:	60cd      	str	r5, [r1, #12]
  406d34:	6108      	str	r0, [r1, #16]
  406d36:	6922      	ldr	r2, [r4, #16]
  406d38:	614a      	str	r2, [r1, #20]

}
  406d3a:	b003      	add	sp, #12
  406d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d3e:	bf00      	nop
  406d40:	2000239c 	.word	0x2000239c
  406d44:	2000279c 	.word	0x2000279c
  406d48:	00406c39 	.word	0x00406c39
  406d4c:	200028cc 	.word	0x200028cc
  406d50:	00406815 	.word	0x00406815
  406d54:	00406c85 	.word	0x00406c85
  406d58:	200028b8 	.word	0x200028b8
  406d5c:	20002af8 	.word	0x20002af8
  406d60:	2000231c 	.word	0x2000231c
  406d64:	200027a2 	.word	0x200027a2
  406d68:	00405eb1 	.word	0x00405eb1

00406d6c <showKnownKeys>:
   // Return The Value As A Unsigned Int
   return( valueShort );
}
/*****************************************************************************************************/
void showKnownKeys(void)
{
  406d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d70:	b084      	sub	sp, #16
	uint16_t	numLoadedKeys;
	uint8_t 	(*pHandle)[SZ_HAND];
	uint8_t		i;

	numLoadedKeys = getKnownKeyHandles(workBuf0);
  406d72:	481a      	ldr	r0, [pc, #104]	; (406ddc <showKnownKeys+0x70>)
  406d74:	4b1a      	ldr	r3, [pc, #104]	; (406de0 <showKnownKeys+0x74>)
  406d76:	4798      	blx	r3
  406d78:	4607      	mov	r7, r0
	if( numLoadedKeys != 0 )
  406d7a:	b308      	cbz	r0, 406dc0 <showKnownKeys+0x54>
	{
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
  406d7c:	4819      	ldr	r0, [pc, #100]	; (406de4 <showKnownKeys+0x78>)
  406d7e:	4b1a      	ldr	r3, [pc, #104]	; (406de8 <showKnownKeys+0x7c>)
  406d80:	4798      	blx	r3
		for(i=0; i < numLoadedKeys; i++)
  406d82:	2100      	movs	r1, #0
  406d84:	f88d 100f 	strb.w	r1, [sp, #15]
		{
			printf("\r\n        %d: ", (i+1) );
  406d88:	f8df 8074 	ldr.w	r8, [pc, #116]	; 406e00 <showKnownKeys+0x94>
  406d8c:	4e16      	ldr	r6, [pc, #88]	; (406de8 <showKnownKeys+0x7c>)
			printf("%02X %02X %02X %02X",
						pHandle[i][0], pHandle[i][1],
  406d8e:	4d13      	ldr	r5, [pc, #76]	; (406ddc <showKnownKeys+0x70>)
	{
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
		for(i=0; i < numLoadedKeys; i++)
		{
			printf("\r\n        %d: ", (i+1) );
  406d90:	4640      	mov	r0, r8
  406d92:	3101      	adds	r1, #1
  406d94:	47b0      	blx	r6
			printf("%02X %02X %02X %02X",
						pHandle[i][0], pHandle[i][1],
  406d96:	f89d 300f 	ldrb.w	r3, [sp, #15]
  406d9a:	eb05 0483 	add.w	r4, r5, r3, lsl #2
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
		for(i=0; i < numLoadedKeys; i++)
		{
			printf("\r\n        %d: ", (i+1) );
			printf("%02X %02X %02X %02X",
  406d9e:	f815 1023 	ldrb.w	r1, [r5, r3, lsl #2]
  406da2:	7862      	ldrb	r2, [r4, #1]
  406da4:	78a3      	ldrb	r3, [r4, #2]
  406da6:	78e0      	ldrb	r0, [r4, #3]
  406da8:	9000      	str	r0, [sp, #0]
  406daa:	4810      	ldr	r0, [pc, #64]	; (406dec <showKnownKeys+0x80>)
  406dac:	47b0      	blx	r6
	numLoadedKeys = getKnownKeyHandles(workBuf0);
	if( numLoadedKeys != 0 )
	{
		pHandle = (uint8_t (*)[SZ_HAND]) workBuf0;
		printf("\r\n\r\n    known keyHandles:");
		for(i=0; i < numLoadedKeys; i++)
  406dae:	f89d 100f 	ldrb.w	r1, [sp, #15]
  406db2:	3101      	adds	r1, #1
  406db4:	b2c9      	uxtb	r1, r1
  406db6:	f88d 100f 	strb.w	r1, [sp, #15]
  406dba:	428f      	cmp	r7, r1
  406dbc:	d903      	bls.n	406dc6 <showKnownKeys+0x5a>
  406dbe:	e7e7      	b.n	406d90 <showKnownKeys+0x24>
		}
	}
	else
	{
		
		printf("\r\n\r\nNo loaded keys to display");
  406dc0:	480b      	ldr	r0, [pc, #44]	; (406df0 <showKnownKeys+0x84>)
  406dc2:	4b09      	ldr	r3, [pc, #36]	; (406de8 <showKnownKeys+0x7c>)
  406dc4:	4798      	blx	r3
	}

	printf("\r\n\r\npress any key to continue...");
  406dc6:	480b      	ldr	r0, [pc, #44]	; (406df4 <showKnownKeys+0x88>)
  406dc8:	4b07      	ldr	r3, [pc, #28]	; (406de8 <showKnownKeys+0x7c>)
  406dca:	4798      	blx	r3
	scanf("%c", &i);
  406dcc:	480a      	ldr	r0, [pc, #40]	; (406df8 <showKnownKeys+0x8c>)
  406dce:	f10d 010f 	add.w	r1, sp, #15
  406dd2:	4b0a      	ldr	r3, [pc, #40]	; (406dfc <showKnownKeys+0x90>)
  406dd4:	4798      	blx	r3
}
  406dd6:	b004      	add	sp, #16
  406dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ddc:	200028b8 	.word	0x200028b8
  406de0:	00406669 	.word	0x00406669
  406de4:	00410600 	.word	0x00410600
  406de8:	00406f8d 	.word	0x00406f8d
  406dec:	0041061c 	.word	0x0041061c
  406df0:	00410630 	.word	0x00410630
  406df4:	00410650 	.word	0x00410650
  406df8:	0040ec48 	.word	0x0040ec48
  406dfc:	00406fb5 	.word	0x00406fb5
  406e00:	0040f0a8 	.word	0x0040f0a8

00406e04 <selectHandleSlot>:
/*****************************************************************************************************/
uint8_t	selectHandleSlot(uint8_t *workBuf, char* promptSTR, SRKopt SRKflag)
{
  406e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e08:	b085      	sub	sp, #20
  406e0a:	4607      	mov	r7, r0
  406e0c:	9100      	str	r1, [sp, #0]
  406e0e:	9201      	str	r2, [sp, #4]
	// have been subsequently flushed; it is always necessary to call findKeyHandle on
	// the user's selection to get the correct handle slot

	// let the user pick a parent key if any are available
	validOption = false;
	numLoadedKeys = getKnownKeyHandles(workBuf);	// fills workBuf with packed array of valid handles
  406e10:	4b2c      	ldr	r3, [pc, #176]	; (406ec4 <selectHandleSlot+0xc0>)
  406e12:	4798      	blx	r3

	if( (numLoadedKeys == 0) && (SRKflag == excludeSRK) )
  406e14:	4604      	mov	r4, r0
  406e16:	b948      	cbnz	r0, 406e2c <selectHandleSlot+0x28>
  406e18:	9a01      	ldr	r2, [sp, #4]
  406e1a:	2a01      	cmp	r2, #1
  406e1c:	d14a      	bne.n	406eb4 <selectHandleSlot+0xb0>
	{
		printf("\r\n    no known keys!\r\n");
  406e1e:	482a      	ldr	r0, [pc, #168]	; (406ec8 <selectHandleSlot+0xc4>)
  406e20:	4c2a      	ldr	r4, [pc, #168]	; (406ecc <selectHandleSlot+0xc8>)
  406e22:	47a0      	blx	r4
		printf("\r\n    aborting...\r\n" );
  406e24:	482a      	ldr	r0, [pc, #168]	; (406ed0 <selectHandleSlot+0xcc>)
  406e26:	47a0      	blx	r4
		return INVALID_HANDLE;
  406e28:	20ff      	movs	r0, #255	; 0xff
  406e2a:	e047      	b.n	406ebc <selectHandleSlot+0xb8>

	if( numLoadedKeys != 0 )
	{
		while( validOption == false )
		{
			printf("\r\n    known keyHandles:" );
  406e2c:	4829      	ldr	r0, [pc, #164]	; (406ed4 <selectHandleSlot+0xd0>)
  406e2e:	4b27      	ldr	r3, [pc, #156]	; (406ecc <selectHandleSlot+0xc8>)
  406e30:	4798      	blx	r3
  406e32:	3c01      	subs	r4, #1
  406e34:	fa1f fb84 	uxth.w	fp, r4
  406e38:	f10b 0b02 	add.w	fp, fp, #2
  406e3c:	f04f 0904 	mov.w	r9, #4
  406e40:	f04f 0a01 	mov.w	sl, #1
			for(i=0; i < numLoadedKeys; i++)
			{
				printf("\r\n        %d: ", (i+1) ); 
  406e44:	4d21      	ldr	r5, [pc, #132]	; (406ecc <selectHandleSlot+0xc8>)
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
					printf( "%02X ", workBuf[j] );
  406e46:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 406eec <selectHandleSlot+0xe8>
		while( validOption == false )
		{
			printf("\r\n    known keyHandles:" );
			for(i=0; i < numLoadedKeys; i++)
			{
				printf("\r\n        %d: ", (i+1) ); 
  406e4a:	4823      	ldr	r0, [pc, #140]	; (406ed8 <selectHandleSlot+0xd4>)
  406e4c:	4651      	mov	r1, sl
  406e4e:	47a8      	blx	r5
  406e50:	f1a9 0404 	sub.w	r4, r9, #4
  406e54:	b2a4      	uxth	r4, r4
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
  406e56:	464e      	mov	r6, r9
  406e58:	454c      	cmp	r4, r9
  406e5a:	da06      	bge.n	406e6a <selectHandleSlot+0x66>
					printf( "%02X ", workBuf[j] );
  406e5c:	4640      	mov	r0, r8
  406e5e:	5d39      	ldrb	r1, [r7, r4]
  406e60:	47a8      	blx	r5
		{
			printf("\r\n    known keyHandles:" );
			for(i=0; i < numLoadedKeys; i++)
			{
				printf("\r\n        %d: ", (i+1) ); 
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
  406e62:	3401      	adds	r4, #1
  406e64:	b2a4      	uxth	r4, r4
  406e66:	42b4      	cmp	r4, r6
  406e68:	dbf8      	blt.n	406e5c <selectHandleSlot+0x58>
  406e6a:	f10a 0a01 	add.w	sl, sl, #1
  406e6e:	f109 0904 	add.w	r9, r9, #4
	if( numLoadedKeys != 0 )
	{
		while( validOption == false )
		{
			printf("\r\n    known keyHandles:" );
			for(i=0; i < numLoadedKeys; i++)
  406e72:	45da      	cmp	sl, fp
  406e74:	d1e9      	bne.n	406e4a <selectHandleSlot+0x46>
				for(j = i*SZ_HAND; j < i*SZ_HAND + SZ_HAND; j++)
					printf( "%02X ", workBuf[j] );
			}

			// prompt for the selection
			printf(promptSTR );
  406e76:	9800      	ldr	r0, [sp, #0]
  406e78:	4b14      	ldr	r3, [pc, #80]	; (406ecc <selectHandleSlot+0xc8>)
  406e7a:	4798      	blx	r3
			
			//scanf("%d*", &selectNum);
			get_user_input(NULL,0,&selectNum, USER_NUM);
  406e7c:	2000      	movs	r0, #0
  406e7e:	4601      	mov	r1, r0
  406e80:	aa03      	add	r2, sp, #12
  406e82:	2301      	movs	r3, #1
  406e84:	4c15      	ldr	r4, [pc, #84]	; (406edc <selectHandleSlot+0xd8>)
  406e86:	47a0      	blx	r4

			if( (selectNum == 0) && (SRKflag == includeSRK) )			// SRK
  406e88:	9b03      	ldr	r3, [sp, #12]
  406e8a:	b90b      	cbnz	r3, 406e90 <selectHandleSlot+0x8c>
  406e8c:	9a01      	ldr	r2, [sp, #4]
  406e8e:	b1a2      	cbz	r2, 406eba <selectHandleSlot+0xb6>
				return selectNum;

			// get the slot associated with this selection
			else if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf[(selectNum-1)*SZ_HAND]))) == INVALID_HANDLE)
  406e90:	1e58      	subs	r0, r3, #1
  406e92:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  406e96:	4b12      	ldr	r3, [pc, #72]	; (406ee0 <selectHandleSlot+0xdc>)
  406e98:	4798      	blx	r3
  406e9a:	4b12      	ldr	r3, [pc, #72]	; (406ee4 <selectHandleSlot+0xe0>)
  406e9c:	4798      	blx	r3
  406e9e:	28ff      	cmp	r0, #255	; 0xff
				printf( "\r\n    aborting...\r\n" );
				return INVALID_HANDLE;
			}
			else
			{
				slotNum++;				// account for 1-based selection
  406ea0:	bf18      	it	ne
  406ea2:	3001      	addne	r0, #1

			if( (selectNum == 0) && (SRKflag == includeSRK) )			// SRK
				return selectNum;

			// get the slot associated with this selection
			else if( (slotNum = findKeyHandle(convertArrayToLong(&workBuf[(selectNum-1)*SZ_HAND]))) == INVALID_HANDLE)
  406ea4:	d107      	bne.n	406eb6 <selectHandleSlot+0xb2>
			{
				printf("\r\n    invalid key number" );
  406ea6:	4810      	ldr	r0, [pc, #64]	; (406ee8 <selectHandleSlot+0xe4>)
  406ea8:	4c08      	ldr	r4, [pc, #32]	; (406ecc <selectHandleSlot+0xc8>)
  406eaa:	47a0      	blx	r4
				printf( "\r\n    aborting...\r\n" );
  406eac:	4808      	ldr	r0, [pc, #32]	; (406ed0 <selectHandleSlot+0xcc>)
  406eae:	47a0      	blx	r4
				return INVALID_HANDLE;
  406eb0:	20ff      	movs	r0, #255	; 0xff
  406eb2:	e003      	b.n	406ebc <selectHandleSlot+0xb8>
				slotNum++;				// account for 1-based selection
				validOption = true;
			}
		}
	}
	else slotNum = 0;	// no keys loaded yet, must use SRK as parent
  406eb4:	2000      	movs	r0, #0

	return slotNum;
  406eb6:	b2c0      	uxtb	r0, r0
  406eb8:	e000      	b.n	406ebc <selectHandleSlot+0xb8>
			
			//scanf("%d*", &selectNum);
			get_user_input(NULL,0,&selectNum, USER_NUM);

			if( (selectNum == 0) && (SRKflag == includeSRK) )			// SRK
				return selectNum;
  406eba:	2000      	movs	r0, #0
		}
	}
	else slotNum = 0;	// no keys loaded yet, must use SRK as parent

	return slotNum;
}
  406ebc:	b005      	add	sp, #20
  406ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ec2:	bf00      	nop
  406ec4:	00406669 	.word	0x00406669
  406ec8:	0040f0f0 	.word	0x0040f0f0
  406ecc:	00406f8d 	.word	0x00406f8d
  406ed0:	0040f108 	.word	0x0040f108
  406ed4:	0040f090 	.word	0x0040f090
  406ed8:	0040f0a8 	.word	0x0040f0a8
  406edc:	00404371 	.word	0x00404371
  406ee0:	00406c85 	.word	0x00406c85
  406ee4:	00406729 	.word	0x00406729
  406ee8:	00410674 	.word	0x00410674
  406eec:	0040ec78 	.word	0x0040ec78

00406ef0 <board_init>:
#include "ioport.h"
#include "pmc.h"
#include "ioport.h"

void board_init(void)
{
  406ef0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT 
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  406ef2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  406ef6:	4b0c      	ldr	r3, [pc, #48]	; (406f28 <board_init+0x38>)
  406ef8:	605a      	str	r2, [r3, #4]
  406efa:	200b      	movs	r0, #11
  406efc:	4c0b      	ldr	r4, [pc, #44]	; (406f2c <board_init+0x3c>)
  406efe:	47a0      	blx	r4
  406f00:	200c      	movs	r0, #12
  406f02:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED_STAT1, LED_STAT1_FLAGS);
  406f04:	2020      	movs	r0, #32
  406f06:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  406f0a:	4c09      	ldr	r4, [pc, #36]	; (406f30 <board_init+0x40>)
  406f0c:	47a0      	blx	r4
	gpio_configure_pin(LED_STAT2, LED_STAT2_FLAGS);
  406f0e:	2021      	movs	r0, #33	; 0x21
  406f10:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  406f14:	47a0      	blx	r4
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  406f16:	2003      	movs	r0, #3
  406f18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406f1c:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  406f1e:	2004      	movs	r0, #4
  406f20:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406f24:	47a0      	blx	r4
  406f26:	bd10      	pop	{r4, pc}
  406f28:	400e1450 	.word	0x400e1450
  406f2c:	004014e5 	.word	0x004014e5
  406f30:	0040122d 	.word	0x0040122d

00406f34 <atoi>:
  406f34:	2100      	movs	r1, #0
  406f36:	220a      	movs	r2, #10
  406f38:	f000 bc78 	b.w	40782c <strtol>

00406f3c <__libc_init_array>:
  406f3c:	b570      	push	{r4, r5, r6, lr}
  406f3e:	4e0f      	ldr	r6, [pc, #60]	; (406f7c <__libc_init_array+0x40>)
  406f40:	4d0f      	ldr	r5, [pc, #60]	; (406f80 <__libc_init_array+0x44>)
  406f42:	1b76      	subs	r6, r6, r5
  406f44:	10b6      	asrs	r6, r6, #2
  406f46:	d007      	beq.n	406f58 <__libc_init_array+0x1c>
  406f48:	3d04      	subs	r5, #4
  406f4a:	2400      	movs	r4, #0
  406f4c:	3401      	adds	r4, #1
  406f4e:	f855 3f04 	ldr.w	r3, [r5, #4]!
  406f52:	4798      	blx	r3
  406f54:	42a6      	cmp	r6, r4
  406f56:	d1f9      	bne.n	406f4c <__libc_init_array+0x10>
  406f58:	4e0a      	ldr	r6, [pc, #40]	; (406f84 <__libc_init_array+0x48>)
  406f5a:	4d0b      	ldr	r5, [pc, #44]	; (406f88 <__libc_init_array+0x4c>)
  406f5c:	1b76      	subs	r6, r6, r5
  406f5e:	f009 fcf9 	bl	410954 <_init>
  406f62:	10b6      	asrs	r6, r6, #2
  406f64:	d008      	beq.n	406f78 <__libc_init_array+0x3c>
  406f66:	3d04      	subs	r5, #4
  406f68:	2400      	movs	r4, #0
  406f6a:	3401      	adds	r4, #1
  406f6c:	f855 3f04 	ldr.w	r3, [r5, #4]!
  406f70:	4798      	blx	r3
  406f72:	42a6      	cmp	r6, r4
  406f74:	d1f9      	bne.n	406f6a <__libc_init_array+0x2e>
  406f76:	bd70      	pop	{r4, r5, r6, pc}
  406f78:	bd70      	pop	{r4, r5, r6, pc}
  406f7a:	bf00      	nop
  406f7c:	00410960 	.word	0x00410960
  406f80:	00410960 	.word	0x00410960
  406f84:	00410968 	.word	0x00410968
  406f88:	00410960 	.word	0x00410960

00406f8c <iprintf>:
  406f8c:	b40f      	push	{r0, r1, r2, r3}
  406f8e:	b500      	push	{lr}
  406f90:	4a07      	ldr	r2, [pc, #28]	; (406fb0 <iprintf+0x24>)
  406f92:	b083      	sub	sp, #12
  406f94:	ab04      	add	r3, sp, #16
  406f96:	6810      	ldr	r0, [r2, #0]
  406f98:	f853 2b04 	ldr.w	r2, [r3], #4
  406f9c:	6881      	ldr	r1, [r0, #8]
  406f9e:	9301      	str	r3, [sp, #4]
  406fa0:	f001 ff08 	bl	408db4 <_vfiprintf_r>
  406fa4:	b003      	add	sp, #12
  406fa6:	f85d eb04 	ldr.w	lr, [sp], #4
  406faa:	b004      	add	sp, #16
  406fac:	4770      	bx	lr
  406fae:	bf00      	nop
  406fb0:	20001590 	.word	0x20001590

00406fb4 <iscanf>:
  406fb4:	b40f      	push	{r0, r1, r2, r3}
  406fb6:	b500      	push	{lr}
  406fb8:	4a07      	ldr	r2, [pc, #28]	; (406fd8 <iscanf+0x24>)
  406fba:	b083      	sub	sp, #12
  406fbc:	ab04      	add	r3, sp, #16
  406fbe:	6810      	ldr	r0, [r2, #0]
  406fc0:	f853 2b04 	ldr.w	r2, [r3], #4
  406fc4:	6841      	ldr	r1, [r0, #4]
  406fc6:	9301      	str	r3, [sp, #4]
  406fc8:	f002 fd5a 	bl	409a80 <__svfiscanf_r>
  406fcc:	b003      	add	sp, #12
  406fce:	f85d eb04 	ldr.w	lr, [sp], #4
  406fd2:	b004      	add	sp, #16
  406fd4:	4770      	bx	lr
  406fd6:	bf00      	nop
  406fd8:	20001590 	.word	0x20001590

00406fdc <memcmp>:
  406fdc:	2a03      	cmp	r2, #3
  406fde:	b470      	push	{r4, r5, r6}
  406fe0:	d928      	bls.n	407034 <memcmp+0x58>
  406fe2:	ea40 0301 	orr.w	r3, r0, r1
  406fe6:	079b      	lsls	r3, r3, #30
  406fe8:	d013      	beq.n	407012 <memcmp+0x36>
  406fea:	7805      	ldrb	r5, [r0, #0]
  406fec:	780c      	ldrb	r4, [r1, #0]
  406fee:	42a5      	cmp	r5, r4
  406ff0:	d124      	bne.n	40703c <memcmp+0x60>
  406ff2:	3a01      	subs	r2, #1
  406ff4:	2300      	movs	r3, #0
  406ff6:	e005      	b.n	407004 <memcmp+0x28>
  406ff8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  406ffc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  407000:	42a5      	cmp	r5, r4
  407002:	d11b      	bne.n	40703c <memcmp+0x60>
  407004:	4293      	cmp	r3, r2
  407006:	f103 0301 	add.w	r3, r3, #1
  40700a:	d1f5      	bne.n	406ff8 <memcmp+0x1c>
  40700c:	2000      	movs	r0, #0
  40700e:	bc70      	pop	{r4, r5, r6}
  407010:	4770      	bx	lr
  407012:	460c      	mov	r4, r1
  407014:	4603      	mov	r3, r0
  407016:	6825      	ldr	r5, [r4, #0]
  407018:	681e      	ldr	r6, [r3, #0]
  40701a:	42ae      	cmp	r6, r5
  40701c:	4621      	mov	r1, r4
  40701e:	4618      	mov	r0, r3
  407020:	f104 0404 	add.w	r4, r4, #4
  407024:	f103 0304 	add.w	r3, r3, #4
  407028:	d104      	bne.n	407034 <memcmp+0x58>
  40702a:	3a04      	subs	r2, #4
  40702c:	2a03      	cmp	r2, #3
  40702e:	4618      	mov	r0, r3
  407030:	4621      	mov	r1, r4
  407032:	d8f0      	bhi.n	407016 <memcmp+0x3a>
  407034:	2a00      	cmp	r2, #0
  407036:	d1d8      	bne.n	406fea <memcmp+0xe>
  407038:	4610      	mov	r0, r2
  40703a:	e7e8      	b.n	40700e <memcmp+0x32>
  40703c:	1b28      	subs	r0, r5, r4
  40703e:	bc70      	pop	{r4, r5, r6}
  407040:	4770      	bx	lr
  407042:	bf00      	nop

00407044 <memcpy>:
  407044:	4684      	mov	ip, r0
  407046:	ea41 0300 	orr.w	r3, r1, r0
  40704a:	f013 0303 	ands.w	r3, r3, #3
  40704e:	d16d      	bne.n	40712c <memcpy+0xe8>
  407050:	3a40      	subs	r2, #64	; 0x40
  407052:	d341      	bcc.n	4070d8 <memcpy+0x94>
  407054:	f851 3b04 	ldr.w	r3, [r1], #4
  407058:	f840 3b04 	str.w	r3, [r0], #4
  40705c:	f851 3b04 	ldr.w	r3, [r1], #4
  407060:	f840 3b04 	str.w	r3, [r0], #4
  407064:	f851 3b04 	ldr.w	r3, [r1], #4
  407068:	f840 3b04 	str.w	r3, [r0], #4
  40706c:	f851 3b04 	ldr.w	r3, [r1], #4
  407070:	f840 3b04 	str.w	r3, [r0], #4
  407074:	f851 3b04 	ldr.w	r3, [r1], #4
  407078:	f840 3b04 	str.w	r3, [r0], #4
  40707c:	f851 3b04 	ldr.w	r3, [r1], #4
  407080:	f840 3b04 	str.w	r3, [r0], #4
  407084:	f851 3b04 	ldr.w	r3, [r1], #4
  407088:	f840 3b04 	str.w	r3, [r0], #4
  40708c:	f851 3b04 	ldr.w	r3, [r1], #4
  407090:	f840 3b04 	str.w	r3, [r0], #4
  407094:	f851 3b04 	ldr.w	r3, [r1], #4
  407098:	f840 3b04 	str.w	r3, [r0], #4
  40709c:	f851 3b04 	ldr.w	r3, [r1], #4
  4070a0:	f840 3b04 	str.w	r3, [r0], #4
  4070a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4070a8:	f840 3b04 	str.w	r3, [r0], #4
  4070ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4070b0:	f840 3b04 	str.w	r3, [r0], #4
  4070b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4070b8:	f840 3b04 	str.w	r3, [r0], #4
  4070bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4070c0:	f840 3b04 	str.w	r3, [r0], #4
  4070c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4070c8:	f840 3b04 	str.w	r3, [r0], #4
  4070cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4070d0:	f840 3b04 	str.w	r3, [r0], #4
  4070d4:	3a40      	subs	r2, #64	; 0x40
  4070d6:	d2bd      	bcs.n	407054 <memcpy+0x10>
  4070d8:	3230      	adds	r2, #48	; 0x30
  4070da:	d311      	bcc.n	407100 <memcpy+0xbc>
  4070dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4070e0:	f840 3b04 	str.w	r3, [r0], #4
  4070e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4070e8:	f840 3b04 	str.w	r3, [r0], #4
  4070ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4070f0:	f840 3b04 	str.w	r3, [r0], #4
  4070f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4070f8:	f840 3b04 	str.w	r3, [r0], #4
  4070fc:	3a10      	subs	r2, #16
  4070fe:	d2ed      	bcs.n	4070dc <memcpy+0x98>
  407100:	320c      	adds	r2, #12
  407102:	d305      	bcc.n	407110 <memcpy+0xcc>
  407104:	f851 3b04 	ldr.w	r3, [r1], #4
  407108:	f840 3b04 	str.w	r3, [r0], #4
  40710c:	3a04      	subs	r2, #4
  40710e:	d2f9      	bcs.n	407104 <memcpy+0xc0>
  407110:	3204      	adds	r2, #4
  407112:	d008      	beq.n	407126 <memcpy+0xe2>
  407114:	07d2      	lsls	r2, r2, #31
  407116:	bf1c      	itt	ne
  407118:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40711c:	f800 3b01 	strbne.w	r3, [r0], #1
  407120:	d301      	bcc.n	407126 <memcpy+0xe2>
  407122:	880b      	ldrh	r3, [r1, #0]
  407124:	8003      	strh	r3, [r0, #0]
  407126:	4660      	mov	r0, ip
  407128:	4770      	bx	lr
  40712a:	bf00      	nop
  40712c:	2a08      	cmp	r2, #8
  40712e:	d313      	bcc.n	407158 <memcpy+0x114>
  407130:	078b      	lsls	r3, r1, #30
  407132:	d08d      	beq.n	407050 <memcpy+0xc>
  407134:	f010 0303 	ands.w	r3, r0, #3
  407138:	d08a      	beq.n	407050 <memcpy+0xc>
  40713a:	f1c3 0304 	rsb	r3, r3, #4
  40713e:	1ad2      	subs	r2, r2, r3
  407140:	07db      	lsls	r3, r3, #31
  407142:	bf1c      	itt	ne
  407144:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407148:	f800 3b01 	strbne.w	r3, [r0], #1
  40714c:	d380      	bcc.n	407050 <memcpy+0xc>
  40714e:	f831 3b02 	ldrh.w	r3, [r1], #2
  407152:	f820 3b02 	strh.w	r3, [r0], #2
  407156:	e77b      	b.n	407050 <memcpy+0xc>
  407158:	3a04      	subs	r2, #4
  40715a:	d3d9      	bcc.n	407110 <memcpy+0xcc>
  40715c:	3a01      	subs	r2, #1
  40715e:	f811 3b01 	ldrb.w	r3, [r1], #1
  407162:	f800 3b01 	strb.w	r3, [r0], #1
  407166:	d2f9      	bcs.n	40715c <memcpy+0x118>
  407168:	780b      	ldrb	r3, [r1, #0]
  40716a:	7003      	strb	r3, [r0, #0]
  40716c:	784b      	ldrb	r3, [r1, #1]
  40716e:	7043      	strb	r3, [r0, #1]
  407170:	788b      	ldrb	r3, [r1, #2]
  407172:	7083      	strb	r3, [r0, #2]
  407174:	4660      	mov	r0, ip
  407176:	4770      	bx	lr

00407178 <memmove>:
  407178:	4288      	cmp	r0, r1
  40717a:	b4f0      	push	{r4, r5, r6, r7}
  40717c:	d910      	bls.n	4071a0 <memmove+0x28>
  40717e:	188c      	adds	r4, r1, r2
  407180:	42a0      	cmp	r0, r4
  407182:	d20d      	bcs.n	4071a0 <memmove+0x28>
  407184:	1885      	adds	r5, r0, r2
  407186:	1e53      	subs	r3, r2, #1
  407188:	b142      	cbz	r2, 40719c <memmove+0x24>
  40718a:	4621      	mov	r1, r4
  40718c:	462a      	mov	r2, r5
  40718e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  407192:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407196:	3b01      	subs	r3, #1
  407198:	1c5c      	adds	r4, r3, #1
  40719a:	d1f8      	bne.n	40718e <memmove+0x16>
  40719c:	bcf0      	pop	{r4, r5, r6, r7}
  40719e:	4770      	bx	lr
  4071a0:	2a0f      	cmp	r2, #15
  4071a2:	d93f      	bls.n	407224 <memmove+0xac>
  4071a4:	ea40 0301 	orr.w	r3, r0, r1
  4071a8:	079b      	lsls	r3, r3, #30
  4071aa:	d13f      	bne.n	40722c <memmove+0xb4>
  4071ac:	f1a2 0710 	sub.w	r7, r2, #16
  4071b0:	093f      	lsrs	r7, r7, #4
  4071b2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  4071b6:	3610      	adds	r6, #16
  4071b8:	460c      	mov	r4, r1
  4071ba:	4603      	mov	r3, r0
  4071bc:	6825      	ldr	r5, [r4, #0]
  4071be:	601d      	str	r5, [r3, #0]
  4071c0:	6865      	ldr	r5, [r4, #4]
  4071c2:	605d      	str	r5, [r3, #4]
  4071c4:	68a5      	ldr	r5, [r4, #8]
  4071c6:	609d      	str	r5, [r3, #8]
  4071c8:	68e5      	ldr	r5, [r4, #12]
  4071ca:	60dd      	str	r5, [r3, #12]
  4071cc:	3310      	adds	r3, #16
  4071ce:	42b3      	cmp	r3, r6
  4071d0:	f104 0410 	add.w	r4, r4, #16
  4071d4:	d1f2      	bne.n	4071bc <memmove+0x44>
  4071d6:	1c7b      	adds	r3, r7, #1
  4071d8:	f002 0c0f 	and.w	ip, r2, #15
  4071dc:	011b      	lsls	r3, r3, #4
  4071de:	f1bc 0f03 	cmp.w	ip, #3
  4071e2:	4419      	add	r1, r3
  4071e4:	4403      	add	r3, r0
  4071e6:	d923      	bls.n	407230 <memmove+0xb8>
  4071e8:	460e      	mov	r6, r1
  4071ea:	461d      	mov	r5, r3
  4071ec:	4664      	mov	r4, ip
  4071ee:	3c04      	subs	r4, #4
  4071f0:	f856 7b04 	ldr.w	r7, [r6], #4
  4071f4:	f845 7b04 	str.w	r7, [r5], #4
  4071f8:	2c03      	cmp	r4, #3
  4071fa:	d8f8      	bhi.n	4071ee <memmove+0x76>
  4071fc:	f1ac 0404 	sub.w	r4, ip, #4
  407200:	f024 0403 	bic.w	r4, r4, #3
  407204:	3404      	adds	r4, #4
  407206:	f002 0203 	and.w	r2, r2, #3
  40720a:	4423      	add	r3, r4
  40720c:	4421      	add	r1, r4
  40720e:	2a00      	cmp	r2, #0
  407210:	d0c4      	beq.n	40719c <memmove+0x24>
  407212:	441a      	add	r2, r3
  407214:	f811 4b01 	ldrb.w	r4, [r1], #1
  407218:	f803 4b01 	strb.w	r4, [r3], #1
  40721c:	4293      	cmp	r3, r2
  40721e:	d1f9      	bne.n	407214 <memmove+0x9c>
  407220:	bcf0      	pop	{r4, r5, r6, r7}
  407222:	4770      	bx	lr
  407224:	4603      	mov	r3, r0
  407226:	2a00      	cmp	r2, #0
  407228:	d1f3      	bne.n	407212 <memmove+0x9a>
  40722a:	e7b7      	b.n	40719c <memmove+0x24>
  40722c:	4603      	mov	r3, r0
  40722e:	e7f0      	b.n	407212 <memmove+0x9a>
  407230:	4662      	mov	r2, ip
  407232:	2a00      	cmp	r2, #0
  407234:	d1ed      	bne.n	407212 <memmove+0x9a>
  407236:	e7b1      	b.n	40719c <memmove+0x24>

00407238 <memset>:
  407238:	b4f0      	push	{r4, r5, r6, r7}
  40723a:	0784      	lsls	r4, r0, #30
  40723c:	d043      	beq.n	4072c6 <memset+0x8e>
  40723e:	1e54      	subs	r4, r2, #1
  407240:	2a00      	cmp	r2, #0
  407242:	d03e      	beq.n	4072c2 <memset+0x8a>
  407244:	b2cd      	uxtb	r5, r1
  407246:	4603      	mov	r3, r0
  407248:	e003      	b.n	407252 <memset+0x1a>
  40724a:	1e62      	subs	r2, r4, #1
  40724c:	2c00      	cmp	r4, #0
  40724e:	d038      	beq.n	4072c2 <memset+0x8a>
  407250:	4614      	mov	r4, r2
  407252:	f803 5b01 	strb.w	r5, [r3], #1
  407256:	079a      	lsls	r2, r3, #30
  407258:	d1f7      	bne.n	40724a <memset+0x12>
  40725a:	2c03      	cmp	r4, #3
  40725c:	d92a      	bls.n	4072b4 <memset+0x7c>
  40725e:	b2cd      	uxtb	r5, r1
  407260:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  407264:	2c0f      	cmp	r4, #15
  407266:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40726a:	d915      	bls.n	407298 <memset+0x60>
  40726c:	f1a4 0710 	sub.w	r7, r4, #16
  407270:	093f      	lsrs	r7, r7, #4
  407272:	f103 0610 	add.w	r6, r3, #16
  407276:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40727a:	461a      	mov	r2, r3
  40727c:	6015      	str	r5, [r2, #0]
  40727e:	6055      	str	r5, [r2, #4]
  407280:	6095      	str	r5, [r2, #8]
  407282:	60d5      	str	r5, [r2, #12]
  407284:	3210      	adds	r2, #16
  407286:	42b2      	cmp	r2, r6
  407288:	d1f8      	bne.n	40727c <memset+0x44>
  40728a:	f004 040f 	and.w	r4, r4, #15
  40728e:	3701      	adds	r7, #1
  407290:	2c03      	cmp	r4, #3
  407292:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  407296:	d90d      	bls.n	4072b4 <memset+0x7c>
  407298:	461e      	mov	r6, r3
  40729a:	4622      	mov	r2, r4
  40729c:	3a04      	subs	r2, #4
  40729e:	2a03      	cmp	r2, #3
  4072a0:	f846 5b04 	str.w	r5, [r6], #4
  4072a4:	d8fa      	bhi.n	40729c <memset+0x64>
  4072a6:	1f22      	subs	r2, r4, #4
  4072a8:	f022 0203 	bic.w	r2, r2, #3
  4072ac:	3204      	adds	r2, #4
  4072ae:	4413      	add	r3, r2
  4072b0:	f004 0403 	and.w	r4, r4, #3
  4072b4:	b12c      	cbz	r4, 4072c2 <memset+0x8a>
  4072b6:	b2c9      	uxtb	r1, r1
  4072b8:	441c      	add	r4, r3
  4072ba:	f803 1b01 	strb.w	r1, [r3], #1
  4072be:	42a3      	cmp	r3, r4
  4072c0:	d1fb      	bne.n	4072ba <memset+0x82>
  4072c2:	bcf0      	pop	{r4, r5, r6, r7}
  4072c4:	4770      	bx	lr
  4072c6:	4614      	mov	r4, r2
  4072c8:	4603      	mov	r3, r0
  4072ca:	e7c6      	b.n	40725a <memset+0x22>

004072cc <rand>:
  4072cc:	b410      	push	{r4}
  4072ce:	4b0c      	ldr	r3, [pc, #48]	; (407300 <rand+0x34>)
  4072d0:	480c      	ldr	r0, [pc, #48]	; (407304 <rand+0x38>)
  4072d2:	681c      	ldr	r4, [r3, #0]
  4072d4:	4b0c      	ldr	r3, [pc, #48]	; (407308 <rand+0x3c>)
  4072d6:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
  4072da:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
  4072de:	fb00 f002 	mul.w	r0, r0, r2
  4072e2:	fb03 0101 	mla	r1, r3, r1, r0
  4072e6:	fba2 2303 	umull	r2, r3, r2, r3
  4072ea:	3201      	adds	r2, #1
  4072ec:	440b      	add	r3, r1
  4072ee:	f143 0300 	adc.w	r3, r3, #0
  4072f2:	e9c4 232a 	strd	r2, r3, [r4, #168]	; 0xa8
  4072f6:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
  4072fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4072fe:	4770      	bx	lr
  407300:	20001590 	.word	0x20001590
  407304:	5851f42d 	.word	0x5851f42d
  407308:	4c957f2d 	.word	0x4c957f2d

0040730c <__srget_r>:
  40730c:	b538      	push	{r3, r4, r5, lr}
  40730e:	460c      	mov	r4, r1
  407310:	4605      	mov	r5, r0
  407312:	b108      	cbz	r0, 407318 <__srget_r+0xc>
  407314:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407316:	b163      	cbz	r3, 407332 <__srget_r+0x26>
  407318:	4628      	mov	r0, r5
  40731a:	4621      	mov	r1, r4
  40731c:	f005 fee8 	bl	40d0f0 <__srefill_r>
  407320:	b950      	cbnz	r0, 407338 <__srget_r+0x2c>
  407322:	6823      	ldr	r3, [r4, #0]
  407324:	6862      	ldr	r2, [r4, #4]
  407326:	1c59      	adds	r1, r3, #1
  407328:	3a01      	subs	r2, #1
  40732a:	e884 0006 	stmia.w	r4, {r1, r2}
  40732e:	7818      	ldrb	r0, [r3, #0]
  407330:	bd38      	pop	{r3, r4, r5, pc}
  407332:	f004 f971 	bl	40b618 <__sinit>
  407336:	e7ef      	b.n	407318 <__srget_r+0xc>
  407338:	f04f 30ff 	mov.w	r0, #4294967295
  40733c:	bd38      	pop	{r3, r4, r5, pc}
  40733e:	bf00      	nop

00407340 <setbuf>:
  407340:	2900      	cmp	r1, #0
  407342:	bf0c      	ite	eq
  407344:	2202      	moveq	r2, #2
  407346:	2200      	movne	r2, #0
  407348:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40734c:	f000 b800 	b.w	407350 <setvbuf>

00407350 <setvbuf>:
  407350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407354:	4c3c      	ldr	r4, [pc, #240]	; (407448 <setvbuf+0xf8>)
  407356:	6825      	ldr	r5, [r4, #0]
  407358:	4688      	mov	r8, r1
  40735a:	4604      	mov	r4, r0
  40735c:	4616      	mov	r6, r2
  40735e:	461f      	mov	r7, r3
  407360:	b115      	cbz	r5, 407368 <setvbuf+0x18>
  407362:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407364:	2b00      	cmp	r3, #0
  407366:	d04f      	beq.n	407408 <setvbuf+0xb8>
  407368:	2e02      	cmp	r6, #2
  40736a:	d830      	bhi.n	4073ce <setvbuf+0x7e>
  40736c:	2f00      	cmp	r7, #0
  40736e:	db2e      	blt.n	4073ce <setvbuf+0x7e>
  407370:	4628      	mov	r0, r5
  407372:	4621      	mov	r1, r4
  407374:	f004 f922 	bl	40b5bc <_fflush_r>
  407378:	89a3      	ldrh	r3, [r4, #12]
  40737a:	2200      	movs	r2, #0
  40737c:	6062      	str	r2, [r4, #4]
  40737e:	61a2      	str	r2, [r4, #24]
  407380:	061a      	lsls	r2, r3, #24
  407382:	d428      	bmi.n	4073d6 <setvbuf+0x86>
  407384:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  407388:	b29b      	uxth	r3, r3
  40738a:	2e02      	cmp	r6, #2
  40738c:	81a3      	strh	r3, [r4, #12]
  40738e:	d02d      	beq.n	4073ec <setvbuf+0x9c>
  407390:	f1b8 0f00 	cmp.w	r8, #0
  407394:	d03c      	beq.n	407410 <setvbuf+0xc0>
  407396:	2e01      	cmp	r6, #1
  407398:	d013      	beq.n	4073c2 <setvbuf+0x72>
  40739a:	b29b      	uxth	r3, r3
  40739c:	f003 0008 	and.w	r0, r3, #8
  4073a0:	4a2a      	ldr	r2, [pc, #168]	; (40744c <setvbuf+0xfc>)
  4073a2:	63ea      	str	r2, [r5, #60]	; 0x3c
  4073a4:	b280      	uxth	r0, r0
  4073a6:	f8c4 8000 	str.w	r8, [r4]
  4073aa:	f8c4 8010 	str.w	r8, [r4, #16]
  4073ae:	6167      	str	r7, [r4, #20]
  4073b0:	b178      	cbz	r0, 4073d2 <setvbuf+0x82>
  4073b2:	f013 0f03 	tst.w	r3, #3
  4073b6:	bf18      	it	ne
  4073b8:	2700      	movne	r7, #0
  4073ba:	60a7      	str	r7, [r4, #8]
  4073bc:	2000      	movs	r0, #0
  4073be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073c2:	f043 0301 	orr.w	r3, r3, #1
  4073c6:	427a      	negs	r2, r7
  4073c8:	81a3      	strh	r3, [r4, #12]
  4073ca:	61a2      	str	r2, [r4, #24]
  4073cc:	e7e5      	b.n	40739a <setvbuf+0x4a>
  4073ce:	f04f 30ff 	mov.w	r0, #4294967295
  4073d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073d6:	4628      	mov	r0, r5
  4073d8:	6921      	ldr	r1, [r4, #16]
  4073da:	f004 fb27 	bl	40ba2c <_free_r>
  4073de:	89a3      	ldrh	r3, [r4, #12]
  4073e0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4073e4:	b29b      	uxth	r3, r3
  4073e6:	2e02      	cmp	r6, #2
  4073e8:	81a3      	strh	r3, [r4, #12]
  4073ea:	d1d1      	bne.n	407390 <setvbuf+0x40>
  4073ec:	2000      	movs	r0, #0
  4073ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4073f2:	f043 0302 	orr.w	r3, r3, #2
  4073f6:	2500      	movs	r5, #0
  4073f8:	2101      	movs	r1, #1
  4073fa:	81a3      	strh	r3, [r4, #12]
  4073fc:	60a5      	str	r5, [r4, #8]
  4073fe:	6022      	str	r2, [r4, #0]
  407400:	6122      	str	r2, [r4, #16]
  407402:	6161      	str	r1, [r4, #20]
  407404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407408:	4628      	mov	r0, r5
  40740a:	f004 f905 	bl	40b618 <__sinit>
  40740e:	e7ab      	b.n	407368 <setvbuf+0x18>
  407410:	2f00      	cmp	r7, #0
  407412:	bf08      	it	eq
  407414:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  407418:	4638      	mov	r0, r7
  40741a:	f004 fe3b 	bl	40c094 <malloc>
  40741e:	4680      	mov	r8, r0
  407420:	b128      	cbz	r0, 40742e <setvbuf+0xde>
  407422:	89a3      	ldrh	r3, [r4, #12]
  407424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407428:	b29b      	uxth	r3, r3
  40742a:	81a3      	strh	r3, [r4, #12]
  40742c:	e7b3      	b.n	407396 <setvbuf+0x46>
  40742e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  407432:	f004 fe2f 	bl	40c094 <malloc>
  407436:	4680      	mov	r8, r0
  407438:	b918      	cbnz	r0, 407442 <setvbuf+0xf2>
  40743a:	89a3      	ldrh	r3, [r4, #12]
  40743c:	f04f 30ff 	mov.w	r0, #4294967295
  407440:	e7d5      	b.n	4073ee <setvbuf+0x9e>
  407442:	f44f 6780 	mov.w	r7, #1024	; 0x400
  407446:	e7ec      	b.n	407422 <setvbuf+0xd2>
  407448:	20001590 	.word	0x20001590
  40744c:	0040b60d 	.word	0x0040b60d

00407450 <sprintf>:
  407450:	b40e      	push	{r1, r2, r3}
  407452:	b5f0      	push	{r4, r5, r6, r7, lr}
  407454:	b09c      	sub	sp, #112	; 0x70
  407456:	ab21      	add	r3, sp, #132	; 0x84
  407458:	490f      	ldr	r1, [pc, #60]	; (407498 <sprintf+0x48>)
  40745a:	f853 2b04 	ldr.w	r2, [r3], #4
  40745e:	9301      	str	r3, [sp, #4]
  407460:	4605      	mov	r5, r0
  407462:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  407466:	6808      	ldr	r0, [r1, #0]
  407468:	9502      	str	r5, [sp, #8]
  40746a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40746e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  407472:	a902      	add	r1, sp, #8
  407474:	9506      	str	r5, [sp, #24]
  407476:	f8ad 7014 	strh.w	r7, [sp, #20]
  40747a:	9404      	str	r4, [sp, #16]
  40747c:	9407      	str	r4, [sp, #28]
  40747e:	f8ad 6016 	strh.w	r6, [sp, #22]
  407482:	f000 f9df 	bl	407844 <_svfprintf_r>
  407486:	9b02      	ldr	r3, [sp, #8]
  407488:	2200      	movs	r2, #0
  40748a:	701a      	strb	r2, [r3, #0]
  40748c:	b01c      	add	sp, #112	; 0x70
  40748e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  407492:	b003      	add	sp, #12
  407494:	4770      	bx	lr
  407496:	bf00      	nop
  407498:	20001590 	.word	0x20001590

0040749c <strcmp>:
  40749c:	ea40 0c01 	orr.w	ip, r0, r1
  4074a0:	f01c 0f07 	tst.w	ip, #7
  4074a4:	d123      	bne.n	4074ee <strcmp+0x52>
  4074a6:	f1bd 0d10 	subs.w	sp, sp, #16
  4074aa:	e9cd 4502 	strd	r4, r5, [sp, #8]
  4074ae:	e9cd 6700 	strd	r6, r7, [sp]
  4074b2:	f06f 0600 	mvn.w	r6, #0
  4074b6:	f04f 0700 	mov.w	r7, #0
  4074ba:	bf00      	nop
  4074bc:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  4074c0:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  4074c4:	42a2      	cmp	r2, r4
  4074c6:	fa82 fc46 	uadd8	ip, r2, r6
  4074ca:	faa7 fc86 	sel	ip, r7, r6
  4074ce:	bf08      	it	eq
  4074d0:	f1bc 0f00 	cmpeq.w	ip, #0
  4074d4:	f040 80d7 	bne.w	407686 <strcmp+0x1ea>
  4074d8:	42ab      	cmp	r3, r5
  4074da:	fa83 fc46 	uadd8	ip, r3, r6
  4074de:	faa7 fc86 	sel	ip, r7, r6
  4074e2:	bf08      	it	eq
  4074e4:	f1bc 0f00 	cmpeq.w	ip, #0
  4074e8:	f040 80ca 	bne.w	407680 <strcmp+0x1e4>
  4074ec:	e7e6      	b.n	4074bc <strcmp+0x20>
  4074ee:	f010 0c03 	ands.w	ip, r0, #3
  4074f2:	d021      	beq.n	407538 <strcmp+0x9c>
  4074f4:	f020 0003 	bic.w	r0, r0, #3
  4074f8:	f850 2b04 	ldr.w	r2, [r0], #4
  4074fc:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
  407500:	d008      	beq.n	407514 <strcmp+0x78>
  407502:	d20f      	bcs.n	407524 <strcmp+0x88>
  407504:	f811 cb01 	ldrb.w	ip, [r1], #1
  407508:	fa5f f392 	uxtb.w	r3, r2, ror #8
  40750c:	ebb3 0c0c 	subs.w	ip, r3, ip
  407510:	d110      	bne.n	407534 <strcmp+0x98>
  407512:	b17b      	cbz	r3, 407534 <strcmp+0x98>
  407514:	f811 cb01 	ldrb.w	ip, [r1], #1
  407518:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
  40751c:	ebb3 0c0c 	subs.w	ip, r3, ip
  407520:	d108      	bne.n	407534 <strcmp+0x98>
  407522:	b13b      	cbz	r3, 407534 <strcmp+0x98>
  407524:	f811 cb01 	ldrb.w	ip, [r1], #1
  407528:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
  40752c:	ebb3 0c0c 	subs.w	ip, r3, ip
  407530:	d100      	bne.n	407534 <strcmp+0x98>
  407532:	b90b      	cbnz	r3, 407538 <strcmp+0x9c>
  407534:	4660      	mov	r0, ip
  407536:	4770      	bx	lr
  407538:	f1bd 0d10 	subs.w	sp, sp, #16
  40753c:	e9cd 4502 	strd	r4, r5, [sp, #8]
  407540:	e9cd 6700 	strd	r6, r7, [sp]
  407544:	f06f 0600 	mvn.w	r6, #0
  407548:	f04f 0700 	mov.w	r7, #0
  40754c:	f011 0c03 	ands.w	ip, r1, #3
  407550:	d12d      	bne.n	4075ae <strcmp+0x112>
  407552:	f010 0f04 	tst.w	r0, #4
  407556:	d00d      	beq.n	407574 <strcmp+0xd8>
  407558:	f850 2b04 	ldr.w	r2, [r0], #4
  40755c:	f851 4b04 	ldr.w	r4, [r1], #4
  407560:	42a2      	cmp	r2, r4
  407562:	fa82 fc46 	uadd8	ip, r2, r6
  407566:	faa7 fc86 	sel	ip, r7, r6
  40756a:	bf08      	it	eq
  40756c:	f1bc 0f00 	cmpeq.w	ip, #0
  407570:	f040 8089 	bne.w	407686 <strcmp+0x1ea>
  407574:	f011 0f04 	tst.w	r1, #4
  407578:	d09f      	beq.n	4074ba <strcmp+0x1e>
  40757a:	f851 5b04 	ldr.w	r5, [r1], #4
  40757e:	bf00      	nop
  407580:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  407584:	42aa      	cmp	r2, r5
  407586:	fa82 fc46 	uadd8	ip, r2, r6
  40758a:	faa7 fc86 	sel	ip, r7, r6
  40758e:	bf08      	it	eq
  407590:	f1bc 0f00 	cmpeq.w	ip, #0
  407594:	d171      	bne.n	40767a <strcmp+0x1de>
  407596:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40759a:	42a3      	cmp	r3, r4
  40759c:	fa83 fc46 	uadd8	ip, r3, r6
  4075a0:	faa7 fc86 	sel	ip, r7, r6
  4075a4:	bf08      	it	eq
  4075a6:	f1bc 0f00 	cmpeq.w	ip, #0
  4075aa:	d163      	bne.n	407674 <strcmp+0x1d8>
  4075ac:	e7e8      	b.n	407580 <strcmp+0xe4>
  4075ae:	f021 0103 	bic.w	r1, r1, #3
  4075b2:	f1bc 0f02 	cmp.w	ip, #2
  4075b6:	d01e      	beq.n	4075f6 <strcmp+0x15a>
  4075b8:	da3b      	bge.n	407632 <strcmp+0x196>
  4075ba:	f851 5b04 	ldr.w	r5, [r1], #4
  4075be:	bf00      	nop
  4075c0:	f850 3b04 	ldr.w	r3, [r0], #4
  4075c4:	ea4f 2515 	mov.w	r5, r5, lsr #8
  4075c8:	fa83 fc46 	uadd8	ip, r3, r6
  4075cc:	faa7 fc86 	sel	ip, r7, r6
  4075d0:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
  4075d4:	ea03 2216 	and.w	r2, r3, r6, lsr #8
  4075d8:	bf08      	it	eq
  4075da:	42aa      	cmpeq	r2, r5
  4075dc:	d14d      	bne.n	40767a <strcmp+0x1de>
  4075de:	f851 5b04 	ldr.w	r5, [r1], #4
  4075e2:	f1bc 0f00 	cmp.w	ip, #0
  4075e6:	ea82 0303 	eor.w	r3, r2, r3
  4075ea:	ea4f 6205 	mov.w	r2, r5, lsl #24
  4075ee:	bf08      	it	eq
  4075f0:	4293      	cmpeq	r3, r2
  4075f2:	d13c      	bne.n	40766e <strcmp+0x1d2>
  4075f4:	e7e4      	b.n	4075c0 <strcmp+0x124>
  4075f6:	f851 5b04 	ldr.w	r5, [r1], #4
  4075fa:	bf00      	nop
  4075fc:	f850 3b04 	ldr.w	r3, [r0], #4
  407600:	ea4f 4515 	mov.w	r5, r5, lsr #16
  407604:	fa83 fc46 	uadd8	ip, r3, r6
  407608:	faa7 fc86 	sel	ip, r7, r6
  40760c:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
  407610:	ea03 4216 	and.w	r2, r3, r6, lsr #16
  407614:	bf08      	it	eq
  407616:	42aa      	cmpeq	r2, r5
  407618:	d12f      	bne.n	40767a <strcmp+0x1de>
  40761a:	f851 5b04 	ldr.w	r5, [r1], #4
  40761e:	f1bc 0f00 	cmp.w	ip, #0
  407622:	ea82 0303 	eor.w	r3, r2, r3
  407626:	ea4f 4205 	mov.w	r2, r5, lsl #16
  40762a:	bf08      	it	eq
  40762c:	4293      	cmpeq	r3, r2
  40762e:	d11e      	bne.n	40766e <strcmp+0x1d2>
  407630:	e7e4      	b.n	4075fc <strcmp+0x160>
  407632:	f851 5b04 	ldr.w	r5, [r1], #4
  407636:	bf00      	nop
  407638:	f850 3b04 	ldr.w	r3, [r0], #4
  40763c:	ea4f 6515 	mov.w	r5, r5, lsr #24
  407640:	fa83 fc46 	uadd8	ip, r3, r6
  407644:	faa7 fc86 	sel	ip, r7, r6
  407648:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
  40764c:	ea03 6216 	and.w	r2, r3, r6, lsr #24
  407650:	bf08      	it	eq
  407652:	42aa      	cmpeq	r2, r5
  407654:	d111      	bne.n	40767a <strcmp+0x1de>
  407656:	f851 5b04 	ldr.w	r5, [r1], #4
  40765a:	f1bc 0f00 	cmp.w	ip, #0
  40765e:	ea82 0303 	eor.w	r3, r2, r3
  407662:	ea4f 2205 	mov.w	r2, r5, lsl #8
  407666:	bf08      	it	eq
  407668:	4293      	cmpeq	r3, r2
  40766a:	d100      	bne.n	40766e <strcmp+0x1d2>
  40766c:	e7e4      	b.n	407638 <strcmp+0x19c>
  40766e:	ba19      	rev	r1, r3
  407670:	ba12      	rev	r2, r2
  407672:	e00a      	b.n	40768a <strcmp+0x1ee>
  407674:	ba19      	rev	r1, r3
  407676:	ba22      	rev	r2, r4
  407678:	e007      	b.n	40768a <strcmp+0x1ee>
  40767a:	ba11      	rev	r1, r2
  40767c:	ba2a      	rev	r2, r5
  40767e:	e004      	b.n	40768a <strcmp+0x1ee>
  407680:	ba19      	rev	r1, r3
  407682:	ba2a      	rev	r2, r5
  407684:	e001      	b.n	40768a <strcmp+0x1ee>
  407686:	ba11      	rev	r1, r2
  407688:	ba22      	rev	r2, r4
  40768a:	fa9c f08c 	rev.w	r0, ip
  40768e:	e9dd 6700 	ldrd	r6, r7, [sp]
  407692:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  407696:	f11d 0d10 	adds.w	sp, sp, #16
  40769a:	b138      	cbz	r0, 4076ac <strcmp+0x210>
  40769c:	fab0 f080 	clz	r0, r0
  4076a0:	f1c0 0018 	rsb	r0, r0, #24
  4076a4:	fa21 f100 	lsr.w	r1, r1, r0
  4076a8:	fa22 f200 	lsr.w	r2, r2, r0
  4076ac:	2001      	movs	r0, #1
  4076ae:	4291      	cmp	r1, r2
  4076b0:	bf98      	it	ls
  4076b2:	4180      	sbcls	r0, r0
  4076b4:	4770      	bx	lr
  4076b6:	bf00      	nop

004076b8 <strlen>:
  4076b8:	f020 0103 	bic.w	r1, r0, #3
  4076bc:	f010 0003 	ands.w	r0, r0, #3
  4076c0:	f1c0 0000 	rsb	r0, r0, #0
  4076c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4076c8:	f100 0c04 	add.w	ip, r0, #4
  4076cc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4076d0:	f06f 0200 	mvn.w	r2, #0
  4076d4:	bf1c      	itt	ne
  4076d6:	fa22 f20c 	lsrne.w	r2, r2, ip
  4076da:	4313      	orrne	r3, r2
  4076dc:	f04f 0c01 	mov.w	ip, #1
  4076e0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4076e4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4076e8:	eba3 020c 	sub.w	r2, r3, ip
  4076ec:	ea22 0203 	bic.w	r2, r2, r3
  4076f0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4076f4:	bf04      	itt	eq
  4076f6:	f851 3b04 	ldreq.w	r3, [r1], #4
  4076fa:	3004      	addeq	r0, #4
  4076fc:	d0f4      	beq.n	4076e8 <strlen+0x30>
  4076fe:	f013 0fff 	tst.w	r3, #255	; 0xff
  407702:	bf1f      	itttt	ne
  407704:	3001      	addne	r0, #1
  407706:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40770a:	3001      	addne	r0, #1
  40770c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  407710:	bf18      	it	ne
  407712:	3001      	addne	r0, #1
  407714:	4770      	bx	lr
  407716:	bf00      	nop

00407718 <_strtol_r>:
  407718:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40771c:	4c42      	ldr	r4, [pc, #264]	; (407828 <_strtol_r+0x110>)
  40771e:	b082      	sub	sp, #8
  407720:	f8d4 c000 	ldr.w	ip, [r4]
  407724:	9001      	str	r0, [sp, #4]
  407726:	460e      	mov	r6, r1
  407728:	e000      	b.n	40772c <_strtol_r+0x14>
  40772a:	4626      	mov	r6, r4
  40772c:	4634      	mov	r4, r6
  40772e:	f814 5b01 	ldrb.w	r5, [r4], #1
  407732:	eb0c 0005 	add.w	r0, ip, r5
  407736:	7840      	ldrb	r0, [r0, #1]
  407738:	f000 0008 	and.w	r0, r0, #8
  40773c:	f000 0aff 	and.w	sl, r0, #255	; 0xff
  407740:	2800      	cmp	r0, #0
  407742:	d1f2      	bne.n	40772a <_strtol_r+0x12>
  407744:	2d2d      	cmp	r5, #45	; 0x2d
  407746:	d05b      	beq.n	407800 <_strtol_r+0xe8>
  407748:	2d2b      	cmp	r5, #43	; 0x2b
  40774a:	bf04      	itt	eq
  40774c:	7875      	ldrbeq	r5, [r6, #1]
  40774e:	1cb4      	addeq	r4, r6, #2
  407750:	f033 0010 	bics.w	r0, r3, #16
  407754:	d03c      	beq.n	4077d0 <_strtol_r+0xb8>
  407756:	4699      	mov	r9, r3
  407758:	f1ba 0f00 	cmp.w	sl, #0
  40775c:	bf0c      	ite	eq
  40775e:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
  407762:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
  407766:	fbbb f8f9 	udiv	r8, fp, r9
  40776a:	2700      	movs	r7, #0
  40776c:	fb09 bb18 	mls	fp, r9, r8, fp
  407770:	4638      	mov	r0, r7
  407772:	e00c      	b.n	40778e <_strtol_r+0x76>
  407774:	3d30      	subs	r5, #48	; 0x30
  407776:	42ab      	cmp	r3, r5
  407778:	dd19      	ble.n	4077ae <_strtol_r+0x96>
  40777a:	1c7e      	adds	r6, r7, #1
  40777c:	d005      	beq.n	40778a <_strtol_r+0x72>
  40777e:	4540      	cmp	r0, r8
  407780:	d823      	bhi.n	4077ca <_strtol_r+0xb2>
  407782:	d020      	beq.n	4077c6 <_strtol_r+0xae>
  407784:	fb09 5000 	mla	r0, r9, r0, r5
  407788:	2701      	movs	r7, #1
  40778a:	f814 5b01 	ldrb.w	r5, [r4], #1
  40778e:	eb0c 0605 	add.w	r6, ip, r5
  407792:	7876      	ldrb	r6, [r6, #1]
  407794:	f016 0f04 	tst.w	r6, #4
  407798:	d1ec      	bne.n	407774 <_strtol_r+0x5c>
  40779a:	f016 0603 	ands.w	r6, r6, #3
  40779e:	d006      	beq.n	4077ae <_strtol_r+0x96>
  4077a0:	2e01      	cmp	r6, #1
  4077a2:	bf14      	ite	ne
  4077a4:	2657      	movne	r6, #87	; 0x57
  4077a6:	2637      	moveq	r6, #55	; 0x37
  4077a8:	1bad      	subs	r5, r5, r6
  4077aa:	42ab      	cmp	r3, r5
  4077ac:	dce5      	bgt.n	40777a <_strtol_r+0x62>
  4077ae:	1c7b      	adds	r3, r7, #1
  4077b0:	d015      	beq.n	4077de <_strtol_r+0xc6>
  4077b2:	f1ba 0f00 	cmp.w	sl, #0
  4077b6:	d121      	bne.n	4077fc <_strtol_r+0xe4>
  4077b8:	b10a      	cbz	r2, 4077be <_strtol_r+0xa6>
  4077ba:	b9ef      	cbnz	r7, 4077f8 <_strtol_r+0xe0>
  4077bc:	6011      	str	r1, [r2, #0]
  4077be:	b002      	add	sp, #8
  4077c0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4077c4:	4770      	bx	lr
  4077c6:	455d      	cmp	r5, fp
  4077c8:	dddc      	ble.n	407784 <_strtol_r+0x6c>
  4077ca:	f04f 37ff 	mov.w	r7, #4294967295
  4077ce:	e7dc      	b.n	40778a <_strtol_r+0x72>
  4077d0:	2d30      	cmp	r5, #48	; 0x30
  4077d2:	d01a      	beq.n	40780a <_strtol_r+0xf2>
  4077d4:	2b00      	cmp	r3, #0
  4077d6:	d1be      	bne.n	407756 <_strtol_r+0x3e>
  4077d8:	230a      	movs	r3, #10
  4077da:	4699      	mov	r9, r3
  4077dc:	e7bc      	b.n	407758 <_strtol_r+0x40>
  4077de:	9901      	ldr	r1, [sp, #4]
  4077e0:	f1ba 0f00 	cmp.w	sl, #0
  4077e4:	f04f 0322 	mov.w	r3, #34	; 0x22
  4077e8:	bf0c      	ite	eq
  4077ea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4077ee:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  4077f2:	600b      	str	r3, [r1, #0]
  4077f4:	2a00      	cmp	r2, #0
  4077f6:	d0e2      	beq.n	4077be <_strtol_r+0xa6>
  4077f8:	1e61      	subs	r1, r4, #1
  4077fa:	e7df      	b.n	4077bc <_strtol_r+0xa4>
  4077fc:	4240      	negs	r0, r0
  4077fe:	e7db      	b.n	4077b8 <_strtol_r+0xa0>
  407800:	1cb4      	adds	r4, r6, #2
  407802:	7875      	ldrb	r5, [r6, #1]
  407804:	f04f 0a01 	mov.w	sl, #1
  407808:	e7a2      	b.n	407750 <_strtol_r+0x38>
  40780a:	7820      	ldrb	r0, [r4, #0]
  40780c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  407810:	2858      	cmp	r0, #88	; 0x58
  407812:	d003      	beq.n	40781c <_strtol_r+0x104>
  407814:	2b00      	cmp	r3, #0
  407816:	d19e      	bne.n	407756 <_strtol_r+0x3e>
  407818:	2308      	movs	r3, #8
  40781a:	e79c      	b.n	407756 <_strtol_r+0x3e>
  40781c:	2310      	movs	r3, #16
  40781e:	7865      	ldrb	r5, [r4, #1]
  407820:	4699      	mov	r9, r3
  407822:	3402      	adds	r4, #2
  407824:	e798      	b.n	407758 <_strtol_r+0x40>
  407826:	bf00      	nop
  407828:	20001594 	.word	0x20001594

0040782c <strtol>:
  40782c:	b430      	push	{r4, r5}
  40782e:	4c04      	ldr	r4, [pc, #16]	; (407840 <strtol+0x14>)
  407830:	460d      	mov	r5, r1
  407832:	4613      	mov	r3, r2
  407834:	4601      	mov	r1, r0
  407836:	462a      	mov	r2, r5
  407838:	6820      	ldr	r0, [r4, #0]
  40783a:	bc30      	pop	{r4, r5}
  40783c:	f7ff bf6c 	b.w	407718 <_strtol_r>
  407840:	20001590 	.word	0x20001590

00407844 <_svfprintf_r>:
  407844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407848:	b0c9      	sub	sp, #292	; 0x124
  40784a:	4691      	mov	r9, r2
  40784c:	9310      	str	r3, [sp, #64]	; 0x40
  40784e:	910c      	str	r1, [sp, #48]	; 0x30
  407850:	900d      	str	r0, [sp, #52]	; 0x34
  407852:	f004 fbab 	bl	40bfac <_localeconv_r>
  407856:	6800      	ldr	r0, [r0, #0]
  407858:	9015      	str	r0, [sp, #84]	; 0x54
  40785a:	f7ff ff2d 	bl	4076b8 <strlen>
  40785e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407860:	9018      	str	r0, [sp, #96]	; 0x60
  407862:	89a3      	ldrh	r3, [r4, #12]
  407864:	061a      	lsls	r2, r3, #24
  407866:	d503      	bpl.n	407870 <_svfprintf_r+0x2c>
  407868:	6923      	ldr	r3, [r4, #16]
  40786a:	2b00      	cmp	r3, #0
  40786c:	f001 808d 	beq.w	40898a <_svfprintf_r+0x1146>
  407870:	ac38      	add	r4, sp, #224	; 0xe0
  407872:	46a4      	mov	ip, r4
  407874:	9408      	str	r4, [sp, #32]
  407876:	942b      	str	r4, [sp, #172]	; 0xac
  407878:	2500      	movs	r5, #0
  40787a:	2400      	movs	r4, #0
  40787c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  407880:	2300      	movs	r3, #0
  407882:	9311      	str	r3, [sp, #68]	; 0x44
  407884:	932d      	str	r3, [sp, #180]	; 0xb4
  407886:	932c      	str	r3, [sp, #176]	; 0xb0
  407888:	931a      	str	r3, [sp, #104]	; 0x68
  40788a:	9319      	str	r3, [sp, #100]	; 0x64
  40788c:	930e      	str	r3, [sp, #56]	; 0x38
  40788e:	4666      	mov	r6, ip
  407890:	f899 3000 	ldrb.w	r3, [r9]
  407894:	2b00      	cmp	r3, #0
  407896:	f000 80f8 	beq.w	407a8a <_svfprintf_r+0x246>
  40789a:	2b25      	cmp	r3, #37	; 0x25
  40789c:	f000 80f5 	beq.w	407a8a <_svfprintf_r+0x246>
  4078a0:	f109 0201 	add.w	r2, r9, #1
  4078a4:	e001      	b.n	4078aa <_svfprintf_r+0x66>
  4078a6:	2b25      	cmp	r3, #37	; 0x25
  4078a8:	d004      	beq.n	4078b4 <_svfprintf_r+0x70>
  4078aa:	4614      	mov	r4, r2
  4078ac:	3201      	adds	r2, #1
  4078ae:	7823      	ldrb	r3, [r4, #0]
  4078b0:	2b00      	cmp	r3, #0
  4078b2:	d1f8      	bne.n	4078a6 <_svfprintf_r+0x62>
  4078b4:	ebc9 0504 	rsb	r5, r9, r4
  4078b8:	b17d      	cbz	r5, 4078da <_svfprintf_r+0x96>
  4078ba:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4078bc:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4078be:	f8c6 9000 	str.w	r9, [r6]
  4078c2:	3301      	adds	r3, #1
  4078c4:	442a      	add	r2, r5
  4078c6:	2b07      	cmp	r3, #7
  4078c8:	6075      	str	r5, [r6, #4]
  4078ca:	922d      	str	r2, [sp, #180]	; 0xb4
  4078cc:	932c      	str	r3, [sp, #176]	; 0xb0
  4078ce:	f300 80c2 	bgt.w	407a56 <_svfprintf_r+0x212>
  4078d2:	3608      	adds	r6, #8
  4078d4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4078d6:	4428      	add	r0, r5
  4078d8:	900e      	str	r0, [sp, #56]	; 0x38
  4078da:	7823      	ldrb	r3, [r4, #0]
  4078dc:	2b00      	cmp	r3, #0
  4078de:	f000 80c2 	beq.w	407a66 <_svfprintf_r+0x222>
  4078e2:	2300      	movs	r3, #0
  4078e4:	f894 8001 	ldrb.w	r8, [r4, #1]
  4078e8:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  4078ec:	461a      	mov	r2, r3
  4078ee:	930f      	str	r3, [sp, #60]	; 0x3c
  4078f0:	9309      	str	r3, [sp, #36]	; 0x24
  4078f2:	f104 0901 	add.w	r9, r4, #1
  4078f6:	f04f 34ff 	mov.w	r4, #4294967295
  4078fa:	940a      	str	r4, [sp, #40]	; 0x28
  4078fc:	f109 0901 	add.w	r9, r9, #1
  407900:	f1a8 0320 	sub.w	r3, r8, #32
  407904:	2b58      	cmp	r3, #88	; 0x58
  407906:	f200 83c7 	bhi.w	408098 <_svfprintf_r+0x854>
  40790a:	e8df f013 	tbh	[pc, r3, lsl #1]
  40790e:	026a      	.short	0x026a
  407910:	03c503c5 	.word	0x03c503c5
  407914:	03c50271 	.word	0x03c50271
  407918:	03c503c5 	.word	0x03c503c5
  40791c:	03c503c5 	.word	0x03c503c5
  407920:	031403c5 	.word	0x031403c5
  407924:	03c50364 	.word	0x03c50364
  407928:	00c0009d 	.word	0x00c0009d
  40792c:	027803c5 	.word	0x027803c5
  407930:	027f027f 	.word	0x027f027f
  407934:	027f027f 	.word	0x027f027f
  407938:	027f027f 	.word	0x027f027f
  40793c:	027f027f 	.word	0x027f027f
  407940:	03c5027f 	.word	0x03c5027f
  407944:	03c503c5 	.word	0x03c503c5
  407948:	03c503c5 	.word	0x03c503c5
  40794c:	03c503c5 	.word	0x03c503c5
  407950:	03c503c5 	.word	0x03c503c5
  407954:	029003c5 	.word	0x029003c5
  407958:	03c5036f 	.word	0x03c5036f
  40795c:	03c5036f 	.word	0x03c5036f
  407960:	03c503c5 	.word	0x03c503c5
  407964:	036803c5 	.word	0x036803c5
  407968:	03c503c5 	.word	0x03c503c5
  40796c:	03c50078 	.word	0x03c50078
  407970:	03c503c5 	.word	0x03c503c5
  407974:	03c503c5 	.word	0x03c503c5
  407978:	03c50059 	.word	0x03c50059
  40797c:	02af03c5 	.word	0x02af03c5
  407980:	03c503c5 	.word	0x03c503c5
  407984:	03c503c5 	.word	0x03c503c5
  407988:	03c503c5 	.word	0x03c503c5
  40798c:	03c503c5 	.word	0x03c503c5
  407990:	03c503c5 	.word	0x03c503c5
  407994:	03480337 	.word	0x03480337
  407998:	036f036f 	.word	0x036f036f
  40799c:	02ff036f 	.word	0x02ff036f
  4079a0:	03c50348 	.word	0x03c50348
  4079a4:	030803c5 	.word	0x030803c5
  4079a8:	02c503c5 	.word	0x02c503c5
  4079ac:	0321007c 	.word	0x0321007c
  4079b0:	03c503a5 	.word	0x03c503a5
  4079b4:	03c502d9 	.word	0x03c502d9
  4079b8:	03c5005f 	.word	0x03c5005f
  4079bc:	00de03c5 	.word	0x00de03c5
  4079c0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4079c4:	f04c 0c10 	orr.w	ip, ip, #16
  4079c8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4079cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4079ce:	06a2      	lsls	r2, r4, #26
  4079d0:	f100 8356 	bmi.w	408080 <_svfprintf_r+0x83c>
  4079d4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4079d6:	06e3      	lsls	r3, r4, #27
  4079d8:	f100 85e0 	bmi.w	40859c <_svfprintf_r+0xd58>
  4079dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4079e0:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4079e4:	f000 85da 	beq.w	40859c <_svfprintf_r+0xd58>
  4079e8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4079ec:	f8bc 4000 	ldrh.w	r4, [ip]
  4079f0:	f10c 0c04 	add.w	ip, ip, #4
  4079f4:	2500      	movs	r5, #0
  4079f6:	2301      	movs	r3, #1
  4079f8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4079fc:	e08c      	b.n	407b18 <_svfprintf_r+0x2d4>
  4079fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407a00:	f045 0510 	orr.w	r5, r5, #16
  407a04:	9509      	str	r5, [sp, #36]	; 0x24
  407a06:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407a0a:	f01c 0320 	ands.w	r3, ip, #32
  407a0e:	f040 832c 	bne.w	40806a <_svfprintf_r+0x826>
  407a12:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407a16:	f01c 0210 	ands.w	r2, ip, #16
  407a1a:	f040 85b8 	bne.w	40858e <_svfprintf_r+0xd4a>
  407a1e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407a22:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  407a26:	f000 85b2 	beq.w	40858e <_svfprintf_r+0xd4a>
  407a2a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  407a2e:	f8bc 4000 	ldrh.w	r4, [ip]
  407a32:	f10c 0c04 	add.w	ip, ip, #4
  407a36:	4613      	mov	r3, r2
  407a38:	2500      	movs	r5, #0
  407a3a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407a3e:	e06b      	b.n	407b18 <_svfprintf_r+0x2d4>
  407a40:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  407a42:	9310      	str	r3, [sp, #64]	; 0x40
  407a44:	4264      	negs	r4, r4
  407a46:	940f      	str	r4, [sp, #60]	; 0x3c
  407a48:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407a4a:	f045 0504 	orr.w	r5, r5, #4
  407a4e:	9509      	str	r5, [sp, #36]	; 0x24
  407a50:	f899 8000 	ldrb.w	r8, [r9]
  407a54:	e752      	b.n	4078fc <_svfprintf_r+0xb8>
  407a56:	980d      	ldr	r0, [sp, #52]	; 0x34
  407a58:	990c      	ldr	r1, [sp, #48]	; 0x30
  407a5a:	aa2b      	add	r2, sp, #172	; 0xac
  407a5c:	f005 feac 	bl	40d7b8 <__ssprint_r>
  407a60:	b940      	cbnz	r0, 407a74 <_svfprintf_r+0x230>
  407a62:	ae38      	add	r6, sp, #224	; 0xe0
  407a64:	e736      	b.n	4078d4 <_svfprintf_r+0x90>
  407a66:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  407a68:	b123      	cbz	r3, 407a74 <_svfprintf_r+0x230>
  407a6a:	980d      	ldr	r0, [sp, #52]	; 0x34
  407a6c:	990c      	ldr	r1, [sp, #48]	; 0x30
  407a6e:	aa2b      	add	r2, sp, #172	; 0xac
  407a70:	f005 fea2 	bl	40d7b8 <__ssprint_r>
  407a74:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407a76:	980e      	ldr	r0, [sp, #56]	; 0x38
  407a78:	89a3      	ldrh	r3, [r4, #12]
  407a7a:	f013 0f40 	tst.w	r3, #64	; 0x40
  407a7e:	bf18      	it	ne
  407a80:	f04f 30ff 	movne.w	r0, #4294967295
  407a84:	b049      	add	sp, #292	; 0x124
  407a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a8a:	464c      	mov	r4, r9
  407a8c:	e725      	b.n	4078da <_svfprintf_r+0x96>
  407a8e:	f899 8000 	ldrb.w	r8, [r9]
  407a92:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  407a96:	f109 0001 	add.w	r0, r9, #1
  407a9a:	f001 8118 	beq.w	408cce <_svfprintf_r+0x148a>
  407a9e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  407aa2:	2b09      	cmp	r3, #9
  407aa4:	bf98      	it	ls
  407aa6:	2100      	movls	r1, #0
  407aa8:	f201 8077 	bhi.w	408b9a <_svfprintf_r+0x1356>
  407aac:	f810 8b01 	ldrb.w	r8, [r0], #1
  407ab0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  407ab4:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  407ab8:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  407abc:	2b09      	cmp	r3, #9
  407abe:	d9f5      	bls.n	407aac <_svfprintf_r+0x268>
  407ac0:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  407ac4:	910a      	str	r1, [sp, #40]	; 0x28
  407ac6:	4681      	mov	r9, r0
  407ac8:	e71a      	b.n	407900 <_svfprintf_r+0xbc>
  407aca:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407acc:	4ca1      	ldr	r4, [pc, #644]	; (407d54 <_svfprintf_r+0x510>)
  407ace:	941a      	str	r4, [sp, #104]	; 0x68
  407ad0:	06af      	lsls	r7, r5, #26
  407ad2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  407ad6:	f140 81d1 	bpl.w	407e7c <_svfprintf_r+0x638>
  407ada:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  407ade:	f10c 0307 	add.w	r3, ip, #7
  407ae2:	f023 0307 	bic.w	r3, r3, #7
  407ae6:	f103 0408 	add.w	r4, r3, #8
  407aea:	9410      	str	r4, [sp, #64]	; 0x40
  407aec:	e9d3 4500 	ldrd	r4, r5, [r3]
  407af0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407af4:	f01c 0f01 	tst.w	ip, #1
  407af8:	f000 8464 	beq.w	4083c4 <_svfprintf_r+0xb80>
  407afc:	ea54 0005 	orrs.w	r0, r4, r5
  407b00:	f000 8460 	beq.w	4083c4 <_svfprintf_r+0xb80>
  407b04:	2330      	movs	r3, #48	; 0x30
  407b06:	f04c 0c02 	orr.w	ip, ip, #2
  407b0a:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  407b0e:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  407b12:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  407b16:	2302      	movs	r3, #2
  407b18:	f04f 0a00 	mov.w	sl, #0
  407b1c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  407b20:	990a      	ldr	r1, [sp, #40]	; 0x28
  407b22:	2900      	cmp	r1, #0
  407b24:	db05      	blt.n	407b32 <_svfprintf_r+0x2ee>
  407b26:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407b2a:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  407b2e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  407b32:	ea54 0005 	orrs.w	r0, r4, r5
  407b36:	f040 82c7 	bne.w	4080c8 <_svfprintf_r+0x884>
  407b3a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407b3c:	2900      	cmp	r1, #0
  407b3e:	f040 82c3 	bne.w	4080c8 <_svfprintf_r+0x884>
  407b42:	2b00      	cmp	r3, #0
  407b44:	f040 843a 	bne.w	4083bc <_svfprintf_r+0xb78>
  407b48:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407b4c:	f01c 0f01 	tst.w	ip, #1
  407b50:	f000 8434 	beq.w	4083bc <_svfprintf_r+0xb78>
  407b54:	af48      	add	r7, sp, #288	; 0x120
  407b56:	2330      	movs	r3, #48	; 0x30
  407b58:	f807 3d41 	strb.w	r3, [r7, #-65]!
  407b5c:	9d08      	ldr	r5, [sp, #32]
  407b5e:	1bec      	subs	r4, r5, r7
  407b60:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  407b64:	2500      	movs	r5, #0
  407b66:	4564      	cmp	r4, ip
  407b68:	bfa8      	it	ge
  407b6a:	46a4      	movge	ip, r4
  407b6c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  407b70:	9514      	str	r5, [sp, #80]	; 0x50
  407b72:	f1ba 0f00 	cmp.w	sl, #0
  407b76:	d002      	beq.n	407b7e <_svfprintf_r+0x33a>
  407b78:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  407b7a:	3501      	adds	r5, #1
  407b7c:	950b      	str	r5, [sp, #44]	; 0x2c
  407b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407b80:	f013 0302 	ands.w	r3, r3, #2
  407b84:	9312      	str	r3, [sp, #72]	; 0x48
  407b86:	d002      	beq.n	407b8e <_svfprintf_r+0x34a>
  407b88:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  407b8a:	3502      	adds	r5, #2
  407b8c:	950b      	str	r5, [sp, #44]	; 0x2c
  407b8e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407b92:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  407b96:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  407b9a:	f040 8292 	bne.w	4080c2 <_svfprintf_r+0x87e>
  407b9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  407ba0:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  407ba4:	ebcc 0b05 	rsb	fp, ip, r5
  407ba8:	f1bb 0f00 	cmp.w	fp, #0
  407bac:	f340 8289 	ble.w	4080c2 <_svfprintf_r+0x87e>
  407bb0:	f1bb 0f10 	cmp.w	fp, #16
  407bb4:	992d      	ldr	r1, [sp, #180]	; 0xb4
  407bb6:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  407bb8:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 407d5c <_svfprintf_r+0x518>
  407bbc:	dd2c      	ble.n	407c18 <_svfprintf_r+0x3d4>
  407bbe:	971b      	str	r7, [sp, #108]	; 0x6c
  407bc0:	4630      	mov	r0, r6
  407bc2:	4657      	mov	r7, sl
  407bc4:	2510      	movs	r5, #16
  407bc6:	46ca      	mov	sl, r9
  407bc8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  407bca:	46a1      	mov	r9, r4
  407bcc:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  407bce:	e006      	b.n	407bde <_svfprintf_r+0x39a>
  407bd0:	f1ab 0b10 	sub.w	fp, fp, #16
  407bd4:	f1bb 0f10 	cmp.w	fp, #16
  407bd8:	f100 0008 	add.w	r0, r0, #8
  407bdc:	dd17      	ble.n	407c0e <_svfprintf_r+0x3ca>
  407bde:	3201      	adds	r2, #1
  407be0:	3110      	adds	r1, #16
  407be2:	2a07      	cmp	r2, #7
  407be4:	912d      	str	r1, [sp, #180]	; 0xb4
  407be6:	922c      	str	r2, [sp, #176]	; 0xb0
  407be8:	6007      	str	r7, [r0, #0]
  407bea:	6045      	str	r5, [r0, #4]
  407bec:	ddf0      	ble.n	407bd0 <_svfprintf_r+0x38c>
  407bee:	4620      	mov	r0, r4
  407bf0:	4631      	mov	r1, r6
  407bf2:	aa2b      	add	r2, sp, #172	; 0xac
  407bf4:	f005 fde0 	bl	40d7b8 <__ssprint_r>
  407bf8:	2800      	cmp	r0, #0
  407bfa:	f47f af3b 	bne.w	407a74 <_svfprintf_r+0x230>
  407bfe:	f1ab 0b10 	sub.w	fp, fp, #16
  407c02:	f1bb 0f10 	cmp.w	fp, #16
  407c06:	992d      	ldr	r1, [sp, #180]	; 0xb4
  407c08:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  407c0a:	a838      	add	r0, sp, #224	; 0xe0
  407c0c:	dce7      	bgt.n	407bde <_svfprintf_r+0x39a>
  407c0e:	464c      	mov	r4, r9
  407c10:	46d1      	mov	r9, sl
  407c12:	46ba      	mov	sl, r7
  407c14:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  407c16:	4606      	mov	r6, r0
  407c18:	3201      	adds	r2, #1
  407c1a:	eb0b 0c01 	add.w	ip, fp, r1
  407c1e:	2a07      	cmp	r2, #7
  407c20:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  407c24:	922c      	str	r2, [sp, #176]	; 0xb0
  407c26:	e886 0c00 	stmia.w	r6, {sl, fp}
  407c2a:	f300 841c 	bgt.w	408466 <_svfprintf_r+0xc22>
  407c2e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  407c32:	3608      	adds	r6, #8
  407c34:	f1ba 0f00 	cmp.w	sl, #0
  407c38:	d00f      	beq.n	407c5a <_svfprintf_r+0x416>
  407c3a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407c3c:	3301      	adds	r3, #1
  407c3e:	f10c 0c01 	add.w	ip, ip, #1
  407c42:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  407c46:	2201      	movs	r2, #1
  407c48:	2b07      	cmp	r3, #7
  407c4a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  407c4e:	932c      	str	r3, [sp, #176]	; 0xb0
  407c50:	e886 0006 	stmia.w	r6, {r1, r2}
  407c54:	f300 839a 	bgt.w	40838c <_svfprintf_r+0xb48>
  407c58:	3608      	adds	r6, #8
  407c5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407c5c:	b173      	cbz	r3, 407c7c <_svfprintf_r+0x438>
  407c5e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407c60:	3301      	adds	r3, #1
  407c62:	f10c 0c02 	add.w	ip, ip, #2
  407c66:	a924      	add	r1, sp, #144	; 0x90
  407c68:	2202      	movs	r2, #2
  407c6a:	2b07      	cmp	r3, #7
  407c6c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  407c70:	932c      	str	r3, [sp, #176]	; 0xb0
  407c72:	e886 0006 	stmia.w	r6, {r1, r2}
  407c76:	f300 8395 	bgt.w	4083a4 <_svfprintf_r+0xb60>
  407c7a:	3608      	adds	r6, #8
  407c7c:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  407c7e:	2d80      	cmp	r5, #128	; 0x80
  407c80:	f000 82cc 	beq.w	40821c <_svfprintf_r+0x9d8>
  407c84:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407c86:	ebc4 0a05 	rsb	sl, r4, r5
  407c8a:	f1ba 0f00 	cmp.w	sl, #0
  407c8e:	dd3b      	ble.n	407d08 <_svfprintf_r+0x4c4>
  407c90:	f1ba 0f10 	cmp.w	sl, #16
  407c94:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407c96:	4d30      	ldr	r5, [pc, #192]	; (407d58 <_svfprintf_r+0x514>)
  407c98:	dd2b      	ble.n	407cf2 <_svfprintf_r+0x4ae>
  407c9a:	940a      	str	r4, [sp, #40]	; 0x28
  407c9c:	4632      	mov	r2, r6
  407c9e:	f04f 0b10 	mov.w	fp, #16
  407ca2:	462e      	mov	r6, r5
  407ca4:	4661      	mov	r1, ip
  407ca6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  407ca8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  407caa:	e006      	b.n	407cba <_svfprintf_r+0x476>
  407cac:	f1aa 0a10 	sub.w	sl, sl, #16
  407cb0:	f1ba 0f10 	cmp.w	sl, #16
  407cb4:	f102 0208 	add.w	r2, r2, #8
  407cb8:	dd17      	ble.n	407cea <_svfprintf_r+0x4a6>
  407cba:	3301      	adds	r3, #1
  407cbc:	3110      	adds	r1, #16
  407cbe:	2b07      	cmp	r3, #7
  407cc0:	912d      	str	r1, [sp, #180]	; 0xb4
  407cc2:	932c      	str	r3, [sp, #176]	; 0xb0
  407cc4:	e882 0840 	stmia.w	r2, {r6, fp}
  407cc8:	ddf0      	ble.n	407cac <_svfprintf_r+0x468>
  407cca:	4620      	mov	r0, r4
  407ccc:	4629      	mov	r1, r5
  407cce:	aa2b      	add	r2, sp, #172	; 0xac
  407cd0:	f005 fd72 	bl	40d7b8 <__ssprint_r>
  407cd4:	2800      	cmp	r0, #0
  407cd6:	f47f aecd 	bne.w	407a74 <_svfprintf_r+0x230>
  407cda:	f1aa 0a10 	sub.w	sl, sl, #16
  407cde:	f1ba 0f10 	cmp.w	sl, #16
  407ce2:	992d      	ldr	r1, [sp, #180]	; 0xb4
  407ce4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407ce6:	aa38      	add	r2, sp, #224	; 0xe0
  407ce8:	dce7      	bgt.n	407cba <_svfprintf_r+0x476>
  407cea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  407cec:	4635      	mov	r5, r6
  407cee:	468c      	mov	ip, r1
  407cf0:	4616      	mov	r6, r2
  407cf2:	3301      	adds	r3, #1
  407cf4:	44d4      	add	ip, sl
  407cf6:	2b07      	cmp	r3, #7
  407cf8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  407cfc:	932c      	str	r3, [sp, #176]	; 0xb0
  407cfe:	e886 0420 	stmia.w	r6, {r5, sl}
  407d02:	f300 8337 	bgt.w	408374 <_svfprintf_r+0xb30>
  407d06:	3608      	adds	r6, #8
  407d08:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407d0a:	05ed      	lsls	r5, r5, #23
  407d0c:	f100 8226 	bmi.w	40815c <_svfprintf_r+0x918>
  407d10:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407d12:	6037      	str	r7, [r6, #0]
  407d14:	3301      	adds	r3, #1
  407d16:	44a4      	add	ip, r4
  407d18:	2b07      	cmp	r3, #7
  407d1a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  407d1e:	6074      	str	r4, [r6, #4]
  407d20:	932c      	str	r3, [sp, #176]	; 0xb0
  407d22:	f300 8311 	bgt.w	408348 <_svfprintf_r+0xb04>
  407d26:	3608      	adds	r6, #8
  407d28:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407d2a:	0763      	lsls	r3, r4, #29
  407d2c:	d549      	bpl.n	407dc2 <_svfprintf_r+0x57e>
  407d2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  407d30:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407d32:	1a2c      	subs	r4, r5, r0
  407d34:	2c00      	cmp	r4, #0
  407d36:	dd44      	ble.n	407dc2 <_svfprintf_r+0x57e>
  407d38:	2c10      	cmp	r4, #16
  407d3a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407d3c:	f8df a01c 	ldr.w	sl, [pc, #28]	; 407d5c <_svfprintf_r+0x518>
  407d40:	dd2b      	ble.n	407d9a <_svfprintf_r+0x556>
  407d42:	4657      	mov	r7, sl
  407d44:	2510      	movs	r5, #16
  407d46:	4662      	mov	r2, ip
  407d48:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  407d4c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  407d50:	e00b      	b.n	407d6a <_svfprintf_r+0x526>
  407d52:	bf00      	nop
  407d54:	004106cc 	.word	0x004106cc
  407d58:	00410698 	.word	0x00410698
  407d5c:	004106e8 	.word	0x004106e8
  407d60:	3c10      	subs	r4, #16
  407d62:	2c10      	cmp	r4, #16
  407d64:	f106 0608 	add.w	r6, r6, #8
  407d68:	dd15      	ble.n	407d96 <_svfprintf_r+0x552>
  407d6a:	3301      	adds	r3, #1
  407d6c:	3210      	adds	r2, #16
  407d6e:	2b07      	cmp	r3, #7
  407d70:	922d      	str	r2, [sp, #180]	; 0xb4
  407d72:	932c      	str	r3, [sp, #176]	; 0xb0
  407d74:	6037      	str	r7, [r6, #0]
  407d76:	6075      	str	r5, [r6, #4]
  407d78:	ddf2      	ble.n	407d60 <_svfprintf_r+0x51c>
  407d7a:	4650      	mov	r0, sl
  407d7c:	4641      	mov	r1, r8
  407d7e:	aa2b      	add	r2, sp, #172	; 0xac
  407d80:	f005 fd1a 	bl	40d7b8 <__ssprint_r>
  407d84:	2800      	cmp	r0, #0
  407d86:	f47f ae75 	bne.w	407a74 <_svfprintf_r+0x230>
  407d8a:	3c10      	subs	r4, #16
  407d8c:	2c10      	cmp	r4, #16
  407d8e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  407d90:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407d92:	ae38      	add	r6, sp, #224	; 0xe0
  407d94:	dce9      	bgt.n	407d6a <_svfprintf_r+0x526>
  407d96:	4694      	mov	ip, r2
  407d98:	46ba      	mov	sl, r7
  407d9a:	3301      	adds	r3, #1
  407d9c:	44a4      	add	ip, r4
  407d9e:	2b07      	cmp	r3, #7
  407da0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  407da4:	932c      	str	r3, [sp, #176]	; 0xb0
  407da6:	f8c6 a000 	str.w	sl, [r6]
  407daa:	6074      	str	r4, [r6, #4]
  407dac:	dd09      	ble.n	407dc2 <_svfprintf_r+0x57e>
  407dae:	980d      	ldr	r0, [sp, #52]	; 0x34
  407db0:	990c      	ldr	r1, [sp, #48]	; 0x30
  407db2:	aa2b      	add	r2, sp, #172	; 0xac
  407db4:	f005 fd00 	bl	40d7b8 <__ssprint_r>
  407db8:	2800      	cmp	r0, #0
  407dba:	f47f ae5b 	bne.w	407a74 <_svfprintf_r+0x230>
  407dbe:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  407dc2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  407dc4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407dc6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  407dc8:	42a8      	cmp	r0, r5
  407dca:	bfac      	ite	ge
  407dcc:	1824      	addge	r4, r4, r0
  407dce:	1964      	addlt	r4, r4, r5
  407dd0:	940e      	str	r4, [sp, #56]	; 0x38
  407dd2:	f1bc 0f00 	cmp.w	ip, #0
  407dd6:	f040 82c3 	bne.w	408360 <_svfprintf_r+0xb1c>
  407dda:	2300      	movs	r3, #0
  407ddc:	932c      	str	r3, [sp, #176]	; 0xb0
  407dde:	ae38      	add	r6, sp, #224	; 0xe0
  407de0:	e556      	b.n	407890 <_svfprintf_r+0x4c>
  407de2:	f899 8000 	ldrb.w	r8, [r9]
  407de6:	2a00      	cmp	r2, #0
  407de8:	f47f ad88 	bne.w	4078fc <_svfprintf_r+0xb8>
  407dec:	2220      	movs	r2, #32
  407dee:	e585      	b.n	4078fc <_svfprintf_r+0xb8>
  407df0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407df2:	f045 0501 	orr.w	r5, r5, #1
  407df6:	9509      	str	r5, [sp, #36]	; 0x24
  407df8:	f899 8000 	ldrb.w	r8, [r9]
  407dfc:	e57e      	b.n	4078fc <_svfprintf_r+0xb8>
  407dfe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407e00:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  407e04:	9509      	str	r5, [sp, #36]	; 0x24
  407e06:	f899 8000 	ldrb.w	r8, [r9]
  407e0a:	e577      	b.n	4078fc <_svfprintf_r+0xb8>
  407e0c:	2400      	movs	r4, #0
  407e0e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  407e12:	940f      	str	r4, [sp, #60]	; 0x3c
  407e14:	4621      	mov	r1, r4
  407e16:	f819 8b01 	ldrb.w	r8, [r9], #1
  407e1a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  407e1e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  407e22:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  407e26:	2b09      	cmp	r3, #9
  407e28:	d9f5      	bls.n	407e16 <_svfprintf_r+0x5d2>
  407e2a:	910f      	str	r1, [sp, #60]	; 0x3c
  407e2c:	e568      	b.n	407900 <_svfprintf_r+0xbc>
  407e2e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407e32:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  407e36:	f04c 0c10 	orr.w	ip, ip, #16
  407e3a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  407e3e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407e40:	06a3      	lsls	r3, r4, #26
  407e42:	f140 80b2 	bpl.w	407faa <_svfprintf_r+0x766>
  407e46:	9d10      	ldr	r5, [sp, #64]	; 0x40
  407e48:	1de9      	adds	r1, r5, #7
  407e4a:	f021 0107 	bic.w	r1, r1, #7
  407e4e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407e52:	3108      	adds	r1, #8
  407e54:	9110      	str	r1, [sp, #64]	; 0x40
  407e56:	4614      	mov	r4, r2
  407e58:	461d      	mov	r5, r3
  407e5a:	2a00      	cmp	r2, #0
  407e5c:	f173 0000 	sbcs.w	r0, r3, #0
  407e60:	f2c0 838b 	blt.w	40857a <_svfprintf_r+0xd36>
  407e64:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  407e68:	2301      	movs	r3, #1
  407e6a:	e659      	b.n	407b20 <_svfprintf_r+0x2dc>
  407e6c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407e6e:	4cb7      	ldr	r4, [pc, #732]	; (40814c <_svfprintf_r+0x908>)
  407e70:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  407e74:	06af      	lsls	r7, r5, #26
  407e76:	941a      	str	r4, [sp, #104]	; 0x68
  407e78:	f53f ae2f 	bmi.w	407ada <_svfprintf_r+0x296>
  407e7c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407e7e:	06ed      	lsls	r5, r5, #27
  407e80:	f140 845d 	bpl.w	40873e <_svfprintf_r+0xefa>
  407e84:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  407e88:	f8dc 4000 	ldr.w	r4, [ip]
  407e8c:	f10c 0c04 	add.w	ip, ip, #4
  407e90:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407e94:	2500      	movs	r5, #0
  407e96:	e62b      	b.n	407af0 <_svfprintf_r+0x2ac>
  407e98:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407e9c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  407ea0:	f01c 0f20 	tst.w	ip, #32
  407ea4:	f000 843d 	beq.w	408722 <_svfprintf_r+0xede>
  407ea8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  407eaa:	6821      	ldr	r1, [r4, #0]
  407eac:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  407eae:	17e5      	asrs	r5, r4, #31
  407eb0:	462b      	mov	r3, r5
  407eb2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  407eb4:	4622      	mov	r2, r4
  407eb6:	3504      	adds	r5, #4
  407eb8:	9510      	str	r5, [sp, #64]	; 0x40
  407eba:	e9c1 2300 	strd	r2, r3, [r1]
  407ebe:	e4e7      	b.n	407890 <_svfprintf_r+0x4c>
  407ec0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  407ec2:	6827      	ldr	r7, [r4, #0]
  407ec4:	f04f 0a00 	mov.w	sl, #0
  407ec8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  407ecc:	1d25      	adds	r5, r4, #4
  407ece:	2f00      	cmp	r7, #0
  407ed0:	f000 85f5 	beq.w	408abe <_svfprintf_r+0x127a>
  407ed4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  407ed6:	2c00      	cmp	r4, #0
  407ed8:	4638      	mov	r0, r7
  407eda:	f2c0 85a7 	blt.w	408a2c <_svfprintf_r+0x11e8>
  407ede:	4651      	mov	r1, sl
  407ee0:	4622      	mov	r2, r4
  407ee2:	f004 fbbf 	bl	40c664 <memchr>
  407ee6:	2800      	cmp	r0, #0
  407ee8:	f000 861f 	beq.w	408b2a <_svfprintf_r+0x12e6>
  407eec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  407eee:	9510      	str	r5, [sp, #64]	; 0x40
  407ef0:	1bc0      	subs	r0, r0, r7
  407ef2:	42a0      	cmp	r0, r4
  407ef4:	bfb8      	it	lt
  407ef6:	4604      	movlt	r4, r0
  407ef8:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  407efc:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  407f00:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  407f04:	950b      	str	r5, [sp, #44]	; 0x2c
  407f06:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  407f0a:	e632      	b.n	407b72 <_svfprintf_r+0x32e>
  407f0c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407f10:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  407f14:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  407f18:	f899 8000 	ldrb.w	r8, [r9]
  407f1c:	e4ee      	b.n	4078fc <_svfprintf_r+0xb8>
  407f1e:	f899 8000 	ldrb.w	r8, [r9]
  407f22:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  407f26:	464b      	mov	r3, r9
  407f28:	f000 848b 	beq.w	408842 <_svfprintf_r+0xffe>
  407f2c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407f2e:	f045 0510 	orr.w	r5, r5, #16
  407f32:	9509      	str	r5, [sp, #36]	; 0x24
  407f34:	e4e2      	b.n	4078fc <_svfprintf_r+0xb8>
  407f36:	9c10      	ldr	r4, [sp, #64]	; 0x40
  407f38:	9d10      	ldr	r5, [sp, #64]	; 0x40
  407f3a:	6824      	ldr	r4, [r4, #0]
  407f3c:	940f      	str	r4, [sp, #60]	; 0x3c
  407f3e:	2c00      	cmp	r4, #0
  407f40:	f105 0304 	add.w	r3, r5, #4
  407f44:	f6ff ad7c 	blt.w	407a40 <_svfprintf_r+0x1fc>
  407f48:	9310      	str	r3, [sp, #64]	; 0x40
  407f4a:	f899 8000 	ldrb.w	r8, [r9]
  407f4e:	e4d5      	b.n	4078fc <_svfprintf_r+0xb8>
  407f50:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407f52:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407f56:	487e      	ldr	r0, [pc, #504]	; (408150 <_svfprintf_r+0x90c>)
  407f58:	6814      	ldr	r4, [r2, #0]
  407f5a:	901a      	str	r0, [sp, #104]	; 0x68
  407f5c:	2330      	movs	r3, #48	; 0x30
  407f5e:	1d15      	adds	r5, r2, #4
  407f60:	f04f 0878 	mov.w	r8, #120	; 0x78
  407f64:	f04c 0c02 	orr.w	ip, ip, #2
  407f68:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  407f6c:	9510      	str	r5, [sp, #64]	; 0x40
  407f6e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  407f72:	2500      	movs	r5, #0
  407f74:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  407f78:	2302      	movs	r3, #2
  407f7a:	e5cd      	b.n	407b18 <_svfprintf_r+0x2d4>
  407f7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407f7e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  407f80:	6812      	ldr	r2, [r2, #0]
  407f82:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  407f86:	2300      	movs	r3, #0
  407f88:	2401      	movs	r4, #1
  407f8a:	3504      	adds	r5, #4
  407f8c:	469a      	mov	sl, r3
  407f8e:	940b      	str	r4, [sp, #44]	; 0x2c
  407f90:	9510      	str	r5, [sp, #64]	; 0x40
  407f92:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  407f96:	930a      	str	r3, [sp, #40]	; 0x28
  407f98:	9314      	str	r3, [sp, #80]	; 0x50
  407f9a:	af2e      	add	r7, sp, #184	; 0xb8
  407f9c:	e5ef      	b.n	407b7e <_svfprintf_r+0x33a>
  407f9e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407fa0:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  407fa4:	06a3      	lsls	r3, r4, #26
  407fa6:	f53f af4e 	bmi.w	407e46 <_svfprintf_r+0x602>
  407faa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407fae:	f01c 0f10 	tst.w	ip, #16
  407fb2:	f040 82d2 	bne.w	40855a <_svfprintf_r+0xd16>
  407fb6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407fb8:	0667      	lsls	r7, r4, #25
  407fba:	f140 82ce 	bpl.w	40855a <_svfprintf_r+0xd16>
  407fbe:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  407fc2:	f9bc 4000 	ldrsh.w	r4, [ip]
  407fc6:	f10c 0c04 	add.w	ip, ip, #4
  407fca:	17e5      	asrs	r5, r4, #31
  407fcc:	4622      	mov	r2, r4
  407fce:	462b      	mov	r3, r5
  407fd0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407fd4:	e741      	b.n	407e5a <_svfprintf_r+0x616>
  407fd6:	f899 8000 	ldrb.w	r8, [r9]
  407fda:	222b      	movs	r2, #43	; 0x2b
  407fdc:	e48e      	b.n	4078fc <_svfprintf_r+0xb8>
  407fde:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407fe0:	f045 0508 	orr.w	r5, r5, #8
  407fe4:	9509      	str	r5, [sp, #36]	; 0x24
  407fe6:	f899 8000 	ldrb.w	r8, [r9]
  407fea:	e487      	b.n	4078fc <_svfprintf_r+0xb8>
  407fec:	9d10      	ldr	r5, [sp, #64]	; 0x40
  407fee:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407ff0:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  407ff4:	1deb      	adds	r3, r5, #7
  407ff6:	0725      	lsls	r5, r4, #28
  407ff8:	f023 0307 	bic.w	r3, r3, #7
  407ffc:	f140 838a 	bpl.w	408714 <_svfprintf_r+0xed0>
  408000:	e9d3 4500 	ldrd	r4, r5, [r3]
  408004:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  408008:	f103 0c08 	add.w	ip, r3, #8
  40800c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408010:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408014:	f005 f8f6 	bl	40d204 <__fpclassifyd>
  408018:	2801      	cmp	r0, #1
  40801a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40801e:	f040 835f 	bne.w	4086e0 <_svfprintf_r+0xe9c>
  408022:	2200      	movs	r2, #0
  408024:	2300      	movs	r3, #0
  408026:	f006 fae1 	bl	40e5ec <__aeabi_dcmplt>
  40802a:	2800      	cmp	r0, #0
  40802c:	f040 856d 	bne.w	408b0a <_svfprintf_r+0x12c6>
  408030:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408034:	2503      	movs	r5, #3
  408036:	950b      	str	r5, [sp, #44]	; 0x2c
  408038:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40803a:	4f46      	ldr	r7, [pc, #280]	; (408154 <_svfprintf_r+0x910>)
  40803c:	4b46      	ldr	r3, [pc, #280]	; (408158 <_svfprintf_r+0x914>)
  40803e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  408042:	2400      	movs	r4, #0
  408044:	9509      	str	r5, [sp, #36]	; 0x24
  408046:	2500      	movs	r5, #0
  408048:	940a      	str	r4, [sp, #40]	; 0x28
  40804a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40804e:	bfd8      	it	le
  408050:	461f      	movle	r7, r3
  408052:	2403      	movs	r4, #3
  408054:	9514      	str	r5, [sp, #80]	; 0x50
  408056:	e58c      	b.n	407b72 <_svfprintf_r+0x32e>
  408058:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40805c:	f04c 0c20 	orr.w	ip, ip, #32
  408060:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408064:	f899 8000 	ldrb.w	r8, [r9]
  408068:	e448      	b.n	4078fc <_svfprintf_r+0xb8>
  40806a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40806c:	1de3      	adds	r3, r4, #7
  40806e:	f023 0307 	bic.w	r3, r3, #7
  408072:	f103 0508 	add.w	r5, r3, #8
  408076:	9510      	str	r5, [sp, #64]	; 0x40
  408078:	e9d3 4500 	ldrd	r4, r5, [r3]
  40807c:	2300      	movs	r3, #0
  40807e:	e54b      	b.n	407b18 <_svfprintf_r+0x2d4>
  408080:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408082:	1deb      	adds	r3, r5, #7
  408084:	f023 0307 	bic.w	r3, r3, #7
  408088:	f103 0c08 	add.w	ip, r3, #8
  40808c:	e9d3 4500 	ldrd	r4, r5, [r3]
  408090:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408094:	2301      	movs	r3, #1
  408096:	e53f      	b.n	407b18 <_svfprintf_r+0x2d4>
  408098:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40809c:	f1b8 0f00 	cmp.w	r8, #0
  4080a0:	f43f ace1 	beq.w	407a66 <_svfprintf_r+0x222>
  4080a4:	2300      	movs	r3, #0
  4080a6:	f04f 0c01 	mov.w	ip, #1
  4080aa:	469a      	mov	sl, r3
  4080ac:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4080b0:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  4080b4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  4080b8:	930a      	str	r3, [sp, #40]	; 0x28
  4080ba:	9314      	str	r3, [sp, #80]	; 0x50
  4080bc:	4664      	mov	r4, ip
  4080be:	af2e      	add	r7, sp, #184	; 0xb8
  4080c0:	e55d      	b.n	407b7e <_svfprintf_r+0x33a>
  4080c2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4080c6:	e5b5      	b.n	407c34 <_svfprintf_r+0x3f0>
  4080c8:	2b01      	cmp	r3, #1
  4080ca:	f000 80ec 	beq.w	4082a6 <_svfprintf_r+0xa62>
  4080ce:	2b02      	cmp	r3, #2
  4080d0:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  4080d4:	d118      	bne.n	408108 <_svfprintf_r+0x8c4>
  4080d6:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  4080da:	4619      	mov	r1, r3
  4080dc:	f004 000f 	and.w	r0, r4, #15
  4080e0:	0922      	lsrs	r2, r4, #4
  4080e2:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  4080e6:	460f      	mov	r7, r1
  4080e8:	092b      	lsrs	r3, r5, #4
  4080ea:	f81c 1000 	ldrb.w	r1, [ip, r0]
  4080ee:	7039      	strb	r1, [r7, #0]
  4080f0:	ea52 0003 	orrs.w	r0, r2, r3
  4080f4:	4614      	mov	r4, r2
  4080f6:	461d      	mov	r5, r3
  4080f8:	f107 31ff 	add.w	r1, r7, #4294967295
  4080fc:	d1ee      	bne.n	4080dc <_svfprintf_r+0x898>
  4080fe:	9d08      	ldr	r5, [sp, #32]
  408100:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  408104:	1bec      	subs	r4, r5, r7
  408106:	e52b      	b.n	407b60 <_svfprintf_r+0x31c>
  408108:	08e0      	lsrs	r0, r4, #3
  40810a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40810e:	f004 0207 	and.w	r2, r4, #7
  408112:	08e9      	lsrs	r1, r5, #3
  408114:	3230      	adds	r2, #48	; 0x30
  408116:	ea50 0c01 	orrs.w	ip, r0, r1
  40811a:	461f      	mov	r7, r3
  40811c:	701a      	strb	r2, [r3, #0]
  40811e:	4604      	mov	r4, r0
  408120:	460d      	mov	r5, r1
  408122:	f103 33ff 	add.w	r3, r3, #4294967295
  408126:	d1ef      	bne.n	408108 <_svfprintf_r+0x8c4>
  408128:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40812a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40812e:	07e0      	lsls	r0, r4, #31
  408130:	4639      	mov	r1, r7
  408132:	f140 80c1 	bpl.w	4082b8 <_svfprintf_r+0xa74>
  408136:	2a30      	cmp	r2, #48	; 0x30
  408138:	f000 80be 	beq.w	4082b8 <_svfprintf_r+0xa74>
  40813c:	9d08      	ldr	r5, [sp, #32]
  40813e:	461f      	mov	r7, r3
  408140:	2330      	movs	r3, #48	; 0x30
  408142:	1bec      	subs	r4, r5, r7
  408144:	f801 3c01 	strb.w	r3, [r1, #-1]
  408148:	e50a      	b.n	407b60 <_svfprintf_r+0x31c>
  40814a:	bf00      	nop
  40814c:	004106b8 	.word	0x004106b8
  408150:	004106cc 	.word	0x004106cc
  408154:	004106ac 	.word	0x004106ac
  408158:	004106a8 	.word	0x004106a8
  40815c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  408160:	f340 80ad 	ble.w	4082be <_svfprintf_r+0xa7a>
  408164:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408168:	2200      	movs	r2, #0
  40816a:	2300      	movs	r3, #0
  40816c:	f8cd c01c 	str.w	ip, [sp, #28]
  408170:	f006 fa32 	bl	40e5d8 <__aeabi_dcmpeq>
  408174:	f8dd c01c 	ldr.w	ip, [sp, #28]
  408178:	2800      	cmp	r0, #0
  40817a:	f000 8126 	beq.w	4083ca <_svfprintf_r+0xb86>
  40817e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408180:	4aaa      	ldr	r2, [pc, #680]	; (40842c <_svfprintf_r+0xbe8>)
  408182:	6032      	str	r2, [r6, #0]
  408184:	3301      	adds	r3, #1
  408186:	f10c 0c01 	add.w	ip, ip, #1
  40818a:	2201      	movs	r2, #1
  40818c:	2b07      	cmp	r3, #7
  40818e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408192:	932c      	str	r3, [sp, #176]	; 0xb0
  408194:	6072      	str	r2, [r6, #4]
  408196:	f300 82f7 	bgt.w	408788 <_svfprintf_r+0xf44>
  40819a:	3608      	adds	r6, #8
  40819c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40819e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4081a0:	42a3      	cmp	r3, r4
  4081a2:	db03      	blt.n	4081ac <_svfprintf_r+0x968>
  4081a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4081a6:	07ec      	lsls	r4, r5, #31
  4081a8:	f57f adbe 	bpl.w	407d28 <_svfprintf_r+0x4e4>
  4081ac:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4081ae:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4081b0:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4081b2:	6034      	str	r4, [r6, #0]
  4081b4:	3301      	adds	r3, #1
  4081b6:	44ac      	add	ip, r5
  4081b8:	2b07      	cmp	r3, #7
  4081ba:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4081be:	6075      	str	r5, [r6, #4]
  4081c0:	932c      	str	r3, [sp, #176]	; 0xb0
  4081c2:	f300 8348 	bgt.w	408856 <_svfprintf_r+0x1012>
  4081c6:	3608      	adds	r6, #8
  4081c8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4081ca:	1e6c      	subs	r4, r5, #1
  4081cc:	2c00      	cmp	r4, #0
  4081ce:	f77f adab 	ble.w	407d28 <_svfprintf_r+0x4e4>
  4081d2:	2c10      	cmp	r4, #16
  4081d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4081d6:	4d96      	ldr	r5, [pc, #600]	; (408430 <_svfprintf_r+0xbec>)
  4081d8:	f340 8197 	ble.w	40850a <_svfprintf_r+0xcc6>
  4081dc:	2710      	movs	r7, #16
  4081de:	4662      	mov	r2, ip
  4081e0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4081e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4081e8:	e004      	b.n	4081f4 <_svfprintf_r+0x9b0>
  4081ea:	3608      	adds	r6, #8
  4081ec:	3c10      	subs	r4, #16
  4081ee:	2c10      	cmp	r4, #16
  4081f0:	f340 818a 	ble.w	408508 <_svfprintf_r+0xcc4>
  4081f4:	3301      	adds	r3, #1
  4081f6:	3210      	adds	r2, #16
  4081f8:	2b07      	cmp	r3, #7
  4081fa:	922d      	str	r2, [sp, #180]	; 0xb4
  4081fc:	932c      	str	r3, [sp, #176]	; 0xb0
  4081fe:	e886 00a0 	stmia.w	r6, {r5, r7}
  408202:	ddf2      	ble.n	4081ea <_svfprintf_r+0x9a6>
  408204:	4640      	mov	r0, r8
  408206:	4651      	mov	r1, sl
  408208:	aa2b      	add	r2, sp, #172	; 0xac
  40820a:	f005 fad5 	bl	40d7b8 <__ssprint_r>
  40820e:	2800      	cmp	r0, #0
  408210:	f47f ac30 	bne.w	407a74 <_svfprintf_r+0x230>
  408214:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  408216:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408218:	ae38      	add	r6, sp, #224	; 0xe0
  40821a:	e7e7      	b.n	4081ec <_svfprintf_r+0x9a8>
  40821c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40821e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408220:	ebc0 0a05 	rsb	sl, r0, r5
  408224:	f1ba 0f00 	cmp.w	sl, #0
  408228:	f77f ad2c 	ble.w	407c84 <_svfprintf_r+0x440>
  40822c:	f1ba 0f10 	cmp.w	sl, #16
  408230:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408232:	4d7f      	ldr	r5, [pc, #508]	; (408430 <_svfprintf_r+0xbec>)
  408234:	dd2b      	ble.n	40828e <_svfprintf_r+0xa4a>
  408236:	9412      	str	r4, [sp, #72]	; 0x48
  408238:	4632      	mov	r2, r6
  40823a:	f04f 0b10 	mov.w	fp, #16
  40823e:	462e      	mov	r6, r5
  408240:	4661      	mov	r1, ip
  408242:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  408244:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408246:	e006      	b.n	408256 <_svfprintf_r+0xa12>
  408248:	f1aa 0a10 	sub.w	sl, sl, #16
  40824c:	f1ba 0f10 	cmp.w	sl, #16
  408250:	f102 0208 	add.w	r2, r2, #8
  408254:	dd17      	ble.n	408286 <_svfprintf_r+0xa42>
  408256:	3301      	adds	r3, #1
  408258:	3110      	adds	r1, #16
  40825a:	2b07      	cmp	r3, #7
  40825c:	912d      	str	r1, [sp, #180]	; 0xb4
  40825e:	932c      	str	r3, [sp, #176]	; 0xb0
  408260:	e882 0840 	stmia.w	r2, {r6, fp}
  408264:	ddf0      	ble.n	408248 <_svfprintf_r+0xa04>
  408266:	4620      	mov	r0, r4
  408268:	4629      	mov	r1, r5
  40826a:	aa2b      	add	r2, sp, #172	; 0xac
  40826c:	f005 faa4 	bl	40d7b8 <__ssprint_r>
  408270:	2800      	cmp	r0, #0
  408272:	f47f abff 	bne.w	407a74 <_svfprintf_r+0x230>
  408276:	f1aa 0a10 	sub.w	sl, sl, #16
  40827a:	f1ba 0f10 	cmp.w	sl, #16
  40827e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408280:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408282:	aa38      	add	r2, sp, #224	; 0xe0
  408284:	dce7      	bgt.n	408256 <_svfprintf_r+0xa12>
  408286:	9c12      	ldr	r4, [sp, #72]	; 0x48
  408288:	4635      	mov	r5, r6
  40828a:	468c      	mov	ip, r1
  40828c:	4616      	mov	r6, r2
  40828e:	3301      	adds	r3, #1
  408290:	44d4      	add	ip, sl
  408292:	2b07      	cmp	r3, #7
  408294:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408298:	932c      	str	r3, [sp, #176]	; 0xb0
  40829a:	e886 0420 	stmia.w	r6, {r5, sl}
  40829e:	f300 8212 	bgt.w	4086c6 <_svfprintf_r+0xe82>
  4082a2:	3608      	adds	r6, #8
  4082a4:	e4ee      	b.n	407c84 <_svfprintf_r+0x440>
  4082a6:	2d00      	cmp	r5, #0
  4082a8:	bf08      	it	eq
  4082aa:	2c0a      	cmpeq	r4, #10
  4082ac:	f080 8138 	bcs.w	408520 <_svfprintf_r+0xcdc>
  4082b0:	af48      	add	r7, sp, #288	; 0x120
  4082b2:	3430      	adds	r4, #48	; 0x30
  4082b4:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4082b8:	9d08      	ldr	r5, [sp, #32]
  4082ba:	1bec      	subs	r4, r5, r7
  4082bc:	e450      	b.n	407b60 <_svfprintf_r+0x31c>
  4082be:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4082c0:	2c01      	cmp	r4, #1
  4082c2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4082c4:	f340 81d5 	ble.w	408672 <_svfprintf_r+0xe2e>
  4082c8:	3401      	adds	r4, #1
  4082ca:	f10c 0301 	add.w	r3, ip, #1
  4082ce:	2201      	movs	r2, #1
  4082d0:	2c07      	cmp	r4, #7
  4082d2:	6037      	str	r7, [r6, #0]
  4082d4:	932d      	str	r3, [sp, #180]	; 0xb4
  4082d6:	942c      	str	r4, [sp, #176]	; 0xb0
  4082d8:	6072      	str	r2, [r6, #4]
  4082da:	f300 81db 	bgt.w	408694 <_svfprintf_r+0xe50>
  4082de:	3608      	adds	r6, #8
  4082e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  4082e4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4082e6:	6035      	str	r5, [r6, #0]
  4082e8:	3401      	adds	r4, #1
  4082ea:	4498      	add	r8, r3
  4082ec:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4082ee:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4082f2:	2c07      	cmp	r4, #7
  4082f4:	942c      	str	r4, [sp, #176]	; 0xb0
  4082f6:	6075      	str	r5, [r6, #4]
  4082f8:	f300 81d8 	bgt.w	4086ac <_svfprintf_r+0xe68>
  4082fc:	3608      	adds	r6, #8
  4082fe:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408302:	2200      	movs	r2, #0
  408304:	2300      	movs	r3, #0
  408306:	f006 f967 	bl	40e5d8 <__aeabi_dcmpeq>
  40830a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40830c:	2800      	cmp	r0, #0
  40830e:	f040 80b9 	bne.w	408484 <_svfprintf_r+0xc40>
  408312:	1e6b      	subs	r3, r5, #1
  408314:	3401      	adds	r4, #1
  408316:	3701      	adds	r7, #1
  408318:	4498      	add	r8, r3
  40831a:	2c07      	cmp	r4, #7
  40831c:	942c      	str	r4, [sp, #176]	; 0xb0
  40831e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  408322:	6037      	str	r7, [r6, #0]
  408324:	6073      	str	r3, [r6, #4]
  408326:	f300 80e2 	bgt.w	4084ee <_svfprintf_r+0xcaa>
  40832a:	3608      	adds	r6, #8
  40832c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  408330:	9d19      	ldr	r5, [sp, #100]	; 0x64
  408332:	3401      	adds	r4, #1
  408334:	44c4      	add	ip, r8
  408336:	ab27      	add	r3, sp, #156	; 0x9c
  408338:	2c07      	cmp	r4, #7
  40833a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40833e:	942c      	str	r4, [sp, #176]	; 0xb0
  408340:	e886 0028 	stmia.w	r6, {r3, r5}
  408344:	f77f acef 	ble.w	407d26 <_svfprintf_r+0x4e2>
  408348:	980d      	ldr	r0, [sp, #52]	; 0x34
  40834a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40834c:	aa2b      	add	r2, sp, #172	; 0xac
  40834e:	f005 fa33 	bl	40d7b8 <__ssprint_r>
  408352:	2800      	cmp	r0, #0
  408354:	f47f ab8e 	bne.w	407a74 <_svfprintf_r+0x230>
  408358:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40835c:	ae38      	add	r6, sp, #224	; 0xe0
  40835e:	e4e3      	b.n	407d28 <_svfprintf_r+0x4e4>
  408360:	980d      	ldr	r0, [sp, #52]	; 0x34
  408362:	990c      	ldr	r1, [sp, #48]	; 0x30
  408364:	aa2b      	add	r2, sp, #172	; 0xac
  408366:	f005 fa27 	bl	40d7b8 <__ssprint_r>
  40836a:	2800      	cmp	r0, #0
  40836c:	f43f ad35 	beq.w	407dda <_svfprintf_r+0x596>
  408370:	f7ff bb80 	b.w	407a74 <_svfprintf_r+0x230>
  408374:	980d      	ldr	r0, [sp, #52]	; 0x34
  408376:	990c      	ldr	r1, [sp, #48]	; 0x30
  408378:	aa2b      	add	r2, sp, #172	; 0xac
  40837a:	f005 fa1d 	bl	40d7b8 <__ssprint_r>
  40837e:	2800      	cmp	r0, #0
  408380:	f47f ab78 	bne.w	407a74 <_svfprintf_r+0x230>
  408384:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408388:	ae38      	add	r6, sp, #224	; 0xe0
  40838a:	e4bd      	b.n	407d08 <_svfprintf_r+0x4c4>
  40838c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40838e:	990c      	ldr	r1, [sp, #48]	; 0x30
  408390:	aa2b      	add	r2, sp, #172	; 0xac
  408392:	f005 fa11 	bl	40d7b8 <__ssprint_r>
  408396:	2800      	cmp	r0, #0
  408398:	f47f ab6c 	bne.w	407a74 <_svfprintf_r+0x230>
  40839c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4083a0:	ae38      	add	r6, sp, #224	; 0xe0
  4083a2:	e45a      	b.n	407c5a <_svfprintf_r+0x416>
  4083a4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4083a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4083a8:	aa2b      	add	r2, sp, #172	; 0xac
  4083aa:	f005 fa05 	bl	40d7b8 <__ssprint_r>
  4083ae:	2800      	cmp	r0, #0
  4083b0:	f47f ab60 	bne.w	407a74 <_svfprintf_r+0x230>
  4083b4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4083b8:	ae38      	add	r6, sp, #224	; 0xe0
  4083ba:	e45f      	b.n	407c7c <_svfprintf_r+0x438>
  4083bc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4083be:	af38      	add	r7, sp, #224	; 0xe0
  4083c0:	f7ff bbce 	b.w	407b60 <_svfprintf_r+0x31c>
  4083c4:	2302      	movs	r3, #2
  4083c6:	f7ff bba7 	b.w	407b18 <_svfprintf_r+0x2d4>
  4083ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4083cc:	2b00      	cmp	r3, #0
  4083ce:	f340 81e7 	ble.w	4087a0 <_svfprintf_r+0xf5c>
  4083d2:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4083d4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4083d6:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  4083da:	42ac      	cmp	r4, r5
  4083dc:	bfa8      	it	ge
  4083de:	462c      	movge	r4, r5
  4083e0:	2c00      	cmp	r4, #0
  4083e2:	44ba      	add	sl, r7
  4083e4:	dd0b      	ble.n	4083fe <_svfprintf_r+0xbba>
  4083e6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4083e8:	6037      	str	r7, [r6, #0]
  4083ea:	3301      	adds	r3, #1
  4083ec:	44a4      	add	ip, r4
  4083ee:	2b07      	cmp	r3, #7
  4083f0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4083f4:	6074      	str	r4, [r6, #4]
  4083f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4083f8:	f300 8328 	bgt.w	408a4c <_svfprintf_r+0x1208>
  4083fc:	3608      	adds	r6, #8
  4083fe:	9d14      	ldr	r5, [sp, #80]	; 0x50
  408400:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  408404:	1b2c      	subs	r4, r5, r4
  408406:	2c00      	cmp	r4, #0
  408408:	f340 80db 	ble.w	4085c2 <_svfprintf_r+0xd7e>
  40840c:	2c10      	cmp	r4, #16
  40840e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408410:	4d07      	ldr	r5, [pc, #28]	; (408430 <_svfprintf_r+0xbec>)
  408412:	f340 81ad 	ble.w	408770 <_svfprintf_r+0xf2c>
  408416:	970a      	str	r7, [sp, #40]	; 0x28
  408418:	f04f 0810 	mov.w	r8, #16
  40841c:	462f      	mov	r7, r5
  40841e:	4662      	mov	r2, ip
  408420:	4625      	mov	r5, r4
  408422:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  408426:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408428:	e009      	b.n	40843e <_svfprintf_r+0xbfa>
  40842a:	bf00      	nop
  40842c:	0040effc 	.word	0x0040effc
  408430:	00410698 	.word	0x00410698
  408434:	3608      	adds	r6, #8
  408436:	3d10      	subs	r5, #16
  408438:	2d10      	cmp	r5, #16
  40843a:	f340 8195 	ble.w	408768 <_svfprintf_r+0xf24>
  40843e:	3301      	adds	r3, #1
  408440:	3210      	adds	r2, #16
  408442:	2b07      	cmp	r3, #7
  408444:	922d      	str	r2, [sp, #180]	; 0xb4
  408446:	932c      	str	r3, [sp, #176]	; 0xb0
  408448:	e886 0180 	stmia.w	r6, {r7, r8}
  40844c:	ddf2      	ble.n	408434 <_svfprintf_r+0xbf0>
  40844e:	4658      	mov	r0, fp
  408450:	4621      	mov	r1, r4
  408452:	aa2b      	add	r2, sp, #172	; 0xac
  408454:	f005 f9b0 	bl	40d7b8 <__ssprint_r>
  408458:	2800      	cmp	r0, #0
  40845a:	f47f ab0b 	bne.w	407a74 <_svfprintf_r+0x230>
  40845e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  408460:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408462:	ae38      	add	r6, sp, #224	; 0xe0
  408464:	e7e7      	b.n	408436 <_svfprintf_r+0xbf2>
  408466:	980d      	ldr	r0, [sp, #52]	; 0x34
  408468:	990c      	ldr	r1, [sp, #48]	; 0x30
  40846a:	aa2b      	add	r2, sp, #172	; 0xac
  40846c:	f005 f9a4 	bl	40d7b8 <__ssprint_r>
  408470:	2800      	cmp	r0, #0
  408472:	f47f aaff 	bne.w	407a74 <_svfprintf_r+0x230>
  408476:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40847a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40847e:	ae38      	add	r6, sp, #224	; 0xe0
  408480:	f7ff bbd8 	b.w	407c34 <_svfprintf_r+0x3f0>
  408484:	1e6f      	subs	r7, r5, #1
  408486:	2f00      	cmp	r7, #0
  408488:	f77f af50 	ble.w	40832c <_svfprintf_r+0xae8>
  40848c:	2f10      	cmp	r7, #16
  40848e:	4db3      	ldr	r5, [pc, #716]	; (40875c <_svfprintf_r+0xf18>)
  408490:	dd23      	ble.n	4084da <_svfprintf_r+0xc96>
  408492:	4643      	mov	r3, r8
  408494:	f04f 0a10 	mov.w	sl, #16
  408498:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40849c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4084a0:	e004      	b.n	4084ac <_svfprintf_r+0xc68>
  4084a2:	3f10      	subs	r7, #16
  4084a4:	2f10      	cmp	r7, #16
  4084a6:	f106 0608 	add.w	r6, r6, #8
  4084aa:	dd15      	ble.n	4084d8 <_svfprintf_r+0xc94>
  4084ac:	3401      	adds	r4, #1
  4084ae:	3310      	adds	r3, #16
  4084b0:	2c07      	cmp	r4, #7
  4084b2:	932d      	str	r3, [sp, #180]	; 0xb4
  4084b4:	942c      	str	r4, [sp, #176]	; 0xb0
  4084b6:	e886 0420 	stmia.w	r6, {r5, sl}
  4084ba:	ddf2      	ble.n	4084a2 <_svfprintf_r+0xc5e>
  4084bc:	4640      	mov	r0, r8
  4084be:	4659      	mov	r1, fp
  4084c0:	aa2b      	add	r2, sp, #172	; 0xac
  4084c2:	f005 f979 	bl	40d7b8 <__ssprint_r>
  4084c6:	2800      	cmp	r0, #0
  4084c8:	f47f aad4 	bne.w	407a74 <_svfprintf_r+0x230>
  4084cc:	3f10      	subs	r7, #16
  4084ce:	2f10      	cmp	r7, #16
  4084d0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4084d2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4084d4:	ae38      	add	r6, sp, #224	; 0xe0
  4084d6:	dce9      	bgt.n	4084ac <_svfprintf_r+0xc68>
  4084d8:	4698      	mov	r8, r3
  4084da:	3401      	adds	r4, #1
  4084dc:	44b8      	add	r8, r7
  4084de:	2c07      	cmp	r4, #7
  4084e0:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4084e4:	942c      	str	r4, [sp, #176]	; 0xb0
  4084e6:	e886 00a0 	stmia.w	r6, {r5, r7}
  4084ea:	f77f af1e 	ble.w	40832a <_svfprintf_r+0xae6>
  4084ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  4084f0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4084f2:	aa2b      	add	r2, sp, #172	; 0xac
  4084f4:	f005 f960 	bl	40d7b8 <__ssprint_r>
  4084f8:	2800      	cmp	r0, #0
  4084fa:	f47f aabb 	bne.w	407a74 <_svfprintf_r+0x230>
  4084fe:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  408502:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  408504:	ae38      	add	r6, sp, #224	; 0xe0
  408506:	e711      	b.n	40832c <_svfprintf_r+0xae8>
  408508:	4694      	mov	ip, r2
  40850a:	3301      	adds	r3, #1
  40850c:	44a4      	add	ip, r4
  40850e:	2b07      	cmp	r3, #7
  408510:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408514:	932c      	str	r3, [sp, #176]	; 0xb0
  408516:	6035      	str	r5, [r6, #0]
  408518:	6074      	str	r4, [r6, #4]
  40851a:	f77f ac04 	ble.w	407d26 <_svfprintf_r+0x4e2>
  40851e:	e713      	b.n	408348 <_svfprintf_r+0xb04>
  408520:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  408524:	4620      	mov	r0, r4
  408526:	4629      	mov	r1, r5
  408528:	220a      	movs	r2, #10
  40852a:	2300      	movs	r3, #0
  40852c:	f006 f8ae 	bl	40e68c <__aeabi_uldivmod>
  408530:	3230      	adds	r2, #48	; 0x30
  408532:	f88b 2000 	strb.w	r2, [fp]
  408536:	4620      	mov	r0, r4
  408538:	4629      	mov	r1, r5
  40853a:	220a      	movs	r2, #10
  40853c:	2300      	movs	r3, #0
  40853e:	f006 f8a5 	bl	40e68c <__aeabi_uldivmod>
  408542:	4604      	mov	r4, r0
  408544:	460d      	mov	r5, r1
  408546:	ea54 0c05 	orrs.w	ip, r4, r5
  40854a:	465f      	mov	r7, fp
  40854c:	f10b 3bff 	add.w	fp, fp, #4294967295
  408550:	d1e8      	bne.n	408524 <_svfprintf_r+0xce0>
  408552:	9d08      	ldr	r5, [sp, #32]
  408554:	1bec      	subs	r4, r5, r7
  408556:	f7ff bb03 	b.w	407b60 <_svfprintf_r+0x31c>
  40855a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40855c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408560:	682c      	ldr	r4, [r5, #0]
  408562:	17e5      	asrs	r5, r4, #31
  408564:	4622      	mov	r2, r4
  408566:	462b      	mov	r3, r5
  408568:	f10c 0c04 	add.w	ip, ip, #4
  40856c:	2a00      	cmp	r2, #0
  40856e:	f173 0000 	sbcs.w	r0, r3, #0
  408572:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408576:	f6bf ac75 	bge.w	407e64 <_svfprintf_r+0x620>
  40857a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40857e:	4264      	negs	r4, r4
  408580:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  408584:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408588:	2301      	movs	r3, #1
  40858a:	f7ff bac9 	b.w	407b20 <_svfprintf_r+0x2dc>
  40858e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408590:	682c      	ldr	r4, [r5, #0]
  408592:	3504      	adds	r5, #4
  408594:	9510      	str	r5, [sp, #64]	; 0x40
  408596:	2500      	movs	r5, #0
  408598:	f7ff babe 	b.w	407b18 <_svfprintf_r+0x2d4>
  40859c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40859e:	682c      	ldr	r4, [r5, #0]
  4085a0:	3504      	adds	r5, #4
  4085a2:	9510      	str	r5, [sp, #64]	; 0x40
  4085a4:	2301      	movs	r3, #1
  4085a6:	2500      	movs	r5, #0
  4085a8:	f7ff bab6 	b.w	407b18 <_svfprintf_r+0x2d4>
  4085ac:	980d      	ldr	r0, [sp, #52]	; 0x34
  4085ae:	990c      	ldr	r1, [sp, #48]	; 0x30
  4085b0:	aa2b      	add	r2, sp, #172	; 0xac
  4085b2:	f005 f901 	bl	40d7b8 <__ssprint_r>
  4085b6:	2800      	cmp	r0, #0
  4085b8:	f47f aa5c 	bne.w	407a74 <_svfprintf_r+0x230>
  4085bc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4085c0:	ae38      	add	r6, sp, #224	; 0xe0
  4085c2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4085c4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4085c6:	442f      	add	r7, r5
  4085c8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4085ca:	42ac      	cmp	r4, r5
  4085cc:	db42      	blt.n	408654 <_svfprintf_r+0xe10>
  4085ce:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4085d0:	07e9      	lsls	r1, r5, #31
  4085d2:	d43f      	bmi.n	408654 <_svfprintf_r+0xe10>
  4085d4:	9811      	ldr	r0, [sp, #68]	; 0x44
  4085d6:	ebc7 050a 	rsb	r5, r7, sl
  4085da:	1b04      	subs	r4, r0, r4
  4085dc:	42ac      	cmp	r4, r5
  4085de:	bfb8      	it	lt
  4085e0:	4625      	movlt	r5, r4
  4085e2:	2d00      	cmp	r5, #0
  4085e4:	dd0b      	ble.n	4085fe <_svfprintf_r+0xdba>
  4085e6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4085e8:	6037      	str	r7, [r6, #0]
  4085ea:	3301      	adds	r3, #1
  4085ec:	44ac      	add	ip, r5
  4085ee:	2b07      	cmp	r3, #7
  4085f0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4085f4:	6075      	str	r5, [r6, #4]
  4085f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4085f8:	f300 8252 	bgt.w	408aa0 <_svfprintf_r+0x125c>
  4085fc:	3608      	adds	r6, #8
  4085fe:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  408602:	1b64      	subs	r4, r4, r5
  408604:	2c00      	cmp	r4, #0
  408606:	f77f ab8f 	ble.w	407d28 <_svfprintf_r+0x4e4>
  40860a:	2c10      	cmp	r4, #16
  40860c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40860e:	4d53      	ldr	r5, [pc, #332]	; (40875c <_svfprintf_r+0xf18>)
  408610:	f77f af7b 	ble.w	40850a <_svfprintf_r+0xcc6>
  408614:	2710      	movs	r7, #16
  408616:	4662      	mov	r2, ip
  408618:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40861c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  408620:	e004      	b.n	40862c <_svfprintf_r+0xde8>
  408622:	3608      	adds	r6, #8
  408624:	3c10      	subs	r4, #16
  408626:	2c10      	cmp	r4, #16
  408628:	f77f af6e 	ble.w	408508 <_svfprintf_r+0xcc4>
  40862c:	3301      	adds	r3, #1
  40862e:	3210      	adds	r2, #16
  408630:	2b07      	cmp	r3, #7
  408632:	922d      	str	r2, [sp, #180]	; 0xb4
  408634:	932c      	str	r3, [sp, #176]	; 0xb0
  408636:	e886 00a0 	stmia.w	r6, {r5, r7}
  40863a:	ddf2      	ble.n	408622 <_svfprintf_r+0xdde>
  40863c:	4640      	mov	r0, r8
  40863e:	4651      	mov	r1, sl
  408640:	aa2b      	add	r2, sp, #172	; 0xac
  408642:	f005 f8b9 	bl	40d7b8 <__ssprint_r>
  408646:	2800      	cmp	r0, #0
  408648:	f47f aa14 	bne.w	407a74 <_svfprintf_r+0x230>
  40864c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40864e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408650:	ae38      	add	r6, sp, #224	; 0xe0
  408652:	e7e7      	b.n	408624 <_svfprintf_r+0xde0>
  408654:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408656:	9d15      	ldr	r5, [sp, #84]	; 0x54
  408658:	6035      	str	r5, [r6, #0]
  40865a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40865c:	6075      	str	r5, [r6, #4]
  40865e:	3301      	adds	r3, #1
  408660:	44ac      	add	ip, r5
  408662:	2b07      	cmp	r3, #7
  408664:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408668:	932c      	str	r3, [sp, #176]	; 0xb0
  40866a:	f300 81fb 	bgt.w	408a64 <_svfprintf_r+0x1220>
  40866e:	3608      	adds	r6, #8
  408670:	e7b0      	b.n	4085d4 <_svfprintf_r+0xd90>
  408672:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408674:	07ea      	lsls	r2, r5, #31
  408676:	f53f ae27 	bmi.w	4082c8 <_svfprintf_r+0xa84>
  40867a:	3401      	adds	r4, #1
  40867c:	f10c 0801 	add.w	r8, ip, #1
  408680:	2301      	movs	r3, #1
  408682:	2c07      	cmp	r4, #7
  408684:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  408688:	942c      	str	r4, [sp, #176]	; 0xb0
  40868a:	6037      	str	r7, [r6, #0]
  40868c:	6073      	str	r3, [r6, #4]
  40868e:	f77f ae4c 	ble.w	40832a <_svfprintf_r+0xae6>
  408692:	e72c      	b.n	4084ee <_svfprintf_r+0xcaa>
  408694:	980d      	ldr	r0, [sp, #52]	; 0x34
  408696:	990c      	ldr	r1, [sp, #48]	; 0x30
  408698:	aa2b      	add	r2, sp, #172	; 0xac
  40869a:	f005 f88d 	bl	40d7b8 <__ssprint_r>
  40869e:	2800      	cmp	r0, #0
  4086a0:	f47f a9e8 	bne.w	407a74 <_svfprintf_r+0x230>
  4086a4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4086a6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4086a8:	ae38      	add	r6, sp, #224	; 0xe0
  4086aa:	e619      	b.n	4082e0 <_svfprintf_r+0xa9c>
  4086ac:	980d      	ldr	r0, [sp, #52]	; 0x34
  4086ae:	990c      	ldr	r1, [sp, #48]	; 0x30
  4086b0:	aa2b      	add	r2, sp, #172	; 0xac
  4086b2:	f005 f881 	bl	40d7b8 <__ssprint_r>
  4086b6:	2800      	cmp	r0, #0
  4086b8:	f47f a9dc 	bne.w	407a74 <_svfprintf_r+0x230>
  4086bc:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  4086c0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4086c2:	ae38      	add	r6, sp, #224	; 0xe0
  4086c4:	e61b      	b.n	4082fe <_svfprintf_r+0xaba>
  4086c6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4086c8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4086ca:	aa2b      	add	r2, sp, #172	; 0xac
  4086cc:	f005 f874 	bl	40d7b8 <__ssprint_r>
  4086d0:	2800      	cmp	r0, #0
  4086d2:	f47f a9cf 	bne.w	407a74 <_svfprintf_r+0x230>
  4086d6:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4086da:	ae38      	add	r6, sp, #224	; 0xe0
  4086dc:	f7ff bad2 	b.w	407c84 <_svfprintf_r+0x440>
  4086e0:	f004 fd90 	bl	40d204 <__fpclassifyd>
  4086e4:	2800      	cmp	r0, #0
  4086e6:	f040 80c2 	bne.w	40886e <_svfprintf_r+0x102a>
  4086ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4086ec:	4f1c      	ldr	r7, [pc, #112]	; (408760 <_svfprintf_r+0xf1c>)
  4086ee:	4b1d      	ldr	r3, [pc, #116]	; (408764 <_svfprintf_r+0xf20>)
  4086f0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4086f4:	900a      	str	r0, [sp, #40]	; 0x28
  4086f6:	f04f 0c03 	mov.w	ip, #3
  4086fa:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  4086fe:	9409      	str	r4, [sp, #36]	; 0x24
  408700:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408704:	9014      	str	r0, [sp, #80]	; 0x50
  408706:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40870a:	bfd8      	it	le
  40870c:	461f      	movle	r7, r3
  40870e:	4664      	mov	r4, ip
  408710:	f7ff ba2f 	b.w	407b72 <_svfprintf_r+0x32e>
  408714:	e9d3 4500 	ldrd	r4, r5, [r3]
  408718:	3308      	adds	r3, #8
  40871a:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40871e:	9310      	str	r3, [sp, #64]	; 0x40
  408720:	e476      	b.n	408010 <_svfprintf_r+0x7cc>
  408722:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408726:	f01c 0f10 	tst.w	ip, #16
  40872a:	f000 8155 	beq.w	4089d8 <_svfprintf_r+0x1194>
  40872e:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408730:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408732:	6823      	ldr	r3, [r4, #0]
  408734:	3404      	adds	r4, #4
  408736:	9410      	str	r4, [sp, #64]	; 0x40
  408738:	601d      	str	r5, [r3, #0]
  40873a:	f7ff b8a9 	b.w	407890 <_svfprintf_r+0x4c>
  40873e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408740:	0664      	lsls	r4, r4, #25
  408742:	f140 8142 	bpl.w	4089ca <_svfprintf_r+0x1186>
  408746:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40874a:	f8bc 4000 	ldrh.w	r4, [ip]
  40874e:	f10c 0c04 	add.w	ip, ip, #4
  408752:	2500      	movs	r5, #0
  408754:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408758:	f7ff b9ca 	b.w	407af0 <_svfprintf_r+0x2ac>
  40875c:	00410698 	.word	0x00410698
  408760:	004106b4 	.word	0x004106b4
  408764:	004106b0 	.word	0x004106b0
  408768:	462c      	mov	r4, r5
  40876a:	463d      	mov	r5, r7
  40876c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40876e:	4694      	mov	ip, r2
  408770:	3301      	adds	r3, #1
  408772:	44a4      	add	ip, r4
  408774:	2b07      	cmp	r3, #7
  408776:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40877a:	932c      	str	r3, [sp, #176]	; 0xb0
  40877c:	6035      	str	r5, [r6, #0]
  40877e:	6074      	str	r4, [r6, #4]
  408780:	f73f af14 	bgt.w	4085ac <_svfprintf_r+0xd68>
  408784:	3608      	adds	r6, #8
  408786:	e71c      	b.n	4085c2 <_svfprintf_r+0xd7e>
  408788:	980d      	ldr	r0, [sp, #52]	; 0x34
  40878a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40878c:	aa2b      	add	r2, sp, #172	; 0xac
  40878e:	f005 f813 	bl	40d7b8 <__ssprint_r>
  408792:	2800      	cmp	r0, #0
  408794:	f47f a96e 	bne.w	407a74 <_svfprintf_r+0x230>
  408798:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40879c:	ae38      	add	r6, sp, #224	; 0xe0
  40879e:	e4fd      	b.n	40819c <_svfprintf_r+0x958>
  4087a0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4087a2:	49b7      	ldr	r1, [pc, #732]	; (408a80 <_svfprintf_r+0x123c>)
  4087a4:	6031      	str	r1, [r6, #0]
  4087a6:	3201      	adds	r2, #1
  4087a8:	f10c 0c01 	add.w	ip, ip, #1
  4087ac:	2101      	movs	r1, #1
  4087ae:	2a07      	cmp	r2, #7
  4087b0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4087b4:	922c      	str	r2, [sp, #176]	; 0xb0
  4087b6:	6071      	str	r1, [r6, #4]
  4087b8:	f300 80f7 	bgt.w	4089aa <_svfprintf_r+0x1166>
  4087bc:	3608      	adds	r6, #8
  4087be:	461c      	mov	r4, r3
  4087c0:	b92c      	cbnz	r4, 4087ce <_svfprintf_r+0xf8a>
  4087c2:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4087c4:	b91d      	cbnz	r5, 4087ce <_svfprintf_r+0xf8a>
  4087c6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4087c8:	07e8      	lsls	r0, r5, #31
  4087ca:	f57f aaad 	bpl.w	407d28 <_svfprintf_r+0x4e4>
  4087ce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4087d0:	9918      	ldr	r1, [sp, #96]	; 0x60
  4087d2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4087d4:	6035      	str	r5, [r6, #0]
  4087d6:	3301      	adds	r3, #1
  4087d8:	4461      	add	r1, ip
  4087da:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4087dc:	912d      	str	r1, [sp, #180]	; 0xb4
  4087de:	2b07      	cmp	r3, #7
  4087e0:	6075      	str	r5, [r6, #4]
  4087e2:	932c      	str	r3, [sp, #176]	; 0xb0
  4087e4:	f300 81de 	bgt.w	408ba4 <_svfprintf_r+0x1360>
  4087e8:	f106 0208 	add.w	r2, r6, #8
  4087ec:	4264      	negs	r4, r4
  4087ee:	2c00      	cmp	r4, #0
  4087f0:	f340 810b 	ble.w	408a0a <_svfprintf_r+0x11c6>
  4087f4:	2c10      	cmp	r4, #16
  4087f6:	4da3      	ldr	r5, [pc, #652]	; (408a84 <_svfprintf_r+0x1240>)
  4087f8:	f340 8148 	ble.w	408a8c <_svfprintf_r+0x1248>
  4087fc:	46a3      	mov	fp, r4
  4087fe:	2610      	movs	r6, #16
  408800:	460c      	mov	r4, r1
  408802:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  408806:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40880a:	e006      	b.n	40881a <_svfprintf_r+0xfd6>
  40880c:	3208      	adds	r2, #8
  40880e:	f1ab 0b10 	sub.w	fp, fp, #16
  408812:	f1bb 0f10 	cmp.w	fp, #16
  408816:	f340 8137 	ble.w	408a88 <_svfprintf_r+0x1244>
  40881a:	3301      	adds	r3, #1
  40881c:	3410      	adds	r4, #16
  40881e:	2b07      	cmp	r3, #7
  408820:	942d      	str	r4, [sp, #180]	; 0xb4
  408822:	932c      	str	r3, [sp, #176]	; 0xb0
  408824:	e882 0060 	stmia.w	r2, {r5, r6}
  408828:	ddf0      	ble.n	40880c <_svfprintf_r+0xfc8>
  40882a:	4640      	mov	r0, r8
  40882c:	4651      	mov	r1, sl
  40882e:	aa2b      	add	r2, sp, #172	; 0xac
  408830:	f004 ffc2 	bl	40d7b8 <__ssprint_r>
  408834:	2800      	cmp	r0, #0
  408836:	f47f a91d 	bne.w	407a74 <_svfprintf_r+0x230>
  40883a:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  40883c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40883e:	aa38      	add	r2, sp, #224	; 0xe0
  408840:	e7e5      	b.n	40880e <_svfprintf_r+0xfca>
  408842:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408844:	f893 8001 	ldrb.w	r8, [r3, #1]
  408848:	f044 0420 	orr.w	r4, r4, #32
  40884c:	f109 0901 	add.w	r9, r9, #1
  408850:	9409      	str	r4, [sp, #36]	; 0x24
  408852:	f7ff b853 	b.w	4078fc <_svfprintf_r+0xb8>
  408856:	980d      	ldr	r0, [sp, #52]	; 0x34
  408858:	990c      	ldr	r1, [sp, #48]	; 0x30
  40885a:	aa2b      	add	r2, sp, #172	; 0xac
  40885c:	f004 ffac 	bl	40d7b8 <__ssprint_r>
  408860:	2800      	cmp	r0, #0
  408862:	f47f a907 	bne.w	407a74 <_svfprintf_r+0x230>
  408866:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40886a:	ae38      	add	r6, sp, #224	; 0xe0
  40886c:	e4ac      	b.n	4081c8 <_svfprintf_r+0x984>
  40886e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408870:	3501      	adds	r5, #1
  408872:	f028 0a20 	bic.w	sl, r8, #32
  408876:	f000 80a5 	beq.w	4089c4 <_svfprintf_r+0x1180>
  40887a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40887e:	d104      	bne.n	40888a <_svfprintf_r+0x1046>
  408880:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408882:	2d00      	cmp	r5, #0
  408884:	bf08      	it	eq
  408886:	2501      	moveq	r5, #1
  408888:	950a      	str	r5, [sp, #40]	; 0x28
  40888a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40888e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408892:	2b00      	cmp	r3, #0
  408894:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  408898:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40889c:	f2c0 819c 	blt.w	408bd8 <_svfprintf_r+0x1394>
  4088a0:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4088a4:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  4088a8:	f04f 0b00 	mov.w	fp, #0
  4088ac:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4088b0:	f000 819b 	beq.w	408bea <_svfprintf_r+0x13a6>
  4088b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  4088b8:	f000 81a9 	beq.w	408c0e <_svfprintf_r+0x13ca>
  4088bc:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  4088c0:	bf0a      	itet	eq
  4088c2:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  4088c4:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4088c6:	1c65      	addeq	r5, r4, #1
  4088c8:	2002      	movs	r0, #2
  4088ca:	a925      	add	r1, sp, #148	; 0x94
  4088cc:	aa26      	add	r2, sp, #152	; 0x98
  4088ce:	ab29      	add	r3, sp, #164	; 0xa4
  4088d0:	e88d 0021 	stmia.w	sp, {r0, r5}
  4088d4:	9203      	str	r2, [sp, #12]
  4088d6:	9304      	str	r3, [sp, #16]
  4088d8:	9102      	str	r1, [sp, #8]
  4088da:	980d      	ldr	r0, [sp, #52]	; 0x34
  4088dc:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  4088e0:	f001 fea6 	bl	40a630 <_dtoa_r>
  4088e4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  4088e8:	4607      	mov	r7, r0
  4088ea:	d002      	beq.n	4088f2 <_svfprintf_r+0x10ae>
  4088ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4088f0:	d105      	bne.n	4088fe <_svfprintf_r+0x10ba>
  4088f2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4088f6:	f01c 0f01 	tst.w	ip, #1
  4088fa:	f000 819c 	beq.w	408c36 <_svfprintf_r+0x13f2>
  4088fe:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  408902:	eb07 0405 	add.w	r4, r7, r5
  408906:	f000 811c 	beq.w	408b42 <_svfprintf_r+0x12fe>
  40890a:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40890e:	2200      	movs	r2, #0
  408910:	2300      	movs	r3, #0
  408912:	f005 fe61 	bl	40e5d8 <__aeabi_dcmpeq>
  408916:	2800      	cmp	r0, #0
  408918:	f040 8105 	bne.w	408b26 <_svfprintf_r+0x12e2>
  40891c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40891e:	429c      	cmp	r4, r3
  408920:	d906      	bls.n	408930 <_svfprintf_r+0x10ec>
  408922:	2130      	movs	r1, #48	; 0x30
  408924:	1c5a      	adds	r2, r3, #1
  408926:	9229      	str	r2, [sp, #164]	; 0xa4
  408928:	7019      	strb	r1, [r3, #0]
  40892a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40892c:	429c      	cmp	r4, r3
  40892e:	d8f9      	bhi.n	408924 <_svfprintf_r+0x10e0>
  408930:	1bdb      	subs	r3, r3, r7
  408932:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  408936:	9311      	str	r3, [sp, #68]	; 0x44
  408938:	f000 80ed 	beq.w	408b16 <_svfprintf_r+0x12d2>
  40893c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  408940:	f340 81f2 	ble.w	408d28 <_svfprintf_r+0x14e4>
  408944:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  408948:	f000 8168 	beq.w	408c1c <_svfprintf_r+0x13d8>
  40894c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40894e:	9414      	str	r4, [sp, #80]	; 0x50
  408950:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408952:	9d14      	ldr	r5, [sp, #80]	; 0x50
  408954:	42ac      	cmp	r4, r5
  408956:	f300 8132 	bgt.w	408bbe <_svfprintf_r+0x137a>
  40895a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40895e:	f01c 0f01 	tst.w	ip, #1
  408962:	f040 81ad 	bne.w	408cc0 <_svfprintf_r+0x147c>
  408966:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40896a:	462c      	mov	r4, r5
  40896c:	f04f 0867 	mov.w	r8, #103	; 0x67
  408970:	f1bb 0f00 	cmp.w	fp, #0
  408974:	f040 80b2 	bne.w	408adc <_svfprintf_r+0x1298>
  408978:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40897a:	930b      	str	r3, [sp, #44]	; 0x2c
  40897c:	9509      	str	r5, [sp, #36]	; 0x24
  40897e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  408982:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408986:	f7ff b8f4 	b.w	407b72 <_svfprintf_r+0x32e>
  40898a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40898c:	2140      	movs	r1, #64	; 0x40
  40898e:	f003 fb89 	bl	40c0a4 <_malloc_r>
  408992:	6020      	str	r0, [r4, #0]
  408994:	6120      	str	r0, [r4, #16]
  408996:	2800      	cmp	r0, #0
  408998:	f000 81bf 	beq.w	408d1a <_svfprintf_r+0x14d6>
  40899c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  4089a0:	2340      	movs	r3, #64	; 0x40
  4089a2:	f8cc 3014 	str.w	r3, [ip, #20]
  4089a6:	f7fe bf63 	b.w	407870 <_svfprintf_r+0x2c>
  4089aa:	980d      	ldr	r0, [sp, #52]	; 0x34
  4089ac:	990c      	ldr	r1, [sp, #48]	; 0x30
  4089ae:	aa2b      	add	r2, sp, #172	; 0xac
  4089b0:	f004 ff02 	bl	40d7b8 <__ssprint_r>
  4089b4:	2800      	cmp	r0, #0
  4089b6:	f47f a85d 	bne.w	407a74 <_svfprintf_r+0x230>
  4089ba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4089bc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4089c0:	ae38      	add	r6, sp, #224	; 0xe0
  4089c2:	e6fd      	b.n	4087c0 <_svfprintf_r+0xf7c>
  4089c4:	2406      	movs	r4, #6
  4089c6:	940a      	str	r4, [sp, #40]	; 0x28
  4089c8:	e75f      	b.n	40888a <_svfprintf_r+0x1046>
  4089ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4089cc:	682c      	ldr	r4, [r5, #0]
  4089ce:	3504      	adds	r5, #4
  4089d0:	9510      	str	r5, [sp, #64]	; 0x40
  4089d2:	2500      	movs	r5, #0
  4089d4:	f7ff b88c 	b.w	407af0 <_svfprintf_r+0x2ac>
  4089d8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4089dc:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4089e0:	f000 8087 	beq.w	408af2 <_svfprintf_r+0x12ae>
  4089e4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4089e6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4089e8:	6823      	ldr	r3, [r4, #0]
  4089ea:	3404      	adds	r4, #4
  4089ec:	9410      	str	r4, [sp, #64]	; 0x40
  4089ee:	801d      	strh	r5, [r3, #0]
  4089f0:	f7fe bf4e 	b.w	407890 <_svfprintf_r+0x4c>
  4089f4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4089f6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4089f8:	aa2b      	add	r2, sp, #172	; 0xac
  4089fa:	f004 fedd 	bl	40d7b8 <__ssprint_r>
  4089fe:	2800      	cmp	r0, #0
  408a00:	f47f a838 	bne.w	407a74 <_svfprintf_r+0x230>
  408a04:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408a06:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408a08:	aa38      	add	r2, sp, #224	; 0xe0
  408a0a:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  408a0e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408a10:	6017      	str	r7, [r2, #0]
  408a12:	3301      	adds	r3, #1
  408a14:	448c      	add	ip, r1
  408a16:	2b07      	cmp	r3, #7
  408a18:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408a1c:	932c      	str	r3, [sp, #176]	; 0xb0
  408a1e:	6054      	str	r4, [r2, #4]
  408a20:	f73f ac92 	bgt.w	408348 <_svfprintf_r+0xb04>
  408a24:	f102 0608 	add.w	r6, r2, #8
  408a28:	f7ff b97e 	b.w	407d28 <_svfprintf_r+0x4e4>
  408a2c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  408a30:	f7fe fe42 	bl	4076b8 <strlen>
  408a34:	9510      	str	r5, [sp, #64]	; 0x40
  408a36:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  408a3a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408a3c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408a40:	4604      	mov	r4, r0
  408a42:	9514      	str	r5, [sp, #80]	; 0x50
  408a44:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408a48:	f7ff b893 	b.w	407b72 <_svfprintf_r+0x32e>
  408a4c:	980d      	ldr	r0, [sp, #52]	; 0x34
  408a4e:	990c      	ldr	r1, [sp, #48]	; 0x30
  408a50:	aa2b      	add	r2, sp, #172	; 0xac
  408a52:	f004 feb1 	bl	40d7b8 <__ssprint_r>
  408a56:	2800      	cmp	r0, #0
  408a58:	f47f a80c 	bne.w	407a74 <_svfprintf_r+0x230>
  408a5c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408a60:	ae38      	add	r6, sp, #224	; 0xe0
  408a62:	e4cc      	b.n	4083fe <_svfprintf_r+0xbba>
  408a64:	980d      	ldr	r0, [sp, #52]	; 0x34
  408a66:	990c      	ldr	r1, [sp, #48]	; 0x30
  408a68:	aa2b      	add	r2, sp, #172	; 0xac
  408a6a:	f004 fea5 	bl	40d7b8 <__ssprint_r>
  408a6e:	2800      	cmp	r0, #0
  408a70:	f47f a800 	bne.w	407a74 <_svfprintf_r+0x230>
  408a74:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408a76:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408a7a:	ae38      	add	r6, sp, #224	; 0xe0
  408a7c:	e5aa      	b.n	4085d4 <_svfprintf_r+0xd90>
  408a7e:	bf00      	nop
  408a80:	0040effc 	.word	0x0040effc
  408a84:	00410698 	.word	0x00410698
  408a88:	4621      	mov	r1, r4
  408a8a:	465c      	mov	r4, fp
  408a8c:	3301      	adds	r3, #1
  408a8e:	4421      	add	r1, r4
  408a90:	2b07      	cmp	r3, #7
  408a92:	912d      	str	r1, [sp, #180]	; 0xb4
  408a94:	932c      	str	r3, [sp, #176]	; 0xb0
  408a96:	6015      	str	r5, [r2, #0]
  408a98:	6054      	str	r4, [r2, #4]
  408a9a:	dcab      	bgt.n	4089f4 <_svfprintf_r+0x11b0>
  408a9c:	3208      	adds	r2, #8
  408a9e:	e7b4      	b.n	408a0a <_svfprintf_r+0x11c6>
  408aa0:	980d      	ldr	r0, [sp, #52]	; 0x34
  408aa2:	990c      	ldr	r1, [sp, #48]	; 0x30
  408aa4:	aa2b      	add	r2, sp, #172	; 0xac
  408aa6:	f004 fe87 	bl	40d7b8 <__ssprint_r>
  408aaa:	2800      	cmp	r0, #0
  408aac:	f47e afe2 	bne.w	407a74 <_svfprintf_r+0x230>
  408ab0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408ab2:	9911      	ldr	r1, [sp, #68]	; 0x44
  408ab4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408ab8:	1b0c      	subs	r4, r1, r4
  408aba:	ae38      	add	r6, sp, #224	; 0xe0
  408abc:	e59f      	b.n	4085fe <_svfprintf_r+0xdba>
  408abe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408ac0:	9714      	str	r7, [sp, #80]	; 0x50
  408ac2:	2c06      	cmp	r4, #6
  408ac4:	bf28      	it	cs
  408ac6:	2406      	movcs	r4, #6
  408ac8:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  408acc:	46ba      	mov	sl, r7
  408ace:	970a      	str	r7, [sp, #40]	; 0x28
  408ad0:	9510      	str	r5, [sp, #64]	; 0x40
  408ad2:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408ad6:	4f97      	ldr	r7, [pc, #604]	; (408d34 <_svfprintf_r+0x14f0>)
  408ad8:	f7ff b84b 	b.w	407b72 <_svfprintf_r+0x32e>
  408adc:	9d12      	ldr	r5, [sp, #72]	; 0x48
  408ade:	9509      	str	r5, [sp, #36]	; 0x24
  408ae0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  408ae4:	2500      	movs	r5, #0
  408ae6:	930b      	str	r3, [sp, #44]	; 0x2c
  408ae8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408aec:	950a      	str	r5, [sp, #40]	; 0x28
  408aee:	f7ff b843 	b.w	407b78 <_svfprintf_r+0x334>
  408af2:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408af6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408af8:	f8dc 3000 	ldr.w	r3, [ip]
  408afc:	f10c 0c04 	add.w	ip, ip, #4
  408b00:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408b04:	601c      	str	r4, [r3, #0]
  408b06:	f7fe bec3 	b.w	407890 <_svfprintf_r+0x4c>
  408b0a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  408b0e:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408b12:	f7ff ba8f 	b.w	408034 <_svfprintf_r+0x7f0>
  408b16:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408b18:	1cdc      	adds	r4, r3, #3
  408b1a:	db19      	blt.n	408b50 <_svfprintf_r+0x130c>
  408b1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408b1e:	429c      	cmp	r4, r3
  408b20:	db16      	blt.n	408b50 <_svfprintf_r+0x130c>
  408b22:	9314      	str	r3, [sp, #80]	; 0x50
  408b24:	e714      	b.n	408950 <_svfprintf_r+0x110c>
  408b26:	4623      	mov	r3, r4
  408b28:	e702      	b.n	408930 <_svfprintf_r+0x10ec>
  408b2a:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  408b2e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408b32:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408b34:	9510      	str	r5, [sp, #64]	; 0x40
  408b36:	900a      	str	r0, [sp, #40]	; 0x28
  408b38:	9014      	str	r0, [sp, #80]	; 0x50
  408b3a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408b3e:	f7ff b818 	b.w	407b72 <_svfprintf_r+0x32e>
  408b42:	783b      	ldrb	r3, [r7, #0]
  408b44:	2b30      	cmp	r3, #48	; 0x30
  408b46:	f000 80ad 	beq.w	408ca4 <_svfprintf_r+0x1460>
  408b4a:	9d25      	ldr	r5, [sp, #148]	; 0x94
  408b4c:	442c      	add	r4, r5
  408b4e:	e6dc      	b.n	40890a <_svfprintf_r+0x10c6>
  408b50:	f1a8 0802 	sub.w	r8, r8, #2
  408b54:	3b01      	subs	r3, #1
  408b56:	2b00      	cmp	r3, #0
  408b58:	9325      	str	r3, [sp, #148]	; 0x94
  408b5a:	bfba      	itte	lt
  408b5c:	425b      	neglt	r3, r3
  408b5e:	222d      	movlt	r2, #45	; 0x2d
  408b60:	222b      	movge	r2, #43	; 0x2b
  408b62:	2b09      	cmp	r3, #9
  408b64:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  408b68:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
  408b6c:	dc65      	bgt.n	408c3a <_svfprintf_r+0x13f6>
  408b6e:	3330      	adds	r3, #48	; 0x30
  408b70:	2230      	movs	r2, #48	; 0x30
  408b72:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
  408b76:	f88d 209e 	strb.w	r2, [sp, #158]	; 0x9e
  408b7a:	ab28      	add	r3, sp, #160	; 0xa0
  408b7c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  408b7e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408b80:	aa27      	add	r2, sp, #156	; 0x9c
  408b82:	1a9a      	subs	r2, r3, r2
  408b84:	2d01      	cmp	r5, #1
  408b86:	9219      	str	r2, [sp, #100]	; 0x64
  408b88:	4414      	add	r4, r2
  408b8a:	f340 80b7 	ble.w	408cfc <_svfprintf_r+0x14b8>
  408b8e:	3401      	adds	r4, #1
  408b90:	2500      	movs	r5, #0
  408b92:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408b96:	9514      	str	r5, [sp, #80]	; 0x50
  408b98:	e6ea      	b.n	408970 <_svfprintf_r+0x112c>
  408b9a:	2400      	movs	r4, #0
  408b9c:	4681      	mov	r9, r0
  408b9e:	940a      	str	r4, [sp, #40]	; 0x28
  408ba0:	f7fe beae 	b.w	407900 <_svfprintf_r+0xbc>
  408ba4:	980d      	ldr	r0, [sp, #52]	; 0x34
  408ba6:	990c      	ldr	r1, [sp, #48]	; 0x30
  408ba8:	aa2b      	add	r2, sp, #172	; 0xac
  408baa:	f004 fe05 	bl	40d7b8 <__ssprint_r>
  408bae:	2800      	cmp	r0, #0
  408bb0:	f47e af60 	bne.w	407a74 <_svfprintf_r+0x230>
  408bb4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408bb6:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408bb8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408bba:	aa38      	add	r2, sp, #224	; 0xe0
  408bbc:	e616      	b.n	4087ec <_svfprintf_r+0xfa8>
  408bbe:	9c14      	ldr	r4, [sp, #80]	; 0x50
  408bc0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  408bc2:	2c00      	cmp	r4, #0
  408bc4:	bfd4      	ite	le
  408bc6:	f1c4 0402 	rsble	r4, r4, #2
  408bca:	2401      	movgt	r4, #1
  408bcc:	442c      	add	r4, r5
  408bce:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408bd2:	f04f 0867 	mov.w	r8, #103	; 0x67
  408bd6:	e6cb      	b.n	408970 <_svfprintf_r+0x112c>
  408bd8:	9917      	ldr	r1, [sp, #92]	; 0x5c
  408bda:	9816      	ldr	r0, [sp, #88]	; 0x58
  408bdc:	9020      	str	r0, [sp, #128]	; 0x80
  408bde:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  408be2:	9121      	str	r1, [sp, #132]	; 0x84
  408be4:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  408be8:	e660      	b.n	4088ac <_svfprintf_r+0x1068>
  408bea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408bec:	9501      	str	r5, [sp, #4]
  408bee:	2003      	movs	r0, #3
  408bf0:	a925      	add	r1, sp, #148	; 0x94
  408bf2:	aa26      	add	r2, sp, #152	; 0x98
  408bf4:	ab29      	add	r3, sp, #164	; 0xa4
  408bf6:	9000      	str	r0, [sp, #0]
  408bf8:	9203      	str	r2, [sp, #12]
  408bfa:	9304      	str	r3, [sp, #16]
  408bfc:	9102      	str	r1, [sp, #8]
  408bfe:	980d      	ldr	r0, [sp, #52]	; 0x34
  408c00:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  408c04:	f001 fd14 	bl	40a630 <_dtoa_r>
  408c08:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408c0a:	4607      	mov	r7, r0
  408c0c:	e677      	b.n	4088fe <_svfprintf_r+0x10ba>
  408c0e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408c10:	9401      	str	r4, [sp, #4]
  408c12:	2003      	movs	r0, #3
  408c14:	a925      	add	r1, sp, #148	; 0x94
  408c16:	aa26      	add	r2, sp, #152	; 0x98
  408c18:	ab29      	add	r3, sp, #164	; 0xa4
  408c1a:	e7ec      	b.n	408bf6 <_svfprintf_r+0x13b2>
  408c1c:	9d25      	ldr	r5, [sp, #148]	; 0x94
  408c1e:	9514      	str	r5, [sp, #80]	; 0x50
  408c20:	2d00      	cmp	r5, #0
  408c22:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408c24:	dd63      	ble.n	408cee <_svfprintf_r+0x14aa>
  408c26:	bbb4      	cbnz	r4, 408c96 <_svfprintf_r+0x1452>
  408c28:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408c2a:	07e8      	lsls	r0, r5, #31
  408c2c:	d433      	bmi.n	408c96 <_svfprintf_r+0x1452>
  408c2e:	9c14      	ldr	r4, [sp, #80]	; 0x50
  408c30:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408c34:	e69c      	b.n	408970 <_svfprintf_r+0x112c>
  408c36:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  408c38:	e67a      	b.n	408930 <_svfprintf_r+0x10ec>
  408c3a:	f10d 00aa 	add.w	r0, sp, #170	; 0xaa
  408c3e:	4d3e      	ldr	r5, [pc, #248]	; (408d38 <_svfprintf_r+0x14f4>)
  408c40:	17da      	asrs	r2, r3, #31
  408c42:	fb85 5103 	smull	r5, r1, r5, r3
  408c46:	ebc2 01a1 	rsb	r1, r2, r1, asr #2
  408c4a:	eb01 0481 	add.w	r4, r1, r1, lsl #2
  408c4e:	4602      	mov	r2, r0
  408c50:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  408c54:	f103 0030 	add.w	r0, r3, #48	; 0x30
  408c58:	2909      	cmp	r1, #9
  408c5a:	7010      	strb	r0, [r2, #0]
  408c5c:	460b      	mov	r3, r1
  408c5e:	f102 30ff 	add.w	r0, r2, #4294967295
  408c62:	dcec      	bgt.n	408c3e <_svfprintf_r+0x13fa>
  408c64:	f101 0330 	add.w	r3, r1, #48	; 0x30
  408c68:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  408c6c:	b2d9      	uxtb	r1, r3
  408c6e:	4284      	cmp	r4, r0
  408c70:	f802 1c01 	strb.w	r1, [r2, #-1]
  408c74:	d95a      	bls.n	408d2c <_svfprintf_r+0x14e8>
  408c76:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  408c7a:	4613      	mov	r3, r2
  408c7c:	e001      	b.n	408c82 <_svfprintf_r+0x143e>
  408c7e:	f813 1b01 	ldrb.w	r1, [r3], #1
  408c82:	42a3      	cmp	r3, r4
  408c84:	f800 1f01 	strb.w	r1, [r0, #1]!
  408c88:	d1f9      	bne.n	408c7e <_svfprintf_r+0x143a>
  408c8a:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  408c8e:	ebc2 034c 	rsb	r3, r2, ip, lsl #1
  408c92:	3bf6      	subs	r3, #246	; 0xf6
  408c94:	e772      	b.n	408b7c <_svfprintf_r+0x1338>
  408c96:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408c98:	1c6c      	adds	r4, r5, #1
  408c9a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  408c9c:	442c      	add	r4, r5
  408c9e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408ca2:	e665      	b.n	408970 <_svfprintf_r+0x112c>
  408ca4:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  408ca8:	2200      	movs	r2, #0
  408caa:	2300      	movs	r3, #0
  408cac:	f005 fc94 	bl	40e5d8 <__aeabi_dcmpeq>
  408cb0:	2800      	cmp	r0, #0
  408cb2:	f47f af4a 	bne.w	408b4a <_svfprintf_r+0x1306>
  408cb6:	f1c5 0501 	rsb	r5, r5, #1
  408cba:	9525      	str	r5, [sp, #148]	; 0x94
  408cbc:	442c      	add	r4, r5
  408cbe:	e624      	b.n	40890a <_svfprintf_r+0x10c6>
  408cc0:	9d14      	ldr	r5, [sp, #80]	; 0x50
  408cc2:	1c6c      	adds	r4, r5, #1
  408cc4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408cc8:	f04f 0867 	mov.w	r8, #103	; 0x67
  408ccc:	e650      	b.n	408970 <_svfprintf_r+0x112c>
  408cce:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408cd0:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408cd4:	682d      	ldr	r5, [r5, #0]
  408cd6:	f899 8001 	ldrb.w	r8, [r9, #1]
  408cda:	950a      	str	r5, [sp, #40]	; 0x28
  408cdc:	f10c 0304 	add.w	r3, ip, #4
  408ce0:	2d00      	cmp	r5, #0
  408ce2:	9310      	str	r3, [sp, #64]	; 0x40
  408ce4:	4681      	mov	r9, r0
  408ce6:	f6be ae09 	bge.w	4078fc <_svfprintf_r+0xb8>
  408cea:	f7fe be04 	b.w	4078f6 <_svfprintf_r+0xb2>
  408cee:	b97c      	cbnz	r4, 408d10 <_svfprintf_r+0x14cc>
  408cf0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408cf2:	07e9      	lsls	r1, r5, #31
  408cf4:	d40c      	bmi.n	408d10 <_svfprintf_r+0x14cc>
  408cf6:	2301      	movs	r3, #1
  408cf8:	461c      	mov	r4, r3
  408cfa:	e639      	b.n	408970 <_svfprintf_r+0x112c>
  408cfc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408d00:	f01c 0301 	ands.w	r3, ip, #1
  408d04:	f47f af43 	bne.w	408b8e <_svfprintf_r+0x134a>
  408d08:	9314      	str	r3, [sp, #80]	; 0x50
  408d0a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408d0e:	e62f      	b.n	408970 <_svfprintf_r+0x112c>
  408d10:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408d12:	1cac      	adds	r4, r5, #2
  408d14:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408d18:	e62a      	b.n	408970 <_svfprintf_r+0x112c>
  408d1a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  408d1c:	230c      	movs	r3, #12
  408d1e:	602b      	str	r3, [r5, #0]
  408d20:	f04f 30ff 	mov.w	r0, #4294967295
  408d24:	f7fe beae 	b.w	407a84 <_svfprintf_r+0x240>
  408d28:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408d2a:	e713      	b.n	408b54 <_svfprintf_r+0x1310>
  408d2c:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  408d30:	e724      	b.n	408b7c <_svfprintf_r+0x1338>
  408d32:	bf00      	nop
  408d34:	004106e0 	.word	0x004106e0
  408d38:	66666667 	.word	0x66666667

00408d3c <__sprint_r.part.0>:
  408d3c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  408d3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408d42:	049c      	lsls	r4, r3, #18
  408d44:	460e      	mov	r6, r1
  408d46:	4680      	mov	r8, r0
  408d48:	4691      	mov	r9, r2
  408d4a:	d52a      	bpl.n	408da2 <__sprint_r.part.0+0x66>
  408d4c:	6893      	ldr	r3, [r2, #8]
  408d4e:	6812      	ldr	r2, [r2, #0]
  408d50:	f102 0a08 	add.w	sl, r2, #8
  408d54:	b31b      	cbz	r3, 408d9e <__sprint_r.part.0+0x62>
  408d56:	e91a 00a0 	ldmdb	sl, {r5, r7}
  408d5a:	08bf      	lsrs	r7, r7, #2
  408d5c:	d017      	beq.n	408d8e <__sprint_r.part.0+0x52>
  408d5e:	3d04      	subs	r5, #4
  408d60:	2400      	movs	r4, #0
  408d62:	e001      	b.n	408d68 <__sprint_r.part.0+0x2c>
  408d64:	42a7      	cmp	r7, r4
  408d66:	d010      	beq.n	408d8a <__sprint_r.part.0+0x4e>
  408d68:	4640      	mov	r0, r8
  408d6a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  408d6e:	4632      	mov	r2, r6
  408d70:	f002 fce8 	bl	40b744 <_fputwc_r>
  408d74:	1c43      	adds	r3, r0, #1
  408d76:	f104 0401 	add.w	r4, r4, #1
  408d7a:	d1f3      	bne.n	408d64 <__sprint_r.part.0+0x28>
  408d7c:	2300      	movs	r3, #0
  408d7e:	f8c9 3008 	str.w	r3, [r9, #8]
  408d82:	f8c9 3004 	str.w	r3, [r9, #4]
  408d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408d8a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  408d8e:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  408d92:	f8c9 3008 	str.w	r3, [r9, #8]
  408d96:	f10a 0a08 	add.w	sl, sl, #8
  408d9a:	2b00      	cmp	r3, #0
  408d9c:	d1db      	bne.n	408d56 <__sprint_r.part.0+0x1a>
  408d9e:	2000      	movs	r0, #0
  408da0:	e7ec      	b.n	408d7c <__sprint_r.part.0+0x40>
  408da2:	f002 ff11 	bl	40bbc8 <__sfvwrite_r>
  408da6:	2300      	movs	r3, #0
  408da8:	f8c9 3008 	str.w	r3, [r9, #8]
  408dac:	f8c9 3004 	str.w	r3, [r9, #4]
  408db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00408db4 <_vfiprintf_r>:
  408db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408db8:	b0b1      	sub	sp, #196	; 0xc4
  408dba:	461c      	mov	r4, r3
  408dbc:	9102      	str	r1, [sp, #8]
  408dbe:	4690      	mov	r8, r2
  408dc0:	9308      	str	r3, [sp, #32]
  408dc2:	9006      	str	r0, [sp, #24]
  408dc4:	b118      	cbz	r0, 408dce <_vfiprintf_r+0x1a>
  408dc6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408dc8:	2b00      	cmp	r3, #0
  408dca:	f000 80e8 	beq.w	408f9e <_vfiprintf_r+0x1ea>
  408dce:	9d02      	ldr	r5, [sp, #8]
  408dd0:	89ab      	ldrh	r3, [r5, #12]
  408dd2:	b29a      	uxth	r2, r3
  408dd4:	0490      	lsls	r0, r2, #18
  408dd6:	d407      	bmi.n	408de8 <_vfiprintf_r+0x34>
  408dd8:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  408dda:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  408dde:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  408de2:	81ab      	strh	r3, [r5, #12]
  408de4:	b29a      	uxth	r2, r3
  408de6:	6669      	str	r1, [r5, #100]	; 0x64
  408de8:	0711      	lsls	r1, r2, #28
  408dea:	f140 80b7 	bpl.w	408f5c <_vfiprintf_r+0x1a8>
  408dee:	f8dd b008 	ldr.w	fp, [sp, #8]
  408df2:	f8db 3010 	ldr.w	r3, [fp, #16]
  408df6:	2b00      	cmp	r3, #0
  408df8:	f000 80b0 	beq.w	408f5c <_vfiprintf_r+0x1a8>
  408dfc:	f002 021a 	and.w	r2, r2, #26
  408e00:	2a0a      	cmp	r2, #10
  408e02:	f000 80b7 	beq.w	408f74 <_vfiprintf_r+0x1c0>
  408e06:	2300      	movs	r3, #0
  408e08:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  408e0c:	930a      	str	r3, [sp, #40]	; 0x28
  408e0e:	9315      	str	r3, [sp, #84]	; 0x54
  408e10:	9314      	str	r3, [sp, #80]	; 0x50
  408e12:	9309      	str	r3, [sp, #36]	; 0x24
  408e14:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  408e18:	464e      	mov	r6, r9
  408e1a:	f898 3000 	ldrb.w	r3, [r8]
  408e1e:	2b00      	cmp	r3, #0
  408e20:	f000 84c4 	beq.w	4097ac <_vfiprintf_r+0x9f8>
  408e24:	2b25      	cmp	r3, #37	; 0x25
  408e26:	f000 84c1 	beq.w	4097ac <_vfiprintf_r+0x9f8>
  408e2a:	f108 0201 	add.w	r2, r8, #1
  408e2e:	e001      	b.n	408e34 <_vfiprintf_r+0x80>
  408e30:	2b25      	cmp	r3, #37	; 0x25
  408e32:	d004      	beq.n	408e3e <_vfiprintf_r+0x8a>
  408e34:	4614      	mov	r4, r2
  408e36:	3201      	adds	r2, #1
  408e38:	7823      	ldrb	r3, [r4, #0]
  408e3a:	2b00      	cmp	r3, #0
  408e3c:	d1f8      	bne.n	408e30 <_vfiprintf_r+0x7c>
  408e3e:	ebc8 0504 	rsb	r5, r8, r4
  408e42:	b195      	cbz	r5, 408e6a <_vfiprintf_r+0xb6>
  408e44:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408e46:	9a15      	ldr	r2, [sp, #84]	; 0x54
  408e48:	f8c6 8000 	str.w	r8, [r6]
  408e4c:	3301      	adds	r3, #1
  408e4e:	442a      	add	r2, r5
  408e50:	2b07      	cmp	r3, #7
  408e52:	6075      	str	r5, [r6, #4]
  408e54:	9215      	str	r2, [sp, #84]	; 0x54
  408e56:	9314      	str	r3, [sp, #80]	; 0x50
  408e58:	dd7b      	ble.n	408f52 <_vfiprintf_r+0x19e>
  408e5a:	2a00      	cmp	r2, #0
  408e5c:	f040 84d4 	bne.w	409808 <_vfiprintf_r+0xa54>
  408e60:	9809      	ldr	r0, [sp, #36]	; 0x24
  408e62:	9214      	str	r2, [sp, #80]	; 0x50
  408e64:	4428      	add	r0, r5
  408e66:	464e      	mov	r6, r9
  408e68:	9009      	str	r0, [sp, #36]	; 0x24
  408e6a:	7823      	ldrb	r3, [r4, #0]
  408e6c:	2b00      	cmp	r3, #0
  408e6e:	f000 83e9 	beq.w	409644 <_vfiprintf_r+0x890>
  408e72:	2100      	movs	r1, #0
  408e74:	f04f 0200 	mov.w	r2, #0
  408e78:	f04f 3cff 	mov.w	ip, #4294967295
  408e7c:	7863      	ldrb	r3, [r4, #1]
  408e7e:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  408e82:	9104      	str	r1, [sp, #16]
  408e84:	468a      	mov	sl, r1
  408e86:	f104 0801 	add.w	r8, r4, #1
  408e8a:	4608      	mov	r0, r1
  408e8c:	4665      	mov	r5, ip
  408e8e:	f108 0801 	add.w	r8, r8, #1
  408e92:	f1a3 0220 	sub.w	r2, r3, #32
  408e96:	2a58      	cmp	r2, #88	; 0x58
  408e98:	f200 82d5 	bhi.w	409446 <_vfiprintf_r+0x692>
  408e9c:	e8df f012 	tbh	[pc, r2, lsl #1]
  408ea0:	02d302c7 	.word	0x02d302c7
  408ea4:	02ce02d3 	.word	0x02ce02d3
  408ea8:	02d302d3 	.word	0x02d302d3
  408eac:	02d302d3 	.word	0x02d302d3
  408eb0:	02d302d3 	.word	0x02d302d3
  408eb4:	028b027e 	.word	0x028b027e
  408eb8:	008402d3 	.word	0x008402d3
  408ebc:	02d3028f 	.word	0x02d3028f
  408ec0:	0194012b 	.word	0x0194012b
  408ec4:	01940194 	.word	0x01940194
  408ec8:	01940194 	.word	0x01940194
  408ecc:	01940194 	.word	0x01940194
  408ed0:	01940194 	.word	0x01940194
  408ed4:	02d302d3 	.word	0x02d302d3
  408ed8:	02d302d3 	.word	0x02d302d3
  408edc:	02d302d3 	.word	0x02d302d3
  408ee0:	02d302d3 	.word	0x02d302d3
  408ee4:	02d302d3 	.word	0x02d302d3
  408ee8:	02d30130 	.word	0x02d30130
  408eec:	02d302d3 	.word	0x02d302d3
  408ef0:	02d302d3 	.word	0x02d302d3
  408ef4:	02d302d3 	.word	0x02d302d3
  408ef8:	02d302d3 	.word	0x02d302d3
  408efc:	017902d3 	.word	0x017902d3
  408f00:	02d302d3 	.word	0x02d302d3
  408f04:	02d302d3 	.word	0x02d302d3
  408f08:	01a202d3 	.word	0x01a202d3
  408f0c:	02d302d3 	.word	0x02d302d3
  408f10:	02d301bd 	.word	0x02d301bd
  408f14:	02d302d3 	.word	0x02d302d3
  408f18:	02d302d3 	.word	0x02d302d3
  408f1c:	02d302d3 	.word	0x02d302d3
  408f20:	02d302d3 	.word	0x02d302d3
  408f24:	01e202d3 	.word	0x01e202d3
  408f28:	02d301f8 	.word	0x02d301f8
  408f2c:	02d302d3 	.word	0x02d302d3
  408f30:	01f80214 	.word	0x01f80214
  408f34:	02d302d3 	.word	0x02d302d3
  408f38:	02d30219 	.word	0x02d30219
  408f3c:	00890226 	.word	0x00890226
  408f40:	02790264 	.word	0x02790264
  408f44:	023802d3 	.word	0x023802d3
  408f48:	011902d3 	.word	0x011902d3
  408f4c:	02d302d3 	.word	0x02d302d3
  408f50:	02ab      	.short	0x02ab
  408f52:	3608      	adds	r6, #8
  408f54:	9809      	ldr	r0, [sp, #36]	; 0x24
  408f56:	4428      	add	r0, r5
  408f58:	9009      	str	r0, [sp, #36]	; 0x24
  408f5a:	e786      	b.n	408e6a <_vfiprintf_r+0xb6>
  408f5c:	9806      	ldr	r0, [sp, #24]
  408f5e:	9902      	ldr	r1, [sp, #8]
  408f60:	f001 fa5a 	bl	40a418 <__swsetup_r>
  408f64:	b9b0      	cbnz	r0, 408f94 <_vfiprintf_r+0x1e0>
  408f66:	9d02      	ldr	r5, [sp, #8]
  408f68:	89aa      	ldrh	r2, [r5, #12]
  408f6a:	f002 021a 	and.w	r2, r2, #26
  408f6e:	2a0a      	cmp	r2, #10
  408f70:	f47f af49 	bne.w	408e06 <_vfiprintf_r+0x52>
  408f74:	f8dd b008 	ldr.w	fp, [sp, #8]
  408f78:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  408f7c:	2b00      	cmp	r3, #0
  408f7e:	f6ff af42 	blt.w	408e06 <_vfiprintf_r+0x52>
  408f82:	9806      	ldr	r0, [sp, #24]
  408f84:	4659      	mov	r1, fp
  408f86:	4642      	mov	r2, r8
  408f88:	4623      	mov	r3, r4
  408f8a:	f000 fd3d 	bl	409a08 <__sbprintf>
  408f8e:	b031      	add	sp, #196	; 0xc4
  408f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f94:	f04f 30ff 	mov.w	r0, #4294967295
  408f98:	b031      	add	sp, #196	; 0xc4
  408f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f9e:	f002 fb3b 	bl	40b618 <__sinit>
  408fa2:	e714      	b.n	408dce <_vfiprintf_r+0x1a>
  408fa4:	4240      	negs	r0, r0
  408fa6:	9308      	str	r3, [sp, #32]
  408fa8:	f04a 0a04 	orr.w	sl, sl, #4
  408fac:	f898 3000 	ldrb.w	r3, [r8]
  408fb0:	e76d      	b.n	408e8e <_vfiprintf_r+0xda>
  408fb2:	f01a 0320 	ands.w	r3, sl, #32
  408fb6:	9004      	str	r0, [sp, #16]
  408fb8:	46ac      	mov	ip, r5
  408fba:	f000 80f2 	beq.w	4091a2 <_vfiprintf_r+0x3ee>
  408fbe:	f8dd b020 	ldr.w	fp, [sp, #32]
  408fc2:	f10b 0307 	add.w	r3, fp, #7
  408fc6:	f023 0307 	bic.w	r3, r3, #7
  408fca:	f103 0408 	add.w	r4, r3, #8
  408fce:	9408      	str	r4, [sp, #32]
  408fd0:	e9d3 4500 	ldrd	r4, r5, [r3]
  408fd4:	2300      	movs	r3, #0
  408fd6:	f04f 0000 	mov.w	r0, #0
  408fda:	2100      	movs	r1, #0
  408fdc:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  408fe0:	f8cd c014 	str.w	ip, [sp, #20]
  408fe4:	9107      	str	r1, [sp, #28]
  408fe6:	f1bc 0f00 	cmp.w	ip, #0
  408fea:	bfa8      	it	ge
  408fec:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  408ff0:	ea54 0205 	orrs.w	r2, r4, r5
  408ff4:	f040 80ad 	bne.w	409152 <_vfiprintf_r+0x39e>
  408ff8:	f1bc 0f00 	cmp.w	ip, #0
  408ffc:	f040 80a9 	bne.w	409152 <_vfiprintf_r+0x39e>
  409000:	2b00      	cmp	r3, #0
  409002:	f040 83bc 	bne.w	40977e <_vfiprintf_r+0x9ca>
  409006:	f01a 0f01 	tst.w	sl, #1
  40900a:	f000 83b8 	beq.w	40977e <_vfiprintf_r+0x9ca>
  40900e:	af30      	add	r7, sp, #192	; 0xc0
  409010:	2330      	movs	r3, #48	; 0x30
  409012:	f807 3d41 	strb.w	r3, [r7, #-65]!
  409016:	ebc7 0409 	rsb	r4, r7, r9
  40901a:	9405      	str	r4, [sp, #20]
  40901c:	f8dd b014 	ldr.w	fp, [sp, #20]
  409020:	9c07      	ldr	r4, [sp, #28]
  409022:	45e3      	cmp	fp, ip
  409024:	bfb8      	it	lt
  409026:	46e3      	movlt	fp, ip
  409028:	f8cd b00c 	str.w	fp, [sp, #12]
  40902c:	b11c      	cbz	r4, 409036 <_vfiprintf_r+0x282>
  40902e:	f10b 0b01 	add.w	fp, fp, #1
  409032:	f8cd b00c 	str.w	fp, [sp, #12]
  409036:	f01a 0502 	ands.w	r5, sl, #2
  40903a:	9507      	str	r5, [sp, #28]
  40903c:	d005      	beq.n	40904a <_vfiprintf_r+0x296>
  40903e:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409042:	f10b 0b02 	add.w	fp, fp, #2
  409046:	f8cd b00c 	str.w	fp, [sp, #12]
  40904a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40904e:	930b      	str	r3, [sp, #44]	; 0x2c
  409050:	f040 8217 	bne.w	409482 <_vfiprintf_r+0x6ce>
  409054:	9d04      	ldr	r5, [sp, #16]
  409056:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40905a:	ebcb 0405 	rsb	r4, fp, r5
  40905e:	2c00      	cmp	r4, #0
  409060:	f340 820f 	ble.w	409482 <_vfiprintf_r+0x6ce>
  409064:	2c10      	cmp	r4, #16
  409066:	f340 8488 	ble.w	40997a <_vfiprintf_r+0xbc6>
  40906a:	4dbd      	ldr	r5, [pc, #756]	; (409360 <_vfiprintf_r+0x5ac>)
  40906c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40906e:	9814      	ldr	r0, [sp, #80]	; 0x50
  409070:	462b      	mov	r3, r5
  409072:	f04f 0b10 	mov.w	fp, #16
  409076:	4625      	mov	r5, r4
  409078:	4664      	mov	r4, ip
  40907a:	46b4      	mov	ip, r6
  40907c:	461e      	mov	r6, r3
  40907e:	e006      	b.n	40908e <_vfiprintf_r+0x2da>
  409080:	1c83      	adds	r3, r0, #2
  409082:	f10c 0c08 	add.w	ip, ip, #8
  409086:	4608      	mov	r0, r1
  409088:	3d10      	subs	r5, #16
  40908a:	2d10      	cmp	r5, #16
  40908c:	dd11      	ble.n	4090b2 <_vfiprintf_r+0x2fe>
  40908e:	1c41      	adds	r1, r0, #1
  409090:	3210      	adds	r2, #16
  409092:	2907      	cmp	r1, #7
  409094:	9215      	str	r2, [sp, #84]	; 0x54
  409096:	e88c 0840 	stmia.w	ip, {r6, fp}
  40909a:	9114      	str	r1, [sp, #80]	; 0x50
  40909c:	ddf0      	ble.n	409080 <_vfiprintf_r+0x2cc>
  40909e:	2a00      	cmp	r2, #0
  4090a0:	f040 81e2 	bne.w	409468 <_vfiprintf_r+0x6b4>
  4090a4:	3d10      	subs	r5, #16
  4090a6:	2d10      	cmp	r5, #16
  4090a8:	f04f 0301 	mov.w	r3, #1
  4090ac:	4610      	mov	r0, r2
  4090ae:	46cc      	mov	ip, r9
  4090b0:	dced      	bgt.n	40908e <_vfiprintf_r+0x2da>
  4090b2:	4631      	mov	r1, r6
  4090b4:	4666      	mov	r6, ip
  4090b6:	46a4      	mov	ip, r4
  4090b8:	462c      	mov	r4, r5
  4090ba:	460d      	mov	r5, r1
  4090bc:	4422      	add	r2, r4
  4090be:	2b07      	cmp	r3, #7
  4090c0:	9215      	str	r2, [sp, #84]	; 0x54
  4090c2:	6035      	str	r5, [r6, #0]
  4090c4:	6074      	str	r4, [r6, #4]
  4090c6:	9314      	str	r3, [sp, #80]	; 0x50
  4090c8:	f300 8369 	bgt.w	40979e <_vfiprintf_r+0x9ea>
  4090cc:	3608      	adds	r6, #8
  4090ce:	1c59      	adds	r1, r3, #1
  4090d0:	e1da      	b.n	409488 <_vfiprintf_r+0x6d4>
  4090d2:	f01a 0f20 	tst.w	sl, #32
  4090d6:	9004      	str	r0, [sp, #16]
  4090d8:	46ac      	mov	ip, r5
  4090da:	f000 808b 	beq.w	4091f4 <_vfiprintf_r+0x440>
  4090de:	9d08      	ldr	r5, [sp, #32]
  4090e0:	1deb      	adds	r3, r5, #7
  4090e2:	f023 0307 	bic.w	r3, r3, #7
  4090e6:	f103 0b08 	add.w	fp, r3, #8
  4090ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4090ee:	f8cd b020 	str.w	fp, [sp, #32]
  4090f2:	2301      	movs	r3, #1
  4090f4:	e76f      	b.n	408fd6 <_vfiprintf_r+0x222>
  4090f6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  4090fa:	f898 3000 	ldrb.w	r3, [r8]
  4090fe:	e6c6      	b.n	408e8e <_vfiprintf_r+0xda>
  409100:	f04a 0a10 	orr.w	sl, sl, #16
  409104:	f01a 0f20 	tst.w	sl, #32
  409108:	9004      	str	r0, [sp, #16]
  40910a:	46ac      	mov	ip, r5
  40910c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  409110:	f000 80c6 	beq.w	4092a0 <_vfiprintf_r+0x4ec>
  409114:	9c08      	ldr	r4, [sp, #32]
  409116:	1de1      	adds	r1, r4, #7
  409118:	f021 0107 	bic.w	r1, r1, #7
  40911c:	e9d1 2300 	ldrd	r2, r3, [r1]
  409120:	3108      	adds	r1, #8
  409122:	9108      	str	r1, [sp, #32]
  409124:	4614      	mov	r4, r2
  409126:	461d      	mov	r5, r3
  409128:	2a00      	cmp	r2, #0
  40912a:	f173 0000 	sbcs.w	r0, r3, #0
  40912e:	f2c0 83cd 	blt.w	4098cc <_vfiprintf_r+0xb18>
  409132:	f1bc 0f00 	cmp.w	ip, #0
  409136:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
  40913a:	9107      	str	r1, [sp, #28]
  40913c:	bfa8      	it	ge
  40913e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  409142:	ea54 0205 	orrs.w	r2, r4, r5
  409146:	f8cd c014 	str.w	ip, [sp, #20]
  40914a:	f04f 0301 	mov.w	r3, #1
  40914e:	f43f af53 	beq.w	408ff8 <_vfiprintf_r+0x244>
  409152:	2b01      	cmp	r3, #1
  409154:	f000 8315 	beq.w	409782 <_vfiprintf_r+0x9ce>
  409158:	2b02      	cmp	r3, #2
  40915a:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40915e:	f040 8248 	bne.w	4095f2 <_vfiprintf_r+0x83e>
  409162:	980a      	ldr	r0, [sp, #40]	; 0x28
  409164:	4619      	mov	r1, r3
  409166:	0922      	lsrs	r2, r4, #4
  409168:	f004 040f 	and.w	r4, r4, #15
  40916c:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  409170:	460f      	mov	r7, r1
  409172:	092b      	lsrs	r3, r5, #4
  409174:	5d01      	ldrb	r1, [r0, r4]
  409176:	7039      	strb	r1, [r7, #0]
  409178:	ea52 0b03 	orrs.w	fp, r2, r3
  40917c:	4614      	mov	r4, r2
  40917e:	461d      	mov	r5, r3
  409180:	f107 31ff 	add.w	r1, r7, #4294967295
  409184:	d1ef      	bne.n	409166 <_vfiprintf_r+0x3b2>
  409186:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40918a:	ebc7 0309 	rsb	r3, r7, r9
  40918e:	9305      	str	r3, [sp, #20]
  409190:	e744      	b.n	40901c <_vfiprintf_r+0x268>
  409192:	f04a 0a10 	orr.w	sl, sl, #16
  409196:	f01a 0320 	ands.w	r3, sl, #32
  40919a:	9004      	str	r0, [sp, #16]
  40919c:	46ac      	mov	ip, r5
  40919e:	f47f af0e 	bne.w	408fbe <_vfiprintf_r+0x20a>
  4091a2:	f01a 0210 	ands.w	r2, sl, #16
  4091a6:	f040 830f 	bne.w	4097c8 <_vfiprintf_r+0xa14>
  4091aa:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  4091ae:	f000 830b 	beq.w	4097c8 <_vfiprintf_r+0xa14>
  4091b2:	f8dd b020 	ldr.w	fp, [sp, #32]
  4091b6:	f8bb 4000 	ldrh.w	r4, [fp]
  4091ba:	f10b 0b04 	add.w	fp, fp, #4
  4091be:	4613      	mov	r3, r2
  4091c0:	2500      	movs	r5, #0
  4091c2:	f8cd b020 	str.w	fp, [sp, #32]
  4091c6:	e706      	b.n	408fd6 <_vfiprintf_r+0x222>
  4091c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4091cc:	2000      	movs	r0, #0
  4091ce:	f818 3b01 	ldrb.w	r3, [r8], #1
  4091d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4091d6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  4091da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4091de:	2a09      	cmp	r2, #9
  4091e0:	d9f5      	bls.n	4091ce <_vfiprintf_r+0x41a>
  4091e2:	e656      	b.n	408e92 <_vfiprintf_r+0xde>
  4091e4:	f04a 0a10 	orr.w	sl, sl, #16
  4091e8:	f01a 0f20 	tst.w	sl, #32
  4091ec:	9004      	str	r0, [sp, #16]
  4091ee:	46ac      	mov	ip, r5
  4091f0:	f47f af75 	bne.w	4090de <_vfiprintf_r+0x32a>
  4091f4:	f01a 0f10 	tst.w	sl, #16
  4091f8:	f040 82ec 	bne.w	4097d4 <_vfiprintf_r+0xa20>
  4091fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
  409200:	f000 82e8 	beq.w	4097d4 <_vfiprintf_r+0xa20>
  409204:	f8dd b020 	ldr.w	fp, [sp, #32]
  409208:	f8bb 4000 	ldrh.w	r4, [fp]
  40920c:	f10b 0b04 	add.w	fp, fp, #4
  409210:	2500      	movs	r5, #0
  409212:	2301      	movs	r3, #1
  409214:	f8cd b020 	str.w	fp, [sp, #32]
  409218:	e6dd      	b.n	408fd6 <_vfiprintf_r+0x222>
  40921a:	46ac      	mov	ip, r5
  40921c:	f01a 0f20 	tst.w	sl, #32
  409220:	4d50      	ldr	r5, [pc, #320]	; (409364 <_vfiprintf_r+0x5b0>)
  409222:	9004      	str	r0, [sp, #16]
  409224:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  409228:	950a      	str	r5, [sp, #40]	; 0x28
  40922a:	f000 80ee 	beq.w	40940a <_vfiprintf_r+0x656>
  40922e:	9d08      	ldr	r5, [sp, #32]
  409230:	1dea      	adds	r2, r5, #7
  409232:	f022 0207 	bic.w	r2, r2, #7
  409236:	e9d2 4500 	ldrd	r4, r5, [r2]
  40923a:	f102 0b08 	add.w	fp, r2, #8
  40923e:	f8cd b020 	str.w	fp, [sp, #32]
  409242:	f01a 0f01 	tst.w	sl, #1
  409246:	f000 82a8 	beq.w	40979a <_vfiprintf_r+0x9e6>
  40924a:	ea54 0b05 	orrs.w	fp, r4, r5
  40924e:	f000 82a4 	beq.w	40979a <_vfiprintf_r+0x9e6>
  409252:	2230      	movs	r2, #48	; 0x30
  409254:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  409258:	f04a 0a02 	orr.w	sl, sl, #2
  40925c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  409260:	2302      	movs	r3, #2
  409262:	e6b8      	b.n	408fd6 <_vfiprintf_r+0x222>
  409264:	9b08      	ldr	r3, [sp, #32]
  409266:	f8dd b020 	ldr.w	fp, [sp, #32]
  40926a:	681b      	ldr	r3, [r3, #0]
  40926c:	9004      	str	r0, [sp, #16]
  40926e:	2401      	movs	r4, #1
  409270:	f04f 0500 	mov.w	r5, #0
  409274:	f10b 0b04 	add.w	fp, fp, #4
  409278:	9403      	str	r4, [sp, #12]
  40927a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40927e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  409282:	f8cd b020 	str.w	fp, [sp, #32]
  409286:	9405      	str	r4, [sp, #20]
  409288:	af16      	add	r7, sp, #88	; 0x58
  40928a:	f04f 0c00 	mov.w	ip, #0
  40928e:	e6d2      	b.n	409036 <_vfiprintf_r+0x282>
  409290:	f01a 0f20 	tst.w	sl, #32
  409294:	9004      	str	r0, [sp, #16]
  409296:	46ac      	mov	ip, r5
  409298:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40929c:	f47f af3a 	bne.w	409114 <_vfiprintf_r+0x360>
  4092a0:	f01a 0f10 	tst.w	sl, #16
  4092a4:	f040 82a4 	bne.w	4097f0 <_vfiprintf_r+0xa3c>
  4092a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4092ac:	f000 82a0 	beq.w	4097f0 <_vfiprintf_r+0xa3c>
  4092b0:	f8dd b020 	ldr.w	fp, [sp, #32]
  4092b4:	f9bb 4000 	ldrsh.w	r4, [fp]
  4092b8:	f10b 0b04 	add.w	fp, fp, #4
  4092bc:	17e5      	asrs	r5, r4, #31
  4092be:	4622      	mov	r2, r4
  4092c0:	462b      	mov	r3, r5
  4092c2:	f8cd b020 	str.w	fp, [sp, #32]
  4092c6:	e72f      	b.n	409128 <_vfiprintf_r+0x374>
  4092c8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  4092cc:	f898 3000 	ldrb.w	r3, [r8]
  4092d0:	e5dd      	b.n	408e8e <_vfiprintf_r+0xda>
  4092d2:	f898 3000 	ldrb.w	r3, [r8]
  4092d6:	4642      	mov	r2, r8
  4092d8:	2b6c      	cmp	r3, #108	; 0x6c
  4092da:	bf03      	ittte	eq
  4092dc:	f108 0801 	addeq.w	r8, r8, #1
  4092e0:	f04a 0a20 	orreq.w	sl, sl, #32
  4092e4:	7853      	ldrbeq	r3, [r2, #1]
  4092e6:	f04a 0a10 	orrne.w	sl, sl, #16
  4092ea:	e5d0      	b.n	408e8e <_vfiprintf_r+0xda>
  4092ec:	f01a 0f20 	tst.w	sl, #32
  4092f0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4092f4:	f000 82f8 	beq.w	4098e8 <_vfiprintf_r+0xb34>
  4092f8:	9c08      	ldr	r4, [sp, #32]
  4092fa:	6821      	ldr	r1, [r4, #0]
  4092fc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4092fe:	17e5      	asrs	r5, r4, #31
  409300:	462b      	mov	r3, r5
  409302:	9d08      	ldr	r5, [sp, #32]
  409304:	4622      	mov	r2, r4
  409306:	3504      	adds	r5, #4
  409308:	9508      	str	r5, [sp, #32]
  40930a:	e9c1 2300 	strd	r2, r3, [r1]
  40930e:	e584      	b.n	408e1a <_vfiprintf_r+0x66>
  409310:	9c08      	ldr	r4, [sp, #32]
  409312:	9004      	str	r0, [sp, #16]
  409314:	6827      	ldr	r7, [r4, #0]
  409316:	46ac      	mov	ip, r5
  409318:	f04f 0500 	mov.w	r5, #0
  40931c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  409320:	3404      	adds	r4, #4
  409322:	2f00      	cmp	r7, #0
  409324:	f000 8334 	beq.w	409990 <_vfiprintf_r+0xbdc>
  409328:	f1bc 0f00 	cmp.w	ip, #0
  40932c:	4638      	mov	r0, r7
  40932e:	f2c0 8308 	blt.w	409942 <_vfiprintf_r+0xb8e>
  409332:	4662      	mov	r2, ip
  409334:	2100      	movs	r1, #0
  409336:	f8cd c004 	str.w	ip, [sp, #4]
  40933a:	f003 f993 	bl	40c664 <memchr>
  40933e:	f8dd c004 	ldr.w	ip, [sp, #4]
  409342:	2800      	cmp	r0, #0
  409344:	f000 833c 	beq.w	4099c0 <_vfiprintf_r+0xc0c>
  409348:	1bc0      	subs	r0, r0, r7
  40934a:	4560      	cmp	r0, ip
  40934c:	bfa8      	it	ge
  40934e:	4660      	movge	r0, ip
  409350:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  409354:	9005      	str	r0, [sp, #20]
  409356:	9408      	str	r4, [sp, #32]
  409358:	9507      	str	r5, [sp, #28]
  40935a:	f04f 0c00 	mov.w	ip, #0
  40935e:	e65d      	b.n	40901c <_vfiprintf_r+0x268>
  409360:	00410708 	.word	0x00410708
  409364:	004106b8 	.word	0x004106b8
  409368:	9a08      	ldr	r2, [sp, #32]
  40936a:	9004      	str	r0, [sp, #16]
  40936c:	2330      	movs	r3, #48	; 0x30
  40936e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  409372:	f102 0b04 	add.w	fp, r2, #4
  409376:	2378      	movs	r3, #120	; 0x78
  409378:	48af      	ldr	r0, [pc, #700]	; (409638 <_vfiprintf_r+0x884>)
  40937a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40937e:	46ac      	mov	ip, r5
  409380:	6814      	ldr	r4, [r2, #0]
  409382:	f8cd b020 	str.w	fp, [sp, #32]
  409386:	f04a 0a02 	orr.w	sl, sl, #2
  40938a:	2500      	movs	r5, #0
  40938c:	900a      	str	r0, [sp, #40]	; 0x28
  40938e:	2302      	movs	r3, #2
  409390:	e621      	b.n	408fd6 <_vfiprintf_r+0x222>
  409392:	f04a 0a20 	orr.w	sl, sl, #32
  409396:	f898 3000 	ldrb.w	r3, [r8]
  40939a:	e578      	b.n	408e8e <_vfiprintf_r+0xda>
  40939c:	f8dd b020 	ldr.w	fp, [sp, #32]
  4093a0:	f8db 0000 	ldr.w	r0, [fp]
  4093a4:	2800      	cmp	r0, #0
  4093a6:	f10b 0304 	add.w	r3, fp, #4
  4093aa:	f6ff adfb 	blt.w	408fa4 <_vfiprintf_r+0x1f0>
  4093ae:	9308      	str	r3, [sp, #32]
  4093b0:	f898 3000 	ldrb.w	r3, [r8]
  4093b4:	e56b      	b.n	408e8e <_vfiprintf_r+0xda>
  4093b6:	f898 3000 	ldrb.w	r3, [r8]
  4093ba:	212b      	movs	r1, #43	; 0x2b
  4093bc:	e567      	b.n	408e8e <_vfiprintf_r+0xda>
  4093be:	f898 3000 	ldrb.w	r3, [r8]
  4093c2:	2b2a      	cmp	r3, #42	; 0x2a
  4093c4:	f108 0401 	add.w	r4, r8, #1
  4093c8:	f000 8309 	beq.w	4099de <_vfiprintf_r+0xc2a>
  4093cc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4093d0:	2a09      	cmp	r2, #9
  4093d2:	bf98      	it	ls
  4093d4:	2500      	movls	r5, #0
  4093d6:	f200 82fe 	bhi.w	4099d6 <_vfiprintf_r+0xc22>
  4093da:	f814 3b01 	ldrb.w	r3, [r4], #1
  4093de:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4093e2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4093e6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4093ea:	2a09      	cmp	r2, #9
  4093ec:	d9f5      	bls.n	4093da <_vfiprintf_r+0x626>
  4093ee:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4093f2:	46a0      	mov	r8, r4
  4093f4:	e54d      	b.n	408e92 <_vfiprintf_r+0xde>
  4093f6:	4c90      	ldr	r4, [pc, #576]	; (409638 <_vfiprintf_r+0x884>)
  4093f8:	9004      	str	r0, [sp, #16]
  4093fa:	f01a 0f20 	tst.w	sl, #32
  4093fe:	46ac      	mov	ip, r5
  409400:	940a      	str	r4, [sp, #40]	; 0x28
  409402:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  409406:	f47f af12 	bne.w	40922e <_vfiprintf_r+0x47a>
  40940a:	f01a 0f10 	tst.w	sl, #16
  40940e:	f040 81e9 	bne.w	4097e4 <_vfiprintf_r+0xa30>
  409412:	f01a 0f40 	tst.w	sl, #64	; 0x40
  409416:	f000 81e5 	beq.w	4097e4 <_vfiprintf_r+0xa30>
  40941a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40941e:	f8bb 4000 	ldrh.w	r4, [fp]
  409422:	f10b 0b04 	add.w	fp, fp, #4
  409426:	2500      	movs	r5, #0
  409428:	f8cd b020 	str.w	fp, [sp, #32]
  40942c:	e709      	b.n	409242 <_vfiprintf_r+0x48e>
  40942e:	f898 3000 	ldrb.w	r3, [r8]
  409432:	2900      	cmp	r1, #0
  409434:	f47f ad2b 	bne.w	408e8e <_vfiprintf_r+0xda>
  409438:	2120      	movs	r1, #32
  40943a:	e528      	b.n	408e8e <_vfiprintf_r+0xda>
  40943c:	f04a 0a01 	orr.w	sl, sl, #1
  409440:	f898 3000 	ldrb.w	r3, [r8]
  409444:	e523      	b.n	408e8e <_vfiprintf_r+0xda>
  409446:	9004      	str	r0, [sp, #16]
  409448:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40944c:	2b00      	cmp	r3, #0
  40944e:	f000 80f9 	beq.w	409644 <_vfiprintf_r+0x890>
  409452:	2501      	movs	r5, #1
  409454:	f04f 0b00 	mov.w	fp, #0
  409458:	9503      	str	r5, [sp, #12]
  40945a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40945e:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  409462:	9505      	str	r5, [sp, #20]
  409464:	af16      	add	r7, sp, #88	; 0x58
  409466:	e710      	b.n	40928a <_vfiprintf_r+0x4d6>
  409468:	9806      	ldr	r0, [sp, #24]
  40946a:	9902      	ldr	r1, [sp, #8]
  40946c:	aa13      	add	r2, sp, #76	; 0x4c
  40946e:	f7ff fc65 	bl	408d3c <__sprint_r.part.0>
  409472:	2800      	cmp	r0, #0
  409474:	f040 80ed 	bne.w	409652 <_vfiprintf_r+0x89e>
  409478:	9814      	ldr	r0, [sp, #80]	; 0x50
  40947a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40947c:	1c43      	adds	r3, r0, #1
  40947e:	46cc      	mov	ip, r9
  409480:	e602      	b.n	409088 <_vfiprintf_r+0x2d4>
  409482:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409484:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409486:	1c59      	adds	r1, r3, #1
  409488:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40948c:	b168      	cbz	r0, 4094aa <_vfiprintf_r+0x6f6>
  40948e:	3201      	adds	r2, #1
  409490:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  409494:	2301      	movs	r3, #1
  409496:	2907      	cmp	r1, #7
  409498:	9215      	str	r2, [sp, #84]	; 0x54
  40949a:	9114      	str	r1, [sp, #80]	; 0x50
  40949c:	e886 0009 	stmia.w	r6, {r0, r3}
  4094a0:	f300 8160 	bgt.w	409764 <_vfiprintf_r+0x9b0>
  4094a4:	460b      	mov	r3, r1
  4094a6:	3608      	adds	r6, #8
  4094a8:	3101      	adds	r1, #1
  4094aa:	9c07      	ldr	r4, [sp, #28]
  4094ac:	b164      	cbz	r4, 4094c8 <_vfiprintf_r+0x714>
  4094ae:	3202      	adds	r2, #2
  4094b0:	a812      	add	r0, sp, #72	; 0x48
  4094b2:	2302      	movs	r3, #2
  4094b4:	2907      	cmp	r1, #7
  4094b6:	9215      	str	r2, [sp, #84]	; 0x54
  4094b8:	9114      	str	r1, [sp, #80]	; 0x50
  4094ba:	e886 0009 	stmia.w	r6, {r0, r3}
  4094be:	f300 8157 	bgt.w	409770 <_vfiprintf_r+0x9bc>
  4094c2:	460b      	mov	r3, r1
  4094c4:	3608      	adds	r6, #8
  4094c6:	3101      	adds	r1, #1
  4094c8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4094ca:	2d80      	cmp	r5, #128	; 0x80
  4094cc:	f000 8101 	beq.w	4096d2 <_vfiprintf_r+0x91e>
  4094d0:	9d05      	ldr	r5, [sp, #20]
  4094d2:	ebc5 040c 	rsb	r4, r5, ip
  4094d6:	2c00      	cmp	r4, #0
  4094d8:	dd2f      	ble.n	40953a <_vfiprintf_r+0x786>
  4094da:	2c10      	cmp	r4, #16
  4094dc:	4d57      	ldr	r5, [pc, #348]	; (40963c <_vfiprintf_r+0x888>)
  4094de:	dd22      	ble.n	409526 <_vfiprintf_r+0x772>
  4094e0:	4630      	mov	r0, r6
  4094e2:	f04f 0b10 	mov.w	fp, #16
  4094e6:	462e      	mov	r6, r5
  4094e8:	4625      	mov	r5, r4
  4094ea:	9c06      	ldr	r4, [sp, #24]
  4094ec:	e006      	b.n	4094fc <_vfiprintf_r+0x748>
  4094ee:	f103 0c02 	add.w	ip, r3, #2
  4094f2:	3008      	adds	r0, #8
  4094f4:	460b      	mov	r3, r1
  4094f6:	3d10      	subs	r5, #16
  4094f8:	2d10      	cmp	r5, #16
  4094fa:	dd10      	ble.n	40951e <_vfiprintf_r+0x76a>
  4094fc:	1c59      	adds	r1, r3, #1
  4094fe:	3210      	adds	r2, #16
  409500:	2907      	cmp	r1, #7
  409502:	9215      	str	r2, [sp, #84]	; 0x54
  409504:	e880 0840 	stmia.w	r0, {r6, fp}
  409508:	9114      	str	r1, [sp, #80]	; 0x50
  40950a:	ddf0      	ble.n	4094ee <_vfiprintf_r+0x73a>
  40950c:	2a00      	cmp	r2, #0
  40950e:	d163      	bne.n	4095d8 <_vfiprintf_r+0x824>
  409510:	3d10      	subs	r5, #16
  409512:	2d10      	cmp	r5, #16
  409514:	f04f 0c01 	mov.w	ip, #1
  409518:	4613      	mov	r3, r2
  40951a:	4648      	mov	r0, r9
  40951c:	dcee      	bgt.n	4094fc <_vfiprintf_r+0x748>
  40951e:	462c      	mov	r4, r5
  409520:	4661      	mov	r1, ip
  409522:	4635      	mov	r5, r6
  409524:	4606      	mov	r6, r0
  409526:	4422      	add	r2, r4
  409528:	2907      	cmp	r1, #7
  40952a:	9215      	str	r2, [sp, #84]	; 0x54
  40952c:	6035      	str	r5, [r6, #0]
  40952e:	6074      	str	r4, [r6, #4]
  409530:	9114      	str	r1, [sp, #80]	; 0x50
  409532:	f300 80c1 	bgt.w	4096b8 <_vfiprintf_r+0x904>
  409536:	3608      	adds	r6, #8
  409538:	3101      	adds	r1, #1
  40953a:	9d05      	ldr	r5, [sp, #20]
  40953c:	6037      	str	r7, [r6, #0]
  40953e:	442a      	add	r2, r5
  409540:	2907      	cmp	r1, #7
  409542:	9215      	str	r2, [sp, #84]	; 0x54
  409544:	6075      	str	r5, [r6, #4]
  409546:	9114      	str	r1, [sp, #80]	; 0x50
  409548:	f340 80c1 	ble.w	4096ce <_vfiprintf_r+0x91a>
  40954c:	2a00      	cmp	r2, #0
  40954e:	f040 8130 	bne.w	4097b2 <_vfiprintf_r+0x9fe>
  409552:	9214      	str	r2, [sp, #80]	; 0x50
  409554:	464e      	mov	r6, r9
  409556:	f01a 0f04 	tst.w	sl, #4
  40955a:	f000 808b 	beq.w	409674 <_vfiprintf_r+0x8c0>
  40955e:	9d04      	ldr	r5, [sp, #16]
  409560:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409564:	ebcb 0405 	rsb	r4, fp, r5
  409568:	2c00      	cmp	r4, #0
  40956a:	f340 8083 	ble.w	409674 <_vfiprintf_r+0x8c0>
  40956e:	2c10      	cmp	r4, #16
  409570:	f340 8222 	ble.w	4099b8 <_vfiprintf_r+0xc04>
  409574:	9914      	ldr	r1, [sp, #80]	; 0x50
  409576:	4d32      	ldr	r5, [pc, #200]	; (409640 <_vfiprintf_r+0x88c>)
  409578:	f8dd a018 	ldr.w	sl, [sp, #24]
  40957c:	f8dd b008 	ldr.w	fp, [sp, #8]
  409580:	2710      	movs	r7, #16
  409582:	e005      	b.n	409590 <_vfiprintf_r+0x7dc>
  409584:	1c88      	adds	r0, r1, #2
  409586:	3608      	adds	r6, #8
  409588:	4619      	mov	r1, r3
  40958a:	3c10      	subs	r4, #16
  40958c:	2c10      	cmp	r4, #16
  40958e:	dd10      	ble.n	4095b2 <_vfiprintf_r+0x7fe>
  409590:	1c4b      	adds	r3, r1, #1
  409592:	3210      	adds	r2, #16
  409594:	2b07      	cmp	r3, #7
  409596:	9215      	str	r2, [sp, #84]	; 0x54
  409598:	e886 00a0 	stmia.w	r6, {r5, r7}
  40959c:	9314      	str	r3, [sp, #80]	; 0x50
  40959e:	ddf1      	ble.n	409584 <_vfiprintf_r+0x7d0>
  4095a0:	2a00      	cmp	r2, #0
  4095a2:	d17d      	bne.n	4096a0 <_vfiprintf_r+0x8ec>
  4095a4:	3c10      	subs	r4, #16
  4095a6:	2c10      	cmp	r4, #16
  4095a8:	f04f 0001 	mov.w	r0, #1
  4095ac:	4611      	mov	r1, r2
  4095ae:	464e      	mov	r6, r9
  4095b0:	dcee      	bgt.n	409590 <_vfiprintf_r+0x7dc>
  4095b2:	4422      	add	r2, r4
  4095b4:	2807      	cmp	r0, #7
  4095b6:	9215      	str	r2, [sp, #84]	; 0x54
  4095b8:	6035      	str	r5, [r6, #0]
  4095ba:	6074      	str	r4, [r6, #4]
  4095bc:	9014      	str	r0, [sp, #80]	; 0x50
  4095be:	dd59      	ble.n	409674 <_vfiprintf_r+0x8c0>
  4095c0:	2a00      	cmp	r2, #0
  4095c2:	d14f      	bne.n	409664 <_vfiprintf_r+0x8b0>
  4095c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4095c6:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4095ca:	9d04      	ldr	r5, [sp, #16]
  4095cc:	45ab      	cmp	fp, r5
  4095ce:	bfac      	ite	ge
  4095d0:	445c      	addge	r4, fp
  4095d2:	1964      	addlt	r4, r4, r5
  4095d4:	9409      	str	r4, [sp, #36]	; 0x24
  4095d6:	e05e      	b.n	409696 <_vfiprintf_r+0x8e2>
  4095d8:	4620      	mov	r0, r4
  4095da:	9902      	ldr	r1, [sp, #8]
  4095dc:	aa13      	add	r2, sp, #76	; 0x4c
  4095de:	f7ff fbad 	bl	408d3c <__sprint_r.part.0>
  4095e2:	2800      	cmp	r0, #0
  4095e4:	d135      	bne.n	409652 <_vfiprintf_r+0x89e>
  4095e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4095e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4095ea:	f103 0c01 	add.w	ip, r3, #1
  4095ee:	4648      	mov	r0, r9
  4095f0:	e781      	b.n	4094f6 <_vfiprintf_r+0x742>
  4095f2:	08e0      	lsrs	r0, r4, #3
  4095f4:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  4095f8:	f004 0207 	and.w	r2, r4, #7
  4095fc:	08e9      	lsrs	r1, r5, #3
  4095fe:	3230      	adds	r2, #48	; 0x30
  409600:	ea50 0b01 	orrs.w	fp, r0, r1
  409604:	461f      	mov	r7, r3
  409606:	701a      	strb	r2, [r3, #0]
  409608:	4604      	mov	r4, r0
  40960a:	460d      	mov	r5, r1
  40960c:	f103 33ff 	add.w	r3, r3, #4294967295
  409610:	d1ef      	bne.n	4095f2 <_vfiprintf_r+0x83e>
  409612:	f01a 0f01 	tst.w	sl, #1
  409616:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40961a:	4639      	mov	r1, r7
  40961c:	f000 80b9 	beq.w	409792 <_vfiprintf_r+0x9de>
  409620:	2a30      	cmp	r2, #48	; 0x30
  409622:	f43f acf8 	beq.w	409016 <_vfiprintf_r+0x262>
  409626:	461f      	mov	r7, r3
  409628:	ebc7 0509 	rsb	r5, r7, r9
  40962c:	2330      	movs	r3, #48	; 0x30
  40962e:	9505      	str	r5, [sp, #20]
  409630:	f801 3c01 	strb.w	r3, [r1, #-1]
  409634:	e4f2      	b.n	40901c <_vfiprintf_r+0x268>
  409636:	bf00      	nop
  409638:	004106cc 	.word	0x004106cc
  40963c:	004106f8 	.word	0x004106f8
  409640:	00410708 	.word	0x00410708
  409644:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409646:	b123      	cbz	r3, 409652 <_vfiprintf_r+0x89e>
  409648:	9806      	ldr	r0, [sp, #24]
  40964a:	9902      	ldr	r1, [sp, #8]
  40964c:	aa13      	add	r2, sp, #76	; 0x4c
  40964e:	f7ff fb75 	bl	408d3c <__sprint_r.part.0>
  409652:	9c02      	ldr	r4, [sp, #8]
  409654:	89a3      	ldrh	r3, [r4, #12]
  409656:	065b      	lsls	r3, r3, #25
  409658:	f53f ac9c 	bmi.w	408f94 <_vfiprintf_r+0x1e0>
  40965c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40965e:	b031      	add	sp, #196	; 0xc4
  409660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409664:	9806      	ldr	r0, [sp, #24]
  409666:	9902      	ldr	r1, [sp, #8]
  409668:	aa13      	add	r2, sp, #76	; 0x4c
  40966a:	f7ff fb67 	bl	408d3c <__sprint_r.part.0>
  40966e:	2800      	cmp	r0, #0
  409670:	d1ef      	bne.n	409652 <_vfiprintf_r+0x89e>
  409672:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409674:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409676:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40967a:	9d04      	ldr	r5, [sp, #16]
  40967c:	45ab      	cmp	fp, r5
  40967e:	bfac      	ite	ge
  409680:	445c      	addge	r4, fp
  409682:	1964      	addlt	r4, r4, r5
  409684:	9409      	str	r4, [sp, #36]	; 0x24
  409686:	b132      	cbz	r2, 409696 <_vfiprintf_r+0x8e2>
  409688:	9806      	ldr	r0, [sp, #24]
  40968a:	9902      	ldr	r1, [sp, #8]
  40968c:	aa13      	add	r2, sp, #76	; 0x4c
  40968e:	f7ff fb55 	bl	408d3c <__sprint_r.part.0>
  409692:	2800      	cmp	r0, #0
  409694:	d1dd      	bne.n	409652 <_vfiprintf_r+0x89e>
  409696:	2000      	movs	r0, #0
  409698:	9014      	str	r0, [sp, #80]	; 0x50
  40969a:	464e      	mov	r6, r9
  40969c:	f7ff bbbd 	b.w	408e1a <_vfiprintf_r+0x66>
  4096a0:	4650      	mov	r0, sl
  4096a2:	4659      	mov	r1, fp
  4096a4:	aa13      	add	r2, sp, #76	; 0x4c
  4096a6:	f7ff fb49 	bl	408d3c <__sprint_r.part.0>
  4096aa:	2800      	cmp	r0, #0
  4096ac:	d1d1      	bne.n	409652 <_vfiprintf_r+0x89e>
  4096ae:	9914      	ldr	r1, [sp, #80]	; 0x50
  4096b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4096b2:	1c48      	adds	r0, r1, #1
  4096b4:	464e      	mov	r6, r9
  4096b6:	e768      	b.n	40958a <_vfiprintf_r+0x7d6>
  4096b8:	2a00      	cmp	r2, #0
  4096ba:	f040 80fa 	bne.w	4098b2 <_vfiprintf_r+0xafe>
  4096be:	9c05      	ldr	r4, [sp, #20]
  4096c0:	9720      	str	r7, [sp, #128]	; 0x80
  4096c2:	2301      	movs	r3, #1
  4096c4:	9421      	str	r4, [sp, #132]	; 0x84
  4096c6:	9415      	str	r4, [sp, #84]	; 0x54
  4096c8:	4622      	mov	r2, r4
  4096ca:	9314      	str	r3, [sp, #80]	; 0x50
  4096cc:	464e      	mov	r6, r9
  4096ce:	3608      	adds	r6, #8
  4096d0:	e741      	b.n	409556 <_vfiprintf_r+0x7a2>
  4096d2:	9d04      	ldr	r5, [sp, #16]
  4096d4:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4096d8:	ebcb 0405 	rsb	r4, fp, r5
  4096dc:	2c00      	cmp	r4, #0
  4096de:	f77f aef7 	ble.w	4094d0 <_vfiprintf_r+0x71c>
  4096e2:	2c10      	cmp	r4, #16
  4096e4:	4da8      	ldr	r5, [pc, #672]	; (409988 <_vfiprintf_r+0xbd4>)
  4096e6:	f340 8174 	ble.w	4099d2 <_vfiprintf_r+0xc1e>
  4096ea:	4629      	mov	r1, r5
  4096ec:	f04f 0b10 	mov.w	fp, #16
  4096f0:	4625      	mov	r5, r4
  4096f2:	4664      	mov	r4, ip
  4096f4:	46b4      	mov	ip, r6
  4096f6:	460e      	mov	r6, r1
  4096f8:	e006      	b.n	409708 <_vfiprintf_r+0x954>
  4096fa:	1c98      	adds	r0, r3, #2
  4096fc:	f10c 0c08 	add.w	ip, ip, #8
  409700:	460b      	mov	r3, r1
  409702:	3d10      	subs	r5, #16
  409704:	2d10      	cmp	r5, #16
  409706:	dd0f      	ble.n	409728 <_vfiprintf_r+0x974>
  409708:	1c59      	adds	r1, r3, #1
  40970a:	3210      	adds	r2, #16
  40970c:	2907      	cmp	r1, #7
  40970e:	9215      	str	r2, [sp, #84]	; 0x54
  409710:	e88c 0840 	stmia.w	ip, {r6, fp}
  409714:	9114      	str	r1, [sp, #80]	; 0x50
  409716:	ddf0      	ble.n	4096fa <_vfiprintf_r+0x946>
  409718:	b9ba      	cbnz	r2, 40974a <_vfiprintf_r+0x996>
  40971a:	3d10      	subs	r5, #16
  40971c:	2d10      	cmp	r5, #16
  40971e:	f04f 0001 	mov.w	r0, #1
  409722:	4613      	mov	r3, r2
  409724:	46cc      	mov	ip, r9
  409726:	dcef      	bgt.n	409708 <_vfiprintf_r+0x954>
  409728:	4633      	mov	r3, r6
  40972a:	4666      	mov	r6, ip
  40972c:	46a4      	mov	ip, r4
  40972e:	462c      	mov	r4, r5
  409730:	461d      	mov	r5, r3
  409732:	4422      	add	r2, r4
  409734:	2807      	cmp	r0, #7
  409736:	9215      	str	r2, [sp, #84]	; 0x54
  409738:	6035      	str	r5, [r6, #0]
  40973a:	6074      	str	r4, [r6, #4]
  40973c:	9014      	str	r0, [sp, #80]	; 0x50
  40973e:	f300 80b2 	bgt.w	4098a6 <_vfiprintf_r+0xaf2>
  409742:	3608      	adds	r6, #8
  409744:	1c41      	adds	r1, r0, #1
  409746:	4603      	mov	r3, r0
  409748:	e6c2      	b.n	4094d0 <_vfiprintf_r+0x71c>
  40974a:	9806      	ldr	r0, [sp, #24]
  40974c:	9902      	ldr	r1, [sp, #8]
  40974e:	aa13      	add	r2, sp, #76	; 0x4c
  409750:	f7ff faf4 	bl	408d3c <__sprint_r.part.0>
  409754:	2800      	cmp	r0, #0
  409756:	f47f af7c 	bne.w	409652 <_vfiprintf_r+0x89e>
  40975a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40975c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40975e:	1c58      	adds	r0, r3, #1
  409760:	46cc      	mov	ip, r9
  409762:	e7ce      	b.n	409702 <_vfiprintf_r+0x94e>
  409764:	2a00      	cmp	r2, #0
  409766:	d17c      	bne.n	409862 <_vfiprintf_r+0xaae>
  409768:	4619      	mov	r1, r3
  40976a:	464e      	mov	r6, r9
  40976c:	4613      	mov	r3, r2
  40976e:	e69c      	b.n	4094aa <_vfiprintf_r+0x6f6>
  409770:	2a00      	cmp	r2, #0
  409772:	f040 8087 	bne.w	409884 <_vfiprintf_r+0xad0>
  409776:	2101      	movs	r1, #1
  409778:	4613      	mov	r3, r2
  40977a:	464e      	mov	r6, r9
  40977c:	e6a4      	b.n	4094c8 <_vfiprintf_r+0x714>
  40977e:	464f      	mov	r7, r9
  409780:	e44c      	b.n	40901c <_vfiprintf_r+0x268>
  409782:	2d00      	cmp	r5, #0
  409784:	bf08      	it	eq
  409786:	2c0a      	cmpeq	r4, #10
  409788:	d249      	bcs.n	40981e <_vfiprintf_r+0xa6a>
  40978a:	af30      	add	r7, sp, #192	; 0xc0
  40978c:	3430      	adds	r4, #48	; 0x30
  40978e:	f807 4d41 	strb.w	r4, [r7, #-65]!
  409792:	ebc7 0309 	rsb	r3, r7, r9
  409796:	9305      	str	r3, [sp, #20]
  409798:	e440      	b.n	40901c <_vfiprintf_r+0x268>
  40979a:	2302      	movs	r3, #2
  40979c:	e41b      	b.n	408fd6 <_vfiprintf_r+0x222>
  40979e:	2a00      	cmp	r2, #0
  4097a0:	f040 80b2 	bne.w	409908 <_vfiprintf_r+0xb54>
  4097a4:	4613      	mov	r3, r2
  4097a6:	2101      	movs	r1, #1
  4097a8:	464e      	mov	r6, r9
  4097aa:	e66d      	b.n	409488 <_vfiprintf_r+0x6d4>
  4097ac:	4644      	mov	r4, r8
  4097ae:	f7ff bb5c 	b.w	408e6a <_vfiprintf_r+0xb6>
  4097b2:	9806      	ldr	r0, [sp, #24]
  4097b4:	9902      	ldr	r1, [sp, #8]
  4097b6:	aa13      	add	r2, sp, #76	; 0x4c
  4097b8:	f7ff fac0 	bl	408d3c <__sprint_r.part.0>
  4097bc:	2800      	cmp	r0, #0
  4097be:	f47f af48 	bne.w	409652 <_vfiprintf_r+0x89e>
  4097c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4097c4:	464e      	mov	r6, r9
  4097c6:	e6c6      	b.n	409556 <_vfiprintf_r+0x7a2>
  4097c8:	9d08      	ldr	r5, [sp, #32]
  4097ca:	682c      	ldr	r4, [r5, #0]
  4097cc:	3504      	adds	r5, #4
  4097ce:	9508      	str	r5, [sp, #32]
  4097d0:	2500      	movs	r5, #0
  4097d2:	e400      	b.n	408fd6 <_vfiprintf_r+0x222>
  4097d4:	9d08      	ldr	r5, [sp, #32]
  4097d6:	682c      	ldr	r4, [r5, #0]
  4097d8:	3504      	adds	r5, #4
  4097da:	9508      	str	r5, [sp, #32]
  4097dc:	2301      	movs	r3, #1
  4097de:	2500      	movs	r5, #0
  4097e0:	f7ff bbf9 	b.w	408fd6 <_vfiprintf_r+0x222>
  4097e4:	9d08      	ldr	r5, [sp, #32]
  4097e6:	682c      	ldr	r4, [r5, #0]
  4097e8:	3504      	adds	r5, #4
  4097ea:	9508      	str	r5, [sp, #32]
  4097ec:	2500      	movs	r5, #0
  4097ee:	e528      	b.n	409242 <_vfiprintf_r+0x48e>
  4097f0:	9d08      	ldr	r5, [sp, #32]
  4097f2:	f8dd b020 	ldr.w	fp, [sp, #32]
  4097f6:	682c      	ldr	r4, [r5, #0]
  4097f8:	f10b 0b04 	add.w	fp, fp, #4
  4097fc:	17e5      	asrs	r5, r4, #31
  4097fe:	f8cd b020 	str.w	fp, [sp, #32]
  409802:	4622      	mov	r2, r4
  409804:	462b      	mov	r3, r5
  409806:	e48f      	b.n	409128 <_vfiprintf_r+0x374>
  409808:	9806      	ldr	r0, [sp, #24]
  40980a:	9902      	ldr	r1, [sp, #8]
  40980c:	aa13      	add	r2, sp, #76	; 0x4c
  40980e:	f7ff fa95 	bl	408d3c <__sprint_r.part.0>
  409812:	2800      	cmp	r0, #0
  409814:	f47f af1d 	bne.w	409652 <_vfiprintf_r+0x89e>
  409818:	464e      	mov	r6, r9
  40981a:	f7ff bb9b 	b.w	408f54 <_vfiprintf_r+0x1a0>
  40981e:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  409822:	9603      	str	r6, [sp, #12]
  409824:	465e      	mov	r6, fp
  409826:	46e3      	mov	fp, ip
  409828:	4620      	mov	r0, r4
  40982a:	4629      	mov	r1, r5
  40982c:	220a      	movs	r2, #10
  40982e:	2300      	movs	r3, #0
  409830:	f004 ff2c 	bl	40e68c <__aeabi_uldivmod>
  409834:	3230      	adds	r2, #48	; 0x30
  409836:	7032      	strb	r2, [r6, #0]
  409838:	4620      	mov	r0, r4
  40983a:	4629      	mov	r1, r5
  40983c:	220a      	movs	r2, #10
  40983e:	2300      	movs	r3, #0
  409840:	f004 ff24 	bl	40e68c <__aeabi_uldivmod>
  409844:	4604      	mov	r4, r0
  409846:	460d      	mov	r5, r1
  409848:	ea54 0005 	orrs.w	r0, r4, r5
  40984c:	4637      	mov	r7, r6
  40984e:	f106 36ff 	add.w	r6, r6, #4294967295
  409852:	d1e9      	bne.n	409828 <_vfiprintf_r+0xa74>
  409854:	ebc7 0309 	rsb	r3, r7, r9
  409858:	46dc      	mov	ip, fp
  40985a:	9e03      	ldr	r6, [sp, #12]
  40985c:	9305      	str	r3, [sp, #20]
  40985e:	f7ff bbdd 	b.w	40901c <_vfiprintf_r+0x268>
  409862:	9806      	ldr	r0, [sp, #24]
  409864:	9902      	ldr	r1, [sp, #8]
  409866:	f8cd c004 	str.w	ip, [sp, #4]
  40986a:	aa13      	add	r2, sp, #76	; 0x4c
  40986c:	f7ff fa66 	bl	408d3c <__sprint_r.part.0>
  409870:	f8dd c004 	ldr.w	ip, [sp, #4]
  409874:	2800      	cmp	r0, #0
  409876:	f47f aeec 	bne.w	409652 <_vfiprintf_r+0x89e>
  40987a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40987c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40987e:	1c59      	adds	r1, r3, #1
  409880:	464e      	mov	r6, r9
  409882:	e612      	b.n	4094aa <_vfiprintf_r+0x6f6>
  409884:	9806      	ldr	r0, [sp, #24]
  409886:	9902      	ldr	r1, [sp, #8]
  409888:	f8cd c004 	str.w	ip, [sp, #4]
  40988c:	aa13      	add	r2, sp, #76	; 0x4c
  40988e:	f7ff fa55 	bl	408d3c <__sprint_r.part.0>
  409892:	f8dd c004 	ldr.w	ip, [sp, #4]
  409896:	2800      	cmp	r0, #0
  409898:	f47f aedb 	bne.w	409652 <_vfiprintf_r+0x89e>
  40989c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40989e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4098a0:	1c59      	adds	r1, r3, #1
  4098a2:	464e      	mov	r6, r9
  4098a4:	e610      	b.n	4094c8 <_vfiprintf_r+0x714>
  4098a6:	2a00      	cmp	r2, #0
  4098a8:	d156      	bne.n	409958 <_vfiprintf_r+0xba4>
  4098aa:	2101      	movs	r1, #1
  4098ac:	4613      	mov	r3, r2
  4098ae:	464e      	mov	r6, r9
  4098b0:	e60e      	b.n	4094d0 <_vfiprintf_r+0x71c>
  4098b2:	9806      	ldr	r0, [sp, #24]
  4098b4:	9902      	ldr	r1, [sp, #8]
  4098b6:	aa13      	add	r2, sp, #76	; 0x4c
  4098b8:	f7ff fa40 	bl	408d3c <__sprint_r.part.0>
  4098bc:	2800      	cmp	r0, #0
  4098be:	f47f aec8 	bne.w	409652 <_vfiprintf_r+0x89e>
  4098c2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4098c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4098c6:	3101      	adds	r1, #1
  4098c8:	464e      	mov	r6, r9
  4098ca:	e636      	b.n	40953a <_vfiprintf_r+0x786>
  4098cc:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  4098d0:	4264      	negs	r4, r4
  4098d2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4098d6:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  4098da:	f8cd b01c 	str.w	fp, [sp, #28]
  4098de:	f8cd c014 	str.w	ip, [sp, #20]
  4098e2:	2301      	movs	r3, #1
  4098e4:	f7ff bb7f 	b.w	408fe6 <_vfiprintf_r+0x232>
  4098e8:	f01a 0f10 	tst.w	sl, #16
  4098ec:	d11d      	bne.n	40992a <_vfiprintf_r+0xb76>
  4098ee:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4098f2:	d059      	beq.n	4099a8 <_vfiprintf_r+0xbf4>
  4098f4:	9d08      	ldr	r5, [sp, #32]
  4098f6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4098fa:	682b      	ldr	r3, [r5, #0]
  4098fc:	3504      	adds	r5, #4
  4098fe:	9508      	str	r5, [sp, #32]
  409900:	f8a3 b000 	strh.w	fp, [r3]
  409904:	f7ff ba89 	b.w	408e1a <_vfiprintf_r+0x66>
  409908:	9806      	ldr	r0, [sp, #24]
  40990a:	9902      	ldr	r1, [sp, #8]
  40990c:	f8cd c004 	str.w	ip, [sp, #4]
  409910:	aa13      	add	r2, sp, #76	; 0x4c
  409912:	f7ff fa13 	bl	408d3c <__sprint_r.part.0>
  409916:	f8dd c004 	ldr.w	ip, [sp, #4]
  40991a:	2800      	cmp	r0, #0
  40991c:	f47f ae99 	bne.w	409652 <_vfiprintf_r+0x89e>
  409920:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409922:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409924:	1c59      	adds	r1, r3, #1
  409926:	464e      	mov	r6, r9
  409928:	e5ae      	b.n	409488 <_vfiprintf_r+0x6d4>
  40992a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40992e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409930:	f8db 3000 	ldr.w	r3, [fp]
  409934:	f10b 0b04 	add.w	fp, fp, #4
  409938:	f8cd b020 	str.w	fp, [sp, #32]
  40993c:	601c      	str	r4, [r3, #0]
  40993e:	f7ff ba6c 	b.w	408e1a <_vfiprintf_r+0x66>
  409942:	9408      	str	r4, [sp, #32]
  409944:	f7fd feb8 	bl	4076b8 <strlen>
  409948:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40994c:	9005      	str	r0, [sp, #20]
  40994e:	9407      	str	r4, [sp, #28]
  409950:	f04f 0c00 	mov.w	ip, #0
  409954:	f7ff bb62 	b.w	40901c <_vfiprintf_r+0x268>
  409958:	9806      	ldr	r0, [sp, #24]
  40995a:	9902      	ldr	r1, [sp, #8]
  40995c:	f8cd c004 	str.w	ip, [sp, #4]
  409960:	aa13      	add	r2, sp, #76	; 0x4c
  409962:	f7ff f9eb 	bl	408d3c <__sprint_r.part.0>
  409966:	f8dd c004 	ldr.w	ip, [sp, #4]
  40996a:	2800      	cmp	r0, #0
  40996c:	f47f ae71 	bne.w	409652 <_vfiprintf_r+0x89e>
  409970:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409972:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409974:	1c59      	adds	r1, r3, #1
  409976:	464e      	mov	r6, r9
  409978:	e5aa      	b.n	4094d0 <_vfiprintf_r+0x71c>
  40997a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40997c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40997e:	4d03      	ldr	r5, [pc, #12]	; (40998c <_vfiprintf_r+0xbd8>)
  409980:	3301      	adds	r3, #1
  409982:	f7ff bb9b 	b.w	4090bc <_vfiprintf_r+0x308>
  409986:	bf00      	nop
  409988:	004106f8 	.word	0x004106f8
  40998c:	00410708 	.word	0x00410708
  409990:	f1bc 0f06 	cmp.w	ip, #6
  409994:	bf34      	ite	cc
  409996:	4663      	movcc	r3, ip
  409998:	2306      	movcs	r3, #6
  40999a:	9408      	str	r4, [sp, #32]
  40999c:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  4099a0:	9305      	str	r3, [sp, #20]
  4099a2:	9403      	str	r4, [sp, #12]
  4099a4:	4f16      	ldr	r7, [pc, #88]	; (409a00 <_vfiprintf_r+0xc4c>)
  4099a6:	e470      	b.n	40928a <_vfiprintf_r+0x4d6>
  4099a8:	9c08      	ldr	r4, [sp, #32]
  4099aa:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4099ac:	6823      	ldr	r3, [r4, #0]
  4099ae:	3404      	adds	r4, #4
  4099b0:	9408      	str	r4, [sp, #32]
  4099b2:	601d      	str	r5, [r3, #0]
  4099b4:	f7ff ba31 	b.w	408e1a <_vfiprintf_r+0x66>
  4099b8:	9814      	ldr	r0, [sp, #80]	; 0x50
  4099ba:	4d12      	ldr	r5, [pc, #72]	; (409a04 <_vfiprintf_r+0xc50>)
  4099bc:	3001      	adds	r0, #1
  4099be:	e5f8      	b.n	4095b2 <_vfiprintf_r+0x7fe>
  4099c0:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  4099c4:	f8cd c014 	str.w	ip, [sp, #20]
  4099c8:	9507      	str	r5, [sp, #28]
  4099ca:	9408      	str	r4, [sp, #32]
  4099cc:	4684      	mov	ip, r0
  4099ce:	f7ff bb25 	b.w	40901c <_vfiprintf_r+0x268>
  4099d2:	4608      	mov	r0, r1
  4099d4:	e6ad      	b.n	409732 <_vfiprintf_r+0x97e>
  4099d6:	46a0      	mov	r8, r4
  4099d8:	2500      	movs	r5, #0
  4099da:	f7ff ba5a 	b.w	408e92 <_vfiprintf_r+0xde>
  4099de:	f8dd b020 	ldr.w	fp, [sp, #32]
  4099e2:	f898 3001 	ldrb.w	r3, [r8, #1]
  4099e6:	f8db 5000 	ldr.w	r5, [fp]
  4099ea:	f10b 0204 	add.w	r2, fp, #4
  4099ee:	2d00      	cmp	r5, #0
  4099f0:	9208      	str	r2, [sp, #32]
  4099f2:	46a0      	mov	r8, r4
  4099f4:	f6bf aa4b 	bge.w	408e8e <_vfiprintf_r+0xda>
  4099f8:	f04f 35ff 	mov.w	r5, #4294967295
  4099fc:	f7ff ba47 	b.w	408e8e <_vfiprintf_r+0xda>
  409a00:	004106e0 	.word	0x004106e0
  409a04:	00410708 	.word	0x00410708

00409a08 <__sbprintf>:
  409a08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409a0c:	460c      	mov	r4, r1
  409a0e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  409a12:	f8b1 900c 	ldrh.w	r9, [r1, #12]
  409a16:	69e7      	ldr	r7, [r4, #28]
  409a18:	6e49      	ldr	r1, [r1, #100]	; 0x64
  409a1a:	f8b4 800e 	ldrh.w	r8, [r4, #14]
  409a1e:	9119      	str	r1, [sp, #100]	; 0x64
  409a20:	ad1a      	add	r5, sp, #104	; 0x68
  409a22:	f44f 6680 	mov.w	r6, #1024	; 0x400
  409a26:	f04f 0e00 	mov.w	lr, #0
  409a2a:	9707      	str	r7, [sp, #28]
  409a2c:	f029 0902 	bic.w	r9, r9, #2
  409a30:	6a67      	ldr	r7, [r4, #36]	; 0x24
  409a32:	9500      	str	r5, [sp, #0]
  409a34:	4669      	mov	r1, sp
  409a36:	9504      	str	r5, [sp, #16]
  409a38:	9602      	str	r6, [sp, #8]
  409a3a:	9605      	str	r6, [sp, #20]
  409a3c:	f8ad 900c 	strh.w	r9, [sp, #12]
  409a40:	f8ad 800e 	strh.w	r8, [sp, #14]
  409a44:	9709      	str	r7, [sp, #36]	; 0x24
  409a46:	f8cd e018 	str.w	lr, [sp, #24]
  409a4a:	4606      	mov	r6, r0
  409a4c:	f7ff f9b2 	bl	408db4 <_vfiprintf_r>
  409a50:	1e05      	subs	r5, r0, #0
  409a52:	db07      	blt.n	409a64 <__sbprintf+0x5c>
  409a54:	4630      	mov	r0, r6
  409a56:	4669      	mov	r1, sp
  409a58:	f001 fdb0 	bl	40b5bc <_fflush_r>
  409a5c:	2800      	cmp	r0, #0
  409a5e:	bf18      	it	ne
  409a60:	f04f 35ff 	movne.w	r5, #4294967295
  409a64:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  409a68:	065b      	lsls	r3, r3, #25
  409a6a:	d503      	bpl.n	409a74 <__sbprintf+0x6c>
  409a6c:	89a3      	ldrh	r3, [r4, #12]
  409a6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409a72:	81a3      	strh	r3, [r4, #12]
  409a74:	4628      	mov	r0, r5
  409a76:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  409a7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409a7e:	bf00      	nop

00409a80 <__svfiscanf_r>:
  409a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a84:	460c      	mov	r4, r1
  409a86:	8989      	ldrh	r1, [r1, #12]
  409a88:	b0dd      	sub	sp, #372	; 0x174
  409a8a:	048f      	lsls	r7, r1, #18
  409a8c:	4683      	mov	fp, r0
  409a8e:	9307      	str	r3, [sp, #28]
  409a90:	d406      	bmi.n	409aa0 <__svfiscanf_r+0x20>
  409a92:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409a94:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  409a98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  409a9c:	81a1      	strh	r1, [r4, #12]
  409a9e:	6663      	str	r3, [r4, #100]	; 0x64
  409aa0:	4690      	mov	r8, r2
  409aa2:	2600      	movs	r6, #0
  409aa4:	f818 3b01 	ldrb.w	r3, [r8], #1
  409aa8:	9606      	str	r6, [sp, #24]
  409aaa:	9609      	str	r6, [sp, #36]	; 0x24
  409aac:	4635      	mov	r5, r6
  409aae:	960a      	str	r6, [sp, #40]	; 0x28
  409ab0:	4f8f      	ldr	r7, [pc, #572]	; (409cf0 <__svfiscanf_r+0x270>)
  409ab2:	930f      	str	r3, [sp, #60]	; 0x3c
  409ab4:	b32b      	cbz	r3, 409b02 <__svfiscanf_r+0x82>
  409ab6:	6839      	ldr	r1, [r7, #0]
  409ab8:	18c8      	adds	r0, r1, r3
  409aba:	7840      	ldrb	r0, [r0, #1]
  409abc:	f000 0008 	and.w	r0, r0, #8
  409ac0:	f000 09ff 	and.w	r9, r0, #255	; 0xff
  409ac4:	b308      	cbz	r0, 409b0a <__svfiscanf_r+0x8a>
  409ac6:	6863      	ldr	r3, [r4, #4]
  409ac8:	e00c      	b.n	409ae4 <__svfiscanf_r+0x64>
  409aca:	6823      	ldr	r3, [r4, #0]
  409acc:	683a      	ldr	r2, [r7, #0]
  409ace:	7819      	ldrb	r1, [r3, #0]
  409ad0:	440a      	add	r2, r1
  409ad2:	3301      	adds	r3, #1
  409ad4:	7852      	ldrb	r2, [r2, #1]
  409ad6:	0716      	lsls	r6, r2, #28
  409ad8:	d50c      	bpl.n	409af4 <__svfiscanf_r+0x74>
  409ada:	6862      	ldr	r2, [r4, #4]
  409adc:	6023      	str	r3, [r4, #0]
  409ade:	1e53      	subs	r3, r2, #1
  409ae0:	3501      	adds	r5, #1
  409ae2:	6063      	str	r3, [r4, #4]
  409ae4:	2b00      	cmp	r3, #0
  409ae6:	dcf0      	bgt.n	409aca <__svfiscanf_r+0x4a>
  409ae8:	4658      	mov	r0, fp
  409aea:	4621      	mov	r1, r4
  409aec:	f003 fb00 	bl	40d0f0 <__srefill_r>
  409af0:	2800      	cmp	r0, #0
  409af2:	d0ea      	beq.n	409aca <__svfiscanf_r+0x4a>
  409af4:	4642      	mov	r2, r8
  409af6:	4690      	mov	r8, r2
  409af8:	f818 3b01 	ldrb.w	r3, [r8], #1
  409afc:	930f      	str	r3, [sp, #60]	; 0x3c
  409afe:	2b00      	cmp	r3, #0
  409b00:	d1d9      	bne.n	409ab6 <__svfiscanf_r+0x36>
  409b02:	980a      	ldr	r0, [sp, #40]	; 0x28
  409b04:	b05d      	add	sp, #372	; 0x174
  409b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409b0a:	2b25      	cmp	r3, #37	; 0x25
  409b0c:	f040 8089 	bne.w	409c22 <__svfiscanf_r+0x1a2>
  409b10:	7853      	ldrb	r3, [r2, #1]
  409b12:	464e      	mov	r6, r9
  409b14:	f108 0201 	add.w	r2, r8, #1
  409b18:	2b78      	cmp	r3, #120	; 0x78
  409b1a:	f200 81a5 	bhi.w	409e68 <__svfiscanf_r+0x3e8>
  409b1e:	e8df f013 	tbh	[pc, r3, lsl #1]
  409b22:	0079      	.short	0x0079
  409b24:	01a301a3 	.word	0x01a301a3
  409b28:	01a301a3 	.word	0x01a301a3
  409b2c:	01a301a3 	.word	0x01a301a3
  409b30:	01a301a3 	.word	0x01a301a3
  409b34:	01a301a3 	.word	0x01a301a3
  409b38:	01a301a3 	.word	0x01a301a3
  409b3c:	01a301a3 	.word	0x01a301a3
  409b40:	01a301a3 	.word	0x01a301a3
  409b44:	01a301a3 	.word	0x01a301a3
  409b48:	01a301a3 	.word	0x01a301a3
  409b4c:	01a301a3 	.word	0x01a301a3
  409b50:	01a301a3 	.word	0x01a301a3
  409b54:	01a301a3 	.word	0x01a301a3
  409b58:	01a301a3 	.word	0x01a301a3
  409b5c:	01a301a3 	.word	0x01a301a3
  409b60:	01a301a3 	.word	0x01a301a3
  409b64:	01a301a3 	.word	0x01a301a3
  409b68:	01a301a3 	.word	0x01a301a3
  409b6c:	01a3007e 	.word	0x01a3007e
  409b70:	01a301a3 	.word	0x01a301a3
  409b74:	017901a3 	.word	0x017901a3
  409b78:	01a301a3 	.word	0x01a301a3
  409b7c:	01a301a3 	.word	0x01a301a3
  409b80:	016f01a3 	.word	0x016f01a3
  409b84:	016f016f 	.word	0x016f016f
  409b88:	016f016f 	.word	0x016f016f
  409b8c:	016f016f 	.word	0x016f016f
  409b90:	016f016f 	.word	0x016f016f
  409b94:	01a3016f 	.word	0x01a3016f
  409b98:	01a301a3 	.word	0x01a301a3
  409b9c:	01a301a3 	.word	0x01a301a3
  409ba0:	01a301a3 	.word	0x01a301a3
  409ba4:	01a301a3 	.word	0x01a301a3
  409ba8:	016b01a3 	.word	0x016b01a3
  409bac:	01a301a3 	.word	0x01a301a3
  409bb0:	01a301a3 	.word	0x01a301a3
  409bb4:	01a301a3 	.word	0x01a301a3
  409bb8:	016501a3 	.word	0x016501a3
  409bbc:	01a301a3 	.word	0x01a301a3
  409bc0:	01a30161 	.word	0x01a30161
  409bc4:	01a301a3 	.word	0x01a301a3
  409bc8:	01a301a3 	.word	0x01a301a3
  409bcc:	01a301a3 	.word	0x01a301a3
  409bd0:	015701a3 	.word	0x015701a3
  409bd4:	01a301a3 	.word	0x01a301a3
  409bd8:	01a3014c 	.word	0x01a3014c
  409bdc:	01a301a3 	.word	0x01a301a3
  409be0:	01a301a3 	.word	0x01a301a3
  409be4:	01a301a3 	.word	0x01a301a3
  409be8:	013e0146 	.word	0x013e0146
  409bec:	01a301a3 	.word	0x01a301a3
  409bf0:	013801a3 	.word	0x013801a3
  409bf4:	01a30130 	.word	0x01a30130
  409bf8:	012701a3 	.word	0x012701a3
  409bfc:	010d01a3 	.word	0x010d01a3
  409c00:	011d0105 	.word	0x011d0105
  409c04:	01a301a3 	.word	0x01a301a3
  409c08:	01a300eb 	.word	0x01a300eb
  409c0c:	01a30093 	.word	0x01a30093
  409c10:	015701a3 	.word	0x015701a3
  409c14:	f04f 30ff 	mov.w	r0, #4294967295
  409c18:	b05d      	add	sp, #372	; 0x174
  409c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c1e:	9205      	str	r2, [sp, #20]
  409c20:	4690      	mov	r8, r2
  409c22:	6863      	ldr	r3, [r4, #4]
  409c24:	2b00      	cmp	r3, #0
  409c26:	f340 8343 	ble.w	40a2b0 <__svfiscanf_r+0x830>
  409c2a:	6823      	ldr	r3, [r4, #0]
  409c2c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  409c30:	7819      	ldrb	r1, [r3, #0]
  409c32:	4291      	cmp	r1, r2
  409c34:	f47f af65 	bne.w	409b02 <__svfiscanf_r+0x82>
  409c38:	6862      	ldr	r2, [r4, #4]
  409c3a:	3301      	adds	r3, #1
  409c3c:	3a01      	subs	r2, #1
  409c3e:	6062      	str	r2, [r4, #4]
  409c40:	6023      	str	r3, [r4, #0]
  409c42:	3501      	adds	r5, #1
  409c44:	4642      	mov	r2, r8
  409c46:	e756      	b.n	409af6 <__svfiscanf_r+0x76>
  409c48:	9205      	str	r2, [sp, #20]
  409c4a:	492a      	ldr	r1, [pc, #168]	; (409cf4 <__svfiscanf_r+0x274>)
  409c4c:	9106      	str	r1, [sp, #24]
  409c4e:	220a      	movs	r2, #10
  409c50:	9209      	str	r2, [sp, #36]	; 0x24
  409c52:	f04f 0803 	mov.w	r8, #3
  409c56:	6863      	ldr	r3, [r4, #4]
  409c58:	2b00      	cmp	r3, #0
  409c5a:	dd53      	ble.n	409d04 <__svfiscanf_r+0x284>
  409c5c:	f019 0f40 	tst.w	r9, #64	; 0x40
  409c60:	d034      	beq.n	409ccc <__svfiscanf_r+0x24c>
  409c62:	f1b8 0f02 	cmp.w	r8, #2
  409c66:	f000 81f0 	beq.w	40a04a <__svfiscanf_r+0x5ca>
  409c6a:	f1b8 0f03 	cmp.w	r8, #3
  409c6e:	f000 813a 	beq.w	409ee6 <__svfiscanf_r+0x466>
  409c72:	f1b8 0f01 	cmp.w	r8, #1
  409c76:	f000 8106 	beq.w	409e86 <__svfiscanf_r+0x406>
  409c7a:	2e00      	cmp	r6, #0
  409c7c:	bf08      	it	eq
  409c7e:	2601      	moveq	r6, #1
  409c80:	f019 0801 	ands.w	r8, r9, #1
  409c84:	f040 8265 	bne.w	40a152 <__svfiscanf_r+0x6d2>
  409c88:	f019 0f10 	tst.w	r9, #16
  409c8c:	d109      	bne.n	409ca2 <__svfiscanf_r+0x222>
  409c8e:	e2f7      	b.n	40a280 <__svfiscanf_r+0x800>
  409c90:	441a      	add	r2, r3
  409c92:	6022      	str	r2, [r4, #0]
  409c94:	4498      	add	r8, r3
  409c96:	1af6      	subs	r6, r6, r3
  409c98:	f003 fa2a 	bl	40d0f0 <__srefill_r>
  409c9c:	2800      	cmp	r0, #0
  409c9e:	f040 82e8 	bne.w	40a272 <__svfiscanf_r+0x7f2>
  409ca2:	6863      	ldr	r3, [r4, #4]
  409ca4:	6822      	ldr	r2, [r4, #0]
  409ca6:	42b3      	cmp	r3, r6
  409ca8:	4658      	mov	r0, fp
  409caa:	4621      	mov	r1, r4
  409cac:	dbf0      	blt.n	409c90 <__svfiscanf_r+0x210>
  409cae:	1b9b      	subs	r3, r3, r6
  409cb0:	4432      	add	r2, r6
  409cb2:	6063      	str	r3, [r4, #4]
  409cb4:	44b0      	add	r8, r6
  409cb6:	6022      	str	r2, [r4, #0]
  409cb8:	4445      	add	r5, r8
  409cba:	f8dd 8014 	ldr.w	r8, [sp, #20]
  409cbe:	4642      	mov	r2, r8
  409cc0:	e719      	b.n	409af6 <__svfiscanf_r+0x76>
  409cc2:	4658      	mov	r0, fp
  409cc4:	4621      	mov	r1, r4
  409cc6:	f003 fa13 	bl	40d0f0 <__srefill_r>
  409cca:	bb08      	cbnz	r0, 409d10 <__svfiscanf_r+0x290>
  409ccc:	6839      	ldr	r1, [r7, #0]
  409cce:	6823      	ldr	r3, [r4, #0]
  409cd0:	e000      	b.n	409cd4 <__svfiscanf_r+0x254>
  409cd2:	6023      	str	r3, [r4, #0]
  409cd4:	781a      	ldrb	r2, [r3, #0]
  409cd6:	440a      	add	r2, r1
  409cd8:	3301      	adds	r3, #1
  409cda:	7852      	ldrb	r2, [r2, #1]
  409cdc:	0710      	lsls	r0, r2, #28
  409cde:	d5c0      	bpl.n	409c62 <__svfiscanf_r+0x1e2>
  409ce0:	6862      	ldr	r2, [r4, #4]
  409ce2:	3a01      	subs	r2, #1
  409ce4:	2a00      	cmp	r2, #0
  409ce6:	f105 0501 	add.w	r5, r5, #1
  409cea:	6062      	str	r2, [r4, #4]
  409cec:	dcf1      	bgt.n	409cd2 <__svfiscanf_r+0x252>
  409cee:	e7e8      	b.n	409cc2 <__svfiscanf_r+0x242>
  409cf0:	20001594 	.word	0x20001594
  409cf4:	0040d509 	.word	0x0040d509
  409cf8:	6863      	ldr	r3, [r4, #4]
  409cfa:	9205      	str	r2, [sp, #20]
  409cfc:	2b00      	cmp	r3, #0
  409cfe:	f04f 0802 	mov.w	r8, #2
  409d02:	dcab      	bgt.n	409c5c <__svfiscanf_r+0x1dc>
  409d04:	4658      	mov	r0, fp
  409d06:	4621      	mov	r1, r4
  409d08:	f003 f9f2 	bl	40d0f0 <__srefill_r>
  409d0c:	2800      	cmp	r0, #0
  409d0e:	d0a5      	beq.n	409c5c <__svfiscanf_r+0x1dc>
  409d10:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409d12:	2e00      	cmp	r6, #0
  409d14:	f43f af7e 	beq.w	409c14 <__svfiscanf_r+0x194>
  409d18:	89a3      	ldrh	r3, [r4, #12]
  409d1a:	4630      	mov	r0, r6
  409d1c:	f013 0f40 	tst.w	r3, #64	; 0x40
  409d20:	bf18      	it	ne
  409d22:	f04f 30ff 	movne.w	r0, #4294967295
  409d26:	b05d      	add	sp, #372	; 0x174
  409d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d2c:	9205      	str	r2, [sp, #20]
  409d2e:	4b8f      	ldr	r3, [pc, #572]	; (409f6c <__svfiscanf_r+0x4ec>)
  409d30:	9306      	str	r3, [sp, #24]
  409d32:	2008      	movs	r0, #8
  409d34:	9009      	str	r0, [sp, #36]	; 0x24
  409d36:	f04f 0803 	mov.w	r8, #3
  409d3a:	e78c      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409d3c:	f019 0f10 	tst.w	r9, #16
  409d40:	9205      	str	r2, [sp, #20]
  409d42:	f040 808d 	bne.w	409e60 <__svfiscanf_r+0x3e0>
  409d46:	f019 0f04 	tst.w	r9, #4
  409d4a:	f000 82cc 	beq.w	40a2e6 <__svfiscanf_r+0x866>
  409d4e:	9e07      	ldr	r6, [sp, #28]
  409d50:	6833      	ldr	r3, [r6, #0]
  409d52:	3604      	adds	r6, #4
  409d54:	4690      	mov	r8, r2
  409d56:	801d      	strh	r5, [r3, #0]
  409d58:	9607      	str	r6, [sp, #28]
  409d5a:	e6cb      	b.n	409af4 <__svfiscanf_r+0x74>
  409d5c:	9205      	str	r2, [sp, #20]
  409d5e:	4983      	ldr	r1, [pc, #524]	; (409f6c <__svfiscanf_r+0x4ec>)
  409d60:	9106      	str	r1, [sp, #24]
  409d62:	2210      	movs	r2, #16
  409d64:	f449 7908 	orr.w	r9, r9, #544	; 0x220
  409d68:	9209      	str	r2, [sp, #36]	; 0x24
  409d6a:	f04f 0803 	mov.w	r8, #3
  409d6e:	e772      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409d70:	f898 3001 	ldrb.w	r3, [r8, #1]
  409d74:	2b6c      	cmp	r3, #108	; 0x6c
  409d76:	f000 82af 	beq.w	40a2d8 <__svfiscanf_r+0x858>
  409d7a:	f049 0901 	orr.w	r9, r9, #1
  409d7e:	4690      	mov	r8, r2
  409d80:	e6c8      	b.n	409b14 <__svfiscanf_r+0x94>
  409d82:	9205      	str	r2, [sp, #20]
  409d84:	2300      	movs	r3, #0
  409d86:	4a7a      	ldr	r2, [pc, #488]	; (409f70 <__svfiscanf_r+0x4f0>)
  409d88:	9206      	str	r2, [sp, #24]
  409d8a:	9309      	str	r3, [sp, #36]	; 0x24
  409d8c:	f04f 0803 	mov.w	r8, #3
  409d90:	e761      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409d92:	f898 3001 	ldrb.w	r3, [r8, #1]
  409d96:	f049 0904 	orr.w	r9, r9, #4
  409d9a:	4690      	mov	r8, r2
  409d9c:	e6ba      	b.n	409b14 <__svfiscanf_r+0x94>
  409d9e:	9205      	str	r2, [sp, #20]
  409da0:	4973      	ldr	r1, [pc, #460]	; (409f70 <__svfiscanf_r+0x4f0>)
  409da2:	9106      	str	r1, [sp, #24]
  409da4:	220a      	movs	r2, #10
  409da6:	9209      	str	r2, [sp, #36]	; 0x24
  409da8:	f04f 0803 	mov.w	r8, #3
  409dac:	e753      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409dae:	9205      	str	r2, [sp, #20]
  409db0:	f049 0940 	orr.w	r9, r9, #64	; 0x40
  409db4:	f04f 0800 	mov.w	r8, #0
  409db8:	e74d      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409dba:	4611      	mov	r1, r2
  409dbc:	a81c      	add	r0, sp, #112	; 0x70
  409dbe:	9205      	str	r2, [sp, #20]
  409dc0:	f003 fa5a 	bl	40d278 <__sccl>
  409dc4:	f049 0940 	orr.w	r9, r9, #64	; 0x40
  409dc8:	9005      	str	r0, [sp, #20]
  409dca:	f04f 0801 	mov.w	r8, #1
  409dce:	e742      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409dd0:	4b66      	ldr	r3, [pc, #408]	; (409f6c <__svfiscanf_r+0x4ec>)
  409dd2:	9205      	str	r2, [sp, #20]
  409dd4:	2010      	movs	r0, #16
  409dd6:	f449 7900 	orr.w	r9, r9, #512	; 0x200
  409dda:	9306      	str	r3, [sp, #24]
  409ddc:	9009      	str	r0, [sp, #36]	; 0x24
  409dde:	f04f 0803 	mov.w	r8, #3
  409de2:	e738      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409de4:	9205      	str	r2, [sp, #20]
  409de6:	f049 0901 	orr.w	r9, r9, #1
  409dea:	e7a0      	b.n	409d2e <__svfiscanf_r+0x2ae>
  409dec:	f898 3001 	ldrb.w	r3, [r8, #1]
  409df0:	f049 0902 	orr.w	r9, r9, #2
  409df4:	4690      	mov	r8, r2
  409df6:	e68d      	b.n	409b14 <__svfiscanf_r+0x94>
  409df8:	9205      	str	r2, [sp, #20]
  409dfa:	f049 0901 	orr.w	r9, r9, #1
  409dfe:	e7cf      	b.n	409da0 <__svfiscanf_r+0x320>
  409e00:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  409e04:	eb03 0346 	add.w	r3, r3, r6, lsl #1
  409e08:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
  409e0c:	f898 3001 	ldrb.w	r3, [r8, #1]
  409e10:	4690      	mov	r8, r2
  409e12:	e67f      	b.n	409b14 <__svfiscanf_r+0x94>
  409e14:	f898 3001 	ldrb.w	r3, [r8, #1]
  409e18:	f049 0910 	orr.w	r9, r9, #16
  409e1c:	4690      	mov	r8, r2
  409e1e:	e679      	b.n	409b14 <__svfiscanf_r+0x94>
  409e20:	a810      	add	r0, sp, #64	; 0x40
  409e22:	2100      	movs	r1, #0
  409e24:	2208      	movs	r2, #8
  409e26:	900b      	str	r0, [sp, #44]	; 0x2c
  409e28:	f7fd fa06 	bl	407238 <memset>
  409e2c:	f019 0a10 	ands.w	sl, r9, #16
  409e30:	f000 8209 	beq.w	40a246 <__svfiscanf_r+0x7c6>
  409e34:	f10d 093c 	add.w	r9, sp, #60	; 0x3c
  409e38:	2200      	movs	r2, #0
  409e3a:	4690      	mov	r8, r2
  409e3c:	6822      	ldr	r2, [r4, #0]
  409e3e:	683b      	ldr	r3, [r7, #0]
  409e40:	7812      	ldrb	r2, [r2, #0]
  409e42:	4413      	add	r3, r2
  409e44:	785b      	ldrb	r3, [r3, #1]
  409e46:	071b      	lsls	r3, r3, #28
  409e48:	d402      	bmi.n	409e50 <__svfiscanf_r+0x3d0>
  409e4a:	2e00      	cmp	r6, #0
  409e4c:	f040 827e 	bne.w	40a34c <__svfiscanf_r+0x8cc>
  409e50:	f1ba 0f00 	cmp.w	sl, #0
  409e54:	d104      	bne.n	409e60 <__svfiscanf_r+0x3e0>
  409e56:	f8c9 a000 	str.w	sl, [r9]
  409e5a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409e5c:	3601      	adds	r6, #1
  409e5e:	960a      	str	r6, [sp, #40]	; 0x28
  409e60:	f8dd 8014 	ldr.w	r8, [sp, #20]
  409e64:	4642      	mov	r2, r8
  409e66:	e646      	b.n	409af6 <__svfiscanf_r+0x76>
  409e68:	440b      	add	r3, r1
  409e6a:	9205      	str	r2, [sp, #20]
  409e6c:	785b      	ldrb	r3, [r3, #1]
  409e6e:	f003 0303 	and.w	r3, r3, #3
  409e72:	2b01      	cmp	r3, #1
  409e74:	f000 822d 	beq.w	40a2d2 <__svfiscanf_r+0x852>
  409e78:	483d      	ldr	r0, [pc, #244]	; (409f70 <__svfiscanf_r+0x4f0>)
  409e7a:	9006      	str	r0, [sp, #24]
  409e7c:	210a      	movs	r1, #10
  409e7e:	9109      	str	r1, [sp, #36]	; 0x24
  409e80:	f04f 0803 	mov.w	r8, #3
  409e84:	e6e7      	b.n	409c56 <__svfiscanf_r+0x1d6>
  409e86:	2e00      	cmp	r6, #0
  409e88:	bf08      	it	eq
  409e8a:	f04f 36ff 	moveq.w	r6, #4294967295
  409e8e:	f019 0f10 	tst.w	r9, #16
  409e92:	f000 8130 	beq.w	40a0f6 <__svfiscanf_r+0x676>
  409e96:	6823      	ldr	r3, [r4, #0]
  409e98:	f04f 0800 	mov.w	r8, #0
  409e9c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  409ea0:	781a      	ldrb	r2, [r3, #0]
  409ea2:	f819 2002 	ldrb.w	r2, [r9, r2]
  409ea6:	3301      	adds	r3, #1
  409ea8:	b1c2      	cbz	r2, 409edc <__svfiscanf_r+0x45c>
  409eaa:	6862      	ldr	r2, [r4, #4]
  409eac:	6023      	str	r3, [r4, #0]
  409eae:	f108 0801 	add.w	r8, r8, #1
  409eb2:	3a01      	subs	r2, #1
  409eb4:	4546      	cmp	r6, r8
  409eb6:	6062      	str	r2, [r4, #4]
  409eb8:	f43f aefe 	beq.w	409cb8 <__svfiscanf_r+0x238>
  409ebc:	2a00      	cmp	r2, #0
  409ebe:	dcef      	bgt.n	409ea0 <__svfiscanf_r+0x420>
  409ec0:	4658      	mov	r0, fp
  409ec2:	4621      	mov	r1, r4
  409ec4:	f003 f914 	bl	40d0f0 <__srefill_r>
  409ec8:	2800      	cmp	r0, #0
  409eca:	f47f aef5 	bne.w	409cb8 <__svfiscanf_r+0x238>
  409ece:	6823      	ldr	r3, [r4, #0]
  409ed0:	781a      	ldrb	r2, [r3, #0]
  409ed2:	f819 2002 	ldrb.w	r2, [r9, r2]
  409ed6:	3301      	adds	r3, #1
  409ed8:	2a00      	cmp	r2, #0
  409eda:	d1e6      	bne.n	409eaa <__svfiscanf_r+0x42a>
  409edc:	f1b8 0f00 	cmp.w	r8, #0
  409ee0:	f47f aeea 	bne.w	409cb8 <__svfiscanf_r+0x238>
  409ee4:	e60d      	b.n	409b02 <__svfiscanf_r+0x82>
  409ee6:	1e73      	subs	r3, r6, #1
  409ee8:	2b26      	cmp	r3, #38	; 0x26
  409eea:	bf8c      	ite	hi
  409eec:	f1a6 0327 	subhi.w	r3, r6, #39	; 0x27
  409ef0:	2300      	movls	r3, #0
  409ef2:	f10d 0a48 	add.w	sl, sp, #72	; 0x48
  409ef6:	f04f 0000 	mov.w	r0, #0
  409efa:	46ac      	mov	ip, r5
  409efc:	bf88      	it	hi
  409efe:	2627      	movhi	r6, #39	; 0x27
  409f00:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409f02:	9008      	str	r0, [sp, #32]
  409f04:	f449 6958 	orr.w	r9, r9, #3456	; 0xd80
  409f08:	46d0      	mov	r8, sl
  409f0a:	9309      	str	r3, [sp, #36]	; 0x24
  409f0c:	6820      	ldr	r0, [r4, #0]
  409f0e:	7801      	ldrb	r1, [r0, #0]
  409f10:	f1a1 022b 	sub.w	r2, r1, #43	; 0x2b
  409f14:	2a4d      	cmp	r2, #77	; 0x4d
  409f16:	d844      	bhi.n	409fa2 <__svfiscanf_r+0x522>
  409f18:	e8df f002 	tbb	[pc, r2]
  409f1c:	43914391 	.word	0x43914391
  409f20:	60606643 	.word	0x60606643
  409f24:	60606060 	.word	0x60606060
  409f28:	438b8b60 	.word	0x438b8b60
  409f2c:	43434343 	.word	0x43434343
  409f30:	5b5b4343 	.word	0x5b5b4343
  409f34:	5b5b5b5b 	.word	0x5b5b5b5b
  409f38:	43434343 	.word	0x43434343
  409f3c:	43434343 	.word	0x43434343
  409f40:	43434343 	.word	0x43434343
  409f44:	43434343 	.word	0x43434343
  409f48:	43432c43 	.word	0x43432c43
  409f4c:	43434343 	.word	0x43434343
  409f50:	5b5b4343 	.word	0x5b5b4343
  409f54:	5b5b5b5b 	.word	0x5b5b5b5b
  409f58:	43434343 	.word	0x43434343
  409f5c:	43434343 	.word	0x43434343
  409f60:	43434343 	.word	0x43434343
  409f64:	43434343 	.word	0x43434343
  409f68:	2c43      	.short	0x2c43
  409f6a:	bf00      	nop
  409f6c:	0040d509 	.word	0x0040d509
  409f70:	00407719 	.word	0x00407719
  409f74:	f409 62c0 	and.w	r2, r9, #1536	; 0x600
  409f78:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  409f7c:	d111      	bne.n	409fa2 <__svfiscanf_r+0x522>
  409f7e:	f429 7900 	bic.w	r9, r9, #512	; 0x200
  409f82:	f449 69a0 	orr.w	r9, r9, #1280	; 0x500
  409f86:	2510      	movs	r5, #16
  409f88:	6862      	ldr	r2, [r4, #4]
  409f8a:	f888 1000 	strb.w	r1, [r8]
  409f8e:	3a01      	subs	r2, #1
  409f90:	2a00      	cmp	r2, #0
  409f92:	f108 0801 	add.w	r8, r8, #1
  409f96:	6062      	str	r2, [r4, #4]
  409f98:	dd40      	ble.n	40a01c <__svfiscanf_r+0x59c>
  409f9a:	3001      	adds	r0, #1
  409f9c:	6020      	str	r0, [r4, #0]
  409f9e:	3e01      	subs	r6, #1
  409fa0:	d1b4      	bne.n	409f0c <__svfiscanf_r+0x48c>
  409fa2:	f419 7f80 	tst.w	r9, #256	; 0x100
  409fa6:	9509      	str	r5, [sp, #36]	; 0x24
  409fa8:	4665      	mov	r5, ip
  409faa:	d005      	beq.n	409fb8 <__svfiscanf_r+0x538>
  409fac:	45d0      	cmp	r8, sl
  409fae:	f200 8187 	bhi.w	40a2c0 <__svfiscanf_r+0x840>
  409fb2:	45d0      	cmp	r8, sl
  409fb4:	f43f ada5 	beq.w	409b02 <__svfiscanf_r+0x82>
  409fb8:	f019 0610 	ands.w	r6, r9, #16
  409fbc:	f000 8115 	beq.w	40a1ea <__svfiscanf_r+0x76a>
  409fc0:	9e08      	ldr	r6, [sp, #32]
  409fc2:	ebca 0308 	rsb	r3, sl, r8
  409fc6:	f8dd 8014 	ldr.w	r8, [sp, #20]
  409fca:	4433      	add	r3, r6
  409fcc:	441d      	add	r5, r3
  409fce:	4642      	mov	r2, r8
  409fd0:	e591      	b.n	409af6 <__svfiscanf_r+0x76>
  409fd2:	2d0a      	cmp	r5, #10
  409fd4:	dde5      	ble.n	409fa2 <__svfiscanf_r+0x522>
  409fd6:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
  409fda:	e7d5      	b.n	409f88 <__svfiscanf_r+0x508>
  409fdc:	4aa7      	ldr	r2, [pc, #668]	; (40a27c <__svfiscanf_r+0x7fc>)
  409fde:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
  409fe2:	f932 5015 	ldrsh.w	r5, [r2, r5, lsl #1]
  409fe6:	e7cf      	b.n	409f88 <__svfiscanf_r+0x508>
  409fe8:	f419 6f00 	tst.w	r9, #2048	; 0x800
  409fec:	d0cc      	beq.n	409f88 <__svfiscanf_r+0x508>
  409fee:	b915      	cbnz	r5, 409ff6 <__svfiscanf_r+0x576>
  409ff0:	f449 7900 	orr.w	r9, r9, #512	; 0x200
  409ff4:	2508      	movs	r5, #8
  409ff6:	f419 6f80 	tst.w	r9, #1024	; 0x400
  409ffa:	f040 810a 	bne.w	40a212 <__svfiscanf_r+0x792>
  409ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a000:	f429 7960 	bic.w	r9, r9, #896	; 0x380
  40a004:	b112      	cbz	r2, 40a00c <__svfiscanf_r+0x58c>
  40a006:	3a01      	subs	r2, #1
  40a008:	9209      	str	r2, [sp, #36]	; 0x24
  40a00a:	3601      	adds	r6, #1
  40a00c:	6862      	ldr	r2, [r4, #4]
  40a00e:	9b08      	ldr	r3, [sp, #32]
  40a010:	3a01      	subs	r2, #1
  40a012:	3301      	adds	r3, #1
  40a014:	2a00      	cmp	r2, #0
  40a016:	9308      	str	r3, [sp, #32]
  40a018:	6062      	str	r2, [r4, #4]
  40a01a:	dcbe      	bgt.n	409f9a <__svfiscanf_r+0x51a>
  40a01c:	4658      	mov	r0, fp
  40a01e:	4621      	mov	r1, r4
  40a020:	f8cd c010 	str.w	ip, [sp, #16]
  40a024:	f003 f864 	bl	40d0f0 <__srefill_r>
  40a028:	f8dd c010 	ldr.w	ip, [sp, #16]
  40a02c:	2800      	cmp	r0, #0
  40a02e:	d0b6      	beq.n	409f9e <__svfiscanf_r+0x51e>
  40a030:	e7b7      	b.n	409fa2 <__svfiscanf_r+0x522>
  40a032:	4b92      	ldr	r3, [pc, #584]	; (40a27c <__svfiscanf_r+0x7fc>)
  40a034:	f933 5015 	ldrsh.w	r5, [r3, r5, lsl #1]
  40a038:	2d08      	cmp	r5, #8
  40a03a:	dccc      	bgt.n	409fd6 <__svfiscanf_r+0x556>
  40a03c:	e7b1      	b.n	409fa2 <__svfiscanf_r+0x522>
  40a03e:	f019 0f80 	tst.w	r9, #128	; 0x80
  40a042:	d0ae      	beq.n	409fa2 <__svfiscanf_r+0x522>
  40a044:	f029 0980 	bic.w	r9, r9, #128	; 0x80
  40a048:	e79e      	b.n	409f88 <__svfiscanf_r+0x508>
  40a04a:	2e00      	cmp	r6, #0
  40a04c:	bf08      	it	eq
  40a04e:	f04f 36ff 	moveq.w	r6, #4294967295
  40a052:	f019 0801 	ands.w	r8, r9, #1
  40a056:	f47f aee3 	bne.w	409e20 <__svfiscanf_r+0x3a0>
  40a05a:	f019 0f10 	tst.w	r9, #16
  40a05e:	d135      	bne.n	40a0cc <__svfiscanf_r+0x64c>
  40a060:	9807      	ldr	r0, [sp, #28]
  40a062:	f8d0 8000 	ldr.w	r8, [r0]
  40a066:	f100 0904 	add.w	r9, r0, #4
  40a06a:	46c2      	mov	sl, r8
  40a06c:	6823      	ldr	r3, [r4, #0]
  40a06e:	683a      	ldr	r2, [r7, #0]
  40a070:	7819      	ldrb	r1, [r3, #0]
  40a072:	440a      	add	r2, r1
  40a074:	1c59      	adds	r1, r3, #1
  40a076:	7852      	ldrb	r2, [r2, #1]
  40a078:	0712      	lsls	r2, r2, #28
  40a07a:	d411      	bmi.n	40a0a0 <__svfiscanf_r+0x620>
  40a07c:	6862      	ldr	r2, [r4, #4]
  40a07e:	6021      	str	r1, [r4, #0]
  40a080:	3a01      	subs	r2, #1
  40a082:	6062      	str	r2, [r4, #4]
  40a084:	781b      	ldrb	r3, [r3, #0]
  40a086:	f80a 3b01 	strb.w	r3, [sl], #1
  40a08a:	3e01      	subs	r6, #1
  40a08c:	d008      	beq.n	40a0a0 <__svfiscanf_r+0x620>
  40a08e:	6863      	ldr	r3, [r4, #4]
  40a090:	2b00      	cmp	r3, #0
  40a092:	dceb      	bgt.n	40a06c <__svfiscanf_r+0x5ec>
  40a094:	4658      	mov	r0, fp
  40a096:	4621      	mov	r1, r4
  40a098:	f003 f82a 	bl	40d0f0 <__srefill_r>
  40a09c:	2800      	cmp	r0, #0
  40a09e:	d0e5      	beq.n	40a06c <__svfiscanf_r+0x5ec>
  40a0a0:	ebc8 080a 	rsb	r8, r8, sl
  40a0a4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40a0a6:	f8cd 901c 	str.w	r9, [sp, #28]
  40a0aa:	4445      	add	r5, r8
  40a0ac:	f8dd 8014 	ldr.w	r8, [sp, #20]
  40a0b0:	2300      	movs	r3, #0
  40a0b2:	3601      	adds	r6, #1
  40a0b4:	960a      	str	r6, [sp, #40]	; 0x28
  40a0b6:	f88a 3000 	strb.w	r3, [sl]
  40a0ba:	4642      	mov	r2, r8
  40a0bc:	e51b      	b.n	409af6 <__svfiscanf_r+0x76>
  40a0be:	4658      	mov	r0, fp
  40a0c0:	4621      	mov	r1, r4
  40a0c2:	f003 f815 	bl	40d0f0 <__srefill_r>
  40a0c6:	2800      	cmp	r0, #0
  40a0c8:	f47f adf6 	bne.w	409cb8 <__svfiscanf_r+0x238>
  40a0cc:	6839      	ldr	r1, [r7, #0]
  40a0ce:	6823      	ldr	r3, [r4, #0]
  40a0d0:	781a      	ldrb	r2, [r3, #0]
  40a0d2:	440a      	add	r2, r1
  40a0d4:	3301      	adds	r3, #1
  40a0d6:	7852      	ldrb	r2, [r2, #1]
  40a0d8:	0710      	lsls	r0, r2, #28
  40a0da:	f53f aded 	bmi.w	409cb8 <__svfiscanf_r+0x238>
  40a0de:	6862      	ldr	r2, [r4, #4]
  40a0e0:	6023      	str	r3, [r4, #0]
  40a0e2:	f108 0801 	add.w	r8, r8, #1
  40a0e6:	3a01      	subs	r2, #1
  40a0e8:	4546      	cmp	r6, r8
  40a0ea:	6062      	str	r2, [r4, #4]
  40a0ec:	f43f ade4 	beq.w	409cb8 <__svfiscanf_r+0x238>
  40a0f0:	2a00      	cmp	r2, #0
  40a0f2:	dced      	bgt.n	40a0d0 <__svfiscanf_r+0x650>
  40a0f4:	e7e3      	b.n	40a0be <__svfiscanf_r+0x63e>
  40a0f6:	9807      	ldr	r0, [sp, #28]
  40a0f8:	f8d0 8000 	ldr.w	r8, [r0]
  40a0fc:	1d02      	adds	r2, r0, #4
  40a0fe:	9207      	str	r2, [sp, #28]
  40a100:	46c2      	mov	sl, r8
  40a102:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  40a106:	6823      	ldr	r3, [r4, #0]
  40a108:	781a      	ldrb	r2, [r3, #0]
  40a10a:	f819 2002 	ldrb.w	r2, [r9, r2]
  40a10e:	1c59      	adds	r1, r3, #1
  40a110:	b1a2      	cbz	r2, 40a13c <__svfiscanf_r+0x6bc>
  40a112:	6862      	ldr	r2, [r4, #4]
  40a114:	6021      	str	r1, [r4, #0]
  40a116:	3a01      	subs	r2, #1
  40a118:	6062      	str	r2, [r4, #4]
  40a11a:	781b      	ldrb	r3, [r3, #0]
  40a11c:	f80a 3b01 	strb.w	r3, [sl], #1
  40a120:	3e01      	subs	r6, #1
  40a122:	d00b      	beq.n	40a13c <__svfiscanf_r+0x6bc>
  40a124:	6863      	ldr	r3, [r4, #4]
  40a126:	2b00      	cmp	r3, #0
  40a128:	dced      	bgt.n	40a106 <__svfiscanf_r+0x686>
  40a12a:	4658      	mov	r0, fp
  40a12c:	4621      	mov	r1, r4
  40a12e:	f002 ffdf 	bl	40d0f0 <__srefill_r>
  40a132:	2800      	cmp	r0, #0
  40a134:	d0e7      	beq.n	40a106 <__svfiscanf_r+0x686>
  40a136:	45d0      	cmp	r8, sl
  40a138:	f43f adea 	beq.w	409d10 <__svfiscanf_r+0x290>
  40a13c:	ebba 0808 	subs.w	r8, sl, r8
  40a140:	f43f acdf 	beq.w	409b02 <__svfiscanf_r+0x82>
  40a144:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40a146:	2300      	movs	r3, #0
  40a148:	3601      	adds	r6, #1
  40a14a:	960a      	str	r6, [sp, #40]	; 0x28
  40a14c:	f88a 3000 	strb.w	r3, [sl]
  40a150:	e5b2      	b.n	409cb8 <__svfiscanf_r+0x238>
  40a152:	aa10      	add	r2, sp, #64	; 0x40
  40a154:	920b      	str	r2, [sp, #44]	; 0x2c
  40a156:	4610      	mov	r0, r2
  40a158:	2100      	movs	r1, #0
  40a15a:	2208      	movs	r2, #8
  40a15c:	f7fd f86c 	bl	407238 <memset>
  40a160:	f019 0310 	ands.w	r3, r9, #16
  40a164:	930d      	str	r3, [sp, #52]	; 0x34
  40a166:	d074      	beq.n	40a252 <__svfiscanf_r+0x7d2>
  40a168:	f04f 0900 	mov.w	r9, #0
  40a16c:	f04f 0a00 	mov.w	sl, #0
  40a170:	9508      	str	r5, [sp, #32]
  40a172:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40a174:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  40a178:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  40a17c:	46d3      	mov	fp, sl
  40a17e:	f001 ff0f 	bl	40bfa0 <__locale_mb_cur_max>
  40a182:	4558      	cmp	r0, fp
  40a184:	f43f adc4 	beq.w	409d10 <__svfiscanf_r+0x290>
  40a188:	6823      	ldr	r3, [r4, #0]
  40a18a:	6861      	ldr	r1, [r4, #4]
  40a18c:	f813 eb01 	ldrb.w	lr, [r3], #1
  40a190:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40a192:	6023      	str	r3, [r4, #0]
  40a194:	3901      	subs	r1, #1
  40a196:	f10b 0a01 	add.w	sl, fp, #1
  40a19a:	9000      	str	r0, [sp, #0]
  40a19c:	4653      	mov	r3, sl
  40a19e:	6061      	str	r1, [r4, #4]
  40a1a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a1a2:	f808 e00b 	strb.w	lr, [r8, fp]
  40a1a6:	4649      	mov	r1, r9
  40a1a8:	4642      	mov	r2, r8
  40a1aa:	f002 fa17 	bl	40c5dc <_mbrtowc_r>
  40a1ae:	1c41      	adds	r1, r0, #1
  40a1b0:	f43f adae 	beq.w	409d10 <__svfiscanf_r+0x290>
  40a1b4:	2800      	cmp	r0, #0
  40a1b6:	d155      	bne.n	40a264 <__svfiscanf_r+0x7e4>
  40a1b8:	b90d      	cbnz	r5, 40a1be <__svfiscanf_r+0x73e>
  40a1ba:	f8c9 5000 	str.w	r5, [r9]
  40a1be:	9908      	ldr	r1, [sp, #32]
  40a1c0:	4451      	add	r1, sl
  40a1c2:	9108      	str	r1, [sp, #32]
  40a1c4:	3e01      	subs	r6, #1
  40a1c6:	2d00      	cmp	r5, #0
  40a1c8:	d150      	bne.n	40a26c <__svfiscanf_r+0x7ec>
  40a1ca:	f109 0904 	add.w	r9, r9, #4
  40a1ce:	46ab      	mov	fp, r5
  40a1d0:	6863      	ldr	r3, [r4, #4]
  40a1d2:	2b00      	cmp	r3, #0
  40a1d4:	dd29      	ble.n	40a22a <__svfiscanf_r+0x7aa>
  40a1d6:	2e00      	cmp	r6, #0
  40a1d8:	d1d1      	bne.n	40a17e <__svfiscanf_r+0x6fe>
  40a1da:	9d08      	ldr	r5, [sp, #32]
  40a1dc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40a1e0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40a1e2:	2e00      	cmp	r6, #0
  40a1e4:	f43f ae39 	beq.w	409e5a <__svfiscanf_r+0x3da>
  40a1e8:	e63a      	b.n	409e60 <__svfiscanf_r+0x3e0>
  40a1ea:	4632      	mov	r2, r6
  40a1ec:	f888 6000 	strb.w	r6, [r8]
  40a1f0:	4658      	mov	r0, fp
  40a1f2:	4651      	mov	r1, sl
  40a1f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a1f6:	9e06      	ldr	r6, [sp, #24]
  40a1f8:	47b0      	blx	r6
  40a1fa:	f019 0f20 	tst.w	r9, #32
  40a1fe:	d00b      	beq.n	40a218 <__svfiscanf_r+0x798>
  40a200:	9e07      	ldr	r6, [sp, #28]
  40a202:	6833      	ldr	r3, [r6, #0]
  40a204:	3604      	adds	r6, #4
  40a206:	9607      	str	r6, [sp, #28]
  40a208:	6018      	str	r0, [r3, #0]
  40a20a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40a20c:	3601      	adds	r6, #1
  40a20e:	960a      	str	r6, [sp, #40]	; 0x28
  40a210:	e6d6      	b.n	409fc0 <__svfiscanf_r+0x540>
  40a212:	f429 69b0 	bic.w	r9, r9, #1408	; 0x580
  40a216:	e6b7      	b.n	409f88 <__svfiscanf_r+0x508>
  40a218:	f019 0f04 	tst.w	r9, #4
  40a21c:	d07e      	beq.n	40a31c <__svfiscanf_r+0x89c>
  40a21e:	9e07      	ldr	r6, [sp, #28]
  40a220:	6833      	ldr	r3, [r6, #0]
  40a222:	3604      	adds	r6, #4
  40a224:	9607      	str	r6, [sp, #28]
  40a226:	8018      	strh	r0, [r3, #0]
  40a228:	e7ef      	b.n	40a20a <__svfiscanf_r+0x78a>
  40a22a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a22c:	4621      	mov	r1, r4
  40a22e:	f002 ff5f 	bl	40d0f0 <__srefill_r>
  40a232:	2800      	cmp	r0, #0
  40a234:	d0cf      	beq.n	40a1d6 <__svfiscanf_r+0x756>
  40a236:	46da      	mov	sl, fp
  40a238:	9d08      	ldr	r5, [sp, #32]
  40a23a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40a23e:	f1ba 0f00 	cmp.w	sl, #0
  40a242:	d0cd      	beq.n	40a1e0 <__svfiscanf_r+0x760>
  40a244:	e564      	b.n	409d10 <__svfiscanf_r+0x290>
  40a246:	9907      	ldr	r1, [sp, #28]
  40a248:	f8d1 9000 	ldr.w	r9, [r1]
  40a24c:	3104      	adds	r1, #4
  40a24e:	9107      	str	r1, [sp, #28]
  40a250:	e5f2      	b.n	409e38 <__svfiscanf_r+0x3b8>
  40a252:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40a256:	f8de 9000 	ldr.w	r9, [lr]
  40a25a:	f10e 0e04 	add.w	lr, lr, #4
  40a25e:	f8cd e01c 	str.w	lr, [sp, #28]
  40a262:	e783      	b.n	40a16c <__svfiscanf_r+0x6ec>
  40a264:	3002      	adds	r0, #2
  40a266:	d1aa      	bne.n	40a1be <__svfiscanf_r+0x73e>
  40a268:	46d3      	mov	fp, sl
  40a26a:	e7b1      	b.n	40a1d0 <__svfiscanf_r+0x750>
  40a26c:	f04f 0b00 	mov.w	fp, #0
  40a270:	e7ae      	b.n	40a1d0 <__svfiscanf_r+0x750>
  40a272:	f1b8 0f00 	cmp.w	r8, #0
  40a276:	f47f ad1f 	bne.w	409cb8 <__svfiscanf_r+0x238>
  40a27a:	e549      	b.n	409d10 <__svfiscanf_r+0x290>
  40a27c:	00410718 	.word	0x00410718
  40a280:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40a284:	4633      	mov	r3, r6
  40a286:	f8de 1000 	ldr.w	r1, [lr]
  40a28a:	9400      	str	r4, [sp, #0]
  40a28c:	4658      	mov	r0, fp
  40a28e:	2201      	movs	r2, #1
  40a290:	f001 fab6 	bl	40b800 <_fread_r>
  40a294:	9e07      	ldr	r6, [sp, #28]
  40a296:	1d33      	adds	r3, r6, #4
  40a298:	2800      	cmp	r0, #0
  40a29a:	f43f ad39 	beq.w	409d10 <__svfiscanf_r+0x290>
  40a29e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40a2a0:	f8dd 8014 	ldr.w	r8, [sp, #20]
  40a2a4:	9307      	str	r3, [sp, #28]
  40a2a6:	3601      	adds	r6, #1
  40a2a8:	4405      	add	r5, r0
  40a2aa:	960a      	str	r6, [sp, #40]	; 0x28
  40a2ac:	4642      	mov	r2, r8
  40a2ae:	e422      	b.n	409af6 <__svfiscanf_r+0x76>
  40a2b0:	4658      	mov	r0, fp
  40a2b2:	4621      	mov	r1, r4
  40a2b4:	f002 ff1c 	bl	40d0f0 <__srefill_r>
  40a2b8:	2800      	cmp	r0, #0
  40a2ba:	f43f acb6 	beq.w	409c2a <__svfiscanf_r+0x1aa>
  40a2be:	e527      	b.n	409d10 <__svfiscanf_r+0x290>
  40a2c0:	f818 1c01 	ldrb.w	r1, [r8, #-1]
  40a2c4:	4658      	mov	r0, fp
  40a2c6:	4622      	mov	r2, r4
  40a2c8:	f003 fb32 	bl	40d930 <_ungetc_r>
  40a2cc:	f108 38ff 	add.w	r8, r8, #4294967295
  40a2d0:	e66f      	b.n	409fb2 <__svfiscanf_r+0x532>
  40a2d2:	f049 0901 	orr.w	r9, r9, #1
  40a2d6:	e5cf      	b.n	409e78 <__svfiscanf_r+0x3f8>
  40a2d8:	f898 3002 	ldrb.w	r3, [r8, #2]
  40a2dc:	f049 0902 	orr.w	r9, r9, #2
  40a2e0:	f108 0802 	add.w	r8, r8, #2
  40a2e4:	e416      	b.n	409b14 <__svfiscanf_r+0x94>
  40a2e6:	f019 0f01 	tst.w	r9, #1
  40a2ea:	d10e      	bne.n	40a30a <__svfiscanf_r+0x88a>
  40a2ec:	f019 0f02 	tst.w	r9, #2
  40a2f0:	d00b      	beq.n	40a30a <__svfiscanf_r+0x88a>
  40a2f2:	9e07      	ldr	r6, [sp, #28]
  40a2f4:	f8dd 8014 	ldr.w	r8, [sp, #20]
  40a2f8:	6831      	ldr	r1, [r6, #0]
  40a2fa:	462a      	mov	r2, r5
  40a2fc:	17eb      	asrs	r3, r5, #31
  40a2fe:	3604      	adds	r6, #4
  40a300:	9607      	str	r6, [sp, #28]
  40a302:	e9c1 2300 	strd	r2, r3, [r1]
  40a306:	f7ff bbf5 	b.w	409af4 <__svfiscanf_r+0x74>
  40a30a:	9e07      	ldr	r6, [sp, #28]
  40a30c:	f8dd 8014 	ldr.w	r8, [sp, #20]
  40a310:	6833      	ldr	r3, [r6, #0]
  40a312:	3604      	adds	r6, #4
  40a314:	601d      	str	r5, [r3, #0]
  40a316:	9607      	str	r6, [sp, #28]
  40a318:	f7ff bbec 	b.w	409af4 <__svfiscanf_r+0x74>
  40a31c:	f019 0201 	ands.w	r2, r9, #1
  40a320:	f47f af6e 	bne.w	40a200 <__svfiscanf_r+0x780>
  40a324:	f019 0f02 	tst.w	r9, #2
  40a328:	f43f af6a 	beq.w	40a200 <__svfiscanf_r+0x780>
  40a32c:	4b39      	ldr	r3, [pc, #228]	; (40a414 <__svfiscanf_r+0x994>)
  40a32e:	9e06      	ldr	r6, [sp, #24]
  40a330:	429e      	cmp	r6, r3
  40a332:	4658      	mov	r0, fp
  40a334:	4651      	mov	r1, sl
  40a336:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a338:	d065      	beq.n	40a406 <__svfiscanf_r+0x986>
  40a33a:	f003 f817 	bl	40d36c <_strtoll_r>
  40a33e:	9e07      	ldr	r6, [sp, #28]
  40a340:	6833      	ldr	r3, [r6, #0]
  40a342:	3604      	adds	r6, #4
  40a344:	9607      	str	r6, [sp, #28]
  40a346:	e9c3 0100 	strd	r0, r1, [r3]
  40a34a:	e75e      	b.n	40a20a <__svfiscanf_r+0x78a>
  40a34c:	f001 fe28 	bl	40bfa0 <__locale_mb_cur_max>
  40a350:	4540      	cmp	r0, r8
  40a352:	f43f acdd 	beq.w	409d10 <__svfiscanf_r+0x290>
  40a356:	6823      	ldr	r3, [r4, #0]
  40a358:	6861      	ldr	r1, [r4, #4]
  40a35a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40a35e:	6023      	str	r3, [r4, #0]
  40a360:	f10d 0e48 	add.w	lr, sp, #72	; 0x48
  40a364:	f108 0c01 	add.w	ip, r8, #1
  40a368:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40a36a:	9300      	str	r3, [sp, #0]
  40a36c:	3901      	subs	r1, #1
  40a36e:	6061      	str	r1, [r4, #4]
  40a370:	f80e 2008 	strb.w	r2, [lr, r8]
  40a374:	4663      	mov	r3, ip
  40a376:	4672      	mov	r2, lr
  40a378:	4658      	mov	r0, fp
  40a37a:	4649      	mov	r1, r9
  40a37c:	f8cd c010 	str.w	ip, [sp, #16]
  40a380:	f002 f92c 	bl	40c5dc <_mbrtowc_r>
  40a384:	1c42      	adds	r2, r0, #1
  40a386:	f8dd c010 	ldr.w	ip, [sp, #16]
  40a38a:	f43f acc1 	beq.w	409d10 <__svfiscanf_r+0x290>
  40a38e:	b198      	cbz	r0, 40a3b8 <__svfiscanf_r+0x938>
  40a390:	3002      	adds	r0, #2
  40a392:	bf08      	it	eq
  40a394:	46e0      	moveq	r8, ip
  40a396:	d139      	bne.n	40a40c <__svfiscanf_r+0x98c>
  40a398:	6863      	ldr	r3, [r4, #4]
  40a39a:	2b00      	cmp	r3, #0
  40a39c:	f73f ad4e 	bgt.w	409e3c <__svfiscanf_r+0x3bc>
  40a3a0:	4658      	mov	r0, fp
  40a3a2:	4621      	mov	r1, r4
  40a3a4:	f002 fea4 	bl	40d0f0 <__srefill_r>
  40a3a8:	2800      	cmp	r0, #0
  40a3aa:	f43f ad47 	beq.w	409e3c <__svfiscanf_r+0x3bc>
  40a3ae:	4642      	mov	r2, r8
  40a3b0:	2a00      	cmp	r2, #0
  40a3b2:	f47f acad 	bne.w	409d10 <__svfiscanf_r+0x290>
  40a3b6:	e54b      	b.n	409e50 <__svfiscanf_r+0x3d0>
  40a3b8:	f8c9 0000 	str.w	r0, [r9]
  40a3bc:	f8cd c010 	str.w	ip, [sp, #16]
  40a3c0:	f001 fddc 	bl	40bf7c <iswspace>
  40a3c4:	f8dd c010 	ldr.w	ip, [sp, #16]
  40a3c8:	b190      	cbz	r0, 40a3f0 <__svfiscanf_r+0x970>
  40a3ca:	46e0      	mov	r8, ip
  40a3cc:	f1bc 0f00 	cmp.w	ip, #0
  40a3d0:	f43f ad3e 	beq.w	409e50 <__svfiscanf_r+0x3d0>
  40a3d4:	ae12      	add	r6, sp, #72	; 0x48
  40a3d6:	4466      	add	r6, ip
  40a3d8:	f108 38ff 	add.w	r8, r8, #4294967295
  40a3dc:	4658      	mov	r0, fp
  40a3de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
  40a3e2:	4622      	mov	r2, r4
  40a3e4:	f003 faa4 	bl	40d930 <_ungetc_r>
  40a3e8:	f1b8 0f00 	cmp.w	r8, #0
  40a3ec:	d1f4      	bne.n	40a3d8 <__svfiscanf_r+0x958>
  40a3ee:	e52f      	b.n	409e50 <__svfiscanf_r+0x3d0>
  40a3f0:	4465      	add	r5, ip
  40a3f2:	3e01      	subs	r6, #1
  40a3f4:	f1ba 0f00 	cmp.w	sl, #0
  40a3f8:	d103      	bne.n	40a402 <__svfiscanf_r+0x982>
  40a3fa:	f109 0904 	add.w	r9, r9, #4
  40a3fe:	46d0      	mov	r8, sl
  40a400:	e7ca      	b.n	40a398 <__svfiscanf_r+0x918>
  40a402:	4680      	mov	r8, r0
  40a404:	e7c8      	b.n	40a398 <__svfiscanf_r+0x918>
  40a406:	f003 f90f 	bl	40d628 <_strtoull_r>
  40a40a:	e798      	b.n	40a33e <__svfiscanf_r+0x8be>
  40a40c:	f8d9 0000 	ldr.w	r0, [r9]
  40a410:	e7d4      	b.n	40a3bc <__svfiscanf_r+0x93c>
  40a412:	bf00      	nop
  40a414:	0040d509 	.word	0x0040d509

0040a418 <__swsetup_r>:
  40a418:	4b2f      	ldr	r3, [pc, #188]	; (40a4d8 <__swsetup_r+0xc0>)
  40a41a:	681b      	ldr	r3, [r3, #0]
  40a41c:	b570      	push	{r4, r5, r6, lr}
  40a41e:	4606      	mov	r6, r0
  40a420:	460c      	mov	r4, r1
  40a422:	b113      	cbz	r3, 40a42a <__swsetup_r+0x12>
  40a424:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40a426:	2a00      	cmp	r2, #0
  40a428:	d036      	beq.n	40a498 <__swsetup_r+0x80>
  40a42a:	89a5      	ldrh	r5, [r4, #12]
  40a42c:	b2ab      	uxth	r3, r5
  40a42e:	0719      	lsls	r1, r3, #28
  40a430:	d50c      	bpl.n	40a44c <__swsetup_r+0x34>
  40a432:	6922      	ldr	r2, [r4, #16]
  40a434:	b1aa      	cbz	r2, 40a462 <__swsetup_r+0x4a>
  40a436:	f013 0101 	ands.w	r1, r3, #1
  40a43a:	d01e      	beq.n	40a47a <__swsetup_r+0x62>
  40a43c:	6963      	ldr	r3, [r4, #20]
  40a43e:	2100      	movs	r1, #0
  40a440:	425b      	negs	r3, r3
  40a442:	61a3      	str	r3, [r4, #24]
  40a444:	60a1      	str	r1, [r4, #8]
  40a446:	b1f2      	cbz	r2, 40a486 <__swsetup_r+0x6e>
  40a448:	2000      	movs	r0, #0
  40a44a:	bd70      	pop	{r4, r5, r6, pc}
  40a44c:	06da      	lsls	r2, r3, #27
  40a44e:	d53b      	bpl.n	40a4c8 <__swsetup_r+0xb0>
  40a450:	075b      	lsls	r3, r3, #29
  40a452:	d425      	bmi.n	40a4a0 <__swsetup_r+0x88>
  40a454:	6922      	ldr	r2, [r4, #16]
  40a456:	f045 0308 	orr.w	r3, r5, #8
  40a45a:	81a3      	strh	r3, [r4, #12]
  40a45c:	b29b      	uxth	r3, r3
  40a45e:	2a00      	cmp	r2, #0
  40a460:	d1e9      	bne.n	40a436 <__swsetup_r+0x1e>
  40a462:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40a466:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40a46a:	d0e4      	beq.n	40a436 <__swsetup_r+0x1e>
  40a46c:	4630      	mov	r0, r6
  40a46e:	4621      	mov	r1, r4
  40a470:	f001 fda0 	bl	40bfb4 <__smakebuf_r>
  40a474:	89a3      	ldrh	r3, [r4, #12]
  40a476:	6922      	ldr	r2, [r4, #16]
  40a478:	e7dd      	b.n	40a436 <__swsetup_r+0x1e>
  40a47a:	0798      	lsls	r0, r3, #30
  40a47c:	bf58      	it	pl
  40a47e:	6961      	ldrpl	r1, [r4, #20]
  40a480:	60a1      	str	r1, [r4, #8]
  40a482:	2a00      	cmp	r2, #0
  40a484:	d1e0      	bne.n	40a448 <__swsetup_r+0x30>
  40a486:	89a3      	ldrh	r3, [r4, #12]
  40a488:	061a      	lsls	r2, r3, #24
  40a48a:	d5dd      	bpl.n	40a448 <__swsetup_r+0x30>
  40a48c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a490:	81a3      	strh	r3, [r4, #12]
  40a492:	f04f 30ff 	mov.w	r0, #4294967295
  40a496:	bd70      	pop	{r4, r5, r6, pc}
  40a498:	4618      	mov	r0, r3
  40a49a:	f001 f8bd 	bl	40b618 <__sinit>
  40a49e:	e7c4      	b.n	40a42a <__swsetup_r+0x12>
  40a4a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a4a2:	b149      	cbz	r1, 40a4b8 <__swsetup_r+0xa0>
  40a4a4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a4a8:	4299      	cmp	r1, r3
  40a4aa:	d003      	beq.n	40a4b4 <__swsetup_r+0x9c>
  40a4ac:	4630      	mov	r0, r6
  40a4ae:	f001 fabd 	bl	40ba2c <_free_r>
  40a4b2:	89a5      	ldrh	r5, [r4, #12]
  40a4b4:	2300      	movs	r3, #0
  40a4b6:	6323      	str	r3, [r4, #48]	; 0x30
  40a4b8:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40a4bc:	2300      	movs	r3, #0
  40a4be:	6922      	ldr	r2, [r4, #16]
  40a4c0:	6063      	str	r3, [r4, #4]
  40a4c2:	b2ad      	uxth	r5, r5
  40a4c4:	6022      	str	r2, [r4, #0]
  40a4c6:	e7c6      	b.n	40a456 <__swsetup_r+0x3e>
  40a4c8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40a4cc:	2309      	movs	r3, #9
  40a4ce:	6033      	str	r3, [r6, #0]
  40a4d0:	f04f 30ff 	mov.w	r0, #4294967295
  40a4d4:	81a5      	strh	r5, [r4, #12]
  40a4d6:	bd70      	pop	{r4, r5, r6, pc}
  40a4d8:	20001590 	.word	0x20001590

0040a4dc <register_fini>:
  40a4dc:	4b02      	ldr	r3, [pc, #8]	; (40a4e8 <register_fini+0xc>)
  40a4de:	b113      	cbz	r3, 40a4e6 <register_fini+0xa>
  40a4e0:	4802      	ldr	r0, [pc, #8]	; (40a4ec <register_fini+0x10>)
  40a4e2:	f000 b805 	b.w	40a4f0 <atexit>
  40a4e6:	4770      	bx	lr
  40a4e8:	00000000 	.word	0x00000000
  40a4ec:	0040b715 	.word	0x0040b715

0040a4f0 <atexit>:
  40a4f0:	4601      	mov	r1, r0
  40a4f2:	2000      	movs	r0, #0
  40a4f4:	4602      	mov	r2, r0
  40a4f6:	4603      	mov	r3, r0
  40a4f8:	f003 bb22 	b.w	40db40 <__register_exitproc>

0040a4fc <quorem>:
  40a4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a500:	6903      	ldr	r3, [r0, #16]
  40a502:	690d      	ldr	r5, [r1, #16]
  40a504:	429d      	cmp	r5, r3
  40a506:	b083      	sub	sp, #12
  40a508:	4683      	mov	fp, r0
  40a50a:	f300 808b 	bgt.w	40a624 <quorem+0x128>
  40a50e:	3d01      	subs	r5, #1
  40a510:	f101 0414 	add.w	r4, r1, #20
  40a514:	f100 0a14 	add.w	sl, r0, #20
  40a518:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40a51c:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40a520:	3201      	adds	r2, #1
  40a522:	fbb3 f8f2 	udiv	r8, r3, r2
  40a526:	00aa      	lsls	r2, r5, #2
  40a528:	4691      	mov	r9, r2
  40a52a:	9200      	str	r2, [sp, #0]
  40a52c:	4452      	add	r2, sl
  40a52e:	44a1      	add	r9, r4
  40a530:	9201      	str	r2, [sp, #4]
  40a532:	f1b8 0f00 	cmp.w	r8, #0
  40a536:	d03d      	beq.n	40a5b4 <quorem+0xb8>
  40a538:	f04f 0e00 	mov.w	lr, #0
  40a53c:	4670      	mov	r0, lr
  40a53e:	4622      	mov	r2, r4
  40a540:	4653      	mov	r3, sl
  40a542:	468c      	mov	ip, r1
  40a544:	f852 6b04 	ldr.w	r6, [r2], #4
  40a548:	6819      	ldr	r1, [r3, #0]
  40a54a:	b2b7      	uxth	r7, r6
  40a54c:	0c36      	lsrs	r6, r6, #16
  40a54e:	fb07 ee08 	mla	lr, r7, r8, lr
  40a552:	fb06 f608 	mul.w	r6, r6, r8
  40a556:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40a55a:	fa1f f78e 	uxth.w	r7, lr
  40a55e:	1bc7      	subs	r7, r0, r7
  40a560:	b2b0      	uxth	r0, r6
  40a562:	fa17 f781 	uxtah	r7, r7, r1
  40a566:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40a56a:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40a56e:	b2bf      	uxth	r7, r7
  40a570:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40a574:	4591      	cmp	r9, r2
  40a576:	f843 7b04 	str.w	r7, [r3], #4
  40a57a:	ea4f 4020 	mov.w	r0, r0, asr #16
  40a57e:	ea4f 4e16 	mov.w	lr, r6, lsr #16
  40a582:	d2df      	bcs.n	40a544 <quorem+0x48>
  40a584:	9a00      	ldr	r2, [sp, #0]
  40a586:	f85a 3002 	ldr.w	r3, [sl, r2]
  40a58a:	4661      	mov	r1, ip
  40a58c:	b993      	cbnz	r3, 40a5b4 <quorem+0xb8>
  40a58e:	9a01      	ldr	r2, [sp, #4]
  40a590:	1f13      	subs	r3, r2, #4
  40a592:	459a      	cmp	sl, r3
  40a594:	d20c      	bcs.n	40a5b0 <quorem+0xb4>
  40a596:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40a59a:	b94b      	cbnz	r3, 40a5b0 <quorem+0xb4>
  40a59c:	f1a2 0308 	sub.w	r3, r2, #8
  40a5a0:	e002      	b.n	40a5a8 <quorem+0xac>
  40a5a2:	681a      	ldr	r2, [r3, #0]
  40a5a4:	3b04      	subs	r3, #4
  40a5a6:	b91a      	cbnz	r2, 40a5b0 <quorem+0xb4>
  40a5a8:	459a      	cmp	sl, r3
  40a5aa:	f105 35ff 	add.w	r5, r5, #4294967295
  40a5ae:	d3f8      	bcc.n	40a5a2 <quorem+0xa6>
  40a5b0:	f8cb 5010 	str.w	r5, [fp, #16]
  40a5b4:	4658      	mov	r0, fp
  40a5b6:	f002 fabf 	bl	40cb38 <__mcmp>
  40a5ba:	2800      	cmp	r0, #0
  40a5bc:	db2e      	blt.n	40a61c <quorem+0x120>
  40a5be:	f108 0801 	add.w	r8, r8, #1
  40a5c2:	4653      	mov	r3, sl
  40a5c4:	2200      	movs	r2, #0
  40a5c6:	f854 6b04 	ldr.w	r6, [r4], #4
  40a5ca:	6818      	ldr	r0, [r3, #0]
  40a5cc:	b2b1      	uxth	r1, r6
  40a5ce:	1a52      	subs	r2, r2, r1
  40a5d0:	0c36      	lsrs	r6, r6, #16
  40a5d2:	fa12 f180 	uxtah	r1, r2, r0
  40a5d6:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
  40a5da:	eb02 4221 	add.w	r2, r2, r1, asr #16
  40a5de:	b289      	uxth	r1, r1
  40a5e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40a5e4:	45a1      	cmp	r9, r4
  40a5e6:	f843 1b04 	str.w	r1, [r3], #4
  40a5ea:	ea4f 4222 	mov.w	r2, r2, asr #16
  40a5ee:	d2ea      	bcs.n	40a5c6 <quorem+0xca>
  40a5f0:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40a5f4:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40a5f8:	b982      	cbnz	r2, 40a61c <quorem+0x120>
  40a5fa:	1f1a      	subs	r2, r3, #4
  40a5fc:	4592      	cmp	sl, r2
  40a5fe:	d20b      	bcs.n	40a618 <quorem+0x11c>
  40a600:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40a604:	b942      	cbnz	r2, 40a618 <quorem+0x11c>
  40a606:	3b08      	subs	r3, #8
  40a608:	e002      	b.n	40a610 <quorem+0x114>
  40a60a:	681a      	ldr	r2, [r3, #0]
  40a60c:	3b04      	subs	r3, #4
  40a60e:	b91a      	cbnz	r2, 40a618 <quorem+0x11c>
  40a610:	459a      	cmp	sl, r3
  40a612:	f105 35ff 	add.w	r5, r5, #4294967295
  40a616:	d3f8      	bcc.n	40a60a <quorem+0x10e>
  40a618:	f8cb 5010 	str.w	r5, [fp, #16]
  40a61c:	4640      	mov	r0, r8
  40a61e:	b003      	add	sp, #12
  40a620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a624:	2000      	movs	r0, #0
  40a626:	b003      	add	sp, #12
  40a628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a62c:	0000      	movs	r0, r0
	...

0040a630 <_dtoa_r>:
  40a630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a634:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40a636:	b09b      	sub	sp, #108	; 0x6c
  40a638:	4604      	mov	r4, r0
  40a63a:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40a63c:	4692      	mov	sl, r2
  40a63e:	469b      	mov	fp, r3
  40a640:	b149      	cbz	r1, 40a656 <_dtoa_r+0x26>
  40a642:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40a644:	604b      	str	r3, [r1, #4]
  40a646:	2201      	movs	r2, #1
  40a648:	fa02 f303 	lsl.w	r3, r2, r3
  40a64c:	608b      	str	r3, [r1, #8]
  40a64e:	f002 f87b 	bl	40c748 <_Bfree>
  40a652:	2300      	movs	r3, #0
  40a654:	6423      	str	r3, [r4, #64]	; 0x40
  40a656:	f1bb 0f00 	cmp.w	fp, #0
  40a65a:	46d9      	mov	r9, fp
  40a65c:	db33      	blt.n	40a6c6 <_dtoa_r+0x96>
  40a65e:	2300      	movs	r3, #0
  40a660:	602b      	str	r3, [r5, #0]
  40a662:	4ba5      	ldr	r3, [pc, #660]	; (40a8f8 <_dtoa_r+0x2c8>)
  40a664:	461a      	mov	r2, r3
  40a666:	ea09 0303 	and.w	r3, r9, r3
  40a66a:	4293      	cmp	r3, r2
  40a66c:	d014      	beq.n	40a698 <_dtoa_r+0x68>
  40a66e:	4650      	mov	r0, sl
  40a670:	4659      	mov	r1, fp
  40a672:	2200      	movs	r2, #0
  40a674:	2300      	movs	r3, #0
  40a676:	f003 ffaf 	bl	40e5d8 <__aeabi_dcmpeq>
  40a67a:	4680      	mov	r8, r0
  40a67c:	b348      	cbz	r0, 40a6d2 <_dtoa_r+0xa2>
  40a67e:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40a680:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40a682:	2301      	movs	r3, #1
  40a684:	6033      	str	r3, [r6, #0]
  40a686:	2d00      	cmp	r5, #0
  40a688:	f000 80c9 	beq.w	40a81e <_dtoa_r+0x1ee>
  40a68c:	489b      	ldr	r0, [pc, #620]	; (40a8fc <_dtoa_r+0x2cc>)
  40a68e:	6028      	str	r0, [r5, #0]
  40a690:	3801      	subs	r0, #1
  40a692:	b01b      	add	sp, #108	; 0x6c
  40a694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a698:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40a69a:	f242 730f 	movw	r3, #9999	; 0x270f
  40a69e:	602b      	str	r3, [r5, #0]
  40a6a0:	f1ba 0f00 	cmp.w	sl, #0
  40a6a4:	f000 80a4 	beq.w	40a7f0 <_dtoa_r+0x1c0>
  40a6a8:	4895      	ldr	r0, [pc, #596]	; (40a900 <_dtoa_r+0x2d0>)
  40a6aa:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40a6ac:	2e00      	cmp	r6, #0
  40a6ae:	d0f0      	beq.n	40a692 <_dtoa_r+0x62>
  40a6b0:	78c3      	ldrb	r3, [r0, #3]
  40a6b2:	2b00      	cmp	r3, #0
  40a6b4:	f000 80b5 	beq.w	40a822 <_dtoa_r+0x1f2>
  40a6b8:	f100 0308 	add.w	r3, r0, #8
  40a6bc:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40a6be:	602b      	str	r3, [r5, #0]
  40a6c0:	b01b      	add	sp, #108	; 0x6c
  40a6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a6c6:	2301      	movs	r3, #1
  40a6c8:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40a6cc:	602b      	str	r3, [r5, #0]
  40a6ce:	46cb      	mov	fp, r9
  40a6d0:	e7c7      	b.n	40a662 <_dtoa_r+0x32>
  40a6d2:	aa19      	add	r2, sp, #100	; 0x64
  40a6d4:	ab18      	add	r3, sp, #96	; 0x60
  40a6d6:	e88d 000c 	stmia.w	sp, {r2, r3}
  40a6da:	4620      	mov	r0, r4
  40a6dc:	4652      	mov	r2, sl
  40a6de:	465b      	mov	r3, fp
  40a6e0:	f002 fab8 	bl	40cc54 <__d2b>
  40a6e4:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40a6e8:	900a      	str	r0, [sp, #40]	; 0x28
  40a6ea:	f040 808a 	bne.w	40a802 <_dtoa_r+0x1d2>
  40a6ee:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40a6f0:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40a6f2:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40a6f6:	443d      	add	r5, r7
  40a6f8:	429d      	cmp	r5, r3
  40a6fa:	f2c0 8294 	blt.w	40ac26 <_dtoa_r+0x5f6>
  40a6fe:	331f      	adds	r3, #31
  40a700:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40a704:	1b5b      	subs	r3, r3, r5
  40a706:	fa09 f303 	lsl.w	r3, r9, r3
  40a70a:	fa2a f202 	lsr.w	r2, sl, r2
  40a70e:	ea43 0002 	orr.w	r0, r3, r2
  40a712:	f003 fc83 	bl	40e01c <__aeabi_ui2d>
  40a716:	2601      	movs	r6, #1
  40a718:	3d01      	subs	r5, #1
  40a71a:	46b8      	mov	r8, r7
  40a71c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40a720:	9616      	str	r6, [sp, #88]	; 0x58
  40a722:	2200      	movs	r2, #0
  40a724:	4b77      	ldr	r3, [pc, #476]	; (40a904 <_dtoa_r+0x2d4>)
  40a726:	f003 fb3b 	bl	40dda0 <__aeabi_dsub>
  40a72a:	a36d      	add	r3, pc, #436	; (adr r3, 40a8e0 <_dtoa_r+0x2b0>)
  40a72c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a730:	f003 fcea 	bl	40e108 <__aeabi_dmul>
  40a734:	a36c      	add	r3, pc, #432	; (adr r3, 40a8e8 <_dtoa_r+0x2b8>)
  40a736:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a73a:	f003 fb33 	bl	40dda4 <__adddf3>
  40a73e:	4606      	mov	r6, r0
  40a740:	4628      	mov	r0, r5
  40a742:	460f      	mov	r7, r1
  40a744:	f003 fc7a 	bl	40e03c <__aeabi_i2d>
  40a748:	a369      	add	r3, pc, #420	; (adr r3, 40a8f0 <_dtoa_r+0x2c0>)
  40a74a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a74e:	f003 fcdb 	bl	40e108 <__aeabi_dmul>
  40a752:	4602      	mov	r2, r0
  40a754:	460b      	mov	r3, r1
  40a756:	4630      	mov	r0, r6
  40a758:	4639      	mov	r1, r7
  40a75a:	f003 fb23 	bl	40dda4 <__adddf3>
  40a75e:	4606      	mov	r6, r0
  40a760:	460f      	mov	r7, r1
  40a762:	f003 ff6b 	bl	40e63c <__aeabi_d2iz>
  40a766:	4639      	mov	r1, r7
  40a768:	9007      	str	r0, [sp, #28]
  40a76a:	2200      	movs	r2, #0
  40a76c:	4630      	mov	r0, r6
  40a76e:	2300      	movs	r3, #0
  40a770:	f003 ff3c 	bl	40e5ec <__aeabi_dcmplt>
  40a774:	2800      	cmp	r0, #0
  40a776:	f040 8228 	bne.w	40abca <_dtoa_r+0x59a>
  40a77a:	9e07      	ldr	r6, [sp, #28]
  40a77c:	2e16      	cmp	r6, #22
  40a77e:	f200 8221 	bhi.w	40abc4 <_dtoa_r+0x594>
  40a782:	4b61      	ldr	r3, [pc, #388]	; (40a908 <_dtoa_r+0x2d8>)
  40a784:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40a788:	e9d3 0100 	ldrd	r0, r1, [r3]
  40a78c:	4652      	mov	r2, sl
  40a78e:	465b      	mov	r3, fp
  40a790:	f003 ff4a 	bl	40e628 <__aeabi_dcmpgt>
  40a794:	2800      	cmp	r0, #0
  40a796:	f000 824b 	beq.w	40ac30 <_dtoa_r+0x600>
  40a79a:	3e01      	subs	r6, #1
  40a79c:	9607      	str	r6, [sp, #28]
  40a79e:	2600      	movs	r6, #0
  40a7a0:	960e      	str	r6, [sp, #56]	; 0x38
  40a7a2:	ebc5 0508 	rsb	r5, r5, r8
  40a7a6:	3d01      	subs	r5, #1
  40a7a8:	9506      	str	r5, [sp, #24]
  40a7aa:	f100 8225 	bmi.w	40abf8 <_dtoa_r+0x5c8>
  40a7ae:	2500      	movs	r5, #0
  40a7b0:	9508      	str	r5, [sp, #32]
  40a7b2:	9e07      	ldr	r6, [sp, #28]
  40a7b4:	2e00      	cmp	r6, #0
  40a7b6:	f2c0 8216 	blt.w	40abe6 <_dtoa_r+0x5b6>
  40a7ba:	9d06      	ldr	r5, [sp, #24]
  40a7bc:	960d      	str	r6, [sp, #52]	; 0x34
  40a7be:	4435      	add	r5, r6
  40a7c0:	2600      	movs	r6, #0
  40a7c2:	9506      	str	r5, [sp, #24]
  40a7c4:	960c      	str	r6, [sp, #48]	; 0x30
  40a7c6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40a7c8:	2d09      	cmp	r5, #9
  40a7ca:	d82c      	bhi.n	40a826 <_dtoa_r+0x1f6>
  40a7cc:	2d05      	cmp	r5, #5
  40a7ce:	bfc4      	itt	gt
  40a7d0:	3d04      	subgt	r5, #4
  40a7d2:	9524      	strgt	r5, [sp, #144]	; 0x90
  40a7d4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40a7d6:	f1a6 0302 	sub.w	r3, r6, #2
  40a7da:	bfcc      	ite	gt
  40a7dc:	2500      	movgt	r5, #0
  40a7de:	2501      	movle	r5, #1
  40a7e0:	2b03      	cmp	r3, #3
  40a7e2:	d822      	bhi.n	40a82a <_dtoa_r+0x1fa>
  40a7e4:	e8df f013 	tbh	[pc, r3, lsl #1]
  40a7e8:	029e03b7 	.word	0x029e03b7
  40a7ec:	049a03c0 	.word	0x049a03c0
  40a7f0:	4a46      	ldr	r2, [pc, #280]	; (40a90c <_dtoa_r+0x2dc>)
  40a7f2:	4b43      	ldr	r3, [pc, #268]	; (40a900 <_dtoa_r+0x2d0>)
  40a7f4:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40a7f8:	2800      	cmp	r0, #0
  40a7fa:	bf0c      	ite	eq
  40a7fc:	4610      	moveq	r0, r2
  40a7fe:	4618      	movne	r0, r3
  40a800:	e753      	b.n	40a6aa <_dtoa_r+0x7a>
  40a802:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40a806:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40a80a:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40a80e:	4650      	mov	r0, sl
  40a810:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40a814:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40a818:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40a81c:	e781      	b.n	40a722 <_dtoa_r+0xf2>
  40a81e:	483c      	ldr	r0, [pc, #240]	; (40a910 <_dtoa_r+0x2e0>)
  40a820:	e737      	b.n	40a692 <_dtoa_r+0x62>
  40a822:	1cc3      	adds	r3, r0, #3
  40a824:	e74a      	b.n	40a6bc <_dtoa_r+0x8c>
  40a826:	2500      	movs	r5, #0
  40a828:	9524      	str	r5, [sp, #144]	; 0x90
  40a82a:	2500      	movs	r5, #0
  40a82c:	6465      	str	r5, [r4, #68]	; 0x44
  40a82e:	4629      	mov	r1, r5
  40a830:	4620      	mov	r0, r4
  40a832:	f001 ff63 	bl	40c6fc <_Balloc>
  40a836:	f04f 39ff 	mov.w	r9, #4294967295
  40a83a:	2601      	movs	r6, #1
  40a83c:	9009      	str	r0, [sp, #36]	; 0x24
  40a83e:	9525      	str	r5, [sp, #148]	; 0x94
  40a840:	6420      	str	r0, [r4, #64]	; 0x40
  40a842:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40a846:	960b      	str	r6, [sp, #44]	; 0x2c
  40a848:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40a84a:	2b00      	cmp	r3, #0
  40a84c:	f2c0 80d2 	blt.w	40a9f4 <_dtoa_r+0x3c4>
  40a850:	9e07      	ldr	r6, [sp, #28]
  40a852:	2e0e      	cmp	r6, #14
  40a854:	f300 80ce 	bgt.w	40a9f4 <_dtoa_r+0x3c4>
  40a858:	4b2b      	ldr	r3, [pc, #172]	; (40a908 <_dtoa_r+0x2d8>)
  40a85a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40a85e:	e9d3 0100 	ldrd	r0, r1, [r3]
  40a862:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40a866:	9925      	ldr	r1, [sp, #148]	; 0x94
  40a868:	2900      	cmp	r1, #0
  40a86a:	f2c0 8380 	blt.w	40af6e <_dtoa_r+0x93e>
  40a86e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40a872:	4659      	mov	r1, fp
  40a874:	4650      	mov	r0, sl
  40a876:	f003 fd71 	bl	40e35c <__aeabi_ddiv>
  40a87a:	f003 fedf 	bl	40e63c <__aeabi_d2iz>
  40a87e:	4605      	mov	r5, r0
  40a880:	f003 fbdc 	bl	40e03c <__aeabi_i2d>
  40a884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40a888:	f003 fc3e 	bl	40e108 <__aeabi_dmul>
  40a88c:	4602      	mov	r2, r0
  40a88e:	460b      	mov	r3, r1
  40a890:	4650      	mov	r0, sl
  40a892:	4659      	mov	r1, fp
  40a894:	f003 fa84 	bl	40dda0 <__aeabi_dsub>
  40a898:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a89a:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40a89e:	f1b9 0f01 	cmp.w	r9, #1
  40a8a2:	4606      	mov	r6, r0
  40a8a4:	460f      	mov	r7, r1
  40a8a6:	7013      	strb	r3, [r2, #0]
  40a8a8:	f102 0b01 	add.w	fp, r2, #1
  40a8ac:	d064      	beq.n	40a978 <_dtoa_r+0x348>
  40a8ae:	2200      	movs	r2, #0
  40a8b0:	4b18      	ldr	r3, [pc, #96]	; (40a914 <_dtoa_r+0x2e4>)
  40a8b2:	f003 fc29 	bl	40e108 <__aeabi_dmul>
  40a8b6:	2200      	movs	r2, #0
  40a8b8:	2300      	movs	r3, #0
  40a8ba:	4606      	mov	r6, r0
  40a8bc:	460f      	mov	r7, r1
  40a8be:	f003 fe8b 	bl	40e5d8 <__aeabi_dcmpeq>
  40a8c2:	2800      	cmp	r0, #0
  40a8c4:	f040 8081 	bne.w	40a9ca <_dtoa_r+0x39a>
  40a8c8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40a8cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a8ce:	9403      	str	r4, [sp, #12]
  40a8d0:	44c8      	add	r8, r9
  40a8d2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40a8d6:	f105 0902 	add.w	r9, r5, #2
  40a8da:	e028      	b.n	40a92e <_dtoa_r+0x2fe>
  40a8dc:	f3af 8000 	nop.w
  40a8e0:	636f4361 	.word	0x636f4361
  40a8e4:	3fd287a7 	.word	0x3fd287a7
  40a8e8:	8b60c8b3 	.word	0x8b60c8b3
  40a8ec:	3fc68a28 	.word	0x3fc68a28
  40a8f0:	509f79fb 	.word	0x509f79fb
  40a8f4:	3fd34413 	.word	0x3fd34413
  40a8f8:	7ff00000 	.word	0x7ff00000
  40a8fc:	0040effd 	.word	0x0040effd
  40a900:	0041084c 	.word	0x0041084c
  40a904:	3ff80000 	.word	0x3ff80000
  40a908:	00410858 	.word	0x00410858
  40a90c:	00410840 	.word	0x00410840
  40a910:	0040effc 	.word	0x0040effc
  40a914:	40240000 	.word	0x40240000
  40a918:	f003 fbf6 	bl	40e108 <__aeabi_dmul>
  40a91c:	2200      	movs	r2, #0
  40a91e:	2300      	movs	r3, #0
  40a920:	4606      	mov	r6, r0
  40a922:	460f      	mov	r7, r1
  40a924:	f003 fe58 	bl	40e5d8 <__aeabi_dcmpeq>
  40a928:	2800      	cmp	r0, #0
  40a92a:	f040 83c1 	bne.w	40b0b0 <_dtoa_r+0xa80>
  40a92e:	4652      	mov	r2, sl
  40a930:	465b      	mov	r3, fp
  40a932:	4630      	mov	r0, r6
  40a934:	4639      	mov	r1, r7
  40a936:	f003 fd11 	bl	40e35c <__aeabi_ddiv>
  40a93a:	f003 fe7f 	bl	40e63c <__aeabi_d2iz>
  40a93e:	4605      	mov	r5, r0
  40a940:	f003 fb7c 	bl	40e03c <__aeabi_i2d>
  40a944:	4652      	mov	r2, sl
  40a946:	465b      	mov	r3, fp
  40a948:	f003 fbde 	bl	40e108 <__aeabi_dmul>
  40a94c:	4602      	mov	r2, r0
  40a94e:	460b      	mov	r3, r1
  40a950:	4630      	mov	r0, r6
  40a952:	4639      	mov	r1, r7
  40a954:	f003 fa24 	bl	40dda0 <__aeabi_dsub>
  40a958:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40a95c:	45c1      	cmp	r9, r8
  40a95e:	f809 ec01 	strb.w	lr, [r9, #-1]
  40a962:	464c      	mov	r4, r9
  40a964:	4606      	mov	r6, r0
  40a966:	460f      	mov	r7, r1
  40a968:	f04f 0200 	mov.w	r2, #0
  40a96c:	4ba7      	ldr	r3, [pc, #668]	; (40ac0c <_dtoa_r+0x5dc>)
  40a96e:	f109 0901 	add.w	r9, r9, #1
  40a972:	d1d1      	bne.n	40a918 <_dtoa_r+0x2e8>
  40a974:	46a3      	mov	fp, r4
  40a976:	9c03      	ldr	r4, [sp, #12]
  40a978:	4632      	mov	r2, r6
  40a97a:	463b      	mov	r3, r7
  40a97c:	4630      	mov	r0, r6
  40a97e:	4639      	mov	r1, r7
  40a980:	f003 fa10 	bl	40dda4 <__adddf3>
  40a984:	4606      	mov	r6, r0
  40a986:	460f      	mov	r7, r1
  40a988:	4632      	mov	r2, r6
  40a98a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a98e:	463b      	mov	r3, r7
  40a990:	f003 fe2c 	bl	40e5ec <__aeabi_dcmplt>
  40a994:	b940      	cbnz	r0, 40a9a8 <_dtoa_r+0x378>
  40a996:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a99a:	4632      	mov	r2, r6
  40a99c:	463b      	mov	r3, r7
  40a99e:	f003 fe1b 	bl	40e5d8 <__aeabi_dcmpeq>
  40a9a2:	b190      	cbz	r0, 40a9ca <_dtoa_r+0x39a>
  40a9a4:	07eb      	lsls	r3, r5, #31
  40a9a6:	d510      	bpl.n	40a9ca <_dtoa_r+0x39a>
  40a9a8:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40a9ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a9ae:	e005      	b.n	40a9bc <_dtoa_r+0x38c>
  40a9b0:	429a      	cmp	r2, r3
  40a9b2:	f000 8428 	beq.w	40b206 <_dtoa_r+0xbd6>
  40a9b6:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40a9ba:	469b      	mov	fp, r3
  40a9bc:	2d39      	cmp	r5, #57	; 0x39
  40a9be:	f10b 33ff 	add.w	r3, fp, #4294967295
  40a9c2:	d0f5      	beq.n	40a9b0 <_dtoa_r+0x380>
  40a9c4:	1c6a      	adds	r2, r5, #1
  40a9c6:	b2d2      	uxtb	r2, r2
  40a9c8:	701a      	strb	r2, [r3, #0]
  40a9ca:	4620      	mov	r0, r4
  40a9cc:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a9ce:	f001 febb 	bl	40c748 <_Bfree>
  40a9d2:	9e07      	ldr	r6, [sp, #28]
  40a9d4:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40a9d6:	1c73      	adds	r3, r6, #1
  40a9d8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40a9da:	2200      	movs	r2, #0
  40a9dc:	f88b 2000 	strb.w	r2, [fp]
  40a9e0:	602b      	str	r3, [r5, #0]
  40a9e2:	2e00      	cmp	r6, #0
  40a9e4:	f000 8325 	beq.w	40b032 <_dtoa_r+0xa02>
  40a9e8:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a9ea:	f8c6 b000 	str.w	fp, [r6]
  40a9ee:	b01b      	add	sp, #108	; 0x6c
  40a9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a9f4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a9f6:	2d00      	cmp	r5, #0
  40a9f8:	f000 8103 	beq.w	40ac02 <_dtoa_r+0x5d2>
  40a9fc:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40a9fe:	2e01      	cmp	r6, #1
  40aa00:	f340 82dc 	ble.w	40afbc <_dtoa_r+0x98c>
  40aa04:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40aa06:	f109 37ff 	add.w	r7, r9, #4294967295
  40aa0a:	42be      	cmp	r6, r7
  40aa0c:	f2c0 8389 	blt.w	40b122 <_dtoa_r+0xaf2>
  40aa10:	1bf7      	subs	r7, r6, r7
  40aa12:	f1b9 0f00 	cmp.w	r9, #0
  40aa16:	f2c0 8486 	blt.w	40b326 <_dtoa_r+0xcf6>
  40aa1a:	9d08      	ldr	r5, [sp, #32]
  40aa1c:	464b      	mov	r3, r9
  40aa1e:	9e08      	ldr	r6, [sp, #32]
  40aa20:	441e      	add	r6, r3
  40aa22:	9608      	str	r6, [sp, #32]
  40aa24:	9e06      	ldr	r6, [sp, #24]
  40aa26:	4620      	mov	r0, r4
  40aa28:	441e      	add	r6, r3
  40aa2a:	2101      	movs	r1, #1
  40aa2c:	9606      	str	r6, [sp, #24]
  40aa2e:	f001 ff2f 	bl	40c890 <__i2b>
  40aa32:	4606      	mov	r6, r0
  40aa34:	b165      	cbz	r5, 40aa50 <_dtoa_r+0x420>
  40aa36:	9806      	ldr	r0, [sp, #24]
  40aa38:	2800      	cmp	r0, #0
  40aa3a:	dd09      	ble.n	40aa50 <_dtoa_r+0x420>
  40aa3c:	4603      	mov	r3, r0
  40aa3e:	9908      	ldr	r1, [sp, #32]
  40aa40:	42ab      	cmp	r3, r5
  40aa42:	bfa8      	it	ge
  40aa44:	462b      	movge	r3, r5
  40aa46:	1ac9      	subs	r1, r1, r3
  40aa48:	1ac0      	subs	r0, r0, r3
  40aa4a:	9108      	str	r1, [sp, #32]
  40aa4c:	1aed      	subs	r5, r5, r3
  40aa4e:	9006      	str	r0, [sp, #24]
  40aa50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40aa52:	2a00      	cmp	r2, #0
  40aa54:	dd1d      	ble.n	40aa92 <_dtoa_r+0x462>
  40aa56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40aa58:	2b00      	cmp	r3, #0
  40aa5a:	f000 8358 	beq.w	40b10e <_dtoa_r+0xade>
  40aa5e:	2f00      	cmp	r7, #0
  40aa60:	dd11      	ble.n	40aa86 <_dtoa_r+0x456>
  40aa62:	4631      	mov	r1, r6
  40aa64:	463a      	mov	r2, r7
  40aa66:	4620      	mov	r0, r4
  40aa68:	f001 ffba 	bl	40c9e0 <__pow5mult>
  40aa6c:	4606      	mov	r6, r0
  40aa6e:	4631      	mov	r1, r6
  40aa70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40aa72:	4620      	mov	r0, r4
  40aa74:	f001 ff16 	bl	40c8a4 <__multiply>
  40aa78:	990a      	ldr	r1, [sp, #40]	; 0x28
  40aa7a:	4680      	mov	r8, r0
  40aa7c:	4620      	mov	r0, r4
  40aa7e:	f001 fe63 	bl	40c748 <_Bfree>
  40aa82:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40aa86:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40aa8a:	ebbe 0207 	subs.w	r2, lr, r7
  40aa8e:	f040 828f 	bne.w	40afb0 <_dtoa_r+0x980>
  40aa92:	4620      	mov	r0, r4
  40aa94:	2101      	movs	r1, #1
  40aa96:	f001 fefb 	bl	40c890 <__i2b>
  40aa9a:	4680      	mov	r8, r0
  40aa9c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40aa9e:	2800      	cmp	r0, #0
  40aaa0:	dd05      	ble.n	40aaae <_dtoa_r+0x47e>
  40aaa2:	4641      	mov	r1, r8
  40aaa4:	4620      	mov	r0, r4
  40aaa6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40aaa8:	f001 ff9a 	bl	40c9e0 <__pow5mult>
  40aaac:	4680      	mov	r8, r0
  40aaae:	9924      	ldr	r1, [sp, #144]	; 0x90
  40aab0:	2901      	cmp	r1, #1
  40aab2:	f340 82c1 	ble.w	40b038 <_dtoa_r+0xa08>
  40aab6:	2700      	movs	r7, #0
  40aab8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40aaba:	2800      	cmp	r0, #0
  40aabc:	f040 82af 	bne.w	40b01e <_dtoa_r+0x9ee>
  40aac0:	2001      	movs	r0, #1
  40aac2:	9b06      	ldr	r3, [sp, #24]
  40aac4:	4403      	add	r3, r0
  40aac6:	f013 031f 	ands.w	r3, r3, #31
  40aaca:	f000 80a1 	beq.w	40ac10 <_dtoa_r+0x5e0>
  40aace:	f1c3 0220 	rsb	r2, r3, #32
  40aad2:	2a04      	cmp	r2, #4
  40aad4:	f340 84b5 	ble.w	40b442 <_dtoa_r+0xe12>
  40aad8:	9908      	ldr	r1, [sp, #32]
  40aada:	9a06      	ldr	r2, [sp, #24]
  40aadc:	f1c3 031c 	rsb	r3, r3, #28
  40aae0:	4419      	add	r1, r3
  40aae2:	441a      	add	r2, r3
  40aae4:	9108      	str	r1, [sp, #32]
  40aae6:	441d      	add	r5, r3
  40aae8:	9206      	str	r2, [sp, #24]
  40aaea:	9908      	ldr	r1, [sp, #32]
  40aaec:	2900      	cmp	r1, #0
  40aaee:	dd05      	ble.n	40aafc <_dtoa_r+0x4cc>
  40aaf0:	990a      	ldr	r1, [sp, #40]	; 0x28
  40aaf2:	9a08      	ldr	r2, [sp, #32]
  40aaf4:	4620      	mov	r0, r4
  40aaf6:	f001 ffc1 	bl	40ca7c <__lshift>
  40aafa:	900a      	str	r0, [sp, #40]	; 0x28
  40aafc:	9a06      	ldr	r2, [sp, #24]
  40aafe:	2a00      	cmp	r2, #0
  40ab00:	dd04      	ble.n	40ab0c <_dtoa_r+0x4dc>
  40ab02:	4641      	mov	r1, r8
  40ab04:	4620      	mov	r0, r4
  40ab06:	f001 ffb9 	bl	40ca7c <__lshift>
  40ab0a:	4680      	mov	r8, r0
  40ab0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40ab0e:	2b00      	cmp	r3, #0
  40ab10:	f040 826a 	bne.w	40afe8 <_dtoa_r+0x9b8>
  40ab14:	f1b9 0f00 	cmp.w	r9, #0
  40ab18:	f340 82a6 	ble.w	40b068 <_dtoa_r+0xa38>
  40ab1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40ab1e:	2800      	cmp	r0, #0
  40ab20:	f040 8088 	bne.w	40ac34 <_dtoa_r+0x604>
  40ab24:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ab26:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ab28:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40ab2c:	e006      	b.n	40ab3c <_dtoa_r+0x50c>
  40ab2e:	4639      	mov	r1, r7
  40ab30:	4620      	mov	r0, r4
  40ab32:	220a      	movs	r2, #10
  40ab34:	2300      	movs	r3, #0
  40ab36:	f001 fe11 	bl	40c75c <__multadd>
  40ab3a:	4607      	mov	r7, r0
  40ab3c:	4638      	mov	r0, r7
  40ab3e:	4641      	mov	r1, r8
  40ab40:	f7ff fcdc 	bl	40a4fc <quorem>
  40ab44:	3030      	adds	r0, #48	; 0x30
  40ab46:	f80b 0005 	strb.w	r0, [fp, r5]
  40ab4a:	3501      	adds	r5, #1
  40ab4c:	45a9      	cmp	r9, r5
  40ab4e:	dcee      	bgt.n	40ab2e <_dtoa_r+0x4fe>
  40ab50:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40ab54:	970a      	str	r7, [sp, #40]	; 0x28
  40ab56:	4682      	mov	sl, r0
  40ab58:	f1b9 0f01 	cmp.w	r9, #1
  40ab5c:	bfac      	ite	ge
  40ab5e:	44cb      	addge	fp, r9
  40ab60:	f10b 0b01 	addlt.w	fp, fp, #1
  40ab64:	2500      	movs	r5, #0
  40ab66:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ab68:	2201      	movs	r2, #1
  40ab6a:	4620      	mov	r0, r4
  40ab6c:	f001 ff86 	bl	40ca7c <__lshift>
  40ab70:	4641      	mov	r1, r8
  40ab72:	900a      	str	r0, [sp, #40]	; 0x28
  40ab74:	f001 ffe0 	bl	40cb38 <__mcmp>
  40ab78:	2800      	cmp	r0, #0
  40ab7a:	f340 8309 	ble.w	40b190 <_dtoa_r+0xb60>
  40ab7e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40ab82:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ab84:	e005      	b.n	40ab92 <_dtoa_r+0x562>
  40ab86:	4299      	cmp	r1, r3
  40ab88:	f000 828b 	beq.w	40b0a2 <_dtoa_r+0xa72>
  40ab8c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40ab90:	469b      	mov	fp, r3
  40ab92:	2a39      	cmp	r2, #57	; 0x39
  40ab94:	f10b 33ff 	add.w	r3, fp, #4294967295
  40ab98:	d0f5      	beq.n	40ab86 <_dtoa_r+0x556>
  40ab9a:	3201      	adds	r2, #1
  40ab9c:	701a      	strb	r2, [r3, #0]
  40ab9e:	4641      	mov	r1, r8
  40aba0:	4620      	mov	r0, r4
  40aba2:	f001 fdd1 	bl	40c748 <_Bfree>
  40aba6:	2e00      	cmp	r6, #0
  40aba8:	f43f af0f 	beq.w	40a9ca <_dtoa_r+0x39a>
  40abac:	b12d      	cbz	r5, 40abba <_dtoa_r+0x58a>
  40abae:	42b5      	cmp	r5, r6
  40abb0:	d003      	beq.n	40abba <_dtoa_r+0x58a>
  40abb2:	4629      	mov	r1, r5
  40abb4:	4620      	mov	r0, r4
  40abb6:	f001 fdc7 	bl	40c748 <_Bfree>
  40abba:	4631      	mov	r1, r6
  40abbc:	4620      	mov	r0, r4
  40abbe:	f001 fdc3 	bl	40c748 <_Bfree>
  40abc2:	e702      	b.n	40a9ca <_dtoa_r+0x39a>
  40abc4:	2601      	movs	r6, #1
  40abc6:	960e      	str	r6, [sp, #56]	; 0x38
  40abc8:	e5eb      	b.n	40a7a2 <_dtoa_r+0x172>
  40abca:	9807      	ldr	r0, [sp, #28]
  40abcc:	f003 fa36 	bl	40e03c <__aeabi_i2d>
  40abd0:	4632      	mov	r2, r6
  40abd2:	463b      	mov	r3, r7
  40abd4:	f003 fd00 	bl	40e5d8 <__aeabi_dcmpeq>
  40abd8:	2800      	cmp	r0, #0
  40abda:	f47f adce 	bne.w	40a77a <_dtoa_r+0x14a>
  40abde:	9e07      	ldr	r6, [sp, #28]
  40abe0:	3e01      	subs	r6, #1
  40abe2:	9607      	str	r6, [sp, #28]
  40abe4:	e5c9      	b.n	40a77a <_dtoa_r+0x14a>
  40abe6:	9e07      	ldr	r6, [sp, #28]
  40abe8:	9d08      	ldr	r5, [sp, #32]
  40abea:	1bad      	subs	r5, r5, r6
  40abec:	9508      	str	r5, [sp, #32]
  40abee:	4275      	negs	r5, r6
  40abf0:	2600      	movs	r6, #0
  40abf2:	950c      	str	r5, [sp, #48]	; 0x30
  40abf4:	960d      	str	r6, [sp, #52]	; 0x34
  40abf6:	e5e6      	b.n	40a7c6 <_dtoa_r+0x196>
  40abf8:	426d      	negs	r5, r5
  40abfa:	2600      	movs	r6, #0
  40abfc:	9508      	str	r5, [sp, #32]
  40abfe:	9606      	str	r6, [sp, #24]
  40ac00:	e5d7      	b.n	40a7b2 <_dtoa_r+0x182>
  40ac02:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40ac04:	9d08      	ldr	r5, [sp, #32]
  40ac06:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40ac08:	e714      	b.n	40aa34 <_dtoa_r+0x404>
  40ac0a:	bf00      	nop
  40ac0c:	40240000 	.word	0x40240000
  40ac10:	231c      	movs	r3, #28
  40ac12:	f8dd e020 	ldr.w	lr, [sp, #32]
  40ac16:	9806      	ldr	r0, [sp, #24]
  40ac18:	449e      	add	lr, r3
  40ac1a:	4418      	add	r0, r3
  40ac1c:	f8cd e020 	str.w	lr, [sp, #32]
  40ac20:	441d      	add	r5, r3
  40ac22:	9006      	str	r0, [sp, #24]
  40ac24:	e761      	b.n	40aaea <_dtoa_r+0x4ba>
  40ac26:	48a7      	ldr	r0, [pc, #668]	; (40aec4 <_dtoa_r+0x894>)
  40ac28:	1b40      	subs	r0, r0, r5
  40ac2a:	fa0a f000 	lsl.w	r0, sl, r0
  40ac2e:	e570      	b.n	40a712 <_dtoa_r+0xe2>
  40ac30:	900e      	str	r0, [sp, #56]	; 0x38
  40ac32:	e5b6      	b.n	40a7a2 <_dtoa_r+0x172>
  40ac34:	2d00      	cmp	r5, #0
  40ac36:	dd05      	ble.n	40ac44 <_dtoa_r+0x614>
  40ac38:	4631      	mov	r1, r6
  40ac3a:	462a      	mov	r2, r5
  40ac3c:	4620      	mov	r0, r4
  40ac3e:	f001 ff1d 	bl	40ca7c <__lshift>
  40ac42:	4606      	mov	r6, r0
  40ac44:	2f00      	cmp	r7, #0
  40ac46:	f040 82e8 	bne.w	40b21a <_dtoa_r+0xbea>
  40ac4a:	4637      	mov	r7, r6
  40ac4c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ac4e:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ac50:	444d      	add	r5, r9
  40ac52:	9508      	str	r5, [sp, #32]
  40ac54:	f00a 0501 	and.w	r5, sl, #1
  40ac58:	950b      	str	r5, [sp, #44]	; 0x2c
  40ac5a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40ac5e:	1c45      	adds	r5, r0, #1
  40ac60:	e00a      	b.n	40ac78 <_dtoa_r+0x648>
  40ac62:	f001 fd7b 	bl	40c75c <__multadd>
  40ac66:	4639      	mov	r1, r7
  40ac68:	4606      	mov	r6, r0
  40ac6a:	220a      	movs	r2, #10
  40ac6c:	4620      	mov	r0, r4
  40ac6e:	2300      	movs	r3, #0
  40ac70:	f001 fd74 	bl	40c75c <__multadd>
  40ac74:	4607      	mov	r7, r0
  40ac76:	3501      	adds	r5, #1
  40ac78:	4641      	mov	r1, r8
  40ac7a:	4648      	mov	r0, r9
  40ac7c:	f7ff fc3e 	bl	40a4fc <quorem>
  40ac80:	4631      	mov	r1, r6
  40ac82:	4683      	mov	fp, r0
  40ac84:	4648      	mov	r0, r9
  40ac86:	f001 ff57 	bl	40cb38 <__mcmp>
  40ac8a:	4641      	mov	r1, r8
  40ac8c:	9003      	str	r0, [sp, #12]
  40ac8e:	463a      	mov	r2, r7
  40ac90:	4620      	mov	r0, r4
  40ac92:	f001 ff75 	bl	40cb80 <__mdiff>
  40ac96:	68c2      	ldr	r2, [r0, #12]
  40ac98:	1e69      	subs	r1, r5, #1
  40ac9a:	4603      	mov	r3, r0
  40ac9c:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40aca0:	9106      	str	r1, [sp, #24]
  40aca2:	2a00      	cmp	r2, #0
  40aca4:	f040 8193 	bne.w	40afce <_dtoa_r+0x99e>
  40aca8:	4619      	mov	r1, r3
  40acaa:	4648      	mov	r0, r9
  40acac:	9302      	str	r3, [sp, #8]
  40acae:	f001 ff43 	bl	40cb38 <__mcmp>
  40acb2:	9b02      	ldr	r3, [sp, #8]
  40acb4:	4602      	mov	r2, r0
  40acb6:	4619      	mov	r1, r3
  40acb8:	4620      	mov	r0, r4
  40acba:	9202      	str	r2, [sp, #8]
  40acbc:	f001 fd44 	bl	40c748 <_Bfree>
  40acc0:	9a02      	ldr	r2, [sp, #8]
  40acc2:	b92a      	cbnz	r2, 40acd0 <_dtoa_r+0x6a0>
  40acc4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40acc6:	b91b      	cbnz	r3, 40acd0 <_dtoa_r+0x6a0>
  40acc8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40acca:	2800      	cmp	r0, #0
  40accc:	f000 8391 	beq.w	40b3f2 <_dtoa_r+0xdc2>
  40acd0:	9b03      	ldr	r3, [sp, #12]
  40acd2:	2b00      	cmp	r3, #0
  40acd4:	f2c0 8234 	blt.w	40b140 <_dtoa_r+0xb10>
  40acd8:	d105      	bne.n	40ace6 <_dtoa_r+0x6b6>
  40acda:	9824      	ldr	r0, [sp, #144]	; 0x90
  40acdc:	b918      	cbnz	r0, 40ace6 <_dtoa_r+0x6b6>
  40acde:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40ace0:	2900      	cmp	r1, #0
  40ace2:	f000 822d 	beq.w	40b140 <_dtoa_r+0xb10>
  40ace6:	2a00      	cmp	r2, #0
  40ace8:	f300 82ab 	bgt.w	40b242 <_dtoa_r+0xc12>
  40acec:	f8dd e020 	ldr.w	lr, [sp, #32]
  40acf0:	f805 ac01 	strb.w	sl, [r5, #-1]
  40acf4:	4575      	cmp	r5, lr
  40acf6:	46ab      	mov	fp, r5
  40acf8:	f000 82b3 	beq.w	40b262 <_dtoa_r+0xc32>
  40acfc:	4649      	mov	r1, r9
  40acfe:	220a      	movs	r2, #10
  40ad00:	2300      	movs	r3, #0
  40ad02:	4620      	mov	r0, r4
  40ad04:	f001 fd2a 	bl	40c75c <__multadd>
  40ad08:	42be      	cmp	r6, r7
  40ad0a:	4681      	mov	r9, r0
  40ad0c:	4631      	mov	r1, r6
  40ad0e:	4620      	mov	r0, r4
  40ad10:	f04f 020a 	mov.w	r2, #10
  40ad14:	f04f 0300 	mov.w	r3, #0
  40ad18:	d1a3      	bne.n	40ac62 <_dtoa_r+0x632>
  40ad1a:	f001 fd1f 	bl	40c75c <__multadd>
  40ad1e:	4606      	mov	r6, r0
  40ad20:	4607      	mov	r7, r0
  40ad22:	e7a8      	b.n	40ac76 <_dtoa_r+0x646>
  40ad24:	2600      	movs	r6, #0
  40ad26:	960b      	str	r6, [sp, #44]	; 0x2c
  40ad28:	9e07      	ldr	r6, [sp, #28]
  40ad2a:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40ad2e:	44b6      	add	lr, r6
  40ad30:	f10e 0901 	add.w	r9, lr, #1
  40ad34:	f1b9 0f00 	cmp.w	r9, #0
  40ad38:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40ad3c:	464e      	mov	r6, r9
  40ad3e:	f340 8150 	ble.w	40afe2 <_dtoa_r+0x9b2>
  40ad42:	2100      	movs	r1, #0
  40ad44:	2e17      	cmp	r6, #23
  40ad46:	6461      	str	r1, [r4, #68]	; 0x44
  40ad48:	d90a      	bls.n	40ad60 <_dtoa_r+0x730>
  40ad4a:	2201      	movs	r2, #1
  40ad4c:	2304      	movs	r3, #4
  40ad4e:	005b      	lsls	r3, r3, #1
  40ad50:	f103 0014 	add.w	r0, r3, #20
  40ad54:	42b0      	cmp	r0, r6
  40ad56:	4611      	mov	r1, r2
  40ad58:	f102 0201 	add.w	r2, r2, #1
  40ad5c:	d9f7      	bls.n	40ad4e <_dtoa_r+0x71e>
  40ad5e:	6461      	str	r1, [r4, #68]	; 0x44
  40ad60:	4620      	mov	r0, r4
  40ad62:	f001 fccb 	bl	40c6fc <_Balloc>
  40ad66:	2e0e      	cmp	r6, #14
  40ad68:	9009      	str	r0, [sp, #36]	; 0x24
  40ad6a:	6420      	str	r0, [r4, #64]	; 0x40
  40ad6c:	f63f ad6c 	bhi.w	40a848 <_dtoa_r+0x218>
  40ad70:	2d00      	cmp	r5, #0
  40ad72:	f43f ad69 	beq.w	40a848 <_dtoa_r+0x218>
  40ad76:	9d07      	ldr	r5, [sp, #28]
  40ad78:	2d00      	cmp	r5, #0
  40ad7a:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40ad7e:	f340 821b 	ble.w	40b1b8 <_dtoa_r+0xb88>
  40ad82:	4b51      	ldr	r3, [pc, #324]	; (40aec8 <_dtoa_r+0x898>)
  40ad84:	f005 020f 	and.w	r2, r5, #15
  40ad88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40ad8c:	112d      	asrs	r5, r5, #4
  40ad8e:	e9d3 6700 	ldrd	r6, r7, [r3]
  40ad92:	06eb      	lsls	r3, r5, #27
  40ad94:	f140 81cd 	bpl.w	40b132 <_dtoa_r+0xb02>
  40ad98:	4b4c      	ldr	r3, [pc, #304]	; (40aecc <_dtoa_r+0x89c>)
  40ad9a:	4650      	mov	r0, sl
  40ad9c:	4659      	mov	r1, fp
  40ad9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40ada2:	f003 fadb 	bl	40e35c <__aeabi_ddiv>
  40ada6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40adaa:	f005 050f 	and.w	r5, r5, #15
  40adae:	f04f 0803 	mov.w	r8, #3
  40adb2:	b18d      	cbz	r5, 40add8 <_dtoa_r+0x7a8>
  40adb4:	f8df a114 	ldr.w	sl, [pc, #276]	; 40aecc <_dtoa_r+0x89c>
  40adb8:	4630      	mov	r0, r6
  40adba:	4639      	mov	r1, r7
  40adbc:	07ee      	lsls	r6, r5, #31
  40adbe:	d505      	bpl.n	40adcc <_dtoa_r+0x79c>
  40adc0:	e9da 2300 	ldrd	r2, r3, [sl]
  40adc4:	f108 0801 	add.w	r8, r8, #1
  40adc8:	f003 f99e 	bl	40e108 <__aeabi_dmul>
  40adcc:	106d      	asrs	r5, r5, #1
  40adce:	f10a 0a08 	add.w	sl, sl, #8
  40add2:	d1f3      	bne.n	40adbc <_dtoa_r+0x78c>
  40add4:	4606      	mov	r6, r0
  40add6:	460f      	mov	r7, r1
  40add8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40addc:	4632      	mov	r2, r6
  40adde:	463b      	mov	r3, r7
  40ade0:	f003 fabc 	bl	40e35c <__aeabi_ddiv>
  40ade4:	4682      	mov	sl, r0
  40ade6:	468b      	mov	fp, r1
  40ade8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40adea:	b145      	cbz	r5, 40adfe <_dtoa_r+0x7ce>
  40adec:	4650      	mov	r0, sl
  40adee:	4659      	mov	r1, fp
  40adf0:	2200      	movs	r2, #0
  40adf2:	4b37      	ldr	r3, [pc, #220]	; (40aed0 <_dtoa_r+0x8a0>)
  40adf4:	f003 fbfa 	bl	40e5ec <__aeabi_dcmplt>
  40adf8:	2800      	cmp	r0, #0
  40adfa:	f040 82a9 	bne.w	40b350 <_dtoa_r+0xd20>
  40adfe:	4640      	mov	r0, r8
  40ae00:	f003 f91c 	bl	40e03c <__aeabi_i2d>
  40ae04:	4652      	mov	r2, sl
  40ae06:	465b      	mov	r3, fp
  40ae08:	f003 f97e 	bl	40e108 <__aeabi_dmul>
  40ae0c:	2200      	movs	r2, #0
  40ae0e:	4b31      	ldr	r3, [pc, #196]	; (40aed4 <_dtoa_r+0x8a4>)
  40ae10:	f002 ffc8 	bl	40dda4 <__adddf3>
  40ae14:	4606      	mov	r6, r0
  40ae16:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40ae1a:	f1b9 0f00 	cmp.w	r9, #0
  40ae1e:	f000 815a 	beq.w	40b0d6 <_dtoa_r+0xaa6>
  40ae22:	9d07      	ldr	r5, [sp, #28]
  40ae24:	9517      	str	r5, [sp, #92]	; 0x5c
  40ae26:	46c8      	mov	r8, r9
  40ae28:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ae2a:	2d00      	cmp	r5, #0
  40ae2c:	f000 8222 	beq.w	40b274 <_dtoa_r+0xc44>
  40ae30:	4b25      	ldr	r3, [pc, #148]	; (40aec8 <_dtoa_r+0x898>)
  40ae32:	4929      	ldr	r1, [pc, #164]	; (40aed8 <_dtoa_r+0x8a8>)
  40ae34:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40ae38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40ae3c:	2000      	movs	r0, #0
  40ae3e:	f003 fa8d 	bl	40e35c <__aeabi_ddiv>
  40ae42:	4632      	mov	r2, r6
  40ae44:	463b      	mov	r3, r7
  40ae46:	f002 ffab 	bl	40dda0 <__aeabi_dsub>
  40ae4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40ae4e:	4659      	mov	r1, fp
  40ae50:	4650      	mov	r0, sl
  40ae52:	f003 fbf3 	bl	40e63c <__aeabi_d2iz>
  40ae56:	4605      	mov	r5, r0
  40ae58:	f003 f8f0 	bl	40e03c <__aeabi_i2d>
  40ae5c:	4602      	mov	r2, r0
  40ae5e:	460b      	mov	r3, r1
  40ae60:	4650      	mov	r0, sl
  40ae62:	4659      	mov	r1, fp
  40ae64:	f002 ff9c 	bl	40dda0 <__aeabi_dsub>
  40ae68:	3530      	adds	r5, #48	; 0x30
  40ae6a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40ae6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40ae70:	b2ed      	uxtb	r5, r5
  40ae72:	7035      	strb	r5, [r6, #0]
  40ae74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40ae78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40ae7c:	f106 0b01 	add.w	fp, r6, #1
  40ae80:	f003 fbd2 	bl	40e628 <__aeabi_dcmpgt>
  40ae84:	2800      	cmp	r0, #0
  40ae86:	f040 82a9 	bne.w	40b3dc <_dtoa_r+0xdac>
  40ae8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40ae8e:	2000      	movs	r0, #0
  40ae90:	490f      	ldr	r1, [pc, #60]	; (40aed0 <_dtoa_r+0x8a0>)
  40ae92:	f002 ff85 	bl	40dda0 <__aeabi_dsub>
  40ae96:	4602      	mov	r2, r0
  40ae98:	460b      	mov	r3, r1
  40ae9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40ae9e:	f003 fbc3 	bl	40e628 <__aeabi_dcmpgt>
  40aea2:	2800      	cmp	r0, #0
  40aea4:	f040 82a0 	bne.w	40b3e8 <_dtoa_r+0xdb8>
  40aea8:	f1b8 0f01 	cmp.w	r8, #1
  40aeac:	f340 8180 	ble.w	40b1b0 <_dtoa_r+0xb80>
  40aeb0:	44b0      	add	r8, r6
  40aeb2:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40aeb6:	46a2      	mov	sl, r4
  40aeb8:	46c1      	mov	r9, r8
  40aeba:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40aebe:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40aec2:	e019      	b.n	40aef8 <_dtoa_r+0x8c8>
  40aec4:	fffffbee 	.word	0xfffffbee
  40aec8:	00410858 	.word	0x00410858
  40aecc:	00410920 	.word	0x00410920
  40aed0:	3ff00000 	.word	0x3ff00000
  40aed4:	401c0000 	.word	0x401c0000
  40aed8:	3fe00000 	.word	0x3fe00000
  40aedc:	2000      	movs	r0, #0
  40aede:	49a8      	ldr	r1, [pc, #672]	; (40b180 <_dtoa_r+0xb50>)
  40aee0:	f002 ff5e 	bl	40dda0 <__aeabi_dsub>
  40aee4:	4622      	mov	r2, r4
  40aee6:	462b      	mov	r3, r5
  40aee8:	f003 fb80 	bl	40e5ec <__aeabi_dcmplt>
  40aeec:	2800      	cmp	r0, #0
  40aeee:	f040 8279 	bne.w	40b3e4 <_dtoa_r+0xdb4>
  40aef2:	45cb      	cmp	fp, r9
  40aef4:	f000 8159 	beq.w	40b1aa <_dtoa_r+0xb7a>
  40aef8:	4620      	mov	r0, r4
  40aefa:	4629      	mov	r1, r5
  40aefc:	2200      	movs	r2, #0
  40aefe:	4ba1      	ldr	r3, [pc, #644]	; (40b184 <_dtoa_r+0xb54>)
  40af00:	f003 f902 	bl	40e108 <__aeabi_dmul>
  40af04:	2200      	movs	r2, #0
  40af06:	4b9f      	ldr	r3, [pc, #636]	; (40b184 <_dtoa_r+0xb54>)
  40af08:	4604      	mov	r4, r0
  40af0a:	460d      	mov	r5, r1
  40af0c:	4630      	mov	r0, r6
  40af0e:	4639      	mov	r1, r7
  40af10:	f003 f8fa 	bl	40e108 <__aeabi_dmul>
  40af14:	460f      	mov	r7, r1
  40af16:	4606      	mov	r6, r0
  40af18:	f003 fb90 	bl	40e63c <__aeabi_d2iz>
  40af1c:	4680      	mov	r8, r0
  40af1e:	f003 f88d 	bl	40e03c <__aeabi_i2d>
  40af22:	4602      	mov	r2, r0
  40af24:	460b      	mov	r3, r1
  40af26:	4630      	mov	r0, r6
  40af28:	4639      	mov	r1, r7
  40af2a:	f002 ff39 	bl	40dda0 <__aeabi_dsub>
  40af2e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40af32:	fa5f f888 	uxtb.w	r8, r8
  40af36:	4622      	mov	r2, r4
  40af38:	462b      	mov	r3, r5
  40af3a:	f80b 8b01 	strb.w	r8, [fp], #1
  40af3e:	4606      	mov	r6, r0
  40af40:	460f      	mov	r7, r1
  40af42:	f003 fb53 	bl	40e5ec <__aeabi_dcmplt>
  40af46:	4632      	mov	r2, r6
  40af48:	463b      	mov	r3, r7
  40af4a:	2800      	cmp	r0, #0
  40af4c:	d0c6      	beq.n	40aedc <_dtoa_r+0x8ac>
  40af4e:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40af50:	9607      	str	r6, [sp, #28]
  40af52:	4654      	mov	r4, sl
  40af54:	e539      	b.n	40a9ca <_dtoa_r+0x39a>
  40af56:	2600      	movs	r6, #0
  40af58:	960b      	str	r6, [sp, #44]	; 0x2c
  40af5a:	9825      	ldr	r0, [sp, #148]	; 0x94
  40af5c:	2800      	cmp	r0, #0
  40af5e:	dd3c      	ble.n	40afda <_dtoa_r+0x9aa>
  40af60:	4606      	mov	r6, r0
  40af62:	900f      	str	r0, [sp, #60]	; 0x3c
  40af64:	4681      	mov	r9, r0
  40af66:	e6ec      	b.n	40ad42 <_dtoa_r+0x712>
  40af68:	2601      	movs	r6, #1
  40af6a:	960b      	str	r6, [sp, #44]	; 0x2c
  40af6c:	e7f5      	b.n	40af5a <_dtoa_r+0x92a>
  40af6e:	f1b9 0f00 	cmp.w	r9, #0
  40af72:	f73f ac7c 	bgt.w	40a86e <_dtoa_r+0x23e>
  40af76:	f040 80c6 	bne.w	40b106 <_dtoa_r+0xad6>
  40af7a:	2200      	movs	r2, #0
  40af7c:	4b82      	ldr	r3, [pc, #520]	; (40b188 <_dtoa_r+0xb58>)
  40af7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40af82:	f003 f8c1 	bl	40e108 <__aeabi_dmul>
  40af86:	4652      	mov	r2, sl
  40af88:	465b      	mov	r3, fp
  40af8a:	f003 fb43 	bl	40e614 <__aeabi_dcmpge>
  40af8e:	46c8      	mov	r8, r9
  40af90:	464e      	mov	r6, r9
  40af92:	2800      	cmp	r0, #0
  40af94:	d07c      	beq.n	40b090 <_dtoa_r+0xa60>
  40af96:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40af98:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40af9c:	43ed      	mvns	r5, r5
  40af9e:	9507      	str	r5, [sp, #28]
  40afa0:	4641      	mov	r1, r8
  40afa2:	4620      	mov	r0, r4
  40afa4:	f001 fbd0 	bl	40c748 <_Bfree>
  40afa8:	2e00      	cmp	r6, #0
  40afaa:	f47f ae06 	bne.w	40abba <_dtoa_r+0x58a>
  40afae:	e50c      	b.n	40a9ca <_dtoa_r+0x39a>
  40afb0:	990a      	ldr	r1, [sp, #40]	; 0x28
  40afb2:	4620      	mov	r0, r4
  40afb4:	f001 fd14 	bl	40c9e0 <__pow5mult>
  40afb8:	900a      	str	r0, [sp, #40]	; 0x28
  40afba:	e56a      	b.n	40aa92 <_dtoa_r+0x462>
  40afbc:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40afbe:	2d00      	cmp	r5, #0
  40afc0:	f000 81b7 	beq.w	40b332 <_dtoa_r+0xd02>
  40afc4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40afc8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40afca:	9d08      	ldr	r5, [sp, #32]
  40afcc:	e527      	b.n	40aa1e <_dtoa_r+0x3ee>
  40afce:	4601      	mov	r1, r0
  40afd0:	4620      	mov	r0, r4
  40afd2:	f001 fbb9 	bl	40c748 <_Bfree>
  40afd6:	2201      	movs	r2, #1
  40afd8:	e67a      	b.n	40acd0 <_dtoa_r+0x6a0>
  40afda:	2601      	movs	r6, #1
  40afdc:	9625      	str	r6, [sp, #148]	; 0x94
  40afde:	960f      	str	r6, [sp, #60]	; 0x3c
  40afe0:	46b1      	mov	r9, r6
  40afe2:	2100      	movs	r1, #0
  40afe4:	6461      	str	r1, [r4, #68]	; 0x44
  40afe6:	e6bb      	b.n	40ad60 <_dtoa_r+0x730>
  40afe8:	980a      	ldr	r0, [sp, #40]	; 0x28
  40afea:	4641      	mov	r1, r8
  40afec:	f001 fda4 	bl	40cb38 <__mcmp>
  40aff0:	2800      	cmp	r0, #0
  40aff2:	f6bf ad8f 	bge.w	40ab14 <_dtoa_r+0x4e4>
  40aff6:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40affa:	990a      	ldr	r1, [sp, #40]	; 0x28
  40affc:	f10e 3eff 	add.w	lr, lr, #4294967295
  40b000:	4620      	mov	r0, r4
  40b002:	220a      	movs	r2, #10
  40b004:	2300      	movs	r3, #0
  40b006:	f8cd e01c 	str.w	lr, [sp, #28]
  40b00a:	f001 fba7 	bl	40c75c <__multadd>
  40b00e:	900a      	str	r0, [sp, #40]	; 0x28
  40b010:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b012:	2800      	cmp	r0, #0
  40b014:	f040 8207 	bne.w	40b426 <_dtoa_r+0xdf6>
  40b018:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40b01c:	e57a      	b.n	40ab14 <_dtoa_r+0x4e4>
  40b01e:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40b022:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40b026:	6918      	ldr	r0, [r3, #16]
  40b028:	f001 fbe4 	bl	40c7f4 <__hi0bits>
  40b02c:	f1c0 0020 	rsb	r0, r0, #32
  40b030:	e547      	b.n	40aac2 <_dtoa_r+0x492>
  40b032:	9809      	ldr	r0, [sp, #36]	; 0x24
  40b034:	f7ff bb2d 	b.w	40a692 <_dtoa_r+0x62>
  40b038:	f1ba 0f00 	cmp.w	sl, #0
  40b03c:	f47f ad3b 	bne.w	40aab6 <_dtoa_r+0x486>
  40b040:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40b044:	2b00      	cmp	r3, #0
  40b046:	f040 817b 	bne.w	40b340 <_dtoa_r+0xd10>
  40b04a:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40b04e:	0d3f      	lsrs	r7, r7, #20
  40b050:	053f      	lsls	r7, r7, #20
  40b052:	2f00      	cmp	r7, #0
  40b054:	f43f ad30 	beq.w	40aab8 <_dtoa_r+0x488>
  40b058:	9a08      	ldr	r2, [sp, #32]
  40b05a:	9b06      	ldr	r3, [sp, #24]
  40b05c:	3201      	adds	r2, #1
  40b05e:	3301      	adds	r3, #1
  40b060:	9208      	str	r2, [sp, #32]
  40b062:	9306      	str	r3, [sp, #24]
  40b064:	2701      	movs	r7, #1
  40b066:	e527      	b.n	40aab8 <_dtoa_r+0x488>
  40b068:	9924      	ldr	r1, [sp, #144]	; 0x90
  40b06a:	2902      	cmp	r1, #2
  40b06c:	f77f ad56 	ble.w	40ab1c <_dtoa_r+0x4ec>
  40b070:	f1b9 0f00 	cmp.w	r9, #0
  40b074:	d18f      	bne.n	40af96 <_dtoa_r+0x966>
  40b076:	4641      	mov	r1, r8
  40b078:	464b      	mov	r3, r9
  40b07a:	2205      	movs	r2, #5
  40b07c:	4620      	mov	r0, r4
  40b07e:	f001 fb6d 	bl	40c75c <__multadd>
  40b082:	4680      	mov	r8, r0
  40b084:	4641      	mov	r1, r8
  40b086:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b088:	f001 fd56 	bl	40cb38 <__mcmp>
  40b08c:	2800      	cmp	r0, #0
  40b08e:	dd82      	ble.n	40af96 <_dtoa_r+0x966>
  40b090:	9d07      	ldr	r5, [sp, #28]
  40b092:	3501      	adds	r5, #1
  40b094:	9507      	str	r5, [sp, #28]
  40b096:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b098:	2331      	movs	r3, #49	; 0x31
  40b09a:	702b      	strb	r3, [r5, #0]
  40b09c:	f105 0b01 	add.w	fp, r5, #1
  40b0a0:	e77e      	b.n	40afa0 <_dtoa_r+0x970>
  40b0a2:	9807      	ldr	r0, [sp, #28]
  40b0a4:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b0a6:	2331      	movs	r3, #49	; 0x31
  40b0a8:	3001      	adds	r0, #1
  40b0aa:	9007      	str	r0, [sp, #28]
  40b0ac:	700b      	strb	r3, [r1, #0]
  40b0ae:	e576      	b.n	40ab9e <_dtoa_r+0x56e>
  40b0b0:	46a3      	mov	fp, r4
  40b0b2:	9c03      	ldr	r4, [sp, #12]
  40b0b4:	e489      	b.n	40a9ca <_dtoa_r+0x39a>
  40b0b6:	4640      	mov	r0, r8
  40b0b8:	f002 ffc0 	bl	40e03c <__aeabi_i2d>
  40b0bc:	4602      	mov	r2, r0
  40b0be:	460b      	mov	r3, r1
  40b0c0:	4650      	mov	r0, sl
  40b0c2:	4659      	mov	r1, fp
  40b0c4:	f003 f820 	bl	40e108 <__aeabi_dmul>
  40b0c8:	2200      	movs	r2, #0
  40b0ca:	4b30      	ldr	r3, [pc, #192]	; (40b18c <_dtoa_r+0xb5c>)
  40b0cc:	f002 fe6a 	bl	40dda4 <__adddf3>
  40b0d0:	4606      	mov	r6, r0
  40b0d2:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40b0d6:	4650      	mov	r0, sl
  40b0d8:	4659      	mov	r1, fp
  40b0da:	2200      	movs	r2, #0
  40b0dc:	4b2a      	ldr	r3, [pc, #168]	; (40b188 <_dtoa_r+0xb58>)
  40b0de:	f002 fe5f 	bl	40dda0 <__aeabi_dsub>
  40b0e2:	4632      	mov	r2, r6
  40b0e4:	463b      	mov	r3, r7
  40b0e6:	4682      	mov	sl, r0
  40b0e8:	468b      	mov	fp, r1
  40b0ea:	f003 fa9d 	bl	40e628 <__aeabi_dcmpgt>
  40b0ee:	2800      	cmp	r0, #0
  40b0f0:	f040 80bc 	bne.w	40b26c <_dtoa_r+0xc3c>
  40b0f4:	4632      	mov	r2, r6
  40b0f6:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40b0fa:	4650      	mov	r0, sl
  40b0fc:	4659      	mov	r1, fp
  40b0fe:	f003 fa75 	bl	40e5ec <__aeabi_dcmplt>
  40b102:	2800      	cmp	r0, #0
  40b104:	d054      	beq.n	40b1b0 <_dtoa_r+0xb80>
  40b106:	f04f 0800 	mov.w	r8, #0
  40b10a:	4646      	mov	r6, r8
  40b10c:	e743      	b.n	40af96 <_dtoa_r+0x966>
  40b10e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b110:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40b112:	4620      	mov	r0, r4
  40b114:	f001 fc64 	bl	40c9e0 <__pow5mult>
  40b118:	900a      	str	r0, [sp, #40]	; 0x28
  40b11a:	e4ba      	b.n	40aa92 <_dtoa_r+0x462>
  40b11c:	2601      	movs	r6, #1
  40b11e:	960b      	str	r6, [sp, #44]	; 0x2c
  40b120:	e602      	b.n	40ad28 <_dtoa_r+0x6f8>
  40b122:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40b124:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40b126:	970c      	str	r7, [sp, #48]	; 0x30
  40b128:	1b7b      	subs	r3, r7, r5
  40b12a:	441e      	add	r6, r3
  40b12c:	960d      	str	r6, [sp, #52]	; 0x34
  40b12e:	2700      	movs	r7, #0
  40b130:	e46f      	b.n	40aa12 <_dtoa_r+0x3e2>
  40b132:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40b136:	f04f 0802 	mov.w	r8, #2
  40b13a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40b13e:	e638      	b.n	40adb2 <_dtoa_r+0x782>
  40b140:	2a00      	cmp	r2, #0
  40b142:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b146:	46d9      	mov	r9, fp
  40b148:	dd11      	ble.n	40b16e <_dtoa_r+0xb3e>
  40b14a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b14c:	2201      	movs	r2, #1
  40b14e:	4620      	mov	r0, r4
  40b150:	f001 fc94 	bl	40ca7c <__lshift>
  40b154:	4641      	mov	r1, r8
  40b156:	900a      	str	r0, [sp, #40]	; 0x28
  40b158:	f001 fcee 	bl	40cb38 <__mcmp>
  40b15c:	2800      	cmp	r0, #0
  40b15e:	f340 815b 	ble.w	40b418 <_dtoa_r+0xde8>
  40b162:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b166:	f000 811a 	beq.w	40b39e <_dtoa_r+0xd6e>
  40b16a:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40b16e:	9b06      	ldr	r3, [sp, #24]
  40b170:	4635      	mov	r5, r6
  40b172:	f883 a000 	strb.w	sl, [r3]
  40b176:	f103 0b01 	add.w	fp, r3, #1
  40b17a:	463e      	mov	r6, r7
  40b17c:	e50f      	b.n	40ab9e <_dtoa_r+0x56e>
  40b17e:	bf00      	nop
  40b180:	3ff00000 	.word	0x3ff00000
  40b184:	40240000 	.word	0x40240000
  40b188:	40140000 	.word	0x40140000
  40b18c:	401c0000 	.word	0x401c0000
  40b190:	d103      	bne.n	40b19a <_dtoa_r+0xb6a>
  40b192:	f01a 0f01 	tst.w	sl, #1
  40b196:	f47f acf2 	bne.w	40ab7e <_dtoa_r+0x54e>
  40b19a:	465b      	mov	r3, fp
  40b19c:	469b      	mov	fp, r3
  40b19e:	3b01      	subs	r3, #1
  40b1a0:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40b1a4:	2a30      	cmp	r2, #48	; 0x30
  40b1a6:	d0f9      	beq.n	40b19c <_dtoa_r+0xb6c>
  40b1a8:	e4f9      	b.n	40ab9e <_dtoa_r+0x56e>
  40b1aa:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40b1ae:	4654      	mov	r4, sl
  40b1b0:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40b1b4:	f7ff bb48 	b.w	40a848 <_dtoa_r+0x218>
  40b1b8:	9e07      	ldr	r6, [sp, #28]
  40b1ba:	4275      	negs	r5, r6
  40b1bc:	2d00      	cmp	r5, #0
  40b1be:	f000 80c2 	beq.w	40b346 <_dtoa_r+0xd16>
  40b1c2:	4ba3      	ldr	r3, [pc, #652]	; (40b450 <_dtoa_r+0xe20>)
  40b1c4:	f005 020f 	and.w	r2, r5, #15
  40b1c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b1d0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40b1d4:	f002 ff98 	bl	40e108 <__aeabi_dmul>
  40b1d8:	112d      	asrs	r5, r5, #4
  40b1da:	4682      	mov	sl, r0
  40b1dc:	468b      	mov	fp, r1
  40b1de:	f000 812d 	beq.w	40b43c <_dtoa_r+0xe0c>
  40b1e2:	4e9c      	ldr	r6, [pc, #624]	; (40b454 <_dtoa_r+0xe24>)
  40b1e4:	f04f 0802 	mov.w	r8, #2
  40b1e8:	07ea      	lsls	r2, r5, #31
  40b1ea:	d505      	bpl.n	40b1f8 <_dtoa_r+0xbc8>
  40b1ec:	e9d6 2300 	ldrd	r2, r3, [r6]
  40b1f0:	f108 0801 	add.w	r8, r8, #1
  40b1f4:	f002 ff88 	bl	40e108 <__aeabi_dmul>
  40b1f8:	106d      	asrs	r5, r5, #1
  40b1fa:	f106 0608 	add.w	r6, r6, #8
  40b1fe:	d1f3      	bne.n	40b1e8 <_dtoa_r+0xbb8>
  40b200:	4682      	mov	sl, r0
  40b202:	468b      	mov	fp, r1
  40b204:	e5f0      	b.n	40ade8 <_dtoa_r+0x7b8>
  40b206:	9e07      	ldr	r6, [sp, #28]
  40b208:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b20a:	2230      	movs	r2, #48	; 0x30
  40b20c:	702a      	strb	r2, [r5, #0]
  40b20e:	3601      	adds	r6, #1
  40b210:	2231      	movs	r2, #49	; 0x31
  40b212:	9607      	str	r6, [sp, #28]
  40b214:	701a      	strb	r2, [r3, #0]
  40b216:	f7ff bbd8 	b.w	40a9ca <_dtoa_r+0x39a>
  40b21a:	6871      	ldr	r1, [r6, #4]
  40b21c:	4620      	mov	r0, r4
  40b21e:	f001 fa6d 	bl	40c6fc <_Balloc>
  40b222:	6933      	ldr	r3, [r6, #16]
  40b224:	1c9a      	adds	r2, r3, #2
  40b226:	4605      	mov	r5, r0
  40b228:	0092      	lsls	r2, r2, #2
  40b22a:	f106 010c 	add.w	r1, r6, #12
  40b22e:	300c      	adds	r0, #12
  40b230:	f7fb ff08 	bl	407044 <memcpy>
  40b234:	4620      	mov	r0, r4
  40b236:	4629      	mov	r1, r5
  40b238:	2201      	movs	r2, #1
  40b23a:	f001 fc1f 	bl	40ca7c <__lshift>
  40b23e:	4607      	mov	r7, r0
  40b240:	e504      	b.n	40ac4c <_dtoa_r+0x61c>
  40b242:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b246:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b24a:	f000 80a8 	beq.w	40b39e <_dtoa_r+0xd6e>
  40b24e:	9d06      	ldr	r5, [sp, #24]
  40b250:	f10a 0301 	add.w	r3, sl, #1
  40b254:	702b      	strb	r3, [r5, #0]
  40b256:	4635      	mov	r5, r6
  40b258:	9e06      	ldr	r6, [sp, #24]
  40b25a:	f106 0b01 	add.w	fp, r6, #1
  40b25e:	463e      	mov	r6, r7
  40b260:	e49d      	b.n	40ab9e <_dtoa_r+0x56e>
  40b262:	4635      	mov	r5, r6
  40b264:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b268:	463e      	mov	r6, r7
  40b26a:	e47c      	b.n	40ab66 <_dtoa_r+0x536>
  40b26c:	f04f 0800 	mov.w	r8, #0
  40b270:	4646      	mov	r6, r8
  40b272:	e70d      	b.n	40b090 <_dtoa_r+0xa60>
  40b274:	4976      	ldr	r1, [pc, #472]	; (40b450 <_dtoa_r+0xe20>)
  40b276:	f108 35ff 	add.w	r5, r8, #4294967295
  40b27a:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40b27e:	4632      	mov	r2, r6
  40b280:	463b      	mov	r3, r7
  40b282:	e9d1 0100 	ldrd	r0, r1, [r1]
  40b286:	9510      	str	r5, [sp, #64]	; 0x40
  40b288:	f002 ff3e 	bl	40e108 <__aeabi_dmul>
  40b28c:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40b290:	4659      	mov	r1, fp
  40b292:	4650      	mov	r0, sl
  40b294:	f003 f9d2 	bl	40e63c <__aeabi_d2iz>
  40b298:	4605      	mov	r5, r0
  40b29a:	f002 fecf 	bl	40e03c <__aeabi_i2d>
  40b29e:	4602      	mov	r2, r0
  40b2a0:	460b      	mov	r3, r1
  40b2a2:	4650      	mov	r0, sl
  40b2a4:	4659      	mov	r1, fp
  40b2a6:	f002 fd7b 	bl	40dda0 <__aeabi_dsub>
  40b2aa:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40b2ae:	3530      	adds	r5, #48	; 0x30
  40b2b0:	f1b8 0f01 	cmp.w	r8, #1
  40b2b4:	4606      	mov	r6, r0
  40b2b6:	460f      	mov	r7, r1
  40b2b8:	f88e 5000 	strb.w	r5, [lr]
  40b2bc:	f10e 0b01 	add.w	fp, lr, #1
  40b2c0:	d01e      	beq.n	40b300 <_dtoa_r+0xcd0>
  40b2c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b2c4:	1e6b      	subs	r3, r5, #1
  40b2c6:	eb03 0a08 	add.w	sl, r3, r8
  40b2ca:	2200      	movs	r2, #0
  40b2cc:	4b62      	ldr	r3, [pc, #392]	; (40b458 <_dtoa_r+0xe28>)
  40b2ce:	f002 ff1b 	bl	40e108 <__aeabi_dmul>
  40b2d2:	460f      	mov	r7, r1
  40b2d4:	4606      	mov	r6, r0
  40b2d6:	f003 f9b1 	bl	40e63c <__aeabi_d2iz>
  40b2da:	4680      	mov	r8, r0
  40b2dc:	f002 feae 	bl	40e03c <__aeabi_i2d>
  40b2e0:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b2e4:	4602      	mov	r2, r0
  40b2e6:	460b      	mov	r3, r1
  40b2e8:	4630      	mov	r0, r6
  40b2ea:	4639      	mov	r1, r7
  40b2ec:	f002 fd58 	bl	40dda0 <__aeabi_dsub>
  40b2f0:	f805 8f01 	strb.w	r8, [r5, #1]!
  40b2f4:	4555      	cmp	r5, sl
  40b2f6:	d1e8      	bne.n	40b2ca <_dtoa_r+0xc9a>
  40b2f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b2fa:	4606      	mov	r6, r0
  40b2fc:	460f      	mov	r7, r1
  40b2fe:	44ab      	add	fp, r5
  40b300:	2200      	movs	r2, #0
  40b302:	4b56      	ldr	r3, [pc, #344]	; (40b45c <_dtoa_r+0xe2c>)
  40b304:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40b308:	f002 fd4c 	bl	40dda4 <__adddf3>
  40b30c:	4632      	mov	r2, r6
  40b30e:	463b      	mov	r3, r7
  40b310:	f003 f96c 	bl	40e5ec <__aeabi_dcmplt>
  40b314:	2800      	cmp	r0, #0
  40b316:	d04d      	beq.n	40b3b4 <_dtoa_r+0xd84>
  40b318:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b31a:	9607      	str	r6, [sp, #28]
  40b31c:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40b320:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b322:	f7ff bb4b 	b.w	40a9bc <_dtoa_r+0x38c>
  40b326:	9e08      	ldr	r6, [sp, #32]
  40b328:	2300      	movs	r3, #0
  40b32a:	ebc9 0506 	rsb	r5, r9, r6
  40b32e:	f7ff bb76 	b.w	40aa1e <_dtoa_r+0x3ee>
  40b332:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40b334:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b336:	9d08      	ldr	r5, [sp, #32]
  40b338:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40b33c:	f7ff bb6f 	b.w	40aa1e <_dtoa_r+0x3ee>
  40b340:	4657      	mov	r7, sl
  40b342:	f7ff bbb9 	b.w	40aab8 <_dtoa_r+0x488>
  40b346:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40b34a:	f04f 0802 	mov.w	r8, #2
  40b34e:	e54b      	b.n	40ade8 <_dtoa_r+0x7b8>
  40b350:	f1b9 0f00 	cmp.w	r9, #0
  40b354:	f43f aeaf 	beq.w	40b0b6 <_dtoa_r+0xa86>
  40b358:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40b35a:	2e00      	cmp	r6, #0
  40b35c:	f77f af28 	ble.w	40b1b0 <_dtoa_r+0xb80>
  40b360:	2200      	movs	r2, #0
  40b362:	4b3d      	ldr	r3, [pc, #244]	; (40b458 <_dtoa_r+0xe28>)
  40b364:	4650      	mov	r0, sl
  40b366:	4659      	mov	r1, fp
  40b368:	f002 fece 	bl	40e108 <__aeabi_dmul>
  40b36c:	4682      	mov	sl, r0
  40b36e:	f108 0001 	add.w	r0, r8, #1
  40b372:	468b      	mov	fp, r1
  40b374:	f002 fe62 	bl	40e03c <__aeabi_i2d>
  40b378:	4602      	mov	r2, r0
  40b37a:	460b      	mov	r3, r1
  40b37c:	4650      	mov	r0, sl
  40b37e:	4659      	mov	r1, fp
  40b380:	f002 fec2 	bl	40e108 <__aeabi_dmul>
  40b384:	2200      	movs	r2, #0
  40b386:	4b36      	ldr	r3, [pc, #216]	; (40b460 <_dtoa_r+0xe30>)
  40b388:	f002 fd0c 	bl	40dda4 <__adddf3>
  40b38c:	9d07      	ldr	r5, [sp, #28]
  40b38e:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40b392:	3d01      	subs	r5, #1
  40b394:	4606      	mov	r6, r0
  40b396:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40b39a:	9517      	str	r5, [sp, #92]	; 0x5c
  40b39c:	e544      	b.n	40ae28 <_dtoa_r+0x7f8>
  40b39e:	4635      	mov	r5, r6
  40b3a0:	9b06      	ldr	r3, [sp, #24]
  40b3a2:	9e06      	ldr	r6, [sp, #24]
  40b3a4:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b3a6:	2239      	movs	r2, #57	; 0x39
  40b3a8:	7032      	strb	r2, [r6, #0]
  40b3aa:	f103 0b01 	add.w	fp, r3, #1
  40b3ae:	463e      	mov	r6, r7
  40b3b0:	f7ff bbef 	b.w	40ab92 <_dtoa_r+0x562>
  40b3b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40b3b8:	2000      	movs	r0, #0
  40b3ba:	4928      	ldr	r1, [pc, #160]	; (40b45c <_dtoa_r+0xe2c>)
  40b3bc:	f002 fcf0 	bl	40dda0 <__aeabi_dsub>
  40b3c0:	4632      	mov	r2, r6
  40b3c2:	463b      	mov	r3, r7
  40b3c4:	f003 f930 	bl	40e628 <__aeabi_dcmpgt>
  40b3c8:	2800      	cmp	r0, #0
  40b3ca:	f43f aef1 	beq.w	40b1b0 <_dtoa_r+0xb80>
  40b3ce:	465b      	mov	r3, fp
  40b3d0:	469b      	mov	fp, r3
  40b3d2:	3b01      	subs	r3, #1
  40b3d4:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40b3d8:	2a30      	cmp	r2, #48	; 0x30
  40b3da:	d0f9      	beq.n	40b3d0 <_dtoa_r+0xda0>
  40b3dc:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40b3de:	9507      	str	r5, [sp, #28]
  40b3e0:	f7ff baf3 	b.w	40a9ca <_dtoa_r+0x39a>
  40b3e4:	4645      	mov	r5, r8
  40b3e6:	4654      	mov	r4, sl
  40b3e8:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b3ea:	9607      	str	r6, [sp, #28]
  40b3ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b3ee:	f7ff bae5 	b.w	40a9bc <_dtoa_r+0x38c>
  40b3f2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b3f6:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b3fa:	d0d0      	beq.n	40b39e <_dtoa_r+0xd6e>
  40b3fc:	9b03      	ldr	r3, [sp, #12]
  40b3fe:	4635      	mov	r5, r6
  40b400:	2b00      	cmp	r3, #0
  40b402:	9e06      	ldr	r6, [sp, #24]
  40b404:	bfc8      	it	gt
  40b406:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40b40a:	f886 a000 	strb.w	sl, [r6]
  40b40e:	f106 0b01 	add.w	fp, r6, #1
  40b412:	463e      	mov	r6, r7
  40b414:	f7ff bbc3 	b.w	40ab9e <_dtoa_r+0x56e>
  40b418:	f47f aea9 	bne.w	40b16e <_dtoa_r+0xb3e>
  40b41c:	f01a 0f01 	tst.w	sl, #1
  40b420:	f43f aea5 	beq.w	40b16e <_dtoa_r+0xb3e>
  40b424:	e69d      	b.n	40b162 <_dtoa_r+0xb32>
  40b426:	4631      	mov	r1, r6
  40b428:	4620      	mov	r0, r4
  40b42a:	220a      	movs	r2, #10
  40b42c:	2300      	movs	r3, #0
  40b42e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40b432:	f001 f993 	bl	40c75c <__multadd>
  40b436:	4606      	mov	r6, r0
  40b438:	f7ff bb6c 	b.w	40ab14 <_dtoa_r+0x4e4>
  40b43c:	f04f 0802 	mov.w	r8, #2
  40b440:	e4d2      	b.n	40ade8 <_dtoa_r+0x7b8>
  40b442:	f43f ab52 	beq.w	40aaea <_dtoa_r+0x4ba>
  40b446:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40b44a:	f7ff bbe2 	b.w	40ac12 <_dtoa_r+0x5e2>
  40b44e:	bf00      	nop
  40b450:	00410858 	.word	0x00410858
  40b454:	00410920 	.word	0x00410920
  40b458:	40240000 	.word	0x40240000
  40b45c:	3fe00000 	.word	0x3fe00000
  40b460:	401c0000 	.word	0x401c0000
  40b464:	f3af 8000 	nop.w

0040b468 <__sflush_r>:
  40b468:	898b      	ldrh	r3, [r1, #12]
  40b46a:	b29a      	uxth	r2, r3
  40b46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b470:	460d      	mov	r5, r1
  40b472:	0711      	lsls	r1, r2, #28
  40b474:	4680      	mov	r8, r0
  40b476:	d43c      	bmi.n	40b4f2 <__sflush_r+0x8a>
  40b478:	686a      	ldr	r2, [r5, #4]
  40b47a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40b47e:	2a00      	cmp	r2, #0
  40b480:	81ab      	strh	r3, [r5, #12]
  40b482:	dd59      	ble.n	40b538 <__sflush_r+0xd0>
  40b484:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b486:	2c00      	cmp	r4, #0
  40b488:	d04b      	beq.n	40b522 <__sflush_r+0xba>
  40b48a:	b29b      	uxth	r3, r3
  40b48c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40b490:	2100      	movs	r1, #0
  40b492:	b292      	uxth	r2, r2
  40b494:	f8d8 6000 	ldr.w	r6, [r8]
  40b498:	f8c8 1000 	str.w	r1, [r8]
  40b49c:	2a00      	cmp	r2, #0
  40b49e:	d04f      	beq.n	40b540 <__sflush_r+0xd8>
  40b4a0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40b4a2:	075f      	lsls	r7, r3, #29
  40b4a4:	d505      	bpl.n	40b4b2 <__sflush_r+0x4a>
  40b4a6:	6869      	ldr	r1, [r5, #4]
  40b4a8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40b4aa:	1a52      	subs	r2, r2, r1
  40b4ac:	b10b      	cbz	r3, 40b4b2 <__sflush_r+0x4a>
  40b4ae:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40b4b0:	1ad2      	subs	r2, r2, r3
  40b4b2:	4640      	mov	r0, r8
  40b4b4:	69e9      	ldr	r1, [r5, #28]
  40b4b6:	2300      	movs	r3, #0
  40b4b8:	47a0      	blx	r4
  40b4ba:	1c44      	adds	r4, r0, #1
  40b4bc:	d04a      	beq.n	40b554 <__sflush_r+0xec>
  40b4be:	89aa      	ldrh	r2, [r5, #12]
  40b4c0:	692b      	ldr	r3, [r5, #16]
  40b4c2:	602b      	str	r3, [r5, #0]
  40b4c4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40b4c8:	b29b      	uxth	r3, r3
  40b4ca:	2200      	movs	r2, #0
  40b4cc:	606a      	str	r2, [r5, #4]
  40b4ce:	04da      	lsls	r2, r3, #19
  40b4d0:	81ab      	strh	r3, [r5, #12]
  40b4d2:	d44c      	bmi.n	40b56e <__sflush_r+0x106>
  40b4d4:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40b4d6:	f8c8 6000 	str.w	r6, [r8]
  40b4da:	b311      	cbz	r1, 40b522 <__sflush_r+0xba>
  40b4dc:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40b4e0:	4299      	cmp	r1, r3
  40b4e2:	d002      	beq.n	40b4ea <__sflush_r+0x82>
  40b4e4:	4640      	mov	r0, r8
  40b4e6:	f000 faa1 	bl	40ba2c <_free_r>
  40b4ea:	2000      	movs	r0, #0
  40b4ec:	6328      	str	r0, [r5, #48]	; 0x30
  40b4ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b4f2:	692e      	ldr	r6, [r5, #16]
  40b4f4:	b1ae      	cbz	r6, 40b522 <__sflush_r+0xba>
  40b4f6:	682c      	ldr	r4, [r5, #0]
  40b4f8:	602e      	str	r6, [r5, #0]
  40b4fa:	0791      	lsls	r1, r2, #30
  40b4fc:	bf0c      	ite	eq
  40b4fe:	696b      	ldreq	r3, [r5, #20]
  40b500:	2300      	movne	r3, #0
  40b502:	1ba4      	subs	r4, r4, r6
  40b504:	60ab      	str	r3, [r5, #8]
  40b506:	e00a      	b.n	40b51e <__sflush_r+0xb6>
  40b508:	4632      	mov	r2, r6
  40b50a:	4623      	mov	r3, r4
  40b50c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40b50e:	69e9      	ldr	r1, [r5, #28]
  40b510:	4640      	mov	r0, r8
  40b512:	47b8      	blx	r7
  40b514:	2800      	cmp	r0, #0
  40b516:	ebc0 0404 	rsb	r4, r0, r4
  40b51a:	4406      	add	r6, r0
  40b51c:	dd04      	ble.n	40b528 <__sflush_r+0xc0>
  40b51e:	2c00      	cmp	r4, #0
  40b520:	dcf2      	bgt.n	40b508 <__sflush_r+0xa0>
  40b522:	2000      	movs	r0, #0
  40b524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b528:	89ab      	ldrh	r3, [r5, #12]
  40b52a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b52e:	81ab      	strh	r3, [r5, #12]
  40b530:	f04f 30ff 	mov.w	r0, #4294967295
  40b534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b538:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40b53a:	2a00      	cmp	r2, #0
  40b53c:	dca2      	bgt.n	40b484 <__sflush_r+0x1c>
  40b53e:	e7f0      	b.n	40b522 <__sflush_r+0xba>
  40b540:	2301      	movs	r3, #1
  40b542:	4640      	mov	r0, r8
  40b544:	69e9      	ldr	r1, [r5, #28]
  40b546:	47a0      	blx	r4
  40b548:	1c43      	adds	r3, r0, #1
  40b54a:	4602      	mov	r2, r0
  40b54c:	d01e      	beq.n	40b58c <__sflush_r+0x124>
  40b54e:	89ab      	ldrh	r3, [r5, #12]
  40b550:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b552:	e7a6      	b.n	40b4a2 <__sflush_r+0x3a>
  40b554:	f8d8 3000 	ldr.w	r3, [r8]
  40b558:	b95b      	cbnz	r3, 40b572 <__sflush_r+0x10a>
  40b55a:	89a9      	ldrh	r1, [r5, #12]
  40b55c:	606b      	str	r3, [r5, #4]
  40b55e:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
  40b562:	b29b      	uxth	r3, r3
  40b564:	692a      	ldr	r2, [r5, #16]
  40b566:	81ab      	strh	r3, [r5, #12]
  40b568:	04db      	lsls	r3, r3, #19
  40b56a:	602a      	str	r2, [r5, #0]
  40b56c:	d5b2      	bpl.n	40b4d4 <__sflush_r+0x6c>
  40b56e:	6528      	str	r0, [r5, #80]	; 0x50
  40b570:	e7b0      	b.n	40b4d4 <__sflush_r+0x6c>
  40b572:	2b1d      	cmp	r3, #29
  40b574:	d001      	beq.n	40b57a <__sflush_r+0x112>
  40b576:	2b16      	cmp	r3, #22
  40b578:	d119      	bne.n	40b5ae <__sflush_r+0x146>
  40b57a:	89aa      	ldrh	r2, [r5, #12]
  40b57c:	692b      	ldr	r3, [r5, #16]
  40b57e:	602b      	str	r3, [r5, #0]
  40b580:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40b584:	2300      	movs	r3, #0
  40b586:	81aa      	strh	r2, [r5, #12]
  40b588:	606b      	str	r3, [r5, #4]
  40b58a:	e7a3      	b.n	40b4d4 <__sflush_r+0x6c>
  40b58c:	f8d8 3000 	ldr.w	r3, [r8]
  40b590:	2b00      	cmp	r3, #0
  40b592:	d0dc      	beq.n	40b54e <__sflush_r+0xe6>
  40b594:	2b1d      	cmp	r3, #29
  40b596:	d007      	beq.n	40b5a8 <__sflush_r+0x140>
  40b598:	2b16      	cmp	r3, #22
  40b59a:	d005      	beq.n	40b5a8 <__sflush_r+0x140>
  40b59c:	89ab      	ldrh	r3, [r5, #12]
  40b59e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b5a2:	81ab      	strh	r3, [r5, #12]
  40b5a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b5a8:	f8c8 6000 	str.w	r6, [r8]
  40b5ac:	e7b9      	b.n	40b522 <__sflush_r+0xba>
  40b5ae:	89ab      	ldrh	r3, [r5, #12]
  40b5b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b5b4:	81ab      	strh	r3, [r5, #12]
  40b5b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b5ba:	bf00      	nop

0040b5bc <_fflush_r>:
  40b5bc:	b510      	push	{r4, lr}
  40b5be:	4604      	mov	r4, r0
  40b5c0:	b082      	sub	sp, #8
  40b5c2:	b108      	cbz	r0, 40b5c8 <_fflush_r+0xc>
  40b5c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b5c6:	b153      	cbz	r3, 40b5de <_fflush_r+0x22>
  40b5c8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40b5cc:	b908      	cbnz	r0, 40b5d2 <_fflush_r+0x16>
  40b5ce:	b002      	add	sp, #8
  40b5d0:	bd10      	pop	{r4, pc}
  40b5d2:	4620      	mov	r0, r4
  40b5d4:	b002      	add	sp, #8
  40b5d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40b5da:	f7ff bf45 	b.w	40b468 <__sflush_r>
  40b5de:	9101      	str	r1, [sp, #4]
  40b5e0:	f000 f81a 	bl	40b618 <__sinit>
  40b5e4:	9901      	ldr	r1, [sp, #4]
  40b5e6:	e7ef      	b.n	40b5c8 <_fflush_r+0xc>

0040b5e8 <fflush>:
  40b5e8:	b120      	cbz	r0, 40b5f4 <fflush+0xc>
  40b5ea:	4b05      	ldr	r3, [pc, #20]	; (40b600 <fflush+0x18>)
  40b5ec:	4601      	mov	r1, r0
  40b5ee:	6818      	ldr	r0, [r3, #0]
  40b5f0:	f7ff bfe4 	b.w	40b5bc <_fflush_r>
  40b5f4:	4b03      	ldr	r3, [pc, #12]	; (40b604 <fflush+0x1c>)
  40b5f6:	4904      	ldr	r1, [pc, #16]	; (40b608 <fflush+0x20>)
  40b5f8:	6818      	ldr	r0, [r3, #0]
  40b5fa:	f000 bc97 	b.w	40bf2c <_fwalk_reent>
  40b5fe:	bf00      	nop
  40b600:	20001590 	.word	0x20001590
  40b604:	00410694 	.word	0x00410694
  40b608:	0040b5bd 	.word	0x0040b5bd

0040b60c <_cleanup_r>:
  40b60c:	4901      	ldr	r1, [pc, #4]	; (40b614 <_cleanup_r+0x8>)
  40b60e:	f000 bc67 	b.w	40bee0 <_fwalk>
  40b612:	bf00      	nop
  40b614:	0040dced 	.word	0x0040dced

0040b618 <__sinit>:
  40b618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b61c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40b61e:	b083      	sub	sp, #12
  40b620:	4607      	mov	r7, r0
  40b622:	2c00      	cmp	r4, #0
  40b624:	d165      	bne.n	40b6f2 <__sinit+0xda>
  40b626:	6845      	ldr	r5, [r0, #4]
  40b628:	4833      	ldr	r0, [pc, #204]	; (40b6f8 <__sinit+0xe0>)
  40b62a:	63f8      	str	r0, [r7, #60]	; 0x3c
  40b62c:	2304      	movs	r3, #4
  40b62e:	2103      	movs	r1, #3
  40b630:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40b634:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40b638:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40b63c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40b640:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40b644:	81ab      	strh	r3, [r5, #12]
  40b646:	602c      	str	r4, [r5, #0]
  40b648:	606c      	str	r4, [r5, #4]
  40b64a:	60ac      	str	r4, [r5, #8]
  40b64c:	666c      	str	r4, [r5, #100]	; 0x64
  40b64e:	81ec      	strh	r4, [r5, #14]
  40b650:	612c      	str	r4, [r5, #16]
  40b652:	616c      	str	r4, [r5, #20]
  40b654:	61ac      	str	r4, [r5, #24]
  40b656:	4621      	mov	r1, r4
  40b658:	2208      	movs	r2, #8
  40b65a:	f7fb fded 	bl	407238 <memset>
  40b65e:	68be      	ldr	r6, [r7, #8]
  40b660:	f8df b098 	ldr.w	fp, [pc, #152]	; 40b6fc <__sinit+0xe4>
  40b664:	f8df a098 	ldr.w	sl, [pc, #152]	; 40b700 <__sinit+0xe8>
  40b668:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40b704 <__sinit+0xec>
  40b66c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40b708 <__sinit+0xf0>
  40b670:	61ed      	str	r5, [r5, #28]
  40b672:	2301      	movs	r3, #1
  40b674:	2209      	movs	r2, #9
  40b676:	f8c5 b020 	str.w	fp, [r5, #32]
  40b67a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40b67e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40b682:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40b686:	4621      	mov	r1, r4
  40b688:	81f3      	strh	r3, [r6, #14]
  40b68a:	81b2      	strh	r2, [r6, #12]
  40b68c:	6034      	str	r4, [r6, #0]
  40b68e:	6074      	str	r4, [r6, #4]
  40b690:	60b4      	str	r4, [r6, #8]
  40b692:	6674      	str	r4, [r6, #100]	; 0x64
  40b694:	6134      	str	r4, [r6, #16]
  40b696:	6174      	str	r4, [r6, #20]
  40b698:	61b4      	str	r4, [r6, #24]
  40b69a:	2208      	movs	r2, #8
  40b69c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40b6a0:	9301      	str	r3, [sp, #4]
  40b6a2:	f7fb fdc9 	bl	407238 <memset>
  40b6a6:	68fd      	ldr	r5, [r7, #12]
  40b6a8:	61f6      	str	r6, [r6, #28]
  40b6aa:	2012      	movs	r0, #18
  40b6ac:	2202      	movs	r2, #2
  40b6ae:	f8c6 b020 	str.w	fp, [r6, #32]
  40b6b2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40b6b6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40b6ba:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40b6be:	4621      	mov	r1, r4
  40b6c0:	81a8      	strh	r0, [r5, #12]
  40b6c2:	81ea      	strh	r2, [r5, #14]
  40b6c4:	602c      	str	r4, [r5, #0]
  40b6c6:	606c      	str	r4, [r5, #4]
  40b6c8:	60ac      	str	r4, [r5, #8]
  40b6ca:	666c      	str	r4, [r5, #100]	; 0x64
  40b6cc:	612c      	str	r4, [r5, #16]
  40b6ce:	616c      	str	r4, [r5, #20]
  40b6d0:	61ac      	str	r4, [r5, #24]
  40b6d2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40b6d6:	2208      	movs	r2, #8
  40b6d8:	f7fb fdae 	bl	407238 <memset>
  40b6dc:	9b01      	ldr	r3, [sp, #4]
  40b6de:	61ed      	str	r5, [r5, #28]
  40b6e0:	f8c5 b020 	str.w	fp, [r5, #32]
  40b6e4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40b6e8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40b6ec:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40b6f0:	63bb      	str	r3, [r7, #56]	; 0x38
  40b6f2:	b003      	add	sp, #12
  40b6f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b6f8:	0040b60d 	.word	0x0040b60d
  40b6fc:	0040d2e9 	.word	0x0040d2e9
  40b700:	0040d30d 	.word	0x0040d30d
  40b704:	0040d345 	.word	0x0040d345
  40b708:	0040d365 	.word	0x0040d365

0040b70c <__sfp_lock_acquire>:
  40b70c:	4770      	bx	lr
  40b70e:	bf00      	nop

0040b710 <__sfp_lock_release>:
  40b710:	4770      	bx	lr
  40b712:	bf00      	nop

0040b714 <__libc_fini_array>:
  40b714:	b538      	push	{r3, r4, r5, lr}
  40b716:	4d09      	ldr	r5, [pc, #36]	; (40b73c <__libc_fini_array+0x28>)
  40b718:	4c09      	ldr	r4, [pc, #36]	; (40b740 <__libc_fini_array+0x2c>)
  40b71a:	1b64      	subs	r4, r4, r5
  40b71c:	10a4      	asrs	r4, r4, #2
  40b71e:	bf18      	it	ne
  40b720:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40b724:	d005      	beq.n	40b732 <__libc_fini_array+0x1e>
  40b726:	3c01      	subs	r4, #1
  40b728:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40b72c:	4798      	blx	r3
  40b72e:	2c00      	cmp	r4, #0
  40b730:	d1f9      	bne.n	40b726 <__libc_fini_array+0x12>
  40b732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40b736:	f005 b917 	b.w	410968 <_fini>
  40b73a:	bf00      	nop
  40b73c:	00410974 	.word	0x00410974
  40b740:	00410978 	.word	0x00410978

0040b744 <_fputwc_r>:
  40b744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b748:	8993      	ldrh	r3, [r2, #12]
  40b74a:	460f      	mov	r7, r1
  40b74c:	0499      	lsls	r1, r3, #18
  40b74e:	b082      	sub	sp, #8
  40b750:	4614      	mov	r4, r2
  40b752:	4680      	mov	r8, r0
  40b754:	d406      	bmi.n	40b764 <_fputwc_r+0x20>
  40b756:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40b758:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40b75c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b760:	81a3      	strh	r3, [r4, #12]
  40b762:	6662      	str	r2, [r4, #100]	; 0x64
  40b764:	f000 fc1c 	bl	40bfa0 <__locale_mb_cur_max>
  40b768:	2801      	cmp	r0, #1
  40b76a:	d03d      	beq.n	40b7e8 <_fputwc_r+0xa4>
  40b76c:	463a      	mov	r2, r7
  40b76e:	4640      	mov	r0, r8
  40b770:	a901      	add	r1, sp, #4
  40b772:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40b776:	f002 f999 	bl	40daac <_wcrtomb_r>
  40b77a:	1c42      	adds	r2, r0, #1
  40b77c:	4606      	mov	r6, r0
  40b77e:	d02c      	beq.n	40b7da <_fputwc_r+0x96>
  40b780:	2800      	cmp	r0, #0
  40b782:	d039      	beq.n	40b7f8 <_fputwc_r+0xb4>
  40b784:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40b788:	2500      	movs	r5, #0
  40b78a:	e009      	b.n	40b7a0 <_fputwc_r+0x5c>
  40b78c:	6823      	ldr	r3, [r4, #0]
  40b78e:	7019      	strb	r1, [r3, #0]
  40b790:	6823      	ldr	r3, [r4, #0]
  40b792:	3301      	adds	r3, #1
  40b794:	6023      	str	r3, [r4, #0]
  40b796:	3501      	adds	r5, #1
  40b798:	42b5      	cmp	r5, r6
  40b79a:	d22d      	bcs.n	40b7f8 <_fputwc_r+0xb4>
  40b79c:	ab01      	add	r3, sp, #4
  40b79e:	5ce9      	ldrb	r1, [r5, r3]
  40b7a0:	68a3      	ldr	r3, [r4, #8]
  40b7a2:	3b01      	subs	r3, #1
  40b7a4:	2b00      	cmp	r3, #0
  40b7a6:	60a3      	str	r3, [r4, #8]
  40b7a8:	daf0      	bge.n	40b78c <_fputwc_r+0x48>
  40b7aa:	69a2      	ldr	r2, [r4, #24]
  40b7ac:	4293      	cmp	r3, r2
  40b7ae:	db05      	blt.n	40b7bc <_fputwc_r+0x78>
  40b7b0:	6823      	ldr	r3, [r4, #0]
  40b7b2:	7019      	strb	r1, [r3, #0]
  40b7b4:	6823      	ldr	r3, [r4, #0]
  40b7b6:	7819      	ldrb	r1, [r3, #0]
  40b7b8:	290a      	cmp	r1, #10
  40b7ba:	d1ea      	bne.n	40b792 <_fputwc_r+0x4e>
  40b7bc:	4640      	mov	r0, r8
  40b7be:	4622      	mov	r2, r4
  40b7c0:	f002 f920 	bl	40da04 <__swbuf_r>
  40b7c4:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40b7c8:	4258      	negs	r0, r3
  40b7ca:	4158      	adcs	r0, r3
  40b7cc:	2800      	cmp	r0, #0
  40b7ce:	d0e2      	beq.n	40b796 <_fputwc_r+0x52>
  40b7d0:	f04f 30ff 	mov.w	r0, #4294967295
  40b7d4:	b002      	add	sp, #8
  40b7d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b7da:	89a3      	ldrh	r3, [r4, #12]
  40b7dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b7e0:	81a3      	strh	r3, [r4, #12]
  40b7e2:	b002      	add	sp, #8
  40b7e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b7e8:	1e7b      	subs	r3, r7, #1
  40b7ea:	2bfe      	cmp	r3, #254	; 0xfe
  40b7ec:	d8be      	bhi.n	40b76c <_fputwc_r+0x28>
  40b7ee:	b2f9      	uxtb	r1, r7
  40b7f0:	4606      	mov	r6, r0
  40b7f2:	f88d 1004 	strb.w	r1, [sp, #4]
  40b7f6:	e7c7      	b.n	40b788 <_fputwc_r+0x44>
  40b7f8:	4638      	mov	r0, r7
  40b7fa:	b002      	add	sp, #8
  40b7fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040b800 <_fread_r>:
  40b800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b804:	b085      	sub	sp, #20
  40b806:	fb02 f503 	mul.w	r5, r2, r3
  40b80a:	4690      	mov	r8, r2
  40b80c:	9301      	str	r3, [sp, #4]
  40b80e:	4689      	mov	r9, r1
  40b810:	4604      	mov	r4, r0
  40b812:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
  40b816:	2d00      	cmp	r5, #0
  40b818:	d046      	beq.n	40b8a8 <_fread_r+0xa8>
  40b81a:	b118      	cbz	r0, 40b824 <_fread_r+0x24>
  40b81c:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40b81e:	2a00      	cmp	r2, #0
  40b820:	f000 80a7 	beq.w	40b972 <_fread_r+0x172>
  40b824:	f8bb 200c 	ldrh.w	r2, [fp, #12]
  40b828:	b291      	uxth	r1, r2
  40b82a:	0488      	lsls	r0, r1, #18
  40b82c:	d40a      	bmi.n	40b844 <_fread_r+0x44>
  40b82e:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
  40b832:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b836:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
  40b83a:	f8ab 200c 	strh.w	r2, [fp, #12]
  40b83e:	b291      	uxth	r1, r2
  40b840:	f8cb 0064 	str.w	r0, [fp, #100]	; 0x64
  40b844:	f8db 7004 	ldr.w	r7, [fp, #4]
  40b848:	2f00      	cmp	r7, #0
  40b84a:	db38      	blt.n	40b8be <_fread_r+0xbe>
  40b84c:	078b      	lsls	r3, r1, #30
  40b84e:	46ba      	mov	sl, r7
  40b850:	d43c      	bmi.n	40b8cc <_fread_r+0xcc>
  40b852:	46aa      	mov	sl, r5
  40b854:	e010      	b.n	40b878 <_fread_r+0x78>
  40b856:	f7fb fbf5 	bl	407044 <memcpy>
  40b85a:	f8db 2000 	ldr.w	r2, [fp]
  40b85e:	443a      	add	r2, r7
  40b860:	f8cb 2000 	str.w	r2, [fp]
  40b864:	4620      	mov	r0, r4
  40b866:	4659      	mov	r1, fp
  40b868:	44b9      	add	r9, r7
  40b86a:	ebc7 0a0a 	rsb	sl, r7, sl
  40b86e:	f001 fc3f 	bl	40d0f0 <__srefill_r>
  40b872:	b9e8      	cbnz	r0, 40b8b0 <_fread_r+0xb0>
  40b874:	f8db 7004 	ldr.w	r7, [fp, #4]
  40b878:	45ba      	cmp	sl, r7
  40b87a:	463a      	mov	r2, r7
  40b87c:	4648      	mov	r0, r9
  40b87e:	f8db 1000 	ldr.w	r1, [fp]
  40b882:	d8e8      	bhi.n	40b856 <_fread_r+0x56>
  40b884:	4652      	mov	r2, sl
  40b886:	f7fb fbdd 	bl	407044 <memcpy>
  40b88a:	f8db 1004 	ldr.w	r1, [fp, #4]
  40b88e:	f8db 2000 	ldr.w	r2, [fp]
  40b892:	9801      	ldr	r0, [sp, #4]
  40b894:	ebca 0101 	rsb	r1, sl, r1
  40b898:	4452      	add	r2, sl
  40b89a:	f8cb 1004 	str.w	r1, [fp, #4]
  40b89e:	f8cb 2000 	str.w	r2, [fp]
  40b8a2:	b005      	add	sp, #20
  40b8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b8a8:	4628      	mov	r0, r5
  40b8aa:	b005      	add	sp, #20
  40b8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b8b0:	ebca 0505 	rsb	r5, sl, r5
  40b8b4:	fbb5 f0f8 	udiv	r0, r5, r8
  40b8b8:	b005      	add	sp, #20
  40b8ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b8be:	2200      	movs	r2, #0
  40b8c0:	078b      	lsls	r3, r1, #30
  40b8c2:	4692      	mov	sl, r2
  40b8c4:	f8cb 2004 	str.w	r2, [fp, #4]
  40b8c8:	4617      	mov	r7, r2
  40b8ca:	d5c2      	bpl.n	40b852 <_fread_r+0x52>
  40b8cc:	45aa      	cmp	sl, r5
  40b8ce:	bf28      	it	cs
  40b8d0:	46aa      	movcs	sl, r5
  40b8d2:	4652      	mov	r2, sl
  40b8d4:	f8db 1000 	ldr.w	r1, [fp]
  40b8d8:	4648      	mov	r0, r9
  40b8da:	f7fb fbb3 	bl	407044 <memcpy>
  40b8de:	f8db 7000 	ldr.w	r7, [fp]
  40b8e2:	f8db 2004 	ldr.w	r2, [fp, #4]
  40b8e6:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
  40b8ea:	4457      	add	r7, sl
  40b8ec:	ebca 0202 	rsb	r2, sl, r2
  40b8f0:	9702      	str	r7, [sp, #8]
  40b8f2:	f8cb 7000 	str.w	r7, [fp]
  40b8f6:	eb09 060a 	add.w	r6, r9, sl
  40b8fa:	f8cb 2004 	str.w	r2, [fp, #4]
  40b8fe:	ebca 0705 	rsb	r7, sl, r5
  40b902:	2900      	cmp	r1, #0
  40b904:	d03e      	beq.n	40b984 <_fread_r+0x184>
  40b906:	2f00      	cmp	r7, #0
  40b908:	d03e      	beq.n	40b988 <_fread_r+0x188>
  40b90a:	f10b 0040 	add.w	r0, fp, #64	; 0x40
  40b90e:	4281      	cmp	r1, r0
  40b910:	d005      	beq.n	40b91e <_fread_r+0x11e>
  40b912:	4620      	mov	r0, r4
  40b914:	f000 f88a 	bl	40ba2c <_free_r>
  40b918:	f8db 3000 	ldr.w	r3, [fp]
  40b91c:	9302      	str	r3, [sp, #8]
  40b91e:	2100      	movs	r1, #0
  40b920:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
  40b924:	f8db 3010 	ldr.w	r3, [fp, #16]
  40b928:	9303      	str	r3, [sp, #12]
  40b92a:	f8db a014 	ldr.w	sl, [fp, #20]
  40b92e:	f04f 0900 	mov.w	r9, #0
  40b932:	e000      	b.n	40b936 <_fread_r+0x136>
  40b934:	b347      	cbz	r7, 40b988 <_fread_r+0x188>
  40b936:	f8cb 6010 	str.w	r6, [fp, #16]
  40b93a:	f8cb 7014 	str.w	r7, [fp, #20]
  40b93e:	f8cb 6000 	str.w	r6, [fp]
  40b942:	4659      	mov	r1, fp
  40b944:	4620      	mov	r0, r4
  40b946:	f001 fbd3 	bl	40d0f0 <__srefill_r>
  40b94a:	f8db 1004 	ldr.w	r1, [fp, #4]
  40b94e:	9b03      	ldr	r3, [sp, #12]
  40b950:	f8cb 3010 	str.w	r3, [fp, #16]
  40b954:	9b02      	ldr	r3, [sp, #8]
  40b956:	f8cb a014 	str.w	sl, [fp, #20]
  40b95a:	f8cb 3000 	str.w	r3, [fp]
  40b95e:	1a7f      	subs	r7, r7, r1
  40b960:	440e      	add	r6, r1
  40b962:	f8cb 9004 	str.w	r9, [fp, #4]
  40b966:	2800      	cmp	r0, #0
  40b968:	d0e4      	beq.n	40b934 <_fread_r+0x134>
  40b96a:	1bed      	subs	r5, r5, r7
  40b96c:	fbb5 f0f8 	udiv	r0, r5, r8
  40b970:	e797      	b.n	40b8a2 <_fread_r+0xa2>
  40b972:	f7ff fe51 	bl	40b618 <__sinit>
  40b976:	f8bb 200c 	ldrh.w	r2, [fp, #12]
  40b97a:	b291      	uxth	r1, r2
  40b97c:	0488      	lsls	r0, r1, #18
  40b97e:	f53f af61 	bmi.w	40b844 <_fread_r+0x44>
  40b982:	e754      	b.n	40b82e <_fread_r+0x2e>
  40b984:	2f00      	cmp	r7, #0
  40b986:	d1cd      	bne.n	40b924 <_fread_r+0x124>
  40b988:	9801      	ldr	r0, [sp, #4]
  40b98a:	b005      	add	sp, #20
  40b98c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040b990 <_malloc_trim_r>:
  40b990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b992:	4d23      	ldr	r5, [pc, #140]	; (40ba20 <_malloc_trim_r+0x90>)
  40b994:	460f      	mov	r7, r1
  40b996:	4604      	mov	r4, r0
  40b998:	f000 feac 	bl	40c6f4 <__malloc_lock>
  40b99c:	68ab      	ldr	r3, [r5, #8]
  40b99e:	685e      	ldr	r6, [r3, #4]
  40b9a0:	f026 0603 	bic.w	r6, r6, #3
  40b9a4:	1bf1      	subs	r1, r6, r7
  40b9a6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40b9aa:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40b9ae:	f021 010f 	bic.w	r1, r1, #15
  40b9b2:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40b9b6:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40b9ba:	db07      	blt.n	40b9cc <_malloc_trim_r+0x3c>
  40b9bc:	4620      	mov	r0, r4
  40b9be:	2100      	movs	r1, #0
  40b9c0:	f001 fc48 	bl	40d254 <_sbrk_r>
  40b9c4:	68ab      	ldr	r3, [r5, #8]
  40b9c6:	4433      	add	r3, r6
  40b9c8:	4298      	cmp	r0, r3
  40b9ca:	d004      	beq.n	40b9d6 <_malloc_trim_r+0x46>
  40b9cc:	4620      	mov	r0, r4
  40b9ce:	f000 fe93 	bl	40c6f8 <__malloc_unlock>
  40b9d2:	2000      	movs	r0, #0
  40b9d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b9d6:	4620      	mov	r0, r4
  40b9d8:	4279      	negs	r1, r7
  40b9da:	f001 fc3b 	bl	40d254 <_sbrk_r>
  40b9de:	3001      	adds	r0, #1
  40b9e0:	d00d      	beq.n	40b9fe <_malloc_trim_r+0x6e>
  40b9e2:	4b10      	ldr	r3, [pc, #64]	; (40ba24 <_malloc_trim_r+0x94>)
  40b9e4:	68aa      	ldr	r2, [r5, #8]
  40b9e6:	6819      	ldr	r1, [r3, #0]
  40b9e8:	1bf6      	subs	r6, r6, r7
  40b9ea:	f046 0601 	orr.w	r6, r6, #1
  40b9ee:	4620      	mov	r0, r4
  40b9f0:	1bc9      	subs	r1, r1, r7
  40b9f2:	6056      	str	r6, [r2, #4]
  40b9f4:	6019      	str	r1, [r3, #0]
  40b9f6:	f000 fe7f 	bl	40c6f8 <__malloc_unlock>
  40b9fa:	2001      	movs	r0, #1
  40b9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b9fe:	4620      	mov	r0, r4
  40ba00:	2100      	movs	r1, #0
  40ba02:	f001 fc27 	bl	40d254 <_sbrk_r>
  40ba06:	68ab      	ldr	r3, [r5, #8]
  40ba08:	1ac2      	subs	r2, r0, r3
  40ba0a:	2a0f      	cmp	r2, #15
  40ba0c:	ddde      	ble.n	40b9cc <_malloc_trim_r+0x3c>
  40ba0e:	4d06      	ldr	r5, [pc, #24]	; (40ba28 <_malloc_trim_r+0x98>)
  40ba10:	4904      	ldr	r1, [pc, #16]	; (40ba24 <_malloc_trim_r+0x94>)
  40ba12:	682d      	ldr	r5, [r5, #0]
  40ba14:	f042 0201 	orr.w	r2, r2, #1
  40ba18:	1b40      	subs	r0, r0, r5
  40ba1a:	605a      	str	r2, [r3, #4]
  40ba1c:	6008      	str	r0, [r1, #0]
  40ba1e:	e7d5      	b.n	40b9cc <_malloc_trim_r+0x3c>
  40ba20:	200015f4 	.word	0x200015f4
  40ba24:	200022c4 	.word	0x200022c4
  40ba28:	20001a00 	.word	0x20001a00

0040ba2c <_free_r>:
  40ba2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ba30:	460d      	mov	r5, r1
  40ba32:	4606      	mov	r6, r0
  40ba34:	2900      	cmp	r1, #0
  40ba36:	d055      	beq.n	40bae4 <_free_r+0xb8>
  40ba38:	f000 fe5c 	bl	40c6f4 <__malloc_lock>
  40ba3c:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40ba40:	f8df c174 	ldr.w	ip, [pc, #372]	; 40bbb8 <_free_r+0x18c>
  40ba44:	f021 0301 	bic.w	r3, r1, #1
  40ba48:	f1a5 0408 	sub.w	r4, r5, #8
  40ba4c:	18e2      	adds	r2, r4, r3
  40ba4e:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40ba52:	6857      	ldr	r7, [r2, #4]
  40ba54:	4290      	cmp	r0, r2
  40ba56:	f027 0703 	bic.w	r7, r7, #3
  40ba5a:	d069      	beq.n	40bb30 <_free_r+0x104>
  40ba5c:	f011 0101 	ands.w	r1, r1, #1
  40ba60:	6057      	str	r7, [r2, #4]
  40ba62:	d032      	beq.n	40baca <_free_r+0x9e>
  40ba64:	2100      	movs	r1, #0
  40ba66:	19d0      	adds	r0, r2, r7
  40ba68:	6840      	ldr	r0, [r0, #4]
  40ba6a:	07c0      	lsls	r0, r0, #31
  40ba6c:	d406      	bmi.n	40ba7c <_free_r+0x50>
  40ba6e:	443b      	add	r3, r7
  40ba70:	6890      	ldr	r0, [r2, #8]
  40ba72:	2900      	cmp	r1, #0
  40ba74:	d04e      	beq.n	40bb14 <_free_r+0xe8>
  40ba76:	68d2      	ldr	r2, [r2, #12]
  40ba78:	60c2      	str	r2, [r0, #12]
  40ba7a:	6090      	str	r0, [r2, #8]
  40ba7c:	f043 0201 	orr.w	r2, r3, #1
  40ba80:	6062      	str	r2, [r4, #4]
  40ba82:	50e3      	str	r3, [r4, r3]
  40ba84:	b9e1      	cbnz	r1, 40bac0 <_free_r+0x94>
  40ba86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40ba8a:	d32d      	bcc.n	40bae8 <_free_r+0xbc>
  40ba8c:	0a5a      	lsrs	r2, r3, #9
  40ba8e:	2a04      	cmp	r2, #4
  40ba90:	d86a      	bhi.n	40bb68 <_free_r+0x13c>
  40ba92:	0998      	lsrs	r0, r3, #6
  40ba94:	3038      	adds	r0, #56	; 0x38
  40ba96:	0041      	lsls	r1, r0, #1
  40ba98:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40ba9c:	4946      	ldr	r1, [pc, #280]	; (40bbb8 <_free_r+0x18c>)
  40ba9e:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40baa2:	4562      	cmp	r2, ip
  40baa4:	d066      	beq.n	40bb74 <_free_r+0x148>
  40baa6:	6851      	ldr	r1, [r2, #4]
  40baa8:	f021 0103 	bic.w	r1, r1, #3
  40baac:	428b      	cmp	r3, r1
  40baae:	d202      	bcs.n	40bab6 <_free_r+0x8a>
  40bab0:	6892      	ldr	r2, [r2, #8]
  40bab2:	4594      	cmp	ip, r2
  40bab4:	d1f7      	bne.n	40baa6 <_free_r+0x7a>
  40bab6:	68d3      	ldr	r3, [r2, #12]
  40bab8:	60e3      	str	r3, [r4, #12]
  40baba:	60a2      	str	r2, [r4, #8]
  40babc:	609c      	str	r4, [r3, #8]
  40babe:	60d4      	str	r4, [r2, #12]
  40bac0:	4630      	mov	r0, r6
  40bac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bac6:	f000 be17 	b.w	40c6f8 <__malloc_unlock>
  40baca:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40bace:	1b64      	subs	r4, r4, r5
  40bad0:	f10c 0808 	add.w	r8, ip, #8
  40bad4:	68a0      	ldr	r0, [r4, #8]
  40bad6:	4540      	cmp	r0, r8
  40bad8:	442b      	add	r3, r5
  40bada:	d043      	beq.n	40bb64 <_free_r+0x138>
  40badc:	68e5      	ldr	r5, [r4, #12]
  40bade:	60c5      	str	r5, [r0, #12]
  40bae0:	60a8      	str	r0, [r5, #8]
  40bae2:	e7c0      	b.n	40ba66 <_free_r+0x3a>
  40bae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bae8:	08db      	lsrs	r3, r3, #3
  40baea:	eb0c 02c3 	add.w	r2, ip, r3, lsl #3
  40baee:	2501      	movs	r5, #1
  40baf0:	f8dc 0004 	ldr.w	r0, [ip, #4]
  40baf4:	6891      	ldr	r1, [r2, #8]
  40baf6:	60a1      	str	r1, [r4, #8]
  40baf8:	109b      	asrs	r3, r3, #2
  40bafa:	fa05 f303 	lsl.w	r3, r5, r3
  40bafe:	4318      	orrs	r0, r3
  40bb00:	60e2      	str	r2, [r4, #12]
  40bb02:	f8cc 0004 	str.w	r0, [ip, #4]
  40bb06:	6094      	str	r4, [r2, #8]
  40bb08:	4630      	mov	r0, r6
  40bb0a:	60cc      	str	r4, [r1, #12]
  40bb0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bb10:	f000 bdf2 	b.w	40c6f8 <__malloc_unlock>
  40bb14:	4d29      	ldr	r5, [pc, #164]	; (40bbbc <_free_r+0x190>)
  40bb16:	42a8      	cmp	r0, r5
  40bb18:	d1ad      	bne.n	40ba76 <_free_r+0x4a>
  40bb1a:	f043 0201 	orr.w	r2, r3, #1
  40bb1e:	f8cc 4014 	str.w	r4, [ip, #20]
  40bb22:	f8cc 4010 	str.w	r4, [ip, #16]
  40bb26:	60e0      	str	r0, [r4, #12]
  40bb28:	60a0      	str	r0, [r4, #8]
  40bb2a:	6062      	str	r2, [r4, #4]
  40bb2c:	50e3      	str	r3, [r4, r3]
  40bb2e:	e7c7      	b.n	40bac0 <_free_r+0x94>
  40bb30:	441f      	add	r7, r3
  40bb32:	07cb      	lsls	r3, r1, #31
  40bb34:	d407      	bmi.n	40bb46 <_free_r+0x11a>
  40bb36:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40bb3a:	1ae4      	subs	r4, r4, r3
  40bb3c:	441f      	add	r7, r3
  40bb3e:	68a2      	ldr	r2, [r4, #8]
  40bb40:	68e3      	ldr	r3, [r4, #12]
  40bb42:	60d3      	str	r3, [r2, #12]
  40bb44:	609a      	str	r2, [r3, #8]
  40bb46:	4b1e      	ldr	r3, [pc, #120]	; (40bbc0 <_free_r+0x194>)
  40bb48:	681b      	ldr	r3, [r3, #0]
  40bb4a:	f047 0201 	orr.w	r2, r7, #1
  40bb4e:	429f      	cmp	r7, r3
  40bb50:	6062      	str	r2, [r4, #4]
  40bb52:	f8cc 4008 	str.w	r4, [ip, #8]
  40bb56:	d3b3      	bcc.n	40bac0 <_free_r+0x94>
  40bb58:	4b1a      	ldr	r3, [pc, #104]	; (40bbc4 <_free_r+0x198>)
  40bb5a:	4630      	mov	r0, r6
  40bb5c:	6819      	ldr	r1, [r3, #0]
  40bb5e:	f7ff ff17 	bl	40b990 <_malloc_trim_r>
  40bb62:	e7ad      	b.n	40bac0 <_free_r+0x94>
  40bb64:	2101      	movs	r1, #1
  40bb66:	e77e      	b.n	40ba66 <_free_r+0x3a>
  40bb68:	2a14      	cmp	r2, #20
  40bb6a:	d80c      	bhi.n	40bb86 <_free_r+0x15a>
  40bb6c:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  40bb70:	0041      	lsls	r1, r0, #1
  40bb72:	e791      	b.n	40ba98 <_free_r+0x6c>
  40bb74:	684b      	ldr	r3, [r1, #4]
  40bb76:	1080      	asrs	r0, r0, #2
  40bb78:	2501      	movs	r5, #1
  40bb7a:	fa05 f000 	lsl.w	r0, r5, r0
  40bb7e:	4303      	orrs	r3, r0
  40bb80:	604b      	str	r3, [r1, #4]
  40bb82:	4613      	mov	r3, r2
  40bb84:	e798      	b.n	40bab8 <_free_r+0x8c>
  40bb86:	2a54      	cmp	r2, #84	; 0x54
  40bb88:	d803      	bhi.n	40bb92 <_free_r+0x166>
  40bb8a:	0b18      	lsrs	r0, r3, #12
  40bb8c:	306e      	adds	r0, #110	; 0x6e
  40bb8e:	0041      	lsls	r1, r0, #1
  40bb90:	e782      	b.n	40ba98 <_free_r+0x6c>
  40bb92:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40bb96:	d803      	bhi.n	40bba0 <_free_r+0x174>
  40bb98:	0bd8      	lsrs	r0, r3, #15
  40bb9a:	3077      	adds	r0, #119	; 0x77
  40bb9c:	0041      	lsls	r1, r0, #1
  40bb9e:	e77b      	b.n	40ba98 <_free_r+0x6c>
  40bba0:	f240 5154 	movw	r1, #1364	; 0x554
  40bba4:	428a      	cmp	r2, r1
  40bba6:	d803      	bhi.n	40bbb0 <_free_r+0x184>
  40bba8:	0c98      	lsrs	r0, r3, #18
  40bbaa:	307c      	adds	r0, #124	; 0x7c
  40bbac:	0041      	lsls	r1, r0, #1
  40bbae:	e773      	b.n	40ba98 <_free_r+0x6c>
  40bbb0:	21fc      	movs	r1, #252	; 0xfc
  40bbb2:	207e      	movs	r0, #126	; 0x7e
  40bbb4:	e770      	b.n	40ba98 <_free_r+0x6c>
  40bbb6:	bf00      	nop
  40bbb8:	200015f4 	.word	0x200015f4
  40bbbc:	200015fc 	.word	0x200015fc
  40bbc0:	200019fc 	.word	0x200019fc
  40bbc4:	200022c0 	.word	0x200022c0

0040bbc8 <__sfvwrite_r>:
  40bbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bbcc:	6893      	ldr	r3, [r2, #8]
  40bbce:	b083      	sub	sp, #12
  40bbd0:	4616      	mov	r6, r2
  40bbd2:	4681      	mov	r9, r0
  40bbd4:	460c      	mov	r4, r1
  40bbd6:	b32b      	cbz	r3, 40bc24 <__sfvwrite_r+0x5c>
  40bbd8:	898b      	ldrh	r3, [r1, #12]
  40bbda:	0719      	lsls	r1, r3, #28
  40bbdc:	d526      	bpl.n	40bc2c <__sfvwrite_r+0x64>
  40bbde:	6922      	ldr	r2, [r4, #16]
  40bbe0:	b322      	cbz	r2, 40bc2c <__sfvwrite_r+0x64>
  40bbe2:	f003 0202 	and.w	r2, r3, #2
  40bbe6:	b292      	uxth	r2, r2
  40bbe8:	6835      	ldr	r5, [r6, #0]
  40bbea:	2a00      	cmp	r2, #0
  40bbec:	d02c      	beq.n	40bc48 <__sfvwrite_r+0x80>
  40bbee:	f04f 0a00 	mov.w	sl, #0
  40bbf2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 40bedc <__sfvwrite_r+0x314>
  40bbf6:	46d0      	mov	r8, sl
  40bbf8:	45d8      	cmp	r8, fp
  40bbfa:	bf34      	ite	cc
  40bbfc:	4643      	movcc	r3, r8
  40bbfe:	465b      	movcs	r3, fp
  40bc00:	4652      	mov	r2, sl
  40bc02:	4648      	mov	r0, r9
  40bc04:	f1b8 0f00 	cmp.w	r8, #0
  40bc08:	d04f      	beq.n	40bcaa <__sfvwrite_r+0xe2>
  40bc0a:	69e1      	ldr	r1, [r4, #28]
  40bc0c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40bc0e:	47b8      	blx	r7
  40bc10:	2800      	cmp	r0, #0
  40bc12:	dd56      	ble.n	40bcc2 <__sfvwrite_r+0xfa>
  40bc14:	68b3      	ldr	r3, [r6, #8]
  40bc16:	1a1b      	subs	r3, r3, r0
  40bc18:	4482      	add	sl, r0
  40bc1a:	ebc0 0808 	rsb	r8, r0, r8
  40bc1e:	60b3      	str	r3, [r6, #8]
  40bc20:	2b00      	cmp	r3, #0
  40bc22:	d1e9      	bne.n	40bbf8 <__sfvwrite_r+0x30>
  40bc24:	2000      	movs	r0, #0
  40bc26:	b003      	add	sp, #12
  40bc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bc2c:	4648      	mov	r0, r9
  40bc2e:	4621      	mov	r1, r4
  40bc30:	f7fe fbf2 	bl	40a418 <__swsetup_r>
  40bc34:	2800      	cmp	r0, #0
  40bc36:	f040 8148 	bne.w	40beca <__sfvwrite_r+0x302>
  40bc3a:	89a3      	ldrh	r3, [r4, #12]
  40bc3c:	6835      	ldr	r5, [r6, #0]
  40bc3e:	f003 0202 	and.w	r2, r3, #2
  40bc42:	b292      	uxth	r2, r2
  40bc44:	2a00      	cmp	r2, #0
  40bc46:	d1d2      	bne.n	40bbee <__sfvwrite_r+0x26>
  40bc48:	f013 0a01 	ands.w	sl, r3, #1
  40bc4c:	d142      	bne.n	40bcd4 <__sfvwrite_r+0x10c>
  40bc4e:	46d0      	mov	r8, sl
  40bc50:	f1b8 0f00 	cmp.w	r8, #0
  40bc54:	d023      	beq.n	40bc9e <__sfvwrite_r+0xd6>
  40bc56:	059a      	lsls	r2, r3, #22
  40bc58:	68a7      	ldr	r7, [r4, #8]
  40bc5a:	d576      	bpl.n	40bd4a <__sfvwrite_r+0x182>
  40bc5c:	45b8      	cmp	r8, r7
  40bc5e:	f0c0 80a4 	bcc.w	40bdaa <__sfvwrite_r+0x1e2>
  40bc62:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40bc66:	f040 80b2 	bne.w	40bdce <__sfvwrite_r+0x206>
  40bc6a:	6820      	ldr	r0, [r4, #0]
  40bc6c:	46bb      	mov	fp, r7
  40bc6e:	4651      	mov	r1, sl
  40bc70:	465a      	mov	r2, fp
  40bc72:	f7fb fa81 	bl	407178 <memmove>
  40bc76:	68a2      	ldr	r2, [r4, #8]
  40bc78:	6821      	ldr	r1, [r4, #0]
  40bc7a:	1bd2      	subs	r2, r2, r7
  40bc7c:	eb01 030b 	add.w	r3, r1, fp
  40bc80:	60a2      	str	r2, [r4, #8]
  40bc82:	6023      	str	r3, [r4, #0]
  40bc84:	4642      	mov	r2, r8
  40bc86:	68b3      	ldr	r3, [r6, #8]
  40bc88:	1a9b      	subs	r3, r3, r2
  40bc8a:	4492      	add	sl, r2
  40bc8c:	ebc2 0808 	rsb	r8, r2, r8
  40bc90:	60b3      	str	r3, [r6, #8]
  40bc92:	2b00      	cmp	r3, #0
  40bc94:	d0c6      	beq.n	40bc24 <__sfvwrite_r+0x5c>
  40bc96:	89a3      	ldrh	r3, [r4, #12]
  40bc98:	f1b8 0f00 	cmp.w	r8, #0
  40bc9c:	d1db      	bne.n	40bc56 <__sfvwrite_r+0x8e>
  40bc9e:	f8d5 a000 	ldr.w	sl, [r5]
  40bca2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40bca6:	3508      	adds	r5, #8
  40bca8:	e7d2      	b.n	40bc50 <__sfvwrite_r+0x88>
  40bcaa:	f8d5 a000 	ldr.w	sl, [r5]
  40bcae:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40bcb2:	3508      	adds	r5, #8
  40bcb4:	e7a0      	b.n	40bbf8 <__sfvwrite_r+0x30>
  40bcb6:	4648      	mov	r0, r9
  40bcb8:	4621      	mov	r1, r4
  40bcba:	f7ff fc7f 	bl	40b5bc <_fflush_r>
  40bcbe:	2800      	cmp	r0, #0
  40bcc0:	d059      	beq.n	40bd76 <__sfvwrite_r+0x1ae>
  40bcc2:	89a3      	ldrh	r3, [r4, #12]
  40bcc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bcc8:	f04f 30ff 	mov.w	r0, #4294967295
  40bccc:	81a3      	strh	r3, [r4, #12]
  40bcce:	b003      	add	sp, #12
  40bcd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bcd4:	4692      	mov	sl, r2
  40bcd6:	9201      	str	r2, [sp, #4]
  40bcd8:	4693      	mov	fp, r2
  40bcda:	4690      	mov	r8, r2
  40bcdc:	f1b8 0f00 	cmp.w	r8, #0
  40bce0:	d02b      	beq.n	40bd3a <__sfvwrite_r+0x172>
  40bce2:	9f01      	ldr	r7, [sp, #4]
  40bce4:	2f00      	cmp	r7, #0
  40bce6:	d064      	beq.n	40bdb2 <__sfvwrite_r+0x1ea>
  40bce8:	6820      	ldr	r0, [r4, #0]
  40bcea:	6921      	ldr	r1, [r4, #16]
  40bcec:	f8d4 c008 	ldr.w	ip, [r4, #8]
  40bcf0:	6962      	ldr	r2, [r4, #20]
  40bcf2:	45c2      	cmp	sl, r8
  40bcf4:	bf34      	ite	cc
  40bcf6:	4653      	movcc	r3, sl
  40bcf8:	4643      	movcs	r3, r8
  40bcfa:	4288      	cmp	r0, r1
  40bcfc:	461f      	mov	r7, r3
  40bcfe:	d903      	bls.n	40bd08 <__sfvwrite_r+0x140>
  40bd00:	4494      	add	ip, r2
  40bd02:	4563      	cmp	r3, ip
  40bd04:	f300 80ae 	bgt.w	40be64 <__sfvwrite_r+0x29c>
  40bd08:	4293      	cmp	r3, r2
  40bd0a:	db36      	blt.n	40bd7a <__sfvwrite_r+0x1b2>
  40bd0c:	4613      	mov	r3, r2
  40bd0e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40bd10:	69e1      	ldr	r1, [r4, #28]
  40bd12:	4648      	mov	r0, r9
  40bd14:	465a      	mov	r2, fp
  40bd16:	47b8      	blx	r7
  40bd18:	1e07      	subs	r7, r0, #0
  40bd1a:	ddd2      	ble.n	40bcc2 <__sfvwrite_r+0xfa>
  40bd1c:	ebba 0a07 	subs.w	sl, sl, r7
  40bd20:	d03a      	beq.n	40bd98 <__sfvwrite_r+0x1d0>
  40bd22:	68b3      	ldr	r3, [r6, #8]
  40bd24:	1bdb      	subs	r3, r3, r7
  40bd26:	44bb      	add	fp, r7
  40bd28:	ebc7 0808 	rsb	r8, r7, r8
  40bd2c:	60b3      	str	r3, [r6, #8]
  40bd2e:	2b00      	cmp	r3, #0
  40bd30:	f43f af78 	beq.w	40bc24 <__sfvwrite_r+0x5c>
  40bd34:	f1b8 0f00 	cmp.w	r8, #0
  40bd38:	d1d3      	bne.n	40bce2 <__sfvwrite_r+0x11a>
  40bd3a:	2700      	movs	r7, #0
  40bd3c:	f8d5 b000 	ldr.w	fp, [r5]
  40bd40:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40bd44:	9701      	str	r7, [sp, #4]
  40bd46:	3508      	adds	r5, #8
  40bd48:	e7c8      	b.n	40bcdc <__sfvwrite_r+0x114>
  40bd4a:	6820      	ldr	r0, [r4, #0]
  40bd4c:	6923      	ldr	r3, [r4, #16]
  40bd4e:	4298      	cmp	r0, r3
  40bd50:	d802      	bhi.n	40bd58 <__sfvwrite_r+0x190>
  40bd52:	6963      	ldr	r3, [r4, #20]
  40bd54:	4598      	cmp	r8, r3
  40bd56:	d272      	bcs.n	40be3e <__sfvwrite_r+0x276>
  40bd58:	45b8      	cmp	r8, r7
  40bd5a:	bf38      	it	cc
  40bd5c:	4647      	movcc	r7, r8
  40bd5e:	463a      	mov	r2, r7
  40bd60:	4651      	mov	r1, sl
  40bd62:	f7fb fa09 	bl	407178 <memmove>
  40bd66:	68a3      	ldr	r3, [r4, #8]
  40bd68:	6822      	ldr	r2, [r4, #0]
  40bd6a:	1bdb      	subs	r3, r3, r7
  40bd6c:	443a      	add	r2, r7
  40bd6e:	60a3      	str	r3, [r4, #8]
  40bd70:	6022      	str	r2, [r4, #0]
  40bd72:	2b00      	cmp	r3, #0
  40bd74:	d09f      	beq.n	40bcb6 <__sfvwrite_r+0xee>
  40bd76:	463a      	mov	r2, r7
  40bd78:	e785      	b.n	40bc86 <__sfvwrite_r+0xbe>
  40bd7a:	461a      	mov	r2, r3
  40bd7c:	4659      	mov	r1, fp
  40bd7e:	9300      	str	r3, [sp, #0]
  40bd80:	f7fb f9fa 	bl	407178 <memmove>
  40bd84:	9b00      	ldr	r3, [sp, #0]
  40bd86:	68a1      	ldr	r1, [r4, #8]
  40bd88:	6822      	ldr	r2, [r4, #0]
  40bd8a:	1ac9      	subs	r1, r1, r3
  40bd8c:	ebba 0a07 	subs.w	sl, sl, r7
  40bd90:	4413      	add	r3, r2
  40bd92:	60a1      	str	r1, [r4, #8]
  40bd94:	6023      	str	r3, [r4, #0]
  40bd96:	d1c4      	bne.n	40bd22 <__sfvwrite_r+0x15a>
  40bd98:	4648      	mov	r0, r9
  40bd9a:	4621      	mov	r1, r4
  40bd9c:	f7ff fc0e 	bl	40b5bc <_fflush_r>
  40bda0:	2800      	cmp	r0, #0
  40bda2:	d18e      	bne.n	40bcc2 <__sfvwrite_r+0xfa>
  40bda4:	f8cd a004 	str.w	sl, [sp, #4]
  40bda8:	e7bb      	b.n	40bd22 <__sfvwrite_r+0x15a>
  40bdaa:	6820      	ldr	r0, [r4, #0]
  40bdac:	4647      	mov	r7, r8
  40bdae:	46c3      	mov	fp, r8
  40bdb0:	e75d      	b.n	40bc6e <__sfvwrite_r+0xa6>
  40bdb2:	4658      	mov	r0, fp
  40bdb4:	210a      	movs	r1, #10
  40bdb6:	4642      	mov	r2, r8
  40bdb8:	f000 fc54 	bl	40c664 <memchr>
  40bdbc:	2800      	cmp	r0, #0
  40bdbe:	d07f      	beq.n	40bec0 <__sfvwrite_r+0x2f8>
  40bdc0:	f100 0a01 	add.w	sl, r0, #1
  40bdc4:	2701      	movs	r7, #1
  40bdc6:	ebcb 0a0a 	rsb	sl, fp, sl
  40bdca:	9701      	str	r7, [sp, #4]
  40bdcc:	e78c      	b.n	40bce8 <__sfvwrite_r+0x120>
  40bdce:	6822      	ldr	r2, [r4, #0]
  40bdd0:	6921      	ldr	r1, [r4, #16]
  40bdd2:	6967      	ldr	r7, [r4, #20]
  40bdd4:	ebc1 0c02 	rsb	ip, r1, r2
  40bdd8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40bddc:	f10c 0201 	add.w	r2, ip, #1
  40bde0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40bde4:	4442      	add	r2, r8
  40bde6:	107f      	asrs	r7, r7, #1
  40bde8:	4297      	cmp	r7, r2
  40bdea:	bf34      	ite	cc
  40bdec:	4617      	movcc	r7, r2
  40bdee:	463a      	movcs	r2, r7
  40bdf0:	055b      	lsls	r3, r3, #21
  40bdf2:	d54f      	bpl.n	40be94 <__sfvwrite_r+0x2cc>
  40bdf4:	4611      	mov	r1, r2
  40bdf6:	4648      	mov	r0, r9
  40bdf8:	f8cd c000 	str.w	ip, [sp]
  40bdfc:	f000 f952 	bl	40c0a4 <_malloc_r>
  40be00:	f8dd c000 	ldr.w	ip, [sp]
  40be04:	4683      	mov	fp, r0
  40be06:	2800      	cmp	r0, #0
  40be08:	d062      	beq.n	40bed0 <__sfvwrite_r+0x308>
  40be0a:	4662      	mov	r2, ip
  40be0c:	6921      	ldr	r1, [r4, #16]
  40be0e:	f8cd c000 	str.w	ip, [sp]
  40be12:	f7fb f917 	bl	407044 <memcpy>
  40be16:	89a2      	ldrh	r2, [r4, #12]
  40be18:	f8dd c000 	ldr.w	ip, [sp]
  40be1c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40be20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40be24:	81a2      	strh	r2, [r4, #12]
  40be26:	eb0b 000c 	add.w	r0, fp, ip
  40be2a:	ebcc 0207 	rsb	r2, ip, r7
  40be2e:	f8c4 b010 	str.w	fp, [r4, #16]
  40be32:	6167      	str	r7, [r4, #20]
  40be34:	6020      	str	r0, [r4, #0]
  40be36:	60a2      	str	r2, [r4, #8]
  40be38:	4647      	mov	r7, r8
  40be3a:	46c3      	mov	fp, r8
  40be3c:	e717      	b.n	40bc6e <__sfvwrite_r+0xa6>
  40be3e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40be42:	4590      	cmp	r8, r2
  40be44:	bf38      	it	cc
  40be46:	4642      	movcc	r2, r8
  40be48:	fb92 f2f3 	sdiv	r2, r2, r3
  40be4c:	fb02 f303 	mul.w	r3, r2, r3
  40be50:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40be52:	69e1      	ldr	r1, [r4, #28]
  40be54:	4648      	mov	r0, r9
  40be56:	4652      	mov	r2, sl
  40be58:	47b8      	blx	r7
  40be5a:	2800      	cmp	r0, #0
  40be5c:	f77f af31 	ble.w	40bcc2 <__sfvwrite_r+0xfa>
  40be60:	4602      	mov	r2, r0
  40be62:	e710      	b.n	40bc86 <__sfvwrite_r+0xbe>
  40be64:	4662      	mov	r2, ip
  40be66:	4659      	mov	r1, fp
  40be68:	f8cd c000 	str.w	ip, [sp]
  40be6c:	f7fb f984 	bl	407178 <memmove>
  40be70:	f8dd c000 	ldr.w	ip, [sp]
  40be74:	6823      	ldr	r3, [r4, #0]
  40be76:	4463      	add	r3, ip
  40be78:	6023      	str	r3, [r4, #0]
  40be7a:	4648      	mov	r0, r9
  40be7c:	4621      	mov	r1, r4
  40be7e:	f8cd c000 	str.w	ip, [sp]
  40be82:	f7ff fb9b 	bl	40b5bc <_fflush_r>
  40be86:	f8dd c000 	ldr.w	ip, [sp]
  40be8a:	2800      	cmp	r0, #0
  40be8c:	f47f af19 	bne.w	40bcc2 <__sfvwrite_r+0xfa>
  40be90:	4667      	mov	r7, ip
  40be92:	e743      	b.n	40bd1c <__sfvwrite_r+0x154>
  40be94:	4648      	mov	r0, r9
  40be96:	f8cd c000 	str.w	ip, [sp]
  40be9a:	f000 ff39 	bl	40cd10 <_realloc_r>
  40be9e:	f8dd c000 	ldr.w	ip, [sp]
  40bea2:	4683      	mov	fp, r0
  40bea4:	2800      	cmp	r0, #0
  40bea6:	d1be      	bne.n	40be26 <__sfvwrite_r+0x25e>
  40bea8:	4648      	mov	r0, r9
  40beaa:	6921      	ldr	r1, [r4, #16]
  40beac:	f7ff fdbe 	bl	40ba2c <_free_r>
  40beb0:	89a3      	ldrh	r3, [r4, #12]
  40beb2:	220c      	movs	r2, #12
  40beb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40beb8:	b29b      	uxth	r3, r3
  40beba:	f8c9 2000 	str.w	r2, [r9]
  40bebe:	e701      	b.n	40bcc4 <__sfvwrite_r+0xfc>
  40bec0:	2701      	movs	r7, #1
  40bec2:	f108 0a01 	add.w	sl, r8, #1
  40bec6:	9701      	str	r7, [sp, #4]
  40bec8:	e70e      	b.n	40bce8 <__sfvwrite_r+0x120>
  40beca:	f04f 30ff 	mov.w	r0, #4294967295
  40bece:	e6aa      	b.n	40bc26 <__sfvwrite_r+0x5e>
  40bed0:	230c      	movs	r3, #12
  40bed2:	f8c9 3000 	str.w	r3, [r9]
  40bed6:	89a3      	ldrh	r3, [r4, #12]
  40bed8:	e6f4      	b.n	40bcc4 <__sfvwrite_r+0xfc>
  40beda:	bf00      	nop
  40bedc:	7ffffc00 	.word	0x7ffffc00

0040bee0 <_fwalk>:
  40bee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bee4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40bee8:	4688      	mov	r8, r1
  40beea:	d01a      	beq.n	40bf22 <_fwalk+0x42>
  40beec:	2600      	movs	r6, #0
  40beee:	687d      	ldr	r5, [r7, #4]
  40bef0:	68bc      	ldr	r4, [r7, #8]
  40bef2:	3d01      	subs	r5, #1
  40bef4:	d40f      	bmi.n	40bf16 <_fwalk+0x36>
  40bef6:	89a3      	ldrh	r3, [r4, #12]
  40bef8:	2b01      	cmp	r3, #1
  40befa:	f105 35ff 	add.w	r5, r5, #4294967295
  40befe:	d906      	bls.n	40bf0e <_fwalk+0x2e>
  40bf00:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40bf04:	3301      	adds	r3, #1
  40bf06:	4620      	mov	r0, r4
  40bf08:	d001      	beq.n	40bf0e <_fwalk+0x2e>
  40bf0a:	47c0      	blx	r8
  40bf0c:	4306      	orrs	r6, r0
  40bf0e:	1c6b      	adds	r3, r5, #1
  40bf10:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40bf14:	d1ef      	bne.n	40bef6 <_fwalk+0x16>
  40bf16:	683f      	ldr	r7, [r7, #0]
  40bf18:	2f00      	cmp	r7, #0
  40bf1a:	d1e8      	bne.n	40beee <_fwalk+0xe>
  40bf1c:	4630      	mov	r0, r6
  40bf1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bf22:	463e      	mov	r6, r7
  40bf24:	4630      	mov	r0, r6
  40bf26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bf2a:	bf00      	nop

0040bf2c <_fwalk_reent>:
  40bf2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40bf30:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
  40bf34:	4680      	mov	r8, r0
  40bf36:	4689      	mov	r9, r1
  40bf38:	d01b      	beq.n	40bf72 <_fwalk_reent+0x46>
  40bf3a:	2700      	movs	r7, #0
  40bf3c:	6875      	ldr	r5, [r6, #4]
  40bf3e:	68b4      	ldr	r4, [r6, #8]
  40bf40:	3d01      	subs	r5, #1
  40bf42:	d410      	bmi.n	40bf66 <_fwalk_reent+0x3a>
  40bf44:	89a3      	ldrh	r3, [r4, #12]
  40bf46:	2b01      	cmp	r3, #1
  40bf48:	f105 35ff 	add.w	r5, r5, #4294967295
  40bf4c:	d907      	bls.n	40bf5e <_fwalk_reent+0x32>
  40bf4e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40bf52:	3301      	adds	r3, #1
  40bf54:	4621      	mov	r1, r4
  40bf56:	4640      	mov	r0, r8
  40bf58:	d001      	beq.n	40bf5e <_fwalk_reent+0x32>
  40bf5a:	47c8      	blx	r9
  40bf5c:	4307      	orrs	r7, r0
  40bf5e:	1c6b      	adds	r3, r5, #1
  40bf60:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40bf64:	d1ee      	bne.n	40bf44 <_fwalk_reent+0x18>
  40bf66:	6836      	ldr	r6, [r6, #0]
  40bf68:	2e00      	cmp	r6, #0
  40bf6a:	d1e7      	bne.n	40bf3c <_fwalk_reent+0x10>
  40bf6c:	4638      	mov	r0, r7
  40bf6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40bf72:	4637      	mov	r7, r6
  40bf74:	4638      	mov	r0, r7
  40bf76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40bf7a:	bf00      	nop

0040bf7c <iswspace>:
  40bf7c:	28ff      	cmp	r0, #255	; 0xff
  40bf7e:	d807      	bhi.n	40bf90 <iswspace+0x14>
  40bf80:	4b04      	ldr	r3, [pc, #16]	; (40bf94 <iswspace+0x18>)
  40bf82:	681b      	ldr	r3, [r3, #0]
  40bf84:	4418      	add	r0, r3
  40bf86:	7840      	ldrb	r0, [r0, #1]
  40bf88:	f000 0008 	and.w	r0, r0, #8
  40bf8c:	b2c0      	uxtb	r0, r0
  40bf8e:	4770      	bx	lr
  40bf90:	2000      	movs	r0, #0
  40bf92:	4770      	bx	lr
  40bf94:	20001594 	.word	0x20001594

0040bf98 <__locale_charset>:
  40bf98:	4800      	ldr	r0, [pc, #0]	; (40bf9c <__locale_charset+0x4>)
  40bf9a:	4770      	bx	lr
  40bf9c:	200015d0 	.word	0x200015d0

0040bfa0 <__locale_mb_cur_max>:
  40bfa0:	4b01      	ldr	r3, [pc, #4]	; (40bfa8 <__locale_mb_cur_max+0x8>)
  40bfa2:	6818      	ldr	r0, [r3, #0]
  40bfa4:	4770      	bx	lr
  40bfa6:	bf00      	nop
  40bfa8:	200015f0 	.word	0x200015f0

0040bfac <_localeconv_r>:
  40bfac:	4800      	ldr	r0, [pc, #0]	; (40bfb0 <_localeconv_r+0x4>)
  40bfae:	4770      	bx	lr
  40bfb0:	20001598 	.word	0x20001598

0040bfb4 <__smakebuf_r>:
  40bfb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  40bfb6:	898b      	ldrh	r3, [r1, #12]
  40bfb8:	b29a      	uxth	r2, r3
  40bfba:	0796      	lsls	r6, r2, #30
  40bfbc:	b091      	sub	sp, #68	; 0x44
  40bfbe:	460c      	mov	r4, r1
  40bfc0:	4605      	mov	r5, r0
  40bfc2:	d437      	bmi.n	40c034 <__smakebuf_r+0x80>
  40bfc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40bfc8:	2900      	cmp	r1, #0
  40bfca:	db17      	blt.n	40bffc <__smakebuf_r+0x48>
  40bfcc:	aa01      	add	r2, sp, #4
  40bfce:	f001 fe95 	bl	40dcfc <_fstat_r>
  40bfd2:	2800      	cmp	r0, #0
  40bfd4:	db10      	blt.n	40bff8 <__smakebuf_r+0x44>
  40bfd6:	9b02      	ldr	r3, [sp, #8]
  40bfd8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40bfdc:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  40bfe0:	424f      	negs	r7, r1
  40bfe2:	414f      	adcs	r7, r1
  40bfe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40bfe8:	d02c      	beq.n	40c044 <__smakebuf_r+0x90>
  40bfea:	89a3      	ldrh	r3, [r4, #12]
  40bfec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40bff0:	81a3      	strh	r3, [r4, #12]
  40bff2:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40bff6:	e00b      	b.n	40c010 <__smakebuf_r+0x5c>
  40bff8:	89a3      	ldrh	r3, [r4, #12]
  40bffa:	b29a      	uxth	r2, r3
  40bffc:	f012 0f80 	tst.w	r2, #128	; 0x80
  40c000:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40c004:	81a3      	strh	r3, [r4, #12]
  40c006:	bf14      	ite	ne
  40c008:	2640      	movne	r6, #64	; 0x40
  40c00a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40c00e:	2700      	movs	r7, #0
  40c010:	4628      	mov	r0, r5
  40c012:	4631      	mov	r1, r6
  40c014:	f000 f846 	bl	40c0a4 <_malloc_r>
  40c018:	89a3      	ldrh	r3, [r4, #12]
  40c01a:	2800      	cmp	r0, #0
  40c01c:	d029      	beq.n	40c072 <__smakebuf_r+0xbe>
  40c01e:	4a1b      	ldr	r2, [pc, #108]	; (40c08c <__smakebuf_r+0xd8>)
  40c020:	63ea      	str	r2, [r5, #60]	; 0x3c
  40c022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c026:	81a3      	strh	r3, [r4, #12]
  40c028:	6020      	str	r0, [r4, #0]
  40c02a:	6120      	str	r0, [r4, #16]
  40c02c:	6166      	str	r6, [r4, #20]
  40c02e:	b9a7      	cbnz	r7, 40c05a <__smakebuf_r+0xa6>
  40c030:	b011      	add	sp, #68	; 0x44
  40c032:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c034:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40c038:	2201      	movs	r2, #1
  40c03a:	600b      	str	r3, [r1, #0]
  40c03c:	610b      	str	r3, [r1, #16]
  40c03e:	614a      	str	r2, [r1, #20]
  40c040:	b011      	add	sp, #68	; 0x44
  40c042:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c044:	4a12      	ldr	r2, [pc, #72]	; (40c090 <__smakebuf_r+0xdc>)
  40c046:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40c048:	4293      	cmp	r3, r2
  40c04a:	d1ce      	bne.n	40bfea <__smakebuf_r+0x36>
  40c04c:	89a3      	ldrh	r3, [r4, #12]
  40c04e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40c052:	4333      	orrs	r3, r6
  40c054:	81a3      	strh	r3, [r4, #12]
  40c056:	64e6      	str	r6, [r4, #76]	; 0x4c
  40c058:	e7da      	b.n	40c010 <__smakebuf_r+0x5c>
  40c05a:	4628      	mov	r0, r5
  40c05c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40c060:	f001 fe60 	bl	40dd24 <_isatty_r>
  40c064:	2800      	cmp	r0, #0
  40c066:	d0e3      	beq.n	40c030 <__smakebuf_r+0x7c>
  40c068:	89a3      	ldrh	r3, [r4, #12]
  40c06a:	f043 0301 	orr.w	r3, r3, #1
  40c06e:	81a3      	strh	r3, [r4, #12]
  40c070:	e7de      	b.n	40c030 <__smakebuf_r+0x7c>
  40c072:	059a      	lsls	r2, r3, #22
  40c074:	d4dc      	bmi.n	40c030 <__smakebuf_r+0x7c>
  40c076:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40c07a:	f043 0302 	orr.w	r3, r3, #2
  40c07e:	2101      	movs	r1, #1
  40c080:	81a3      	strh	r3, [r4, #12]
  40c082:	6022      	str	r2, [r4, #0]
  40c084:	6122      	str	r2, [r4, #16]
  40c086:	6161      	str	r1, [r4, #20]
  40c088:	e7d2      	b.n	40c030 <__smakebuf_r+0x7c>
  40c08a:	bf00      	nop
  40c08c:	0040b60d 	.word	0x0040b60d
  40c090:	0040d345 	.word	0x0040d345

0040c094 <malloc>:
  40c094:	4b02      	ldr	r3, [pc, #8]	; (40c0a0 <malloc+0xc>)
  40c096:	4601      	mov	r1, r0
  40c098:	6818      	ldr	r0, [r3, #0]
  40c09a:	f000 b803 	b.w	40c0a4 <_malloc_r>
  40c09e:	bf00      	nop
  40c0a0:	20001590 	.word	0x20001590

0040c0a4 <_malloc_r>:
  40c0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c0a8:	f101 050b 	add.w	r5, r1, #11
  40c0ac:	2d16      	cmp	r5, #22
  40c0ae:	b083      	sub	sp, #12
  40c0b0:	4606      	mov	r6, r0
  40c0b2:	d927      	bls.n	40c104 <_malloc_r+0x60>
  40c0b4:	f035 0507 	bics.w	r5, r5, #7
  40c0b8:	d427      	bmi.n	40c10a <_malloc_r+0x66>
  40c0ba:	42a9      	cmp	r1, r5
  40c0bc:	d825      	bhi.n	40c10a <_malloc_r+0x66>
  40c0be:	4630      	mov	r0, r6
  40c0c0:	f000 fb18 	bl	40c6f4 <__malloc_lock>
  40c0c4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40c0c8:	d226      	bcs.n	40c118 <_malloc_r+0x74>
  40c0ca:	4fc1      	ldr	r7, [pc, #772]	; (40c3d0 <_malloc_r+0x32c>)
  40c0cc:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  40c0d0:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  40c0d4:	68dc      	ldr	r4, [r3, #12]
  40c0d6:	429c      	cmp	r4, r3
  40c0d8:	f000 81d2 	beq.w	40c480 <_malloc_r+0x3dc>
  40c0dc:	6863      	ldr	r3, [r4, #4]
  40c0de:	68e2      	ldr	r2, [r4, #12]
  40c0e0:	68a1      	ldr	r1, [r4, #8]
  40c0e2:	f023 0303 	bic.w	r3, r3, #3
  40c0e6:	4423      	add	r3, r4
  40c0e8:	4630      	mov	r0, r6
  40c0ea:	685d      	ldr	r5, [r3, #4]
  40c0ec:	60ca      	str	r2, [r1, #12]
  40c0ee:	f045 0501 	orr.w	r5, r5, #1
  40c0f2:	6091      	str	r1, [r2, #8]
  40c0f4:	605d      	str	r5, [r3, #4]
  40c0f6:	f000 faff 	bl	40c6f8 <__malloc_unlock>
  40c0fa:	3408      	adds	r4, #8
  40c0fc:	4620      	mov	r0, r4
  40c0fe:	b003      	add	sp, #12
  40c100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c104:	2510      	movs	r5, #16
  40c106:	42a9      	cmp	r1, r5
  40c108:	d9d9      	bls.n	40c0be <_malloc_r+0x1a>
  40c10a:	2400      	movs	r4, #0
  40c10c:	230c      	movs	r3, #12
  40c10e:	4620      	mov	r0, r4
  40c110:	6033      	str	r3, [r6, #0]
  40c112:	b003      	add	sp, #12
  40c114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c118:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  40c11c:	f000 808a 	beq.w	40c234 <_malloc_r+0x190>
  40c120:	f1bc 0f04 	cmp.w	ip, #4
  40c124:	f200 8160 	bhi.w	40c3e8 <_malloc_r+0x344>
  40c128:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  40c12c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40c130:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c134:	4fa6      	ldr	r7, [pc, #664]	; (40c3d0 <_malloc_r+0x32c>)
  40c136:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40c13a:	68cc      	ldr	r4, [r1, #12]
  40c13c:	42a1      	cmp	r1, r4
  40c13e:	d105      	bne.n	40c14c <_malloc_r+0xa8>
  40c140:	e00c      	b.n	40c15c <_malloc_r+0xb8>
  40c142:	2b00      	cmp	r3, #0
  40c144:	da7a      	bge.n	40c23c <_malloc_r+0x198>
  40c146:	68e4      	ldr	r4, [r4, #12]
  40c148:	42a1      	cmp	r1, r4
  40c14a:	d007      	beq.n	40c15c <_malloc_r+0xb8>
  40c14c:	6862      	ldr	r2, [r4, #4]
  40c14e:	f022 0203 	bic.w	r2, r2, #3
  40c152:	1b53      	subs	r3, r2, r5
  40c154:	2b0f      	cmp	r3, #15
  40c156:	ddf4      	ble.n	40c142 <_malloc_r+0x9e>
  40c158:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c15c:	f10c 0c01 	add.w	ip, ip, #1
  40c160:	4b9b      	ldr	r3, [pc, #620]	; (40c3d0 <_malloc_r+0x32c>)
  40c162:	693c      	ldr	r4, [r7, #16]
  40c164:	f103 0e08 	add.w	lr, r3, #8
  40c168:	4574      	cmp	r4, lr
  40c16a:	f000 817e 	beq.w	40c46a <_malloc_r+0x3c6>
  40c16e:	6861      	ldr	r1, [r4, #4]
  40c170:	f021 0103 	bic.w	r1, r1, #3
  40c174:	1b4a      	subs	r2, r1, r5
  40c176:	2a0f      	cmp	r2, #15
  40c178:	f300 8164 	bgt.w	40c444 <_malloc_r+0x3a0>
  40c17c:	2a00      	cmp	r2, #0
  40c17e:	f8c3 e014 	str.w	lr, [r3, #20]
  40c182:	f8c3 e010 	str.w	lr, [r3, #16]
  40c186:	da6a      	bge.n	40c25e <_malloc_r+0x1ba>
  40c188:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40c18c:	f080 813a 	bcs.w	40c404 <_malloc_r+0x360>
  40c190:	08c9      	lsrs	r1, r1, #3
  40c192:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
  40c196:	ea4f 08a1 	mov.w	r8, r1, asr #2
  40c19a:	685a      	ldr	r2, [r3, #4]
  40c19c:	6881      	ldr	r1, [r0, #8]
  40c19e:	60a1      	str	r1, [r4, #8]
  40c1a0:	f04f 0901 	mov.w	r9, #1
  40c1a4:	fa09 f808 	lsl.w	r8, r9, r8
  40c1a8:	ea48 0202 	orr.w	r2, r8, r2
  40c1ac:	60e0      	str	r0, [r4, #12]
  40c1ae:	605a      	str	r2, [r3, #4]
  40c1b0:	6084      	str	r4, [r0, #8]
  40c1b2:	60cc      	str	r4, [r1, #12]
  40c1b4:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40c1b8:	2001      	movs	r0, #1
  40c1ba:	4098      	lsls	r0, r3
  40c1bc:	4290      	cmp	r0, r2
  40c1be:	d85b      	bhi.n	40c278 <_malloc_r+0x1d4>
  40c1c0:	4202      	tst	r2, r0
  40c1c2:	d106      	bne.n	40c1d2 <_malloc_r+0x12e>
  40c1c4:	f02c 0c03 	bic.w	ip, ip, #3
  40c1c8:	0040      	lsls	r0, r0, #1
  40c1ca:	4202      	tst	r2, r0
  40c1cc:	f10c 0c04 	add.w	ip, ip, #4
  40c1d0:	d0fa      	beq.n	40c1c8 <_malloc_r+0x124>
  40c1d2:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  40c1d6:	4644      	mov	r4, r8
  40c1d8:	46e1      	mov	r9, ip
  40c1da:	68e3      	ldr	r3, [r4, #12]
  40c1dc:	429c      	cmp	r4, r3
  40c1de:	d107      	bne.n	40c1f0 <_malloc_r+0x14c>
  40c1e0:	e145      	b.n	40c46e <_malloc_r+0x3ca>
  40c1e2:	2a00      	cmp	r2, #0
  40c1e4:	f280 8156 	bge.w	40c494 <_malloc_r+0x3f0>
  40c1e8:	68db      	ldr	r3, [r3, #12]
  40c1ea:	429c      	cmp	r4, r3
  40c1ec:	f000 813f 	beq.w	40c46e <_malloc_r+0x3ca>
  40c1f0:	6859      	ldr	r1, [r3, #4]
  40c1f2:	f021 0103 	bic.w	r1, r1, #3
  40c1f6:	1b4a      	subs	r2, r1, r5
  40c1f8:	2a0f      	cmp	r2, #15
  40c1fa:	ddf2      	ble.n	40c1e2 <_malloc_r+0x13e>
  40c1fc:	461c      	mov	r4, r3
  40c1fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40c202:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40c206:	1959      	adds	r1, r3, r5
  40c208:	f045 0901 	orr.w	r9, r5, #1
  40c20c:	f042 0501 	orr.w	r5, r2, #1
  40c210:	f8c3 9004 	str.w	r9, [r3, #4]
  40c214:	4630      	mov	r0, r6
  40c216:	f8c8 c00c 	str.w	ip, [r8, #12]
  40c21a:	f8cc 8008 	str.w	r8, [ip, #8]
  40c21e:	6179      	str	r1, [r7, #20]
  40c220:	6139      	str	r1, [r7, #16]
  40c222:	f8c1 e00c 	str.w	lr, [r1, #12]
  40c226:	f8c1 e008 	str.w	lr, [r1, #8]
  40c22a:	604d      	str	r5, [r1, #4]
  40c22c:	508a      	str	r2, [r1, r2]
  40c22e:	f000 fa63 	bl	40c6f8 <__malloc_unlock>
  40c232:	e763      	b.n	40c0fc <_malloc_r+0x58>
  40c234:	217e      	movs	r1, #126	; 0x7e
  40c236:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  40c23a:	e77b      	b.n	40c134 <_malloc_r+0x90>
  40c23c:	4422      	add	r2, r4
  40c23e:	68e3      	ldr	r3, [r4, #12]
  40c240:	6850      	ldr	r0, [r2, #4]
  40c242:	68a1      	ldr	r1, [r4, #8]
  40c244:	f040 0501 	orr.w	r5, r0, #1
  40c248:	60cb      	str	r3, [r1, #12]
  40c24a:	4630      	mov	r0, r6
  40c24c:	6099      	str	r1, [r3, #8]
  40c24e:	6055      	str	r5, [r2, #4]
  40c250:	f000 fa52 	bl	40c6f8 <__malloc_unlock>
  40c254:	3408      	adds	r4, #8
  40c256:	4620      	mov	r0, r4
  40c258:	b003      	add	sp, #12
  40c25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c25e:	4421      	add	r1, r4
  40c260:	4630      	mov	r0, r6
  40c262:	684b      	ldr	r3, [r1, #4]
  40c264:	f043 0301 	orr.w	r3, r3, #1
  40c268:	604b      	str	r3, [r1, #4]
  40c26a:	f000 fa45 	bl	40c6f8 <__malloc_unlock>
  40c26e:	3408      	adds	r4, #8
  40c270:	4620      	mov	r0, r4
  40c272:	b003      	add	sp, #12
  40c274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c278:	68bc      	ldr	r4, [r7, #8]
  40c27a:	6863      	ldr	r3, [r4, #4]
  40c27c:	f023 0903 	bic.w	r9, r3, #3
  40c280:	45a9      	cmp	r9, r5
  40c282:	d304      	bcc.n	40c28e <_malloc_r+0x1ea>
  40c284:	ebc5 0309 	rsb	r3, r5, r9
  40c288:	2b0f      	cmp	r3, #15
  40c28a:	f300 8091 	bgt.w	40c3b0 <_malloc_r+0x30c>
  40c28e:	4b51      	ldr	r3, [pc, #324]	; (40c3d4 <_malloc_r+0x330>)
  40c290:	4a51      	ldr	r2, [pc, #324]	; (40c3d8 <_malloc_r+0x334>)
  40c292:	6819      	ldr	r1, [r3, #0]
  40c294:	6813      	ldr	r3, [r2, #0]
  40c296:	3301      	adds	r3, #1
  40c298:	eb05 0a01 	add.w	sl, r5, r1
  40c29c:	eb04 0b09 	add.w	fp, r4, r9
  40c2a0:	f000 8161 	beq.w	40c566 <_malloc_r+0x4c2>
  40c2a4:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40c2a8:	f10a 0a0f 	add.w	sl, sl, #15
  40c2ac:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  40c2b0:	f02a 0a0f 	bic.w	sl, sl, #15
  40c2b4:	4630      	mov	r0, r6
  40c2b6:	4651      	mov	r1, sl
  40c2b8:	9201      	str	r2, [sp, #4]
  40c2ba:	f000 ffcb 	bl	40d254 <_sbrk_r>
  40c2be:	f1b0 3fff 	cmp.w	r0, #4294967295
  40c2c2:	4680      	mov	r8, r0
  40c2c4:	9a01      	ldr	r2, [sp, #4]
  40c2c6:	f000 8100 	beq.w	40c4ca <_malloc_r+0x426>
  40c2ca:	4583      	cmp	fp, r0
  40c2cc:	f200 80fa 	bhi.w	40c4c4 <_malloc_r+0x420>
  40c2d0:	f8df c110 	ldr.w	ip, [pc, #272]	; 40c3e4 <_malloc_r+0x340>
  40c2d4:	f8dc 3000 	ldr.w	r3, [ip]
  40c2d8:	45c3      	cmp	fp, r8
  40c2da:	4453      	add	r3, sl
  40c2dc:	f8cc 3000 	str.w	r3, [ip]
  40c2e0:	f000 814a 	beq.w	40c578 <_malloc_r+0x4d4>
  40c2e4:	6812      	ldr	r2, [r2, #0]
  40c2e6:	493c      	ldr	r1, [pc, #240]	; (40c3d8 <_malloc_r+0x334>)
  40c2e8:	3201      	adds	r2, #1
  40c2ea:	bf1b      	ittet	ne
  40c2ec:	ebcb 0b08 	rsbne	fp, fp, r8
  40c2f0:	445b      	addne	r3, fp
  40c2f2:	f8c1 8000 	streq.w	r8, [r1]
  40c2f6:	f8cc 3000 	strne.w	r3, [ip]
  40c2fa:	f018 0307 	ands.w	r3, r8, #7
  40c2fe:	f000 8113 	beq.w	40c528 <_malloc_r+0x484>
  40c302:	f1c3 0208 	rsb	r2, r3, #8
  40c306:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  40c30a:	4490      	add	r8, r2
  40c30c:	3308      	adds	r3, #8
  40c30e:	44c2      	add	sl, r8
  40c310:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  40c314:	ebca 0a03 	rsb	sl, sl, r3
  40c318:	4651      	mov	r1, sl
  40c31a:	4630      	mov	r0, r6
  40c31c:	f8cd c004 	str.w	ip, [sp, #4]
  40c320:	f000 ff98 	bl	40d254 <_sbrk_r>
  40c324:	1c43      	adds	r3, r0, #1
  40c326:	f8dd c004 	ldr.w	ip, [sp, #4]
  40c32a:	f000 8135 	beq.w	40c598 <_malloc_r+0x4f4>
  40c32e:	ebc8 0200 	rsb	r2, r8, r0
  40c332:	4452      	add	r2, sl
  40c334:	f042 0201 	orr.w	r2, r2, #1
  40c338:	f8dc 3000 	ldr.w	r3, [ip]
  40c33c:	f8c7 8008 	str.w	r8, [r7, #8]
  40c340:	4453      	add	r3, sl
  40c342:	42bc      	cmp	r4, r7
  40c344:	f8c8 2004 	str.w	r2, [r8, #4]
  40c348:	f8cc 3000 	str.w	r3, [ip]
  40c34c:	f8df a094 	ldr.w	sl, [pc, #148]	; 40c3e4 <_malloc_r+0x340>
  40c350:	d015      	beq.n	40c37e <_malloc_r+0x2da>
  40c352:	f1b9 0f0f 	cmp.w	r9, #15
  40c356:	f240 80ea 	bls.w	40c52e <_malloc_r+0x48a>
  40c35a:	6861      	ldr	r1, [r4, #4]
  40c35c:	f1a9 020c 	sub.w	r2, r9, #12
  40c360:	f022 0207 	bic.w	r2, r2, #7
  40c364:	f001 0e01 	and.w	lr, r1, #1
  40c368:	18a1      	adds	r1, r4, r2
  40c36a:	2005      	movs	r0, #5
  40c36c:	ea42 0e0e 	orr.w	lr, r2, lr
  40c370:	2a0f      	cmp	r2, #15
  40c372:	f8c4 e004 	str.w	lr, [r4, #4]
  40c376:	6048      	str	r0, [r1, #4]
  40c378:	6088      	str	r0, [r1, #8]
  40c37a:	f200 8111 	bhi.w	40c5a0 <_malloc_r+0x4fc>
  40c37e:	4a17      	ldr	r2, [pc, #92]	; (40c3dc <_malloc_r+0x338>)
  40c380:	68bc      	ldr	r4, [r7, #8]
  40c382:	6811      	ldr	r1, [r2, #0]
  40c384:	428b      	cmp	r3, r1
  40c386:	bf88      	it	hi
  40c388:	6013      	strhi	r3, [r2, #0]
  40c38a:	4a15      	ldr	r2, [pc, #84]	; (40c3e0 <_malloc_r+0x33c>)
  40c38c:	6811      	ldr	r1, [r2, #0]
  40c38e:	428b      	cmp	r3, r1
  40c390:	bf88      	it	hi
  40c392:	6013      	strhi	r3, [r2, #0]
  40c394:	6862      	ldr	r2, [r4, #4]
  40c396:	f022 0203 	bic.w	r2, r2, #3
  40c39a:	4295      	cmp	r5, r2
  40c39c:	ebc5 0302 	rsb	r3, r5, r2
  40c3a0:	d801      	bhi.n	40c3a6 <_malloc_r+0x302>
  40c3a2:	2b0f      	cmp	r3, #15
  40c3a4:	dc04      	bgt.n	40c3b0 <_malloc_r+0x30c>
  40c3a6:	4630      	mov	r0, r6
  40c3a8:	f000 f9a6 	bl	40c6f8 <__malloc_unlock>
  40c3ac:	2400      	movs	r4, #0
  40c3ae:	e6a5      	b.n	40c0fc <_malloc_r+0x58>
  40c3b0:	1962      	adds	r2, r4, r5
  40c3b2:	f043 0301 	orr.w	r3, r3, #1
  40c3b6:	f045 0501 	orr.w	r5, r5, #1
  40c3ba:	6065      	str	r5, [r4, #4]
  40c3bc:	4630      	mov	r0, r6
  40c3be:	60ba      	str	r2, [r7, #8]
  40c3c0:	6053      	str	r3, [r2, #4]
  40c3c2:	f000 f999 	bl	40c6f8 <__malloc_unlock>
  40c3c6:	3408      	adds	r4, #8
  40c3c8:	4620      	mov	r0, r4
  40c3ca:	b003      	add	sp, #12
  40c3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c3d0:	200015f4 	.word	0x200015f4
  40c3d4:	200022c0 	.word	0x200022c0
  40c3d8:	20001a00 	.word	0x20001a00
  40c3dc:	200022bc 	.word	0x200022bc
  40c3e0:	200022b8 	.word	0x200022b8
  40c3e4:	200022c4 	.word	0x200022c4
  40c3e8:	f1bc 0f14 	cmp.w	ip, #20
  40c3ec:	d961      	bls.n	40c4b2 <_malloc_r+0x40e>
  40c3ee:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40c3f2:	f200 808f 	bhi.w	40c514 <_malloc_r+0x470>
  40c3f6:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  40c3fa:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40c3fe:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c402:	e697      	b.n	40c134 <_malloc_r+0x90>
  40c404:	0a4b      	lsrs	r3, r1, #9
  40c406:	2b04      	cmp	r3, #4
  40c408:	d958      	bls.n	40c4bc <_malloc_r+0x418>
  40c40a:	2b14      	cmp	r3, #20
  40c40c:	f200 80ae 	bhi.w	40c56c <_malloc_r+0x4c8>
  40c410:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  40c414:	0050      	lsls	r0, r2, #1
  40c416:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  40c41a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 40c5d8 <_malloc_r+0x534>
  40c41e:	6883      	ldr	r3, [r0, #8]
  40c420:	4283      	cmp	r3, r0
  40c422:	f000 808a 	beq.w	40c53a <_malloc_r+0x496>
  40c426:	685a      	ldr	r2, [r3, #4]
  40c428:	f022 0203 	bic.w	r2, r2, #3
  40c42c:	4291      	cmp	r1, r2
  40c42e:	d202      	bcs.n	40c436 <_malloc_r+0x392>
  40c430:	689b      	ldr	r3, [r3, #8]
  40c432:	4298      	cmp	r0, r3
  40c434:	d1f7      	bne.n	40c426 <_malloc_r+0x382>
  40c436:	68d9      	ldr	r1, [r3, #12]
  40c438:	687a      	ldr	r2, [r7, #4]
  40c43a:	60e1      	str	r1, [r4, #12]
  40c43c:	60a3      	str	r3, [r4, #8]
  40c43e:	608c      	str	r4, [r1, #8]
  40c440:	60dc      	str	r4, [r3, #12]
  40c442:	e6b7      	b.n	40c1b4 <_malloc_r+0x110>
  40c444:	1961      	adds	r1, r4, r5
  40c446:	f042 0701 	orr.w	r7, r2, #1
  40c44a:	f045 0501 	orr.w	r5, r5, #1
  40c44e:	6065      	str	r5, [r4, #4]
  40c450:	4630      	mov	r0, r6
  40c452:	6159      	str	r1, [r3, #20]
  40c454:	6119      	str	r1, [r3, #16]
  40c456:	f8c1 e00c 	str.w	lr, [r1, #12]
  40c45a:	f8c1 e008 	str.w	lr, [r1, #8]
  40c45e:	604f      	str	r7, [r1, #4]
  40c460:	508a      	str	r2, [r1, r2]
  40c462:	3408      	adds	r4, #8
  40c464:	f000 f948 	bl	40c6f8 <__malloc_unlock>
  40c468:	e648      	b.n	40c0fc <_malloc_r+0x58>
  40c46a:	685a      	ldr	r2, [r3, #4]
  40c46c:	e6a2      	b.n	40c1b4 <_malloc_r+0x110>
  40c46e:	f109 0901 	add.w	r9, r9, #1
  40c472:	f019 0f03 	tst.w	r9, #3
  40c476:	f104 0408 	add.w	r4, r4, #8
  40c47a:	f47f aeae 	bne.w	40c1da <_malloc_r+0x136>
  40c47e:	e02d      	b.n	40c4dc <_malloc_r+0x438>
  40c480:	f104 0308 	add.w	r3, r4, #8
  40c484:	6964      	ldr	r4, [r4, #20]
  40c486:	42a3      	cmp	r3, r4
  40c488:	bf08      	it	eq
  40c48a:	f10c 0c02 	addeq.w	ip, ip, #2
  40c48e:	f43f ae67 	beq.w	40c160 <_malloc_r+0xbc>
  40c492:	e623      	b.n	40c0dc <_malloc_r+0x38>
  40c494:	4419      	add	r1, r3
  40c496:	461c      	mov	r4, r3
  40c498:	6848      	ldr	r0, [r1, #4]
  40c49a:	68db      	ldr	r3, [r3, #12]
  40c49c:	f854 2f08 	ldr.w	r2, [r4, #8]!
  40c4a0:	f040 0501 	orr.w	r5, r0, #1
  40c4a4:	604d      	str	r5, [r1, #4]
  40c4a6:	4630      	mov	r0, r6
  40c4a8:	60d3      	str	r3, [r2, #12]
  40c4aa:	609a      	str	r2, [r3, #8]
  40c4ac:	f000 f924 	bl	40c6f8 <__malloc_unlock>
  40c4b0:	e624      	b.n	40c0fc <_malloc_r+0x58>
  40c4b2:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40c4b6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c4ba:	e63b      	b.n	40c134 <_malloc_r+0x90>
  40c4bc:	098a      	lsrs	r2, r1, #6
  40c4be:	3238      	adds	r2, #56	; 0x38
  40c4c0:	0050      	lsls	r0, r2, #1
  40c4c2:	e7a8      	b.n	40c416 <_malloc_r+0x372>
  40c4c4:	42bc      	cmp	r4, r7
  40c4c6:	f43f af03 	beq.w	40c2d0 <_malloc_r+0x22c>
  40c4ca:	68bc      	ldr	r4, [r7, #8]
  40c4cc:	6862      	ldr	r2, [r4, #4]
  40c4ce:	f022 0203 	bic.w	r2, r2, #3
  40c4d2:	e762      	b.n	40c39a <_malloc_r+0x2f6>
  40c4d4:	f8d8 8000 	ldr.w	r8, [r8]
  40c4d8:	4598      	cmp	r8, r3
  40c4da:	d17b      	bne.n	40c5d4 <_malloc_r+0x530>
  40c4dc:	f01c 0f03 	tst.w	ip, #3
  40c4e0:	f1a8 0308 	sub.w	r3, r8, #8
  40c4e4:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c4e8:	d1f4      	bne.n	40c4d4 <_malloc_r+0x430>
  40c4ea:	687b      	ldr	r3, [r7, #4]
  40c4ec:	ea23 0300 	bic.w	r3, r3, r0
  40c4f0:	607b      	str	r3, [r7, #4]
  40c4f2:	0040      	lsls	r0, r0, #1
  40c4f4:	4298      	cmp	r0, r3
  40c4f6:	f63f aebf 	bhi.w	40c278 <_malloc_r+0x1d4>
  40c4fa:	2800      	cmp	r0, #0
  40c4fc:	f43f aebc 	beq.w	40c278 <_malloc_r+0x1d4>
  40c500:	4203      	tst	r3, r0
  40c502:	46cc      	mov	ip, r9
  40c504:	f47f ae65 	bne.w	40c1d2 <_malloc_r+0x12e>
  40c508:	0040      	lsls	r0, r0, #1
  40c50a:	4203      	tst	r3, r0
  40c50c:	f10c 0c04 	add.w	ip, ip, #4
  40c510:	d0fa      	beq.n	40c508 <_malloc_r+0x464>
  40c512:	e65e      	b.n	40c1d2 <_malloc_r+0x12e>
  40c514:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40c518:	d81a      	bhi.n	40c550 <_malloc_r+0x4ac>
  40c51a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  40c51e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40c522:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c526:	e605      	b.n	40c134 <_malloc_r+0x90>
  40c528:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40c52c:	e6ef      	b.n	40c30e <_malloc_r+0x26a>
  40c52e:	2301      	movs	r3, #1
  40c530:	f8c8 3004 	str.w	r3, [r8, #4]
  40c534:	4644      	mov	r4, r8
  40c536:	2200      	movs	r2, #0
  40c538:	e72f      	b.n	40c39a <_malloc_r+0x2f6>
  40c53a:	1091      	asrs	r1, r2, #2
  40c53c:	2001      	movs	r0, #1
  40c53e:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40c542:	fa00 f101 	lsl.w	r1, r0, r1
  40c546:	430a      	orrs	r2, r1
  40c548:	f8c8 2004 	str.w	r2, [r8, #4]
  40c54c:	4619      	mov	r1, r3
  40c54e:	e774      	b.n	40c43a <_malloc_r+0x396>
  40c550:	f240 5354 	movw	r3, #1364	; 0x554
  40c554:	459c      	cmp	ip, r3
  40c556:	d81b      	bhi.n	40c590 <_malloc_r+0x4ec>
  40c558:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  40c55c:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40c560:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c564:	e5e6      	b.n	40c134 <_malloc_r+0x90>
  40c566:	f10a 0a10 	add.w	sl, sl, #16
  40c56a:	e6a3      	b.n	40c2b4 <_malloc_r+0x210>
  40c56c:	2b54      	cmp	r3, #84	; 0x54
  40c56e:	d81f      	bhi.n	40c5b0 <_malloc_r+0x50c>
  40c570:	0b0a      	lsrs	r2, r1, #12
  40c572:	326e      	adds	r2, #110	; 0x6e
  40c574:	0050      	lsls	r0, r2, #1
  40c576:	e74e      	b.n	40c416 <_malloc_r+0x372>
  40c578:	f3cb 010b 	ubfx	r1, fp, #0, #12
  40c57c:	2900      	cmp	r1, #0
  40c57e:	f47f aeb1 	bne.w	40c2e4 <_malloc_r+0x240>
  40c582:	eb0a 0109 	add.w	r1, sl, r9
  40c586:	68ba      	ldr	r2, [r7, #8]
  40c588:	f041 0101 	orr.w	r1, r1, #1
  40c58c:	6051      	str	r1, [r2, #4]
  40c58e:	e6f6      	b.n	40c37e <_malloc_r+0x2da>
  40c590:	21fc      	movs	r1, #252	; 0xfc
  40c592:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40c596:	e5cd      	b.n	40c134 <_malloc_r+0x90>
  40c598:	2201      	movs	r2, #1
  40c59a:	f04f 0a00 	mov.w	sl, #0
  40c59e:	e6cb      	b.n	40c338 <_malloc_r+0x294>
  40c5a0:	f104 0108 	add.w	r1, r4, #8
  40c5a4:	4630      	mov	r0, r6
  40c5a6:	f7ff fa41 	bl	40ba2c <_free_r>
  40c5aa:	f8da 3000 	ldr.w	r3, [sl]
  40c5ae:	e6e6      	b.n	40c37e <_malloc_r+0x2da>
  40c5b0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40c5b4:	d803      	bhi.n	40c5be <_malloc_r+0x51a>
  40c5b6:	0bca      	lsrs	r2, r1, #15
  40c5b8:	3277      	adds	r2, #119	; 0x77
  40c5ba:	0050      	lsls	r0, r2, #1
  40c5bc:	e72b      	b.n	40c416 <_malloc_r+0x372>
  40c5be:	f240 5254 	movw	r2, #1364	; 0x554
  40c5c2:	4293      	cmp	r3, r2
  40c5c4:	d803      	bhi.n	40c5ce <_malloc_r+0x52a>
  40c5c6:	0c8a      	lsrs	r2, r1, #18
  40c5c8:	327c      	adds	r2, #124	; 0x7c
  40c5ca:	0050      	lsls	r0, r2, #1
  40c5cc:	e723      	b.n	40c416 <_malloc_r+0x372>
  40c5ce:	20fc      	movs	r0, #252	; 0xfc
  40c5d0:	227e      	movs	r2, #126	; 0x7e
  40c5d2:	e720      	b.n	40c416 <_malloc_r+0x372>
  40c5d4:	687b      	ldr	r3, [r7, #4]
  40c5d6:	e78c      	b.n	40c4f2 <_malloc_r+0x44e>
  40c5d8:	200015f4 	.word	0x200015f4

0040c5dc <_mbrtowc_r>:
  40c5dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40c5e0:	b083      	sub	sp, #12
  40c5e2:	461f      	mov	r7, r3
  40c5e4:	4614      	mov	r4, r2
  40c5e6:	4605      	mov	r5, r0
  40c5e8:	4688      	mov	r8, r1
  40c5ea:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40c5ec:	4b10      	ldr	r3, [pc, #64]	; (40c630 <_mbrtowc_r+0x54>)
  40c5ee:	b19a      	cbz	r2, 40c618 <_mbrtowc_r+0x3c>
  40c5f0:	f8d3 9000 	ldr.w	r9, [r3]
  40c5f4:	f7ff fcd0 	bl	40bf98 <__locale_charset>
  40c5f8:	4641      	mov	r1, r8
  40c5fa:	e88d 0041 	stmia.w	sp, {r0, r6}
  40c5fe:	4622      	mov	r2, r4
  40c600:	463b      	mov	r3, r7
  40c602:	4628      	mov	r0, r5
  40c604:	47c8      	blx	r9
  40c606:	1c43      	adds	r3, r0, #1
  40c608:	d103      	bne.n	40c612 <_mbrtowc_r+0x36>
  40c60a:	2200      	movs	r2, #0
  40c60c:	238a      	movs	r3, #138	; 0x8a
  40c60e:	6032      	str	r2, [r6, #0]
  40c610:	602b      	str	r3, [r5, #0]
  40c612:	b003      	add	sp, #12
  40c614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c618:	681f      	ldr	r7, [r3, #0]
  40c61a:	f7ff fcbd 	bl	40bf98 <__locale_charset>
  40c61e:	4621      	mov	r1, r4
  40c620:	e88d 0041 	stmia.w	sp, {r0, r6}
  40c624:	4a03      	ldr	r2, [pc, #12]	; (40c634 <_mbrtowc_r+0x58>)
  40c626:	4628      	mov	r0, r5
  40c628:	2301      	movs	r3, #1
  40c62a:	47b8      	blx	r7
  40c62c:	e7eb      	b.n	40c606 <_mbrtowc_r+0x2a>
  40c62e:	bf00      	nop
  40c630:	20001a04 	.word	0x20001a04
  40c634:	004102d8 	.word	0x004102d8

0040c638 <__ascii_mbtowc>:
  40c638:	b082      	sub	sp, #8
  40c63a:	b149      	cbz	r1, 40c650 <__ascii_mbtowc+0x18>
  40c63c:	b15a      	cbz	r2, 40c656 <__ascii_mbtowc+0x1e>
  40c63e:	b16b      	cbz	r3, 40c65c <__ascii_mbtowc+0x24>
  40c640:	7813      	ldrb	r3, [r2, #0]
  40c642:	600b      	str	r3, [r1, #0]
  40c644:	7810      	ldrb	r0, [r2, #0]
  40c646:	3000      	adds	r0, #0
  40c648:	bf18      	it	ne
  40c64a:	2001      	movne	r0, #1
  40c64c:	b002      	add	sp, #8
  40c64e:	4770      	bx	lr
  40c650:	a901      	add	r1, sp, #4
  40c652:	2a00      	cmp	r2, #0
  40c654:	d1f3      	bne.n	40c63e <__ascii_mbtowc+0x6>
  40c656:	4610      	mov	r0, r2
  40c658:	b002      	add	sp, #8
  40c65a:	4770      	bx	lr
  40c65c:	f06f 0001 	mvn.w	r0, #1
  40c660:	e7f4      	b.n	40c64c <__ascii_mbtowc+0x14>
  40c662:	bf00      	nop

0040c664 <memchr>:
  40c664:	0783      	lsls	r3, r0, #30
  40c666:	b470      	push	{r4, r5, r6}
  40c668:	b2c9      	uxtb	r1, r1
  40c66a:	d03f      	beq.n	40c6ec <memchr+0x88>
  40c66c:	1e54      	subs	r4, r2, #1
  40c66e:	b32a      	cbz	r2, 40c6bc <memchr+0x58>
  40c670:	7803      	ldrb	r3, [r0, #0]
  40c672:	428b      	cmp	r3, r1
  40c674:	d023      	beq.n	40c6be <memchr+0x5a>
  40c676:	1c43      	adds	r3, r0, #1
  40c678:	e004      	b.n	40c684 <memchr+0x20>
  40c67a:	b1fc      	cbz	r4, 40c6bc <memchr+0x58>
  40c67c:	7804      	ldrb	r4, [r0, #0]
  40c67e:	428c      	cmp	r4, r1
  40c680:	d01d      	beq.n	40c6be <memchr+0x5a>
  40c682:	4614      	mov	r4, r2
  40c684:	f013 0f03 	tst.w	r3, #3
  40c688:	4618      	mov	r0, r3
  40c68a:	f104 32ff 	add.w	r2, r4, #4294967295
  40c68e:	f103 0301 	add.w	r3, r3, #1
  40c692:	d1f2      	bne.n	40c67a <memchr+0x16>
  40c694:	2c03      	cmp	r4, #3
  40c696:	d814      	bhi.n	40c6c2 <memchr+0x5e>
  40c698:	1e65      	subs	r5, r4, #1
  40c69a:	b34c      	cbz	r4, 40c6f0 <memchr+0x8c>
  40c69c:	7803      	ldrb	r3, [r0, #0]
  40c69e:	428b      	cmp	r3, r1
  40c6a0:	d00d      	beq.n	40c6be <memchr+0x5a>
  40c6a2:	1c42      	adds	r2, r0, #1
  40c6a4:	2300      	movs	r3, #0
  40c6a6:	e002      	b.n	40c6ae <memchr+0x4a>
  40c6a8:	7804      	ldrb	r4, [r0, #0]
  40c6aa:	428c      	cmp	r4, r1
  40c6ac:	d007      	beq.n	40c6be <memchr+0x5a>
  40c6ae:	42ab      	cmp	r3, r5
  40c6b0:	4610      	mov	r0, r2
  40c6b2:	f103 0301 	add.w	r3, r3, #1
  40c6b6:	f102 0201 	add.w	r2, r2, #1
  40c6ba:	d1f5      	bne.n	40c6a8 <memchr+0x44>
  40c6bc:	2000      	movs	r0, #0
  40c6be:	bc70      	pop	{r4, r5, r6}
  40c6c0:	4770      	bx	lr
  40c6c2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40c6c6:	4603      	mov	r3, r0
  40c6c8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40c6cc:	4618      	mov	r0, r3
  40c6ce:	3304      	adds	r3, #4
  40c6d0:	6802      	ldr	r2, [r0, #0]
  40c6d2:	4072      	eors	r2, r6
  40c6d4:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40c6d8:	ea25 0202 	bic.w	r2, r5, r2
  40c6dc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40c6e0:	d1da      	bne.n	40c698 <memchr+0x34>
  40c6e2:	3c04      	subs	r4, #4
  40c6e4:	2c03      	cmp	r4, #3
  40c6e6:	4618      	mov	r0, r3
  40c6e8:	d8f0      	bhi.n	40c6cc <memchr+0x68>
  40c6ea:	e7d5      	b.n	40c698 <memchr+0x34>
  40c6ec:	4614      	mov	r4, r2
  40c6ee:	e7d1      	b.n	40c694 <memchr+0x30>
  40c6f0:	4620      	mov	r0, r4
  40c6f2:	e7e4      	b.n	40c6be <memchr+0x5a>

0040c6f4 <__malloc_lock>:
  40c6f4:	4770      	bx	lr
  40c6f6:	bf00      	nop

0040c6f8 <__malloc_unlock>:
  40c6f8:	4770      	bx	lr
  40c6fa:	bf00      	nop

0040c6fc <_Balloc>:
  40c6fc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40c6fe:	b570      	push	{r4, r5, r6, lr}
  40c700:	4605      	mov	r5, r0
  40c702:	460c      	mov	r4, r1
  40c704:	b14a      	cbz	r2, 40c71a <_Balloc+0x1e>
  40c706:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  40c70a:	b180      	cbz	r0, 40c72e <_Balloc+0x32>
  40c70c:	6801      	ldr	r1, [r0, #0]
  40c70e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40c712:	2200      	movs	r2, #0
  40c714:	6102      	str	r2, [r0, #16]
  40c716:	60c2      	str	r2, [r0, #12]
  40c718:	bd70      	pop	{r4, r5, r6, pc}
  40c71a:	2221      	movs	r2, #33	; 0x21
  40c71c:	2104      	movs	r1, #4
  40c71e:	f001 fa63 	bl	40dbe8 <_calloc_r>
  40c722:	64e8      	str	r0, [r5, #76]	; 0x4c
  40c724:	4602      	mov	r2, r0
  40c726:	2800      	cmp	r0, #0
  40c728:	d1ed      	bne.n	40c706 <_Balloc+0xa>
  40c72a:	2000      	movs	r0, #0
  40c72c:	bd70      	pop	{r4, r5, r6, pc}
  40c72e:	2101      	movs	r1, #1
  40c730:	fa01 f604 	lsl.w	r6, r1, r4
  40c734:	1d72      	adds	r2, r6, #5
  40c736:	4628      	mov	r0, r5
  40c738:	0092      	lsls	r2, r2, #2
  40c73a:	f001 fa55 	bl	40dbe8 <_calloc_r>
  40c73e:	2800      	cmp	r0, #0
  40c740:	d0f3      	beq.n	40c72a <_Balloc+0x2e>
  40c742:	6044      	str	r4, [r0, #4]
  40c744:	6086      	str	r6, [r0, #8]
  40c746:	e7e4      	b.n	40c712 <_Balloc+0x16>

0040c748 <_Bfree>:
  40c748:	b131      	cbz	r1, 40c758 <_Bfree+0x10>
  40c74a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40c74c:	684a      	ldr	r2, [r1, #4]
  40c74e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40c752:	6008      	str	r0, [r1, #0]
  40c754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40c758:	4770      	bx	lr
  40c75a:	bf00      	nop

0040c75c <__multadd>:
  40c75c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c760:	f8d1 8010 	ldr.w	r8, [r1, #16]
  40c764:	b082      	sub	sp, #8
  40c766:	4689      	mov	r9, r1
  40c768:	4682      	mov	sl, r0
  40c76a:	f101 0514 	add.w	r5, r1, #20
  40c76e:	2400      	movs	r4, #0
  40c770:	682f      	ldr	r7, [r5, #0]
  40c772:	b2be      	uxth	r6, r7
  40c774:	0c3f      	lsrs	r7, r7, #16
  40c776:	fb02 3606 	mla	r6, r2, r6, r3
  40c77a:	fb02 f307 	mul.w	r3, r2, r7
  40c77e:	eb03 4316 	add.w	r3, r3, r6, lsr #16
  40c782:	3401      	adds	r4, #1
  40c784:	b2b6      	uxth	r6, r6
  40c786:	eb06 4603 	add.w	r6, r6, r3, lsl #16
  40c78a:	45a0      	cmp	r8, r4
  40c78c:	f845 6b04 	str.w	r6, [r5], #4
  40c790:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40c794:	dcec      	bgt.n	40c770 <__multadd+0x14>
  40c796:	b153      	cbz	r3, 40c7ae <__multadd+0x52>
  40c798:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40c79c:	4590      	cmp	r8, r2
  40c79e:	da0a      	bge.n	40c7b6 <__multadd+0x5a>
  40c7a0:	eb09 0188 	add.w	r1, r9, r8, lsl #2
  40c7a4:	f108 0201 	add.w	r2, r8, #1
  40c7a8:	614b      	str	r3, [r1, #20]
  40c7aa:	f8c9 2010 	str.w	r2, [r9, #16]
  40c7ae:	4648      	mov	r0, r9
  40c7b0:	b002      	add	sp, #8
  40c7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c7b6:	f8d9 1004 	ldr.w	r1, [r9, #4]
  40c7ba:	9301      	str	r3, [sp, #4]
  40c7bc:	3101      	adds	r1, #1
  40c7be:	4650      	mov	r0, sl
  40c7c0:	f7ff ff9c 	bl	40c6fc <_Balloc>
  40c7c4:	f8d9 2010 	ldr.w	r2, [r9, #16]
  40c7c8:	3202      	adds	r2, #2
  40c7ca:	f109 010c 	add.w	r1, r9, #12
  40c7ce:	4604      	mov	r4, r0
  40c7d0:	0092      	lsls	r2, r2, #2
  40c7d2:	300c      	adds	r0, #12
  40c7d4:	f7fa fc36 	bl	407044 <memcpy>
  40c7d8:	f8da 204c 	ldr.w	r2, [sl, #76]	; 0x4c
  40c7dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
  40c7e0:	9b01      	ldr	r3, [sp, #4]
  40c7e2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40c7e6:	f8c9 0000 	str.w	r0, [r9]
  40c7ea:	f842 9021 	str.w	r9, [r2, r1, lsl #2]
  40c7ee:	46a1      	mov	r9, r4
  40c7f0:	e7d6      	b.n	40c7a0 <__multadd+0x44>
  40c7f2:	bf00      	nop

0040c7f4 <__hi0bits>:
  40c7f4:	0c03      	lsrs	r3, r0, #16
  40c7f6:	041b      	lsls	r3, r3, #16
  40c7f8:	b9b3      	cbnz	r3, 40c828 <__hi0bits+0x34>
  40c7fa:	0400      	lsls	r0, r0, #16
  40c7fc:	2310      	movs	r3, #16
  40c7fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40c802:	bf04      	itt	eq
  40c804:	0200      	lsleq	r0, r0, #8
  40c806:	3308      	addeq	r3, #8
  40c808:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40c80c:	bf04      	itt	eq
  40c80e:	0100      	lsleq	r0, r0, #4
  40c810:	3304      	addeq	r3, #4
  40c812:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40c816:	bf04      	itt	eq
  40c818:	0080      	lsleq	r0, r0, #2
  40c81a:	3302      	addeq	r3, #2
  40c81c:	2800      	cmp	r0, #0
  40c81e:	db07      	blt.n	40c830 <__hi0bits+0x3c>
  40c820:	0042      	lsls	r2, r0, #1
  40c822:	d403      	bmi.n	40c82c <__hi0bits+0x38>
  40c824:	2020      	movs	r0, #32
  40c826:	4770      	bx	lr
  40c828:	2300      	movs	r3, #0
  40c82a:	e7e8      	b.n	40c7fe <__hi0bits+0xa>
  40c82c:	1c58      	adds	r0, r3, #1
  40c82e:	4770      	bx	lr
  40c830:	4618      	mov	r0, r3
  40c832:	4770      	bx	lr

0040c834 <__lo0bits>:
  40c834:	6803      	ldr	r3, [r0, #0]
  40c836:	f013 0207 	ands.w	r2, r3, #7
  40c83a:	d007      	beq.n	40c84c <__lo0bits+0x18>
  40c83c:	07d9      	lsls	r1, r3, #31
  40c83e:	d420      	bmi.n	40c882 <__lo0bits+0x4e>
  40c840:	079a      	lsls	r2, r3, #30
  40c842:	d420      	bmi.n	40c886 <__lo0bits+0x52>
  40c844:	089b      	lsrs	r3, r3, #2
  40c846:	6003      	str	r3, [r0, #0]
  40c848:	2002      	movs	r0, #2
  40c84a:	4770      	bx	lr
  40c84c:	b299      	uxth	r1, r3
  40c84e:	b909      	cbnz	r1, 40c854 <__lo0bits+0x20>
  40c850:	0c1b      	lsrs	r3, r3, #16
  40c852:	2210      	movs	r2, #16
  40c854:	f013 0fff 	tst.w	r3, #255	; 0xff
  40c858:	bf04      	itt	eq
  40c85a:	0a1b      	lsreq	r3, r3, #8
  40c85c:	3208      	addeq	r2, #8
  40c85e:	0719      	lsls	r1, r3, #28
  40c860:	bf04      	itt	eq
  40c862:	091b      	lsreq	r3, r3, #4
  40c864:	3204      	addeq	r2, #4
  40c866:	0799      	lsls	r1, r3, #30
  40c868:	bf04      	itt	eq
  40c86a:	089b      	lsreq	r3, r3, #2
  40c86c:	3202      	addeq	r2, #2
  40c86e:	07d9      	lsls	r1, r3, #31
  40c870:	d404      	bmi.n	40c87c <__lo0bits+0x48>
  40c872:	085b      	lsrs	r3, r3, #1
  40c874:	d101      	bne.n	40c87a <__lo0bits+0x46>
  40c876:	2020      	movs	r0, #32
  40c878:	4770      	bx	lr
  40c87a:	3201      	adds	r2, #1
  40c87c:	6003      	str	r3, [r0, #0]
  40c87e:	4610      	mov	r0, r2
  40c880:	4770      	bx	lr
  40c882:	2000      	movs	r0, #0
  40c884:	4770      	bx	lr
  40c886:	085b      	lsrs	r3, r3, #1
  40c888:	6003      	str	r3, [r0, #0]
  40c88a:	2001      	movs	r0, #1
  40c88c:	4770      	bx	lr
  40c88e:	bf00      	nop

0040c890 <__i2b>:
  40c890:	b510      	push	{r4, lr}
  40c892:	460c      	mov	r4, r1
  40c894:	2101      	movs	r1, #1
  40c896:	f7ff ff31 	bl	40c6fc <_Balloc>
  40c89a:	2201      	movs	r2, #1
  40c89c:	6144      	str	r4, [r0, #20]
  40c89e:	6102      	str	r2, [r0, #16]
  40c8a0:	bd10      	pop	{r4, pc}
  40c8a2:	bf00      	nop

0040c8a4 <__multiply>:
  40c8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c8a8:	690d      	ldr	r5, [r1, #16]
  40c8aa:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40c8ae:	454d      	cmp	r5, r9
  40c8b0:	b085      	sub	sp, #20
  40c8b2:	460c      	mov	r4, r1
  40c8b4:	4692      	mov	sl, r2
  40c8b6:	da04      	bge.n	40c8c2 <__multiply+0x1e>
  40c8b8:	462a      	mov	r2, r5
  40c8ba:	4654      	mov	r4, sl
  40c8bc:	464d      	mov	r5, r9
  40c8be:	468a      	mov	sl, r1
  40c8c0:	4691      	mov	r9, r2
  40c8c2:	68a3      	ldr	r3, [r4, #8]
  40c8c4:	6861      	ldr	r1, [r4, #4]
  40c8c6:	eb05 0709 	add.w	r7, r5, r9
  40c8ca:	429f      	cmp	r7, r3
  40c8cc:	bfc8      	it	gt
  40c8ce:	3101      	addgt	r1, #1
  40c8d0:	f7ff ff14 	bl	40c6fc <_Balloc>
  40c8d4:	f100 0614 	add.w	r6, r0, #20
  40c8d8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40c8dc:	4546      	cmp	r6, r8
  40c8de:	9001      	str	r0, [sp, #4]
  40c8e0:	d205      	bcs.n	40c8ee <__multiply+0x4a>
  40c8e2:	4633      	mov	r3, r6
  40c8e4:	2000      	movs	r0, #0
  40c8e6:	f843 0b04 	str.w	r0, [r3], #4
  40c8ea:	4598      	cmp	r8, r3
  40c8ec:	d8fb      	bhi.n	40c8e6 <__multiply+0x42>
  40c8ee:	f10a 0c14 	add.w	ip, sl, #20
  40c8f2:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  40c8f6:	3414      	adds	r4, #20
  40c8f8:	45cc      	cmp	ip, r9
  40c8fa:	9400      	str	r4, [sp, #0]
  40c8fc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  40c900:	d25b      	bcs.n	40c9ba <__multiply+0x116>
  40c902:	f8cd 8008 	str.w	r8, [sp, #8]
  40c906:	9703      	str	r7, [sp, #12]
  40c908:	46c8      	mov	r8, r9
  40c90a:	f85c 3b04 	ldr.w	r3, [ip], #4
  40c90e:	b29c      	uxth	r4, r3
  40c910:	b324      	cbz	r4, 40c95c <__multiply+0xb8>
  40c912:	9a00      	ldr	r2, [sp, #0]
  40c914:	4633      	mov	r3, r6
  40c916:	f04f 0900 	mov.w	r9, #0
  40c91a:	e000      	b.n	40c91e <__multiply+0x7a>
  40c91c:	460b      	mov	r3, r1
  40c91e:	f852 7b04 	ldr.w	r7, [r2], #4
  40c922:	6819      	ldr	r1, [r3, #0]
  40c924:	fa1f fb87 	uxth.w	fp, r7
  40c928:	fa1f fa81 	uxth.w	sl, r1
  40c92c:	0c38      	lsrs	r0, r7, #16
  40c92e:	0c09      	lsrs	r1, r1, #16
  40c930:	fb04 a70b 	mla	r7, r4, fp, sl
  40c934:	44b9      	add	r9, r7
  40c936:	fb04 1000 	mla	r0, r4, r0, r1
  40c93a:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  40c93e:	4619      	mov	r1, r3
  40c940:	fa1f f989 	uxth.w	r9, r9
  40c944:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  40c948:	4295      	cmp	r5, r2
  40c94a:	ea4f 4910 	mov.w	r9, r0, lsr #16
  40c94e:	f841 7b04 	str.w	r7, [r1], #4
  40c952:	d8e3      	bhi.n	40c91c <__multiply+0x78>
  40c954:	f8c3 9004 	str.w	r9, [r3, #4]
  40c958:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  40c95c:	ea5f 4913 	movs.w	r9, r3, lsr #16
  40c960:	d024      	beq.n	40c9ac <__multiply+0x108>
  40c962:	f8d6 a000 	ldr.w	sl, [r6]
  40c966:	9b00      	ldr	r3, [sp, #0]
  40c968:	4650      	mov	r0, sl
  40c96a:	4631      	mov	r1, r6
  40c96c:	f04f 0b00 	mov.w	fp, #0
  40c970:	e000      	b.n	40c974 <__multiply+0xd0>
  40c972:	4611      	mov	r1, r2
  40c974:	881a      	ldrh	r2, [r3, #0]
  40c976:	0c00      	lsrs	r0, r0, #16
  40c978:	fb09 0002 	mla	r0, r9, r2, r0
  40c97c:	4483      	add	fp, r0
  40c97e:	fa1f fa8a 	uxth.w	sl, sl
  40c982:	460a      	mov	r2, r1
  40c984:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  40c988:	f842 0b04 	str.w	r0, [r2], #4
  40c98c:	f853 7b04 	ldr.w	r7, [r3], #4
  40c990:	6848      	ldr	r0, [r1, #4]
  40c992:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40c996:	b284      	uxth	r4, r0
  40c998:	fb09 4a0a 	mla	sl, r9, sl, r4
  40c99c:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  40c9a0:	429d      	cmp	r5, r3
  40c9a2:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  40c9a6:	d8e4      	bhi.n	40c972 <__multiply+0xce>
  40c9a8:	f8c1 a004 	str.w	sl, [r1, #4]
  40c9ac:	45e0      	cmp	r8, ip
  40c9ae:	f106 0604 	add.w	r6, r6, #4
  40c9b2:	d8aa      	bhi.n	40c90a <__multiply+0x66>
  40c9b4:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40c9b8:	9f03      	ldr	r7, [sp, #12]
  40c9ba:	2f00      	cmp	r7, #0
  40c9bc:	dd0a      	ble.n	40c9d4 <__multiply+0x130>
  40c9be:	f858 3c04 	ldr.w	r3, [r8, #-4]
  40c9c2:	f1a8 0804 	sub.w	r8, r8, #4
  40c9c6:	b11b      	cbz	r3, 40c9d0 <__multiply+0x12c>
  40c9c8:	e004      	b.n	40c9d4 <__multiply+0x130>
  40c9ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40c9ce:	b90b      	cbnz	r3, 40c9d4 <__multiply+0x130>
  40c9d0:	3f01      	subs	r7, #1
  40c9d2:	d1fa      	bne.n	40c9ca <__multiply+0x126>
  40c9d4:	9b01      	ldr	r3, [sp, #4]
  40c9d6:	4618      	mov	r0, r3
  40c9d8:	611f      	str	r7, [r3, #16]
  40c9da:	b005      	add	sp, #20
  40c9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040c9e0 <__pow5mult>:
  40c9e0:	f012 0303 	ands.w	r3, r2, #3
  40c9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c9e8:	4614      	mov	r4, r2
  40c9ea:	4607      	mov	r7, r0
  40c9ec:	460e      	mov	r6, r1
  40c9ee:	d12c      	bne.n	40ca4a <__pow5mult+0x6a>
  40c9f0:	10a4      	asrs	r4, r4, #2
  40c9f2:	d01c      	beq.n	40ca2e <__pow5mult+0x4e>
  40c9f4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40c9f6:	2d00      	cmp	r5, #0
  40c9f8:	d030      	beq.n	40ca5c <__pow5mult+0x7c>
  40c9fa:	f04f 0800 	mov.w	r8, #0
  40c9fe:	e004      	b.n	40ca0a <__pow5mult+0x2a>
  40ca00:	1064      	asrs	r4, r4, #1
  40ca02:	d014      	beq.n	40ca2e <__pow5mult+0x4e>
  40ca04:	6828      	ldr	r0, [r5, #0]
  40ca06:	b1a8      	cbz	r0, 40ca34 <__pow5mult+0x54>
  40ca08:	4605      	mov	r5, r0
  40ca0a:	07e3      	lsls	r3, r4, #31
  40ca0c:	d5f8      	bpl.n	40ca00 <__pow5mult+0x20>
  40ca0e:	4638      	mov	r0, r7
  40ca10:	4631      	mov	r1, r6
  40ca12:	462a      	mov	r2, r5
  40ca14:	f7ff ff46 	bl	40c8a4 <__multiply>
  40ca18:	b1ae      	cbz	r6, 40ca46 <__pow5mult+0x66>
  40ca1a:	6872      	ldr	r2, [r6, #4]
  40ca1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ca1e:	1064      	asrs	r4, r4, #1
  40ca20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ca24:	6031      	str	r1, [r6, #0]
  40ca26:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40ca2a:	4606      	mov	r6, r0
  40ca2c:	d1ea      	bne.n	40ca04 <__pow5mult+0x24>
  40ca2e:	4630      	mov	r0, r6
  40ca30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ca34:	4638      	mov	r0, r7
  40ca36:	4629      	mov	r1, r5
  40ca38:	462a      	mov	r2, r5
  40ca3a:	f7ff ff33 	bl	40c8a4 <__multiply>
  40ca3e:	6028      	str	r0, [r5, #0]
  40ca40:	f8c0 8000 	str.w	r8, [r0]
  40ca44:	e7e0      	b.n	40ca08 <__pow5mult+0x28>
  40ca46:	4606      	mov	r6, r0
  40ca48:	e7da      	b.n	40ca00 <__pow5mult+0x20>
  40ca4a:	1e5d      	subs	r5, r3, #1
  40ca4c:	4a0a      	ldr	r2, [pc, #40]	; (40ca78 <__pow5mult+0x98>)
  40ca4e:	2300      	movs	r3, #0
  40ca50:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
  40ca54:	f7ff fe82 	bl	40c75c <__multadd>
  40ca58:	4606      	mov	r6, r0
  40ca5a:	e7c9      	b.n	40c9f0 <__pow5mult+0x10>
  40ca5c:	2101      	movs	r1, #1
  40ca5e:	4638      	mov	r0, r7
  40ca60:	f7ff fe4c 	bl	40c6fc <_Balloc>
  40ca64:	f240 2171 	movw	r1, #625	; 0x271
  40ca68:	2201      	movs	r2, #1
  40ca6a:	2300      	movs	r3, #0
  40ca6c:	6141      	str	r1, [r0, #20]
  40ca6e:	6102      	str	r2, [r0, #16]
  40ca70:	4605      	mov	r5, r0
  40ca72:	64b8      	str	r0, [r7, #72]	; 0x48
  40ca74:	6003      	str	r3, [r0, #0]
  40ca76:	e7c0      	b.n	40c9fa <__pow5mult+0x1a>
  40ca78:	00410948 	.word	0x00410948

0040ca7c <__lshift>:
  40ca7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ca80:	4693      	mov	fp, r2
  40ca82:	690a      	ldr	r2, [r1, #16]
  40ca84:	688b      	ldr	r3, [r1, #8]
  40ca86:	ea4f 1a6b 	mov.w	sl, fp, asr #5
  40ca8a:	eb0a 0902 	add.w	r9, sl, r2
  40ca8e:	f109 0601 	add.w	r6, r9, #1
  40ca92:	429e      	cmp	r6, r3
  40ca94:	460f      	mov	r7, r1
  40ca96:	4680      	mov	r8, r0
  40ca98:	6849      	ldr	r1, [r1, #4]
  40ca9a:	dd04      	ble.n	40caa6 <__lshift+0x2a>
  40ca9c:	005b      	lsls	r3, r3, #1
  40ca9e:	429e      	cmp	r6, r3
  40caa0:	f101 0101 	add.w	r1, r1, #1
  40caa4:	dcfa      	bgt.n	40ca9c <__lshift+0x20>
  40caa6:	4640      	mov	r0, r8
  40caa8:	f7ff fe28 	bl	40c6fc <_Balloc>
  40caac:	f1ba 0f00 	cmp.w	sl, #0
  40cab0:	f100 0414 	add.w	r4, r0, #20
  40cab4:	dd09      	ble.n	40caca <__lshift+0x4e>
  40cab6:	2300      	movs	r3, #0
  40cab8:	461a      	mov	r2, r3
  40caba:	4625      	mov	r5, r4
  40cabc:	3301      	adds	r3, #1
  40cabe:	4553      	cmp	r3, sl
  40cac0:	f845 2b04 	str.w	r2, [r5], #4
  40cac4:	d1fa      	bne.n	40cabc <__lshift+0x40>
  40cac6:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40caca:	693a      	ldr	r2, [r7, #16]
  40cacc:	f107 0314 	add.w	r3, r7, #20
  40cad0:	f01b 0b1f 	ands.w	fp, fp, #31
  40cad4:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  40cad8:	d021      	beq.n	40cb1e <__lshift+0xa2>
  40cada:	f1cb 0a20 	rsb	sl, fp, #32
  40cade:	2200      	movs	r2, #0
  40cae0:	e000      	b.n	40cae4 <__lshift+0x68>
  40cae2:	462c      	mov	r4, r5
  40cae4:	6819      	ldr	r1, [r3, #0]
  40cae6:	4625      	mov	r5, r4
  40cae8:	fa01 f10b 	lsl.w	r1, r1, fp
  40caec:	430a      	orrs	r2, r1
  40caee:	f845 2b04 	str.w	r2, [r5], #4
  40caf2:	f853 2b04 	ldr.w	r2, [r3], #4
  40caf6:	4563      	cmp	r3, ip
  40caf8:	fa22 f20a 	lsr.w	r2, r2, sl
  40cafc:	d3f1      	bcc.n	40cae2 <__lshift+0x66>
  40cafe:	6062      	str	r2, [r4, #4]
  40cb00:	b10a      	cbz	r2, 40cb06 <__lshift+0x8a>
  40cb02:	f109 0602 	add.w	r6, r9, #2
  40cb06:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40cb0a:	687a      	ldr	r2, [r7, #4]
  40cb0c:	3e01      	subs	r6, #1
  40cb0e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40cb12:	6106      	str	r6, [r0, #16]
  40cb14:	6039      	str	r1, [r7, #0]
  40cb16:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40cb1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cb1e:	f853 2b04 	ldr.w	r2, [r3], #4
  40cb22:	f844 2b04 	str.w	r2, [r4], #4
  40cb26:	459c      	cmp	ip, r3
  40cb28:	d9ed      	bls.n	40cb06 <__lshift+0x8a>
  40cb2a:	f853 2b04 	ldr.w	r2, [r3], #4
  40cb2e:	f844 2b04 	str.w	r2, [r4], #4
  40cb32:	459c      	cmp	ip, r3
  40cb34:	d8f3      	bhi.n	40cb1e <__lshift+0xa2>
  40cb36:	e7e6      	b.n	40cb06 <__lshift+0x8a>

0040cb38 <__mcmp>:
  40cb38:	6902      	ldr	r2, [r0, #16]
  40cb3a:	690b      	ldr	r3, [r1, #16]
  40cb3c:	1ad2      	subs	r2, r2, r3
  40cb3e:	b410      	push	{r4}
  40cb40:	d115      	bne.n	40cb6e <__mcmp+0x36>
  40cb42:	009b      	lsls	r3, r3, #2
  40cb44:	3014      	adds	r0, #20
  40cb46:	3114      	adds	r1, #20
  40cb48:	4419      	add	r1, r3
  40cb4a:	4403      	add	r3, r0
  40cb4c:	e001      	b.n	40cb52 <__mcmp+0x1a>
  40cb4e:	4298      	cmp	r0, r3
  40cb50:	d211      	bcs.n	40cb76 <__mcmp+0x3e>
  40cb52:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40cb56:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40cb5a:	42a2      	cmp	r2, r4
  40cb5c:	d0f7      	beq.n	40cb4e <__mcmp+0x16>
  40cb5e:	4294      	cmp	r4, r2
  40cb60:	bf94      	ite	ls
  40cb62:	2001      	movls	r0, #1
  40cb64:	f04f 30ff 	movhi.w	r0, #4294967295
  40cb68:	f85d 4b04 	ldr.w	r4, [sp], #4
  40cb6c:	4770      	bx	lr
  40cb6e:	4610      	mov	r0, r2
  40cb70:	f85d 4b04 	ldr.w	r4, [sp], #4
  40cb74:	4770      	bx	lr
  40cb76:	2000      	movs	r0, #0
  40cb78:	f85d 4b04 	ldr.w	r4, [sp], #4
  40cb7c:	4770      	bx	lr
  40cb7e:	bf00      	nop

0040cb80 <__mdiff>:
  40cb80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40cb84:	460d      	mov	r5, r1
  40cb86:	4604      	mov	r4, r0
  40cb88:	4611      	mov	r1, r2
  40cb8a:	4628      	mov	r0, r5
  40cb8c:	4616      	mov	r6, r2
  40cb8e:	f7ff ffd3 	bl	40cb38 <__mcmp>
  40cb92:	1e07      	subs	r7, r0, #0
  40cb94:	d055      	beq.n	40cc42 <__mdiff+0xc2>
  40cb96:	db4e      	blt.n	40cc36 <__mdiff+0xb6>
  40cb98:	f04f 0800 	mov.w	r8, #0
  40cb9c:	6869      	ldr	r1, [r5, #4]
  40cb9e:	4620      	mov	r0, r4
  40cba0:	f7ff fdac 	bl	40c6fc <_Balloc>
  40cba4:	692f      	ldr	r7, [r5, #16]
  40cba6:	6932      	ldr	r2, [r6, #16]
  40cba8:	f8c0 800c 	str.w	r8, [r0, #12]
  40cbac:	3514      	adds	r5, #20
  40cbae:	3614      	adds	r6, #20
  40cbb0:	f100 0314 	add.w	r3, r0, #20
  40cbb4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  40cbb8:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40cbbc:	2100      	movs	r1, #0
  40cbbe:	f856 2b04 	ldr.w	r2, [r6], #4
  40cbc2:	f855 4b04 	ldr.w	r4, [r5], #4
  40cbc6:	fa1f f982 	uxth.w	r9, r2
  40cbca:	fa11 fa84 	uxtah	sl, r1, r4
  40cbce:	0c11      	lsrs	r1, r2, #16
  40cbd0:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  40cbd4:	ebc9 020a 	rsb	r2, r9, sl
  40cbd8:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40cbdc:	b292      	uxth	r2, r2
  40cbde:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40cbe2:	45b0      	cmp	r8, r6
  40cbe4:	f843 2b04 	str.w	r2, [r3], #4
  40cbe8:	ea4f 4121 	mov.w	r1, r1, asr #16
  40cbec:	462c      	mov	r4, r5
  40cbee:	d8e6      	bhi.n	40cbbe <__mdiff+0x3e>
  40cbf0:	45ac      	cmp	ip, r5
  40cbf2:	4698      	mov	r8, r3
  40cbf4:	d915      	bls.n	40cc22 <__mdiff+0xa2>
  40cbf6:	f854 6b04 	ldr.w	r6, [r4], #4
  40cbfa:	fa11 f186 	uxtah	r1, r1, r6
  40cbfe:	0c36      	lsrs	r6, r6, #16
  40cc00:	eb06 4621 	add.w	r6, r6, r1, asr #16
  40cc04:	b289      	uxth	r1, r1
  40cc06:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  40cc0a:	45a4      	cmp	ip, r4
  40cc0c:	f843 2b04 	str.w	r2, [r3], #4
  40cc10:	ea4f 4126 	mov.w	r1, r6, asr #16
  40cc14:	d8ef      	bhi.n	40cbf6 <__mdiff+0x76>
  40cc16:	43eb      	mvns	r3, r5
  40cc18:	4463      	add	r3, ip
  40cc1a:	f023 0303 	bic.w	r3, r3, #3
  40cc1e:	3304      	adds	r3, #4
  40cc20:	4443      	add	r3, r8
  40cc22:	3b04      	subs	r3, #4
  40cc24:	b922      	cbnz	r2, 40cc30 <__mdiff+0xb0>
  40cc26:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40cc2a:	3f01      	subs	r7, #1
  40cc2c:	2a00      	cmp	r2, #0
  40cc2e:	d0fa      	beq.n	40cc26 <__mdiff+0xa6>
  40cc30:	6107      	str	r7, [r0, #16]
  40cc32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cc36:	462b      	mov	r3, r5
  40cc38:	f04f 0801 	mov.w	r8, #1
  40cc3c:	4635      	mov	r5, r6
  40cc3e:	461e      	mov	r6, r3
  40cc40:	e7ac      	b.n	40cb9c <__mdiff+0x1c>
  40cc42:	4620      	mov	r0, r4
  40cc44:	4639      	mov	r1, r7
  40cc46:	f7ff fd59 	bl	40c6fc <_Balloc>
  40cc4a:	2301      	movs	r3, #1
  40cc4c:	6147      	str	r7, [r0, #20]
  40cc4e:	6103      	str	r3, [r0, #16]
  40cc50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040cc54 <__d2b>:
  40cc54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40cc58:	b083      	sub	sp, #12
  40cc5a:	2101      	movs	r1, #1
  40cc5c:	461d      	mov	r5, r3
  40cc5e:	f3c3 560a 	ubfx	r6, r3, #20, #11
  40cc62:	4614      	mov	r4, r2
  40cc64:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40cc66:	f7ff fd49 	bl	40c6fc <_Balloc>
  40cc6a:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40cc6e:	4680      	mov	r8, r0
  40cc70:	b10e      	cbz	r6, 40cc76 <__d2b+0x22>
  40cc72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40cc76:	9301      	str	r3, [sp, #4]
  40cc78:	b324      	cbz	r4, 40ccc4 <__d2b+0x70>
  40cc7a:	a802      	add	r0, sp, #8
  40cc7c:	f840 4d08 	str.w	r4, [r0, #-8]!
  40cc80:	4668      	mov	r0, sp
  40cc82:	f7ff fdd7 	bl	40c834 <__lo0bits>
  40cc86:	2800      	cmp	r0, #0
  40cc88:	d135      	bne.n	40ccf6 <__d2b+0xa2>
  40cc8a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40cc8e:	f8c8 2014 	str.w	r2, [r8, #20]
  40cc92:	2b00      	cmp	r3, #0
  40cc94:	bf0c      	ite	eq
  40cc96:	2401      	moveq	r4, #1
  40cc98:	2402      	movne	r4, #2
  40cc9a:	f8c8 3018 	str.w	r3, [r8, #24]
  40cc9e:	f8c8 4010 	str.w	r4, [r8, #16]
  40cca2:	b9de      	cbnz	r6, 40ccdc <__d2b+0x88>
  40cca4:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40cca8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40ccac:	6038      	str	r0, [r7, #0]
  40ccae:	6918      	ldr	r0, [r3, #16]
  40ccb0:	f7ff fda0 	bl	40c7f4 <__hi0bits>
  40ccb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ccb6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40ccba:	6018      	str	r0, [r3, #0]
  40ccbc:	4640      	mov	r0, r8
  40ccbe:	b003      	add	sp, #12
  40ccc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ccc4:	a801      	add	r0, sp, #4
  40ccc6:	f7ff fdb5 	bl	40c834 <__lo0bits>
  40ccca:	2401      	movs	r4, #1
  40cccc:	9b01      	ldr	r3, [sp, #4]
  40ccce:	f8c8 3014 	str.w	r3, [r8, #20]
  40ccd2:	3020      	adds	r0, #32
  40ccd4:	f8c8 4010 	str.w	r4, [r8, #16]
  40ccd8:	2e00      	cmp	r6, #0
  40ccda:	d0e3      	beq.n	40cca4 <__d2b+0x50>
  40ccdc:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40cce0:	eb09 0300 	add.w	r3, r9, r0
  40cce4:	603b      	str	r3, [r7, #0]
  40cce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40cce8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40ccec:	6018      	str	r0, [r3, #0]
  40ccee:	4640      	mov	r0, r8
  40ccf0:	b003      	add	sp, #12
  40ccf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ccf6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40ccfa:	f1c0 0120 	rsb	r1, r0, #32
  40ccfe:	fa03 f101 	lsl.w	r1, r3, r1
  40cd02:	430a      	orrs	r2, r1
  40cd04:	40c3      	lsrs	r3, r0
  40cd06:	9301      	str	r3, [sp, #4]
  40cd08:	f8c8 2014 	str.w	r2, [r8, #20]
  40cd0c:	e7c1      	b.n	40cc92 <__d2b+0x3e>
  40cd0e:	bf00      	nop

0040cd10 <_realloc_r>:
  40cd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cd14:	460c      	mov	r4, r1
  40cd16:	b083      	sub	sp, #12
  40cd18:	4690      	mov	r8, r2
  40cd1a:	4681      	mov	r9, r0
  40cd1c:	2900      	cmp	r1, #0
  40cd1e:	f000 80e2 	beq.w	40cee6 <_realloc_r+0x1d6>
  40cd22:	f7ff fce7 	bl	40c6f4 <__malloc_lock>
  40cd26:	f108 060b 	add.w	r6, r8, #11
  40cd2a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40cd2e:	2e16      	cmp	r6, #22
  40cd30:	f023 0503 	bic.w	r5, r3, #3
  40cd34:	f1a4 0708 	sub.w	r7, r4, #8
  40cd38:	d84b      	bhi.n	40cdd2 <_realloc_r+0xc2>
  40cd3a:	2110      	movs	r1, #16
  40cd3c:	460e      	mov	r6, r1
  40cd3e:	45b0      	cmp	r8, r6
  40cd40:	d84c      	bhi.n	40cddc <_realloc_r+0xcc>
  40cd42:	428d      	cmp	r5, r1
  40cd44:	da78      	bge.n	40ce38 <_realloc_r+0x128>
  40cd46:	f8df b390 	ldr.w	fp, [pc, #912]	; 40d0d8 <_realloc_r+0x3c8>
  40cd4a:	f8db e008 	ldr.w	lr, [fp, #8]
  40cd4e:	1978      	adds	r0, r7, r5
  40cd50:	4586      	cmp	lr, r0
  40cd52:	f000 80ce 	beq.w	40cef2 <_realloc_r+0x1e2>
  40cd56:	6842      	ldr	r2, [r0, #4]
  40cd58:	f022 0c01 	bic.w	ip, r2, #1
  40cd5c:	4484      	add	ip, r0
  40cd5e:	f8dc c004 	ldr.w	ip, [ip, #4]
  40cd62:	f01c 0f01 	tst.w	ip, #1
  40cd66:	d07a      	beq.n	40ce5e <_realloc_r+0x14e>
  40cd68:	2200      	movs	r2, #0
  40cd6a:	4610      	mov	r0, r2
  40cd6c:	07db      	lsls	r3, r3, #31
  40cd6e:	f100 8092 	bmi.w	40ce96 <_realloc_r+0x186>
  40cd72:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40cd76:	ebc3 0a07 	rsb	sl, r3, r7
  40cd7a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40cd7e:	f023 0303 	bic.w	r3, r3, #3
  40cd82:	442b      	add	r3, r5
  40cd84:	b388      	cbz	r0, 40cdea <_realloc_r+0xda>
  40cd86:	4570      	cmp	r0, lr
  40cd88:	f000 80ed 	beq.w	40cf66 <_realloc_r+0x256>
  40cd8c:	eb02 0e03 	add.w	lr, r2, r3
  40cd90:	458e      	cmp	lr, r1
  40cd92:	db2a      	blt.n	40cdea <_realloc_r+0xda>
  40cd94:	68c3      	ldr	r3, [r0, #12]
  40cd96:	6882      	ldr	r2, [r0, #8]
  40cd98:	4657      	mov	r7, sl
  40cd9a:	60d3      	str	r3, [r2, #12]
  40cd9c:	609a      	str	r2, [r3, #8]
  40cd9e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40cda2:	f8da 300c 	ldr.w	r3, [sl, #12]
  40cda6:	60cb      	str	r3, [r1, #12]
  40cda8:	1f2a      	subs	r2, r5, #4
  40cdaa:	2a24      	cmp	r2, #36	; 0x24
  40cdac:	6099      	str	r1, [r3, #8]
  40cdae:	f200 8126 	bhi.w	40cffe <_realloc_r+0x2ee>
  40cdb2:	2a13      	cmp	r2, #19
  40cdb4:	f240 80b3 	bls.w	40cf1e <_realloc_r+0x20e>
  40cdb8:	6823      	ldr	r3, [r4, #0]
  40cdba:	f8ca 3008 	str.w	r3, [sl, #8]
  40cdbe:	6863      	ldr	r3, [r4, #4]
  40cdc0:	f8ca 300c 	str.w	r3, [sl, #12]
  40cdc4:	2a1b      	cmp	r2, #27
  40cdc6:	f200 8130 	bhi.w	40d02a <_realloc_r+0x31a>
  40cdca:	3408      	adds	r4, #8
  40cdcc:	f10a 0310 	add.w	r3, sl, #16
  40cdd0:	e0a6      	b.n	40cf20 <_realloc_r+0x210>
  40cdd2:	f026 0607 	bic.w	r6, r6, #7
  40cdd6:	2e00      	cmp	r6, #0
  40cdd8:	4631      	mov	r1, r6
  40cdda:	dab0      	bge.n	40cd3e <_realloc_r+0x2e>
  40cddc:	230c      	movs	r3, #12
  40cdde:	2000      	movs	r0, #0
  40cde0:	f8c9 3000 	str.w	r3, [r9]
  40cde4:	b003      	add	sp, #12
  40cde6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cdea:	428b      	cmp	r3, r1
  40cdec:	db53      	blt.n	40ce96 <_realloc_r+0x186>
  40cdee:	4657      	mov	r7, sl
  40cdf0:	f8da 100c 	ldr.w	r1, [sl, #12]
  40cdf4:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40cdf8:	1f2a      	subs	r2, r5, #4
  40cdfa:	2a24      	cmp	r2, #36	; 0x24
  40cdfc:	60c1      	str	r1, [r0, #12]
  40cdfe:	6088      	str	r0, [r1, #8]
  40ce00:	f200 8109 	bhi.w	40d016 <_realloc_r+0x306>
  40ce04:	2a13      	cmp	r2, #19
  40ce06:	f240 8104 	bls.w	40d012 <_realloc_r+0x302>
  40ce0a:	6821      	ldr	r1, [r4, #0]
  40ce0c:	f8ca 1008 	str.w	r1, [sl, #8]
  40ce10:	6861      	ldr	r1, [r4, #4]
  40ce12:	f8ca 100c 	str.w	r1, [sl, #12]
  40ce16:	2a1b      	cmp	r2, #27
  40ce18:	f200 811c 	bhi.w	40d054 <_realloc_r+0x344>
  40ce1c:	3408      	adds	r4, #8
  40ce1e:	f10a 0210 	add.w	r2, sl, #16
  40ce22:	6821      	ldr	r1, [r4, #0]
  40ce24:	6011      	str	r1, [r2, #0]
  40ce26:	6861      	ldr	r1, [r4, #4]
  40ce28:	6051      	str	r1, [r2, #4]
  40ce2a:	68a1      	ldr	r1, [r4, #8]
  40ce2c:	6091      	str	r1, [r2, #8]
  40ce2e:	461d      	mov	r5, r3
  40ce30:	f8da 3004 	ldr.w	r3, [sl, #4]
  40ce34:	463c      	mov	r4, r7
  40ce36:	4657      	mov	r7, sl
  40ce38:	1baa      	subs	r2, r5, r6
  40ce3a:	2a0f      	cmp	r2, #15
  40ce3c:	f003 0301 	and.w	r3, r3, #1
  40ce40:	d819      	bhi.n	40ce76 <_realloc_r+0x166>
  40ce42:	432b      	orrs	r3, r5
  40ce44:	443d      	add	r5, r7
  40ce46:	607b      	str	r3, [r7, #4]
  40ce48:	686b      	ldr	r3, [r5, #4]
  40ce4a:	f043 0301 	orr.w	r3, r3, #1
  40ce4e:	606b      	str	r3, [r5, #4]
  40ce50:	4648      	mov	r0, r9
  40ce52:	f7ff fc51 	bl	40c6f8 <__malloc_unlock>
  40ce56:	4620      	mov	r0, r4
  40ce58:	b003      	add	sp, #12
  40ce5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ce5e:	f022 0203 	bic.w	r2, r2, #3
  40ce62:	eb02 0c05 	add.w	ip, r2, r5
  40ce66:	458c      	cmp	ip, r1
  40ce68:	db80      	blt.n	40cd6c <_realloc_r+0x5c>
  40ce6a:	68c2      	ldr	r2, [r0, #12]
  40ce6c:	6881      	ldr	r1, [r0, #8]
  40ce6e:	4665      	mov	r5, ip
  40ce70:	60ca      	str	r2, [r1, #12]
  40ce72:	6091      	str	r1, [r2, #8]
  40ce74:	e7e0      	b.n	40ce38 <_realloc_r+0x128>
  40ce76:	19b9      	adds	r1, r7, r6
  40ce78:	f042 0001 	orr.w	r0, r2, #1
  40ce7c:	431e      	orrs	r6, r3
  40ce7e:	440a      	add	r2, r1
  40ce80:	607e      	str	r6, [r7, #4]
  40ce82:	6048      	str	r0, [r1, #4]
  40ce84:	6853      	ldr	r3, [r2, #4]
  40ce86:	f043 0301 	orr.w	r3, r3, #1
  40ce8a:	3108      	adds	r1, #8
  40ce8c:	6053      	str	r3, [r2, #4]
  40ce8e:	4648      	mov	r0, r9
  40ce90:	f7fe fdcc 	bl	40ba2c <_free_r>
  40ce94:	e7dc      	b.n	40ce50 <_realloc_r+0x140>
  40ce96:	4641      	mov	r1, r8
  40ce98:	4648      	mov	r0, r9
  40ce9a:	f7ff f903 	bl	40c0a4 <_malloc_r>
  40ce9e:	4680      	mov	r8, r0
  40cea0:	b1d0      	cbz	r0, 40ced8 <_realloc_r+0x1c8>
  40cea2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40cea6:	f023 0201 	bic.w	r2, r3, #1
  40ceaa:	443a      	add	r2, r7
  40ceac:	f1a0 0108 	sub.w	r1, r0, #8
  40ceb0:	4291      	cmp	r1, r2
  40ceb2:	f000 809e 	beq.w	40cff2 <_realloc_r+0x2e2>
  40ceb6:	1f2a      	subs	r2, r5, #4
  40ceb8:	2a24      	cmp	r2, #36	; 0x24
  40ceba:	d850      	bhi.n	40cf5e <_realloc_r+0x24e>
  40cebc:	2a13      	cmp	r2, #19
  40cebe:	d823      	bhi.n	40cf08 <_realloc_r+0x1f8>
  40cec0:	4603      	mov	r3, r0
  40cec2:	4622      	mov	r2, r4
  40cec4:	6811      	ldr	r1, [r2, #0]
  40cec6:	6019      	str	r1, [r3, #0]
  40cec8:	6851      	ldr	r1, [r2, #4]
  40ceca:	6059      	str	r1, [r3, #4]
  40cecc:	6892      	ldr	r2, [r2, #8]
  40cece:	609a      	str	r2, [r3, #8]
  40ced0:	4621      	mov	r1, r4
  40ced2:	4648      	mov	r0, r9
  40ced4:	f7fe fdaa 	bl	40ba2c <_free_r>
  40ced8:	4648      	mov	r0, r9
  40ceda:	f7ff fc0d 	bl	40c6f8 <__malloc_unlock>
  40cede:	4640      	mov	r0, r8
  40cee0:	b003      	add	sp, #12
  40cee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cee6:	4611      	mov	r1, r2
  40cee8:	b003      	add	sp, #12
  40ceea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ceee:	f7ff b8d9 	b.w	40c0a4 <_malloc_r>
  40cef2:	f8de 2004 	ldr.w	r2, [lr, #4]
  40cef6:	f022 0203 	bic.w	r2, r2, #3
  40cefa:	1950      	adds	r0, r2, r5
  40cefc:	f106 0c10 	add.w	ip, r6, #16
  40cf00:	4560      	cmp	r0, ip
  40cf02:	da19      	bge.n	40cf38 <_realloc_r+0x228>
  40cf04:	4670      	mov	r0, lr
  40cf06:	e731      	b.n	40cd6c <_realloc_r+0x5c>
  40cf08:	6823      	ldr	r3, [r4, #0]
  40cf0a:	6003      	str	r3, [r0, #0]
  40cf0c:	6863      	ldr	r3, [r4, #4]
  40cf0e:	6043      	str	r3, [r0, #4]
  40cf10:	2a1b      	cmp	r2, #27
  40cf12:	d863      	bhi.n	40cfdc <_realloc_r+0x2cc>
  40cf14:	f100 0308 	add.w	r3, r0, #8
  40cf18:	f104 0208 	add.w	r2, r4, #8
  40cf1c:	e7d2      	b.n	40cec4 <_realloc_r+0x1b4>
  40cf1e:	463b      	mov	r3, r7
  40cf20:	6822      	ldr	r2, [r4, #0]
  40cf22:	601a      	str	r2, [r3, #0]
  40cf24:	6862      	ldr	r2, [r4, #4]
  40cf26:	605a      	str	r2, [r3, #4]
  40cf28:	68a2      	ldr	r2, [r4, #8]
  40cf2a:	609a      	str	r2, [r3, #8]
  40cf2c:	463c      	mov	r4, r7
  40cf2e:	4675      	mov	r5, lr
  40cf30:	f8da 3004 	ldr.w	r3, [sl, #4]
  40cf34:	4657      	mov	r7, sl
  40cf36:	e77f      	b.n	40ce38 <_realloc_r+0x128>
  40cf38:	4437      	add	r7, r6
  40cf3a:	1b83      	subs	r3, r0, r6
  40cf3c:	f043 0301 	orr.w	r3, r3, #1
  40cf40:	f8cb 7008 	str.w	r7, [fp, #8]
  40cf44:	607b      	str	r3, [r7, #4]
  40cf46:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40cf4a:	f003 0301 	and.w	r3, r3, #1
  40cf4e:	431e      	orrs	r6, r3
  40cf50:	4648      	mov	r0, r9
  40cf52:	f844 6c04 	str.w	r6, [r4, #-4]
  40cf56:	f7ff fbcf 	bl	40c6f8 <__malloc_unlock>
  40cf5a:	4620      	mov	r0, r4
  40cf5c:	e77c      	b.n	40ce58 <_realloc_r+0x148>
  40cf5e:	4621      	mov	r1, r4
  40cf60:	f7fa f90a 	bl	407178 <memmove>
  40cf64:	e7b4      	b.n	40ced0 <_realloc_r+0x1c0>
  40cf66:	eb02 0c03 	add.w	ip, r2, r3
  40cf6a:	f106 0210 	add.w	r2, r6, #16
  40cf6e:	4594      	cmp	ip, r2
  40cf70:	f6ff af3b 	blt.w	40cdea <_realloc_r+0xda>
  40cf74:	4657      	mov	r7, sl
  40cf76:	f8da 300c 	ldr.w	r3, [sl, #12]
  40cf7a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40cf7e:	1f2a      	subs	r2, r5, #4
  40cf80:	2a24      	cmp	r2, #36	; 0x24
  40cf82:	60cb      	str	r3, [r1, #12]
  40cf84:	6099      	str	r1, [r3, #8]
  40cf86:	f200 8087 	bhi.w	40d098 <_realloc_r+0x388>
  40cf8a:	2a13      	cmp	r2, #19
  40cf8c:	d978      	bls.n	40d080 <_realloc_r+0x370>
  40cf8e:	6823      	ldr	r3, [r4, #0]
  40cf90:	f8ca 3008 	str.w	r3, [sl, #8]
  40cf94:	6863      	ldr	r3, [r4, #4]
  40cf96:	f8ca 300c 	str.w	r3, [sl, #12]
  40cf9a:	2a1b      	cmp	r2, #27
  40cf9c:	f200 8085 	bhi.w	40d0aa <_realloc_r+0x39a>
  40cfa0:	3408      	adds	r4, #8
  40cfa2:	f10a 0310 	add.w	r3, sl, #16
  40cfa6:	6822      	ldr	r2, [r4, #0]
  40cfa8:	601a      	str	r2, [r3, #0]
  40cfaa:	6862      	ldr	r2, [r4, #4]
  40cfac:	605a      	str	r2, [r3, #4]
  40cfae:	68a2      	ldr	r2, [r4, #8]
  40cfb0:	609a      	str	r2, [r3, #8]
  40cfb2:	eb0a 0306 	add.w	r3, sl, r6
  40cfb6:	ebc6 020c 	rsb	r2, r6, ip
  40cfba:	f042 0201 	orr.w	r2, r2, #1
  40cfbe:	f8cb 3008 	str.w	r3, [fp, #8]
  40cfc2:	605a      	str	r2, [r3, #4]
  40cfc4:	f8da 3004 	ldr.w	r3, [sl, #4]
  40cfc8:	f003 0301 	and.w	r3, r3, #1
  40cfcc:	431e      	orrs	r6, r3
  40cfce:	4648      	mov	r0, r9
  40cfd0:	f8ca 6004 	str.w	r6, [sl, #4]
  40cfd4:	f7ff fb90 	bl	40c6f8 <__malloc_unlock>
  40cfd8:	4638      	mov	r0, r7
  40cfda:	e73d      	b.n	40ce58 <_realloc_r+0x148>
  40cfdc:	68a3      	ldr	r3, [r4, #8]
  40cfde:	6083      	str	r3, [r0, #8]
  40cfe0:	68e3      	ldr	r3, [r4, #12]
  40cfe2:	60c3      	str	r3, [r0, #12]
  40cfe4:	2a24      	cmp	r2, #36	; 0x24
  40cfe6:	d02c      	beq.n	40d042 <_realloc_r+0x332>
  40cfe8:	f100 0310 	add.w	r3, r0, #16
  40cfec:	f104 0210 	add.w	r2, r4, #16
  40cff0:	e768      	b.n	40cec4 <_realloc_r+0x1b4>
  40cff2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40cff6:	f022 0203 	bic.w	r2, r2, #3
  40cffa:	4415      	add	r5, r2
  40cffc:	e71c      	b.n	40ce38 <_realloc_r+0x128>
  40cffe:	4621      	mov	r1, r4
  40d000:	4638      	mov	r0, r7
  40d002:	4675      	mov	r5, lr
  40d004:	463c      	mov	r4, r7
  40d006:	f7fa f8b7 	bl	407178 <memmove>
  40d00a:	4657      	mov	r7, sl
  40d00c:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d010:	e712      	b.n	40ce38 <_realloc_r+0x128>
  40d012:	463a      	mov	r2, r7
  40d014:	e705      	b.n	40ce22 <_realloc_r+0x112>
  40d016:	4621      	mov	r1, r4
  40d018:	4638      	mov	r0, r7
  40d01a:	461d      	mov	r5, r3
  40d01c:	463c      	mov	r4, r7
  40d01e:	f7fa f8ab 	bl	407178 <memmove>
  40d022:	4657      	mov	r7, sl
  40d024:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d028:	e706      	b.n	40ce38 <_realloc_r+0x128>
  40d02a:	68a3      	ldr	r3, [r4, #8]
  40d02c:	f8ca 3010 	str.w	r3, [sl, #16]
  40d030:	68e3      	ldr	r3, [r4, #12]
  40d032:	f8ca 3014 	str.w	r3, [sl, #20]
  40d036:	2a24      	cmp	r2, #36	; 0x24
  40d038:	d018      	beq.n	40d06c <_realloc_r+0x35c>
  40d03a:	3410      	adds	r4, #16
  40d03c:	f10a 0318 	add.w	r3, sl, #24
  40d040:	e76e      	b.n	40cf20 <_realloc_r+0x210>
  40d042:	6923      	ldr	r3, [r4, #16]
  40d044:	6103      	str	r3, [r0, #16]
  40d046:	6963      	ldr	r3, [r4, #20]
  40d048:	6143      	str	r3, [r0, #20]
  40d04a:	f104 0218 	add.w	r2, r4, #24
  40d04e:	f100 0318 	add.w	r3, r0, #24
  40d052:	e737      	b.n	40cec4 <_realloc_r+0x1b4>
  40d054:	68a1      	ldr	r1, [r4, #8]
  40d056:	f8ca 1010 	str.w	r1, [sl, #16]
  40d05a:	68e1      	ldr	r1, [r4, #12]
  40d05c:	f8ca 1014 	str.w	r1, [sl, #20]
  40d060:	2a24      	cmp	r2, #36	; 0x24
  40d062:	d00f      	beq.n	40d084 <_realloc_r+0x374>
  40d064:	3410      	adds	r4, #16
  40d066:	f10a 0218 	add.w	r2, sl, #24
  40d06a:	e6da      	b.n	40ce22 <_realloc_r+0x112>
  40d06c:	6923      	ldr	r3, [r4, #16]
  40d06e:	f8ca 3018 	str.w	r3, [sl, #24]
  40d072:	6963      	ldr	r3, [r4, #20]
  40d074:	f8ca 301c 	str.w	r3, [sl, #28]
  40d078:	3418      	adds	r4, #24
  40d07a:	f10a 0320 	add.w	r3, sl, #32
  40d07e:	e74f      	b.n	40cf20 <_realloc_r+0x210>
  40d080:	463b      	mov	r3, r7
  40d082:	e790      	b.n	40cfa6 <_realloc_r+0x296>
  40d084:	6922      	ldr	r2, [r4, #16]
  40d086:	f8ca 2018 	str.w	r2, [sl, #24]
  40d08a:	6962      	ldr	r2, [r4, #20]
  40d08c:	f8ca 201c 	str.w	r2, [sl, #28]
  40d090:	3418      	adds	r4, #24
  40d092:	f10a 0220 	add.w	r2, sl, #32
  40d096:	e6c4      	b.n	40ce22 <_realloc_r+0x112>
  40d098:	4621      	mov	r1, r4
  40d09a:	4638      	mov	r0, r7
  40d09c:	f8cd c004 	str.w	ip, [sp, #4]
  40d0a0:	f7fa f86a 	bl	407178 <memmove>
  40d0a4:	f8dd c004 	ldr.w	ip, [sp, #4]
  40d0a8:	e783      	b.n	40cfb2 <_realloc_r+0x2a2>
  40d0aa:	68a3      	ldr	r3, [r4, #8]
  40d0ac:	f8ca 3010 	str.w	r3, [sl, #16]
  40d0b0:	68e3      	ldr	r3, [r4, #12]
  40d0b2:	f8ca 3014 	str.w	r3, [sl, #20]
  40d0b6:	2a24      	cmp	r2, #36	; 0x24
  40d0b8:	d003      	beq.n	40d0c2 <_realloc_r+0x3b2>
  40d0ba:	3410      	adds	r4, #16
  40d0bc:	f10a 0318 	add.w	r3, sl, #24
  40d0c0:	e771      	b.n	40cfa6 <_realloc_r+0x296>
  40d0c2:	6923      	ldr	r3, [r4, #16]
  40d0c4:	f8ca 3018 	str.w	r3, [sl, #24]
  40d0c8:	6963      	ldr	r3, [r4, #20]
  40d0ca:	f8ca 301c 	str.w	r3, [sl, #28]
  40d0ce:	3418      	adds	r4, #24
  40d0d0:	f10a 0320 	add.w	r3, sl, #32
  40d0d4:	e767      	b.n	40cfa6 <_realloc_r+0x296>
  40d0d6:	bf00      	nop
  40d0d8:	200015f4 	.word	0x200015f4

0040d0dc <lflush>:
  40d0dc:	8983      	ldrh	r3, [r0, #12]
  40d0de:	f003 0309 	and.w	r3, r3, #9
  40d0e2:	2b09      	cmp	r3, #9
  40d0e4:	d001      	beq.n	40d0ea <lflush+0xe>
  40d0e6:	2000      	movs	r0, #0
  40d0e8:	4770      	bx	lr
  40d0ea:	f7fe ba7d 	b.w	40b5e8 <fflush>
  40d0ee:	bf00      	nop

0040d0f0 <__srefill_r>:
  40d0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d0f2:	460c      	mov	r4, r1
  40d0f4:	4605      	mov	r5, r0
  40d0f6:	b110      	cbz	r0, 40d0fe <__srefill_r+0xe>
  40d0f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d0fa:	2b00      	cmp	r3, #0
  40d0fc:	d043      	beq.n	40d186 <__srefill_r+0x96>
  40d0fe:	89a2      	ldrh	r2, [r4, #12]
  40d100:	b293      	uxth	r3, r2
  40d102:	0499      	lsls	r1, r3, #18
  40d104:	d407      	bmi.n	40d116 <__srefill_r+0x26>
  40d106:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40d108:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40d10c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40d110:	6663      	str	r3, [r4, #100]	; 0x64
  40d112:	81a2      	strh	r2, [r4, #12]
  40d114:	b293      	uxth	r3, r2
  40d116:	2100      	movs	r1, #0
  40d118:	069f      	lsls	r7, r3, #26
  40d11a:	6061      	str	r1, [r4, #4]
  40d11c:	d430      	bmi.n	40d180 <__srefill_r+0x90>
  40d11e:	075e      	lsls	r6, r3, #29
  40d120:	d521      	bpl.n	40d166 <__srefill_r+0x76>
  40d122:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40d124:	b161      	cbz	r1, 40d140 <__srefill_r+0x50>
  40d126:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40d12a:	4299      	cmp	r1, r3
  40d12c:	d002      	beq.n	40d134 <__srefill_r+0x44>
  40d12e:	4628      	mov	r0, r5
  40d130:	f7fe fc7c 	bl	40ba2c <_free_r>
  40d134:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40d136:	6063      	str	r3, [r4, #4]
  40d138:	2000      	movs	r0, #0
  40d13a:	6320      	str	r0, [r4, #48]	; 0x30
  40d13c:	2b00      	cmp	r3, #0
  40d13e:	d13f      	bne.n	40d1c0 <__srefill_r+0xd0>
  40d140:	6923      	ldr	r3, [r4, #16]
  40d142:	2b00      	cmp	r3, #0
  40d144:	d04c      	beq.n	40d1e0 <__srefill_r+0xf0>
  40d146:	89a6      	ldrh	r6, [r4, #12]
  40d148:	b2b7      	uxth	r7, r6
  40d14a:	07bb      	lsls	r3, r7, #30
  40d14c:	d11e      	bne.n	40d18c <__srefill_r+0x9c>
  40d14e:	6922      	ldr	r2, [r4, #16]
  40d150:	6022      	str	r2, [r4, #0]
  40d152:	4628      	mov	r0, r5
  40d154:	69e1      	ldr	r1, [r4, #28]
  40d156:	6a25      	ldr	r5, [r4, #32]
  40d158:	6963      	ldr	r3, [r4, #20]
  40d15a:	47a8      	blx	r5
  40d15c:	2800      	cmp	r0, #0
  40d15e:	6060      	str	r0, [r4, #4]
  40d160:	dd09      	ble.n	40d176 <__srefill_r+0x86>
  40d162:	2000      	movs	r0, #0
  40d164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d166:	06d8      	lsls	r0, r3, #27
  40d168:	d53f      	bpl.n	40d1ea <__srefill_r+0xfa>
  40d16a:	0719      	lsls	r1, r3, #28
  40d16c:	d42b      	bmi.n	40d1c6 <__srefill_r+0xd6>
  40d16e:	f042 0204 	orr.w	r2, r2, #4
  40d172:	81a2      	strh	r2, [r4, #12]
  40d174:	e7e4      	b.n	40d140 <__srefill_r+0x50>
  40d176:	d11a      	bne.n	40d1ae <__srefill_r+0xbe>
  40d178:	89a3      	ldrh	r3, [r4, #12]
  40d17a:	f043 0320 	orr.w	r3, r3, #32
  40d17e:	81a3      	strh	r3, [r4, #12]
  40d180:	f04f 30ff 	mov.w	r0, #4294967295
  40d184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d186:	f7fe fa47 	bl	40b618 <__sinit>
  40d18a:	e7b8      	b.n	40d0fe <__srefill_r+0xe>
  40d18c:	4b1b      	ldr	r3, [pc, #108]	; (40d1fc <__srefill_r+0x10c>)
  40d18e:	491c      	ldr	r1, [pc, #112]	; (40d200 <__srefill_r+0x110>)
  40d190:	6818      	ldr	r0, [r3, #0]
  40d192:	2301      	movs	r3, #1
  40d194:	81a3      	strh	r3, [r4, #12]
  40d196:	f007 0709 	and.w	r7, r7, #9
  40d19a:	f7fe fea1 	bl	40bee0 <_fwalk>
  40d19e:	2f09      	cmp	r7, #9
  40d1a0:	81a6      	strh	r6, [r4, #12]
  40d1a2:	d1d4      	bne.n	40d14e <__srefill_r+0x5e>
  40d1a4:	4628      	mov	r0, r5
  40d1a6:	4621      	mov	r1, r4
  40d1a8:	f7fe f95e 	bl	40b468 <__sflush_r>
  40d1ac:	e7cf      	b.n	40d14e <__srefill_r+0x5e>
  40d1ae:	89a2      	ldrh	r2, [r4, #12]
  40d1b0:	2300      	movs	r3, #0
  40d1b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40d1b6:	81a2      	strh	r2, [r4, #12]
  40d1b8:	6063      	str	r3, [r4, #4]
  40d1ba:	f04f 30ff 	mov.w	r0, #4294967295
  40d1be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d1c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40d1c2:	6023      	str	r3, [r4, #0]
  40d1c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d1c6:	4628      	mov	r0, r5
  40d1c8:	4621      	mov	r1, r4
  40d1ca:	f7fe f9f7 	bl	40b5bc <_fflush_r>
  40d1ce:	2800      	cmp	r0, #0
  40d1d0:	d1d6      	bne.n	40d180 <__srefill_r+0x90>
  40d1d2:	89a2      	ldrh	r2, [r4, #12]
  40d1d4:	60a0      	str	r0, [r4, #8]
  40d1d6:	f022 0208 	bic.w	r2, r2, #8
  40d1da:	61a0      	str	r0, [r4, #24]
  40d1dc:	b292      	uxth	r2, r2
  40d1de:	e7c6      	b.n	40d16e <__srefill_r+0x7e>
  40d1e0:	4628      	mov	r0, r5
  40d1e2:	4621      	mov	r1, r4
  40d1e4:	f7fe fee6 	bl	40bfb4 <__smakebuf_r>
  40d1e8:	e7ad      	b.n	40d146 <__srefill_r+0x56>
  40d1ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40d1ee:	2309      	movs	r3, #9
  40d1f0:	602b      	str	r3, [r5, #0]
  40d1f2:	f04f 30ff 	mov.w	r0, #4294967295
  40d1f6:	81a2      	strh	r2, [r4, #12]
  40d1f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d1fa:	bf00      	nop
  40d1fc:	00410694 	.word	0x00410694
  40d200:	0040d0dd 	.word	0x0040d0dd

0040d204 <__fpclassifyd>:
  40d204:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40d208:	b410      	push	{r4}
  40d20a:	d008      	beq.n	40d21e <__fpclassifyd+0x1a>
  40d20c:	4a0f      	ldr	r2, [pc, #60]	; (40d24c <__fpclassifyd+0x48>)
  40d20e:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40d212:	4294      	cmp	r4, r2
  40d214:	d80a      	bhi.n	40d22c <__fpclassifyd+0x28>
  40d216:	2004      	movs	r0, #4
  40d218:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d21c:	4770      	bx	lr
  40d21e:	2800      	cmp	r0, #0
  40d220:	bf0c      	ite	eq
  40d222:	2002      	moveq	r0, #2
  40d224:	2003      	movne	r0, #3
  40d226:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d22a:	4770      	bx	lr
  40d22c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  40d230:	d201      	bcs.n	40d236 <__fpclassifyd+0x32>
  40d232:	2003      	movs	r0, #3
  40d234:	e7f7      	b.n	40d226 <__fpclassifyd+0x22>
  40d236:	4a06      	ldr	r2, [pc, #24]	; (40d250 <__fpclassifyd+0x4c>)
  40d238:	4293      	cmp	r3, r2
  40d23a:	d001      	beq.n	40d240 <__fpclassifyd+0x3c>
  40d23c:	2000      	movs	r0, #0
  40d23e:	e7f2      	b.n	40d226 <__fpclassifyd+0x22>
  40d240:	f1d0 0001 	rsbs	r0, r0, #1
  40d244:	bf38      	it	cc
  40d246:	2000      	movcc	r0, #0
  40d248:	e7ed      	b.n	40d226 <__fpclassifyd+0x22>
  40d24a:	bf00      	nop
  40d24c:	7fdfffff 	.word	0x7fdfffff
  40d250:	7ff00000 	.word	0x7ff00000

0040d254 <_sbrk_r>:
  40d254:	b538      	push	{r3, r4, r5, lr}
  40d256:	4c07      	ldr	r4, [pc, #28]	; (40d274 <_sbrk_r+0x20>)
  40d258:	2300      	movs	r3, #0
  40d25a:	4605      	mov	r5, r0
  40d25c:	4608      	mov	r0, r1
  40d25e:	6023      	str	r3, [r4, #0]
  40d260:	f7f6 f91a 	bl	403498 <_sbrk>
  40d264:	1c43      	adds	r3, r0, #1
  40d266:	d000      	beq.n	40d26a <_sbrk_r+0x16>
  40d268:	bd38      	pop	{r3, r4, r5, pc}
  40d26a:	6823      	ldr	r3, [r4, #0]
  40d26c:	2b00      	cmp	r3, #0
  40d26e:	d0fb      	beq.n	40d268 <_sbrk_r+0x14>
  40d270:	602b      	str	r3, [r5, #0]
  40d272:	bd38      	pop	{r3, r4, r5, pc}
  40d274:	20002c00 	.word	0x20002c00

0040d278 <__sccl>:
  40d278:	b470      	push	{r4, r5, r6}
  40d27a:	780c      	ldrb	r4, [r1, #0]
  40d27c:	2c5e      	cmp	r4, #94	; 0x5e
  40d27e:	d02e      	beq.n	40d2de <__sccl+0x66>
  40d280:	2200      	movs	r2, #0
  40d282:	1c4d      	adds	r5, r1, #1
  40d284:	4616      	mov	r6, r2
  40d286:	2300      	movs	r3, #0
  40d288:	54c2      	strb	r2, [r0, r3]
  40d28a:	3301      	adds	r3, #1
  40d28c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40d290:	d1fa      	bne.n	40d288 <__sccl+0x10>
  40d292:	b184      	cbz	r4, 40d2b6 <__sccl+0x3e>
  40d294:	f086 0201 	eor.w	r2, r6, #1
  40d298:	5502      	strb	r2, [r0, r4]
  40d29a:	1c6e      	adds	r6, r5, #1
  40d29c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  40d2a0:	2b2d      	cmp	r3, #45	; 0x2d
  40d2a2:	d00e      	beq.n	40d2c2 <__sccl+0x4a>
  40d2a4:	2b5d      	cmp	r3, #93	; 0x5d
  40d2a6:	d009      	beq.n	40d2bc <__sccl+0x44>
  40d2a8:	b113      	cbz	r3, 40d2b0 <__sccl+0x38>
  40d2aa:	461c      	mov	r4, r3
  40d2ac:	4635      	mov	r5, r6
  40d2ae:	e7f3      	b.n	40d298 <__sccl+0x20>
  40d2b0:	4628      	mov	r0, r5
  40d2b2:	bc70      	pop	{r4, r5, r6}
  40d2b4:	4770      	bx	lr
  40d2b6:	1e68      	subs	r0, r5, #1
  40d2b8:	bc70      	pop	{r4, r5, r6}
  40d2ba:	4770      	bx	lr
  40d2bc:	4630      	mov	r0, r6
  40d2be:	bc70      	pop	{r4, r5, r6}
  40d2c0:	4770      	bx	lr
  40d2c2:	7869      	ldrb	r1, [r5, #1]
  40d2c4:	295d      	cmp	r1, #93	; 0x5d
  40d2c6:	d0f0      	beq.n	40d2aa <__sccl+0x32>
  40d2c8:	428c      	cmp	r4, r1
  40d2ca:	dcee      	bgt.n	40d2aa <__sccl+0x32>
  40d2cc:	3502      	adds	r5, #2
  40d2ce:	1903      	adds	r3, r0, r4
  40d2d0:	3401      	adds	r4, #1
  40d2d2:	42a1      	cmp	r1, r4
  40d2d4:	f803 2f01 	strb.w	r2, [r3, #1]!
  40d2d8:	dcfa      	bgt.n	40d2d0 <__sccl+0x58>
  40d2da:	3602      	adds	r6, #2
  40d2dc:	e7de      	b.n	40d29c <__sccl+0x24>
  40d2de:	2201      	movs	r2, #1
  40d2e0:	784c      	ldrb	r4, [r1, #1]
  40d2e2:	4616      	mov	r6, r2
  40d2e4:	1c8d      	adds	r5, r1, #2
  40d2e6:	e7ce      	b.n	40d286 <__sccl+0xe>

0040d2e8 <__sread>:
  40d2e8:	b510      	push	{r4, lr}
  40d2ea:	460c      	mov	r4, r1
  40d2ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d2f0:	f000 fd3e 	bl	40dd70 <_read_r>
  40d2f4:	2800      	cmp	r0, #0
  40d2f6:	db03      	blt.n	40d300 <__sread+0x18>
  40d2f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40d2fa:	4403      	add	r3, r0
  40d2fc:	6523      	str	r3, [r4, #80]	; 0x50
  40d2fe:	bd10      	pop	{r4, pc}
  40d300:	89a3      	ldrh	r3, [r4, #12]
  40d302:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40d306:	81a3      	strh	r3, [r4, #12]
  40d308:	bd10      	pop	{r4, pc}
  40d30a:	bf00      	nop

0040d30c <__swrite>:
  40d30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d310:	460c      	mov	r4, r1
  40d312:	8989      	ldrh	r1, [r1, #12]
  40d314:	461d      	mov	r5, r3
  40d316:	05cb      	lsls	r3, r1, #23
  40d318:	4616      	mov	r6, r2
  40d31a:	4607      	mov	r7, r0
  40d31c:	d506      	bpl.n	40d32c <__swrite+0x20>
  40d31e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d322:	2200      	movs	r2, #0
  40d324:	2302      	movs	r3, #2
  40d326:	f000 fd0f 	bl	40dd48 <_lseek_r>
  40d32a:	89a1      	ldrh	r1, [r4, #12]
  40d32c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40d330:	81a1      	strh	r1, [r4, #12]
  40d332:	4638      	mov	r0, r7
  40d334:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d338:	4632      	mov	r2, r6
  40d33a:	462b      	mov	r3, r5
  40d33c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40d340:	f000 bbea 	b.w	40db18 <_write_r>

0040d344 <__sseek>:
  40d344:	b510      	push	{r4, lr}
  40d346:	460c      	mov	r4, r1
  40d348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d34c:	f000 fcfc 	bl	40dd48 <_lseek_r>
  40d350:	89a3      	ldrh	r3, [r4, #12]
  40d352:	1c42      	adds	r2, r0, #1
  40d354:	bf0e      	itee	eq
  40d356:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40d35a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40d35e:	6520      	strne	r0, [r4, #80]	; 0x50
  40d360:	81a3      	strh	r3, [r4, #12]
  40d362:	bd10      	pop	{r4, pc}

0040d364 <__sclose>:
  40d364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d368:	f000 bc6e 	b.w	40dc48 <_close_r>

0040d36c <_strtoll_r>:
  40d36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d370:	4c64      	ldr	r4, [pc, #400]	; (40d504 <_strtoll_r+0x198>)
  40d372:	b087      	sub	sp, #28
  40d374:	4694      	mov	ip, r2
  40d376:	9104      	str	r1, [sp, #16]
  40d378:	f8d4 8000 	ldr.w	r8, [r4]
  40d37c:	9005      	str	r0, [sp, #20]
  40d37e:	4699      	mov	r9, r3
  40d380:	460a      	mov	r2, r1
  40d382:	e000      	b.n	40d386 <_strtoll_r+0x1a>
  40d384:	4632      	mov	r2, r6
  40d386:	4616      	mov	r6, r2
  40d388:	f816 7b01 	ldrb.w	r7, [r6], #1
  40d38c:	eb08 0307 	add.w	r3, r8, r7
  40d390:	785b      	ldrb	r3, [r3, #1]
  40d392:	f003 0308 	and.w	r3, r3, #8
  40d396:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  40d39a:	2b00      	cmp	r3, #0
  40d39c:	d1f2      	bne.n	40d384 <_strtoll_r+0x18>
  40d39e:	2f2d      	cmp	r7, #45	; 0x2d
  40d3a0:	f000 808d 	beq.w	40d4be <_strtoll_r+0x152>
  40d3a4:	2f2b      	cmp	r7, #43	; 0x2b
  40d3a6:	bf08      	it	eq
  40d3a8:	7857      	ldrbeq	r7, [r2, #1]
  40d3aa:	9102      	str	r1, [sp, #8]
  40d3ac:	bf08      	it	eq
  40d3ae:	1c96      	addeq	r6, r2, #2
  40d3b0:	f039 0110 	bics.w	r1, r9, #16
  40d3b4:	d05e      	beq.n	40d474 <_strtoll_r+0x108>
  40d3b6:	46ca      	mov	sl, r9
  40d3b8:	ea4f 7be9 	mov.w	fp, r9, asr #31
  40d3bc:	9c02      	ldr	r4, [sp, #8]
  40d3be:	2c00      	cmp	r4, #0
  40d3c0:	d066      	beq.n	40d490 <_strtoll_r+0x124>
  40d3c2:	2400      	movs	r4, #0
  40d3c4:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
  40d3c8:	4620      	mov	r0, r4
  40d3ca:	4629      	mov	r1, r5
  40d3cc:	4652      	mov	r2, sl
  40d3ce:	465b      	mov	r3, fp
  40d3d0:	f8cd c004 	str.w	ip, [sp, #4]
  40d3d4:	f001 f95a 	bl	40e68c <__aeabi_uldivmod>
  40d3d8:	4620      	mov	r0, r4
  40d3da:	9203      	str	r2, [sp, #12]
  40d3dc:	465b      	mov	r3, fp
  40d3de:	4652      	mov	r2, sl
  40d3e0:	4629      	mov	r1, r5
  40d3e2:	f001 f953 	bl	40e68c <__aeabi_uldivmod>
  40d3e6:	2400      	movs	r4, #0
  40d3e8:	2200      	movs	r2, #0
  40d3ea:	2300      	movs	r3, #0
  40d3ec:	f8dd c004 	ldr.w	ip, [sp, #4]
  40d3f0:	e019      	b.n	40d426 <_strtoll_r+0xba>
  40d3f2:	3f30      	subs	r7, #48	; 0x30
  40d3f4:	45b9      	cmp	r9, r7
  40d3f6:	dd26      	ble.n	40d446 <_strtoll_r+0xda>
  40d3f8:	1c65      	adds	r5, r4, #1
  40d3fa:	d012      	beq.n	40d422 <_strtoll_r+0xb6>
  40d3fc:	4299      	cmp	r1, r3
  40d3fe:	bf08      	it	eq
  40d400:	4290      	cmpeq	r0, r2
  40d402:	d334      	bcc.n	40d46e <_strtoll_r+0x102>
  40d404:	428b      	cmp	r3, r1
  40d406:	bf08      	it	eq
  40d408:	4282      	cmpeq	r2, r0
  40d40a:	d02d      	beq.n	40d468 <_strtoll_r+0xfc>
  40d40c:	fb02 f40b 	mul.w	r4, r2, fp
  40d410:	fb0a 4403 	mla	r4, sl, r3, r4
  40d414:	fba2 230a 	umull	r2, r3, r2, sl
  40d418:	4423      	add	r3, r4
  40d41a:	19d2      	adds	r2, r2, r7
  40d41c:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
  40d420:	2401      	movs	r4, #1
  40d422:	f816 7b01 	ldrb.w	r7, [r6], #1
  40d426:	eb08 0507 	add.w	r5, r8, r7
  40d42a:	786d      	ldrb	r5, [r5, #1]
  40d42c:	f015 0f04 	tst.w	r5, #4
  40d430:	d1df      	bne.n	40d3f2 <_strtoll_r+0x86>
  40d432:	f015 0503 	ands.w	r5, r5, #3
  40d436:	d006      	beq.n	40d446 <_strtoll_r+0xda>
  40d438:	2d01      	cmp	r5, #1
  40d43a:	bf14      	ite	ne
  40d43c:	2557      	movne	r5, #87	; 0x57
  40d43e:	2537      	moveq	r5, #55	; 0x37
  40d440:	1b7f      	subs	r7, r7, r5
  40d442:	45b9      	cmp	r9, r7
  40d444:	dcd8      	bgt.n	40d3f8 <_strtoll_r+0x8c>
  40d446:	1c61      	adds	r1, r4, #1
  40d448:	d027      	beq.n	40d49a <_strtoll_r+0x12e>
  40d44a:	9902      	ldr	r1, [sp, #8]
  40d44c:	2900      	cmp	r1, #0
  40d44e:	d132      	bne.n	40d4b6 <_strtoll_r+0x14a>
  40d450:	4610      	mov	r0, r2
  40d452:	4619      	mov	r1, r3
  40d454:	f1bc 0f00 	cmp.w	ip, #0
  40d458:	d003      	beq.n	40d462 <_strtoll_r+0xf6>
  40d45a:	bb54      	cbnz	r4, 40d4b2 <_strtoll_r+0x146>
  40d45c:	9e04      	ldr	r6, [sp, #16]
  40d45e:	f8cc 6000 	str.w	r6, [ip]
  40d462:	b007      	add	sp, #28
  40d464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d468:	9c03      	ldr	r4, [sp, #12]
  40d46a:	42a7      	cmp	r7, r4
  40d46c:	ddce      	ble.n	40d40c <_strtoll_r+0xa0>
  40d46e:	f04f 34ff 	mov.w	r4, #4294967295
  40d472:	e7d6      	b.n	40d422 <_strtoll_r+0xb6>
  40d474:	2f30      	cmp	r7, #48	; 0x30
  40d476:	d027      	beq.n	40d4c8 <_strtoll_r+0x15c>
  40d478:	f1b9 0f00 	cmp.w	r9, #0
  40d47c:	d19b      	bne.n	40d3b6 <_strtoll_r+0x4a>
  40d47e:	9c02      	ldr	r4, [sp, #8]
  40d480:	f04f 0a0a 	mov.w	sl, #10
  40d484:	f04f 0b00 	mov.w	fp, #0
  40d488:	f04f 090a 	mov.w	r9, #10
  40d48c:	2c00      	cmp	r4, #0
  40d48e:	d198      	bne.n	40d3c2 <_strtoll_r+0x56>
  40d490:	f04f 34ff 	mov.w	r4, #4294967295
  40d494:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40d498:	e796      	b.n	40d3c8 <_strtoll_r+0x5c>
  40d49a:	9c02      	ldr	r4, [sp, #8]
  40d49c:	bb24      	cbnz	r4, 40d4e8 <_strtoll_r+0x17c>
  40d49e:	f04f 30ff 	mov.w	r0, #4294967295
  40d4a2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40d4a6:	9c05      	ldr	r4, [sp, #20]
  40d4a8:	2322      	movs	r3, #34	; 0x22
  40d4aa:	6023      	str	r3, [r4, #0]
  40d4ac:	f1bc 0f00 	cmp.w	ip, #0
  40d4b0:	d0d7      	beq.n	40d462 <_strtoll_r+0xf6>
  40d4b2:	3e01      	subs	r6, #1
  40d4b4:	e7d3      	b.n	40d45e <_strtoll_r+0xf2>
  40d4b6:	4252      	negs	r2, r2
  40d4b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40d4bc:	e7c8      	b.n	40d450 <_strtoll_r+0xe4>
  40d4be:	2401      	movs	r4, #1
  40d4c0:	1c96      	adds	r6, r2, #2
  40d4c2:	7857      	ldrb	r7, [r2, #1]
  40d4c4:	9402      	str	r4, [sp, #8]
  40d4c6:	e773      	b.n	40d3b0 <_strtoll_r+0x44>
  40d4c8:	7833      	ldrb	r3, [r6, #0]
  40d4ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40d4ce:	2b58      	cmp	r3, #88	; 0x58
  40d4d0:	d00e      	beq.n	40d4f0 <_strtoll_r+0x184>
  40d4d2:	f1b9 0f00 	cmp.w	r9, #0
  40d4d6:	f47f af6e 	bne.w	40d3b6 <_strtoll_r+0x4a>
  40d4da:	f04f 0a08 	mov.w	sl, #8
  40d4de:	f04f 0b00 	mov.w	fp, #0
  40d4e2:	f04f 0908 	mov.w	r9, #8
  40d4e6:	e769      	b.n	40d3bc <_strtoll_r+0x50>
  40d4e8:	2000      	movs	r0, #0
  40d4ea:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40d4ee:	e7da      	b.n	40d4a6 <_strtoll_r+0x13a>
  40d4f0:	7877      	ldrb	r7, [r6, #1]
  40d4f2:	f04f 0a10 	mov.w	sl, #16
  40d4f6:	f04f 0b00 	mov.w	fp, #0
  40d4fa:	3602      	adds	r6, #2
  40d4fc:	f04f 0910 	mov.w	r9, #16
  40d500:	e75c      	b.n	40d3bc <_strtoll_r+0x50>
  40d502:	bf00      	nop
  40d504:	20001594 	.word	0x20001594

0040d508 <_strtoul_r>:
  40d508:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40d50c:	4c44      	ldr	r4, [pc, #272]	; (40d620 <_strtoul_r+0x118>)
  40d50e:	b082      	sub	sp, #8
  40d510:	f8d4 c000 	ldr.w	ip, [r4]
  40d514:	9001      	str	r0, [sp, #4]
  40d516:	460e      	mov	r6, r1
  40d518:	e000      	b.n	40d51c <_strtoul_r+0x14>
  40d51a:	4626      	mov	r6, r4
  40d51c:	4634      	mov	r4, r6
  40d51e:	f814 5b01 	ldrb.w	r5, [r4], #1
  40d522:	eb0c 0005 	add.w	r0, ip, r5
  40d526:	7840      	ldrb	r0, [r0, #1]
  40d528:	f000 0008 	and.w	r0, r0, #8
  40d52c:	f000 07ff 	and.w	r7, r0, #255	; 0xff
  40d530:	2800      	cmp	r0, #0
  40d532:	d1f2      	bne.n	40d51a <_strtoul_r+0x12>
  40d534:	2d2d      	cmp	r5, #45	; 0x2d
  40d536:	d057      	beq.n	40d5e8 <_strtoul_r+0xe0>
  40d538:	2d2b      	cmp	r5, #43	; 0x2b
  40d53a:	bf08      	it	eq
  40d53c:	7875      	ldrbeq	r5, [r6, #1]
  40d53e:	46ba      	mov	sl, r7
  40d540:	bf08      	it	eq
  40d542:	1cb4      	addeq	r4, r6, #2
  40d544:	f033 0010 	bics.w	r0, r3, #16
  40d548:	d039      	beq.n	40d5be <_strtoul_r+0xb6>
  40d54a:	f04f 38ff 	mov.w	r8, #4294967295
  40d54e:	fbb8 f8f3 	udiv	r8, r8, r3
  40d552:	fb03 fb08 	mul.w	fp, r3, r8
  40d556:	ea6f 0b0b 	mvn.w	fp, fp
  40d55a:	4699      	mov	r9, r3
  40d55c:	2700      	movs	r7, #0
  40d55e:	4638      	mov	r0, r7
  40d560:	e00c      	b.n	40d57c <_strtoul_r+0x74>
  40d562:	3d30      	subs	r5, #48	; 0x30
  40d564:	42ab      	cmp	r3, r5
  40d566:	dd19      	ble.n	40d59c <_strtoul_r+0x94>
  40d568:	2f00      	cmp	r7, #0
  40d56a:	db25      	blt.n	40d5b8 <_strtoul_r+0xb0>
  40d56c:	4540      	cmp	r0, r8
  40d56e:	d823      	bhi.n	40d5b8 <_strtoul_r+0xb0>
  40d570:	d020      	beq.n	40d5b4 <_strtoul_r+0xac>
  40d572:	fb09 5000 	mla	r0, r9, r0, r5
  40d576:	2701      	movs	r7, #1
  40d578:	f814 5b01 	ldrb.w	r5, [r4], #1
  40d57c:	eb0c 0605 	add.w	r6, ip, r5
  40d580:	7876      	ldrb	r6, [r6, #1]
  40d582:	f016 0f04 	tst.w	r6, #4
  40d586:	d1ec      	bne.n	40d562 <_strtoul_r+0x5a>
  40d588:	f016 0603 	ands.w	r6, r6, #3
  40d58c:	d006      	beq.n	40d59c <_strtoul_r+0x94>
  40d58e:	2e01      	cmp	r6, #1
  40d590:	bf14      	ite	ne
  40d592:	2657      	movne	r6, #87	; 0x57
  40d594:	2637      	moveq	r6, #55	; 0x37
  40d596:	1bad      	subs	r5, r5, r6
  40d598:	42ab      	cmp	r3, r5
  40d59a:	dce5      	bgt.n	40d568 <_strtoul_r+0x60>
  40d59c:	2f00      	cmp	r7, #0
  40d59e:	db1d      	blt.n	40d5dc <_strtoul_r+0xd4>
  40d5a0:	f1ba 0f00 	cmp.w	sl, #0
  40d5a4:	d118      	bne.n	40d5d8 <_strtoul_r+0xd0>
  40d5a6:	b10a      	cbz	r2, 40d5ac <_strtoul_r+0xa4>
  40d5a8:	b9a7      	cbnz	r7, 40d5d4 <_strtoul_r+0xcc>
  40d5aa:	6011      	str	r1, [r2, #0]
  40d5ac:	b002      	add	sp, #8
  40d5ae:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40d5b2:	4770      	bx	lr
  40d5b4:	455d      	cmp	r5, fp
  40d5b6:	dddc      	ble.n	40d572 <_strtoul_r+0x6a>
  40d5b8:	f04f 37ff 	mov.w	r7, #4294967295
  40d5bc:	e7dc      	b.n	40d578 <_strtoul_r+0x70>
  40d5be:	2d30      	cmp	r5, #48	; 0x30
  40d5c0:	d017      	beq.n	40d5f2 <_strtoul_r+0xea>
  40d5c2:	2b00      	cmp	r3, #0
  40d5c4:	d1c1      	bne.n	40d54a <_strtoul_r+0x42>
  40d5c6:	230a      	movs	r3, #10
  40d5c8:	4699      	mov	r9, r3
  40d5ca:	f04f 0b05 	mov.w	fp, #5
  40d5ce:	f8df 8054 	ldr.w	r8, [pc, #84]	; 40d624 <_strtoul_r+0x11c>
  40d5d2:	e7c3      	b.n	40d55c <_strtoul_r+0x54>
  40d5d4:	1e61      	subs	r1, r4, #1
  40d5d6:	e7e8      	b.n	40d5aa <_strtoul_r+0xa2>
  40d5d8:	4240      	negs	r0, r0
  40d5da:	e7e4      	b.n	40d5a6 <_strtoul_r+0x9e>
  40d5dc:	9801      	ldr	r0, [sp, #4]
  40d5de:	2322      	movs	r3, #34	; 0x22
  40d5e0:	6003      	str	r3, [r0, #0]
  40d5e2:	f04f 30ff 	mov.w	r0, #4294967295
  40d5e6:	e7de      	b.n	40d5a6 <_strtoul_r+0x9e>
  40d5e8:	1cb4      	adds	r4, r6, #2
  40d5ea:	7875      	ldrb	r5, [r6, #1]
  40d5ec:	f04f 0a01 	mov.w	sl, #1
  40d5f0:	e7a8      	b.n	40d544 <_strtoul_r+0x3c>
  40d5f2:	7820      	ldrb	r0, [r4, #0]
  40d5f4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40d5f8:	2858      	cmp	r0, #88	; 0x58
  40d5fa:	d008      	beq.n	40d60e <_strtoul_r+0x106>
  40d5fc:	2b00      	cmp	r3, #0
  40d5fe:	d1a4      	bne.n	40d54a <_strtoul_r+0x42>
  40d600:	2308      	movs	r3, #8
  40d602:	4699      	mov	r9, r3
  40d604:	f04f 0b07 	mov.w	fp, #7
  40d608:	f06f 4860 	mvn.w	r8, #3758096384	; 0xe0000000
  40d60c:	e7a6      	b.n	40d55c <_strtoul_r+0x54>
  40d60e:	2310      	movs	r3, #16
  40d610:	7865      	ldrb	r5, [r4, #1]
  40d612:	4699      	mov	r9, r3
  40d614:	f04f 0b0f 	mov.w	fp, #15
  40d618:	3402      	adds	r4, #2
  40d61a:	f06f 4870 	mvn.w	r8, #4026531840	; 0xf0000000
  40d61e:	e79d      	b.n	40d55c <_strtoul_r+0x54>
  40d620:	20001594 	.word	0x20001594
  40d624:	19999999 	.word	0x19999999

0040d628 <_strtoull_r>:
  40d628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d62c:	4c60      	ldr	r4, [pc, #384]	; (40d7b0 <_strtoull_r+0x188>)
  40d62e:	b085      	sub	sp, #20
  40d630:	f8d4 8000 	ldr.w	r8, [r4]
  40d634:	9200      	str	r2, [sp, #0]
  40d636:	9101      	str	r1, [sp, #4]
  40d638:	9003      	str	r0, [sp, #12]
  40d63a:	4699      	mov	r9, r3
  40d63c:	460a      	mov	r2, r1
  40d63e:	e000      	b.n	40d642 <_strtoull_r+0x1a>
  40d640:	4632      	mov	r2, r6
  40d642:	4616      	mov	r6, r2
  40d644:	f816 7b01 	ldrb.w	r7, [r6], #1
  40d648:	eb08 0307 	add.w	r3, r8, r7
  40d64c:	785b      	ldrb	r3, [r3, #1]
  40d64e:	f003 0308 	and.w	r3, r3, #8
  40d652:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  40d656:	2b00      	cmp	r3, #0
  40d658:	d1f2      	bne.n	40d640 <_strtoull_r+0x18>
  40d65a:	2f2d      	cmp	r7, #45	; 0x2d
  40d65c:	d07d      	beq.n	40d75a <_strtoull_r+0x132>
  40d65e:	2f2b      	cmp	r7, #43	; 0x2b
  40d660:	bf08      	it	eq
  40d662:	7857      	ldrbeq	r7, [r2, #1]
  40d664:	9102      	str	r1, [sp, #8]
  40d666:	bf08      	it	eq
  40d668:	1c96      	addeq	r6, r2, #2
  40d66a:	f039 0210 	bics.w	r2, r9, #16
  40d66e:	d055      	beq.n	40d71c <_strtoull_r+0xf4>
  40d670:	ea4f 7be9 	mov.w	fp, r9, asr #31
  40d674:	464a      	mov	r2, r9
  40d676:	465b      	mov	r3, fp
  40d678:	f04f 30ff 	mov.w	r0, #4294967295
  40d67c:	f04f 31ff 	mov.w	r1, #4294967295
  40d680:	f001 f804 	bl	40e68c <__aeabi_uldivmod>
  40d684:	464a      	mov	r2, r9
  40d686:	4604      	mov	r4, r0
  40d688:	460d      	mov	r5, r1
  40d68a:	465b      	mov	r3, fp
  40d68c:	f04f 30ff 	mov.w	r0, #4294967295
  40d690:	f04f 31ff 	mov.w	r1, #4294967295
  40d694:	f000 fffa 	bl	40e68c <__aeabi_uldivmod>
  40d698:	46ca      	mov	sl, r9
  40d69a:	4694      	mov	ip, r2
  40d69c:	2300      	movs	r3, #0
  40d69e:	2000      	movs	r0, #0
  40d6a0:	2100      	movs	r1, #0
  40d6a2:	e019      	b.n	40d6d8 <_strtoull_r+0xb0>
  40d6a4:	3f30      	subs	r7, #48	; 0x30
  40d6a6:	45b9      	cmp	r9, r7
  40d6a8:	dd26      	ble.n	40d6f8 <_strtoull_r+0xd0>
  40d6aa:	2b00      	cmp	r3, #0
  40d6ac:	db33      	blt.n	40d716 <_strtoull_r+0xee>
  40d6ae:	428d      	cmp	r5, r1
  40d6b0:	bf08      	it	eq
  40d6b2:	4284      	cmpeq	r4, r0
  40d6b4:	d32f      	bcc.n	40d716 <_strtoull_r+0xee>
  40d6b6:	42a9      	cmp	r1, r5
  40d6b8:	bf08      	it	eq
  40d6ba:	42a0      	cmpeq	r0, r4
  40d6bc:	d029      	beq.n	40d712 <_strtoull_r+0xea>
  40d6be:	fb00 f30b 	mul.w	r3, r0, fp
  40d6c2:	fb0a 3301 	mla	r3, sl, r1, r3
  40d6c6:	fba0 010a 	umull	r0, r1, r0, sl
  40d6ca:	4419      	add	r1, r3
  40d6cc:	19c0      	adds	r0, r0, r7
  40d6ce:	eb41 71e7 	adc.w	r1, r1, r7, asr #31
  40d6d2:	2301      	movs	r3, #1
  40d6d4:	f816 7b01 	ldrb.w	r7, [r6], #1
  40d6d8:	eb08 0207 	add.w	r2, r8, r7
  40d6dc:	7852      	ldrb	r2, [r2, #1]
  40d6de:	f012 0f04 	tst.w	r2, #4
  40d6e2:	d1df      	bne.n	40d6a4 <_strtoull_r+0x7c>
  40d6e4:	f012 0203 	ands.w	r2, r2, #3
  40d6e8:	d006      	beq.n	40d6f8 <_strtoull_r+0xd0>
  40d6ea:	2a01      	cmp	r2, #1
  40d6ec:	bf14      	ite	ne
  40d6ee:	2257      	movne	r2, #87	; 0x57
  40d6f0:	2237      	moveq	r2, #55	; 0x37
  40d6f2:	1abf      	subs	r7, r7, r2
  40d6f4:	45b9      	cmp	r9, r7
  40d6f6:	dcd8      	bgt.n	40d6aa <_strtoull_r+0x82>
  40d6f8:	2b00      	cmp	r3, #0
  40d6fa:	db26      	blt.n	40d74a <_strtoull_r+0x122>
  40d6fc:	9a02      	ldr	r2, [sp, #8]
  40d6fe:	bb02      	cbnz	r2, 40d742 <_strtoull_r+0x11a>
  40d700:	9a00      	ldr	r2, [sp, #0]
  40d702:	b11a      	cbz	r2, 40d70c <_strtoull_r+0xe4>
  40d704:	b9db      	cbnz	r3, 40d73e <_strtoull_r+0x116>
  40d706:	9e01      	ldr	r6, [sp, #4]
  40d708:	9b00      	ldr	r3, [sp, #0]
  40d70a:	601e      	str	r6, [r3, #0]
  40d70c:	b005      	add	sp, #20
  40d70e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d712:	4567      	cmp	r7, ip
  40d714:	ddd3      	ble.n	40d6be <_strtoull_r+0x96>
  40d716:	f04f 33ff 	mov.w	r3, #4294967295
  40d71a:	e7db      	b.n	40d6d4 <_strtoull_r+0xac>
  40d71c:	2f30      	cmp	r7, #48	; 0x30
  40d71e:	d021      	beq.n	40d764 <_strtoull_r+0x13c>
  40d720:	f1b9 0f00 	cmp.w	r9, #0
  40d724:	d1a4      	bne.n	40d670 <_strtoull_r+0x48>
  40d726:	f04f 0c05 	mov.w	ip, #5
  40d72a:	f04f 3499 	mov.w	r4, #2576980377	; 0x99999999
  40d72e:	4d21      	ldr	r5, [pc, #132]	; (40d7b4 <_strtoull_r+0x18c>)
  40d730:	f04f 0a0a 	mov.w	sl, #10
  40d734:	f04f 0b00 	mov.w	fp, #0
  40d738:	f04f 090a 	mov.w	r9, #10
  40d73c:	e7ae      	b.n	40d69c <_strtoull_r+0x74>
  40d73e:	3e01      	subs	r6, #1
  40d740:	e7e2      	b.n	40d708 <_strtoull_r+0xe0>
  40d742:	4240      	negs	r0, r0
  40d744:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40d748:	e7da      	b.n	40d700 <_strtoull_r+0xd8>
  40d74a:	9903      	ldr	r1, [sp, #12]
  40d74c:	2222      	movs	r2, #34	; 0x22
  40d74e:	600a      	str	r2, [r1, #0]
  40d750:	f04f 30ff 	mov.w	r0, #4294967295
  40d754:	f04f 31ff 	mov.w	r1, #4294967295
  40d758:	e7d2      	b.n	40d700 <_strtoull_r+0xd8>
  40d75a:	2101      	movs	r1, #1
  40d75c:	1c96      	adds	r6, r2, #2
  40d75e:	7857      	ldrb	r7, [r2, #1]
  40d760:	9102      	str	r1, [sp, #8]
  40d762:	e782      	b.n	40d66a <_strtoull_r+0x42>
  40d764:	7833      	ldrb	r3, [r6, #0]
  40d766:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40d76a:	2b58      	cmp	r3, #88	; 0x58
  40d76c:	d010      	beq.n	40d790 <_strtoull_r+0x168>
  40d76e:	f1b9 0f00 	cmp.w	r9, #0
  40d772:	f47f af7d 	bne.w	40d670 <_strtoull_r+0x48>
  40d776:	f04f 0c07 	mov.w	ip, #7
  40d77a:	f04f 34ff 	mov.w	r4, #4294967295
  40d77e:	f06f 4560 	mvn.w	r5, #3758096384	; 0xe0000000
  40d782:	f04f 0a08 	mov.w	sl, #8
  40d786:	f04f 0b00 	mov.w	fp, #0
  40d78a:	f04f 0908 	mov.w	r9, #8
  40d78e:	e785      	b.n	40d69c <_strtoull_r+0x74>
  40d790:	7877      	ldrb	r7, [r6, #1]
  40d792:	f04f 0c0f 	mov.w	ip, #15
  40d796:	3602      	adds	r6, #2
  40d798:	f04f 34ff 	mov.w	r4, #4294967295
  40d79c:	f06f 4570 	mvn.w	r5, #4026531840	; 0xf0000000
  40d7a0:	f04f 0a10 	mov.w	sl, #16
  40d7a4:	f04f 0b00 	mov.w	fp, #0
  40d7a8:	f04f 0910 	mov.w	r9, #16
  40d7ac:	e776      	b.n	40d69c <_strtoull_r+0x74>
  40d7ae:	bf00      	nop
  40d7b0:	20001594 	.word	0x20001594
  40d7b4:	19999999 	.word	0x19999999

0040d7b8 <__ssprint_r>:
  40d7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d7bc:	6894      	ldr	r4, [r2, #8]
  40d7be:	6816      	ldr	r6, [r2, #0]
  40d7c0:	b083      	sub	sp, #12
  40d7c2:	4692      	mov	sl, r2
  40d7c4:	4680      	mov	r8, r0
  40d7c6:	460d      	mov	r5, r1
  40d7c8:	2c00      	cmp	r4, #0
  40d7ca:	d06f      	beq.n	40d8ac <__ssprint_r+0xf4>
  40d7cc:	f04f 0b00 	mov.w	fp, #0
  40d7d0:	6808      	ldr	r0, [r1, #0]
  40d7d2:	688b      	ldr	r3, [r1, #8]
  40d7d4:	465c      	mov	r4, fp
  40d7d6:	2c00      	cmp	r4, #0
  40d7d8:	d043      	beq.n	40d862 <__ssprint_r+0xaa>
  40d7da:	429c      	cmp	r4, r3
  40d7dc:	461f      	mov	r7, r3
  40d7de:	d345      	bcc.n	40d86c <__ssprint_r+0xb4>
  40d7e0:	89ab      	ldrh	r3, [r5, #12]
  40d7e2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40d7e6:	d044      	beq.n	40d872 <__ssprint_r+0xba>
  40d7e8:	696f      	ldr	r7, [r5, #20]
  40d7ea:	6929      	ldr	r1, [r5, #16]
  40d7ec:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40d7f0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40d7f4:	ebc1 0900 	rsb	r9, r1, r0
  40d7f8:	1c62      	adds	r2, r4, #1
  40d7fa:	107f      	asrs	r7, r7, #1
  40d7fc:	444a      	add	r2, r9
  40d7fe:	4297      	cmp	r7, r2
  40d800:	bf34      	ite	cc
  40d802:	4617      	movcc	r7, r2
  40d804:	463a      	movcs	r2, r7
  40d806:	055b      	lsls	r3, r3, #21
  40d808:	d535      	bpl.n	40d876 <__ssprint_r+0xbe>
  40d80a:	4611      	mov	r1, r2
  40d80c:	4640      	mov	r0, r8
  40d80e:	f7fe fc49 	bl	40c0a4 <_malloc_r>
  40d812:	2800      	cmp	r0, #0
  40d814:	d039      	beq.n	40d88a <__ssprint_r+0xd2>
  40d816:	6929      	ldr	r1, [r5, #16]
  40d818:	9001      	str	r0, [sp, #4]
  40d81a:	464a      	mov	r2, r9
  40d81c:	f7f9 fc12 	bl	407044 <memcpy>
  40d820:	89aa      	ldrh	r2, [r5, #12]
  40d822:	9b01      	ldr	r3, [sp, #4]
  40d824:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40d828:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40d82c:	81aa      	strh	r2, [r5, #12]
  40d82e:	ebc9 0207 	rsb	r2, r9, r7
  40d832:	eb03 0009 	add.w	r0, r3, r9
  40d836:	616f      	str	r7, [r5, #20]
  40d838:	612b      	str	r3, [r5, #16]
  40d83a:	6028      	str	r0, [r5, #0]
  40d83c:	60aa      	str	r2, [r5, #8]
  40d83e:	4627      	mov	r7, r4
  40d840:	46a1      	mov	r9, r4
  40d842:	464a      	mov	r2, r9
  40d844:	4659      	mov	r1, fp
  40d846:	f7f9 fc97 	bl	407178 <memmove>
  40d84a:	f8da 2008 	ldr.w	r2, [sl, #8]
  40d84e:	68ab      	ldr	r3, [r5, #8]
  40d850:	6828      	ldr	r0, [r5, #0]
  40d852:	1bdb      	subs	r3, r3, r7
  40d854:	4448      	add	r0, r9
  40d856:	1b14      	subs	r4, r2, r4
  40d858:	60ab      	str	r3, [r5, #8]
  40d85a:	6028      	str	r0, [r5, #0]
  40d85c:	f8ca 4008 	str.w	r4, [sl, #8]
  40d860:	b324      	cbz	r4, 40d8ac <__ssprint_r+0xf4>
  40d862:	f8d6 b000 	ldr.w	fp, [r6]
  40d866:	6874      	ldr	r4, [r6, #4]
  40d868:	3608      	adds	r6, #8
  40d86a:	e7b4      	b.n	40d7d6 <__ssprint_r+0x1e>
  40d86c:	4627      	mov	r7, r4
  40d86e:	46a1      	mov	r9, r4
  40d870:	e7e7      	b.n	40d842 <__ssprint_r+0x8a>
  40d872:	46b9      	mov	r9, r7
  40d874:	e7e5      	b.n	40d842 <__ssprint_r+0x8a>
  40d876:	4640      	mov	r0, r8
  40d878:	f7ff fa4a 	bl	40cd10 <_realloc_r>
  40d87c:	4603      	mov	r3, r0
  40d87e:	2800      	cmp	r0, #0
  40d880:	d1d5      	bne.n	40d82e <__ssprint_r+0x76>
  40d882:	4640      	mov	r0, r8
  40d884:	6929      	ldr	r1, [r5, #16]
  40d886:	f7fe f8d1 	bl	40ba2c <_free_r>
  40d88a:	89aa      	ldrh	r2, [r5, #12]
  40d88c:	230c      	movs	r3, #12
  40d88e:	f8c8 3000 	str.w	r3, [r8]
  40d892:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40d896:	2300      	movs	r3, #0
  40d898:	f04f 30ff 	mov.w	r0, #4294967295
  40d89c:	81aa      	strh	r2, [r5, #12]
  40d89e:	f8ca 3008 	str.w	r3, [sl, #8]
  40d8a2:	f8ca 3004 	str.w	r3, [sl, #4]
  40d8a6:	b003      	add	sp, #12
  40d8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d8ac:	4620      	mov	r0, r4
  40d8ae:	f8ca 4004 	str.w	r4, [sl, #4]
  40d8b2:	b003      	add	sp, #12
  40d8b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040d8b8 <__submore>:
  40d8b8:	f101 0340 	add.w	r3, r1, #64	; 0x40
  40d8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d8c0:	460c      	mov	r4, r1
  40d8c2:	6b09      	ldr	r1, [r1, #48]	; 0x30
  40d8c4:	4299      	cmp	r1, r3
  40d8c6:	d014      	beq.n	40d8f2 <__submore+0x3a>
  40d8c8:	6b66      	ldr	r6, [r4, #52]	; 0x34
  40d8ca:	0077      	lsls	r7, r6, #1
  40d8cc:	463a      	mov	r2, r7
  40d8ce:	f7ff fa1f 	bl	40cd10 <_realloc_r>
  40d8d2:	4605      	mov	r5, r0
  40d8d4:	b340      	cbz	r0, 40d928 <__submore+0x70>
  40d8d6:	eb00 0806 	add.w	r8, r0, r6
  40d8da:	4632      	mov	r2, r6
  40d8dc:	4640      	mov	r0, r8
  40d8de:	4629      	mov	r1, r5
  40d8e0:	f7f9 fbb0 	bl	407044 <memcpy>
  40d8e4:	f8c4 8000 	str.w	r8, [r4]
  40d8e8:	6325      	str	r5, [r4, #48]	; 0x30
  40d8ea:	6367      	str	r7, [r4, #52]	; 0x34
  40d8ec:	2000      	movs	r0, #0
  40d8ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d8f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40d8f6:	f7fe fbd5 	bl	40c0a4 <_malloc_r>
  40d8fa:	b1a8      	cbz	r0, 40d928 <__submore+0x70>
  40d8fc:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
  40d900:	6320      	str	r0, [r4, #48]	; 0x30
  40d902:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40d906:	6362      	str	r2, [r4, #52]	; 0x34
  40d908:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
  40d90c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  40d910:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
  40d914:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
  40d918:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
  40d91c:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
  40d920:	6020      	str	r0, [r4, #0]
  40d922:	2000      	movs	r0, #0
  40d924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d928:	f04f 30ff 	mov.w	r0, #4294967295
  40d92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040d930 <_ungetc_r>:
  40d930:	b570      	push	{r4, r5, r6, lr}
  40d932:	460e      	mov	r6, r1
  40d934:	3101      	adds	r1, #1
  40d936:	4614      	mov	r4, r2
  40d938:	4605      	mov	r5, r0
  40d93a:	d031      	beq.n	40d9a0 <_ungetc_r+0x70>
  40d93c:	b110      	cbz	r0, 40d944 <_ungetc_r+0x14>
  40d93e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d940:	2b00      	cmp	r3, #0
  40d942:	d030      	beq.n	40d9a6 <_ungetc_r+0x76>
  40d944:	89a3      	ldrh	r3, [r4, #12]
  40d946:	049a      	lsls	r2, r3, #18
  40d948:	d405      	bmi.n	40d956 <_ungetc_r+0x26>
  40d94a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40d94c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40d950:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40d954:	6662      	str	r2, [r4, #100]	; 0x64
  40d956:	f023 0320 	bic.w	r3, r3, #32
  40d95a:	b29b      	uxth	r3, r3
  40d95c:	b29a      	uxth	r2, r3
  40d95e:	0750      	lsls	r0, r2, #29
  40d960:	81a3      	strh	r3, [r4, #12]
  40d962:	d406      	bmi.n	40d972 <_ungetc_r+0x42>
  40d964:	06d1      	lsls	r1, r2, #27
  40d966:	d51b      	bpl.n	40d9a0 <_ungetc_r+0x70>
  40d968:	0712      	lsls	r2, r2, #28
  40d96a:	d438      	bmi.n	40d9de <_ungetc_r+0xae>
  40d96c:	f043 0304 	orr.w	r3, r3, #4
  40d970:	81a3      	strh	r3, [r4, #12]
  40d972:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40d974:	b2f6      	uxtb	r6, r6
  40d976:	b1cb      	cbz	r3, 40d9ac <_ungetc_r+0x7c>
  40d978:	6862      	ldr	r2, [r4, #4]
  40d97a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  40d97c:	429a      	cmp	r2, r3
  40d97e:	da09      	bge.n	40d994 <_ungetc_r+0x64>
  40d980:	6823      	ldr	r3, [r4, #0]
  40d982:	1e5a      	subs	r2, r3, #1
  40d984:	6022      	str	r2, [r4, #0]
  40d986:	f803 6c01 	strb.w	r6, [r3, #-1]
  40d98a:	6863      	ldr	r3, [r4, #4]
  40d98c:	3301      	adds	r3, #1
  40d98e:	4630      	mov	r0, r6
  40d990:	6063      	str	r3, [r4, #4]
  40d992:	bd70      	pop	{r4, r5, r6, pc}
  40d994:	4628      	mov	r0, r5
  40d996:	4621      	mov	r1, r4
  40d998:	f7ff ff8e 	bl	40d8b8 <__submore>
  40d99c:	2800      	cmp	r0, #0
  40d99e:	d0ef      	beq.n	40d980 <_ungetc_r+0x50>
  40d9a0:	f04f 30ff 	mov.w	r0, #4294967295
  40d9a4:	bd70      	pop	{r4, r5, r6, pc}
  40d9a6:	f7fd fe37 	bl	40b618 <__sinit>
  40d9aa:	e7cb      	b.n	40d944 <_ungetc_r+0x14>
  40d9ac:	6923      	ldr	r3, [r4, #16]
  40d9ae:	6822      	ldr	r2, [r4, #0]
  40d9b0:	b12b      	cbz	r3, 40d9be <_ungetc_r+0x8e>
  40d9b2:	4293      	cmp	r3, r2
  40d9b4:	d203      	bcs.n	40d9be <_ungetc_r+0x8e>
  40d9b6:	f812 0c01 	ldrb.w	r0, [r2, #-1]
  40d9ba:	42b0      	cmp	r0, r6
  40d9bc:	d01c      	beq.n	40d9f8 <_ungetc_r+0xc8>
  40d9be:	4623      	mov	r3, r4
  40d9c0:	6861      	ldr	r1, [r4, #4]
  40d9c2:	63a2      	str	r2, [r4, #56]	; 0x38
  40d9c4:	f104 0040 	add.w	r0, r4, #64	; 0x40
  40d9c8:	2203      	movs	r2, #3
  40d9ca:	6320      	str	r0, [r4, #48]	; 0x30
  40d9cc:	6362      	str	r2, [r4, #52]	; 0x34
  40d9ce:	63e1      	str	r1, [r4, #60]	; 0x3c
  40d9d0:	f803 6f42 	strb.w	r6, [r3, #66]!
  40d9d4:	2201      	movs	r2, #1
  40d9d6:	6023      	str	r3, [r4, #0]
  40d9d8:	4630      	mov	r0, r6
  40d9da:	6062      	str	r2, [r4, #4]
  40d9dc:	bd70      	pop	{r4, r5, r6, pc}
  40d9de:	4628      	mov	r0, r5
  40d9e0:	4621      	mov	r1, r4
  40d9e2:	f7fd fdeb 	bl	40b5bc <_fflush_r>
  40d9e6:	2800      	cmp	r0, #0
  40d9e8:	d1da      	bne.n	40d9a0 <_ungetc_r+0x70>
  40d9ea:	89a3      	ldrh	r3, [r4, #12]
  40d9ec:	60a0      	str	r0, [r4, #8]
  40d9ee:	f023 0308 	bic.w	r3, r3, #8
  40d9f2:	61a0      	str	r0, [r4, #24]
  40d9f4:	b29b      	uxth	r3, r3
  40d9f6:	e7b9      	b.n	40d96c <_ungetc_r+0x3c>
  40d9f8:	6863      	ldr	r3, [r4, #4]
  40d9fa:	3a01      	subs	r2, #1
  40d9fc:	3301      	adds	r3, #1
  40d9fe:	e884 000c 	stmia.w	r4, {r2, r3}
  40da02:	bd70      	pop	{r4, r5, r6, pc}

0040da04 <__swbuf_r>:
  40da04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40da06:	460d      	mov	r5, r1
  40da08:	4614      	mov	r4, r2
  40da0a:	4607      	mov	r7, r0
  40da0c:	b110      	cbz	r0, 40da14 <__swbuf_r+0x10>
  40da0e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40da10:	2b00      	cmp	r3, #0
  40da12:	d048      	beq.n	40daa6 <__swbuf_r+0xa2>
  40da14:	89a2      	ldrh	r2, [r4, #12]
  40da16:	69a3      	ldr	r3, [r4, #24]
  40da18:	60a3      	str	r3, [r4, #8]
  40da1a:	b293      	uxth	r3, r2
  40da1c:	0718      	lsls	r0, r3, #28
  40da1e:	d538      	bpl.n	40da92 <__swbuf_r+0x8e>
  40da20:	6926      	ldr	r6, [r4, #16]
  40da22:	2e00      	cmp	r6, #0
  40da24:	d035      	beq.n	40da92 <__swbuf_r+0x8e>
  40da26:	0499      	lsls	r1, r3, #18
  40da28:	b2ed      	uxtb	r5, r5
  40da2a:	d515      	bpl.n	40da58 <__swbuf_r+0x54>
  40da2c:	6823      	ldr	r3, [r4, #0]
  40da2e:	6962      	ldr	r2, [r4, #20]
  40da30:	1b9e      	subs	r6, r3, r6
  40da32:	4296      	cmp	r6, r2
  40da34:	da1c      	bge.n	40da70 <__swbuf_r+0x6c>
  40da36:	3601      	adds	r6, #1
  40da38:	68a2      	ldr	r2, [r4, #8]
  40da3a:	1c59      	adds	r1, r3, #1
  40da3c:	3a01      	subs	r2, #1
  40da3e:	60a2      	str	r2, [r4, #8]
  40da40:	6021      	str	r1, [r4, #0]
  40da42:	701d      	strb	r5, [r3, #0]
  40da44:	6963      	ldr	r3, [r4, #20]
  40da46:	42b3      	cmp	r3, r6
  40da48:	d01a      	beq.n	40da80 <__swbuf_r+0x7c>
  40da4a:	89a3      	ldrh	r3, [r4, #12]
  40da4c:	07db      	lsls	r3, r3, #31
  40da4e:	d501      	bpl.n	40da54 <__swbuf_r+0x50>
  40da50:	2d0a      	cmp	r5, #10
  40da52:	d015      	beq.n	40da80 <__swbuf_r+0x7c>
  40da54:	4628      	mov	r0, r5
  40da56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40da58:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40da5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40da5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40da62:	6663      	str	r3, [r4, #100]	; 0x64
  40da64:	6823      	ldr	r3, [r4, #0]
  40da66:	81a2      	strh	r2, [r4, #12]
  40da68:	6962      	ldr	r2, [r4, #20]
  40da6a:	1b9e      	subs	r6, r3, r6
  40da6c:	4296      	cmp	r6, r2
  40da6e:	dbe2      	blt.n	40da36 <__swbuf_r+0x32>
  40da70:	4638      	mov	r0, r7
  40da72:	4621      	mov	r1, r4
  40da74:	f7fd fda2 	bl	40b5bc <_fflush_r>
  40da78:	b940      	cbnz	r0, 40da8c <__swbuf_r+0x88>
  40da7a:	6823      	ldr	r3, [r4, #0]
  40da7c:	2601      	movs	r6, #1
  40da7e:	e7db      	b.n	40da38 <__swbuf_r+0x34>
  40da80:	4638      	mov	r0, r7
  40da82:	4621      	mov	r1, r4
  40da84:	f7fd fd9a 	bl	40b5bc <_fflush_r>
  40da88:	2800      	cmp	r0, #0
  40da8a:	d0e3      	beq.n	40da54 <__swbuf_r+0x50>
  40da8c:	f04f 30ff 	mov.w	r0, #4294967295
  40da90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40da92:	4638      	mov	r0, r7
  40da94:	4621      	mov	r1, r4
  40da96:	f7fc fcbf 	bl	40a418 <__swsetup_r>
  40da9a:	2800      	cmp	r0, #0
  40da9c:	d1f6      	bne.n	40da8c <__swbuf_r+0x88>
  40da9e:	89a2      	ldrh	r2, [r4, #12]
  40daa0:	6926      	ldr	r6, [r4, #16]
  40daa2:	b293      	uxth	r3, r2
  40daa4:	e7bf      	b.n	40da26 <__swbuf_r+0x22>
  40daa6:	f7fd fdb7 	bl	40b618 <__sinit>
  40daaa:	e7b3      	b.n	40da14 <__swbuf_r+0x10>

0040daac <_wcrtomb_r>:
  40daac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40dab0:	461e      	mov	r6, r3
  40dab2:	b086      	sub	sp, #24
  40dab4:	460c      	mov	r4, r1
  40dab6:	4605      	mov	r5, r0
  40dab8:	4617      	mov	r7, r2
  40daba:	4b0f      	ldr	r3, [pc, #60]	; (40daf8 <_wcrtomb_r+0x4c>)
  40dabc:	b191      	cbz	r1, 40dae4 <_wcrtomb_r+0x38>
  40dabe:	f8d3 8000 	ldr.w	r8, [r3]
  40dac2:	f7fe fa69 	bl	40bf98 <__locale_charset>
  40dac6:	9600      	str	r6, [sp, #0]
  40dac8:	4603      	mov	r3, r0
  40daca:	4621      	mov	r1, r4
  40dacc:	463a      	mov	r2, r7
  40dace:	4628      	mov	r0, r5
  40dad0:	47c0      	blx	r8
  40dad2:	1c43      	adds	r3, r0, #1
  40dad4:	d103      	bne.n	40dade <_wcrtomb_r+0x32>
  40dad6:	2200      	movs	r2, #0
  40dad8:	238a      	movs	r3, #138	; 0x8a
  40dada:	6032      	str	r2, [r6, #0]
  40dadc:	602b      	str	r3, [r5, #0]
  40dade:	b006      	add	sp, #24
  40dae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40dae4:	681f      	ldr	r7, [r3, #0]
  40dae6:	f7fe fa57 	bl	40bf98 <__locale_charset>
  40daea:	9600      	str	r6, [sp, #0]
  40daec:	4603      	mov	r3, r0
  40daee:	4622      	mov	r2, r4
  40daf0:	4628      	mov	r0, r5
  40daf2:	a903      	add	r1, sp, #12
  40daf4:	47b8      	blx	r7
  40daf6:	e7ec      	b.n	40dad2 <_wcrtomb_r+0x26>
  40daf8:	20001a08 	.word	0x20001a08

0040dafc <__ascii_wctomb>:
  40dafc:	b121      	cbz	r1, 40db08 <__ascii_wctomb+0xc>
  40dafe:	2aff      	cmp	r2, #255	; 0xff
  40db00:	d804      	bhi.n	40db0c <__ascii_wctomb+0x10>
  40db02:	700a      	strb	r2, [r1, #0]
  40db04:	2001      	movs	r0, #1
  40db06:	4770      	bx	lr
  40db08:	4608      	mov	r0, r1
  40db0a:	4770      	bx	lr
  40db0c:	238a      	movs	r3, #138	; 0x8a
  40db0e:	6003      	str	r3, [r0, #0]
  40db10:	f04f 30ff 	mov.w	r0, #4294967295
  40db14:	4770      	bx	lr
  40db16:	bf00      	nop

0040db18 <_write_r>:
  40db18:	b570      	push	{r4, r5, r6, lr}
  40db1a:	4c08      	ldr	r4, [pc, #32]	; (40db3c <_write_r+0x24>)
  40db1c:	4606      	mov	r6, r0
  40db1e:	2500      	movs	r5, #0
  40db20:	4608      	mov	r0, r1
  40db22:	4611      	mov	r1, r2
  40db24:	461a      	mov	r2, r3
  40db26:	6025      	str	r5, [r4, #0]
  40db28:	f7f3 faa8 	bl	40107c <_write>
  40db2c:	1c43      	adds	r3, r0, #1
  40db2e:	d000      	beq.n	40db32 <_write_r+0x1a>
  40db30:	bd70      	pop	{r4, r5, r6, pc}
  40db32:	6823      	ldr	r3, [r4, #0]
  40db34:	2b00      	cmp	r3, #0
  40db36:	d0fb      	beq.n	40db30 <_write_r+0x18>
  40db38:	6033      	str	r3, [r6, #0]
  40db3a:	bd70      	pop	{r4, r5, r6, pc}
  40db3c:	20002c00 	.word	0x20002c00

0040db40 <__register_exitproc>:
  40db40:	b5f0      	push	{r4, r5, r6, r7, lr}
  40db42:	4c27      	ldr	r4, [pc, #156]	; (40dbe0 <__register_exitproc+0xa0>)
  40db44:	6826      	ldr	r6, [r4, #0]
  40db46:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40db4a:	b085      	sub	sp, #20
  40db4c:	4607      	mov	r7, r0
  40db4e:	2c00      	cmp	r4, #0
  40db50:	d041      	beq.n	40dbd6 <__register_exitproc+0x96>
  40db52:	6865      	ldr	r5, [r4, #4]
  40db54:	2d1f      	cmp	r5, #31
  40db56:	dd1e      	ble.n	40db96 <__register_exitproc+0x56>
  40db58:	4822      	ldr	r0, [pc, #136]	; (40dbe4 <__register_exitproc+0xa4>)
  40db5a:	b918      	cbnz	r0, 40db64 <__register_exitproc+0x24>
  40db5c:	f04f 30ff 	mov.w	r0, #4294967295
  40db60:	b005      	add	sp, #20
  40db62:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40db64:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40db68:	9103      	str	r1, [sp, #12]
  40db6a:	9202      	str	r2, [sp, #8]
  40db6c:	9301      	str	r3, [sp, #4]
  40db6e:	f7fe fa91 	bl	40c094 <malloc>
  40db72:	9903      	ldr	r1, [sp, #12]
  40db74:	9a02      	ldr	r2, [sp, #8]
  40db76:	9b01      	ldr	r3, [sp, #4]
  40db78:	4604      	mov	r4, r0
  40db7a:	2800      	cmp	r0, #0
  40db7c:	d0ee      	beq.n	40db5c <__register_exitproc+0x1c>
  40db7e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40db82:	6025      	str	r5, [r4, #0]
  40db84:	2000      	movs	r0, #0
  40db86:	6060      	str	r0, [r4, #4]
  40db88:	4605      	mov	r5, r0
  40db8a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40db8e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40db92:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40db96:	b93f      	cbnz	r7, 40dba8 <__register_exitproc+0x68>
  40db98:	1cab      	adds	r3, r5, #2
  40db9a:	2000      	movs	r0, #0
  40db9c:	3501      	adds	r5, #1
  40db9e:	6065      	str	r5, [r4, #4]
  40dba0:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
  40dba4:	b005      	add	sp, #20
  40dba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40dba8:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40dbac:	f04f 0c01 	mov.w	ip, #1
  40dbb0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40dbb4:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
  40dbb8:	fa0c f205 	lsl.w	r2, ip, r5
  40dbbc:	4316      	orrs	r6, r2
  40dbbe:	2f02      	cmp	r7, #2
  40dbc0:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
  40dbc4:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40dbc8:	d1e6      	bne.n	40db98 <__register_exitproc+0x58>
  40dbca:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40dbce:	431a      	orrs	r2, r3
  40dbd0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40dbd4:	e7e0      	b.n	40db98 <__register_exitproc+0x58>
  40dbd6:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40dbda:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40dbde:	e7b8      	b.n	40db52 <__register_exitproc+0x12>
  40dbe0:	00410694 	.word	0x00410694
  40dbe4:	0040c095 	.word	0x0040c095

0040dbe8 <_calloc_r>:
  40dbe8:	b510      	push	{r4, lr}
  40dbea:	fb02 f101 	mul.w	r1, r2, r1
  40dbee:	f7fe fa59 	bl	40c0a4 <_malloc_r>
  40dbf2:	4604      	mov	r4, r0
  40dbf4:	b168      	cbz	r0, 40dc12 <_calloc_r+0x2a>
  40dbf6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40dbfa:	f022 0203 	bic.w	r2, r2, #3
  40dbfe:	3a04      	subs	r2, #4
  40dc00:	2a24      	cmp	r2, #36	; 0x24
  40dc02:	d818      	bhi.n	40dc36 <_calloc_r+0x4e>
  40dc04:	2a13      	cmp	r2, #19
  40dc06:	d806      	bhi.n	40dc16 <_calloc_r+0x2e>
  40dc08:	4603      	mov	r3, r0
  40dc0a:	2200      	movs	r2, #0
  40dc0c:	601a      	str	r2, [r3, #0]
  40dc0e:	605a      	str	r2, [r3, #4]
  40dc10:	609a      	str	r2, [r3, #8]
  40dc12:	4620      	mov	r0, r4
  40dc14:	bd10      	pop	{r4, pc}
  40dc16:	2300      	movs	r3, #0
  40dc18:	2a1b      	cmp	r2, #27
  40dc1a:	6003      	str	r3, [r0, #0]
  40dc1c:	6043      	str	r3, [r0, #4]
  40dc1e:	d90f      	bls.n	40dc40 <_calloc_r+0x58>
  40dc20:	2a24      	cmp	r2, #36	; 0x24
  40dc22:	6083      	str	r3, [r0, #8]
  40dc24:	60c3      	str	r3, [r0, #12]
  40dc26:	bf05      	ittet	eq
  40dc28:	6103      	streq	r3, [r0, #16]
  40dc2a:	6143      	streq	r3, [r0, #20]
  40dc2c:	f100 0310 	addne.w	r3, r0, #16
  40dc30:	f100 0318 	addeq.w	r3, r0, #24
  40dc34:	e7e9      	b.n	40dc0a <_calloc_r+0x22>
  40dc36:	2100      	movs	r1, #0
  40dc38:	f7f9 fafe 	bl	407238 <memset>
  40dc3c:	4620      	mov	r0, r4
  40dc3e:	bd10      	pop	{r4, pc}
  40dc40:	f100 0308 	add.w	r3, r0, #8
  40dc44:	e7e1      	b.n	40dc0a <_calloc_r+0x22>
  40dc46:	bf00      	nop

0040dc48 <_close_r>:
  40dc48:	b538      	push	{r3, r4, r5, lr}
  40dc4a:	4c07      	ldr	r4, [pc, #28]	; (40dc68 <_close_r+0x20>)
  40dc4c:	2300      	movs	r3, #0
  40dc4e:	4605      	mov	r5, r0
  40dc50:	4608      	mov	r0, r1
  40dc52:	6023      	str	r3, [r4, #0]
  40dc54:	f7f5 fc3a 	bl	4034cc <_close>
  40dc58:	1c43      	adds	r3, r0, #1
  40dc5a:	d000      	beq.n	40dc5e <_close_r+0x16>
  40dc5c:	bd38      	pop	{r3, r4, r5, pc}
  40dc5e:	6823      	ldr	r3, [r4, #0]
  40dc60:	2b00      	cmp	r3, #0
  40dc62:	d0fb      	beq.n	40dc5c <_close_r+0x14>
  40dc64:	602b      	str	r3, [r5, #0]
  40dc66:	bd38      	pop	{r3, r4, r5, pc}
  40dc68:	20002c00 	.word	0x20002c00

0040dc6c <_fclose_r>:
  40dc6c:	b570      	push	{r4, r5, r6, lr}
  40dc6e:	460c      	mov	r4, r1
  40dc70:	4605      	mov	r5, r0
  40dc72:	b131      	cbz	r1, 40dc82 <_fclose_r+0x16>
  40dc74:	b110      	cbz	r0, 40dc7c <_fclose_r+0x10>
  40dc76:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40dc78:	2b00      	cmp	r3, #0
  40dc7a:	d02f      	beq.n	40dcdc <_fclose_r+0x70>
  40dc7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40dc80:	b90b      	cbnz	r3, 40dc86 <_fclose_r+0x1a>
  40dc82:	2000      	movs	r0, #0
  40dc84:	bd70      	pop	{r4, r5, r6, pc}
  40dc86:	4628      	mov	r0, r5
  40dc88:	4621      	mov	r1, r4
  40dc8a:	f7fd fc97 	bl	40b5bc <_fflush_r>
  40dc8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40dc90:	4606      	mov	r6, r0
  40dc92:	b133      	cbz	r3, 40dca2 <_fclose_r+0x36>
  40dc94:	4628      	mov	r0, r5
  40dc96:	69e1      	ldr	r1, [r4, #28]
  40dc98:	4798      	blx	r3
  40dc9a:	2800      	cmp	r0, #0
  40dc9c:	bfb8      	it	lt
  40dc9e:	f04f 36ff 	movlt.w	r6, #4294967295
  40dca2:	89a3      	ldrh	r3, [r4, #12]
  40dca4:	061b      	lsls	r3, r3, #24
  40dca6:	d41c      	bmi.n	40dce2 <_fclose_r+0x76>
  40dca8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40dcaa:	b141      	cbz	r1, 40dcbe <_fclose_r+0x52>
  40dcac:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40dcb0:	4299      	cmp	r1, r3
  40dcb2:	d002      	beq.n	40dcba <_fclose_r+0x4e>
  40dcb4:	4628      	mov	r0, r5
  40dcb6:	f7fd feb9 	bl	40ba2c <_free_r>
  40dcba:	2300      	movs	r3, #0
  40dcbc:	6323      	str	r3, [r4, #48]	; 0x30
  40dcbe:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40dcc0:	b121      	cbz	r1, 40dccc <_fclose_r+0x60>
  40dcc2:	4628      	mov	r0, r5
  40dcc4:	f7fd feb2 	bl	40ba2c <_free_r>
  40dcc8:	2300      	movs	r3, #0
  40dcca:	6463      	str	r3, [r4, #68]	; 0x44
  40dccc:	f7fd fd1e 	bl	40b70c <__sfp_lock_acquire>
  40dcd0:	2300      	movs	r3, #0
  40dcd2:	81a3      	strh	r3, [r4, #12]
  40dcd4:	f7fd fd1c 	bl	40b710 <__sfp_lock_release>
  40dcd8:	4630      	mov	r0, r6
  40dcda:	bd70      	pop	{r4, r5, r6, pc}
  40dcdc:	f7fd fc9c 	bl	40b618 <__sinit>
  40dce0:	e7cc      	b.n	40dc7c <_fclose_r+0x10>
  40dce2:	4628      	mov	r0, r5
  40dce4:	6921      	ldr	r1, [r4, #16]
  40dce6:	f7fd fea1 	bl	40ba2c <_free_r>
  40dcea:	e7dd      	b.n	40dca8 <_fclose_r+0x3c>

0040dcec <fclose>:
  40dcec:	4b02      	ldr	r3, [pc, #8]	; (40dcf8 <fclose+0xc>)
  40dcee:	4601      	mov	r1, r0
  40dcf0:	6818      	ldr	r0, [r3, #0]
  40dcf2:	f7ff bfbb 	b.w	40dc6c <_fclose_r>
  40dcf6:	bf00      	nop
  40dcf8:	20001590 	.word	0x20001590

0040dcfc <_fstat_r>:
  40dcfc:	b538      	push	{r3, r4, r5, lr}
  40dcfe:	4c08      	ldr	r4, [pc, #32]	; (40dd20 <_fstat_r+0x24>)
  40dd00:	2300      	movs	r3, #0
  40dd02:	4605      	mov	r5, r0
  40dd04:	4608      	mov	r0, r1
  40dd06:	4611      	mov	r1, r2
  40dd08:	6023      	str	r3, [r4, #0]
  40dd0a:	f7f5 fbe3 	bl	4034d4 <_fstat>
  40dd0e:	1c43      	adds	r3, r0, #1
  40dd10:	d000      	beq.n	40dd14 <_fstat_r+0x18>
  40dd12:	bd38      	pop	{r3, r4, r5, pc}
  40dd14:	6823      	ldr	r3, [r4, #0]
  40dd16:	2b00      	cmp	r3, #0
  40dd18:	d0fb      	beq.n	40dd12 <_fstat_r+0x16>
  40dd1a:	602b      	str	r3, [r5, #0]
  40dd1c:	bd38      	pop	{r3, r4, r5, pc}
  40dd1e:	bf00      	nop
  40dd20:	20002c00 	.word	0x20002c00

0040dd24 <_isatty_r>:
  40dd24:	b538      	push	{r3, r4, r5, lr}
  40dd26:	4c07      	ldr	r4, [pc, #28]	; (40dd44 <_isatty_r+0x20>)
  40dd28:	2300      	movs	r3, #0
  40dd2a:	4605      	mov	r5, r0
  40dd2c:	4608      	mov	r0, r1
  40dd2e:	6023      	str	r3, [r4, #0]
  40dd30:	f7f5 fbd6 	bl	4034e0 <_isatty>
  40dd34:	1c43      	adds	r3, r0, #1
  40dd36:	d000      	beq.n	40dd3a <_isatty_r+0x16>
  40dd38:	bd38      	pop	{r3, r4, r5, pc}
  40dd3a:	6823      	ldr	r3, [r4, #0]
  40dd3c:	2b00      	cmp	r3, #0
  40dd3e:	d0fb      	beq.n	40dd38 <_isatty_r+0x14>
  40dd40:	602b      	str	r3, [r5, #0]
  40dd42:	bd38      	pop	{r3, r4, r5, pc}
  40dd44:	20002c00 	.word	0x20002c00

0040dd48 <_lseek_r>:
  40dd48:	b570      	push	{r4, r5, r6, lr}
  40dd4a:	4c08      	ldr	r4, [pc, #32]	; (40dd6c <_lseek_r+0x24>)
  40dd4c:	4606      	mov	r6, r0
  40dd4e:	2500      	movs	r5, #0
  40dd50:	4608      	mov	r0, r1
  40dd52:	4611      	mov	r1, r2
  40dd54:	461a      	mov	r2, r3
  40dd56:	6025      	str	r5, [r4, #0]
  40dd58:	f7f5 fbc4 	bl	4034e4 <_lseek>
  40dd5c:	1c43      	adds	r3, r0, #1
  40dd5e:	d000      	beq.n	40dd62 <_lseek_r+0x1a>
  40dd60:	bd70      	pop	{r4, r5, r6, pc}
  40dd62:	6823      	ldr	r3, [r4, #0]
  40dd64:	2b00      	cmp	r3, #0
  40dd66:	d0fb      	beq.n	40dd60 <_lseek_r+0x18>
  40dd68:	6033      	str	r3, [r6, #0]
  40dd6a:	bd70      	pop	{r4, r5, r6, pc}
  40dd6c:	20002c00 	.word	0x20002c00

0040dd70 <_read_r>:
  40dd70:	b570      	push	{r4, r5, r6, lr}
  40dd72:	4c08      	ldr	r4, [pc, #32]	; (40dd94 <_read_r+0x24>)
  40dd74:	4606      	mov	r6, r0
  40dd76:	2500      	movs	r5, #0
  40dd78:	4608      	mov	r0, r1
  40dd7a:	4611      	mov	r1, r2
  40dd7c:	461a      	mov	r2, r3
  40dd7e:	6025      	str	r5, [r4, #0]
  40dd80:	f7f3 f904 	bl	400f8c <_read>
  40dd84:	1c43      	adds	r3, r0, #1
  40dd86:	d000      	beq.n	40dd8a <_read_r+0x1a>
  40dd88:	bd70      	pop	{r4, r5, r6, pc}
  40dd8a:	6823      	ldr	r3, [r4, #0]
  40dd8c:	2b00      	cmp	r3, #0
  40dd8e:	d0fb      	beq.n	40dd88 <_read_r+0x18>
  40dd90:	6033      	str	r3, [r6, #0]
  40dd92:	bd70      	pop	{r4, r5, r6, pc}
  40dd94:	20002c00 	.word	0x20002c00

0040dd98 <__aeabi_drsub>:
  40dd98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40dd9c:	e002      	b.n	40dda4 <__adddf3>
  40dd9e:	bf00      	nop

0040dda0 <__aeabi_dsub>:
  40dda0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040dda4 <__adddf3>:
  40dda4:	b530      	push	{r4, r5, lr}
  40dda6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40ddaa:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40ddae:	ea94 0f05 	teq	r4, r5
  40ddb2:	bf08      	it	eq
  40ddb4:	ea90 0f02 	teqeq	r0, r2
  40ddb8:	bf1f      	itttt	ne
  40ddba:	ea54 0c00 	orrsne.w	ip, r4, r0
  40ddbe:	ea55 0c02 	orrsne.w	ip, r5, r2
  40ddc2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40ddc6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40ddca:	f000 80e2 	beq.w	40df92 <__adddf3+0x1ee>
  40ddce:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40ddd2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40ddd6:	bfb8      	it	lt
  40ddd8:	426d      	neglt	r5, r5
  40ddda:	dd0c      	ble.n	40ddf6 <__adddf3+0x52>
  40dddc:	442c      	add	r4, r5
  40ddde:	ea80 0202 	eor.w	r2, r0, r2
  40dde2:	ea81 0303 	eor.w	r3, r1, r3
  40dde6:	ea82 0000 	eor.w	r0, r2, r0
  40ddea:	ea83 0101 	eor.w	r1, r3, r1
  40ddee:	ea80 0202 	eor.w	r2, r0, r2
  40ddf2:	ea81 0303 	eor.w	r3, r1, r3
  40ddf6:	2d36      	cmp	r5, #54	; 0x36
  40ddf8:	bf88      	it	hi
  40ddfa:	bd30      	pophi	{r4, r5, pc}
  40ddfc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40de00:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40de04:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40de08:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40de0c:	d002      	beq.n	40de14 <__adddf3+0x70>
  40de0e:	4240      	negs	r0, r0
  40de10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40de14:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40de18:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40de1c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40de20:	d002      	beq.n	40de28 <__adddf3+0x84>
  40de22:	4252      	negs	r2, r2
  40de24:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40de28:	ea94 0f05 	teq	r4, r5
  40de2c:	f000 80a7 	beq.w	40df7e <__adddf3+0x1da>
  40de30:	f1a4 0401 	sub.w	r4, r4, #1
  40de34:	f1d5 0e20 	rsbs	lr, r5, #32
  40de38:	db0d      	blt.n	40de56 <__adddf3+0xb2>
  40de3a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40de3e:	fa22 f205 	lsr.w	r2, r2, r5
  40de42:	1880      	adds	r0, r0, r2
  40de44:	f141 0100 	adc.w	r1, r1, #0
  40de48:	fa03 f20e 	lsl.w	r2, r3, lr
  40de4c:	1880      	adds	r0, r0, r2
  40de4e:	fa43 f305 	asr.w	r3, r3, r5
  40de52:	4159      	adcs	r1, r3
  40de54:	e00e      	b.n	40de74 <__adddf3+0xd0>
  40de56:	f1a5 0520 	sub.w	r5, r5, #32
  40de5a:	f10e 0e20 	add.w	lr, lr, #32
  40de5e:	2a01      	cmp	r2, #1
  40de60:	fa03 fc0e 	lsl.w	ip, r3, lr
  40de64:	bf28      	it	cs
  40de66:	f04c 0c02 	orrcs.w	ip, ip, #2
  40de6a:	fa43 f305 	asr.w	r3, r3, r5
  40de6e:	18c0      	adds	r0, r0, r3
  40de70:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40de74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40de78:	d507      	bpl.n	40de8a <__adddf3+0xe6>
  40de7a:	f04f 0e00 	mov.w	lr, #0
  40de7e:	f1dc 0c00 	rsbs	ip, ip, #0
  40de82:	eb7e 0000 	sbcs.w	r0, lr, r0
  40de86:	eb6e 0101 	sbc.w	r1, lr, r1
  40de8a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40de8e:	d31b      	bcc.n	40dec8 <__adddf3+0x124>
  40de90:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40de94:	d30c      	bcc.n	40deb0 <__adddf3+0x10c>
  40de96:	0849      	lsrs	r1, r1, #1
  40de98:	ea5f 0030 	movs.w	r0, r0, rrx
  40de9c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40dea0:	f104 0401 	add.w	r4, r4, #1
  40dea4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40dea8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40deac:	f080 809a 	bcs.w	40dfe4 <__adddf3+0x240>
  40deb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40deb4:	bf08      	it	eq
  40deb6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40deba:	f150 0000 	adcs.w	r0, r0, #0
  40debe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40dec2:	ea41 0105 	orr.w	r1, r1, r5
  40dec6:	bd30      	pop	{r4, r5, pc}
  40dec8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40decc:	4140      	adcs	r0, r0
  40dece:	eb41 0101 	adc.w	r1, r1, r1
  40ded2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40ded6:	f1a4 0401 	sub.w	r4, r4, #1
  40deda:	d1e9      	bne.n	40deb0 <__adddf3+0x10c>
  40dedc:	f091 0f00 	teq	r1, #0
  40dee0:	bf04      	itt	eq
  40dee2:	4601      	moveq	r1, r0
  40dee4:	2000      	moveq	r0, #0
  40dee6:	fab1 f381 	clz	r3, r1
  40deea:	bf08      	it	eq
  40deec:	3320      	addeq	r3, #32
  40deee:	f1a3 030b 	sub.w	r3, r3, #11
  40def2:	f1b3 0220 	subs.w	r2, r3, #32
  40def6:	da0c      	bge.n	40df12 <__adddf3+0x16e>
  40def8:	320c      	adds	r2, #12
  40defa:	dd08      	ble.n	40df0e <__adddf3+0x16a>
  40defc:	f102 0c14 	add.w	ip, r2, #20
  40df00:	f1c2 020c 	rsb	r2, r2, #12
  40df04:	fa01 f00c 	lsl.w	r0, r1, ip
  40df08:	fa21 f102 	lsr.w	r1, r1, r2
  40df0c:	e00c      	b.n	40df28 <__adddf3+0x184>
  40df0e:	f102 0214 	add.w	r2, r2, #20
  40df12:	bfd8      	it	le
  40df14:	f1c2 0c20 	rsble	ip, r2, #32
  40df18:	fa01 f102 	lsl.w	r1, r1, r2
  40df1c:	fa20 fc0c 	lsr.w	ip, r0, ip
  40df20:	bfdc      	itt	le
  40df22:	ea41 010c 	orrle.w	r1, r1, ip
  40df26:	4090      	lslle	r0, r2
  40df28:	1ae4      	subs	r4, r4, r3
  40df2a:	bfa2      	ittt	ge
  40df2c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40df30:	4329      	orrge	r1, r5
  40df32:	bd30      	popge	{r4, r5, pc}
  40df34:	ea6f 0404 	mvn.w	r4, r4
  40df38:	3c1f      	subs	r4, #31
  40df3a:	da1c      	bge.n	40df76 <__adddf3+0x1d2>
  40df3c:	340c      	adds	r4, #12
  40df3e:	dc0e      	bgt.n	40df5e <__adddf3+0x1ba>
  40df40:	f104 0414 	add.w	r4, r4, #20
  40df44:	f1c4 0220 	rsb	r2, r4, #32
  40df48:	fa20 f004 	lsr.w	r0, r0, r4
  40df4c:	fa01 f302 	lsl.w	r3, r1, r2
  40df50:	ea40 0003 	orr.w	r0, r0, r3
  40df54:	fa21 f304 	lsr.w	r3, r1, r4
  40df58:	ea45 0103 	orr.w	r1, r5, r3
  40df5c:	bd30      	pop	{r4, r5, pc}
  40df5e:	f1c4 040c 	rsb	r4, r4, #12
  40df62:	f1c4 0220 	rsb	r2, r4, #32
  40df66:	fa20 f002 	lsr.w	r0, r0, r2
  40df6a:	fa01 f304 	lsl.w	r3, r1, r4
  40df6e:	ea40 0003 	orr.w	r0, r0, r3
  40df72:	4629      	mov	r1, r5
  40df74:	bd30      	pop	{r4, r5, pc}
  40df76:	fa21 f004 	lsr.w	r0, r1, r4
  40df7a:	4629      	mov	r1, r5
  40df7c:	bd30      	pop	{r4, r5, pc}
  40df7e:	f094 0f00 	teq	r4, #0
  40df82:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40df86:	bf06      	itte	eq
  40df88:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40df8c:	3401      	addeq	r4, #1
  40df8e:	3d01      	subne	r5, #1
  40df90:	e74e      	b.n	40de30 <__adddf3+0x8c>
  40df92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40df96:	bf18      	it	ne
  40df98:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40df9c:	d029      	beq.n	40dff2 <__adddf3+0x24e>
  40df9e:	ea94 0f05 	teq	r4, r5
  40dfa2:	bf08      	it	eq
  40dfa4:	ea90 0f02 	teqeq	r0, r2
  40dfa8:	d005      	beq.n	40dfb6 <__adddf3+0x212>
  40dfaa:	ea54 0c00 	orrs.w	ip, r4, r0
  40dfae:	bf04      	itt	eq
  40dfb0:	4619      	moveq	r1, r3
  40dfb2:	4610      	moveq	r0, r2
  40dfb4:	bd30      	pop	{r4, r5, pc}
  40dfb6:	ea91 0f03 	teq	r1, r3
  40dfba:	bf1e      	ittt	ne
  40dfbc:	2100      	movne	r1, #0
  40dfbe:	2000      	movne	r0, #0
  40dfc0:	bd30      	popne	{r4, r5, pc}
  40dfc2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40dfc6:	d105      	bne.n	40dfd4 <__adddf3+0x230>
  40dfc8:	0040      	lsls	r0, r0, #1
  40dfca:	4149      	adcs	r1, r1
  40dfcc:	bf28      	it	cs
  40dfce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40dfd2:	bd30      	pop	{r4, r5, pc}
  40dfd4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40dfd8:	bf3c      	itt	cc
  40dfda:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40dfde:	bd30      	popcc	{r4, r5, pc}
  40dfe0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40dfe4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40dfe8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40dfec:	f04f 0000 	mov.w	r0, #0
  40dff0:	bd30      	pop	{r4, r5, pc}
  40dff2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40dff6:	bf1a      	itte	ne
  40dff8:	4619      	movne	r1, r3
  40dffa:	4610      	movne	r0, r2
  40dffc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40e000:	bf1c      	itt	ne
  40e002:	460b      	movne	r3, r1
  40e004:	4602      	movne	r2, r0
  40e006:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40e00a:	bf06      	itte	eq
  40e00c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40e010:	ea91 0f03 	teqeq	r1, r3
  40e014:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40e018:	bd30      	pop	{r4, r5, pc}
  40e01a:	bf00      	nop

0040e01c <__aeabi_ui2d>:
  40e01c:	f090 0f00 	teq	r0, #0
  40e020:	bf04      	itt	eq
  40e022:	2100      	moveq	r1, #0
  40e024:	4770      	bxeq	lr
  40e026:	b530      	push	{r4, r5, lr}
  40e028:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40e02c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40e030:	f04f 0500 	mov.w	r5, #0
  40e034:	f04f 0100 	mov.w	r1, #0
  40e038:	e750      	b.n	40dedc <__adddf3+0x138>
  40e03a:	bf00      	nop

0040e03c <__aeabi_i2d>:
  40e03c:	f090 0f00 	teq	r0, #0
  40e040:	bf04      	itt	eq
  40e042:	2100      	moveq	r1, #0
  40e044:	4770      	bxeq	lr
  40e046:	b530      	push	{r4, r5, lr}
  40e048:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40e04c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40e050:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40e054:	bf48      	it	mi
  40e056:	4240      	negmi	r0, r0
  40e058:	f04f 0100 	mov.w	r1, #0
  40e05c:	e73e      	b.n	40dedc <__adddf3+0x138>
  40e05e:	bf00      	nop

0040e060 <__aeabi_f2d>:
  40e060:	0042      	lsls	r2, r0, #1
  40e062:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40e066:	ea4f 0131 	mov.w	r1, r1, rrx
  40e06a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40e06e:	bf1f      	itttt	ne
  40e070:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40e074:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40e078:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40e07c:	4770      	bxne	lr
  40e07e:	f092 0f00 	teq	r2, #0
  40e082:	bf14      	ite	ne
  40e084:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40e088:	4770      	bxeq	lr
  40e08a:	b530      	push	{r4, r5, lr}
  40e08c:	f44f 7460 	mov.w	r4, #896	; 0x380
  40e090:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40e094:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40e098:	e720      	b.n	40dedc <__adddf3+0x138>
  40e09a:	bf00      	nop

0040e09c <__aeabi_ul2d>:
  40e09c:	ea50 0201 	orrs.w	r2, r0, r1
  40e0a0:	bf08      	it	eq
  40e0a2:	4770      	bxeq	lr
  40e0a4:	b530      	push	{r4, r5, lr}
  40e0a6:	f04f 0500 	mov.w	r5, #0
  40e0aa:	e00a      	b.n	40e0c2 <__aeabi_l2d+0x16>

0040e0ac <__aeabi_l2d>:
  40e0ac:	ea50 0201 	orrs.w	r2, r0, r1
  40e0b0:	bf08      	it	eq
  40e0b2:	4770      	bxeq	lr
  40e0b4:	b530      	push	{r4, r5, lr}
  40e0b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40e0ba:	d502      	bpl.n	40e0c2 <__aeabi_l2d+0x16>
  40e0bc:	4240      	negs	r0, r0
  40e0be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40e0c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40e0c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40e0ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40e0ce:	f43f aedc 	beq.w	40de8a <__adddf3+0xe6>
  40e0d2:	f04f 0203 	mov.w	r2, #3
  40e0d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40e0da:	bf18      	it	ne
  40e0dc:	3203      	addne	r2, #3
  40e0de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40e0e2:	bf18      	it	ne
  40e0e4:	3203      	addne	r2, #3
  40e0e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40e0ea:	f1c2 0320 	rsb	r3, r2, #32
  40e0ee:	fa00 fc03 	lsl.w	ip, r0, r3
  40e0f2:	fa20 f002 	lsr.w	r0, r0, r2
  40e0f6:	fa01 fe03 	lsl.w	lr, r1, r3
  40e0fa:	ea40 000e 	orr.w	r0, r0, lr
  40e0fe:	fa21 f102 	lsr.w	r1, r1, r2
  40e102:	4414      	add	r4, r2
  40e104:	e6c1      	b.n	40de8a <__adddf3+0xe6>
  40e106:	bf00      	nop

0040e108 <__aeabi_dmul>:
  40e108:	b570      	push	{r4, r5, r6, lr}
  40e10a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40e10e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40e112:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40e116:	bf1d      	ittte	ne
  40e118:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40e11c:	ea94 0f0c 	teqne	r4, ip
  40e120:	ea95 0f0c 	teqne	r5, ip
  40e124:	f000 f8de 	bleq	40e2e4 <__aeabi_dmul+0x1dc>
  40e128:	442c      	add	r4, r5
  40e12a:	ea81 0603 	eor.w	r6, r1, r3
  40e12e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40e132:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40e136:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40e13a:	bf18      	it	ne
  40e13c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40e140:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40e144:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40e148:	d038      	beq.n	40e1bc <__aeabi_dmul+0xb4>
  40e14a:	fba0 ce02 	umull	ip, lr, r0, r2
  40e14e:	f04f 0500 	mov.w	r5, #0
  40e152:	fbe1 e502 	umlal	lr, r5, r1, r2
  40e156:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40e15a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40e15e:	f04f 0600 	mov.w	r6, #0
  40e162:	fbe1 5603 	umlal	r5, r6, r1, r3
  40e166:	f09c 0f00 	teq	ip, #0
  40e16a:	bf18      	it	ne
  40e16c:	f04e 0e01 	orrne.w	lr, lr, #1
  40e170:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40e174:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40e178:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40e17c:	d204      	bcs.n	40e188 <__aeabi_dmul+0x80>
  40e17e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40e182:	416d      	adcs	r5, r5
  40e184:	eb46 0606 	adc.w	r6, r6, r6
  40e188:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40e18c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40e190:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40e194:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40e198:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40e19c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40e1a0:	bf88      	it	hi
  40e1a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40e1a6:	d81e      	bhi.n	40e1e6 <__aeabi_dmul+0xde>
  40e1a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40e1ac:	bf08      	it	eq
  40e1ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40e1b2:	f150 0000 	adcs.w	r0, r0, #0
  40e1b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40e1ba:	bd70      	pop	{r4, r5, r6, pc}
  40e1bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40e1c0:	ea46 0101 	orr.w	r1, r6, r1
  40e1c4:	ea40 0002 	orr.w	r0, r0, r2
  40e1c8:	ea81 0103 	eor.w	r1, r1, r3
  40e1cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40e1d0:	bfc2      	ittt	gt
  40e1d2:	ebd4 050c 	rsbsgt	r5, r4, ip
  40e1d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40e1da:	bd70      	popgt	{r4, r5, r6, pc}
  40e1dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40e1e0:	f04f 0e00 	mov.w	lr, #0
  40e1e4:	3c01      	subs	r4, #1
  40e1e6:	f300 80ab 	bgt.w	40e340 <__aeabi_dmul+0x238>
  40e1ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40e1ee:	bfde      	ittt	le
  40e1f0:	2000      	movle	r0, #0
  40e1f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40e1f6:	bd70      	pople	{r4, r5, r6, pc}
  40e1f8:	f1c4 0400 	rsb	r4, r4, #0
  40e1fc:	3c20      	subs	r4, #32
  40e1fe:	da35      	bge.n	40e26c <__aeabi_dmul+0x164>
  40e200:	340c      	adds	r4, #12
  40e202:	dc1b      	bgt.n	40e23c <__aeabi_dmul+0x134>
  40e204:	f104 0414 	add.w	r4, r4, #20
  40e208:	f1c4 0520 	rsb	r5, r4, #32
  40e20c:	fa00 f305 	lsl.w	r3, r0, r5
  40e210:	fa20 f004 	lsr.w	r0, r0, r4
  40e214:	fa01 f205 	lsl.w	r2, r1, r5
  40e218:	ea40 0002 	orr.w	r0, r0, r2
  40e21c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40e220:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40e224:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40e228:	fa21 f604 	lsr.w	r6, r1, r4
  40e22c:	eb42 0106 	adc.w	r1, r2, r6
  40e230:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40e234:	bf08      	it	eq
  40e236:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40e23a:	bd70      	pop	{r4, r5, r6, pc}
  40e23c:	f1c4 040c 	rsb	r4, r4, #12
  40e240:	f1c4 0520 	rsb	r5, r4, #32
  40e244:	fa00 f304 	lsl.w	r3, r0, r4
  40e248:	fa20 f005 	lsr.w	r0, r0, r5
  40e24c:	fa01 f204 	lsl.w	r2, r1, r4
  40e250:	ea40 0002 	orr.w	r0, r0, r2
  40e254:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e258:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40e25c:	f141 0100 	adc.w	r1, r1, #0
  40e260:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40e264:	bf08      	it	eq
  40e266:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40e26a:	bd70      	pop	{r4, r5, r6, pc}
  40e26c:	f1c4 0520 	rsb	r5, r4, #32
  40e270:	fa00 f205 	lsl.w	r2, r0, r5
  40e274:	ea4e 0e02 	orr.w	lr, lr, r2
  40e278:	fa20 f304 	lsr.w	r3, r0, r4
  40e27c:	fa01 f205 	lsl.w	r2, r1, r5
  40e280:	ea43 0302 	orr.w	r3, r3, r2
  40e284:	fa21 f004 	lsr.w	r0, r1, r4
  40e288:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e28c:	fa21 f204 	lsr.w	r2, r1, r4
  40e290:	ea20 0002 	bic.w	r0, r0, r2
  40e294:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40e298:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40e29c:	bf08      	it	eq
  40e29e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40e2a2:	bd70      	pop	{r4, r5, r6, pc}
  40e2a4:	f094 0f00 	teq	r4, #0
  40e2a8:	d10f      	bne.n	40e2ca <__aeabi_dmul+0x1c2>
  40e2aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40e2ae:	0040      	lsls	r0, r0, #1
  40e2b0:	eb41 0101 	adc.w	r1, r1, r1
  40e2b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40e2b8:	bf08      	it	eq
  40e2ba:	3c01      	subeq	r4, #1
  40e2bc:	d0f7      	beq.n	40e2ae <__aeabi_dmul+0x1a6>
  40e2be:	ea41 0106 	orr.w	r1, r1, r6
  40e2c2:	f095 0f00 	teq	r5, #0
  40e2c6:	bf18      	it	ne
  40e2c8:	4770      	bxne	lr
  40e2ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40e2ce:	0052      	lsls	r2, r2, #1
  40e2d0:	eb43 0303 	adc.w	r3, r3, r3
  40e2d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40e2d8:	bf08      	it	eq
  40e2da:	3d01      	subeq	r5, #1
  40e2dc:	d0f7      	beq.n	40e2ce <__aeabi_dmul+0x1c6>
  40e2de:	ea43 0306 	orr.w	r3, r3, r6
  40e2e2:	4770      	bx	lr
  40e2e4:	ea94 0f0c 	teq	r4, ip
  40e2e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40e2ec:	bf18      	it	ne
  40e2ee:	ea95 0f0c 	teqne	r5, ip
  40e2f2:	d00c      	beq.n	40e30e <__aeabi_dmul+0x206>
  40e2f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40e2f8:	bf18      	it	ne
  40e2fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40e2fe:	d1d1      	bne.n	40e2a4 <__aeabi_dmul+0x19c>
  40e300:	ea81 0103 	eor.w	r1, r1, r3
  40e304:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e308:	f04f 0000 	mov.w	r0, #0
  40e30c:	bd70      	pop	{r4, r5, r6, pc}
  40e30e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40e312:	bf06      	itte	eq
  40e314:	4610      	moveq	r0, r2
  40e316:	4619      	moveq	r1, r3
  40e318:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40e31c:	d019      	beq.n	40e352 <__aeabi_dmul+0x24a>
  40e31e:	ea94 0f0c 	teq	r4, ip
  40e322:	d102      	bne.n	40e32a <__aeabi_dmul+0x222>
  40e324:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40e328:	d113      	bne.n	40e352 <__aeabi_dmul+0x24a>
  40e32a:	ea95 0f0c 	teq	r5, ip
  40e32e:	d105      	bne.n	40e33c <__aeabi_dmul+0x234>
  40e330:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40e334:	bf1c      	itt	ne
  40e336:	4610      	movne	r0, r2
  40e338:	4619      	movne	r1, r3
  40e33a:	d10a      	bne.n	40e352 <__aeabi_dmul+0x24a>
  40e33c:	ea81 0103 	eor.w	r1, r1, r3
  40e340:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e344:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40e348:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40e34c:	f04f 0000 	mov.w	r0, #0
  40e350:	bd70      	pop	{r4, r5, r6, pc}
  40e352:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40e356:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40e35a:	bd70      	pop	{r4, r5, r6, pc}

0040e35c <__aeabi_ddiv>:
  40e35c:	b570      	push	{r4, r5, r6, lr}
  40e35e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40e362:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40e366:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40e36a:	bf1d      	ittte	ne
  40e36c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40e370:	ea94 0f0c 	teqne	r4, ip
  40e374:	ea95 0f0c 	teqne	r5, ip
  40e378:	f000 f8a7 	bleq	40e4ca <__aeabi_ddiv+0x16e>
  40e37c:	eba4 0405 	sub.w	r4, r4, r5
  40e380:	ea81 0e03 	eor.w	lr, r1, r3
  40e384:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40e388:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40e38c:	f000 8088 	beq.w	40e4a0 <__aeabi_ddiv+0x144>
  40e390:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40e394:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40e398:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40e39c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40e3a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40e3a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40e3a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40e3ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40e3b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40e3b4:	429d      	cmp	r5, r3
  40e3b6:	bf08      	it	eq
  40e3b8:	4296      	cmpeq	r6, r2
  40e3ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40e3be:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40e3c2:	d202      	bcs.n	40e3ca <__aeabi_ddiv+0x6e>
  40e3c4:	085b      	lsrs	r3, r3, #1
  40e3c6:	ea4f 0232 	mov.w	r2, r2, rrx
  40e3ca:	1ab6      	subs	r6, r6, r2
  40e3cc:	eb65 0503 	sbc.w	r5, r5, r3
  40e3d0:	085b      	lsrs	r3, r3, #1
  40e3d2:	ea4f 0232 	mov.w	r2, r2, rrx
  40e3d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40e3da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40e3de:	ebb6 0e02 	subs.w	lr, r6, r2
  40e3e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e3e6:	bf22      	ittt	cs
  40e3e8:	1ab6      	subcs	r6, r6, r2
  40e3ea:	4675      	movcs	r5, lr
  40e3ec:	ea40 000c 	orrcs.w	r0, r0, ip
  40e3f0:	085b      	lsrs	r3, r3, #1
  40e3f2:	ea4f 0232 	mov.w	r2, r2, rrx
  40e3f6:	ebb6 0e02 	subs.w	lr, r6, r2
  40e3fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e3fe:	bf22      	ittt	cs
  40e400:	1ab6      	subcs	r6, r6, r2
  40e402:	4675      	movcs	r5, lr
  40e404:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40e408:	085b      	lsrs	r3, r3, #1
  40e40a:	ea4f 0232 	mov.w	r2, r2, rrx
  40e40e:	ebb6 0e02 	subs.w	lr, r6, r2
  40e412:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e416:	bf22      	ittt	cs
  40e418:	1ab6      	subcs	r6, r6, r2
  40e41a:	4675      	movcs	r5, lr
  40e41c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40e420:	085b      	lsrs	r3, r3, #1
  40e422:	ea4f 0232 	mov.w	r2, r2, rrx
  40e426:	ebb6 0e02 	subs.w	lr, r6, r2
  40e42a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e42e:	bf22      	ittt	cs
  40e430:	1ab6      	subcs	r6, r6, r2
  40e432:	4675      	movcs	r5, lr
  40e434:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40e438:	ea55 0e06 	orrs.w	lr, r5, r6
  40e43c:	d018      	beq.n	40e470 <__aeabi_ddiv+0x114>
  40e43e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40e442:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40e446:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40e44a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40e44e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40e452:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40e456:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40e45a:	d1c0      	bne.n	40e3de <__aeabi_ddiv+0x82>
  40e45c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40e460:	d10b      	bne.n	40e47a <__aeabi_ddiv+0x11e>
  40e462:	ea41 0100 	orr.w	r1, r1, r0
  40e466:	f04f 0000 	mov.w	r0, #0
  40e46a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40e46e:	e7b6      	b.n	40e3de <__aeabi_ddiv+0x82>
  40e470:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40e474:	bf04      	itt	eq
  40e476:	4301      	orreq	r1, r0
  40e478:	2000      	moveq	r0, #0
  40e47a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40e47e:	bf88      	it	hi
  40e480:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40e484:	f63f aeaf 	bhi.w	40e1e6 <__aeabi_dmul+0xde>
  40e488:	ebb5 0c03 	subs.w	ip, r5, r3
  40e48c:	bf04      	itt	eq
  40e48e:	ebb6 0c02 	subseq.w	ip, r6, r2
  40e492:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40e496:	f150 0000 	adcs.w	r0, r0, #0
  40e49a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40e49e:	bd70      	pop	{r4, r5, r6, pc}
  40e4a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40e4a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40e4a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40e4ac:	bfc2      	ittt	gt
  40e4ae:	ebd4 050c 	rsbsgt	r5, r4, ip
  40e4b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40e4b6:	bd70      	popgt	{r4, r5, r6, pc}
  40e4b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40e4bc:	f04f 0e00 	mov.w	lr, #0
  40e4c0:	3c01      	subs	r4, #1
  40e4c2:	e690      	b.n	40e1e6 <__aeabi_dmul+0xde>
  40e4c4:	ea45 0e06 	orr.w	lr, r5, r6
  40e4c8:	e68d      	b.n	40e1e6 <__aeabi_dmul+0xde>
  40e4ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40e4ce:	ea94 0f0c 	teq	r4, ip
  40e4d2:	bf08      	it	eq
  40e4d4:	ea95 0f0c 	teqeq	r5, ip
  40e4d8:	f43f af3b 	beq.w	40e352 <__aeabi_dmul+0x24a>
  40e4dc:	ea94 0f0c 	teq	r4, ip
  40e4e0:	d10a      	bne.n	40e4f8 <__aeabi_ddiv+0x19c>
  40e4e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40e4e6:	f47f af34 	bne.w	40e352 <__aeabi_dmul+0x24a>
  40e4ea:	ea95 0f0c 	teq	r5, ip
  40e4ee:	f47f af25 	bne.w	40e33c <__aeabi_dmul+0x234>
  40e4f2:	4610      	mov	r0, r2
  40e4f4:	4619      	mov	r1, r3
  40e4f6:	e72c      	b.n	40e352 <__aeabi_dmul+0x24a>
  40e4f8:	ea95 0f0c 	teq	r5, ip
  40e4fc:	d106      	bne.n	40e50c <__aeabi_ddiv+0x1b0>
  40e4fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40e502:	f43f aefd 	beq.w	40e300 <__aeabi_dmul+0x1f8>
  40e506:	4610      	mov	r0, r2
  40e508:	4619      	mov	r1, r3
  40e50a:	e722      	b.n	40e352 <__aeabi_dmul+0x24a>
  40e50c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40e510:	bf18      	it	ne
  40e512:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40e516:	f47f aec5 	bne.w	40e2a4 <__aeabi_dmul+0x19c>
  40e51a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40e51e:	f47f af0d 	bne.w	40e33c <__aeabi_dmul+0x234>
  40e522:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40e526:	f47f aeeb 	bne.w	40e300 <__aeabi_dmul+0x1f8>
  40e52a:	e712      	b.n	40e352 <__aeabi_dmul+0x24a>

0040e52c <__gedf2>:
  40e52c:	f04f 3cff 	mov.w	ip, #4294967295
  40e530:	e006      	b.n	40e540 <__cmpdf2+0x4>
  40e532:	bf00      	nop

0040e534 <__ledf2>:
  40e534:	f04f 0c01 	mov.w	ip, #1
  40e538:	e002      	b.n	40e540 <__cmpdf2+0x4>
  40e53a:	bf00      	nop

0040e53c <__cmpdf2>:
  40e53c:	f04f 0c01 	mov.w	ip, #1
  40e540:	f84d cd04 	str.w	ip, [sp, #-4]!
  40e544:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40e548:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40e54c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40e550:	bf18      	it	ne
  40e552:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40e556:	d01b      	beq.n	40e590 <__cmpdf2+0x54>
  40e558:	b001      	add	sp, #4
  40e55a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40e55e:	bf0c      	ite	eq
  40e560:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40e564:	ea91 0f03 	teqne	r1, r3
  40e568:	bf02      	ittt	eq
  40e56a:	ea90 0f02 	teqeq	r0, r2
  40e56e:	2000      	moveq	r0, #0
  40e570:	4770      	bxeq	lr
  40e572:	f110 0f00 	cmn.w	r0, #0
  40e576:	ea91 0f03 	teq	r1, r3
  40e57a:	bf58      	it	pl
  40e57c:	4299      	cmppl	r1, r3
  40e57e:	bf08      	it	eq
  40e580:	4290      	cmpeq	r0, r2
  40e582:	bf2c      	ite	cs
  40e584:	17d8      	asrcs	r0, r3, #31
  40e586:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40e58a:	f040 0001 	orr.w	r0, r0, #1
  40e58e:	4770      	bx	lr
  40e590:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40e594:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40e598:	d102      	bne.n	40e5a0 <__cmpdf2+0x64>
  40e59a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40e59e:	d107      	bne.n	40e5b0 <__cmpdf2+0x74>
  40e5a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40e5a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40e5a8:	d1d6      	bne.n	40e558 <__cmpdf2+0x1c>
  40e5aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40e5ae:	d0d3      	beq.n	40e558 <__cmpdf2+0x1c>
  40e5b0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40e5b4:	4770      	bx	lr
  40e5b6:	bf00      	nop

0040e5b8 <__aeabi_cdrcmple>:
  40e5b8:	4684      	mov	ip, r0
  40e5ba:	4610      	mov	r0, r2
  40e5bc:	4662      	mov	r2, ip
  40e5be:	468c      	mov	ip, r1
  40e5c0:	4619      	mov	r1, r3
  40e5c2:	4663      	mov	r3, ip
  40e5c4:	e000      	b.n	40e5c8 <__aeabi_cdcmpeq>
  40e5c6:	bf00      	nop

0040e5c8 <__aeabi_cdcmpeq>:
  40e5c8:	b501      	push	{r0, lr}
  40e5ca:	f7ff ffb7 	bl	40e53c <__cmpdf2>
  40e5ce:	2800      	cmp	r0, #0
  40e5d0:	bf48      	it	mi
  40e5d2:	f110 0f00 	cmnmi.w	r0, #0
  40e5d6:	bd01      	pop	{r0, pc}

0040e5d8 <__aeabi_dcmpeq>:
  40e5d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e5dc:	f7ff fff4 	bl	40e5c8 <__aeabi_cdcmpeq>
  40e5e0:	bf0c      	ite	eq
  40e5e2:	2001      	moveq	r0, #1
  40e5e4:	2000      	movne	r0, #0
  40e5e6:	f85d fb08 	ldr.w	pc, [sp], #8
  40e5ea:	bf00      	nop

0040e5ec <__aeabi_dcmplt>:
  40e5ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e5f0:	f7ff ffea 	bl	40e5c8 <__aeabi_cdcmpeq>
  40e5f4:	bf34      	ite	cc
  40e5f6:	2001      	movcc	r0, #1
  40e5f8:	2000      	movcs	r0, #0
  40e5fa:	f85d fb08 	ldr.w	pc, [sp], #8
  40e5fe:	bf00      	nop

0040e600 <__aeabi_dcmple>:
  40e600:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e604:	f7ff ffe0 	bl	40e5c8 <__aeabi_cdcmpeq>
  40e608:	bf94      	ite	ls
  40e60a:	2001      	movls	r0, #1
  40e60c:	2000      	movhi	r0, #0
  40e60e:	f85d fb08 	ldr.w	pc, [sp], #8
  40e612:	bf00      	nop

0040e614 <__aeabi_dcmpge>:
  40e614:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e618:	f7ff ffce 	bl	40e5b8 <__aeabi_cdrcmple>
  40e61c:	bf94      	ite	ls
  40e61e:	2001      	movls	r0, #1
  40e620:	2000      	movhi	r0, #0
  40e622:	f85d fb08 	ldr.w	pc, [sp], #8
  40e626:	bf00      	nop

0040e628 <__aeabi_dcmpgt>:
  40e628:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e62c:	f7ff ffc4 	bl	40e5b8 <__aeabi_cdrcmple>
  40e630:	bf34      	ite	cc
  40e632:	2001      	movcc	r0, #1
  40e634:	2000      	movcs	r0, #0
  40e636:	f85d fb08 	ldr.w	pc, [sp], #8
  40e63a:	bf00      	nop

0040e63c <__aeabi_d2iz>:
  40e63c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40e640:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40e644:	d215      	bcs.n	40e672 <__aeabi_d2iz+0x36>
  40e646:	d511      	bpl.n	40e66c <__aeabi_d2iz+0x30>
  40e648:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40e64c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40e650:	d912      	bls.n	40e678 <__aeabi_d2iz+0x3c>
  40e652:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40e656:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40e65a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40e65e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40e662:	fa23 f002 	lsr.w	r0, r3, r2
  40e666:	bf18      	it	ne
  40e668:	4240      	negne	r0, r0
  40e66a:	4770      	bx	lr
  40e66c:	f04f 0000 	mov.w	r0, #0
  40e670:	4770      	bx	lr
  40e672:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40e676:	d105      	bne.n	40e684 <__aeabi_d2iz+0x48>
  40e678:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40e67c:	bf08      	it	eq
  40e67e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40e682:	4770      	bx	lr
  40e684:	f04f 0000 	mov.w	r0, #0
  40e688:	4770      	bx	lr
  40e68a:	bf00      	nop

0040e68c <__aeabi_uldivmod>:
  40e68c:	b94b      	cbnz	r3, 40e6a2 <__aeabi_uldivmod+0x16>
  40e68e:	b942      	cbnz	r2, 40e6a2 <__aeabi_uldivmod+0x16>
  40e690:	2900      	cmp	r1, #0
  40e692:	bf08      	it	eq
  40e694:	2800      	cmpeq	r0, #0
  40e696:	d002      	beq.n	40e69e <__aeabi_uldivmod+0x12>
  40e698:	f04f 31ff 	mov.w	r1, #4294967295
  40e69c:	4608      	mov	r0, r1
  40e69e:	f000 b83b 	b.w	40e718 <__aeabi_idiv0>
  40e6a2:	b082      	sub	sp, #8
  40e6a4:	46ec      	mov	ip, sp
  40e6a6:	e92d 5000 	stmdb	sp!, {ip, lr}
  40e6aa:	f000 f81d 	bl	40e6e8 <__gnu_uldivmod_helper>
  40e6ae:	f8dd e004 	ldr.w	lr, [sp, #4]
  40e6b2:	b002      	add	sp, #8
  40e6b4:	bc0c      	pop	{r2, r3}
  40e6b6:	4770      	bx	lr

0040e6b8 <__gnu_ldivmod_helper>:
  40e6b8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  40e6bc:	9e06      	ldr	r6, [sp, #24]
  40e6be:	4614      	mov	r4, r2
  40e6c0:	461d      	mov	r5, r3
  40e6c2:	4680      	mov	r8, r0
  40e6c4:	4689      	mov	r9, r1
  40e6c6:	f000 f829 	bl	40e71c <__divdi3>
  40e6ca:	fb04 f301 	mul.w	r3, r4, r1
  40e6ce:	fb00 3305 	mla	r3, r0, r5, r3
  40e6d2:	fba4 4500 	umull	r4, r5, r4, r0
  40e6d6:	441d      	add	r5, r3
  40e6d8:	ebb8 0404 	subs.w	r4, r8, r4
  40e6dc:	eb69 0505 	sbc.w	r5, r9, r5
  40e6e0:	e9c6 4500 	strd	r4, r5, [r6]
  40e6e4:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0040e6e8 <__gnu_uldivmod_helper>:
  40e6e8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  40e6ec:	9e06      	ldr	r6, [sp, #24]
  40e6ee:	4614      	mov	r4, r2
  40e6f0:	4680      	mov	r8, r0
  40e6f2:	4689      	mov	r9, r1
  40e6f4:	461d      	mov	r5, r3
  40e6f6:	f000 f95d 	bl	40e9b4 <__udivdi3>
  40e6fa:	fb00 f505 	mul.w	r5, r0, r5
  40e6fe:	fb04 5301 	mla	r3, r4, r1, r5
  40e702:	fba0 4504 	umull	r4, r5, r0, r4
  40e706:	441d      	add	r5, r3
  40e708:	ebb8 0404 	subs.w	r4, r8, r4
  40e70c:	eb69 0505 	sbc.w	r5, r9, r5
  40e710:	e9c6 4500 	strd	r4, r5, [r6]
  40e714:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0040e718 <__aeabi_idiv0>:
  40e718:	4770      	bx	lr
  40e71a:	bf00      	nop

0040e71c <__divdi3>:
  40e71c:	2900      	cmp	r1, #0
  40e71e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e722:	f2c0 809f 	blt.w	40e864 <__divdi3+0x148>
  40e726:	2400      	movs	r4, #0
  40e728:	2b00      	cmp	r3, #0
  40e72a:	f2c0 8096 	blt.w	40e85a <__divdi3+0x13e>
  40e72e:	4615      	mov	r5, r2
  40e730:	4606      	mov	r6, r0
  40e732:	460f      	mov	r7, r1
  40e734:	2b00      	cmp	r3, #0
  40e736:	d13e      	bne.n	40e7b6 <__divdi3+0x9a>
  40e738:	428a      	cmp	r2, r1
  40e73a:	d957      	bls.n	40e7ec <__divdi3+0xd0>
  40e73c:	fab2 f382 	clz	r3, r2
  40e740:	b14b      	cbz	r3, 40e756 <__divdi3+0x3a>
  40e742:	f1c3 0220 	rsb	r2, r3, #32
  40e746:	fa01 f703 	lsl.w	r7, r1, r3
  40e74a:	fa20 f202 	lsr.w	r2, r0, r2
  40e74e:	409d      	lsls	r5, r3
  40e750:	4317      	orrs	r7, r2
  40e752:	fa00 f603 	lsl.w	r6, r0, r3
  40e756:	0c29      	lsrs	r1, r5, #16
  40e758:	fbb7 f2f1 	udiv	r2, r7, r1
  40e75c:	0c33      	lsrs	r3, r6, #16
  40e75e:	fb01 7c12 	mls	ip, r1, r2, r7
  40e762:	b2a8      	uxth	r0, r5
  40e764:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
  40e768:	fb00 f302 	mul.w	r3, r0, r2
  40e76c:	42bb      	cmp	r3, r7
  40e76e:	d909      	bls.n	40e784 <__divdi3+0x68>
  40e770:	197f      	adds	r7, r7, r5
  40e772:	f102 3cff 	add.w	ip, r2, #4294967295
  40e776:	f080 8101 	bcs.w	40e97c <__divdi3+0x260>
  40e77a:	42bb      	cmp	r3, r7
  40e77c:	f240 80fe 	bls.w	40e97c <__divdi3+0x260>
  40e780:	3a02      	subs	r2, #2
  40e782:	442f      	add	r7, r5
  40e784:	1aff      	subs	r7, r7, r3
  40e786:	fbb7 f3f1 	udiv	r3, r7, r1
  40e78a:	b2b6      	uxth	r6, r6
  40e78c:	fb01 7113 	mls	r1, r1, r3, r7
  40e790:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40e794:	fb00 f003 	mul.w	r0, r0, r3
  40e798:	4288      	cmp	r0, r1
  40e79a:	d908      	bls.n	40e7ae <__divdi3+0x92>
  40e79c:	1949      	adds	r1, r1, r5
  40e79e:	f103 37ff 	add.w	r7, r3, #4294967295
  40e7a2:	f080 80ed 	bcs.w	40e980 <__divdi3+0x264>
  40e7a6:	4288      	cmp	r0, r1
  40e7a8:	f240 80ea 	bls.w	40e980 <__divdi3+0x264>
  40e7ac:	3b02      	subs	r3, #2
  40e7ae:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40e7b2:	2300      	movs	r3, #0
  40e7b4:	e003      	b.n	40e7be <__divdi3+0xa2>
  40e7b6:	428b      	cmp	r3, r1
  40e7b8:	d90a      	bls.n	40e7d0 <__divdi3+0xb4>
  40e7ba:	2300      	movs	r3, #0
  40e7bc:	461a      	mov	r2, r3
  40e7be:	4610      	mov	r0, r2
  40e7c0:	4619      	mov	r1, r3
  40e7c2:	b114      	cbz	r4, 40e7ca <__divdi3+0xae>
  40e7c4:	4240      	negs	r0, r0
  40e7c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40e7ca:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e7ce:	4770      	bx	lr
  40e7d0:	fab3 f883 	clz	r8, r3
  40e7d4:	f1b8 0f00 	cmp.w	r8, #0
  40e7d8:	f040 8084 	bne.w	40e8e4 <__divdi3+0x1c8>
  40e7dc:	428b      	cmp	r3, r1
  40e7de:	d302      	bcc.n	40e7e6 <__divdi3+0xca>
  40e7e0:	4282      	cmp	r2, r0
  40e7e2:	f200 80de 	bhi.w	40e9a2 <__divdi3+0x286>
  40e7e6:	2300      	movs	r3, #0
  40e7e8:	2201      	movs	r2, #1
  40e7ea:	e7e8      	b.n	40e7be <__divdi3+0xa2>
  40e7ec:	b912      	cbnz	r2, 40e7f4 <__divdi3+0xd8>
  40e7ee:	2301      	movs	r3, #1
  40e7f0:	fbb3 f5f2 	udiv	r5, r3, r2
  40e7f4:	fab5 f285 	clz	r2, r5
  40e7f8:	2a00      	cmp	r2, #0
  40e7fa:	d139      	bne.n	40e870 <__divdi3+0x154>
  40e7fc:	1b7f      	subs	r7, r7, r5
  40e7fe:	0c28      	lsrs	r0, r5, #16
  40e800:	fa1f fc85 	uxth.w	ip, r5
  40e804:	2301      	movs	r3, #1
  40e806:	fbb7 f1f0 	udiv	r1, r7, r0
  40e80a:	0c32      	lsrs	r2, r6, #16
  40e80c:	fb00 7711 	mls	r7, r0, r1, r7
  40e810:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40e814:	fb0c f201 	mul.w	r2, ip, r1
  40e818:	42ba      	cmp	r2, r7
  40e81a:	d907      	bls.n	40e82c <__divdi3+0x110>
  40e81c:	197f      	adds	r7, r7, r5
  40e81e:	f101 38ff 	add.w	r8, r1, #4294967295
  40e822:	d202      	bcs.n	40e82a <__divdi3+0x10e>
  40e824:	42ba      	cmp	r2, r7
  40e826:	f200 80c1 	bhi.w	40e9ac <__divdi3+0x290>
  40e82a:	4641      	mov	r1, r8
  40e82c:	1abf      	subs	r7, r7, r2
  40e82e:	fbb7 f2f0 	udiv	r2, r7, r0
  40e832:	b2b6      	uxth	r6, r6
  40e834:	fb00 7012 	mls	r0, r0, r2, r7
  40e838:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40e83c:	fb0c fc02 	mul.w	ip, ip, r2
  40e840:	4584      	cmp	ip, r0
  40e842:	d907      	bls.n	40e854 <__divdi3+0x138>
  40e844:	1940      	adds	r0, r0, r5
  40e846:	f102 37ff 	add.w	r7, r2, #4294967295
  40e84a:	d202      	bcs.n	40e852 <__divdi3+0x136>
  40e84c:	4584      	cmp	ip, r0
  40e84e:	f200 80ab 	bhi.w	40e9a8 <__divdi3+0x28c>
  40e852:	463a      	mov	r2, r7
  40e854:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40e858:	e7b1      	b.n	40e7be <__divdi3+0xa2>
  40e85a:	43e4      	mvns	r4, r4
  40e85c:	4252      	negs	r2, r2
  40e85e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40e862:	e764      	b.n	40e72e <__divdi3+0x12>
  40e864:	4240      	negs	r0, r0
  40e866:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40e86a:	f04f 34ff 	mov.w	r4, #4294967295
  40e86e:	e75b      	b.n	40e728 <__divdi3+0xc>
  40e870:	4095      	lsls	r5, r2
  40e872:	f1c2 0320 	rsb	r3, r2, #32
  40e876:	fa27 f103 	lsr.w	r1, r7, r3
  40e87a:	0c28      	lsrs	r0, r5, #16
  40e87c:	fa26 f303 	lsr.w	r3, r6, r3
  40e880:	4097      	lsls	r7, r2
  40e882:	fbb1 f8f0 	udiv	r8, r1, r0
  40e886:	431f      	orrs	r7, r3
  40e888:	0c3b      	lsrs	r3, r7, #16
  40e88a:	fb00 1118 	mls	r1, r0, r8, r1
  40e88e:	fa1f fc85 	uxth.w	ip, r5
  40e892:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40e896:	fb0c f308 	mul.w	r3, ip, r8
  40e89a:	428b      	cmp	r3, r1
  40e89c:	fa06 f602 	lsl.w	r6, r6, r2
  40e8a0:	d908      	bls.n	40e8b4 <__divdi3+0x198>
  40e8a2:	1949      	adds	r1, r1, r5
  40e8a4:	f108 32ff 	add.w	r2, r8, #4294967295
  40e8a8:	d279      	bcs.n	40e99e <__divdi3+0x282>
  40e8aa:	428b      	cmp	r3, r1
  40e8ac:	d977      	bls.n	40e99e <__divdi3+0x282>
  40e8ae:	f1a8 0802 	sub.w	r8, r8, #2
  40e8b2:	4429      	add	r1, r5
  40e8b4:	1ac9      	subs	r1, r1, r3
  40e8b6:	fbb1 f3f0 	udiv	r3, r1, r0
  40e8ba:	b2bf      	uxth	r7, r7
  40e8bc:	fb00 1113 	mls	r1, r0, r3, r1
  40e8c0:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
  40e8c4:	fb0c f203 	mul.w	r2, ip, r3
  40e8c8:	42ba      	cmp	r2, r7
  40e8ca:	d907      	bls.n	40e8dc <__divdi3+0x1c0>
  40e8cc:	197f      	adds	r7, r7, r5
  40e8ce:	f103 31ff 	add.w	r1, r3, #4294967295
  40e8d2:	d260      	bcs.n	40e996 <__divdi3+0x27a>
  40e8d4:	42ba      	cmp	r2, r7
  40e8d6:	d95e      	bls.n	40e996 <__divdi3+0x27a>
  40e8d8:	3b02      	subs	r3, #2
  40e8da:	442f      	add	r7, r5
  40e8dc:	1abf      	subs	r7, r7, r2
  40e8de:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40e8e2:	e790      	b.n	40e806 <__divdi3+0xea>
  40e8e4:	f1c8 0220 	rsb	r2, r8, #32
  40e8e8:	fa03 fc08 	lsl.w	ip, r3, r8
  40e8ec:	fa25 f302 	lsr.w	r3, r5, r2
  40e8f0:	ea43 0c0c 	orr.w	ip, r3, ip
  40e8f4:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40e8f8:	fa21 f302 	lsr.w	r3, r1, r2
  40e8fc:	fa01 f708 	lsl.w	r7, r1, r8
  40e900:	fa20 f202 	lsr.w	r2, r0, r2
  40e904:	fbb3 f1f9 	udiv	r1, r3, r9
  40e908:	4317      	orrs	r7, r2
  40e90a:	fb09 3311 	mls	r3, r9, r1, r3
  40e90e:	0c3a      	lsrs	r2, r7, #16
  40e910:	fa1f fb8c 	uxth.w	fp, ip
  40e914:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40e918:	fb0b fa01 	mul.w	sl, fp, r1
  40e91c:	459a      	cmp	sl, r3
  40e91e:	fa05 f008 	lsl.w	r0, r5, r8
  40e922:	d908      	bls.n	40e936 <__divdi3+0x21a>
  40e924:	eb13 030c 	adds.w	r3, r3, ip
  40e928:	f101 32ff 	add.w	r2, r1, #4294967295
  40e92c:	d235      	bcs.n	40e99a <__divdi3+0x27e>
  40e92e:	459a      	cmp	sl, r3
  40e930:	d933      	bls.n	40e99a <__divdi3+0x27e>
  40e932:	3902      	subs	r1, #2
  40e934:	4463      	add	r3, ip
  40e936:	ebca 0303 	rsb	r3, sl, r3
  40e93a:	fbb3 f2f9 	udiv	r2, r3, r9
  40e93e:	fb09 3312 	mls	r3, r9, r2, r3
  40e942:	b2bf      	uxth	r7, r7
  40e944:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40e948:	fb0b f902 	mul.w	r9, fp, r2
  40e94c:	45b9      	cmp	r9, r7
  40e94e:	d908      	bls.n	40e962 <__divdi3+0x246>
  40e950:	eb17 070c 	adds.w	r7, r7, ip
  40e954:	f102 33ff 	add.w	r3, r2, #4294967295
  40e958:	d21b      	bcs.n	40e992 <__divdi3+0x276>
  40e95a:	45b9      	cmp	r9, r7
  40e95c:	d919      	bls.n	40e992 <__divdi3+0x276>
  40e95e:	3a02      	subs	r2, #2
  40e960:	4467      	add	r7, ip
  40e962:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40e966:	fba5 0100 	umull	r0, r1, r5, r0
  40e96a:	ebc9 0707 	rsb	r7, r9, r7
  40e96e:	428f      	cmp	r7, r1
  40e970:	f04f 0300 	mov.w	r3, #0
  40e974:	d30a      	bcc.n	40e98c <__divdi3+0x270>
  40e976:	d005      	beq.n	40e984 <__divdi3+0x268>
  40e978:	462a      	mov	r2, r5
  40e97a:	e720      	b.n	40e7be <__divdi3+0xa2>
  40e97c:	4662      	mov	r2, ip
  40e97e:	e701      	b.n	40e784 <__divdi3+0x68>
  40e980:	463b      	mov	r3, r7
  40e982:	e714      	b.n	40e7ae <__divdi3+0x92>
  40e984:	fa06 f608 	lsl.w	r6, r6, r8
  40e988:	4286      	cmp	r6, r0
  40e98a:	d2f5      	bcs.n	40e978 <__divdi3+0x25c>
  40e98c:	1e6a      	subs	r2, r5, #1
  40e98e:	2300      	movs	r3, #0
  40e990:	e715      	b.n	40e7be <__divdi3+0xa2>
  40e992:	461a      	mov	r2, r3
  40e994:	e7e5      	b.n	40e962 <__divdi3+0x246>
  40e996:	460b      	mov	r3, r1
  40e998:	e7a0      	b.n	40e8dc <__divdi3+0x1c0>
  40e99a:	4611      	mov	r1, r2
  40e99c:	e7cb      	b.n	40e936 <__divdi3+0x21a>
  40e99e:	4690      	mov	r8, r2
  40e9a0:	e788      	b.n	40e8b4 <__divdi3+0x198>
  40e9a2:	4643      	mov	r3, r8
  40e9a4:	4642      	mov	r2, r8
  40e9a6:	e70a      	b.n	40e7be <__divdi3+0xa2>
  40e9a8:	3a02      	subs	r2, #2
  40e9aa:	e753      	b.n	40e854 <__divdi3+0x138>
  40e9ac:	3902      	subs	r1, #2
  40e9ae:	442f      	add	r7, r5
  40e9b0:	e73c      	b.n	40e82c <__divdi3+0x110>
  40e9b2:	bf00      	nop

0040e9b4 <__udivdi3>:
  40e9b4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e9b8:	4614      	mov	r4, r2
  40e9ba:	4605      	mov	r5, r0
  40e9bc:	460e      	mov	r6, r1
  40e9be:	2b00      	cmp	r3, #0
  40e9c0:	d143      	bne.n	40ea4a <__udivdi3+0x96>
  40e9c2:	428a      	cmp	r2, r1
  40e9c4:	d953      	bls.n	40ea6e <__udivdi3+0xba>
  40e9c6:	fab2 f782 	clz	r7, r2
  40e9ca:	b157      	cbz	r7, 40e9e2 <__udivdi3+0x2e>
  40e9cc:	f1c7 0620 	rsb	r6, r7, #32
  40e9d0:	fa20 f606 	lsr.w	r6, r0, r6
  40e9d4:	fa01 f307 	lsl.w	r3, r1, r7
  40e9d8:	fa02 f407 	lsl.w	r4, r2, r7
  40e9dc:	431e      	orrs	r6, r3
  40e9de:	fa00 f507 	lsl.w	r5, r0, r7
  40e9e2:	0c21      	lsrs	r1, r4, #16
  40e9e4:	fbb6 f2f1 	udiv	r2, r6, r1
  40e9e8:	0c2b      	lsrs	r3, r5, #16
  40e9ea:	fb01 6712 	mls	r7, r1, r2, r6
  40e9ee:	b2a0      	uxth	r0, r4
  40e9f0:	ea43 4607 	orr.w	r6, r3, r7, lsl #16
  40e9f4:	fb00 f302 	mul.w	r3, r0, r2
  40e9f8:	42b3      	cmp	r3, r6
  40e9fa:	d909      	bls.n	40ea10 <__udivdi3+0x5c>
  40e9fc:	1936      	adds	r6, r6, r4
  40e9fe:	f102 37ff 	add.w	r7, r2, #4294967295
  40ea02:	f080 80f6 	bcs.w	40ebf2 <__udivdi3+0x23e>
  40ea06:	42b3      	cmp	r3, r6
  40ea08:	f240 80f3 	bls.w	40ebf2 <__udivdi3+0x23e>
  40ea0c:	3a02      	subs	r2, #2
  40ea0e:	4426      	add	r6, r4
  40ea10:	1af6      	subs	r6, r6, r3
  40ea12:	fbb6 f3f1 	udiv	r3, r6, r1
  40ea16:	b2ad      	uxth	r5, r5
  40ea18:	fb01 6113 	mls	r1, r1, r3, r6
  40ea1c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40ea20:	fb00 f003 	mul.w	r0, r0, r3
  40ea24:	4288      	cmp	r0, r1
  40ea26:	d908      	bls.n	40ea3a <__udivdi3+0x86>
  40ea28:	1909      	adds	r1, r1, r4
  40ea2a:	f103 36ff 	add.w	r6, r3, #4294967295
  40ea2e:	f080 80e2 	bcs.w	40ebf6 <__udivdi3+0x242>
  40ea32:	4288      	cmp	r0, r1
  40ea34:	f240 80df 	bls.w	40ebf6 <__udivdi3+0x242>
  40ea38:	3b02      	subs	r3, #2
  40ea3a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40ea3e:	2300      	movs	r3, #0
  40ea40:	4610      	mov	r0, r2
  40ea42:	4619      	mov	r1, r3
  40ea44:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40ea48:	4770      	bx	lr
  40ea4a:	428b      	cmp	r3, r1
  40ea4c:	d84a      	bhi.n	40eae4 <__udivdi3+0x130>
  40ea4e:	fab3 f683 	clz	r6, r3
  40ea52:	2e00      	cmp	r6, #0
  40ea54:	d14d      	bne.n	40eaf2 <__udivdi3+0x13e>
  40ea56:	428b      	cmp	r3, r1
  40ea58:	d302      	bcc.n	40ea60 <__udivdi3+0xac>
  40ea5a:	4282      	cmp	r2, r0
  40ea5c:	f200 80d6 	bhi.w	40ec0c <__udivdi3+0x258>
  40ea60:	2300      	movs	r3, #0
  40ea62:	2201      	movs	r2, #1
  40ea64:	4610      	mov	r0, r2
  40ea66:	4619      	mov	r1, r3
  40ea68:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40ea6c:	4770      	bx	lr
  40ea6e:	b912      	cbnz	r2, 40ea76 <__udivdi3+0xc2>
  40ea70:	2401      	movs	r4, #1
  40ea72:	fbb4 f4f2 	udiv	r4, r4, r2
  40ea76:	fab4 f284 	clz	r2, r4
  40ea7a:	2a00      	cmp	r2, #0
  40ea7c:	d17c      	bne.n	40eb78 <__udivdi3+0x1c4>
  40ea7e:	1b09      	subs	r1, r1, r4
  40ea80:	0c26      	lsrs	r6, r4, #16
  40ea82:	b2a7      	uxth	r7, r4
  40ea84:	2301      	movs	r3, #1
  40ea86:	fbb1 f0f6 	udiv	r0, r1, r6
  40ea8a:	0c2a      	lsrs	r2, r5, #16
  40ea8c:	fb06 1110 	mls	r1, r6, r0, r1
  40ea90:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
  40ea94:	fb07 f200 	mul.w	r2, r7, r0
  40ea98:	428a      	cmp	r2, r1
  40ea9a:	d907      	bls.n	40eaac <__udivdi3+0xf8>
  40ea9c:	1909      	adds	r1, r1, r4
  40ea9e:	f100 3cff 	add.w	ip, r0, #4294967295
  40eaa2:	d202      	bcs.n	40eaaa <__udivdi3+0xf6>
  40eaa4:	428a      	cmp	r2, r1
  40eaa6:	f200 80c3 	bhi.w	40ec30 <__udivdi3+0x27c>
  40eaaa:	4660      	mov	r0, ip
  40eaac:	1a89      	subs	r1, r1, r2
  40eaae:	fbb1 f2f6 	udiv	r2, r1, r6
  40eab2:	b2ad      	uxth	r5, r5
  40eab4:	fb06 1112 	mls	r1, r6, r2, r1
  40eab8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40eabc:	fb07 f702 	mul.w	r7, r7, r2
  40eac0:	42af      	cmp	r7, r5
  40eac2:	d908      	bls.n	40ead6 <__udivdi3+0x122>
  40eac4:	192c      	adds	r4, r5, r4
  40eac6:	f102 31ff 	add.w	r1, r2, #4294967295
  40eaca:	f080 8096 	bcs.w	40ebfa <__udivdi3+0x246>
  40eace:	42a7      	cmp	r7, r4
  40ead0:	f240 8093 	bls.w	40ebfa <__udivdi3+0x246>
  40ead4:	3a02      	subs	r2, #2
  40ead6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40eada:	4610      	mov	r0, r2
  40eadc:	4619      	mov	r1, r3
  40eade:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40eae2:	4770      	bx	lr
  40eae4:	2300      	movs	r3, #0
  40eae6:	461a      	mov	r2, r3
  40eae8:	4610      	mov	r0, r2
  40eaea:	4619      	mov	r1, r3
  40eaec:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40eaf0:	4770      	bx	lr
  40eaf2:	f1c6 0520 	rsb	r5, r6, #32
  40eaf6:	fa22 f405 	lsr.w	r4, r2, r5
  40eafa:	40b3      	lsls	r3, r6
  40eafc:	431c      	orrs	r4, r3
  40eafe:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40eb02:	fa21 f305 	lsr.w	r3, r1, r5
  40eb06:	fa01 f706 	lsl.w	r7, r1, r6
  40eb0a:	fa20 f505 	lsr.w	r5, r0, r5
  40eb0e:	fbb3 fcf8 	udiv	ip, r3, r8
  40eb12:	432f      	orrs	r7, r5
  40eb14:	fb08 331c 	mls	r3, r8, ip, r3
  40eb18:	0c3d      	lsrs	r5, r7, #16
  40eb1a:	fa1f fa84 	uxth.w	sl, r4
  40eb1e:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40eb22:	fb0a f90c 	mul.w	r9, sl, ip
  40eb26:	4599      	cmp	r9, r3
  40eb28:	fa02 fb06 	lsl.w	fp, r2, r6
  40eb2c:	d904      	bls.n	40eb38 <__udivdi3+0x184>
  40eb2e:	191b      	adds	r3, r3, r4
  40eb30:	f10c 32ff 	add.w	r2, ip, #4294967295
  40eb34:	d36d      	bcc.n	40ec12 <__udivdi3+0x25e>
  40eb36:	4694      	mov	ip, r2
  40eb38:	ebc9 0303 	rsb	r3, r9, r3
  40eb3c:	fbb3 f5f8 	udiv	r5, r3, r8
  40eb40:	fb08 3315 	mls	r3, r8, r5, r3
  40eb44:	b2bf      	uxth	r7, r7
  40eb46:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40eb4a:	fb0a f805 	mul.w	r8, sl, r5
  40eb4e:	45b8      	cmp	r8, r7
  40eb50:	d904      	bls.n	40eb5c <__udivdi3+0x1a8>
  40eb52:	193f      	adds	r7, r7, r4
  40eb54:	f105 33ff 	add.w	r3, r5, #4294967295
  40eb58:	d361      	bcc.n	40ec1e <__udivdi3+0x26a>
  40eb5a:	461d      	mov	r5, r3
  40eb5c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40eb60:	fbac 230b 	umull	r2, r3, ip, fp
  40eb64:	ebc8 0707 	rsb	r7, r8, r7
  40eb68:	429f      	cmp	r7, r3
  40eb6a:	f04f 0500 	mov.w	r5, #0
  40eb6e:	d349      	bcc.n	40ec04 <__udivdi3+0x250>
  40eb70:	d045      	beq.n	40ebfe <__udivdi3+0x24a>
  40eb72:	4662      	mov	r2, ip
  40eb74:	462b      	mov	r3, r5
  40eb76:	e763      	b.n	40ea40 <__udivdi3+0x8c>
  40eb78:	4094      	lsls	r4, r2
  40eb7a:	f1c2 0320 	rsb	r3, r2, #32
  40eb7e:	fa21 fc03 	lsr.w	ip, r1, r3
  40eb82:	0c26      	lsrs	r6, r4, #16
  40eb84:	fa20 f303 	lsr.w	r3, r0, r3
  40eb88:	fa01 f502 	lsl.w	r5, r1, r2
  40eb8c:	fbbc f8f6 	udiv	r8, ip, r6
  40eb90:	ea43 0105 	orr.w	r1, r3, r5
  40eb94:	0c0b      	lsrs	r3, r1, #16
  40eb96:	fb06 cc18 	mls	ip, r6, r8, ip
  40eb9a:	b2a7      	uxth	r7, r4
  40eb9c:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
  40eba0:	fb07 f308 	mul.w	r3, r7, r8
  40eba4:	4563      	cmp	r3, ip
  40eba6:	fa00 f502 	lsl.w	r5, r0, r2
  40ebaa:	d909      	bls.n	40ebc0 <__udivdi3+0x20c>
  40ebac:	eb1c 0c04 	adds.w	ip, ip, r4
  40ebb0:	f108 32ff 	add.w	r2, r8, #4294967295
  40ebb4:	d23a      	bcs.n	40ec2c <__udivdi3+0x278>
  40ebb6:	4563      	cmp	r3, ip
  40ebb8:	d938      	bls.n	40ec2c <__udivdi3+0x278>
  40ebba:	f1a8 0802 	sub.w	r8, r8, #2
  40ebbe:	44a4      	add	ip, r4
  40ebc0:	ebc3 0c0c 	rsb	ip, r3, ip
  40ebc4:	fbbc f3f6 	udiv	r3, ip, r6
  40ebc8:	b289      	uxth	r1, r1
  40ebca:	fb06 cc13 	mls	ip, r6, r3, ip
  40ebce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  40ebd2:	fb07 f203 	mul.w	r2, r7, r3
  40ebd6:	428a      	cmp	r2, r1
  40ebd8:	d907      	bls.n	40ebea <__udivdi3+0x236>
  40ebda:	1909      	adds	r1, r1, r4
  40ebdc:	f103 30ff 	add.w	r0, r3, #4294967295
  40ebe0:	d222      	bcs.n	40ec28 <__udivdi3+0x274>
  40ebe2:	428a      	cmp	r2, r1
  40ebe4:	d920      	bls.n	40ec28 <__udivdi3+0x274>
  40ebe6:	3b02      	subs	r3, #2
  40ebe8:	4421      	add	r1, r4
  40ebea:	1a89      	subs	r1, r1, r2
  40ebec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40ebf0:	e749      	b.n	40ea86 <__udivdi3+0xd2>
  40ebf2:	463a      	mov	r2, r7
  40ebf4:	e70c      	b.n	40ea10 <__udivdi3+0x5c>
  40ebf6:	4633      	mov	r3, r6
  40ebf8:	e71f      	b.n	40ea3a <__udivdi3+0x86>
  40ebfa:	460a      	mov	r2, r1
  40ebfc:	e76b      	b.n	40ead6 <__udivdi3+0x122>
  40ebfe:	40b0      	lsls	r0, r6
  40ec00:	4290      	cmp	r0, r2
  40ec02:	d2b6      	bcs.n	40eb72 <__udivdi3+0x1be>
  40ec04:	f10c 32ff 	add.w	r2, ip, #4294967295
  40ec08:	2300      	movs	r3, #0
  40ec0a:	e719      	b.n	40ea40 <__udivdi3+0x8c>
  40ec0c:	4633      	mov	r3, r6
  40ec0e:	4632      	mov	r2, r6
  40ec10:	e716      	b.n	40ea40 <__udivdi3+0x8c>
  40ec12:	4599      	cmp	r9, r3
  40ec14:	d98f      	bls.n	40eb36 <__udivdi3+0x182>
  40ec16:	f1ac 0c02 	sub.w	ip, ip, #2
  40ec1a:	4423      	add	r3, r4
  40ec1c:	e78c      	b.n	40eb38 <__udivdi3+0x184>
  40ec1e:	45b8      	cmp	r8, r7
  40ec20:	d99b      	bls.n	40eb5a <__udivdi3+0x1a6>
  40ec22:	3d02      	subs	r5, #2
  40ec24:	4427      	add	r7, r4
  40ec26:	e799      	b.n	40eb5c <__udivdi3+0x1a8>
  40ec28:	4603      	mov	r3, r0
  40ec2a:	e7de      	b.n	40ebea <__udivdi3+0x236>
  40ec2c:	4690      	mov	r8, r2
  40ec2e:	e7c7      	b.n	40ebc0 <__udivdi3+0x20c>
  40ec30:	3802      	subs	r0, #2
  40ec32:	4421      	add	r1, r4
  40ec34:	e73a      	b.n	40eaac <__udivdi3+0xf8>
  40ec36:	bf00      	nop
  40ec38:	6f630a0a 	.word	0x6f630a0a
  40ec3c:	6f20656d 	.word	0x6f20656d
  40ec40:	0a21336e 	.word	0x0a21336e
  40ec44:	00000000 	.word	0x00000000
  40ec48:	00006325 	.word	0x00006325
  40ec4c:	6e650a0d 	.word	0x6e650a0d
  40ec50:	74754163 	.word	0x74754163
  40ec54:	6e614868 	.word	0x6e614868
  40ec58:	72656c64 	.word	0x72656c64
  40ec5c:	2e2e2e20 	.word	0x2e2e2e20
  40ec60:	00000000 	.word	0x00000000
  40ec64:	20200a0d 	.word	0x20200a0d
  40ec68:	6f6e2020 	.word	0x6f6e2020
  40ec6c:	3a65636e 	.word	0x3a65636e
  40ec70:	20202020 	.word	0x20202020
  40ec74:	00202020 	.word	0x00202020
  40ec78:	58323025 	.word	0x58323025
  40ec7c:	00000020 	.word	0x00000020
  40ec80:	20200a0d 	.word	0x20200a0d
  40ec84:	65732020 	.word	0x65732020
  40ec88:	74657263 	.word	0x74657263
  40ec8c:	2020203a 	.word	0x2020203a
  40ec90:	00202020 	.word	0x00202020
  40ec94:	20200a0d 	.word	0x20200a0d
  40ec98:	6f782020 	.word	0x6f782020
  40ec9c:	616d2072 	.word	0x616d2072
  40eca0:	203a6b73 	.word	0x203a6b73
  40eca4:	00202020 	.word	0x00202020
  40eca8:	20200a0d 	.word	0x20200a0d
  40ecac:	6e652020 	.word	0x6e652020
  40ecb0:	74754163 	.word	0x74754163
  40ecb4:	6e692068 	.word	0x6e692068
  40ecb8:	0020203a 	.word	0x0020203a
  40ecbc:	20200a0d 	.word	0x20200a0d
  40ecc0:	6e652020 	.word	0x6e652020
  40ecc4:	74754163 	.word	0x74754163
  40ecc8:	756f2068 	.word	0x756f2068
  40eccc:	00203a74 	.word	0x00203a74
  40ecd0:	20200a0d 	.word	0x20200a0d
  40ecd4:	75612020 	.word	0x75612020
  40ecd8:	65536874 	.word	0x65536874
  40ecdc:	6f697373 	.word	0x6f697373
  40ece0:	64255b6e 	.word	0x64255b6e
  40ece4:	4d48205d 	.word	0x4d48205d
  40ece8:	63204341 	.word	0x63204341
  40ecec:	75636c61 	.word	0x75636c61
  40ecf0:	6974616c 	.word	0x6974616c
  40ecf4:	003a6e6f 	.word	0x003a6e6f
  40ecf8:	20200a0d 	.word	0x20200a0d
  40ecfc:	61702020 	.word	0x61702020
  40ed00:	206d6172 	.word	0x206d6172
  40ed04:	65676964 	.word	0x65676964
  40ed08:	203a7473 	.word	0x203a7473
  40ed0c:	00000020 	.word	0x00000020
  40ed10:	20200a0d 	.word	0x20200a0d
  40ed14:	6f6e2020 	.word	0x6f6e2020
  40ed18:	4565636e 	.word	0x4565636e
  40ed1c:	3a6e6576 	.word	0x3a6e6576
  40ed20:	20202020 	.word	0x20202020
  40ed24:	00000020 	.word	0x00000020
  40ed28:	20200a0d 	.word	0x20200a0d
  40ed2c:	6f6e2020 	.word	0x6f6e2020
  40ed30:	4f65636e 	.word	0x4f65636e
  40ed34:	203a6464 	.word	0x203a6464
  40ed38:	20202020 	.word	0x20202020
  40ed3c:	00000020 	.word	0x00000020
  40ed40:	20200a0d 	.word	0x20200a0d
  40ed44:	6f632020 	.word	0x6f632020
  40ed48:	7541746e 	.word	0x7541746e
  40ed4c:	203a6874 	.word	0x203a6874
  40ed50:	20202020 	.word	0x20202020
  40ed54:	00000020 	.word	0x00000020
  40ed58:	20200a0d 	.word	0x20200a0d
  40ed5c:	4d482020 	.word	0x4d482020
  40ed60:	654b4341 	.word	0x654b4341
  40ed64:	20203a79 	.word	0x20203a79
  40ed68:	20202020 	.word	0x20202020
  40ed6c:	00000020 	.word	0x00000020
  40ed70:	20200a0d 	.word	0x20200a0d
  40ed74:	4d482020 	.word	0x4d482020
  40ed78:	6f204341 	.word	0x6f204341
  40ed7c:	75707475 	.word	0x75707475
  40ed80:	20203a74 	.word	0x20203a74
  40ed84:	00000020 	.word	0x00000020
  40ed88:	0a0d0a0d 	.word	0x0a0d0a0d
  40ed8c:	75416e69 	.word	0x75416e69
  40ed90:	61486874 	.word	0x61486874
  40ed94:	656c646e 	.word	0x656c646e
  40ed98:	2e2e2e72 	.word	0x2e2e2e72
  40ed9c:	00000000 	.word	0x00000000
  40eda0:	20200a0d 	.word	0x20200a0d
  40eda4:	756e2020 	.word	0x756e2020
  40eda8:	7475416d 	.word	0x7475416d
  40edac:	203a7368 	.word	0x203a7368
  40edb0:	00006425 	.word	0x00006425
  40edb4:	20200a0d 	.word	0x20200a0d
  40edb8:	756e2020 	.word	0x756e2020
  40edbc:	486e496d 	.word	0x486e496d
  40edc0:	6c646e61 	.word	0x6c646e61
  40edc4:	203a7365 	.word	0x203a7365
  40edc8:	00006425 	.word	0x00006425
  40edcc:	20200a0d 	.word	0x20200a0d
  40edd0:	75612020 	.word	0x75612020
  40edd4:	61486874 	.word	0x61486874
  40edd8:	656c646e 	.word	0x656c646e
  40eddc:	666f5f31 	.word	0x666f5f31
  40ede0:	74657366 	.word	0x74657366
  40ede4:	6425203a 	.word	0x6425203a
  40ede8:	00000000 	.word	0x00000000
  40edec:	20200a0d 	.word	0x20200a0d
  40edf0:	75612020 	.word	0x75612020
  40edf4:	61486874 	.word	0x61486874
  40edf8:	656c646e 	.word	0x656c646e
  40edfc:	666f5f32 	.word	0x666f5f32
  40ee00:	74657366 	.word	0x74657366
  40ee04:	6425203a 	.word	0x6425203a
  40ee08:	00000000 	.word	0x00000000
  40ee0c:	20200a0d 	.word	0x20200a0d
  40ee10:	6c692020 	.word	0x6c692020
  40ee14:	6167656c 	.word	0x6167656c
  40ee18:	756e206c 	.word	0x756e206c
  40ee1c:	7475416d 	.word	0x7475416d
  40ee20:	203a7368 	.word	0x203a7368
  40ee24:	00006425 	.word	0x00006425
  40ee28:	20200a0d 	.word	0x20200a0d
  40ee2c:	6c692020 	.word	0x6c692020
  40ee30:	6167656c 	.word	0x6167656c
  40ee34:	756e206c 	.word	0x756e206c
  40ee38:	486e496d 	.word	0x486e496d
  40ee3c:	6c646e61 	.word	0x6c646e61
  40ee40:	203a7365 	.word	0x203a7365
  40ee44:	00006425 	.word	0x00006425
  40ee48:	20200a0d 	.word	0x20200a0d
  40ee4c:	61702020 	.word	0x61702020
  40ee50:	616f6c79 	.word	0x616f6c79
  40ee54:	61745364 	.word	0x61745364
  40ee58:	6f5f7472 	.word	0x6f5f7472
  40ee5c:	65736666 	.word	0x65736666
  40ee60:	25203a74 	.word	0x25203a74
  40ee64:	00000064 	.word	0x00000064
  40ee68:	20200a0d 	.word	0x20200a0d
  40ee6c:	79622020 	.word	0x79622020
  40ee70:	54736574 	.word	0x54736574
  40ee74:	7361486f 	.word	0x7361486f
  40ee78:	29312868 	.word	0x29312868
  40ee7c:	6425203a 	.word	0x6425203a
  40ee80:	00000a0d 	.word	0x00000a0d
  40ee84:	756f0a0d 	.word	0x756f0a0d
  40ee88:	74754174 	.word	0x74754174
  40ee8c:	6e614868 	.word	0x6e614868
  40ee90:	72656c64 	.word	0x72656c64
  40ee94:	002e2e2e 	.word	0x002e2e2e
  40ee98:	20200a0d 	.word	0x20200a0d
  40ee9c:	756e2020 	.word	0x756e2020
  40eea0:	74754f6d 	.word	0x74754f6d
  40eea4:	646e6148 	.word	0x646e6148
  40eea8:	3a73656c 	.word	0x3a73656c
  40eeac:	00642520 	.word	0x00642520
  40eeb0:	20200a0d 	.word	0x20200a0d
  40eeb4:	6c692020 	.word	0x6c692020
  40eeb8:	6167656c 	.word	0x6167656c
  40eebc:	756e206c 	.word	0x756e206c
  40eec0:	74754f6d 	.word	0x74754f6d
  40eec4:	646e6148 	.word	0x646e6148
  40eec8:	3a73656c 	.word	0x3a73656c
  40eecc:	00642520 	.word	0x00642520
  40eed0:	20200a0d 	.word	0x20200a0d
  40eed4:	79622020 	.word	0x79622020
  40eed8:	54736574 	.word	0x54736574
  40eedc:	7361486f 	.word	0x7361486f
  40eee0:	29322868 	.word	0x29322868
  40eee4:	6425203a 	.word	0x6425203a
  40eee8:	00000a0d 	.word	0x00000a0d
  40eeec:	75610a0d 	.word	0x75610a0d
  40eef0:	65536874 	.word	0x65536874
  40eef4:	6f697373 	.word	0x6f697373
  40eef8:	5d305b6e 	.word	0x5d305b6e
  40eefc:	414d4820 	.word	0x414d4820
  40ef00:	61762043 	.word	0x61762043
  40ef04:	6164696c 	.word	0x6164696c
  40ef08:	6e6f6974 	.word	0x6e6f6974
  40ef0c:	00000020 	.word	0x00000020
  40ef10:	6c696166 	.word	0x6c696166
  40ef14:	00006465 	.word	0x00006465
  40ef18:	73736170 	.word	0x73736170
  40ef1c:	00006465 	.word	0x00006465
  40ef20:	75610a0d 	.word	0x75610a0d
  40ef24:	65536874 	.word	0x65536874
  40ef28:	6f697373 	.word	0x6f697373
  40ef2c:	5d315b6e 	.word	0x5d315b6e
  40ef30:	414d4820 	.word	0x414d4820
  40ef34:	61762043 	.word	0x61762043
  40ef38:	6164696c 	.word	0x6164696c
  40ef3c:	6e6f6974 	.word	0x6e6f6974
  40ef40:	00000020 	.word	0x00000020
  40ef44:	00000002 	.word	0x00000002
  40ef48:	00000003 	.word	0x00000003
  40ef4c:	00000005 	.word	0x00000005
  40ef50:	00000007 	.word	0x00000007
  40ef54:	0000000b 	.word	0x0000000b
  40ef58:	0000000d 	.word	0x0000000d
  40ef5c:	00000011 	.word	0x00000011
  40ef60:	00000013 	.word	0x00000013
  40ef64:	00000017 	.word	0x00000017
  40ef68:	0000001d 	.word	0x0000001d
  40ef6c:	0000001f 	.word	0x0000001f
  40ef70:	00000025 	.word	0x00000025
  40ef74:	00000029 	.word	0x00000029
  40ef78:	0000002b 	.word	0x0000002b
  40ef7c:	0000002f 	.word	0x0000002f
  40ef80:	00000035 	.word	0x00000035
  40ef84:	73250a0d 	.word	0x73250a0d
  40ef88:	00000000 	.word	0x00000000
  40ef8c:	6f630a0d 	.word	0x6f630a0d
  40ef90:	6e616d6d 	.word	0x6e616d6d
  40ef94:	7a695364 	.word	0x7a695364
  40ef98:	25203a65 	.word	0x25203a65
  40ef9c:	00000064 	.word	0x00000064
  40efa0:	756e0a0d 	.word	0x756e0a0d
  40efa4:	7475416d 	.word	0x7475416d
  40efa8:	203a7368 	.word	0x203a7368
  40efac:	00006425 	.word	0x00006425
  40efb0:	756e0a0d 	.word	0x756e0a0d
  40efb4:	486e496d 	.word	0x486e496d
  40efb8:	6c646e61 	.word	0x6c646e61
  40efbc:	203a7365 	.word	0x203a7365
  40efc0:	00006425 	.word	0x00006425
  40efc4:	756e0a0d 	.word	0x756e0a0d
  40efc8:	74754f6d 	.word	0x74754f6d
  40efcc:	646e6148 	.word	0x646e6148
  40efd0:	3a73656c 	.word	0x3a73656c
  40efd4:	00642520 	.word	0x00642520
  40efd8:	6e750a0d 	.word	0x6e750a0d
  40efdc:	776f6e6b 	.word	0x776f6e6b
  40efe0:	6f63206e 	.word	0x6f63206e
  40efe4:	6e616d6d 	.word	0x6e616d6d
  40efe8:	25203a64 	.word	0x25203a64
  40efec:	000a0d73 	.word	0x000a0d73
  40eff0:	58383025 	.word	0x58383025
  40eff4:	00000000 	.word	0x00000000
  40eff8:	00005825 	.word	0x00005825
  40effc:	00000030 	.word	0x00000030
  40f000:	00000a0a 	.word	0x00000a0a
  40f004:	20200a0d 	.word	0x20200a0d
  40f008:	625f2020 	.word	0x625f2020
  40f00c:	56646e69 	.word	0x56646e69
  40f010:	75463032 	.word	0x75463032
  40f014:	6320636e 	.word	0x6320636e
  40f018:	656c6c61 	.word	0x656c6c61
  40f01c:	00000064 	.word	0x00000064
  40f020:	20200a0d 	.word	0x20200a0d
  40f024:	494f2020 	.word	0x494f2020
  40f028:	75465041 	.word	0x75465041
  40f02c:	6320636e 	.word	0x6320636e
  40f030:	656c6c61 	.word	0x656c6c61
  40f034:	00000064 	.word	0x00000064
  40f038:	6f630a0d 	.word	0x6f630a0d
  40f03c:	20646c75 	.word	0x20646c75
  40f040:	20746f6e 	.word	0x20746f6e
  40f044:	72617473 	.word	0x72617473
  40f048:	75612074 	.word	0x75612074
  40f04c:	65536874 	.word	0x65536874
  40f050:	6f697373 	.word	0x6f697373
  40f054:	0000006e 	.word	0x0000006e
  40f058:	62610a0d 	.word	0x62610a0d
  40f05c:	6974726f 	.word	0x6974726f
  40f060:	2e2e676e 	.word	0x2e2e676e
  40f064:	000a0d2e 	.word	0x000a0d2e
  40f068:	20200a0d 	.word	0x20200a0d
  40f06c:	73252020 	.word	0x73252020
  40f070:	00000a0d 	.word	0x00000a0d
  40f074:	20200a0d 	.word	0x20200a0d
  40f078:	6c662020 	.word	0x6c662020
  40f07c:	4b687375 	.word	0x4b687375
  40f080:	75467965 	.word	0x75467965
  40f084:	6320636e 	.word	0x6320636e
  40f088:	656c6c61 	.word	0x656c6c61
  40f08c:	00000064 	.word	0x00000064
  40f090:	20200a0d 	.word	0x20200a0d
  40f094:	6e6b2020 	.word	0x6e6b2020
  40f098:	206e776f 	.word	0x206e776f
  40f09c:	4879656b 	.word	0x4879656b
  40f0a0:	6c646e61 	.word	0x6c646e61
  40f0a4:	003a7365 	.word	0x003a7365
  40f0a8:	20200a0d 	.word	0x20200a0d
  40f0ac:	20202020 	.word	0x20202020
  40f0b0:	64252020 	.word	0x64252020
  40f0b4:	0000203a 	.word	0x0000203a
  40f0b8:	0a0d0a0d 	.word	0x0a0d0a0d
  40f0bc:	20202020 	.word	0x20202020
  40f0c0:	6b636970 	.word	0x6b636970
  40f0c4:	6b206120 	.word	0x6b206120
  40f0c8:	74207965 	.word	0x74207965
  40f0cc:	6c66206f 	.word	0x6c66206f
  40f0d0:	3a687375 	.word	0x3a687375
  40f0d4:	00000020 	.word	0x00000020
  40f0d8:	6e490a0d 	.word	0x6e490a0d
  40f0dc:	696c6176 	.word	0x696c6176
  40f0e0:	61632064 	.word	0x61632064
  40f0e4:	53656873 	.word	0x53656873
  40f0e8:	20746f6c 	.word	0x20746f6c
  40f0ec:	00000000 	.word	0x00000000
  40f0f0:	20200a0d 	.word	0x20200a0d
  40f0f4:	6f6e2020 	.word	0x6f6e2020
  40f0f8:	6f6e6b20 	.word	0x6f6e6b20
  40f0fc:	6b206e77 	.word	0x6b206e77
  40f100:	21737965 	.word	0x21737965
  40f104:	00000a0d 	.word	0x00000a0d
  40f108:	20200a0d 	.word	0x20200a0d
  40f10c:	62612020 	.word	0x62612020
  40f110:	6974726f 	.word	0x6974726f
  40f114:	2e2e676e 	.word	0x2e2e676e
  40f118:	000a0d2e 	.word	0x000a0d2e
  40f11c:	20200a0d 	.word	0x20200a0d
  40f120:	6e692020 	.word	0x6e692020
  40f124:	696c6176 	.word	0x696c6176
  40f128:	61682064 	.word	0x61682064
  40f12c:	656c646e 	.word	0x656c646e
  40f130:	6d756e20 	.word	0x6d756e20
  40f134:	00726562 	.word	0x00726562
  40f138:	20200a0d 	.word	0x20200a0d
  40f13c:	50542020 	.word	0x50542020
  40f140:	6c465f4d 	.word	0x6c465f4d
  40f144:	53687375 	.word	0x53687375
  40f148:	69636570 	.word	0x69636570
  40f14c:	20636966 	.word	0x20636966
  40f150:	6c696166 	.word	0x6c696166
  40f154:	00216465 	.word	0x00216465
  40f158:	50540a0d 	.word	0x50540a0d
  40f15c:	4f505f4d 	.word	0x4f505f4d
  40f160:	4e495453 	.word	0x4e495453
  40f164:	65205449 	.word	0x65205449
  40f168:	726f7272 	.word	0x726f7272
  40f16c:	540a0d2e 	.word	0x540a0d2e
  40f170:	535f4d50 	.word	0x535f4d50
  40f174:	74726174 	.word	0x74726174
  40f178:	435f7075 	.word	0x435f7075
  40f17c:	7261656c 	.word	0x7261656c
  40f180:	6d6f6320 	.word	0x6d6f6320
  40f184:	646e616d 	.word	0x646e616d
  40f188:	6e616320 	.word	0x6e616320
  40f18c:	6c6e6f20 	.word	0x6c6e6f20
  40f190:	65622079 	.word	0x65622079
  40f194:	65786520 	.word	0x65786520
  40f198:	65747563 	.word	0x65747563
  40f19c:	6e6f2064 	.word	0x6e6f2064
  40f1a0:	70206563 	.word	0x70206563
  40f1a4:	50207265 	.word	0x50207265
  40f1a8:	0000524f 	.word	0x0000524f
  40f1ac:	50540a0d 	.word	0x50540a0d
  40f1b0:	41425f4d 	.word	0x41425f4d
  40f1b4:	41505f44 	.word	0x41505f44
  40f1b8:	454d4152 	.word	0x454d4152
  40f1bc:	20524554 	.word	0x20524554
  40f1c0:	6f727265 	.word	0x6f727265
  40f1c4:	0a0d2e72 	.word	0x0a0d2e72
  40f1c8:	73796850 	.word	0x73796850
  40f1cc:	6c616369 	.word	0x6c616369
  40f1d0:	65725020 	.word	0x65725020
  40f1d4:	636e6573 	.word	0x636e6573
  40f1d8:	6f632065 	.word	0x6f632065
  40f1dc:	6e616d6d 	.word	0x6e616d6d
  40f1e0:	61632064 	.word	0x61632064
  40f1e4:	6f6e206e 	.word	0x6f6e206e
  40f1e8:	65622074 	.word	0x65622074
  40f1ec:	65786520 	.word	0x65786520
  40f1f0:	65747563 	.word	0x65747563
  40f1f4:	00002e64 	.word	0x00002e64
  40f1f8:	50540a0d 	.word	0x50540a0d
  40f1fc:	4d435f4d 	.word	0x4d435f4d
  40f200:	49445f44 	.word	0x49445f44
  40f204:	4c424153 	.word	0x4c424153
  40f208:	65204445 	.word	0x65204445
  40f20c:	726f7272 	.word	0x726f7272
  40f210:	450a0d2e 	.word	0x450a0d2e
  40f214:	726f646e 	.word	0x726f646e
  40f218:	656d6573 	.word	0x656d6573
  40f21c:	4b20746e 	.word	0x4b20746e
  40f220:	61207965 	.word	0x61207965
  40f224:	6165726c 	.word	0x6165726c
  40f228:	43207964 	.word	0x43207964
  40f22c:	74616572 	.word	0x74616572
  40f230:	002e6465 	.word	0x002e6465
  40f234:	50540a0d 	.word	0x50540a0d
  40f238:	4f505f4d 	.word	0x4f505f4d
  40f23c:	4e495453 	.word	0x4e495453
  40f240:	65205449 	.word	0x65205449
  40f244:	726f7272 	.word	0x726f7272
  40f248:	540a0d2e 	.word	0x540a0d2e
  40f24c:	535f4d50 	.word	0x535f4d50
  40f250:	74726174 	.word	0x74726174
  40f254:	435f7075 	.word	0x435f7075
  40f258:	7261656c 	.word	0x7261656c
  40f25c:	6d6f6320 	.word	0x6d6f6320
  40f260:	646e616d 	.word	0x646e616d
  40f264:	73756d20 	.word	0x73756d20
  40f268:	65622074 	.word	0x65622074
  40f26c:	72696620 	.word	0x72696620
  40f270:	63207473 	.word	0x63207473
  40f274:	616d6d6f 	.word	0x616d6d6f
  40f278:	6520646e 	.word	0x6520646e
  40f27c:	75636578 	.word	0x75636578
  40f280:	2e646574 	.word	0x2e646574
  40f284:	00000000 	.word	0x00000000
  40f288:	50540a0d 	.word	0x50540a0d
  40f28c:	6576204d 	.word	0x6576204d
  40f290:	6f697372 	.word	0x6f697372
  40f294:	25203a6e 	.word	0x25203a6e
  40f298:	2e583230 	.word	0x2e583230
  40f29c:	58323025 	.word	0x58323025
  40f2a0:	3230252e 	.word	0x3230252e
  40f2a4:	30252e58 	.word	0x30252e58
  40f2a8:	00005832 	.word	0x00005832
  40f2ac:	5f4d5054 	.word	0x5f4d5054
  40f2b0:	43746547 	.word	0x43746547
  40f2b4:	505f7061 	.word	0x505f7061
  40f2b8:	5f504f52 	.word	0x5f504f52
  40f2bc:	454e574f 	.word	0x454e574f
  40f2c0:	00000052 	.word	0x00000052
  40f2c4:	0a0d0a0d 	.word	0x0a0d0a0d
  40f2c8:	6d6d6f43 	.word	0x6d6d6f43
  40f2cc:	20646e61 	.word	0x20646e61
  40f2d0:	6c6c6163 	.word	0x6c6c6163
  40f2d4:	203a6465 	.word	0x203a6465
  40f2d8:	5f4d5054 	.word	0x5f4d5054
  40f2dc:	43746547 	.word	0x43746547
  40f2e0:	50287061 	.word	0x50287061
  40f2e4:	5f504f52 	.word	0x5f504f52
  40f2e8:	454e574f 	.word	0x454e574f
  40f2ec:	00002952 	.word	0x00002952
  40f2f0:	746e6f63 	.word	0x746e6f63
  40f2f4:	666c6553 	.word	0x666c6553
  40f2f8:	74736554 	.word	0x74736554
  40f2fc:	00000000 	.word	0x00000000
  40f300:	0a0d0a0d 	.word	0x0a0d0a0d
  40f304:	6d6d6f43 	.word	0x6d6d6f43
  40f308:	20646e61 	.word	0x20646e61
  40f30c:	6c6c6163 	.word	0x6c6c6163
  40f310:	203a6465 	.word	0x203a6465
  40f314:	5f4d5054 	.word	0x5f4d5054
  40f318:	746e6f43 	.word	0x746e6f43
  40f31c:	65756e69 	.word	0x65756e69
  40f320:	666c6553 	.word	0x666c6553
  40f324:	74736554 	.word	0x74736554
  40f328:	00000000 	.word	0x00000000
  40f32c:	61657263 	.word	0x61657263
  40f330:	4b456574 	.word	0x4b456574
  40f334:	72696150 	.word	0x72696150
  40f338:	00000000 	.word	0x00000000
  40f33c:	0a0d0a0d 	.word	0x0a0d0a0d
  40f340:	6d6d6f43 	.word	0x6d6d6f43
  40f344:	20646e61 	.word	0x20646e61
  40f348:	6c6c6163 	.word	0x6c6c6163
  40f34c:	203a6465 	.word	0x203a6465
  40f350:	5f4d5054 	.word	0x5f4d5054
  40f354:	61657243 	.word	0x61657243
  40f358:	6e456574 	.word	0x6e456574
  40f35c:	73726f64 	.word	0x73726f64
  40f360:	6e656d65 	.word	0x6e656d65
  40f364:	79654b74 	.word	0x79654b74
  40f368:	72696150 	.word	0x72696150
  40f36c:	00000000 	.word	0x00000000
  40f370:	64616572 	.word	0x64616572
  40f374:	00004b45 	.word	0x00004b45
  40f378:	0a0d0a0d 	.word	0x0a0d0a0d
  40f37c:	6d6d6f43 	.word	0x6d6d6f43
  40f380:	20646e61 	.word	0x20646e61
  40f384:	6c6c6163 	.word	0x6c6c6163
  40f388:	203a6465 	.word	0x203a6465
  40f38c:	5f4d5054 	.word	0x5f4d5054
  40f390:	64616552 	.word	0x64616552
  40f394:	45627550 	.word	0x45627550
  40f398:	0000004b 	.word	0x0000004b
  40f39c:	0a0d0a0d 	.word	0x0a0d0a0d
  40f3a0:	6d6d6f43 	.word	0x6d6d6f43
  40f3a4:	20646e61 	.word	0x20646e61
  40f3a8:	6c6c6163 	.word	0x6c6c6163
  40f3ac:	203a6465 	.word	0x203a6465
  40f3b0:	5f4d5054 	.word	0x5f4d5054
  40f3b4:	5041494f 	.word	0x5041494f
  40f3b8:	00000000 	.word	0x00000000
  40f3bc:	656e6567 	.word	0x656e6567
  40f3c0:	65746172 	.word	0x65746172
  40f3c4:	646e6152 	.word	0x646e6152
  40f3c8:	0000004e 	.word	0x0000004e
  40f3cc:	0a0d0a0d 	.word	0x0a0d0a0d
  40f3d0:	6d6d6f43 	.word	0x6d6d6f43
  40f3d4:	20646e61 	.word	0x20646e61
  40f3d8:	6c6c6163 	.word	0x6c6c6163
  40f3dc:	673a6465 	.word	0x673a6465
  40f3e0:	72656e65 	.word	0x72656e65
  40f3e4:	52657461 	.word	0x52657461
  40f3e8:	4e646e61 	.word	0x4e646e61
  40f3ec:	00000000 	.word	0x00000000
  40f3f0:	656b6174 	.word	0x656b6174
  40f3f4:	656e774f 	.word	0x656e774f
  40f3f8:	69687372 	.word	0x69687372
  40f3fc:	00000070 	.word	0x00000070
  40f400:	0a0d0a0d 	.word	0x0a0d0a0d
  40f404:	6d6d6f43 	.word	0x6d6d6f43
  40f408:	20646e61 	.word	0x20646e61
  40f40c:	6c6c6163 	.word	0x6c6c6163
  40f410:	203a6465 	.word	0x203a6465
  40f414:	5f4d5054 	.word	0x5f4d5054
  40f418:	656b6154 	.word	0x656b6154
  40f41c:	656e774f 	.word	0x656e774f
  40f420:	70696873 	.word	0x70696873
  40f424:	00000000 	.word	0x00000000
  40f428:	61540a0d 	.word	0x61540a0d
  40f42c:	676e696b 	.word	0x676e696b
  40f430:	6e774f20 	.word	0x6e774f20
  40f434:	68737265 	.word	0x68737265
  40f438:	202e7069 	.word	0x202e7069
  40f43c:	61656c50 	.word	0x61656c50
  40f440:	77206573 	.word	0x77206573
  40f444:	2e746961 	.word	0x2e746961
  40f448:	00202e2e 	.word	0x00202e2e
  40f44c:	0a0d0a0d 	.word	0x0a0d0a0d
  40f450:	6d6d6f43 	.word	0x6d6d6f43
  40f454:	20646e61 	.word	0x20646e61
  40f458:	6c6c6163 	.word	0x6c6c6163
  40f45c:	203a6465 	.word	0x203a6465
  40f460:	00007325 	.word	0x00007325
  40f464:	6f630a0d 	.word	0x6f630a0d
  40f468:	6e616d6d 	.word	0x6e616d6d
  40f46c:	6f6e2064 	.word	0x6f6e2064
  40f470:	6f662074 	.word	0x6f662074
  40f474:	3a646e75 	.word	0x3a646e75
  40f478:	00732520 	.word	0x00732520
  40f47c:	73250a0d 	.word	0x73250a0d
  40f480:	69616620 	.word	0x69616620
  40f484:	2164656c 	.word	0x2164656c
  40f488:	00000000 	.word	0x00000000
  40f48c:	50540a0d 	.word	0x50540a0d
  40f490:	55535f4d 	.word	0x55535f4d
  40f494:	53454343 	.word	0x53454343
  40f498:	00000053 	.word	0x00000053
  40f49c:	72700a0d 	.word	0x72700a0d
  40f4a0:	20737365 	.word	0x20737365
  40f4a4:	20796e61 	.word	0x20796e61
  40f4a8:	2079656b 	.word	0x2079656b
  40f4ac:	63206f74 	.word	0x63206f74
  40f4b0:	69746e6f 	.word	0x69746e6f
  40f4b4:	2e65756e 	.word	0x2e65756e
  40f4b8:	00002e2e 	.word	0x00002e2e
  40f4bc:	20200a0d 	.word	0x20200a0d
  40f4c0:	61742020 	.word	0x61742020
  40f4c4:	774f656b 	.word	0x774f656b
  40f4c8:	6e75466e 	.word	0x6e75466e
  40f4cc:	65732063 	.word	0x65732063
  40f4d0:	6e657571 	.word	0x6e657571
  40f4d4:	003a6563 	.word	0x003a6563
  40f4d8:	20200a0d 	.word	0x20200a0d
  40f4dc:	6e616320 	.word	0x6e616320
  40f4e0:	67207427 	.word	0x67207427
  40f4e4:	74207465 	.word	0x74207465
  40f4e8:	63206d70 	.word	0x63206d70
  40f4ec:	62617061 	.word	0x62617061
  40f4f0:	74696c69 	.word	0x74696c69
  40f4f4:	000a0d79 	.word	0x000a0d79
  40f4f8:	50540a0d 	.word	0x50540a0d
  40f4fc:	756d204d 	.word	0x756d204d
  40f500:	62207473 	.word	0x62207473
  40f504:	6c632065 	.word	0x6c632065
  40f508:	65726165 	.word	0x65726165
  40f50c:	65622064 	.word	0x65622064
  40f510:	65726f66 	.word	0x65726f66
  40f514:	4d505420 	.word	0x4d505420
  40f518:	6b61545f 	.word	0x6b61545f
  40f51c:	6e774f65 	.word	0x6e774f65
  40f520:	68737265 	.word	0x68737265
  40f524:	63207069 	.word	0x63207069
  40f528:	616d6d6f 	.word	0x616d6d6f
  40f52c:	0000646e 	.word	0x0000646e
  40f530:	20200a0d 	.word	0x20200a0d
  40f534:	61632020 	.word	0x61632020
  40f538:	2074276e 	.word	0x2074276e
  40f53c:	20746567 	.word	0x20746567
  40f540:	6c627570 	.word	0x6c627570
  40f544:	45206369 	.word	0x45206369
  40f548:	726f646e 	.word	0x726f646e
  40f54c:	656d6573 	.word	0x656d6573
  40f550:	4b20746e 	.word	0x4b20746e
  40f554:	00007965 	.word	0x00007965
  40f558:	646e6962 	.word	0x646e6962
  40f55c:	00303256 	.word	0x00303256
  40f560:	20200a0d 	.word	0x20200a0d
  40f564:	6e652020 	.word	0x6e652020
  40f568:	20726574 	.word	0x20726574
  40f56c:	656e776f 	.word	0x656e776f
  40f570:	75412072 	.word	0x75412072
  40f574:	203a6874 	.word	0x203a6874
  40f578:	00000000 	.word	0x00000000
  40f57c:	20200a0d 	.word	0x20200a0d
  40f580:	6e652020 	.word	0x6e652020
  40f584:	20726574 	.word	0x20726574
  40f588:	204b5253 	.word	0x204b5253
  40f58c:	68747541 	.word	0x68747541
  40f590:	0000203a 	.word	0x0000203a
  40f594:	20200a0d 	.word	0x20200a0d
  40f598:	61742020 	.word	0x61742020
  40f59c:	774f656b 	.word	0x774f656b
  40f5a0:	6e75466e 	.word	0x6e75466e
  40f5a4:	61632063 	.word	0x61632063
  40f5a8:	64656c6c 	.word	0x64656c6c
  40f5ac:	00000000 	.word	0x00000000
  40f5b0:	20200a0d 	.word	0x20200a0d
  40f5b4:	65732020 	.word	0x65732020
  40f5b8:	75466c61 	.word	0x75466c61
  40f5bc:	7320636e 	.word	0x7320636e
  40f5c0:	65757165 	.word	0x65757165
  40f5c4:	3a65636e 	.word	0x3a65636e
  40f5c8:	00000000 	.word	0x00000000
  40f5cc:	0a0d0a0d 	.word	0x0a0d0a0d
  40f5d0:	20202020 	.word	0x20202020
  40f5d4:	6b636970 	.word	0x6b636970
  40f5d8:	73206120 	.word	0x73206120
  40f5dc:	696c6165 	.word	0x696c6165
  40f5e0:	6b20676e 	.word	0x6b20676e
  40f5e4:	28207965 	.word	0x28207965
  40f5e8:	52533d30 	.word	0x52533d30
  40f5ec:	203a294b 	.word	0x203a294b
  40f5f0:	00000000 	.word	0x00000000
  40f5f4:	5041534f 	.word	0x5041534f
  40f5f8:	00000000 	.word	0x00000000
  40f5fc:	20200a0d 	.word	0x20200a0d
  40f600:	6f632020 	.word	0x6f632020
  40f604:	20646c75 	.word	0x20646c75
  40f608:	20746f6e 	.word	0x20746f6e
  40f60c:	61657263 	.word	0x61657263
  40f610:	61206574 	.word	0x61206574
  40f614:	53687475 	.word	0x53687475
  40f618:	69737365 	.word	0x69737365
  40f61c:	00216e6f 	.word	0x00216e6f
  40f620:	20200a0d 	.word	0x20200a0d
  40f624:	65732020 	.word	0x65732020
  40f628:	75466c61 	.word	0x75466c61
  40f62c:	6320636e 	.word	0x6320636e
  40f630:	656c6c61 	.word	0x656c6c61
  40f634:	00000064 	.word	0x00000064
  40f638:	20200a0d 	.word	0x20200a0d
  40f63c:	6e652020 	.word	0x6e652020
  40f640:	20726574 	.word	0x20726574
  40f644:	68747561 	.word	0x68747561
  40f648:	6c617620 	.word	0x6c617620
  40f64c:	66206575 	.word	0x66206575
  40f650:	7320726f 	.word	0x7320726f
  40f654:	656c6165 	.word	0x656c6165
  40f658:	6c622064 	.word	0x6c622064
  40f65c:	203a626f 	.word	0x203a626f
  40f660:	00000000 	.word	0x00000000
  40f664:	0a0d0a0d 	.word	0x0a0d0a0d
  40f668:	20202020 	.word	0x20202020
  40f66c:	41636e65 	.word	0x41636e65
  40f670:	20687475 	.word	0x20687475
  40f674:	636c6163 	.word	0x636c6163
  40f678:	74616c75 	.word	0x74616c75
  40f67c:	3a6e6f69 	.word	0x3a6e6f69
  40f680:	00000000 	.word	0x00000000
  40f684:	0a0d0a0d 	.word	0x0a0d0a0d
  40f688:	20202020 	.word	0x20202020
  40f68c:	65746e65 	.word	0x65746e65
  40f690:	61642072 	.word	0x61642072
  40f694:	74206174 	.word	0x74206174
  40f698:	6573206f 	.word	0x6573206f
  40f69c:	28206c61 	.word	0x28206c61
  40f6a0:	63203034 	.word	0x63203034
  40f6a4:	73726168 	.word	0x73726168
  40f6a8:	78616d20 	.word	0x78616d20
  40f6ac:	00203a29 	.word	0x00203a29
  40f6b0:	6f630a0d 	.word	0x6f630a0d
  40f6b4:	20646c75 	.word	0x20646c75
  40f6b8:	20746f6e 	.word	0x20746f6e
  40f6bc:	20746567 	.word	0x20746567
  40f6c0:	6c616573 	.word	0x6c616573
  40f6c4:	64206465 	.word	0x64206465
  40f6c8:	00617461 	.word	0x00617461
  40f6cc:	756f0a0d 	.word	0x756f0a0d
  40f6d0:	74757074 	.word	0x74757074
  40f6d4:	74756120 	.word	0x74756120
  40f6d8:	61762068 	.word	0x61762068
  40f6dc:	6164696c 	.word	0x6164696c
  40f6e0:	6e6f6974 	.word	0x6e6f6974
  40f6e4:	72726520 	.word	0x72726520
  40f6e8:	0d21726f 	.word	0x0d21726f
  40f6ec:	0000000a 	.word	0x0000000a
  40f6f0:	62610a0d 	.word	0x62610a0d
  40f6f4:	6974726f 	.word	0x6974726f
  40f6f8:	2121676e 	.word	0x2121676e
  40f6fc:	00000a0d 	.word	0x00000a0d
  40f700:	74730a0d 	.word	0x74730a0d
  40f704:	2065726f 	.word	0x2065726f
  40f708:	61746164 	.word	0x61746164
  40f70c:	6f6c6220 	.word	0x6f6c6220
  40f710:	6e692062 	.word	0x6e692062
  40f714:	69687720 	.word	0x69687720
  40f718:	63206863 	.word	0x63206863
  40f71c:	65686361 	.word	0x65686361
  40f720:	746f6c53 	.word	0x746f6c53
  40f724:	2d312820 	.word	0x2d312820
  40f728:	203f2935 	.word	0x203f2935
  40f72c:	00000000 	.word	0x00000000
  40f730:	20200a0d 	.word	0x20200a0d
  40f734:	50542020 	.word	0x50542020
  40f738:	6553204d 	.word	0x6553204d
  40f73c:	43206c61 	.word	0x43206c61
  40f740:	6c706d6f 	.word	0x6c706d6f
  40f744:	64657465 	.word	0x64657465
  40f748:	63755320 	.word	0x63755320
  40f74c:	73736563 	.word	0x73736563
  40f750:	6c6c7566 	.word	0x6c6c7566
  40f754:	0a0d2179 	.word	0x0a0d2179
  40f758:	00000000 	.word	0x00000000
  40f75c:	20200a0d 	.word	0x20200a0d
  40f760:	6e752020 	.word	0x6e752020
  40f764:	6c616553 	.word	0x6c616553
  40f768:	636e7546 	.word	0x636e7546
  40f76c:	71657320 	.word	0x71657320
  40f770:	636e6575 	.word	0x636e6575
  40f774:	00003a65 	.word	0x00003a65
  40f778:	20200a0d 	.word	0x20200a0d
  40f77c:	6e752020 	.word	0x6e752020
  40f780:	6c616573 	.word	0x6c616573
  40f784:	6f6c6220 	.word	0x6f6c6220
  40f788:	72662062 	.word	0x72662062
  40f78c:	77206d6f 	.word	0x77206d6f
  40f790:	68636968 	.word	0x68636968
  40f794:	6f6c5320 	.word	0x6f6c5320
  40f798:	31282074 	.word	0x31282074
  40f79c:	3f29352d 	.word	0x3f29352d
  40f7a0:	00000020 	.word	0x00000020
  40f7a4:	6c730a0d 	.word	0x6c730a0d
  40f7a8:	2520746f 	.word	0x2520746f
  40f7ac:	6f642064 	.word	0x6f642064
  40f7b0:	6e207365 	.word	0x6e207365
  40f7b4:	6820746f 	.word	0x6820746f
  40f7b8:	20657661 	.word	0x20657661
  40f7bc:	61762061 	.word	0x61762061
  40f7c0:	2064696c 	.word	0x2064696c
  40f7c4:	626f6c62 	.word	0x626f6c62
  40f7c8:	00000021 	.word	0x00000021
  40f7cc:	20200a0d 	.word	0x20200a0d
  40f7d0:	6e752020 	.word	0x6e752020
  40f7d4:	6c616553 	.word	0x6c616553
  40f7d8:	636e7546 	.word	0x636e7546
  40f7dc:	6c616320 	.word	0x6c616320
  40f7e0:	0064656c 	.word	0x0064656c
  40f7e4:	6e750a0d 	.word	0x6e750a0d
  40f7e8:	6c616553 	.word	0x6c616553
  40f7ec:	64206465 	.word	0x64206465
  40f7f0:	3a617461 	.word	0x3a617461
  40f7f4:	00732520 	.word	0x00732520
  40f7f8:	20200a0d 	.word	0x20200a0d
  40f7fc:	50542020 	.word	0x50542020
  40f800:	6e55204d 	.word	0x6e55204d
  40f804:	6c616553 	.word	0x6c616553
  40f808:	6d6f4320 	.word	0x6d6f4320
  40f80c:	74656c70 	.word	0x74656c70
  40f810:	53206465 	.word	0x53206465
  40f814:	65636375 	.word	0x65636375
  40f818:	75667373 	.word	0x75667373
  40f81c:	21796c6c 	.word	0x21796c6c
  40f820:	00000a0d 	.word	0x00000a0d
  40f824:	20200a0d 	.word	0x20200a0d
  40f828:	63612020 	.word	0x63612020
  40f82c:	61766974 	.word	0x61766974
  40f830:	652f6574 	.word	0x652f6574
  40f834:	6c62616e 	.word	0x6c62616e
  40f838:	65732065 	.word	0x65732065
  40f83c:	6e657571 	.word	0x6e657571
  40f840:	003a6563 	.word	0x003a6563
  40f844:	73796870 	.word	0x73796870
  40f848:	73657250 	.word	0x73657250
  40f84c:	6572705f 	.word	0x6572705f
  40f850:	746e6573 	.word	0x746e6573
  40f854:	00000000 	.word	0x00000000
  40f858:	6f630a0d 	.word	0x6f630a0d
  40f85c:	20646c75 	.word	0x20646c75
  40f860:	20746f6e 	.word	0x20746f6e
  40f864:	20746573 	.word	0x20746573
  40f868:	73796870 	.word	0x73796870
  40f86c:	6c616369 	.word	0x6c616369
  40f870:	65727020 	.word	0x65727020
  40f874:	636e6573 	.word	0x636e6573
  40f878:	74732065 	.word	0x74732065
  40f87c:	00657461 	.word	0x00657461
  40f880:	73796870 	.word	0x73796870
  40f884:	62616e45 	.word	0x62616e45
  40f888:	0000656c 	.word	0x0000656c
  40f88c:	20200a0d 	.word	0x20200a0d
  40f890:	68702020 	.word	0x68702020
  40f894:	63697379 	.word	0x63697379
  40f898:	65536c61 	.word	0x65536c61
  40f89c:	61654474 	.word	0x61654474
  40f8a0:	76697463 	.word	0x76697463
  40f8a4:	64657461 	.word	0x64657461
  40f8a8:	6c61665f 	.word	0x6c61665f
  40f8ac:	63206573 	.word	0x63206573
  40f8b0:	656c6c61 	.word	0x656c6c61
  40f8b4:	00000064 	.word	0x00000064
  40f8b8:	20200a0d 	.word	0x20200a0d
  40f8bc:	50542020 	.word	0x50542020
  40f8c0:	6e65204d 	.word	0x6e65204d
  40f8c4:	656c6261 	.word	0x656c6261
  40f8c8:	7463612f 	.word	0x7463612f
  40f8cc:	74617669 	.word	0x74617669
  40f8d0:	6f432065 	.word	0x6f432065
  40f8d4:	656c706d 	.word	0x656c706d
  40f8d8:	20646574 	.word	0x20646574
  40f8dc:	63637553 	.word	0x63637553
  40f8e0:	66737365 	.word	0x66737365
  40f8e4:	796c6c75 	.word	0x796c6c75
  40f8e8:	000a0d21 	.word	0x000a0d21
  40f8ec:	20200a0d 	.word	0x20200a0d
  40f8f0:	6f792020 	.word	0x6f792020
  40f8f4:	616d2075 	.word	0x616d2075
  40f8f8:	656e2079 	.word	0x656e2079
  40f8fc:	74206465 	.word	0x74206465
  40f900:	6572206f 	.word	0x6572206f
  40f904:	20746573 	.word	0x20746573
  40f908:	20656874 	.word	0x20656874
  40f90c:	204d5054 	.word	0x204d5054
  40f910:	63206f74 	.word	0x63206f74
  40f914:	6c706d6f 	.word	0x6c706d6f
  40f918:	20657465 	.word	0x20657465
  40f91c:	73696874 	.word	0x73696874
  40f920:	74636120 	.word	0x74636120
  40f924:	216e6f69 	.word	0x216e6f69
  40f928:	0a0d2121 	.word	0x0a0d2121
  40f92c:	00000000 	.word	0x00000000
  40f930:	20200a0d 	.word	0x20200a0d
  40f934:	69642020 	.word	0x69642020
  40f938:	6c626173 	.word	0x6c626173
  40f93c:	65642f65 	.word	0x65642f65
  40f940:	69746361 	.word	0x69746361
  40f944:	65746176 	.word	0x65746176
  40f948:	71657320 	.word	0x71657320
  40f94c:	636e6575 	.word	0x636e6575
  40f950:	00003a65 	.word	0x00003a65
  40f954:	73796870 	.word	0x73796870
  40f958:	44746553 	.word	0x44746553
  40f95c:	74636165 	.word	0x74636165
  40f960:	7572745f 	.word	0x7572745f
  40f964:	00000065 	.word	0x00000065
  40f968:	20200a0d 	.word	0x20200a0d
  40f96c:	68702020 	.word	0x68702020
  40f970:	63697379 	.word	0x63697379
  40f974:	69446c61 	.word	0x69446c61
  40f978:	6c626173 	.word	0x6c626173
  40f97c:	61632065 	.word	0x61632065
  40f980:	64656c6c 	.word	0x64656c6c
  40f984:	00000000 	.word	0x00000000
  40f988:	20200a0d 	.word	0x20200a0d
  40f98c:	50542020 	.word	0x50542020
  40f990:	6964204d 	.word	0x6964204d
  40f994:	6c626173 	.word	0x6c626173
  40f998:	65642f65 	.word	0x65642f65
  40f99c:	69746361 	.word	0x69746361
  40f9a0:	65746176 	.word	0x65746176
  40f9a4:	6d6f4320 	.word	0x6d6f4320
  40f9a8:	74656c70 	.word	0x74656c70
  40f9ac:	53206465 	.word	0x53206465
  40f9b0:	65636375 	.word	0x65636375
  40f9b4:	75667373 	.word	0x75667373
  40f9b8:	21796c6c 	.word	0x21796c6c
  40f9bc:	00000a0d 	.word	0x00000a0d
  40f9c0:	20200a0d 	.word	0x20200a0d
  40f9c4:	50542020 	.word	0x50542020
  40f9c8:	72435f4d 	.word	0x72435f4d
  40f9cc:	65746165 	.word	0x65746165
  40f9d0:	70617257 	.word	0x70617257
  40f9d4:	2079654b 	.word	0x2079654b
  40f9d8:	75716573 	.word	0x75716573
  40f9dc:	65636e65 	.word	0x65636e65
  40f9e0:	000a0d3a 	.word	0x000a0d3a
  40f9e4:	0a0d0a0d 	.word	0x0a0d0a0d
  40f9e8:	20202020 	.word	0x20202020
  40f9ec:	6b636970 	.word	0x6b636970
  40f9f0:	70206120 	.word	0x70206120
  40f9f4:	6e657261 	.word	0x6e657261
  40f9f8:	656b2074 	.word	0x656b2074
  40f9fc:	30282079 	.word	0x30282079
  40fa00:	4b52533d 	.word	0x4b52533d
  40fa04:	00203a29 	.word	0x00203a29
  40fa08:	20200a0d 	.word	0x20200a0d
  40fa0c:	72632020 	.word	0x72632020
  40fa10:	65746165 	.word	0x65746165
  40fa14:	70617257 	.word	0x70617257
  40fa18:	636e7546 	.word	0x636e7546
  40fa1c:	6c616320 	.word	0x6c616320
  40fa20:	0064656c 	.word	0x0064656c
  40fa24:	20200a0d 	.word	0x20200a0d
  40fa28:	6e652020 	.word	0x6e652020
  40fa2c:	20726574 	.word	0x20726574
  40fa30:	2079656b 	.word	0x2079656b
  40fa34:	7267696d 	.word	0x7267696d
  40fa38:	6f697461 	.word	0x6f697461
  40fa3c:	7541206e 	.word	0x7541206e
  40fa40:	203a6874 	.word	0x203a6874
  40fa44:	00000000 	.word	0x00000000
  40fa48:	20200a0d 	.word	0x20200a0d
  40fa4c:	6e652020 	.word	0x6e652020
  40fa50:	20726574 	.word	0x20726574
  40fa54:	2079656b 	.word	0x2079656b
  40fa58:	67617375 	.word	0x67617375
  40fa5c:	75412065 	.word	0x75412065
  40fa60:	203a6874 	.word	0x203a6874
  40fa64:	00000000 	.word	0x00000000
  40fa68:	0a0d0a0d 	.word	0x0a0d0a0d
  40fa6c:	20202020 	.word	0x20202020
  40fa70:	61657375 	.word	0x61657375
  40fa74:	75416567 	.word	0x75416567
  40fa78:	63206874 	.word	0x63206874
  40fa7c:	75636c61 	.word	0x75636c61
  40fa80:	6974616c 	.word	0x6974616c
  40fa84:	003a6e6f 	.word	0x003a6e6f
  40fa88:	0a0d0a0d 	.word	0x0a0d0a0d
  40fa8c:	20202020 	.word	0x20202020
  40fa90:	7267696d 	.word	0x7267696d
  40fa94:	6f697461 	.word	0x6f697461
  40fa98:	7475416e 	.word	0x7475416e
  40fa9c:	61632068 	.word	0x61632068
  40faa0:	6c75636c 	.word	0x6c75636c
  40faa4:	6f697461 	.word	0x6f697461
  40faa8:	00003a6e 	.word	0x00003a6e
  40faac:	20200a0d 	.word	0x20200a0d
  40fab0:	3a312020 	.word	0x3a312020
  40fab4:	6f747320 	.word	0x6f747320
  40fab8:	65676172 	.word	0x65676172
  40fabc:	00000000 	.word	0x00000000
  40fac0:	20200a0d 	.word	0x20200a0d
  40fac4:	3a322020 	.word	0x3a322020
  40fac8:	67697320 	.word	0x67697320
  40facc:	676e696e 	.word	0x676e696e
  40fad0:	20202020 	.word	0x20202020
  40fad4:	00000000 	.word	0x00000000
  40fad8:	0a0d0a0d 	.word	0x0a0d0a0d
  40fadc:	20202020 	.word	0x20202020
  40fae0:	61656c70 	.word	0x61656c70
  40fae4:	70206573 	.word	0x70206573
  40fae8:	206b6369 	.word	0x206b6369
  40faec:	656b2061 	.word	0x656b2061
  40faf0:	79742079 	.word	0x79742079
  40faf4:	203a6570 	.word	0x203a6570
  40faf8:	00000000 	.word	0x00000000
  40fafc:	6e690a0d 	.word	0x6e690a0d
  40fb00:	696c6176 	.word	0x696c6176
  40fb04:	706f2064 	.word	0x706f2064
  40fb08:	6e6f6974 	.word	0x6e6f6974
  40fb0c:	00000000 	.word	0x00000000
  40fb10:	20200a0d 	.word	0x20200a0d
  40fb14:	3a312020 	.word	0x3a312020
  40fb18:	67696d20 	.word	0x67696d20
  40fb1c:	61746172 	.word	0x61746172
  40fb20:	00656c62 	.word	0x00656c62
  40fb24:	20200a0d 	.word	0x20200a0d
  40fb28:	3a322020 	.word	0x3a322020
  40fb2c:	6e6f6e20 	.word	0x6e6f6e20
  40fb30:	67696d2d 	.word	0x67696d2d
  40fb34:	61746172 	.word	0x61746172
  40fb38:	00656c62 	.word	0x00656c62
  40fb3c:	0a0d0a0d 	.word	0x0a0d0a0d
  40fb40:	20202020 	.word	0x20202020
  40fb44:	61656c70 	.word	0x61656c70
  40fb48:	70206573 	.word	0x70206573
  40fb4c:	206b6369 	.word	0x206b6369
  40fb50:	656b2061 	.word	0x656b2061
  40fb54:	706f2079 	.word	0x706f2079
  40fb58:	6e6f6974 	.word	0x6e6f6974
  40fb5c:	0000203a 	.word	0x0000203a
  40fb60:	20200a0d 	.word	0x20200a0d
  40fb64:	3a312020 	.word	0x3a312020
  40fb68:	74756120 	.word	0x74756120
  40fb6c:	74614468 	.word	0x74614468
  40fb70:	61735561 	.word	0x61735561
  40fb74:	3d206567 	.word	0x3d206567
  40fb78:	4d505420 	.word	0x4d505420
  40fb7c:	5455415f 	.word	0x5455415f
  40fb80:	4c415f48 	.word	0x4c415f48
  40fb84:	53594157 	.word	0x53594157
  40fb88:	00000000 	.word	0x00000000
  40fb8c:	20200a0d 	.word	0x20200a0d
  40fb90:	3a322020 	.word	0x3a322020
  40fb94:	74756120 	.word	0x74756120
  40fb98:	74614468 	.word	0x74614468
  40fb9c:	61735561 	.word	0x61735561
  40fba0:	3d206567 	.word	0x3d206567
  40fba4:	4d505420 	.word	0x4d505420
  40fba8:	5455415f 	.word	0x5455415f
  40fbac:	454e5f48 	.word	0x454e5f48
  40fbb0:	00524556 	.word	0x00524556
  40fbb4:	20200a0d 	.word	0x20200a0d
  40fbb8:	72652020 	.word	0x72652020
  40fbbc:	20726f72 	.word	0x20726f72
  40fbc0:	61657263 	.word	0x61657263
  40fbc4:	676e6974 	.word	0x676e6974
  40fbc8:	79656b20 	.word	0x79656b20
  40fbcc:	00000021 	.word	0x00000021
  40fbd0:	74730a0d 	.word	0x74730a0d
  40fbd4:	2065726f 	.word	0x2065726f
  40fbd8:	2079656b 	.word	0x2079656b
  40fbdc:	77206e69 	.word	0x77206e69
  40fbe0:	68636968 	.word	0x68636968
  40fbe4:	63616320 	.word	0x63616320
  40fbe8:	6c536568 	.word	0x6c536568
  40fbec:	2820746f 	.word	0x2820746f
  40fbf0:	29352d31 	.word	0x29352d31
  40fbf4:	0000203f 	.word	0x0000203f
  40fbf8:	20200a0d 	.word	0x20200a0d
  40fbfc:	50542020 	.word	0x50542020
  40fc00:	7243204d 	.word	0x7243204d
  40fc04:	65746165 	.word	0x65746165
  40fc08:	61725720 	.word	0x61725720
  40fc0c:	79654b70 	.word	0x79654b70
  40fc10:	6d6f4320 	.word	0x6d6f4320
  40fc14:	74656c70 	.word	0x74656c70
  40fc18:	53206465 	.word	0x53206465
  40fc1c:	65636375 	.word	0x65636375
  40fc20:	75667373 	.word	0x75667373
  40fc24:	21796c6c 	.word	0x21796c6c
  40fc28:	00000a0d 	.word	0x00000a0d
  40fc2c:	20200a0d 	.word	0x20200a0d
  40fc30:	50542020 	.word	0x50542020
  40fc34:	6f4c5f4d 	.word	0x6f4c5f4d
  40fc38:	654b6461 	.word	0x654b6461
  40fc3c:	65732079 	.word	0x65732079
  40fc40:	6e657571 	.word	0x6e657571
  40fc44:	003a6563 	.word	0x003a6563
  40fc48:	0a0d0a0d 	.word	0x0a0d0a0d
  40fc4c:	64616f6c 	.word	0x64616f6c
  40fc50:	79656b20 	.word	0x79656b20
  40fc54:	6f726620 	.word	0x6f726620
  40fc58:	6877206d 	.word	0x6877206d
  40fc5c:	20686369 	.word	0x20686369
  40fc60:	68636163 	.word	0x68636163
  40fc64:	6f6c5365 	.word	0x6f6c5365
  40fc68:	31282074 	.word	0x31282074
  40fc6c:	3f29352d 	.word	0x3f29352d
  40fc70:	00000020 	.word	0x00000020
  40fc74:	61630a0d 	.word	0x61630a0d
  40fc78:	53656863 	.word	0x53656863
  40fc7c:	20746f6c 	.word	0x20746f6c
  40fc80:	64206425 	.word	0x64206425
  40fc84:	2073656f 	.word	0x2073656f
  40fc88:	20746f6e 	.word	0x20746f6e
  40fc8c:	65766168 	.word	0x65766168
  40fc90:	76206120 	.word	0x76206120
  40fc94:	64696c61 	.word	0x64696c61
  40fc98:	79656b20 	.word	0x79656b20
  40fc9c:	00000021 	.word	0x00000021
  40fca0:	0a0d0a0d 	.word	0x0a0d0a0d
  40fca4:	20202020 	.word	0x20202020
  40fca8:	6f727265 	.word	0x6f727265
  40fcac:	72632072 	.word	0x72632072
  40fcb0:	69746165 	.word	0x69746165
  40fcb4:	6120676e 	.word	0x6120676e
  40fcb8:	53687475 	.word	0x53687475
  40fcbc:	69737365 	.word	0x69737365
  40fcc0:	00006e6f 	.word	0x00006e6f
  40fcc4:	72650a0d 	.word	0x72650a0d
  40fcc8:	20726f72 	.word	0x20726f72
  40fccc:	64616572 	.word	0x64616572
  40fcd0:	20676e69 	.word	0x20676e69
  40fcd4:	2079656b 	.word	0x2079656b
  40fcd8:	6d6f7266 	.word	0x6d6f7266
  40fcdc:	63616320 	.word	0x63616320
  40fce0:	6c536568 	.word	0x6c536568
  40fce4:	2520746f 	.word	0x2520746f
  40fce8:	00002164 	.word	0x00002164
  40fcec:	20200a0d 	.word	0x20200a0d
  40fcf0:	72652020 	.word	0x72652020
  40fcf4:	20726f72 	.word	0x20726f72
  40fcf8:	64616f6c 	.word	0x64616f6c
  40fcfc:	20676e69 	.word	0x20676e69
  40fd00:	2179656b 	.word	0x2179656b
  40fd04:	00000000 	.word	0x00000000
  40fd08:	20200a0d 	.word	0x20200a0d
  40fd0c:	50542020 	.word	0x50542020
  40fd10:	6f4c204d 	.word	0x6f4c204d
  40fd14:	4b206461 	.word	0x4b206461
  40fd18:	43207965 	.word	0x43207965
  40fd1c:	6c706d6f 	.word	0x6c706d6f
  40fd20:	64657465 	.word	0x64657465
  40fd24:	63755320 	.word	0x63755320
  40fd28:	73736563 	.word	0x73736563
  40fd2c:	6c6c7566 	.word	0x6c6c7566
  40fd30:	0a0d2179 	.word	0x0a0d2179
  40fd34:	00000000 	.word	0x00000000
  40fd38:	20200a0d 	.word	0x20200a0d
  40fd3c:	50542020 	.word	0x50542020
  40fd40:	6f465f4d 	.word	0x6f465f4d
  40fd44:	43656372 	.word	0x43656372
  40fd48:	7261656c 	.word	0x7261656c
  40fd4c:	71657320 	.word	0x71657320
  40fd50:	636e6575 	.word	0x636e6575
  40fd54:	61632065 	.word	0x61632065
  40fd58:	64656c6c 	.word	0x64656c6c
  40fd5c:	00000000 	.word	0x00000000
  40fd60:	73796870 	.word	0x73796870
  40fd64:	73657250 	.word	0x73657250
  40fd68:	746f6e5f 	.word	0x746f6e5f
  40fd6c:	73657270 	.word	0x73657270
  40fd70:	00746e65 	.word	0x00746e65
  40fd74:	6f630a0d 	.word	0x6f630a0d
  40fd78:	20646c75 	.word	0x20646c75
  40fd7c:	20746f6e 	.word	0x20746f6e
  40fd80:	6e727574 	.word	0x6e727574
  40fd84:	66666f20 	.word	0x66666f20
  40fd88:	79687020 	.word	0x79687020
  40fd8c:	61636973 	.word	0x61636973
  40fd90:	7270206c 	.word	0x7270206c
  40fd94:	6e657365 	.word	0x6e657365
  40fd98:	73206563 	.word	0x73206563
  40fd9c:	65746174 	.word	0x65746174
  40fda0:	00000000 	.word	0x00000000
  40fda4:	20200a0d 	.word	0x20200a0d
  40fda8:	6f6e2020 	.word	0x6f6e2020
  40fdac:	203a6574 	.word	0x203a6574
  40fdb0:	204d5054 	.word	0x204d5054
  40fdb4:	6e207369 	.word	0x6e207369
  40fdb8:	6420776f 	.word	0x6420776f
  40fdbc:	62617369 	.word	0x62617369
  40fdc0:	2064656c 	.word	0x2064656c
  40fdc4:	6564202f 	.word	0x6564202f
  40fdc8:	69746361 	.word	0x69746361
  40fdcc:	65746176 	.word	0x65746176
  40fdd0:	0a0d2164 	.word	0x0a0d2164
  40fdd4:	00000000 	.word	0x00000000
  40fdd8:	20200a0d 	.word	0x20200a0d
  40fddc:	50542020 	.word	0x50542020
  40fde0:	6f46204d 	.word	0x6f46204d
  40fde4:	20656372 	.word	0x20656372
  40fde8:	61656c43 	.word	0x61656c43
  40fdec:	6f432072 	.word	0x6f432072
  40fdf0:	656c706d 	.word	0x656c706d
  40fdf4:	20646574 	.word	0x20646574
  40fdf8:	63637553 	.word	0x63637553
  40fdfc:	66737365 	.word	0x66737365
  40fe00:	796c6c75 	.word	0x796c6c75
  40fe04:	000a0d21 	.word	0x000a0d21
  40fe08:	0a0d0a0d 	.word	0x0a0d0a0d
  40fe0c:	20202020 	.word	0x20202020
  40fe10:	656c6573 	.word	0x656c6573
  40fe14:	61207463 	.word	0x61207463
  40fe18:	79656b20 	.word	0x79656b20
  40fe1c:	646e6148 	.word	0x646e6148
  40fe20:	203a656c 	.word	0x203a656c
  40fe24:	00000000 	.word	0x00000000
  40fe28:	0a0d0a0d 	.word	0x0a0d0a0d
  40fe2c:	20202020 	.word	0x20202020
  40fe30:	50746567 	.word	0x50746567
  40fe34:	654b6275 	.word	0x654b6275
  40fe38:	69203a79 	.word	0x69203a79
  40fe3c:	6c61766e 	.word	0x6c61766e
  40fe40:	6b206469 	.word	0x6b206469
  40fe44:	61487965 	.word	0x61487965
  40fe48:	656c646e 	.word	0x656c646e
  40fe4c:	6f6c7320 	.word	0x6f6c7320
  40fe50:	00000074 	.word	0x00000074
  40fe54:	20200a0d 	.word	0x20200a0d
  40fe58:	65672020 	.word	0x65672020
  40fe5c:	62755074 	.word	0x62755074
  40fe60:	4679654b 	.word	0x4679654b
  40fe64:	20636e75 	.word	0x20636e75
  40fe68:	6c6c6163 	.word	0x6c6c6163
  40fe6c:	003a6465 	.word	0x003a6465
  40fe70:	20200a0d 	.word	0x20200a0d
  40fe74:	50542020 	.word	0x50542020
  40fe78:	65475f4d 	.word	0x65475f4d
  40fe7c:	62755074 	.word	0x62755074
  40fe80:	2079654b 	.word	0x2079654b
  40fe84:	6c696166 	.word	0x6c696166
  40fe88:	00216465 	.word	0x00216465
  40fe8c:	20200a0d 	.word	0x20200a0d
  40fe90:	69732020 	.word	0x69732020
  40fe94:	73206e67 	.word	0x73206e67
  40fe98:	65757165 	.word	0x65757165
  40fe9c:	3a65636e 	.word	0x3a65636e
  40fea0:	00000000 	.word	0x00000000
  40fea4:	0a0d0a0d 	.word	0x0a0d0a0d
  40fea8:	20202020 	.word	0x20202020
  40feac:	6b636970 	.word	0x6b636970
  40feb0:	73206120 	.word	0x73206120
  40feb4:	696e6769 	.word	0x696e6769
  40feb8:	6b20676e 	.word	0x6b20676e
  40febc:	203a7965 	.word	0x203a7965
  40fec0:	00000000 	.word	0x00000000
  40fec4:	0a0d0a0d 	.word	0x0a0d0a0d
  40fec8:	20202020 	.word	0x20202020
  40fecc:	65746e65 	.word	0x65746e65
  40fed0:	61642072 	.word	0x61642072
  40fed4:	74206174 	.word	0x74206174
  40fed8:	6973206f 	.word	0x6973206f
  40fedc:	28206e67 	.word	0x28206e67
  40fee0:	63203034 	.word	0x63203034
  40fee4:	73726168 	.word	0x73726168
  40fee8:	78616d20 	.word	0x78616d20
  40feec:	00203a29 	.word	0x00203a29
  40fef0:	20200a0d 	.word	0x20200a0d
  40fef4:	69732020 	.word	0x69732020
  40fef8:	65206e67 	.word	0x65206e67
  40fefc:	726f7272 	.word	0x726f7272
  40ff00:	00000021 	.word	0x00000021
  40ff04:	74730a0d 	.word	0x74730a0d
  40ff08:	2065726f 	.word	0x2065726f
  40ff0c:	6e676973 	.word	0x6e676973
  40ff10:	72757461 	.word	0x72757461
  40ff14:	6e692065 	.word	0x6e692065
  40ff18:	69687720 	.word	0x69687720
  40ff1c:	63206863 	.word	0x63206863
  40ff20:	65686361 	.word	0x65686361
  40ff24:	746f6c53 	.word	0x746f6c53
  40ff28:	2d312820 	.word	0x2d312820
  40ff2c:	203f2935 	.word	0x203f2935
  40ff30:	00000000 	.word	0x00000000
  40ff34:	20200a0d 	.word	0x20200a0d
  40ff38:	50542020 	.word	0x50542020
  40ff3c:	6953204d 	.word	0x6953204d
  40ff40:	43206e67 	.word	0x43206e67
  40ff44:	6c706d6f 	.word	0x6c706d6f
  40ff48:	64657465 	.word	0x64657465
  40ff4c:	63755320 	.word	0x63755320
  40ff50:	73736563 	.word	0x73736563
  40ff54:	6c6c7566 	.word	0x6c6c7566
  40ff58:	0a0d2179 	.word	0x0a0d2179
  40ff5c:	00000000 	.word	0x00000000
  40ff60:	50746567 	.word	0x50746567
  40ff64:	654b6275 	.word	0x654b6275
  40ff68:	00000079 	.word	0x00000079
  40ff6c:	0a0d0a0d 	.word	0x0a0d0a0d
  40ff70:	20202020 	.word	0x20202020
  40ff74:	6f727265 	.word	0x6f727265
  40ff78:	65722072 	.word	0x65722072
  40ff7c:	65697274 	.word	0x65697274
  40ff80:	676e6976 	.word	0x676e6976
  40ff84:	62757020 	.word	0x62757020
  40ff88:	2063696c 	.word	0x2063696c
  40ff8c:	2179656b 	.word	0x2179656b
  40ff90:	00000000 	.word	0x00000000
  40ff94:	0a0d0a0d 	.word	0x0a0d0a0d
  40ff98:	20202020 	.word	0x20202020
  40ff9c:	65746e65 	.word	0x65746e65
  40ffa0:	69732072 	.word	0x69732072
  40ffa4:	74616e67 	.word	0x74616e67
  40ffa8:	20657275 	.word	0x20657275
  40ffac:	69726576 	.word	0x69726576
  40ffb0:	61636966 	.word	0x61636966
  40ffb4:	6e6f6974 	.word	0x6e6f6974
  40ffb8:	74616420 	.word	0x74616420
  40ffbc:	34282061 	.word	0x34282061
  40ffc0:	68632030 	.word	0x68632030
  40ffc4:	20737261 	.word	0x20737261
  40ffc8:	2978616d 	.word	0x2978616d
  40ffcc:	0000203a 	.word	0x0000203a
  40ffd0:	20200a0d 	.word	0x20200a0d
  40ffd4:	65762020 	.word	0x65762020
  40ffd8:	79666972 	.word	0x79666972
  40ffdc:	67697320 	.word	0x67697320
  40ffe0:	7375206e 	.word	0x7375206e
  40ffe4:	20676e69 	.word	0x20676e69
  40ffe8:	6e676973 	.word	0x6e676973
  40ffec:	72757461 	.word	0x72757461
  40fff0:	72662065 	.word	0x72662065
  40fff4:	77206d6f 	.word	0x77206d6f
  40fff8:	68636968 	.word	0x68636968
  40fffc:	63616320 	.word	0x63616320
  410000:	6c536568 	.word	0x6c536568
  410004:	2820746f 	.word	0x2820746f
  410008:	29352d31 	.word	0x29352d31
  41000c:	0000203f 	.word	0x0000203f
  410010:	61630a0d 	.word	0x61630a0d
  410014:	53656863 	.word	0x53656863
  410018:	20746f6c 	.word	0x20746f6c
  41001c:	64206425 	.word	0x64206425
  410020:	2073656f 	.word	0x2073656f
  410024:	20746f6e 	.word	0x20746f6e
  410028:	65766168 	.word	0x65766168
  41002c:	76206120 	.word	0x76206120
  410030:	64696c61 	.word	0x64696c61
  410034:	67697320 	.word	0x67697320
  410038:	7574616e 	.word	0x7574616e
  41003c:	00216572 	.word	0x00216572
  410040:	72650a0d 	.word	0x72650a0d
  410044:	20726f72 	.word	0x20726f72
  410048:	64616572 	.word	0x64616572
  41004c:	20676e69 	.word	0x20676e69
  410050:	6e676973 	.word	0x6e676973
  410054:	72757461 	.word	0x72757461
  410058:	72662065 	.word	0x72662065
  41005c:	63206d6f 	.word	0x63206d6f
  410060:	65686361 	.word	0x65686361
  410064:	746f6c53 	.word	0x746f6c53
  410068:	21642520 	.word	0x21642520
  41006c:	00000000 	.word	0x00000000
  410070:	20200a0d 	.word	0x20200a0d
  410074:	65762020 	.word	0x65762020
  410078:	79666972 	.word	0x79666972
  41007c:	6e676953 	.word	0x6e676953
  410080:	636e7546 	.word	0x636e7546
  410084:	6c616320 	.word	0x6c616320
  410088:	3a64656c 	.word	0x3a64656c
  41008c:	00000000 	.word	0x00000000
  410090:	20200a0d 	.word	0x20200a0d
  410094:	72652020 	.word	0x72652020
  410098:	20726f72 	.word	0x20726f72
  41009c:	69726576 	.word	0x69726576
  4100a0:	6e697966 	.word	0x6e697966
  4100a4:	69732067 	.word	0x69732067
  4100a8:	74616e67 	.word	0x74616e67
  4100ac:	21657275 	.word	0x21657275
  4100b0:	00000000 	.word	0x00000000
  4100b4:	20200a0d 	.word	0x20200a0d
  4100b8:	69732020 	.word	0x69732020
  4100bc:	74616e67 	.word	0x74616e67
  4100c0:	20657275 	.word	0x20657275
  4100c4:	69726576 	.word	0x69726576
  4100c8:	61636966 	.word	0x61636966
  4100cc:	6e6f6974 	.word	0x6e6f6974
  4100d0:	6d6f6320 	.word	0x6d6f6320
  4100d4:	74656c70 	.word	0x74656c70
  4100d8:	00002165 	.word	0x00002165
  4100dc:	6c620a0d 	.word	0x6c620a0d
  4100e0:	6953626f 	.word	0x6953626f
  4100e4:	6920657a 	.word	0x6920657a
  4100e8:	64252073 	.word	0x64252073
  4100ec:	00000000 	.word	0x00000000
  4100f0:	72770a0d 	.word	0x72770a0d
  4100f4:	6e697469 	.word	0x6e697469
  4100f8:	6c622067 	.word	0x6c622067
  4100fc:	7420626f 	.word	0x7420626f
  410100:	564e206f 	.word	0x564e206f
  410104:	6c73204d 	.word	0x6c73204d
  410108:	2520746f 	.word	0x2520746f
  41010c:	2e2e2e64 	.word	0x2e2e2e64
  410110:	00000000 	.word	0x00000000
  410114:	72770a0d 	.word	0x72770a0d
  410118:	6e697469 	.word	0x6e697469
  41011c:	6f642067 	.word	0x6f642067
  410120:	0021656e 	.word	0x0021656e
  410124:	69730a0d 	.word	0x69730a0d
  410128:	74616e67 	.word	0x74616e67
  41012c:	53657275 	.word	0x53657275
  410130:	20657a69 	.word	0x20657a69
  410134:	25207369 	.word	0x25207369
  410138:	00000064 	.word	0x00000064
  41013c:	72770a0d 	.word	0x72770a0d
  410140:	6e697469 	.word	0x6e697469
  410144:	69732067 	.word	0x69732067
  410148:	74616e67 	.word	0x74616e67
  41014c:	20657275 	.word	0x20657275
  410150:	45206f74 	.word	0x45206f74
  410154:	4f525045 	.word	0x4f525045
  410158:	6c73204d 	.word	0x6c73204d
  41015c:	2520746f 	.word	0x2520746f
  410160:	2e2e2e64 	.word	0x2e2e2e64
  410164:	00000000 	.word	0x00000000
  410168:	656b0a0d 	.word	0x656b0a0d
  41016c:	7a695379 	.word	0x7a695379
  410170:	73692065 	.word	0x73692065
  410174:	00642520 	.word	0x00642520
  410178:	72770a0d 	.word	0x72770a0d
  41017c:	6e697469 	.word	0x6e697469
  410180:	656b2067 	.word	0x656b2067
  410184:	6f742079 	.word	0x6f742079
  410188:	4d564e20 	.word	0x4d564e20
  41018c:	6f6c7320 	.word	0x6f6c7320
  410190:	64252074 	.word	0x64252074
  410194:	002e2e2e 	.word	0x002e2e2e
  410198:	74206425 	.word	0x74206425
  41019c:	73656972 	.word	0x73656972
  4101a0:	00000a0d 	.word	0x00000a0d
  4101a4:	6f740a0d 	.word	0x6f740a0d
  4101a8:	4d505420 	.word	0x4d505420
  4101ac:	0000003a 	.word	0x0000003a
  4101b0:	6c500a0d 	.word	0x6c500a0d
  4101b4:	65736165 	.word	0x65736165
  4101b8:	69617720 	.word	0x69617720
  4101bc:	47202e74 	.word	0x47202e74
  4101c0:	72656e65 	.word	0x72656e65
  4101c4:	6e697461 	.word	0x6e697461
  4101c8:	52532067 	.word	0x52532067
  4101cc:	2e2e204b 	.word	0x2e2e204b
  4101d0:	0000002e 	.word	0x0000002e
  4101d4:	6c500a0d 	.word	0x6c500a0d
  4101d8:	65736165 	.word	0x65736165
  4101dc:	69617720 	.word	0x69617720
  4101e0:	47202e74 	.word	0x47202e74
  4101e4:	72656e65 	.word	0x72656e65
  4101e8:	6e697461 	.word	0x6e697461
  4101ec:	656b2067 	.word	0x656b2067
  4101f0:	2e2e2079 	.word	0x2e2e2079
  4101f4:	0000002e 	.word	0x0000002e
  4101f8:	69660a0d 	.word	0x69660a0d
  4101fc:	20747372 	.word	0x20747372
  410200:	74697277 	.word	0x74697277
  410204:	74732065 	.word	0x74732065
  410208:	42747261 	.word	0x42747261
  41020c:	74207469 	.word	0x74207469
  410210:	206b6f6f 	.word	0x206b6f6f
  410214:	00000000 	.word	0x00000000
  410218:	726f6261 	.word	0x726f6261
  41021c:	676e6974 	.word	0x676e6974
  410220:	6d782820 	.word	0x6d782820
  410224:	41207469 	.word	0x41207469
  410228:	31204b43 	.word	0x31204b43
  41022c:	000a0d29 	.word	0x000a0d29
  410230:	20646162 	.word	0x20646162
  410234:	61726170 	.word	0x61726170
  410238:	7a69536d 	.word	0x7a69536d
  41023c:	64252865 	.word	0x64252865
  410240:	000a0d29 	.word	0x000a0d29
  410244:	72660a0d 	.word	0x72660a0d
  410248:	54206d6f 	.word	0x54206d6f
  41024c:	003a4d50 	.word	0x003a4d50
  410250:	4a325b1b 	.word	0x4a325b1b
  410254:	00000000 	.word	0x00000000
  410258:	00485b1b 	.word	0x00485b1b
  41025c:	20200a0d 	.word	0x20200a0d
  410260:	57542020 	.word	0x57542020
  410264:	65442049 	.word	0x65442049
  410268:	66206f6d 	.word	0x66206f6d
  41026c:	5420726f 	.word	0x5420726f
  410270:	2d204d50 	.word	0x2d204d50
  410274:	72655620 	.word	0x72655620
  410278:	6e6f6973 	.word	0x6e6f6973
  41027c:	302e3220 	.word	0x302e3220
  410280:	00000000 	.word	0x00000000
  410284:	20200a0d 	.word	0x20200a0d
  410288:	6f662820 	.word	0x6f662820
  41028c:	32332072 	.word	0x32332072
  410290:	332f3430 	.word	0x332f3430
  410294:	20353032 	.word	0x20353032
  410298:	20495754 	.word	0x20495754
  41029c:	746f7270 	.word	0x746f7270
  4102a0:	6c6f636f 	.word	0x6c6f636f
  4102a4:	6c6e6f20 	.word	0x6c6e6f20
  4102a8:	00002979 	.word	0x00002979
  4102ac:	54200a0d 	.word	0x54200a0d
  4102b0:	65736568 	.word	0x65736568
  4102b4:	65726120 	.word	0x65726120
  4102b8:	6c6c6120 	.word	0x6c6c6120
  4102bc:	61766120 	.word	0x61766120
  4102c0:	62616c69 	.word	0x62616c69
  4102c4:	6320656c 	.word	0x6320656c
  4102c8:	616d6d6f 	.word	0x616d6d6f
  4102cc:	3a73646e 	.word	0x3a73646e
  4102d0:	00000000 	.word	0x00000000
  4102d4:	0a0d0a0d 	.word	0x0a0d0a0d
  4102d8:	00000000 	.word	0x00000000
  4102dc:	20310a0d 	.word	0x20310a0d
  4102e0:	4d505420 	.word	0x4d505420
  4102e4:	6174535f 	.word	0x6174535f
  4102e8:	70757472 	.word	0x70757472
  4102ec:	5f545328 	.word	0x5f545328
  4102f0:	41454c43 	.word	0x41454c43
  4102f4:	00002952 	.word	0x00002952
  4102f8:	20320a0d 	.word	0x20320a0d
  4102fc:	4d505420 	.word	0x4d505420
  410300:	6e6f435f 	.word	0x6e6f435f
  410304:	756e6974 	.word	0x756e6974
  410308:	6c655365 	.word	0x6c655365
  41030c:	73655466 	.word	0x73655466
  410310:	00000074 	.word	0x00000074
  410314:	20330a0d 	.word	0x20330a0d
  410318:	4d505420 	.word	0x4d505420
  41031c:	6572435f 	.word	0x6572435f
  410320:	45657461 	.word	0x45657461
  410324:	6961504b 	.word	0x6961504b
  410328:	00000072 	.word	0x00000072
  41032c:	20340a0d 	.word	0x20340a0d
  410330:	4d505420 	.word	0x4d505420
  410334:	6b61545f 	.word	0x6b61545f
  410338:	6e774f65 	.word	0x6e774f65
  41033c:	68537265 	.word	0x68537265
  410340:	28207069 	.word	0x28207069
  410344:	75716573 	.word	0x75716573
  410348:	65636e65 	.word	0x65636e65
  41034c:	00000029 	.word	0x00000029
  410350:	20350a0d 	.word	0x20350a0d
  410354:	4d505420 	.word	0x4d505420
  410358:	6572435f 	.word	0x6572435f
  41035c:	57657461 	.word	0x57657461
  410360:	4b706172 	.word	0x4b706172
  410364:	28207965 	.word	0x28207965
  410368:	75716573 	.word	0x75716573
  41036c:	65636e65 	.word	0x65636e65
  410370:	00000029 	.word	0x00000029
  410374:	20360a0d 	.word	0x20360a0d
  410378:	4d505420 	.word	0x4d505420
  41037c:	616f4c5f 	.word	0x616f4c5f
  410380:	79656b64 	.word	0x79656b64
  410384:	65732820 	.word	0x65732820
  410388:	6e657571 	.word	0x6e657571
  41038c:	00296563 	.word	0x00296563
  410390:	20370a0d 	.word	0x20370a0d
  410394:	4d505420 	.word	0x4d505420
  410398:	6165535f 	.word	0x6165535f
  41039c:	7328206c 	.word	0x7328206c
  4103a0:	65757165 	.word	0x65757165
  4103a4:	2965636e 	.word	0x2965636e
  4103a8:	00000000 	.word	0x00000000
  4103ac:	20610a0d 	.word	0x20610a0d
  4103b0:	4d505420 	.word	0x4d505420
  4103b4:	536e555f 	.word	0x536e555f
  4103b8:	206c6165 	.word	0x206c6165
  4103bc:	71657328 	.word	0x71657328
  4103c0:	636e6575 	.word	0x636e6575
  4103c4:	00002965 	.word	0x00002965
  4103c8:	20620a0d 	.word	0x20620a0d
  4103cc:	4d505420 	.word	0x4d505420
  4103d0:	6769535f 	.word	0x6769535f
  4103d4:	7328206e 	.word	0x7328206e
  4103d8:	65757165 	.word	0x65757165
  4103dc:	2965636e 	.word	0x2965636e
  4103e0:	00000000 	.word	0x00000000
  4103e4:	20630a0d 	.word	0x20630a0d
  4103e8:	4d505420 	.word	0x4d505420
  4103ec:	7265565f 	.word	0x7265565f
  4103f0:	53796669 	.word	0x53796669
  4103f4:	206e6769 	.word	0x206e6769
  4103f8:	71657328 	.word	0x71657328
  4103fc:	636e6575 	.word	0x636e6575
  410400:	00002965 	.word	0x00002965
  410404:	20640a0d 	.word	0x20640a0d
  410408:	4d505420 	.word	0x4d505420
  41040c:	7465475f 	.word	0x7465475f
  410410:	4b627550 	.word	0x4b627550
  410414:	00007965 	.word	0x00007965
  410418:	20720a0d 	.word	0x20720a0d
  41041c:	4d505420 	.word	0x4d505420
  410420:	6e65475f 	.word	0x6e65475f
  410424:	74617265 	.word	0x74617265
  410428:	69725065 	.word	0x69725065
  41042c:	3231656d 	.word	0x3231656d
  410430:	00000038 	.word	0x00000038
  410434:	20740a0d 	.word	0x20740a0d
  410438:	4d505420 	.word	0x4d505420
  41043c:	7465475f 	.word	0x7465475f
  410440:	61706143 	.word	0x61706143
  410444:	696c6962 	.word	0x696c6962
  410448:	28207974 	.word	0x28207974
  41044c:	73726576 	.word	0x73726576
  410450:	566e6f69 	.word	0x566e6f69
  410454:	00296c61 	.word	0x00296c61
  410458:	20750a0d 	.word	0x20750a0d
  41045c:	4d505420 	.word	0x4d505420
  410460:	7365525f 	.word	0x7365525f
  410464:	28207465 	.word	0x28207465
  410468:	61656c63 	.word	0x61656c63
  41046c:	61207372 	.word	0x61207372
  410470:	53687475 	.word	0x53687475
  410474:	69737365 	.word	0x69737365
  410478:	29736e6f 	.word	0x29736e6f
  41047c:	00000000 	.word	0x00000000
  410480:	20760a0d 	.word	0x20760a0d
  410484:	4d505420 	.word	0x4d505420
  410488:	756c465f 	.word	0x756c465f
  41048c:	70536873 	.word	0x70536873
  410490:	66696365 	.word	0x66696365
  410494:	202d2063 	.word	0x202d2063
  410498:	4879656b 	.word	0x4879656b
  41049c:	6c646e61 	.word	0x6c646e61
  4104a0:	00000065 	.word	0x00000065
  4104a4:	20770a0d 	.word	0x20770a0d
  4104a8:	4d505420 	.word	0x4d505420
  4104ac:	726f465f 	.word	0x726f465f
  4104b0:	6c436563 	.word	0x6c436563
  4104b4:	20726165 	.word	0x20726165
  4104b8:	71657328 	.word	0x71657328
  4104bc:	636e6575 	.word	0x636e6575
  4104c0:	00002965 	.word	0x00002965
  4104c4:	20780a0d 	.word	0x20780a0d
  4104c8:	616e6520 	.word	0x616e6520
  4104cc:	2f656c62 	.word	0x2f656c62
  4104d0:	69746361 	.word	0x69746361
  4104d4:	65746176 	.word	0x65746176
  4104d8:	4d505420 	.word	0x4d505420
  4104dc:	65732820 	.word	0x65732820
  4104e0:	6e657571 	.word	0x6e657571
  4104e4:	00296563 	.word	0x00296563
  4104e8:	20790a0d 	.word	0x20790a0d
  4104ec:	73696420 	.word	0x73696420
  4104f0:	656c6261 	.word	0x656c6261
  4104f4:	6165642f 	.word	0x6165642f
  4104f8:	76697463 	.word	0x76697463
  4104fc:	20657461 	.word	0x20657461
  410500:	204d5054 	.word	0x204d5054
  410504:	71657328 	.word	0x71657328
  410508:	636e6575 	.word	0x636e6575
  41050c:	00002965 	.word	0x00002965
  410510:	207a0a0d 	.word	0x207a0a0d
  410514:	73696420 	.word	0x73696420
  410518:	79616c70 	.word	0x79616c70
  41051c:	6f6e6b20 	.word	0x6f6e6b20
  410520:	6b206e77 	.word	0x6b206e77
  410524:	00737965 	.word	0x00737965
  410528:	0a0d0a0d 	.word	0x0a0d0a0d
  41052c:	61656c70 	.word	0x61656c70
  410530:	70206573 	.word	0x70206573
  410534:	206b6369 	.word	0x206b6369
  410538:	6f632061 	.word	0x6f632061
  41053c:	6e616d6d 	.word	0x6e616d6d
  410540:	00203a64 	.word	0x00203a64
  410544:	00632520 	.word	0x00632520
  410548:	5f4d5054 	.word	0x5f4d5054
  41054c:	72617453 	.word	0x72617453
  410550:	5f707574 	.word	0x5f707574
  410554:	61656c43 	.word	0x61656c43
  410558:	00000072 	.word	0x00000072
  41055c:	61657263 	.word	0x61657263
  410560:	72576574 	.word	0x72576574
  410564:	654b7061 	.word	0x654b7061
  410568:	00000079 	.word	0x00000079
  41056c:	64616f6c 	.word	0x64616f6c
  410570:	0079654b 	.word	0x0079654b
  410574:	6c616573 	.word	0x6c616573
  410578:	00000000 	.word	0x00000000
  41057c:	65536e75 	.word	0x65536e75
  410580:	00006c61 	.word	0x00006c61
  410584:	6e676973 	.word	0x6e676973
  410588:	00000000 	.word	0x00000000
  41058c:	69726576 	.word	0x69726576
  410590:	69537966 	.word	0x69537966
  410594:	00006e67 	.word	0x00006e67
  410598:	43746567 	.word	0x43746567
  41059c:	765f7061 	.word	0x765f7061
  4105a0:	56737265 	.word	0x56737265
  4105a4:	00006c61 	.word	0x00006c61
  4105a8:	65736572 	.word	0x65736572
  4105ac:	00000074 	.word	0x00000074
  4105b0:	73756c66 	.word	0x73756c66
  4105b4:	79654b68 	.word	0x79654b68
  4105b8:	00000000 	.word	0x00000000
  4105bc:	63726f66 	.word	0x63726f66
  4105c0:	656c4365 	.word	0x656c4365
  4105c4:	00007261 	.word	0x00007261
  4105c8:	73796870 	.word	0x73796870
  4105cc:	44746553 	.word	0x44746553
  4105d0:	74636165 	.word	0x74636165
  4105d4:	6c61665f 	.word	0x6c61665f
  4105d8:	00006573 	.word	0x00006573
  4105dc:	73796870 	.word	0x73796870
  4105e0:	61736944 	.word	0x61736944
  4105e4:	00656c62 	.word	0x00656c62
  4105e8:	6e490a0d 	.word	0x6e490a0d
  4105ec:	696c6176 	.word	0x696c6176
  4105f0:	706f2064 	.word	0x706f2064
  4105f4:	6e6f6974 	.word	0x6e6f6974
  4105f8:	6325203a 	.word	0x6325203a
  4105fc:	00000000 	.word	0x00000000
  410600:	0a0d0a0d 	.word	0x0a0d0a0d
  410604:	20202020 	.word	0x20202020
  410608:	776f6e6b 	.word	0x776f6e6b
  41060c:	656b206e 	.word	0x656b206e
  410610:	6e614879 	.word	0x6e614879
  410614:	73656c64 	.word	0x73656c64
  410618:	0000003a 	.word	0x0000003a
  41061c:	58323025 	.word	0x58323025
  410620:	32302520 	.word	0x32302520
  410624:	30252058 	.word	0x30252058
  410628:	25205832 	.word	0x25205832
  41062c:	00583230 	.word	0x00583230
  410630:	0a0d0a0d 	.word	0x0a0d0a0d
  410634:	6c206f4e 	.word	0x6c206f4e
  410638:	6564616f 	.word	0x6564616f
  41063c:	656b2064 	.word	0x656b2064
  410640:	74207379 	.word	0x74207379
  410644:	6964206f 	.word	0x6964206f
  410648:	616c7073 	.word	0x616c7073
  41064c:	00000079 	.word	0x00000079
  410650:	0a0d0a0d 	.word	0x0a0d0a0d
  410654:	73657270 	.word	0x73657270
  410658:	6e612073 	.word	0x6e612073
  41065c:	656b2079 	.word	0x656b2079
  410660:	6f742079 	.word	0x6f742079
  410664:	6e6f6320 	.word	0x6e6f6320
  410668:	756e6974 	.word	0x756e6974
  41066c:	2e2e2e65 	.word	0x2e2e2e65
  410670:	00000000 	.word	0x00000000
  410674:	20200a0d 	.word	0x20200a0d
  410678:	6e692020 	.word	0x6e692020
  41067c:	696c6176 	.word	0x696c6176
  410680:	656b2064 	.word	0x656b2064
  410684:	756e2079 	.word	0x756e2079
  410688:	7265626d 	.word	0x7265626d
  41068c:	00000000 	.word	0x00000000
  410690:	00000043 	.word	0x00000043

00410694 <_global_impure_ptr>:
  410694:	20001168                                h.. 

00410698 <zeroes.6763>:
  410698:	30303030 30303030 30303030 30303030     0000000000000000
  4106a8:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  4106b8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4106c8:	00000000 33323130 37363534 62613938     ....0123456789ab
  4106d8:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004106e8 <blanks.6762>:
  4106e8:	20202020 20202020 20202020 20202020                     

004106f8 <zeroes.6721>:
  4106f8:	30303030 30303030 30303030 30303030     0000000000000000

00410708 <blanks.6720>:
  410708:	20202020 20202020 20202020 20202020                     

00410718 <basefix.6187>:
  410718:	0001000a 00030002 00050004 00070006     ................
  410728:	00090008 000b000a 000d000c 000f000e     ................
  410738:	00000010                                ....

0041073c <_ctype_>:
  41073c:	20202000 20202020 28282020 20282828     .         ((((( 
  41074c:	20202020 20202020 20202020 20202020                     
  41075c:	10108820 10101010 10101010 10101010      ...............
  41076c:	04040410 04040404 10040404 10101010     ................
  41077c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  41078c:	01010101 01010101 01010101 10101010     ................
  41079c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4107ac:	02020202 02020202 02020202 10101010     ................
  4107bc:	00000020 00000000 00000000 00000000      ...............
	...
  410840:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  410850:	49534f50 00000058                       POSIX...

00410858 <__mprec_tens>:
  410858:	00000000 3ff00000 00000000 40240000     .......?......$@
  410868:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  410878:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  410888:	00000000 412e8480 00000000 416312d0     .......A......cA
  410898:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4108a8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4108b8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4108c8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4108d8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4108e8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4108f8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  410908:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  410918:	79d99db4 44ea7843                       ...yCx.D

00410920 <__mprec_bigtens>:
  410920:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  410930:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  410940:	7f73bf3c 75154fdd                       <.s..O.u

00410948 <p05.5269>:
  410948:	00000005 00000019 0000007d              ........}...

00410954 <_init>:
  410954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  410956:	bf00      	nop
  410958:	bcf8      	pop	{r3, r4, r5, r6, r7}
  41095a:	bc08      	pop	{r3}
  41095c:	469e      	mov	lr, r3
  41095e:	4770      	bx	lr

00410960 <__init_array_start>:
  410960:	0040a4dd 	.word	0x0040a4dd

00410964 <__frame_dummy_init_array_entry>:
  410964:	004000f1                                ..@.

00410968 <_fini>:
  410968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  41096a:	bf00      	nop
  41096c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  41096e:	bc08      	pop	{r3}
  410970:	469e      	mov	lr, r3
  410972:	4770      	bx	lr

00410974 <__fini_array_start>:
  410974:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <udi_api_cdc_data>:
2000000c:	05a5 0040 0465 0040 01e1 0040 01e5 0040     ..@.e.@...@...@.
2000001c:	0455 0040                                   U.@.

20000020 <udi_api_cdc_comm>:
20000020:	0271 0040 01d1 0040 01e9 0040 01e5 0040     q.@...@...@...@.
20000030:	0000 0000                                   ....

20000034 <udc_config>:
20000034:	0050 2000 0048 2000 0000 0000               P.. H.. ....

20000040 <udi_apis>:
20000040:	0020 2000 000c 2000                          .. ... 

20000048 <udc_config_fs>:
20000048:	0064 2000 0040 2000                         d.. @.. 

20000050 <udc_device_desc>:
20000050:	0112 0200 0002 4000 03eb 2440 0100 0201     .......@..@$....
20000060:	0100 0000                                   ....

20000064 <udc_desc_fs>:
20000064:	0209 0043 0102 c000 0932 0004 0100 0202     ..C.....2.......
20000074:	0001 2405 1000 0401 0224 0502 0624 0100     ...$....$...$...
20000084:	2405 0301 0701 8305 4003 1000 0409 0001     .$.......@......
20000094:	0a02 0000 0700 8105 4002 0000 0507 0202     .........@......
200000a4:	0040 0000                                   @...

200000a8 <udc_string_product_name>:
200000a8:	4443 0043                                   CDC.

200000ac <udc_string_manufacturer_name>:
200000ac:	5441 454d 204c 5341 0046 0000               ATMEL ASF...

200000b8 <udc_string_desc>:
200000b8:	0300 0000 0000 0000 0000 0000 0000 0000     ................
200000c8:	0000 0000                                   ....

200000cc <udc_string_desc_languageid>:
200000cc:	0304 0409                                   ....

200000d0 <g_interrupt_enabled>:
200000d0:	0001 0000                                   ....

200000d4 <SystemCoreClock>:
200000d4:	0900 003d                                   ..=.

200000d8 <_startupState>:
200000d8:	7473 7261 7574 5370 6174 6574 0000 0000     startupState....

200000e8 <_bindV20_g>:
200000e8:	6962 646e 3256 5f30 0067 0000               bindV20_g...

200000f4 <_verifySign>:
200000f4:	6576 6972 7966 6953 6e67 0000               verifySign..

20000100 <_physSetDeact_false>:
20000100:	6870 7379 6553 4474 6165 7463 665f 6c61     physSetDeact_fal
20000110:	6573 0000                                   se..

20000114 <__getCap_version>:
20000114:	c100 0000 1200 0000 6500 0000 0600 0000     .........e......
20000124:	0000 0000                                   ....

20000128 <_terminateHandle0>:
20000128:	6574 6d72 6e69 7461 4865 6e61 6c64 3065     terminateHandle0
20000138:	0000 0000                                   ....

2000013c <_terminateHandle1>:
2000013c:	6574 6d72 6e69 7461 4865 6e61 6c64 3165     terminateHandle1
2000014c:	0000 0000                                   ....

20000150 <__contSelfTest>:
20000150:	c100 0000 0a00 0000 5300 0000               .........S..

2000015c <__physPres_present>:
2000015c:	c100 0000 0c00 0040 0a00 0800               ......@.....

20000168 <_createWrapKey_PCR>:
20000168:	7263 6165 6574 7257 7061 654b 5f79 4350     createWrapKey_PC
20000178:	0052 0000                                   R...

2000017c <__terminateHandle1>:
2000017c:	c100 0000 0e00 0000 9600 0000 0100 0000     ................

2000018c <_TPM_GetCap_PROP_OWNER>:
2000018c:	5054 5f4d 6547 4374 7061 505f 4f52 5f50     TPM_GetCap_PROP_
2000019c:	574f 454e 0052 0000                         OWNER...

200001a4 <_readEK>:
200001a4:	6572 6461 4b45 0000                         readEK..

200001ac <__createWrapKey>:
200001ac:	c200 0000 9200 0000 1f00 0040 0000 1c76     ..........@...v.
200001bc:	e137 8632 d1b9 273e 0884 ae37 c1c8 11f3     7.2...>'..7.....
200001cc:	a79c d5d2 242a 06a5 cb78 57bd 0d4d e616     ....*$..x..WM...
200001dc:	a8a6 7d10 f170 2800 0000 1000 0000 0000     ...}p..(........
200001ec:	0001 0000 0001 0001 0002 0000 000c 0800     ................
200001fc:	0000 0000 0002 0000 0000 0000 0000 0000     ................
	...
20000214:	b900 0573 dbfa 4de3 46c5 1065 0a00 0455     ..s....M.Fe...U.
20000224:	3f2e bfea 0027 c251 a9d4 7ab4 1d8b bfba     .?..'.Q....z....
20000234:	d615 2e20 097c 572a df5a 0000               .. .|.*WZ...

20000240 <_getSetMem>:
20000240:	6567 5374 7465 654d 006d 0000               getSetMem...

2000024c <_sign>:
2000024c:	6973 6e67 0000 0000                         sign....

20000254 <__OIAP>:
20000254:	c100 0000 0a00 0000 0a00 0000               ............

20000260 <__createWrapKey_PCR>:
20000260:	c200 0000 c800 0000 1f00 0040 0000 1c76     ..........@...v.
20000270:	e137 8632 d1b9 273e 0884 ae37 c1c8 11f3     7.2...>'..7.....
20000280:	a79c d5d2 242a 06a5 cb78 57bd 0d4d e616     ....*$..x..WM...
20000290:	a8a6 7d10 f170 2800 0000 1100 0000 0000     ...}p..(........
200002a0:	0001 0000 0001 0003 0001 0000 000c 0800     ................
200002b0:	0000 0000 0002 0000 0000 0000 0036 0106     ............6...
200002c0:	001f 0103 0000 0300 0001 cd00 3145 fb66     ............E1f.
200002d0:	c04d 3f20 3500 f942 b944 69d4 b1dd cdf9     M. ?.5B.D..i....
200002e0:	3145 fb66 c04d 3f20 3500 f942 b944 69d4     E1f.M. ?.5B.D..i
200002f0:	b1dd 00f9 0000 0000 0000 0000 0000 b900     ................
20000300:	0573 dbfa 4de3 46c5 1065 0a00 0455 3f2e     s....M.Fe...U..?
20000310:	bfea 0027 c251 a9d4 7ab4 1d8b bfba d615     ..'.Q....z......
20000320:	2e20 097c 572a df5a                          .|.*WZ.

20000328 <commandTable>:
20000328:	0e04 2000 05ec 2000 000c 0000 0000 0000     ... ... ........
20000338:	00d8 2000 05e0 2000 000c 0001 0000 0000     ... ... ........
20000348:	06dc 2000 0150 2000 000a 0001 0000 0000     ... P.. ........
20000358:	1000 2000 0b38 2000 000a 0014 0000 0000     ... 8.. ........
20000368:	0604 2000 0254 2000 000a 0004 0000 0000     ... T.. ........
20000378:	0b10 2000 05bc 2000 0024 0006 0000 0000     ... ... $.......
20000388:	0e44 2000 06b8 2000 0024 0007 0000 0000     D.. ... $.......
20000398:	09f8 2000 0a6c 2000 0024 0005 0000 0000     ... l.. $.......
200003a8:	0ae4 2000 0838 2000 0036 0002 0000 0000     ... 8.. 6.......
200003b8:	01a4 2000 0668 2000 001e 000a 0000 0000     ... h.. ........
200003c8:	0e5c 2000 01ac 2000 0092 0108 0001 0000     \.. ... ........
200003d8:	0168 2000 0260 2000 00c8 011c 0001 0000     h.. `.. ........
200003e8:	0b30 2000 0b20 2000 000e 0109 0101 0000     0..  .. ........
200003f8:	089c 2000 0e18 2000 0012 0013 0000 0000     ... ... ........
20000408:	0ac4 2000 0b58 2000 0270 0103 0000 0000     ... X.. p.......
20000418:	06a0 2000 0618 2000 003b 010f 0001 0000     ... ... ;.......
20000428:	0824 2000 06fc 2000 0126 0010 0000 0000     $.. ... &.......
20000438:	09f0 2000 0a00 2000 006b 010b 0001 0000     ... ... k.......
20000448:	0aa8 2000 0e6c 2000 0174 020c 0001 0000     ... l.. t.......
20000458:	024c 2000 0568 2000 0053 010d 0001 0000     L.. h.. S.......
20000468:	00f4 2000 0dc8 2000 0026 000e 0000 0000     ... ... &.......
20000478:	087c 2000 015c 2000 000c 0019 0000 0000     |.. \.. ........
20000488:	0890 2000 082c 2000 000a 0017 0000 0000     ... ,.. ........
20000498:	0870 2000 060c 2000 000a 0016 0000 0000     p.. ... ........
200004a8:	0100 2000 06ac 2000 000b 0015 0000 0000     ... ... ........
200004b8:	0ab0 2000 05f8 2000 000b 001a 0000 0000     ... ... ........
200004c8:	0e54 2000 09d4 2000 000a 0012 0000 0000     T.. ... ........
200004d8:	0240 2000 0ad4 2000 000f 001f 0000 0000     @.. ... ........
200004e8:	09e0 2000 0e2c 2000 0016 0011 0000 0000     ... ,.. ........
200004f8:	0af4 2000 0114 2000 0012 0018 0000 0000     ... ... ........
20000508:	0128 2000 0fe0 2000 000e 001e 0000 0000     (.. ... ........
20000518:	013c 2000 017c 2000 000e 001d 0000 0000     <.. |.. ........
20000528:	018c 2000 0a90 2000 0016 0020 0000 0000     ... ... .. .....
20000538:	0df0 2000 0b04 2000 000c 0021 0000 0000     ... ... ..!.....
20000548:	06ec 2000 09c8 2000 000c 0022 0000 0000     ... ... ..".....
20000558:	00e8 2000 06fc 2000 0126 0000 0000 0000     ... ... &.......

20000568 <__sign>:
20000568:	c200 0000 5300 0000 3c00 9a8c eb2f 0000     .....S...<../...
20000578:	1400 e3c7 87e1 7fa5 cfc8 0d22 900b 6710     .........."....g
20000588:	f895 12d9 a625 fd3b efee 2e69 5e03 7d4f     ....%.;...i..^O}
20000598:	0dca 1a24 b5ab 49bb 55ee d90a 7654 9b00     ..$....I.U..Tv..
200005a8:	4794 8937 5590 0961 c16c 9376 1f70 7923     .G7..Ua.l.v.p.#y
200005b8:	13b7 00aa                                   ....

200005bc <__OSAP_ET_KH_SRK>:
200005bc:	c100 0000 2400 0000 0b00 0100 0040 0000     .....$......@...
200005cc:	73b9 fa05 e3db c54d 6546 0010 550a 2e04     .s....M.Fe...U..
200005dc:	ea3f 27bf                                   ?..'

200005e0 <__startupState>:
200005e0:	c100 0000 0c00 0000 9900 0200               ............

200005ec <__TPM_Startup_Clear>:
200005ec:	c100 0000 0c00 0000 9900 0100               ............

200005f8 <__physSetDeact_true>:
200005f8:	c100 0000 0b00 0000 7200 0001               .........r..

20000604 <_OIAP>:
20000604:	494f 5041 0000 0000                         OIAP....

2000060c <__physDisable>:
2000060c:	c100 0000 0a00 0000 7000 0000               .........p..

20000618 <__getPubKey>:
20000618:	c200 0000 3b00 0000 2100 0000 0000 0000     .....;...!......
20000628:	0000 c0bc 8d48 3986 f3cf fc2b 2f5f af7c     ....H..9..+._/|.
20000638:	9744 a975 2328 9a00 5c6a 44de b9f4 8bbb     D.u.(#..j\.D....
20000648:	e90d 7850 870d 8c91 5046 003e               ..Px....FP>.

20000654 <ownAuth>:
20000654:	18a2 b208 3818 06a2 1650 e2e6 5c00 5ccd     .....8..P....\.\
20000664:	3f80 b925                                   .?%.

20000668 <__readEK>:
20000668:	c100 0000 1e00 0000 7c00 73b9 fa05 e3db     .........|.s....
20000678:	c54d 6546 0010 550a 2e04 ea3f 27bf 0000     M.Fe...U..?..'..

20000688 <nonceC>:
20000688:	73b9 fa05 e3db c54d 6546 0010 550a 2e04     .s....M.Fe...U..
20000698:	ea3f 27bf                                   ?..'

2000069c <numCommands>:
2000069c:	0024 0000                                   $...

200006a0 <_getPubKey>:
200006a0:	6567 5074 6275 654b 0079 0000               getPubKey...

200006ac <__physSetDeact_false>:
200006ac:	c100 0000 0b00 0000 7200 0000               .........r..

200006b8 <__OSAP_ET_Key_SRK>:
200006b8:	c100 0000 2400 0000 0b00 0500 0040 0000     .....$......@...
200006c8:	891f 11ff aef6 5dbe f59b a9f3 9e5d 0ecb     .......]....]...
200006d8:	d079 bae9                                   y...

200006dc <_contSelfTest>:
200006dc:	6f63 746e 6553 666c 6554 7473 0000 0000     contSelfTest....

200006ec <_generateRandN>:
200006ec:	6567 656e 6172 6574 6152 646e 004e 0000     generateRandN...

200006fc <__bindV20>:
200006fc:	c100 0000 2601 0020 0600 0000 0001 56ab     .....& ........V
2000070c:	0e7c 8c60 185c 909e 372c cf32 fee3 a74f     |.`.\...,72...O.
2000071c:	0cb5 a178 a75d eb39 06c0 0587 1fdb abe4     ..x.].9.........
2000072c:	9a2a e368 b65b 27fb 5a69 e24b 6590 b204     *.h.[..'iZK..e..
2000073c:	cf78 0244 167c fb4c f0f5 25f6 317d 2ef1     x.D.|.L....%}1..
2000074c:	67d8 5a93 b248 4cc1 fd16 e597 6586 2e4a     .g.ZH..L.....eJ.
2000075c:	4b07 7814 66f7 6683 b005 ecea 161e f9cf     .K.x.f.f........
2000076c:	c5f9 bc5c 427b a124 1ba7 d755 b14b 7f62     ..\.{B$...U.K.b.
2000077c:	8890 fbee 26fb 4fb1 9756 d08c 0512 efa6     .....&.OV.......
2000078c:	c909 1008 1bf2 9c65 05f2 cc7b 6a4e 0c65     ......e...{.Nje.
2000079c:	e11c 3eb5 7d86 0bf8 6f8b 72e3 cb2b 3dc9     ...>.}...o.r+..=
200007ac:	61f8 83f4 b174 a638 dece 7f18 c48d a18f     .a..t.8.........
200007bc:	a68e 71ac 89a4 d360 5f3e 183d 325c 966c     ...q..`.>_=.\2l.
200007cc:	841d 508b 5bc3 5c68 2d16 bb9c 79f1 6e60     ...P.[h\.-...y`n
200007dc:	25c9 ecaa 9e26 d49e 89d6 fff3 aa23 4675     .%..&.......#.uF
200007ec:	4a3b 1dea 03e5 acb9 f86d 882d 84ff b812     ;J......m.-.....
200007fc:	cf47 323a 66c9 e3c6 1f2c 307d 99d8 0000     G.:2.f..,.}0....
2000080c:	1400 0100 0302 0504 0706 0908 0b0a 0d0c     ................
2000081c:	0f0e 1110 1312 0000                         ........

20000824 <_bindV20>:
20000824:	6962 646e 3256 0030                         bindV20.

2000082c <__physEnable>:
2000082c:	c100 0000 0a00 0000 6f00 0000               .........o..

20000838 <__createEKPair>:
20000838:	c100 0000 3600 0000 7800 0cec d3c4 ed26     .....6...x....&.
20000848:	a55f b1f5 1b78 5d37 a324 3636 42e5 0000     _...x.7]$.66.B..
20000858:	0100 0300 0100 0000 0c00 0000 0008 0000     ................
20000868:	0200 0000 0000 0000                         ........

20000870 <_physDisable>:
20000870:	6870 7379 6944 6173 6c62 0065               physDisable.

2000087c <_physPres_present>:
2000087c:	6870 7379 7250 7365 705f 6572 6573 746e     physPres_present
2000088c:	0000 0000                                   ....

20000890 <_physEnable>:
20000890:	6870 7379 6e45 6261 656c 0000               physEnable..

2000089c <_flushKey>:
2000089c:	6c66 7375 4b68 7965 0000 0000               flushKey....

200008a8 <FuncPtrTable>:
200008a8:	0e04 2000 3d89 0040 00d8 2000 42fd 0040     ... .=@.... .B@.
200008b8:	06dc 2000 3d89 0040 1000 2000 55e1 0040     ... .=@.... .U@.
200008c8:	0604 2000 42fd 0040 0b10 2000 3d89 0040     ... .B@.... .=@.
200008d8:	0e44 2000 3d89 0040 09f8 2000 6ca5 0040     D.. .=@.... .l@.
200008e8:	0ae4 2000 3d89 0040 01a4 2000 3d89 0040     ... .=@.... .=@.
200008f8:	0e5c 2000 4fc1 0040 0168 2000 4fc1 0040     \.. .O@.h.. .O@.
20000908:	0b30 2000 53cd 0040 089c 2000 4439 0040     0.. .S@.... 9D@.
20000918:	0ac4 2000 47cd 0040 06a0 2000 568d 0040     ... .G@.... .V@.
20000928:	0824 2000 429d 0040 09f0 2000 4a35 0040     $.. .B@.... 5J@.
20000938:	0aa8 2000 4c91 0040 024c 2000 57a9 0040     ... .L@.L.. .W@.
20000948:	00f4 2000 5965 0040 087c 2000 3d89 0040     ... eY@.|.. .=@.
20000958:	0df0 2000 3d89 0040 0890 2000 3d89 0040     ... .=@.... .=@.
20000968:	0870 2000 4f35 0040 0100 2000 4ea9 0040     p.. 5O@.... .N@.
20000978:	0ab0 2000 3d89 0040 0e54 2000 3d89 0040     ... .=@.T.. .=@.
20000988:	0240 2000 3d89 0040 09e0 2000 3d89 0040     @.. .=@.... .=@.
20000998:	0af4 2000 3d89 0040 0128 2000 3d89 0040     ... .=@.(.. .=@.
200009a8:	013c 2000 3d89 0040 018c 2000 3d89 0040     <.. .=@.... .=@.
200009b8:	06ec 2000 41f9 0040 00e8 2000 3d89 0040     ... .A@.... .=@.

200009c8 <__generateRandN>:
200009c8:	c100 0000 0c00 0000 9900 0300               ............

200009d4 <__reset>:
200009d4:	c100 0000 0a00 0000 5a00 0000               .........Z..

200009e0 <_getCap_versVal>:
200009e0:	6567 4374 7061 765f 7265 5673 6c61 0000     getCap_versVal..

200009f0 <_seal>:
200009f0:	6573 6c61 0000 0000                         seal....

200009f8 <_OSAP>:
200009f8:	534f 5041 0000 0000                         OSAP....

20000a00 <__seal>:
20000a00:	c200 0000 6b00 0000 1700 0040 0000 9183     .....k....@.....
20000a10:	d4e5 c46f 7c36 f9db bb01 d80d 2aa5 bcd0     ..o.6|.......*..
20000a20:	e7d9 0000 0000 0000 1400 2821 7f88 f10f     ..........!(....
20000a30:	0f12 7b91 592e 4741 63f4 677e ad37 0000     ...{.YAG.c~g7...
20000a40:	0000 b100 2926 53c0 0766 39b5 017d ae93     ....&).Sf..9}...
20000a50:	23ae 0e02 1e76 7300 f6d1 63e6 98c1 1712     .#..v..s...c....
20000a60:	1065 8a71 95f3 0af5 8e08 008b               e.q.........

20000a6c <__OSAP>:
20000a6c:	c100 0000 2400 0000 0b00 0100 0040 0000     .....$......@...
20000a7c:	73b9 fa05 e3db c54d 6546 0010 550a 2e04     .s....M.Fe...U..
20000a8c:	ea3f 27bf                                   ?..'

20000a90 <__TPM_GetCap_PROP_OWNER>:
20000a90:	c100 0000 1600 0000 6500 0000 0500 0000     .........e......
20000aa0:	0400 0000 1101 0000                         ........

20000aa8 <_unSeal>:
20000aa8:	6e75 6553 6c61 0000                         unSeal..

20000ab0 <_physSetDeact_true>:
20000ab0:	6870 7379 6553 4474 6165 7463 745f 7572     physSetDeact_tru
20000ac0:	0065 0000                                   e...

20000ac4 <_takeOwnership>:
20000ac4:	6174 656b 774f 656e 7372 6968 0070 0000     takeOwnership...

20000ad4 <__getSetMem>:
20000ad4:	c100 0000 0f00 0020 0900 0180 4f00 0003     ...... ......O..

20000ae4 <_createEKPair>:
20000ae4:	7263 6165 6574 4b45 6150 7269 0000 0000     createEKPair....

20000af4 <_getCap_version>:
20000af4:	6567 4374 7061 765f 7265 6973 6e6f 0000     getCap_version..

20000b04 <__physPres_notpresent>:
20000b04:	c100 0000 0c00 0040 0a00 1000               ......@.....

20000b10 <_OSAP_ET_KH_SRK>:
20000b10:	534f 5041 455f 5f54 484b 535f 4b52 0000     OSAP_ET_KH_SRK..

20000b20 <__loadKey>:
20000b20:	c200 0000 6a02 0000 4100 0040 0000 0000     .....j...A@.....

20000b30 <_loadKey>:
20000b30:	6f6c 6461 654b 0079                         loadKey.

20000b38 <__forceClear>:
20000b38:	c100 0000 0a00 0000 5d00 0000               .........]..

20000b44 <SRKAuth>:
20000b44:	f736 6056 73e9 8af8 80c0 95cd c065 5d3d     6.V`.s......e.=]
20000b54:	aa8f 94ce                                   ....

20000b58 <__takeOwnership>:
20000b58:	c200 0000 7002 0000 0d00 0500 0000 0001     .....p..........
	...
20000c68:	0000 0001 ffff ffff ffff ffff ffff ffff     ................
20000c78:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000c88:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000c98:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000ca8:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cb8:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cc8:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cd8:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000ce8:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000cf8:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d08:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d18:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d28:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d38:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d48:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d58:	ffff ffff ffff ffff ffff ffff ffff ffff     ................
20000d68:	ffff ffff 0101 0000 1100 0000 0000 0001     ................
20000d78:	0000 0001 0003 0001 0000 000c 0800 0000     ................
20000d88:	0000 0002 0000 0000 0000 0000 0000 0000     ................
20000d98:	0000 aa00 aaaa b9aa 0573 dbfa 4de3 46c5     ........s....M.F
20000da8:	1065 0a00 0455 3f2e bfea 0027 cccc cccc     e...U..?..'.....
20000db8:	cccc cccc cccc cccc cccc cccc cccc cccc     ................

20000dc8 <__verifySign>:
20000dc8:	c100 0000 4202 0020 0500 0000 1400 e3c7     .....B .........
20000dd8:	87e1 7fa5 cfc8 0d22 900b 6710 f895 12d9     ......"....g....
20000de8:	a625 0000 0001 0000                         %.......

20000df0 <_physPres_notpresent>:
20000df0:	6870 7379 7250 7365 6e5f 746f 7270 7365     physPres_notpres
20000e00:	6e65 0074                                   ent.

20000e04 <_TPM_Startup_Clear>:
20000e04:	5054 5f4d 7453 7261 7574 5f70 6c43 6165     TPM_Startup_Clea
20000e14:	0072 0000                                   r...

20000e18 <__flushKey>:
20000e18:	c100 0000 1200 0000 ba00 0000 0000 0000     ................
20000e28:	0100 0000                                   ....

20000e2c <__getCap_versVal>:
20000e2c:	c100 0000 1600 0000 6500 0000 1a00 0000     .........e......
20000e3c:	0400 0000 0000 0000                         ........

20000e44 <_OSAP_ET_Key_SRK>:
20000e44:	534f 5041 455f 5f54 654b 5f79 5253 004b     OSAP_ET_Key_SRK.

20000e54 <_reset>:
20000e54:	6572 6573 0074 0000                         reset...

20000e5c <_createWrapKey>:
20000e5c:	7263 6165 6574 7257 7061 654b 0079 0000     createWrapKey...

20000e6c <__unSeal>:
20000e6c:	c300 0000 7401 0000 1800 0040 0000 0101     .....t....@.....
	...
20000e84:	0001 1fa6 6ee8 9702 0efa 8361 2cd8 ae85     .....n....a..,..
20000e94:	f9ac 92d9 8229 8a79 d888 dfcb f785 675b     ....).y.......[g
20000ea4:	427c 75d5 7d55 23a9 b829 7386 d812 1e4b     |B.uU}.#)..s..K.
20000eb4:	70c8 372c 86f2 cd76 74a0 d1f8 9dbc 9f4e     .p,7..v..t....N.
20000ec4:	e2c0 e292 8029 8f40 e11f 5e39 8361 4fe9     ....).@...9^a..O
20000ed4:	f5a2 d2b6 543c 2756 d76c e587 c4f8 e01a     ....<TV'l.......
20000ee4:	ebc1 d8f6 bd02 eafb 02f3 fd73 b0eb d700     ..........s.....
20000ef4:	cad4 d7a7 1eb8 d03b 5c8e b24c 6049 2b21     ......;..\L.I`!+
20000f04:	f572 30b0 a29b e5e5 4356 a549 7bdb fd99     r..0....VCI..{..
20000f14:	808d b8da 3605 5782 c8d4 a76e e9f4 43de     .....6.W..n....C
20000f24:	c6e3 1fbd 6a8f 97a8 1a95 d5b2 8ed0 be31     .....j........1.
20000f34:	49b9 2687 bfa5 b40f 5190 f6c7 69e4 8ce0     .I.&.....Q...i..
20000f44:	4fdb addb 14f6 4512 e915 e833 1ab5 9c41     .O.....E..3...A.
20000f54:	801c a7c2 0d46 5ed9 ee81 396f 7765 8441     ....F..^..o9ewA.
20000f64:	133c 2411 6409 ed91 91e6 df3f bd3a 2572     <..$.d....?.:.r%
20000f74:	5557 fbfc 3959 d876 9f00 3913 8729 a41d     WU..Y9v....9)...
20000f84:	3d4f 0000 0000 3a52 a1e6 5414 2aa8 63ca     O=....R:...T.*.c
20000f94:	5ae4 7719 bd4d 258a fefd c300 914a 41d9     .Z.wM..%....J..A
20000fa4:	a85f 5aed be6b 8bc6 2e47 8c05 7cb1 00d5     _..Zk...G....|..
20000fb4:	0000 1f01 490b 13e3 cd82 81da 08b6 46ec     .....I.........F
20000fc4:	84ef f894 d554 00d8 81f3 6139 036c 5380     ....T.....9al..S
20000fd4:	badf 88c4 978f 42d6 8742 bf0c               .......BB...

20000fe0 <__terminateHandle0>:
20000fe0:	c100 0000 0e00 0000 9600 0000 0000 0000     ................

20000ff0 <compPubEK>:
20000ff0:	56ab 0e7c 8c60 185c 909e 372c cf32 fee3     .V|.`.\...,72...

20001000 <_forceClear>:
20001000:	6f66 6372 4365 656c 7261 0000               forceClear..

2000100c <hashContext_h_init>:
2000100c:	2301 6745 ab89 efcd dcfe 98ba 5476 1032     .#Eg........vT2.
2000101c:	e1f0 c3d2                                   ....

20001020 <nvmAddr_loadedKeyStore_t>:
20001020:	ea20 005f ea24 005f ea28 005f ea2c 005f      ._.$._.(._.,._.
20001030:	ea30 005f ea34 005f ea38 005f ea3c 005f     0._.4._.8._.<._.
20001040:	ea40 005f ea44 005f ea48 005f ea4c 005f     @._.D._.H._.L._.
20001050:	ea50 005f ea54 005f ea58 005f ea5c 005f     P._.T._.X._.\._.
20001060:	ea60 005f ea64 005f ea68 005f ea6c 005f     `._.d._.h._.l._.
20001070:	ea70 005f ea84 005f ea98 005f eaac 005f     p._..._..._..._.
20001080:	eac0 005f ead4 005f eae8 005f eafc 005f     .._..._..._..._.
20001090:	eb10 005f eb24 005f eb38 005f eb4c 005f     .._.$._.8._.L._.
200010a0:	eb60 005f eb74 005f eb88 005f eb9c 005f     `._.t._..._..._.
200010b0:	ebb0 005f ebc4 005f ebd8 005f ebec 005f     .._..._..._..._.
200010c0:	ebf0 005f ebf4 005f ebf8 005f ebfc 005f     .._..._..._..._.
200010d0:	ec00 005f ec04 005f ec08 005f ec0c 005f     .._..._..._..._.
200010e0:	ec10 005f ec14 005f ec18 005f ec1c 005f     .._..._..._..._.
200010f0:	ec20 005f ec24 005f ec28 005f ec2c 005f      ._.$._.(._.,._.
20001100:	ec30 005f ec34 005f ec38 005f ec3c 005f     0._.4._.8._.<._.

20001110 <nvmAddr_var_t>:
20001110:	ec40 005f ec54 005f                         @._.T._.

20001118 <nvmAddr_KeyStore_t>:
20001118:	e000 005f e004 005f e008 005f e00c 005f     .._..._..._..._.
20001128:	e010 005f e014 005f e018 005f e01c 005f     .._..._..._..._.
20001138:	e020 005f e024 005f e028 005f e03c 005f      ._.$._.(._.<._.
20001148:	e050 005f e064 005f e078 005f e07c 005f     P._.d._.x._.|._.
20001158:	e2e4 005f e54c 005f e7b4 005f ea1c 005f     .._.L._..._..._.

20001168 <impure_data>:
20001168:	0000 0000 1454 2000 14bc 2000 1524 2000     ....T.. ... $.. 
	...
2000119c:	0690 0041 0000 0000 0000 0000 0000 0000     ..A.............
	...
20001210:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20001220:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20001590 <_impure_ptr>:
20001590:	1168 2000                                   h.. 

20001594 <__ctype_ptr__>:
20001594:	073c 0041                                   <.A.

20001598 <lconv>:
20001598:	01d0 0041 02d8 0041 02d8 0041 02d8 0041     ..A...A...A...A.
200015a8:	02d8 0041 02d8 0041 02d8 0041 02d8 0041     ..A...A...A...A.
200015b8:	02d8 0041 02d8 0041 ffff ffff ffff ffff     ..A...A.........
200015c8:	ffff ffff ffff 0000                         ........

200015d0 <lc_ctype_charset>:
200015d0:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200015f0 <__mb_cur_max>:
200015f0:	0001 0000                                   ....

200015f4 <__malloc_av_>:
	...
200015fc:	15f4 2000 15f4 2000 15fc 2000 15fc 2000     ... ... ... ... 
2000160c:	1604 2000 1604 2000 160c 2000 160c 2000     ... ... ... ... 
2000161c:	1614 2000 1614 2000 161c 2000 161c 2000     ... ... ... ... 
2000162c:	1624 2000 1624 2000 162c 2000 162c 2000     $.. $.. ,.. ,.. 
2000163c:	1634 2000 1634 2000 163c 2000 163c 2000     4.. 4.. <.. <.. 
2000164c:	1644 2000 1644 2000 164c 2000 164c 2000     D.. D.. L.. L.. 
2000165c:	1654 2000 1654 2000 165c 2000 165c 2000     T.. T.. \.. \.. 
2000166c:	1664 2000 1664 2000 166c 2000 166c 2000     d.. d.. l.. l.. 
2000167c:	1674 2000 1674 2000 167c 2000 167c 2000     t.. t.. |.. |.. 
2000168c:	1684 2000 1684 2000 168c 2000 168c 2000     ... ... ... ... 
2000169c:	1694 2000 1694 2000 169c 2000 169c 2000     ... ... ... ... 
200016ac:	16a4 2000 16a4 2000 16ac 2000 16ac 2000     ... ... ... ... 
200016bc:	16b4 2000 16b4 2000 16bc 2000 16bc 2000     ... ... ... ... 
200016cc:	16c4 2000 16c4 2000 16cc 2000 16cc 2000     ... ... ... ... 
200016dc:	16d4 2000 16d4 2000 16dc 2000 16dc 2000     ... ... ... ... 
200016ec:	16e4 2000 16e4 2000 16ec 2000 16ec 2000     ... ... ... ... 
200016fc:	16f4 2000 16f4 2000 16fc 2000 16fc 2000     ... ... ... ... 
2000170c:	1704 2000 1704 2000 170c 2000 170c 2000     ... ... ... ... 
2000171c:	1714 2000 1714 2000 171c 2000 171c 2000     ... ... ... ... 
2000172c:	1724 2000 1724 2000 172c 2000 172c 2000     $.. $.. ,.. ,.. 
2000173c:	1734 2000 1734 2000 173c 2000 173c 2000     4.. 4.. <.. <.. 
2000174c:	1744 2000 1744 2000 174c 2000 174c 2000     D.. D.. L.. L.. 
2000175c:	1754 2000 1754 2000 175c 2000 175c 2000     T.. T.. \.. \.. 
2000176c:	1764 2000 1764 2000 176c 2000 176c 2000     d.. d.. l.. l.. 
2000177c:	1774 2000 1774 2000 177c 2000 177c 2000     t.. t.. |.. |.. 
2000178c:	1784 2000 1784 2000 178c 2000 178c 2000     ... ... ... ... 
2000179c:	1794 2000 1794 2000 179c 2000 179c 2000     ... ... ... ... 
200017ac:	17a4 2000 17a4 2000 17ac 2000 17ac 2000     ... ... ... ... 
200017bc:	17b4 2000 17b4 2000 17bc 2000 17bc 2000     ... ... ... ... 
200017cc:	17c4 2000 17c4 2000 17cc 2000 17cc 2000     ... ... ... ... 
200017dc:	17d4 2000 17d4 2000 17dc 2000 17dc 2000     ... ... ... ... 
200017ec:	17e4 2000 17e4 2000 17ec 2000 17ec 2000     ... ... ... ... 
200017fc:	17f4 2000 17f4 2000 17fc 2000 17fc 2000     ... ... ... ... 
2000180c:	1804 2000 1804 2000 180c 2000 180c 2000     ... ... ... ... 
2000181c:	1814 2000 1814 2000 181c 2000 181c 2000     ... ... ... ... 
2000182c:	1824 2000 1824 2000 182c 2000 182c 2000     $.. $.. ,.. ,.. 
2000183c:	1834 2000 1834 2000 183c 2000 183c 2000     4.. 4.. <.. <.. 
2000184c:	1844 2000 1844 2000 184c 2000 184c 2000     D.. D.. L.. L.. 
2000185c:	1854 2000 1854 2000 185c 2000 185c 2000     T.. T.. \.. \.. 
2000186c:	1864 2000 1864 2000 186c 2000 186c 2000     d.. d.. l.. l.. 
2000187c:	1874 2000 1874 2000 187c 2000 187c 2000     t.. t.. |.. |.. 
2000188c:	1884 2000 1884 2000 188c 2000 188c 2000     ... ... ... ... 
2000189c:	1894 2000 1894 2000 189c 2000 189c 2000     ... ... ... ... 
200018ac:	18a4 2000 18a4 2000 18ac 2000 18ac 2000     ... ... ... ... 
200018bc:	18b4 2000 18b4 2000 18bc 2000 18bc 2000     ... ... ... ... 
200018cc:	18c4 2000 18c4 2000 18cc 2000 18cc 2000     ... ... ... ... 
200018dc:	18d4 2000 18d4 2000 18dc 2000 18dc 2000     ... ... ... ... 
200018ec:	18e4 2000 18e4 2000 18ec 2000 18ec 2000     ... ... ... ... 
200018fc:	18f4 2000 18f4 2000 18fc 2000 18fc 2000     ... ... ... ... 
2000190c:	1904 2000 1904 2000 190c 2000 190c 2000     ... ... ... ... 
2000191c:	1914 2000 1914 2000 191c 2000 191c 2000     ... ... ... ... 
2000192c:	1924 2000 1924 2000 192c 2000 192c 2000     $.. $.. ,.. ,.. 
2000193c:	1934 2000 1934 2000 193c 2000 193c 2000     4.. 4.. <.. <.. 
2000194c:	1944 2000 1944 2000 194c 2000 194c 2000     D.. D.. L.. L.. 
2000195c:	1954 2000 1954 2000 195c 2000 195c 2000     T.. T.. \.. \.. 
2000196c:	1964 2000 1964 2000 196c 2000 196c 2000     d.. d.. l.. l.. 
2000197c:	1974 2000 1974 2000 197c 2000 197c 2000     t.. t.. |.. |.. 
2000198c:	1984 2000 1984 2000 198c 2000 198c 2000     ... ... ... ... 
2000199c:	1994 2000 1994 2000 199c 2000 199c 2000     ... ... ... ... 
200019ac:	19a4 2000 19a4 2000 19ac 2000 19ac 2000     ... ... ... ... 
200019bc:	19b4 2000 19b4 2000 19bc 2000 19bc 2000     ... ... ... ... 
200019cc:	19c4 2000 19c4 2000 19cc 2000 19cc 2000     ... ... ... ... 
200019dc:	19d4 2000 19d4 2000 19dc 2000 19dc 2000     ... ... ... ... 
200019ec:	19e4 2000 19e4 2000 19ec 2000 19ec 2000     ... ... ... ... 

200019fc <__malloc_trim_threshold>:
200019fc:	0000 0002                                   ....

20001a00 <__malloc_sbrk_base>:
20001a00:	ffff ffff                                   ....

20001a04 <__mbtowc>:
20001a04:	c639 0040                                   9.@.

20001a08 <__wctomb>:
20001a08:	dafd 0040                                   ..@.
