// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module beamformer_top_beamformer_top_Pipeline_subcarrier_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_0_TVALID,
        in_stream_1_TVALID,
        out_stream_0_TREADY,
        out_stream_1_TREADY,
        in_stream_0_TDATA,
        in_stream_0_TREADY,
        in_stream_0_TKEEP,
        in_stream_0_TSTRB,
        in_stream_0_TLAST,
        in_stream_1_TDATA,
        in_stream_1_TREADY,
        in_stream_1_TKEEP,
        in_stream_1_TSTRB,
        in_stream_1_TLAST,
        weights_re_address0,
        weights_re_ce0,
        weights_re_q0,
        weights_im_address0,
        weights_im_ce0,
        weights_im_q0,
        weights_re_1_address0,
        weights_re_1_ce0,
        weights_re_1_q0,
        weights_im_1_address0,
        weights_im_1_ce0,
        weights_im_1_q0,
        out_stream_0_TDATA,
        out_stream_0_TVALID,
        out_stream_0_TKEEP,
        out_stream_0_TSTRB,
        out_stream_0_TLAST,
        weights_re_2_address0,
        weights_re_2_ce0,
        weights_re_2_q0,
        weights_im_2_address0,
        weights_im_2_ce0,
        weights_im_2_q0,
        weights_re_3_address0,
        weights_re_3_ce0,
        weights_re_3_q0,
        weights_im_3_address0,
        weights_im_3_ce0,
        weights_im_3_q0,
        out_stream_1_TDATA,
        out_stream_1_TVALID,
        out_stream_1_TKEEP,
        out_stream_1_TSTRB,
        out_stream_1_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_stream_0_TVALID;
input   in_stream_1_TVALID;
input   out_stream_0_TREADY;
input   out_stream_1_TREADY;
input  [31:0] in_stream_0_TDATA;
output   in_stream_0_TREADY;
input  [3:0] in_stream_0_TKEEP;
input  [3:0] in_stream_0_TSTRB;
input  [0:0] in_stream_0_TLAST;
input  [31:0] in_stream_1_TDATA;
output   in_stream_1_TREADY;
input  [3:0] in_stream_1_TKEEP;
input  [3:0] in_stream_1_TSTRB;
input  [0:0] in_stream_1_TLAST;
output  [9:0] weights_re_address0;
output   weights_re_ce0;
input  [15:0] weights_re_q0;
output  [9:0] weights_im_address0;
output   weights_im_ce0;
input  [15:0] weights_im_q0;
output  [9:0] weights_re_1_address0;
output   weights_re_1_ce0;
input  [15:0] weights_re_1_q0;
output  [9:0] weights_im_1_address0;
output   weights_im_1_ce0;
input  [15:0] weights_im_1_q0;
output  [31:0] out_stream_0_TDATA;
output   out_stream_0_TVALID;
output  [3:0] out_stream_0_TKEEP;
output  [3:0] out_stream_0_TSTRB;
output  [0:0] out_stream_0_TLAST;
output  [9:0] weights_re_2_address0;
output   weights_re_2_ce0;
input  [15:0] weights_re_2_q0;
output  [9:0] weights_im_2_address0;
output   weights_im_2_ce0;
input  [15:0] weights_im_2_q0;
output  [9:0] weights_re_3_address0;
output   weights_re_3_ce0;
input  [15:0] weights_re_3_q0;
output  [9:0] weights_im_3_address0;
output   weights_im_3_ce0;
input  [15:0] weights_im_3_q0;
output  [31:0] out_stream_1_TDATA;
output   out_stream_1_TVALID;
output  [3:0] out_stream_1_TKEEP;
output  [3:0] out_stream_1_TSTRB;
output  [0:0] out_stream_1_TLAST;

reg ap_idle;
reg in_stream_0_TREADY;
reg in_stream_1_TREADY;
reg out_stream_0_TVALID;
reg out_stream_1_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln137_fu_298_p2;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in_stream_0_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    in_stream_1_TDATA_blk_n;
reg    out_stream_0_TDATA_blk_n;
reg    out_stream_1_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] x_re_fu_326_p1;
reg   [15:0] x_re_reg_1348;
reg   [15:0] x_re_reg_1348_pp0_iter1_reg;
reg   [15:0] x_im_reg_1353;
reg   [15:0] x_im_reg_1353_pp0_iter1_reg;
reg   [0:0] s_last_reg_1358;
reg   [0:0] s_last_reg_1358_pp0_iter1_reg;
reg   [0:0] s_last_reg_1358_pp0_iter2_reg;
reg   [0:0] s_last_reg_1358_pp0_iter3_reg;
wire   [15:0] x_re_1_fu_348_p1;
reg   [15:0] x_re_1_reg_1364;
reg   [15:0] x_re_1_reg_1364_pp0_iter1_reg;
reg   [15:0] x_im_1_reg_1369;
reg   [15:0] x_im_1_reg_1369_pp0_iter1_reg;
reg   [15:0] w_re_reg_1414;
reg   [15:0] w_im_reg_1419;
reg   [15:0] w_re_1_reg_1424;
reg   [15:0] w_im_1_reg_1429;
reg   [15:0] w_re_2_reg_1434;
reg   [15:0] w_im_2_reg_1439;
reg   [15:0] w_re_3_reg_1444;
reg   [15:0] w_im_3_reg_1449;
wire   [31:0] mul_ln74_fu_373_p2;
reg   [31:0] mul_ln74_reg_1454;
reg   [16:0] tmp_6_cast_reg_1459;
wire   [13:0] trunc_ln74_fu_389_p1;
reg   [13:0] trunc_ln74_reg_1466;
wire   [31:0] mul_ln74_1_fu_399_p2;
reg   [31:0] mul_ln74_1_reg_1471;
reg   [16:0] tmp_9_cast_reg_1476;
wire   [13:0] trunc_ln74_1_fu_415_p1;
reg   [13:0] trunc_ln74_1_reg_1483;
wire   [31:0] mul_ln75_fu_419_p2;
reg   [31:0] mul_ln75_reg_1488;
reg   [16:0] tmp_3_cast_reg_1493;
wire   [13:0] trunc_ln75_fu_435_p1;
reg   [13:0] trunc_ln75_reg_1500;
wire   [31:0] mul_ln75_1_fu_439_p2;
reg   [31:0] mul_ln75_1_reg_1505;
reg   [16:0] tmp_10_cast_reg_1510;
wire   [13:0] trunc_ln75_1_fu_455_p1;
reg   [13:0] trunc_ln75_1_reg_1517;
wire   [31:0] mul_ln74_2_fu_465_p2;
reg   [31:0] mul_ln74_2_reg_1522;
reg   [16:0] tmp_13_cast_reg_1527;
wire   [13:0] trunc_ln74_2_fu_481_p1;
reg   [13:0] trunc_ln74_2_reg_1534;
wire   [31:0] mul_ln74_3_fu_491_p2;
reg   [31:0] mul_ln74_3_reg_1539;
reg   [16:0] tmp_16_cast_reg_1544;
wire   [13:0] trunc_ln74_3_fu_507_p1;
reg   [13:0] trunc_ln74_3_reg_1551;
wire   [31:0] mul_ln75_2_fu_511_p2;
reg   [31:0] mul_ln75_2_reg_1556;
reg   [16:0] tmp_19_cast_reg_1561;
wire   [13:0] trunc_ln75_2_fu_527_p1;
reg   [13:0] trunc_ln75_2_reg_1568;
wire   [31:0] mul_ln75_3_fu_531_p2;
reg   [31:0] mul_ln75_3_reg_1573;
reg   [16:0] tmp_22_cast_reg_1578;
wire   [13:0] trunc_ln75_3_fu_547_p1;
reg   [13:0] trunc_ln75_3_reg_1585;
wire   [31:0] mul_ln74_4_fu_554_p2;
reg   [31:0] mul_ln74_4_reg_1590;
reg   [16:0] tmp_25_cast_reg_1595;
wire   [13:0] trunc_ln74_4_fu_570_p1;
reg   [13:0] trunc_ln74_4_reg_1602;
wire   [31:0] mul_ln74_5_fu_577_p2;
reg   [31:0] mul_ln74_5_reg_1607;
reg   [16:0] tmp_28_cast_reg_1612;
wire   [13:0] trunc_ln74_5_fu_593_p1;
reg   [13:0] trunc_ln74_5_reg_1619;
wire   [31:0] mul_ln75_4_fu_597_p2;
reg   [31:0] mul_ln75_4_reg_1624;
reg   [16:0] tmp_31_cast_reg_1629;
wire   [13:0] trunc_ln75_4_fu_613_p1;
reg   [13:0] trunc_ln75_4_reg_1636;
wire   [31:0] mul_ln75_5_fu_617_p2;
reg   [31:0] mul_ln75_5_reg_1641;
reg   [16:0] tmp_34_cast_reg_1646;
wire   [13:0] trunc_ln75_5_fu_633_p1;
reg   [13:0] trunc_ln75_5_reg_1653;
wire   [31:0] mul_ln74_6_fu_640_p2;
reg   [31:0] mul_ln74_6_reg_1658;
reg   [16:0] tmp_37_cast_reg_1663;
wire   [13:0] trunc_ln74_6_fu_656_p1;
reg   [13:0] trunc_ln74_6_reg_1670;
wire   [31:0] mul_ln74_7_fu_663_p2;
reg   [31:0] mul_ln74_7_reg_1675;
reg   [16:0] tmp_40_cast_reg_1680;
wire   [13:0] trunc_ln74_7_fu_679_p1;
reg   [13:0] trunc_ln74_7_reg_1687;
wire   [31:0] mul_ln75_6_fu_683_p2;
reg   [31:0] mul_ln75_6_reg_1692;
reg   [16:0] tmp_43_cast_reg_1697;
wire   [13:0] trunc_ln75_6_fu_699_p1;
reg   [13:0] trunc_ln75_6_reg_1704;
wire   [31:0] mul_ln75_7_fu_703_p2;
reg   [31:0] mul_ln75_7_reg_1709;
reg   [16:0] tmp_46_cast_reg_1714;
wire   [13:0] trunc_ln75_7_fu_719_p1;
reg   [13:0] trunc_ln75_7_reg_1721;
wire   [16:0] ref_tmp_i_i321_i_0_fu_747_p3;
reg   [16:0] ref_tmp_i_i321_i_0_reg_1726;
wire   [16:0] ref_tmp_i_i214_i_0_fu_778_p3;
reg   [16:0] ref_tmp_i_i214_i_0_reg_1731;
wire   [16:0] add_ln74_5_fu_909_p2;
reg   [16:0] add_ln74_5_reg_1736;
wire   [16:0] ref_tmp_i_i84_i_0_1601_fu_939_p3;
reg   [16:0] ref_tmp_i_i84_i_0_1601_reg_1741;
wire   [16:0] ref_tmp_i_i_i_0_1622_fu_970_p3;
reg   [16:0] ref_tmp_i_i_i_0_1622_reg_1746;
wire   [16:0] sub_ln75_fu_977_p2;
reg   [16:0] sub_ln75_reg_1751;
wire   [16:0] ref_tmp_i_i321_i_0_1_fu_1007_p3;
reg   [16:0] ref_tmp_i_i321_i_0_1_reg_1756;
wire   [16:0] ref_tmp_i_i214_i_0_1_fu_1038_p3;
reg   [16:0] ref_tmp_i_i214_i_0_1_reg_1761;
wire   [16:0] add_ln74_12_fu_1169_p2;
reg   [16:0] add_ln74_12_reg_1766;
wire   [16:0] ref_tmp_i_i84_i_0_1_1_fu_1199_p3;
reg   [16:0] ref_tmp_i_i84_i_0_1_1_reg_1771;
wire   [16:0] ref_tmp_i_i_i_0_1_1_fu_1230_p3;
reg   [16:0] ref_tmp_i_i_i_0_1_1_reg_1776;
wire   [16:0] sub_ln75_2_fu_1237_p2;
reg   [16:0] sub_ln75_2_reg_1781;
wire   [63:0] zext_ln137_fu_310_p1;
reg   [10:0] k_fu_122;
wire   [10:0] add_ln137_fu_304_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_k_1;
reg    ap_block_pp0_stage0_01001;
reg    weights_re_ce0_local;
reg    weights_im_ce0_local;
reg    weights_re_1_ce0_local;
reg    weights_im_1_ce0_local;
reg    weights_re_2_ce0_local;
reg    weights_im_2_ce0_local;
reg    weights_re_3_ce0_local;
reg    weights_im_3_ce0_local;
wire  signed [15:0] mul_ln74_fu_373_p0;
wire  signed [31:0] sext_ln74_1_fu_370_p1;
wire  signed [15:0] mul_ln74_fu_373_p1;
wire  signed [31:0] sext_ln74_fu_367_p1;
wire  signed [15:0] mul_ln74_1_fu_399_p0;
wire  signed [31:0] sext_ln74_3_fu_396_p1;
wire  signed [15:0] mul_ln74_1_fu_399_p1;
wire  signed [31:0] sext_ln74_2_fu_393_p1;
wire  signed [15:0] mul_ln75_fu_419_p0;
wire  signed [15:0] mul_ln75_fu_419_p1;
wire  signed [15:0] mul_ln75_1_fu_439_p0;
wire  signed [15:0] mul_ln75_1_fu_439_p1;
wire  signed [15:0] mul_ln74_2_fu_465_p0;
wire  signed [31:0] sext_ln74_5_fu_462_p1;
wire  signed [15:0] mul_ln74_2_fu_465_p1;
wire  signed [31:0] sext_ln74_4_fu_459_p1;
wire  signed [15:0] mul_ln74_3_fu_491_p0;
wire  signed [31:0] sext_ln74_7_fu_488_p1;
wire  signed [15:0] mul_ln74_3_fu_491_p1;
wire  signed [31:0] sext_ln74_6_fu_485_p1;
wire  signed [15:0] mul_ln75_2_fu_511_p0;
wire  signed [15:0] mul_ln75_2_fu_511_p1;
wire  signed [15:0] mul_ln75_3_fu_531_p0;
wire  signed [15:0] mul_ln75_3_fu_531_p1;
wire  signed [15:0] mul_ln74_4_fu_554_p0;
wire  signed [31:0] sext_ln74_8_fu_551_p1;
wire  signed [15:0] mul_ln74_4_fu_554_p1;
wire  signed [15:0] mul_ln74_5_fu_577_p0;
wire  signed [31:0] sext_ln74_9_fu_574_p1;
wire  signed [15:0] mul_ln74_5_fu_577_p1;
wire  signed [15:0] mul_ln75_4_fu_597_p0;
wire  signed [15:0] mul_ln75_4_fu_597_p1;
wire  signed [15:0] mul_ln75_5_fu_617_p0;
wire  signed [15:0] mul_ln75_5_fu_617_p1;
wire  signed [15:0] mul_ln74_6_fu_640_p0;
wire  signed [31:0] sext_ln74_10_fu_637_p1;
wire  signed [15:0] mul_ln74_6_fu_640_p1;
wire  signed [15:0] mul_ln74_7_fu_663_p0;
wire  signed [31:0] sext_ln74_11_fu_660_p1;
wire  signed [15:0] mul_ln74_7_fu_663_p1;
wire  signed [15:0] mul_ln75_6_fu_683_p0;
wire  signed [15:0] mul_ln75_6_fu_683_p1;
wire  signed [15:0] mul_ln75_7_fu_703_p0;
wire  signed [15:0] mul_ln75_7_fu_703_p1;
wire   [0:0] icmp_ln74_fu_730_p2;
wire   [16:0] add_ln74_fu_735_p2;
wire   [0:0] tmp_fu_723_p3;
wire   [16:0] select_ln74_fu_740_p3;
wire   [0:0] icmp_ln74_1_fu_761_p2;
wire   [16:0] add_ln74_1_fu_766_p2;
wire   [0:0] tmp_3_fu_754_p3;
wire   [16:0] select_ln74_1_fu_771_p3;
wire   [0:0] icmp_ln75_fu_792_p2;
wire   [16:0] add_ln75_fu_797_p2;
wire   [0:0] tmp_4_fu_785_p3;
wire   [16:0] select_ln75_fu_802_p3;
wire   [0:0] icmp_ln75_1_fu_823_p2;
wire   [16:0] add_ln75_1_fu_828_p2;
wire   [0:0] tmp_5_fu_816_p3;
wire   [16:0] select_ln75_1_fu_833_p3;
wire   [0:0] icmp_ln74_2_fu_854_p2;
wire   [16:0] add_ln74_2_fu_859_p2;
wire   [0:0] tmp_6_fu_847_p3;
wire   [16:0] select_ln74_2_fu_864_p3;
wire   [0:0] icmp_ln74_3_fu_885_p2;
wire   [16:0] add_ln74_3_fu_890_p2;
wire   [0:0] tmp_7_fu_878_p3;
wire   [16:0] select_ln74_3_fu_895_p3;
wire   [16:0] ref_tmp_i_i321_i_0_1558_fu_871_p3;
wire   [16:0] ref_tmp_i_i214_i_0_1579_fu_902_p3;
wire   [0:0] icmp_ln75_2_fu_922_p2;
wire   [16:0] add_ln75_2_fu_927_p2;
wire   [0:0] tmp_8_fu_915_p3;
wire   [16:0] select_ln75_2_fu_932_p3;
wire   [0:0] icmp_ln75_3_fu_953_p2;
wire   [16:0] add_ln75_3_fu_958_p2;
wire   [0:0] tmp_9_fu_946_p3;
wire   [16:0] select_ln75_3_fu_963_p3;
wire   [16:0] ref_tmp_i_i84_i_0_fu_809_p3;
wire   [16:0] ref_tmp_i_i_i_0_fu_840_p3;
wire   [0:0] icmp_ln74_4_fu_990_p2;
wire   [16:0] add_ln74_7_fu_995_p2;
wire   [0:0] tmp_10_fu_983_p3;
wire   [16:0] select_ln74_4_fu_1000_p3;
wire   [0:0] icmp_ln74_5_fu_1021_p2;
wire   [16:0] add_ln74_8_fu_1026_p2;
wire   [0:0] tmp_11_fu_1014_p3;
wire   [16:0] select_ln74_5_fu_1031_p3;
wire   [0:0] icmp_ln75_4_fu_1052_p2;
wire   [16:0] add_ln75_5_fu_1057_p2;
wire   [0:0] tmp_12_fu_1045_p3;
wire   [16:0] select_ln75_4_fu_1062_p3;
wire   [0:0] icmp_ln75_5_fu_1083_p2;
wire   [16:0] add_ln75_6_fu_1088_p2;
wire   [0:0] tmp_13_fu_1076_p3;
wire   [16:0] select_ln75_5_fu_1093_p3;
wire   [0:0] icmp_ln74_6_fu_1114_p2;
wire   [16:0] add_ln74_9_fu_1119_p2;
wire   [0:0] tmp_14_fu_1107_p3;
wire   [16:0] select_ln74_6_fu_1124_p3;
wire   [0:0] icmp_ln74_7_fu_1145_p2;
wire   [16:0] add_ln74_10_fu_1150_p2;
wire   [0:0] tmp_15_fu_1138_p3;
wire   [16:0] select_ln74_7_fu_1155_p3;
wire   [16:0] ref_tmp_i_i321_i_0_1_1_fu_1131_p3;
wire   [16:0] ref_tmp_i_i214_i_0_1_1_fu_1162_p3;
wire   [0:0] icmp_ln75_6_fu_1182_p2;
wire   [16:0] add_ln75_7_fu_1187_p2;
wire   [0:0] tmp_16_fu_1175_p3;
wire   [16:0] select_ln75_6_fu_1192_p3;
wire   [0:0] icmp_ln75_7_fu_1213_p2;
wire   [16:0] add_ln75_8_fu_1218_p2;
wire   [0:0] tmp_17_fu_1206_p3;
wire   [16:0] select_ln75_7_fu_1223_p3;
wire   [16:0] ref_tmp_i_i84_i_0_1_fu_1069_p3;
wire   [16:0] ref_tmp_i_i_i_0_1_fu_1100_p3;
wire   [16:0] add_ln74_4_fu_1243_p2;
wire   [16:0] acc_im_4_fu_1252_p2;
wire   [16:0] acc_re_fu_1247_p2;
wire   [16:0] acc_im_fu_1256_p2;
wire   [15:0] out_im_fu_1271_p4;
wire   [15:0] out_re_fu_1261_p4;
wire   [16:0] add_ln74_11_fu_1290_p2;
wire   [16:0] acc_im_5_fu_1299_p2;
wire   [16:0] acc_re_1_fu_1294_p2;
wire   [16:0] acc_im_3_fu_1303_p2;
wire   [15:0] out_im_1_fu_1318_p4;
wire   [15:0] out_re_1_fu_1308_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 k_fu_122 = 11'd0;
#0 ap_done_reg = 1'b0;
end

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U13(
    .din0(mul_ln74_fu_373_p0),
    .din1(mul_ln74_fu_373_p1),
    .dout(mul_ln74_fu_373_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U14(
    .din0(mul_ln74_1_fu_399_p0),
    .din1(mul_ln74_1_fu_399_p1),
    .dout(mul_ln74_1_fu_399_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U15(
    .din0(mul_ln75_fu_419_p0),
    .din1(mul_ln75_fu_419_p1),
    .dout(mul_ln75_fu_419_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U16(
    .din0(mul_ln75_1_fu_439_p0),
    .din1(mul_ln75_1_fu_439_p1),
    .dout(mul_ln75_1_fu_439_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U17(
    .din0(mul_ln74_2_fu_465_p0),
    .din1(mul_ln74_2_fu_465_p1),
    .dout(mul_ln74_2_fu_465_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U18(
    .din0(mul_ln74_3_fu_491_p0),
    .din1(mul_ln74_3_fu_491_p1),
    .dout(mul_ln74_3_fu_491_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U19(
    .din0(mul_ln75_2_fu_511_p0),
    .din1(mul_ln75_2_fu_511_p1),
    .dout(mul_ln75_2_fu_511_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U20(
    .din0(mul_ln75_3_fu_531_p0),
    .din1(mul_ln75_3_fu_531_p1),
    .dout(mul_ln75_3_fu_531_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U21(
    .din0(mul_ln74_4_fu_554_p0),
    .din1(mul_ln74_4_fu_554_p1),
    .dout(mul_ln74_4_fu_554_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U22(
    .din0(mul_ln74_5_fu_577_p0),
    .din1(mul_ln74_5_fu_577_p1),
    .dout(mul_ln74_5_fu_577_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U23(
    .din0(mul_ln75_4_fu_597_p0),
    .din1(mul_ln75_4_fu_597_p1),
    .dout(mul_ln75_4_fu_597_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U24(
    .din0(mul_ln75_5_fu_617_p0),
    .din1(mul_ln75_5_fu_617_p1),
    .dout(mul_ln75_5_fu_617_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U25(
    .din0(mul_ln74_6_fu_640_p0),
    .din1(mul_ln74_6_fu_640_p1),
    .dout(mul_ln74_6_fu_640_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U26(
    .din0(mul_ln74_7_fu_663_p0),
    .din1(mul_ln74_7_fu_663_p1),
    .dout(mul_ln74_7_fu_663_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U27(
    .din0(mul_ln75_6_fu_683_p0),
    .din1(mul_ln75_6_fu_683_p1),
    .dout(mul_ln75_6_fu_683_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U28(
    .din0(mul_ln75_7_fu_703_p0),
    .din1(mul_ln75_7_fu_703_p1),
    .dout(mul_ln75_7_fu_703_p2)
);

beamformer_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln137_fu_298_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            k_fu_122 <= add_ln137_fu_304_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_122 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln74_12_reg_1766 <= add_ln74_12_fu_1169_p2;
        add_ln74_5_reg_1736 <= add_ln74_5_fu_909_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        mul_ln74_1_reg_1471 <= mul_ln74_1_fu_399_p2;
        mul_ln74_2_reg_1522 <= mul_ln74_2_fu_465_p2;
        mul_ln74_3_reg_1539 <= mul_ln74_3_fu_491_p2;
        mul_ln74_4_reg_1590 <= mul_ln74_4_fu_554_p2;
        mul_ln74_5_reg_1607 <= mul_ln74_5_fu_577_p2;
        mul_ln74_6_reg_1658 <= mul_ln74_6_fu_640_p2;
        mul_ln74_7_reg_1675 <= mul_ln74_7_fu_663_p2;
        mul_ln74_reg_1454 <= mul_ln74_fu_373_p2;
        mul_ln75_1_reg_1505 <= mul_ln75_1_fu_439_p2;
        mul_ln75_2_reg_1556 <= mul_ln75_2_fu_511_p2;
        mul_ln75_3_reg_1573 <= mul_ln75_3_fu_531_p2;
        mul_ln75_4_reg_1624 <= mul_ln75_4_fu_597_p2;
        mul_ln75_5_reg_1641 <= mul_ln75_5_fu_617_p2;
        mul_ln75_6_reg_1692 <= mul_ln75_6_fu_683_p2;
        mul_ln75_7_reg_1709 <= mul_ln75_7_fu_703_p2;
        mul_ln75_reg_1488 <= mul_ln75_fu_419_p2;
        ref_tmp_i_i214_i_0_1_reg_1761 <= ref_tmp_i_i214_i_0_1_fu_1038_p3;
        ref_tmp_i_i214_i_0_reg_1731 <= ref_tmp_i_i214_i_0_fu_778_p3;
        ref_tmp_i_i321_i_0_1_reg_1756 <= ref_tmp_i_i321_i_0_1_fu_1007_p3;
        ref_tmp_i_i321_i_0_reg_1726 <= ref_tmp_i_i321_i_0_fu_747_p3;
        ref_tmp_i_i84_i_0_1601_reg_1741 <= ref_tmp_i_i84_i_0_1601_fu_939_p3;
        ref_tmp_i_i84_i_0_1_1_reg_1771 <= ref_tmp_i_i84_i_0_1_1_fu_1199_p3;
        ref_tmp_i_i_i_0_1622_reg_1746 <= ref_tmp_i_i_i_0_1622_fu_970_p3;
        ref_tmp_i_i_i_0_1_1_reg_1776 <= ref_tmp_i_i_i_0_1_1_fu_1230_p3;
        s_last_reg_1358_pp0_iter2_reg <= s_last_reg_1358_pp0_iter1_reg;
        s_last_reg_1358_pp0_iter3_reg <= s_last_reg_1358_pp0_iter2_reg;
        sub_ln75_2_reg_1781 <= sub_ln75_2_fu_1237_p2;
        sub_ln75_reg_1751 <= sub_ln75_fu_977_p2;
        tmp_10_cast_reg_1510 <= {{mul_ln75_1_fu_439_p2[30:14]}};
        tmp_13_cast_reg_1527 <= {{mul_ln74_2_fu_465_p2[30:14]}};
        tmp_16_cast_reg_1544 <= {{mul_ln74_3_fu_491_p2[30:14]}};
        tmp_19_cast_reg_1561 <= {{mul_ln75_2_fu_511_p2[30:14]}};
        tmp_22_cast_reg_1578 <= {{mul_ln75_3_fu_531_p2[30:14]}};
        tmp_25_cast_reg_1595 <= {{mul_ln74_4_fu_554_p2[30:14]}};
        tmp_28_cast_reg_1612 <= {{mul_ln74_5_fu_577_p2[30:14]}};
        tmp_31_cast_reg_1629 <= {{mul_ln75_4_fu_597_p2[30:14]}};
        tmp_34_cast_reg_1646 <= {{mul_ln75_5_fu_617_p2[30:14]}};
        tmp_37_cast_reg_1663 <= {{mul_ln74_6_fu_640_p2[30:14]}};
        tmp_3_cast_reg_1493 <= {{mul_ln75_fu_419_p2[30:14]}};
        tmp_40_cast_reg_1680 <= {{mul_ln74_7_fu_663_p2[30:14]}};
        tmp_43_cast_reg_1697 <= {{mul_ln75_6_fu_683_p2[30:14]}};
        tmp_46_cast_reg_1714 <= {{mul_ln75_7_fu_703_p2[30:14]}};
        tmp_6_cast_reg_1459 <= {{mul_ln74_fu_373_p2[30:14]}};
        tmp_9_cast_reg_1476 <= {{mul_ln74_1_fu_399_p2[30:14]}};
        trunc_ln74_1_reg_1483 <= trunc_ln74_1_fu_415_p1;
        trunc_ln74_2_reg_1534 <= trunc_ln74_2_fu_481_p1;
        trunc_ln74_3_reg_1551 <= trunc_ln74_3_fu_507_p1;
        trunc_ln74_4_reg_1602 <= trunc_ln74_4_fu_570_p1;
        trunc_ln74_5_reg_1619 <= trunc_ln74_5_fu_593_p1;
        trunc_ln74_6_reg_1670 <= trunc_ln74_6_fu_656_p1;
        trunc_ln74_7_reg_1687 <= trunc_ln74_7_fu_679_p1;
        trunc_ln74_reg_1466 <= trunc_ln74_fu_389_p1;
        trunc_ln75_1_reg_1517 <= trunc_ln75_1_fu_455_p1;
        trunc_ln75_2_reg_1568 <= trunc_ln75_2_fu_527_p1;
        trunc_ln75_3_reg_1585 <= trunc_ln75_3_fu_547_p1;
        trunc_ln75_4_reg_1636 <= trunc_ln75_4_fu_613_p1;
        trunc_ln75_5_reg_1653 <= trunc_ln75_5_fu_633_p1;
        trunc_ln75_6_reg_1704 <= trunc_ln75_6_fu_699_p1;
        trunc_ln75_7_reg_1721 <= trunc_ln75_7_fu_719_p1;
        trunc_ln75_reg_1500 <= trunc_ln75_fu_435_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        s_last_reg_1358 <= in_stream_1_TLAST;
        s_last_reg_1358_pp0_iter1_reg <= s_last_reg_1358;
        w_im_1_reg_1429 <= weights_im_1_q0;
        w_im_2_reg_1439 <= weights_im_2_q0;
        w_im_3_reg_1449 <= weights_im_3_q0;
        w_im_reg_1419 <= weights_im_q0;
        w_re_1_reg_1424 <= weights_re_1_q0;
        w_re_2_reg_1434 <= weights_re_2_q0;
        w_re_3_reg_1444 <= weights_re_3_q0;
        w_re_reg_1414 <= weights_re_q0;
        x_im_1_reg_1369 <= {{in_stream_1_TDATA[31:16]}};
        x_im_1_reg_1369_pp0_iter1_reg <= x_im_1_reg_1369;
        x_im_reg_1353 <= {{in_stream_0_TDATA[31:16]}};
        x_im_reg_1353_pp0_iter1_reg <= x_im_reg_1353;
        x_re_1_reg_1364 <= x_re_1_fu_348_p1;
        x_re_1_reg_1364_pp0_iter1_reg <= x_re_1_reg_1364;
        x_re_reg_1348 <= x_re_fu_326_p1;
        x_re_reg_1348_pp0_iter1_reg <= x_re_reg_1348;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln137_fu_298_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln137_fu_298_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_0_TDATA_blk_n = in_stream_0_TVALID;
    end else begin
        in_stream_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln137_fu_298_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_0_TREADY = 1'b1;
    end else begin
        in_stream_0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln137_fu_298_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_1_TDATA_blk_n = in_stream_1_TVALID;
    end else begin
        in_stream_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln137_fu_298_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_1_TREADY = 1'b1;
    end else begin
        in_stream_1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_stream_0_TDATA_blk_n = out_stream_0_TREADY;
    end else begin
        out_stream_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_stream_0_TVALID = 1'b1;
    end else begin
        out_stream_0_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_stream_1_TDATA_blk_n = out_stream_1_TREADY;
    end else begin
        out_stream_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_stream_1_TVALID = 1'b1;
    end else begin
        out_stream_1_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_1_ce0_local = 1'b1;
    end else begin
        weights_im_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_2_ce0_local = 1'b1;
    end else begin
        weights_im_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_3_ce0_local = 1'b1;
    end else begin
        weights_im_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_ce0_local = 1'b1;
    end else begin
        weights_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_1_ce0_local = 1'b1;
    end else begin
        weights_re_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_2_ce0_local = 1'b1;
    end else begin
        weights_re_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_3_ce0_local = 1'b1;
    end else begin
        weights_re_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_ce0_local = 1'b1;
    end else begin
        weights_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_im_3_fu_1303_p2 = (acc_im_5_fu_1299_p2 - ref_tmp_i_i_i_0_1_1_reg_1776);

assign acc_im_4_fu_1252_p2 = (sub_ln75_reg_1751 + ref_tmp_i_i84_i_0_1601_reg_1741);

assign acc_im_5_fu_1299_p2 = (sub_ln75_2_reg_1781 + ref_tmp_i_i84_i_0_1_1_reg_1771);

assign acc_im_fu_1256_p2 = (acc_im_4_fu_1252_p2 - ref_tmp_i_i_i_0_1622_reg_1746);

assign acc_re_1_fu_1294_p2 = (add_ln74_12_reg_1766 + add_ln74_11_fu_1290_p2);

assign acc_re_fu_1247_p2 = (add_ln74_5_reg_1736 + add_ln74_4_fu_1243_p2);

assign add_ln137_fu_304_p2 = (ap_sig_allocacmp_k_1 + 11'd1);

assign add_ln74_10_fu_1150_p2 = (tmp_40_cast_reg_1680 + 17'd1);

assign add_ln74_11_fu_1290_p2 = (ref_tmp_i_i214_i_0_1_reg_1761 + ref_tmp_i_i321_i_0_1_reg_1756);

assign add_ln74_12_fu_1169_p2 = (ref_tmp_i_i321_i_0_1_1_fu_1131_p3 + ref_tmp_i_i214_i_0_1_1_fu_1162_p3);

assign add_ln74_1_fu_766_p2 = (tmp_9_cast_reg_1476 + 17'd1);

assign add_ln74_2_fu_859_p2 = (tmp_13_cast_reg_1527 + 17'd1);

assign add_ln74_3_fu_890_p2 = (tmp_16_cast_reg_1544 + 17'd1);

assign add_ln74_4_fu_1243_p2 = (ref_tmp_i_i214_i_0_reg_1731 + ref_tmp_i_i321_i_0_reg_1726);

assign add_ln74_5_fu_909_p2 = (ref_tmp_i_i321_i_0_1558_fu_871_p3 + ref_tmp_i_i214_i_0_1579_fu_902_p3);

assign add_ln74_7_fu_995_p2 = (tmp_25_cast_reg_1595 + 17'd1);

assign add_ln74_8_fu_1026_p2 = (tmp_28_cast_reg_1612 + 17'd1);

assign add_ln74_9_fu_1119_p2 = (tmp_37_cast_reg_1663 + 17'd1);

assign add_ln74_fu_735_p2 = (tmp_6_cast_reg_1459 + 17'd1);

assign add_ln75_1_fu_828_p2 = (tmp_10_cast_reg_1510 + 17'd1);

assign add_ln75_2_fu_927_p2 = (tmp_19_cast_reg_1561 + 17'd1);

assign add_ln75_3_fu_958_p2 = (tmp_22_cast_reg_1578 + 17'd1);

assign add_ln75_5_fu_1057_p2 = (tmp_31_cast_reg_1629 + 17'd1);

assign add_ln75_6_fu_1088_p2 = (tmp_34_cast_reg_1646 + 17'd1);

assign add_ln75_7_fu_1187_p2 = (tmp_43_cast_reg_1697 + 17'd1);

assign add_ln75_8_fu_1218_p2 = (tmp_46_cast_reg_1714 + 17'd1);

assign add_ln75_fu_797_p2 = (tmp_3_cast_reg_1493 + 17'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (1'b1 == ap_block_state5_pp0_stage0_iter4))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (1'b1 == ap_block_state5_pp0_stage0_iter4))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((in_stream_1_TVALID == 1'b0) & (icmp_ln137_fu_298_p2 == 1'd0)) | ((icmp_ln137_fu_298_p2 == 1'd0) & (in_stream_0_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state5_io = ((out_stream_1_TREADY == 1'b0) | (out_stream_0_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_stream_1_TREADY == 1'b0) | (out_stream_0_TREADY == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln137_fu_298_p2 = ((ap_sig_allocacmp_k_1 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_761_p2 = ((trunc_ln74_1_reg_1483 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_2_fu_854_p2 = ((trunc_ln74_2_reg_1534 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_3_fu_885_p2 = ((trunc_ln74_3_reg_1551 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_4_fu_990_p2 = ((trunc_ln74_4_reg_1602 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_5_fu_1021_p2 = ((trunc_ln74_5_reg_1619 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_6_fu_1114_p2 = ((trunc_ln74_6_reg_1670 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_7_fu_1145_p2 = ((trunc_ln74_7_reg_1687 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_730_p2 = ((trunc_ln74_reg_1466 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_823_p2 = ((trunc_ln75_1_reg_1517 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_2_fu_922_p2 = ((trunc_ln75_2_reg_1568 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_3_fu_953_p2 = ((trunc_ln75_3_reg_1585 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_4_fu_1052_p2 = ((trunc_ln75_4_reg_1636 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_5_fu_1083_p2 = ((trunc_ln75_5_reg_1653 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_6_fu_1182_p2 = ((trunc_ln75_6_reg_1704 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_7_fu_1213_p2 = ((trunc_ln75_7_reg_1721 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_792_p2 = ((trunc_ln75_reg_1500 != 14'd0) ? 1'b1 : 1'b0);

assign mul_ln74_1_fu_399_p0 = sext_ln74_3_fu_396_p1;

assign mul_ln74_1_fu_399_p1 = sext_ln74_2_fu_393_p1;

assign mul_ln74_2_fu_465_p0 = sext_ln74_5_fu_462_p1;

assign mul_ln74_2_fu_465_p1 = sext_ln74_4_fu_459_p1;

assign mul_ln74_3_fu_491_p0 = sext_ln74_7_fu_488_p1;

assign mul_ln74_3_fu_491_p1 = sext_ln74_6_fu_485_p1;

assign mul_ln74_4_fu_554_p0 = sext_ln74_8_fu_551_p1;

assign mul_ln74_4_fu_554_p1 = sext_ln74_fu_367_p1;

assign mul_ln74_5_fu_577_p0 = sext_ln74_9_fu_574_p1;

assign mul_ln74_5_fu_577_p1 = sext_ln74_2_fu_393_p1;

assign mul_ln74_6_fu_640_p0 = sext_ln74_10_fu_637_p1;

assign mul_ln74_6_fu_640_p1 = sext_ln74_4_fu_459_p1;

assign mul_ln74_7_fu_663_p0 = sext_ln74_11_fu_660_p1;

assign mul_ln74_7_fu_663_p1 = sext_ln74_6_fu_485_p1;

assign mul_ln74_fu_373_p0 = sext_ln74_1_fu_370_p1;

assign mul_ln74_fu_373_p1 = sext_ln74_fu_367_p1;

assign mul_ln75_1_fu_439_p0 = sext_ln74_3_fu_396_p1;

assign mul_ln75_1_fu_439_p1 = sext_ln74_fu_367_p1;

assign mul_ln75_2_fu_511_p0 = sext_ln74_5_fu_462_p1;

assign mul_ln75_2_fu_511_p1 = sext_ln74_6_fu_485_p1;

assign mul_ln75_3_fu_531_p0 = sext_ln74_7_fu_488_p1;

assign mul_ln75_3_fu_531_p1 = sext_ln74_4_fu_459_p1;

assign mul_ln75_4_fu_597_p0 = sext_ln74_8_fu_551_p1;

assign mul_ln75_4_fu_597_p1 = sext_ln74_2_fu_393_p1;

assign mul_ln75_5_fu_617_p0 = sext_ln74_9_fu_574_p1;

assign mul_ln75_5_fu_617_p1 = sext_ln74_fu_367_p1;

assign mul_ln75_6_fu_683_p0 = sext_ln74_10_fu_637_p1;

assign mul_ln75_6_fu_683_p1 = sext_ln74_6_fu_485_p1;

assign mul_ln75_7_fu_703_p0 = sext_ln74_11_fu_660_p1;

assign mul_ln75_7_fu_703_p1 = sext_ln74_4_fu_459_p1;

assign mul_ln75_fu_419_p0 = sext_ln74_1_fu_370_p1;

assign mul_ln75_fu_419_p1 = sext_ln74_2_fu_393_p1;

assign out_im_1_fu_1318_p4 = {{acc_im_3_fu_1303_p2[16:1]}};

assign out_im_fu_1271_p4 = {{acc_im_fu_1256_p2[16:1]}};

assign out_re_1_fu_1308_p4 = {{acc_re_1_fu_1294_p2[16:1]}};

assign out_re_fu_1261_p4 = {{acc_re_fu_1247_p2[16:1]}};

assign out_stream_0_TDATA = {{out_im_fu_1271_p4}, {out_re_fu_1261_p4}};

assign out_stream_0_TKEEP = 4'd15;

assign out_stream_0_TLAST = s_last_reg_1358_pp0_iter3_reg;

assign out_stream_0_TSTRB = 'bx;

assign out_stream_1_TDATA = {{out_im_1_fu_1318_p4}, {out_re_1_fu_1308_p4}};

assign out_stream_1_TKEEP = 4'd15;

assign out_stream_1_TLAST = s_last_reg_1358_pp0_iter3_reg;

assign out_stream_1_TSTRB = 'bx;

assign ref_tmp_i_i214_i_0_1579_fu_902_p3 = ((tmp_7_fu_878_p3[0:0] == 1'b1) ? select_ln74_3_fu_895_p3 : tmp_16_cast_reg_1544);

assign ref_tmp_i_i214_i_0_1_1_fu_1162_p3 = ((tmp_15_fu_1138_p3[0:0] == 1'b1) ? select_ln74_7_fu_1155_p3 : tmp_40_cast_reg_1680);

assign ref_tmp_i_i214_i_0_1_fu_1038_p3 = ((tmp_11_fu_1014_p3[0:0] == 1'b1) ? select_ln74_5_fu_1031_p3 : tmp_28_cast_reg_1612);

assign ref_tmp_i_i214_i_0_fu_778_p3 = ((tmp_3_fu_754_p3[0:0] == 1'b1) ? select_ln74_1_fu_771_p3 : tmp_9_cast_reg_1476);

assign ref_tmp_i_i321_i_0_1558_fu_871_p3 = ((tmp_6_fu_847_p3[0:0] == 1'b1) ? select_ln74_2_fu_864_p3 : tmp_13_cast_reg_1527);

assign ref_tmp_i_i321_i_0_1_1_fu_1131_p3 = ((tmp_14_fu_1107_p3[0:0] == 1'b1) ? select_ln74_6_fu_1124_p3 : tmp_37_cast_reg_1663);

assign ref_tmp_i_i321_i_0_1_fu_1007_p3 = ((tmp_10_fu_983_p3[0:0] == 1'b1) ? select_ln74_4_fu_1000_p3 : tmp_25_cast_reg_1595);

assign ref_tmp_i_i321_i_0_fu_747_p3 = ((tmp_fu_723_p3[0:0] == 1'b1) ? select_ln74_fu_740_p3 : tmp_6_cast_reg_1459);

assign ref_tmp_i_i84_i_0_1601_fu_939_p3 = ((tmp_8_fu_915_p3[0:0] == 1'b1) ? select_ln75_2_fu_932_p3 : tmp_19_cast_reg_1561);

assign ref_tmp_i_i84_i_0_1_1_fu_1199_p3 = ((tmp_16_fu_1175_p3[0:0] == 1'b1) ? select_ln75_6_fu_1192_p3 : tmp_43_cast_reg_1697);

assign ref_tmp_i_i84_i_0_1_fu_1069_p3 = ((tmp_12_fu_1045_p3[0:0] == 1'b1) ? select_ln75_4_fu_1062_p3 : tmp_31_cast_reg_1629);

assign ref_tmp_i_i84_i_0_fu_809_p3 = ((tmp_4_fu_785_p3[0:0] == 1'b1) ? select_ln75_fu_802_p3 : tmp_3_cast_reg_1493);

assign ref_tmp_i_i_i_0_1622_fu_970_p3 = ((tmp_9_fu_946_p3[0:0] == 1'b1) ? select_ln75_3_fu_963_p3 : tmp_22_cast_reg_1578);

assign ref_tmp_i_i_i_0_1_1_fu_1230_p3 = ((tmp_17_fu_1206_p3[0:0] == 1'b1) ? select_ln75_7_fu_1223_p3 : tmp_46_cast_reg_1714);

assign ref_tmp_i_i_i_0_1_fu_1100_p3 = ((tmp_13_fu_1076_p3[0:0] == 1'b1) ? select_ln75_5_fu_1093_p3 : tmp_34_cast_reg_1646);

assign ref_tmp_i_i_i_0_fu_840_p3 = ((tmp_5_fu_816_p3[0:0] == 1'b1) ? select_ln75_1_fu_833_p3 : tmp_10_cast_reg_1510);

assign select_ln74_1_fu_771_p3 = ((icmp_ln74_1_fu_761_p2[0:0] == 1'b1) ? add_ln74_1_fu_766_p2 : tmp_9_cast_reg_1476);

assign select_ln74_2_fu_864_p3 = ((icmp_ln74_2_fu_854_p2[0:0] == 1'b1) ? add_ln74_2_fu_859_p2 : tmp_13_cast_reg_1527);

assign select_ln74_3_fu_895_p3 = ((icmp_ln74_3_fu_885_p2[0:0] == 1'b1) ? add_ln74_3_fu_890_p2 : tmp_16_cast_reg_1544);

assign select_ln74_4_fu_1000_p3 = ((icmp_ln74_4_fu_990_p2[0:0] == 1'b1) ? add_ln74_7_fu_995_p2 : tmp_25_cast_reg_1595);

assign select_ln74_5_fu_1031_p3 = ((icmp_ln74_5_fu_1021_p2[0:0] == 1'b1) ? add_ln74_8_fu_1026_p2 : tmp_28_cast_reg_1612);

assign select_ln74_6_fu_1124_p3 = ((icmp_ln74_6_fu_1114_p2[0:0] == 1'b1) ? add_ln74_9_fu_1119_p2 : tmp_37_cast_reg_1663);

assign select_ln74_7_fu_1155_p3 = ((icmp_ln74_7_fu_1145_p2[0:0] == 1'b1) ? add_ln74_10_fu_1150_p2 : tmp_40_cast_reg_1680);

assign select_ln74_fu_740_p3 = ((icmp_ln74_fu_730_p2[0:0] == 1'b1) ? add_ln74_fu_735_p2 : tmp_6_cast_reg_1459);

assign select_ln75_1_fu_833_p3 = ((icmp_ln75_1_fu_823_p2[0:0] == 1'b1) ? add_ln75_1_fu_828_p2 : tmp_10_cast_reg_1510);

assign select_ln75_2_fu_932_p3 = ((icmp_ln75_2_fu_922_p2[0:0] == 1'b1) ? add_ln75_2_fu_927_p2 : tmp_19_cast_reg_1561);

assign select_ln75_3_fu_963_p3 = ((icmp_ln75_3_fu_953_p2[0:0] == 1'b1) ? add_ln75_3_fu_958_p2 : tmp_22_cast_reg_1578);

assign select_ln75_4_fu_1062_p3 = ((icmp_ln75_4_fu_1052_p2[0:0] == 1'b1) ? add_ln75_5_fu_1057_p2 : tmp_31_cast_reg_1629);

assign select_ln75_5_fu_1093_p3 = ((icmp_ln75_5_fu_1083_p2[0:0] == 1'b1) ? add_ln75_6_fu_1088_p2 : tmp_34_cast_reg_1646);

assign select_ln75_6_fu_1192_p3 = ((icmp_ln75_6_fu_1182_p2[0:0] == 1'b1) ? add_ln75_7_fu_1187_p2 : tmp_43_cast_reg_1697);

assign select_ln75_7_fu_1223_p3 = ((icmp_ln75_7_fu_1213_p2[0:0] == 1'b1) ? add_ln75_8_fu_1218_p2 : tmp_46_cast_reg_1714);

assign select_ln75_fu_802_p3 = ((icmp_ln75_fu_792_p2[0:0] == 1'b1) ? add_ln75_fu_797_p2 : tmp_3_cast_reg_1493);

assign sext_ln74_10_fu_637_p1 = $signed(w_re_3_reg_1444);

assign sext_ln74_11_fu_660_p1 = $signed(w_im_3_reg_1449);

assign sext_ln74_1_fu_370_p1 = $signed(w_re_reg_1414);

assign sext_ln74_2_fu_393_p1 = $signed(x_im_reg_1353_pp0_iter1_reg);

assign sext_ln74_3_fu_396_p1 = $signed(w_im_reg_1419);

assign sext_ln74_4_fu_459_p1 = $signed(x_re_1_reg_1364_pp0_iter1_reg);

assign sext_ln74_5_fu_462_p1 = $signed(w_re_1_reg_1424);

assign sext_ln74_6_fu_485_p1 = $signed(x_im_1_reg_1369_pp0_iter1_reg);

assign sext_ln74_7_fu_488_p1 = $signed(w_im_1_reg_1429);

assign sext_ln74_8_fu_551_p1 = $signed(w_re_2_reg_1434);

assign sext_ln74_9_fu_574_p1 = $signed(w_im_2_reg_1439);

assign sext_ln74_fu_367_p1 = $signed(x_re_reg_1348_pp0_iter1_reg);

assign sub_ln75_2_fu_1237_p2 = (ref_tmp_i_i84_i_0_1_fu_1069_p3 - ref_tmp_i_i_i_0_1_fu_1100_p3);

assign sub_ln75_fu_977_p2 = (ref_tmp_i_i84_i_0_fu_809_p3 - ref_tmp_i_i_i_0_fu_840_p3);

assign tmp_10_fu_983_p3 = mul_ln74_4_reg_1590[32'd31];

assign tmp_11_fu_1014_p3 = mul_ln74_5_reg_1607[32'd31];

assign tmp_12_fu_1045_p3 = mul_ln75_4_reg_1624[32'd31];

assign tmp_13_fu_1076_p3 = mul_ln75_5_reg_1641[32'd31];

assign tmp_14_fu_1107_p3 = mul_ln74_6_reg_1658[32'd31];

assign tmp_15_fu_1138_p3 = mul_ln74_7_reg_1675[32'd31];

assign tmp_16_fu_1175_p3 = mul_ln75_6_reg_1692[32'd31];

assign tmp_17_fu_1206_p3 = mul_ln75_7_reg_1709[32'd31];

assign tmp_3_fu_754_p3 = mul_ln74_1_reg_1471[32'd31];

assign tmp_4_fu_785_p3 = mul_ln75_reg_1488[32'd31];

assign tmp_5_fu_816_p3 = mul_ln75_1_reg_1505[32'd31];

assign tmp_6_fu_847_p3 = mul_ln74_2_reg_1522[32'd31];

assign tmp_7_fu_878_p3 = mul_ln74_3_reg_1539[32'd31];

assign tmp_8_fu_915_p3 = mul_ln75_2_reg_1556[32'd31];

assign tmp_9_fu_946_p3 = mul_ln75_3_reg_1573[32'd31];

assign tmp_fu_723_p3 = mul_ln74_reg_1454[32'd31];

assign trunc_ln74_1_fu_415_p1 = mul_ln74_1_fu_399_p2[13:0];

assign trunc_ln74_2_fu_481_p1 = mul_ln74_2_fu_465_p2[13:0];

assign trunc_ln74_3_fu_507_p1 = mul_ln74_3_fu_491_p2[13:0];

assign trunc_ln74_4_fu_570_p1 = mul_ln74_4_fu_554_p2[13:0];

assign trunc_ln74_5_fu_593_p1 = mul_ln74_5_fu_577_p2[13:0];

assign trunc_ln74_6_fu_656_p1 = mul_ln74_6_fu_640_p2[13:0];

assign trunc_ln74_7_fu_679_p1 = mul_ln74_7_fu_663_p2[13:0];

assign trunc_ln74_fu_389_p1 = mul_ln74_fu_373_p2[13:0];

assign trunc_ln75_1_fu_455_p1 = mul_ln75_1_fu_439_p2[13:0];

assign trunc_ln75_2_fu_527_p1 = mul_ln75_2_fu_511_p2[13:0];

assign trunc_ln75_3_fu_547_p1 = mul_ln75_3_fu_531_p2[13:0];

assign trunc_ln75_4_fu_613_p1 = mul_ln75_4_fu_597_p2[13:0];

assign trunc_ln75_5_fu_633_p1 = mul_ln75_5_fu_617_p2[13:0];

assign trunc_ln75_6_fu_699_p1 = mul_ln75_6_fu_683_p2[13:0];

assign trunc_ln75_7_fu_719_p1 = mul_ln75_7_fu_703_p2[13:0];

assign trunc_ln75_fu_435_p1 = mul_ln75_fu_419_p2[13:0];

assign weights_im_1_address0 = zext_ln137_fu_310_p1;

assign weights_im_1_ce0 = weights_im_1_ce0_local;

assign weights_im_2_address0 = zext_ln137_fu_310_p1;

assign weights_im_2_ce0 = weights_im_2_ce0_local;

assign weights_im_3_address0 = zext_ln137_fu_310_p1;

assign weights_im_3_ce0 = weights_im_3_ce0_local;

assign weights_im_address0 = zext_ln137_fu_310_p1;

assign weights_im_ce0 = weights_im_ce0_local;

assign weights_re_1_address0 = zext_ln137_fu_310_p1;

assign weights_re_1_ce0 = weights_re_1_ce0_local;

assign weights_re_2_address0 = zext_ln137_fu_310_p1;

assign weights_re_2_ce0 = weights_re_2_ce0_local;

assign weights_re_3_address0 = zext_ln137_fu_310_p1;

assign weights_re_3_ce0 = weights_re_3_ce0_local;

assign weights_re_address0 = zext_ln137_fu_310_p1;

assign weights_re_ce0 = weights_re_ce0_local;

assign x_re_1_fu_348_p1 = in_stream_1_TDATA[15:0];

assign x_re_fu_326_p1 = in_stream_0_TDATA[15:0];

assign zext_ln137_fu_310_p1 = ap_sig_allocacmp_k_1;

endmodule //beamformer_top_beamformer_top_Pipeline_subcarrier_loop
