INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'rsimeon' on host 'cmstrigger02.hep.wisc.edu' (Linux_x86_64 version 5.4.240-1.el7.elrepo.x86_64) on Tue May 09 14:54:11 CDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations'
Sourcing Tcl script '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations/hw4_arrpartcyclic/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations/hw4_arrpartcyclic'.
INFO: [HLS 200-10] Adding design file 'arrpartcyclic_lec8Ex1.c' to the project
INFO: [HLS 200-10] Adding test bench file 'lec8Ex1_out_ref.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'lec8Ex1_tb.c' to the project
INFO: [HLS 200-10] Opening solution '/afs/hep.wisc.edu/user/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations/hw4_arrpartcyclic/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'arrpartcyclic_lec8Ex1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 64721 ; free virtual = 99641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 64719 ; free virtual = 99639
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'func' into 'lec8Ex1' (arrpartcyclic_lec8Ex1.c:22).
INFO: [XFORM 203-603] Inlining function 'func' into 'lec8Ex1' (arrpartcyclic_lec8Ex1.c:21).
INFO: [XFORM 203-603] Inlining function 'func' into 'lec8Ex1' (arrpartcyclic_lec8Ex1.c:20).
INFO: [XFORM 203-603] Inlining function 'squared' into 'lec8Ex1' (arrpartcyclic_lec8Ex1.c:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 64720 ; free virtual = 99641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 64720 ; free virtual = 99641
INFO: [XFORM 203-101] Partitioning array 'in' (arrpartcyclic_lec8Ex1.c:4) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'out' (arrpartcyclic_lec8Ex1.c:8) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (arrpartcyclic_lec8Ex1.c:17:49) to (arrpartcyclic_lec8Ex1.c:26:2) in function 'lec8Ex1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lec8Ex1' (arrpartcyclic_lec8Ex1.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 64708 ; free virtual = 99628
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 64708 ; free virtual = 99629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lec8Ex1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lec8Ex1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.29 seconds; current allocated memory: 138.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 138.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lec8Ex1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/in_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec8Ex1/out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lec8Ex1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lec8Ex1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 139.345 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1775.270 ; gain = 1248.910 ; free physical = 64700 ; free virtual = 99623
INFO: [VHDL 208-304] Generating VHDL RTL for lec8Ex1.
INFO: [VLOG 209-307] Generating Verilog RTL for lec8Ex1.
INFO: [HLS 200-112] Total elapsed time: 22.7 seconds; peak allocated memory: 139.345 MB.
