{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417917329024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417917329029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 17:55:28 2014 " "Processing started: Sat Dec 06 17:55:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417917329029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417917329029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgacam -c vgacam " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417917329029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417917330360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalcamera.sv 3 3 " "Found 3 design units, including 3 entities, in source file finalcamera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_fpga " "Found entity 1: final_project_fpga" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/wtfRam/finalcamera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330526 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_controller " "Found entity 2: camera_controller" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/wtfRam/finalcamera.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330526 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_y_cr_cb " "Found entity 3: read_y_cr_cb" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/wtfRam/finalcamera.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417917330526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 3 3 " "Found 3 design units, including 3 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgacam " "Found entity 1: vgacam" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/wtfRam/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330561 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgaController " "Found entity 2: vgaController" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/wtfRam/vga.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330561 ""} { "Info" "ISGN_ENTITY_NAME" "3 videoGen " "Found entity 3: videoGen" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/wtfRam/vga.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417917330561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "H:/microps_final_project/microps/wtfRam/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417917330604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "H:/microps_final_project/microps/wtfRam/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417917330645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallram2.v 1 1 " "Found 1 design units, including 1 entities, in source file smallram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 smallram2 " "Found entity 1: smallram2" {  } { { "smallram2.v" "" { Text "H:/microps_final_project/microps/wtfRam/smallram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417917330699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417917330699 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "areset_sig vga.sv(15) " "Verilog HDL Implicit Net warning at vga.sv(15): created implicit net for \"areset_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/wtfRam/vga.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417917330702 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk0_sig vga.sv(16) " "Verilog HDL Implicit Net warning at vga.sv(16): created implicit net for \"inclk0_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/wtfRam/vga.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417917330702 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0_sig vga.sv(17) " "Verilog HDL Implicit Net warning at vga.sv(17): created implicit net for \"c0_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/wtfRam/vga.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417917330702 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig vga.sv(18) " "Verilog HDL Implicit Net warning at vga.sv(18): created implicit net for \"locked_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/wtfRam/vga.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417917330702 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lolclk finalcamera.sv(22) " "Verilog HDL error at finalcamera.sv(22): object \"lolclk\" is not declared" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/wtfRam/finalcamera.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1417917330702 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lolclk finalcamera.sv(26) " "Verilog HDL error at finalcamera.sv(26): object \"lolclk\" is not declared" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/wtfRam/finalcamera.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1417917330703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417917331066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 06 17:55:31 2014 " "Processing ended: Sat Dec 06 17:55:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417917331066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417917331066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417917331066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417917331066 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417917331855 ""}
