[10:24:56.242] <TB0>     INFO: *** Welcome to pxar ***
[10:24:56.242] <TB0>     INFO: *** Today: 2016/05/25
[10:24:56.249] <TB0>     INFO: *** Version: b2a7-dirty
[10:24:56.249] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C15.dat
[10:24:56.249] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:24:56.249] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//defaultMaskFile.dat
[10:24:56.249] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters_C15.dat
[10:24:56.331] <TB0>     INFO:         clk: 4
[10:24:56.331] <TB0>     INFO:         ctr: 4
[10:24:56.331] <TB0>     INFO:         sda: 19
[10:24:56.331] <TB0>     INFO:         tin: 9
[10:24:56.331] <TB0>     INFO:         level: 15
[10:24:56.331] <TB0>     INFO:         triggerdelay: 0
[10:24:56.332] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:24:56.332] <TB0>     INFO: Log level: DEBUG
[10:24:56.342] <TB0>     INFO: Found DTB DTB_WWXGRB
[10:24:56.354] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[10:24:56.358] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[10:24:56.360] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[10:24:57.914] <TB0>     INFO: DUT info: 
[10:24:57.914] <TB0>     INFO: The DUT currently contains the following objects:
[10:24:57.914] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:24:57.914] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[10:24:57.914] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[10:24:57.914] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:24:57.914] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.914] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:24:57.915] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:24:57.916] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:24:57.917] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:24:57.922] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32190464
[10:24:57.922] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2899f90
[10:24:57.922] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x280e770
[10:24:57.922] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4189d94010
[10:24:57.922] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f418ffff510
[10:24:57.922] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32256000 fPxarMemory = 0x7f4189d94010
[10:24:57.923] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[10:24:57.924] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[10:24:57.924] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[10:24:57.924] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:24:58.324] <TB0>     INFO: enter 'restricted' command line mode
[10:24:58.324] <TB0>     INFO: enter test to run
[10:24:58.324] <TB0>     INFO:   test: FPIXTest no parameter change
[10:24:58.324] <TB0>     INFO:   running: fpixtest
[10:24:58.325] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:24:58.327] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:24:58.327] <TB0>     INFO: ######################################################################
[10:24:58.327] <TB0>     INFO: PixTestFPIXTest::doTest()
[10:24:58.327] <TB0>     INFO: ######################################################################
[10:24:58.331] <TB0>     INFO: ######################################################################
[10:24:58.331] <TB0>     INFO: PixTestPretest::doTest()
[10:24:58.331] <TB0>     INFO: ######################################################################
[10:24:58.333] <TB0>     INFO:    ----------------------------------------------------------------------
[10:24:58.333] <TB0>     INFO:    PixTestPretest::programROC() 
[10:24:58.333] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:16.350] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:25:16.350] <TB0>     INFO: IA differences per ROC:  18.5 16.9 16.1 18.5 20.1 18.5 19.3 17.7 18.5 18.5 17.7 19.3 17.7 17.7 16.9 20.1
[10:25:16.418] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:16.418] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:25:16.418] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:16.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[10:25:16.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[10:25:16.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.5687 mA
[10:25:16.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 23.7688 mA
[10:25:16.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 24.5687 mA
[10:25:17.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  81 Ia 24.5687 mA
[10:25:17.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 22.9688 mA
[10:25:17.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  85 Ia 24.5687 mA
[10:25:17.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  83 Ia 24.5687 mA
[10:25:17.429] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  81 Ia 23.7688 mA
[10:25:17.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  82 Ia 24.5687 mA
[10:25:17.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 23.7688 mA
[10:25:17.732] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  81 Ia 23.7688 mA
[10:25:17.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[10:25:17.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 23.7688 mA
[10:25:18.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  90 Ia 24.5687 mA
[10:25:18.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  88 Ia 23.7688 mA
[10:25:18.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  89 Ia 23.7688 mA
[10:25:18.337] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  90 Ia 24.5687 mA
[10:25:18.438] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  88 Ia 23.7688 mA
[10:25:18.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  89 Ia 23.7688 mA
[10:25:18.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  90 Ia 24.5687 mA
[10:25:18.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  88 Ia 23.7688 mA
[10:25:18.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  89 Ia 24.5687 mA
[10:25:18.941] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  87 Ia 23.7688 mA
[10:25:19.042] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3688 mA
[10:25:19.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 24.5687 mA
[10:25:19.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 23.7688 mA
[10:25:19.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  93 Ia 23.7688 mA
[10:25:19.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  94 Ia 24.5687 mA
[10:25:19.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  92 Ia 23.7688 mA
[10:25:19.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  93 Ia 24.5687 mA
[10:25:19.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  91 Ia 23.7688 mA
[10:25:19.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  92 Ia 23.7688 mA
[10:25:19.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  93 Ia 24.5687 mA
[10:25:20.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  91 Ia 23.7688 mA
[10:25:20.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  92 Ia 23.7688 mA
[10:25:20.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[10:25:20.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[10:25:20.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 23.7688 mA
[10:25:20.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  83 Ia 24.5687 mA
[10:25:20.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  81 Ia 23.7688 mA
[10:25:20.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  82 Ia 23.7688 mA
[10:25:20.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  83 Ia 24.5687 mA
[10:25:20.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  81 Ia 23.7688 mA
[10:25:21.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 23.7688 mA
[10:25:21.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  83 Ia 24.5687 mA
[10:25:21.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.7688 mA
[10:25:21.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 23.7688 mA
[10:25:21.463] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.5687 mA
[10:25:21.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  76 Ia 24.5687 mA
[10:25:21.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  74 Ia 23.7688 mA
[10:25:21.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  75 Ia 23.7688 mA
[10:25:21.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  76 Ia 24.5687 mA
[10:25:21.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  74 Ia 23.7688 mA
[10:25:22.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  75 Ia 23.7688 mA
[10:25:22.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  76 Ia 24.5687 mA
[10:25:22.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  74 Ia 23.7688 mA
[10:25:22.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  75 Ia 24.5687 mA
[10:25:22.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  73 Ia 23.7688 mA
[10:25:22.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  74 Ia 23.7688 mA
[10:25:22.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[10:25:22.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.5687 mA
[10:25:22.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 24.5687 mA
[10:25:22.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 23.7688 mA
[10:25:23.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  81 Ia 24.5687 mA
[10:25:23.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 22.9688 mA
[10:25:23.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 25.3687 mA
[10:25:23.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  78 Ia 22.9688 mA
[10:25:23.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 24.5687 mA
[10:25:23.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  82 Ia 24.5687 mA
[10:25:23.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  80 Ia 23.7688 mA
[10:25:23.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  81 Ia 23.7688 mA
[10:25:23.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.9688 mA
[10:25:23.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.5687 mA
[10:25:24.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  82 Ia 24.5687 mA
[10:25:24.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  80 Ia 24.5687 mA
[10:25:24.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.7688 mA
[10:25:24.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 23.7688 mA
[10:25:24.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 24.5687 mA
[10:25:24.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  78 Ia 23.7688 mA
[10:25:24.692] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  79 Ia 23.7688 mA
[10:25:24.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 24.5687 mA
[10:25:24.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 22.9688 mA
[10:25:24.994] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 25.3687 mA
[10:25:25.096] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[10:25:25.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[10:25:25.297] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[10:25:25.398] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.7688 mA
[10:25:25.499] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  86 Ia 23.7688 mA
[10:25:25.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  87 Ia 24.5687 mA
[10:25:25.700] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  85 Ia 23.7688 mA
[10:25:25.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  86 Ia 24.5687 mA
[10:25:25.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 23.7688 mA
[10:25:25.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7688 mA
[10:25:26.103] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  86 Ia 24.5687 mA
[10:25:26.204] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  84 Ia 23.7688 mA
[10:25:26.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[10:25:26.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[10:25:26.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 23.7688 mA
[10:25:26.607] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 24.5687 mA
[10:25:26.708] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  81 Ia 23.7688 mA
[10:25:26.808] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  82 Ia 24.5687 mA
[10:25:26.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  80 Ia 23.7688 mA
[10:25:27.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  81 Ia 23.7688 mA
[10:25:27.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 24.5687 mA
[10:25:27.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 23.7688 mA
[10:25:27.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 23.7688 mA
[10:25:27.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 24.5687 mA
[10:25:27.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[10:25:27.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[10:25:27.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[10:25:27.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[10:25:27.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 24.5687 mA
[10:25:28.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.7688 mA
[10:25:28.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 23.7688 mA
[10:25:28.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 24.5687 mA
[10:25:28.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.7688 mA
[10:25:28.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 23.7688 mA
[10:25:28.522] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 24.5687 mA
[10:25:28.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  79 Ia 22.9688 mA
[10:25:28.726] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[10:25:28.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[10:25:28.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 24.5687 mA
[10:25:29.028] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.5687 mA
[10:25:29.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 23.7688 mA
[10:25:29.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  84 Ia 23.7688 mA
[10:25:29.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 24.5687 mA
[10:25:29.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 23.7688 mA
[10:25:29.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 23.7688 mA
[10:25:29.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 24.5687 mA
[10:25:29.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 23.7688 mA
[10:25:29.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  84 Ia 23.7688 mA
[10:25:29.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[10:25:30.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 24.5687 mA
[10:25:30.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  77 Ia 23.7688 mA
[10:25:30.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[10:25:30.338] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.7688 mA
[10:25:30.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5687 mA
[10:25:30.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[10:25:30.640] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 24.5687 mA
[10:25:30.741] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  77 Ia 23.7688 mA
[10:25:30.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  78 Ia 23.7688 mA
[10:25:30.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  79 Ia 23.7688 mA
[10:25:31.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 24.5687 mA
[10:25:31.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1688 mA
[10:25:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.5687 mA
[10:25:31.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  87 Ia 24.5687 mA
[10:25:31.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 24.5687 mA
[10:25:31.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 23.7688 mA
[10:25:31.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 23.7688 mA
[10:25:31.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  85 Ia 23.7688 mA
[10:25:31.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  86 Ia 24.5687 mA
[10:25:31.950] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  84 Ia 23.7688 mA
[10:25:32.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 24.5687 mA
[10:25:32.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 23.7688 mA
[10:25:32.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  84 Ia 24.5687 mA
[10:25:32.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9688 mA
[10:25:32.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.5687 mA
[10:25:32.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  82 Ia 23.7688 mA
[10:25:32.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  83 Ia 24.5687 mA
[10:25:32.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  81 Ia 23.7688 mA
[10:25:32.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  82 Ia 23.7688 mA
[10:25:32.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 23.7688 mA
[10:25:33.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  84 Ia 24.5687 mA
[10:25:33.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  82 Ia 23.7688 mA
[10:25:33.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  83 Ia 23.7688 mA
[10:25:33.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  84 Ia 24.5687 mA
[10:25:33.463] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  82 Ia 23.7688 mA
[10:25:33.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.3688 mA
[10:25:33.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 25.3687 mA
[10:25:33.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 23.7688 mA
[10:25:33.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  88 Ia 23.7688 mA
[10:25:33.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  89 Ia 23.7688 mA
[10:25:34.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  90 Ia 23.7688 mA
[10:25:34.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  91 Ia 24.5687 mA
[10:25:34.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  89 Ia 23.7688 mA
[10:25:34.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  90 Ia 24.5687 mA
[10:25:34.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  88 Ia 23.7688 mA
[10:25:34.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  89 Ia 23.7688 mA
[10:25:34.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  90 Ia 24.5687 mA
[10:25:34.773] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.7688 mA
[10:25:34.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 24.5687 mA
[10:25:34.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  77 Ia 23.7688 mA
[10:25:35.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  78 Ia 24.5687 mA
[10:25:35.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  76 Ia 23.7688 mA
[10:25:35.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  77 Ia 23.7688 mA
[10:25:35.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 23.7688 mA
[10:25:35.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  79 Ia 24.5687 mA
[10:25:35.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  77 Ia 23.7688 mA
[10:25:35.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  78 Ia 24.5687 mA
[10:25:35.781] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[10:25:35.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.7688 mA
[10:25:35.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[10:25:35.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  87
[10:25:35.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  92
[10:25:35.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[10:25:35.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  74
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  84
[10:25:35.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[10:25:35.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  90
[10:25:35.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[10:25:37.748] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[10:25:37.748] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.1  21.7  20.1  20.9  20.1  20.1  20.9  20.1  20.1  20.1  20.1
[10:25:37.782] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:37.782] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[10:25:37.782] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:37.918] <TB0>     INFO: Expecting 231680 events.
[10:25:46.064] <TB0>     INFO: 231680 events read in total (7428ms).
[10:25:46.220] <TB0>     INFO: Test took 8435ms.
[10:25:46.423] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 89 and Delta(CalDel) = 63
[10:25:46.427] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 58
[10:25:46.430] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 60
[10:25:46.434] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 61
[10:25:46.439] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 71
[10:25:46.443] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 64
[10:25:46.446] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 62
[10:25:46.450] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 66
[10:25:46.454] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 60
[10:25:46.457] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 95 and Delta(CalDel) = 60
[10:25:46.461] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 62
[10:25:46.464] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 93 and Delta(CalDel) = 61
[10:25:46.468] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 63
[10:25:46.472] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 85 and Delta(CalDel) = 64
[10:25:46.476] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 73 and Delta(CalDel) = 65
[10:25:46.480] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 61
[10:25:46.526] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:25:46.560] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:46.561] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:25:46.561] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:46.698] <TB0>     INFO: Expecting 231680 events.
[10:25:54.901] <TB0>     INFO: 231680 events read in total (7488ms).
[10:25:54.906] <TB0>     INFO: Test took 8341ms.
[10:25:54.930] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[10:25:55.246] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[10:25:55.250] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31
[10:25:55.254] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[10:25:55.258] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 177 +/- 33.5
[10:25:55.262] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[10:25:55.266] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[10:25:55.270] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 33
[10:25:55.273] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[10:25:55.277] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[10:25:55.280] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[10:25:55.284] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[10:25:55.288] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[10:25:55.291] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[10:25:55.295] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[10:25:55.298] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[10:25:55.338] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:25:55.338] <TB0>     INFO: CalDel:      148   124   128   143   177   146   144   164   128   136   139   133   146   149   148   148
[10:25:55.338] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:25:55.342] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C0.dat
[10:25:55.342] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C1.dat
[10:25:55.342] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C2.dat
[10:25:55.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C3.dat
[10:25:55.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C4.dat
[10:25:55.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C5.dat
[10:25:55.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C6.dat
[10:25:55.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C7.dat
[10:25:55.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C8.dat
[10:25:55.343] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C9.dat
[10:25:55.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C10.dat
[10:25:55.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C11.dat
[10:25:55.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C12.dat
[10:25:55.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C13.dat
[10:25:55.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C14.dat
[10:25:55.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C15.dat
[10:25:55.344] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:25:55.344] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:25:55.345] <TB0>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[10:25:55.345] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:25:55.431] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:25:55.431] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:25:55.431] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:25:55.431] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:25:55.434] <TB0>     INFO: ######################################################################
[10:25:55.434] <TB0>     INFO: PixTestTiming::doTest()
[10:25:55.434] <TB0>     INFO: ######################################################################
[10:25:55.434] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:55.434] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[10:25:55.434] <TB0>     INFO:    ----------------------------------------------------------------------
[10:25:55.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:25:57.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:25:59.605] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:26:01.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:26:04.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:26:06.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:26:08.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:26:10.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:26:13.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:26:15.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:26:17.798] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:26:20.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:26:22.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:26:24.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:26:26.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:26:29.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:26:31.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:26:32.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:26:34.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:26:36.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:26:37.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:26:39.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:26:40.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:26:42.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:26:43.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:26:47.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:26:50.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:26:53.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:26:57.237] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:27:00.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:27:04.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:27:07.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:27:10.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:27:12.361] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:27:13.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:27:15.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:27:16.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:27:18.448] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:27:19.968] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:27:21.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:27:23.011] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:27:24.907] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:27:27.180] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:27:29.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:27:31.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:27:33.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:27:35.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:27:37.982] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:27:40.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:27:42.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:27:44.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:27:47.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:27:49.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:27:51.071] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:27:53.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:27:55.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:27:57.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:28:00.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:28:02.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:28:04.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:28:07.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:28:09.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:28:11.569] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:28:13.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:28:16.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:28:18.391] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:28:20.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:28:22.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:28:25.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:28:27.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:28:29.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:28:32.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:28:34.306] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:28:36.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:28:38.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:28:41.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:28:43.400] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:28:45.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:28:47.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:28:50.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:28:52.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:28:56.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:28:57.794] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:28:59.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:29:00.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:29:02.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:29:03.889] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:29:05.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:29:06.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:29:08.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:29:12.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:29:16.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:29:19.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:29:23.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:29:27.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:29:31.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:29:34.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:29:36.452] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:29:37.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:29:39.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:29:41.017] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:29:42.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:29:44.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:29:45.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:29:47.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:29:49.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:29:51.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:29:53.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:29:56.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:29:58.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:30:00.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:30:03.063] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:30:05.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:30:07.614] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:30:09.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:30:12.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:30:14.451] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:30:16.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:30:18.000] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:30:33.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:30:35.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:30:37.987] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:30:40.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:30:42.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:30:44.882] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:30:47.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:30:49.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:30:51.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:30:54.389] <TB0>     INFO: TBM Phase Settings: 12
[10:30:54.389] <TB0>     INFO: 400MHz Phase: 3
[10:30:54.389] <TB0>     INFO: 160MHz Phase: 0
[10:30:54.389] <TB0>     INFO: Functional Phase Area: 3
[10:30:54.393] <TB0>     INFO: Test took 298959 ms.
[10:30:54.393] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:30:54.393] <TB0>     INFO:    ----------------------------------------------------------------------
[10:30:54.393] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[10:30:54.393] <TB0>     INFO:    ----------------------------------------------------------------------
[10:30:54.393] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:30:55.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:30:57.809] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:30:59.716] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:31:01.612] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:31:03.507] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:31:05.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:31:07.299] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:31:08.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:31:11.863] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:31:15.078] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:31:17.164] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:31:19.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:31:22.841] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:31:24.552] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:31:26.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:31:28.722] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:31:30.242] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:31:31.763] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:31:34.039] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:31:36.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:31:38.596] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:31:40.869] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:31:43.146] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:31:44.666] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:31:46.186] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:31:47.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:31:49.979] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:31:52.252] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:31:54.525] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:31:56.815] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:31:59.088] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:32:00.581] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:32:02.101] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:32:03.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:32:05.894] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:32:08.167] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:32:10.446] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:32:12.718] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:32:14.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:32:16.512] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:32:18.032] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:32:19.553] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:32:21.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:32:24.099] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:32:26.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:32:28.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:32:30.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:32:32.439] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:32:33.960] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:32:35.480] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:32:37.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:32:40.028] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:32:42.302] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:32:44.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:32:46.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:32:48.369] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:32:49.889] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:32:51.410] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:32:52.929] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:32:54.450] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:32:55.969] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:32:57.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:32:59.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:33:00.913] <TB0>     INFO: ROC Delay Settings: 228
[10:33:00.913] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[10:33:00.913] <TB0>     INFO: ROC Port 0 Delay: 4
[10:33:00.913] <TB0>     INFO: ROC Port 1 Delay: 4
[10:33:00.913] <TB0>     INFO: Functional ROC Area: 5
[10:33:00.917] <TB0>     INFO: Test took 126524 ms.
[10:33:00.917] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[10:33:00.917] <TB0>     INFO:    ----------------------------------------------------------------------
[10:33:00.917] <TB0>     INFO:    PixTestTiming::TimingTest()
[10:33:00.917] <TB0>     INFO:    ----------------------------------------------------------------------
[10:33:02.059] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 80c0 4608 4608 4608 4608 4609 4609 4609 4608 e062 c000 
[10:33:02.059] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a102 8000 4608 4608 4609 4609 4608 4608 4609 4608 e022 c000 
[10:33:02.059] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a103 8040 4608 4609 4608 4609 4608 4609 4608 4608 e022 c000 
[10:33:02.059] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:33:16.132] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:16.132] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:33:30.170] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:30.171] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:33:44.243] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:44.243] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:33:58.304] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:58.304] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:34:12.361] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:12.361] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:34:26.434] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:26.434] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:34:40.534] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:40.534] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:34:54.603] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:54.603] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:35:08.657] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:08.657] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:35:22.731] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:23.112] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:23.125] <TB0>     INFO: Decoding statistics:
[10:35:23.125] <TB0>     INFO:   General information:
[10:35:23.125] <TB0>     INFO: 	 16bit words read:         240000000
[10:35:23.125] <TB0>     INFO: 	 valid events total:       20000000
[10:35:23.125] <TB0>     INFO: 	 empty events:             20000000
[10:35:23.125] <TB0>     INFO: 	 valid events with pixels: 0
[10:35:23.125] <TB0>     INFO: 	 valid pixel hits:         0
[10:35:23.125] <TB0>     INFO:   Event errors: 	           0
[10:35:23.125] <TB0>     INFO: 	 start marker:             0
[10:35:23.125] <TB0>     INFO: 	 stop marker:              0
[10:35:23.125] <TB0>     INFO: 	 overflow:                 0
[10:35:23.125] <TB0>     INFO: 	 invalid 5bit words:       0
[10:35:23.125] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[10:35:23.125] <TB0>     INFO:   TBM errors: 		           0
[10:35:23.125] <TB0>     INFO: 	 flawed TBM headers:       0
[10:35:23.125] <TB0>     INFO: 	 flawed TBM trailers:      0
[10:35:23.125] <TB0>     INFO: 	 event ID mismatches:      0
[10:35:23.125] <TB0>     INFO:   ROC errors: 		           0
[10:35:23.125] <TB0>     INFO: 	 missing ROC header(s):    0
[10:35:23.125] <TB0>     INFO: 	 misplaced readback start: 0
[10:35:23.125] <TB0>     INFO:   Pixel decoding errors:	   0
[10:35:23.125] <TB0>     INFO: 	 pixel data incomplete:    0
[10:35:23.125] <TB0>     INFO: 	 pixel address:            0
[10:35:23.125] <TB0>     INFO: 	 pulse height fill bit:    0
[10:35:23.125] <TB0>     INFO: 	 buffer corruption:        0
[10:35:23.125] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.125] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:35:23.125] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.125] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.125] <TB0>     INFO:    Read back bit status: 1
[10:35:23.125] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.125] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.125] <TB0>     INFO:    Timings are good!
[10:35:23.125] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.125] <TB0>     INFO: Test took 142208 ms.
[10:35:23.126] <TB0>     INFO: PixTestTiming::TimingTest() done.
[10:35:23.126] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:35:23.126] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:35:23.126] <TB0>     INFO: PixTestTiming::doTest took 567695 ms.
[10:35:23.126] <TB0>     INFO: PixTestTiming::doTest() done
[10:35:23.126] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:35:23.126] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[10:35:23.126] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[10:35:23.126] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[10:35:23.126] <TB0>     INFO: Write out ROCDelayScan3_V0
[10:35:23.127] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:35:23.127] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:35:23.479] <TB0>     INFO: ######################################################################
[10:35:23.479] <TB0>     INFO: PixTestAlive::doTest()
[10:35:23.479] <TB0>     INFO: ######################################################################
[10:35:23.482] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.482] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:23.482] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:23.483] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:23.828] <TB0>     INFO: Expecting 41600 events.
[10:35:27.882] <TB0>     INFO: 41600 events read in total (3339ms).
[10:35:27.883] <TB0>     INFO: Test took 4400ms.
[10:35:27.891] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:27.891] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:35:27.891] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:35:28.268] <TB0>     INFO: PixTestAlive::aliveTest() done
[10:35:28.268] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:28.268] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:28.271] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:28.271] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:28.271] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:28.273] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:28.620] <TB0>     INFO: Expecting 41600 events.
[10:35:31.606] <TB0>     INFO: 41600 events read in total (2271ms).
[10:35:31.606] <TB0>     INFO: Test took 3333ms.
[10:35:31.606] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:31.606] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:35:31.606] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:35:31.607] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:35:32.014] <TB0>     INFO: PixTestAlive::maskTest() done
[10:35:32.014] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:32.018] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:32.018] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:32.018] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:32.019] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:32.362] <TB0>     INFO: Expecting 41600 events.
[10:35:36.442] <TB0>     INFO: 41600 events read in total (3365ms).
[10:35:36.443] <TB0>     INFO: Test took 4424ms.
[10:35:36.451] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:36.451] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:35:36.451] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:35:36.829] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[10:35:36.829] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:36.829] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:35:36.829] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:35:36.842] <TB0>     INFO: ######################################################################
[10:35:36.842] <TB0>     INFO: PixTestTrim::doTest()
[10:35:36.842] <TB0>     INFO: ######################################################################
[10:35:36.845] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:36.845] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:35:36.845] <TB0>     INFO:    ----------------------------------------------------------------------
[10:35:36.926] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:35:36.926] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:35:36.939] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:35:36.939] <TB0>     INFO:     run 1 of 1
[10:35:36.939] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:35:37.285] <TB0>     INFO: Expecting 5025280 events.
[10:36:24.090] <TB0>     INFO: 1403752 events read in total (46090ms).
[10:37:09.100] <TB0>     INFO: 2792264 events read in total (91100ms).
[10:37:53.503] <TB0>     INFO: 4189296 events read in total (135504ms).
[10:38:20.493] <TB0>     INFO: 5025280 events read in total (162493ms).
[10:38:20.533] <TB0>     INFO: Test took 163594ms.
[10:38:20.590] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:38:20.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:38:22.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:38:23.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:38:24.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:38:26.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:38:27.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:38:29.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:38:30.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:38:32.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:38:34.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:38:35.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:38:37.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:38:38.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:38:40.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:38:42.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:38:43.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:38:44.876] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296759296
[10:38:44.881] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0235 minThrLimit = 94.9951 minThrNLimit = 119.3 -> result = 95.0235 -> 95
[10:38:44.882] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8069 minThrLimit = 99.7958 minThrNLimit = 122.397 -> result = 99.8069 -> 99
[10:38:44.882] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.912 minThrLimit = 102.855 minThrNLimit = 123.524 -> result = 102.912 -> 102
[10:38:44.883] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0915 minThrLimit = 90.9926 minThrNLimit = 114.655 -> result = 91.0915 -> 91
[10:38:44.883] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.906 minThrLimit = 99.8941 minThrNLimit = 122.992 -> result = 99.906 -> 99
[10:38:44.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3648 minThrLimit = 96.3132 minThrNLimit = 116.621 -> result = 96.3648 -> 96
[10:38:44.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1986 minThrLimit = 94.1942 minThrNLimit = 115.241 -> result = 94.1986 -> 94
[10:38:44.885] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9994 minThrLimit = 93.9994 minThrNLimit = 114.98 -> result = 93.9994 -> 93
[10:38:44.885] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0977 minThrLimit = 98.0551 minThrNLimit = 124.102 -> result = 98.0977 -> 98
[10:38:44.886] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.087 minThrLimit = 92.0833 minThrNLimit = 116.06 -> result = 92.087 -> 92
[10:38:44.886] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0003 minThrLimit = 93.9545 minThrNLimit = 123.901 -> result = 94.0003 -> 94
[10:38:44.887] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1367 minThrLimit = 98.1356 minThrNLimit = 123.449 -> result = 98.1367 -> 98
[10:38:44.887] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.727 minThrLimit = 101.534 minThrNLimit = 127.297 -> result = 101.727 -> 101
[10:38:44.887] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4807 minThrLimit = 91.4688 minThrNLimit = 111.787 -> result = 91.4807 -> 91
[10:38:44.888] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2065 minThrLimit = 89.2036 minThrNLimit = 107.474 -> result = 89.2065 -> 89
[10:38:44.888] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2157 minThrLimit = 88.1851 minThrNLimit = 108.844 -> result = 88.2157 -> 88
[10:38:44.888] <TB0>     INFO: ROC 0 VthrComp = 95
[10:38:44.892] <TB0>     INFO: ROC 1 VthrComp = 99
[10:38:44.892] <TB0>     INFO: ROC 2 VthrComp = 102
[10:38:44.893] <TB0>     INFO: ROC 3 VthrComp = 91
[10:38:44.893] <TB0>     INFO: ROC 4 VthrComp = 99
[10:38:44.893] <TB0>     INFO: ROC 5 VthrComp = 96
[10:38:44.893] <TB0>     INFO: ROC 6 VthrComp = 94
[10:38:44.893] <TB0>     INFO: ROC 7 VthrComp = 93
[10:38:44.894] <TB0>     INFO: ROC 8 VthrComp = 98
[10:38:44.894] <TB0>     INFO: ROC 9 VthrComp = 92
[10:38:44.894] <TB0>     INFO: ROC 10 VthrComp = 94
[10:38:44.894] <TB0>     INFO: ROC 11 VthrComp = 98
[10:38:44.894] <TB0>     INFO: ROC 12 VthrComp = 101
[10:38:44.894] <TB0>     INFO: ROC 13 VthrComp = 91
[10:38:44.894] <TB0>     INFO: ROC 14 VthrComp = 89
[10:38:44.895] <TB0>     INFO: ROC 15 VthrComp = 88
[10:38:44.895] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:38:44.895] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:38:44.913] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:38:44.913] <TB0>     INFO:     run 1 of 1
[10:38:44.913] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:38:45.256] <TB0>     INFO: Expecting 5025280 events.
[10:39:21.144] <TB0>     INFO: 886032 events read in total (35171ms).
[10:39:56.337] <TB0>     INFO: 1770272 events read in total (70364ms).
[10:40:31.627] <TB0>     INFO: 2653880 events read in total (105655ms).
[10:41:06.810] <TB0>     INFO: 3529352 events read in total (140837ms).
[10:41:41.952] <TB0>     INFO: 4400976 events read in total (175979ms).
[10:42:07.103] <TB0>     INFO: 5025280 events read in total (201130ms).
[10:42:07.170] <TB0>     INFO: Test took 202257ms.
[10:42:07.338] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:07.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:42:09.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:42:10.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:42:12.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:42:14.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:42:15.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:42:17.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:42:19.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:42:20.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:42:22.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:42:24.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:42:25.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:42:27.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:42:29.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:42:30.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:42:32.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:42:34.044] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238845952
[10:42:34.047] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.4875 for pixel 51/17 mean/min/max = 43.8453/31.8859/55.8047
[10:42:34.048] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.2904 for pixel 15/15 mean/min/max = 44.5547/32.5144/56.5949
[10:42:34.048] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.6344 for pixel 23/0 mean/min/max = 45.092/32.3968/57.7872
[10:42:34.048] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2463 for pixel 51/76 mean/min/max = 44.5302/32.788/56.2723
[10:42:34.049] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 64.3942 for pixel 25/13 mean/min/max = 48.2279/31.9832/64.4726
[10:42:34.049] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.3093 for pixel 20/79 mean/min/max = 45.1662/31.9527/58.3796
[10:42:34.049] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.3599 for pixel 24/3 mean/min/max = 45.946/32.3605/59.5316
[10:42:34.050] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.993 for pixel 14/0 mean/min/max = 46.3202/33.5279/59.1124
[10:42:34.050] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.622 for pixel 0/0 mean/min/max = 43.9747/31.5221/56.4272
[10:42:34.050] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.1143 for pixel 27/65 mean/min/max = 45.1476/33.0536/57.2416
[10:42:34.051] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.467 for pixel 19/9 mean/min/max = 44.1485/32.7522/55.5448
[10:42:34.051] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.039 for pixel 0/4 mean/min/max = 43.7797/31.4088/56.1506
[10:42:34.051] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.8008 for pixel 12/1 mean/min/max = 43.9786/31.8192/56.1379
[10:42:34.052] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.2804 for pixel 7/61 mean/min/max = 45.872/33.3114/58.4325
[10:42:34.052] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 64.49 for pixel 21/0 mean/min/max = 48.4479/32.4009/64.4949
[10:42:34.052] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.7686 for pixel 0/78 mean/min/max = 46.0957/33.3883/58.8031
[10:42:34.053] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:42:34.184] <TB0>     INFO: Expecting 411648 events.
[10:42:41.736] <TB0>     INFO: 411648 events read in total (6837ms).
[10:42:41.743] <TB0>     INFO: Expecting 411648 events.
[10:42:49.361] <TB0>     INFO: 411648 events read in total (6951ms).
[10:42:49.370] <TB0>     INFO: Expecting 411648 events.
[10:42:56.973] <TB0>     INFO: 411648 events read in total (6941ms).
[10:42:56.985] <TB0>     INFO: Expecting 411648 events.
[10:43:04.566] <TB0>     INFO: 411648 events read in total (6922ms).
[10:43:04.581] <TB0>     INFO: Expecting 411648 events.
[10:43:12.256] <TB0>     INFO: 411648 events read in total (7010ms).
[10:43:12.271] <TB0>     INFO: Expecting 411648 events.
[10:43:19.875] <TB0>     INFO: 411648 events read in total (6952ms).
[10:43:19.893] <TB0>     INFO: Expecting 411648 events.
[10:43:27.594] <TB0>     INFO: 411648 events read in total (7047ms).
[10:43:27.614] <TB0>     INFO: Expecting 411648 events.
[10:43:35.253] <TB0>     INFO: 411648 events read in total (6994ms).
[10:43:35.276] <TB0>     INFO: Expecting 411648 events.
[10:43:43.011] <TB0>     INFO: 411648 events read in total (7093ms).
[10:43:43.037] <TB0>     INFO: Expecting 411648 events.
[10:43:51.059] <TB0>     INFO: 411648 events read in total (7377ms).
[10:43:51.092] <TB0>     INFO: Expecting 411648 events.
[10:43:58.899] <TB0>     INFO: 411648 events read in total (7177ms).
[10:43:58.931] <TB0>     INFO: Expecting 411648 events.
[10:44:06.774] <TB0>     INFO: 411648 events read in total (7202ms).
[10:44:06.807] <TB0>     INFO: Expecting 411648 events.
[10:44:14.562] <TB0>     INFO: 411648 events read in total (7117ms).
[10:44:14.597] <TB0>     INFO: Expecting 411648 events.
[10:44:22.343] <TB0>     INFO: 411648 events read in total (7107ms).
[10:44:22.383] <TB0>     INFO: Expecting 411648 events.
[10:44:30.137] <TB0>     INFO: 411648 events read in total (7125ms).
[10:44:30.176] <TB0>     INFO: Expecting 411648 events.
[10:44:37.894] <TB0>     INFO: 411648 events read in total (7082ms).
[10:44:37.937] <TB0>     INFO: Test took 123884ms.
[10:44:38.439] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.739 < 35 for itrim+1 = 92; old thr = 34.9562 ... break
[10:44:38.475] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4552 < 35 for itrim = 103; old thr = 34.0403 ... break
[10:44:38.511] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0379 < 35 for itrim = 103; old thr = 33.667 ... break
[10:44:38.539] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2758 < 35 for itrim = 88; old thr = 34.6194 ... break
[10:44:38.571] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2834 < 35 for itrim = 123; old thr = 34.0434 ... break
[10:44:38.602] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8655 < 35 for itrim+1 = 99; old thr = 34.9655 ... break
[10:44:38.638] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1647 < 35 for itrim = 114; old thr = 34.6556 ... break
[10:44:38.674] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0759 < 35 for itrim+1 = 104; old thr = 34.3936 ... break
[10:44:38.704] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6876 < 35 for itrim+1 = 97; old thr = 34.5312 ... break
[10:44:38.742] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.263 < 35 for itrim = 99; old thr = 33.3978 ... break
[10:44:38.785] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5216 < 35 for itrim = 95; old thr = 34.0573 ... break
[10:44:38.824] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2128 < 35 for itrim = 99; old thr = 34.7841 ... break
[10:44:38.858] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4849 < 35 for itrim+1 = 87; old thr = 34.8779 ... break
[10:44:38.892] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5233 < 35 for itrim = 106; old thr = 34.4208 ... break
[10:44:38.918] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1851 < 35 for itrim+1 = 99; old thr = 34.6624 ... break
[10:44:38.944] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.028 < 35 for itrim = 93; old thr = 33.8595 ... break
[10:44:39.021] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[10:44:39.032] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:44:39.032] <TB0>     INFO:     run 1 of 1
[10:44:39.032] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:44:39.375] <TB0>     INFO: Expecting 5025280 events.
[10:45:16.502] <TB0>     INFO: 869448 events read in total (36412ms).
[10:45:51.645] <TB0>     INFO: 1738728 events read in total (71555ms).
[10:46:26.677] <TB0>     INFO: 2607800 events read in total (106587ms).
[10:47:01.632] <TB0>     INFO: 3467672 events read in total (141542ms).
[10:47:36.364] <TB0>     INFO: 4323200 events read in total (176274ms).
[10:48:07.653] <TB0>     INFO: 5025280 events read in total (207563ms).
[10:48:07.728] <TB0>     INFO: Test took 208696ms.
[10:48:07.916] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:08.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:48:09.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:48:11.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:48:13.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:48:14.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:48:16.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:48:18.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:48:20.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:48:21.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:48:23.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:48:25.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:48:27.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:48:28.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:48:30.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:48:32.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:48:33.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:48:35.471] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298995712
[10:48:35.473] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.124769 .. 51.683389
[10:48:35.549] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[10:48:35.560] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:48:35.560] <TB0>     INFO:     run 1 of 1
[10:48:35.560] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:48:35.905] <TB0>     INFO: Expecting 2030080 events.
[10:49:18.434] <TB0>     INFO: 1143536 events read in total (41813ms).
[10:49:50.327] <TB0>     INFO: 2030080 events read in total (73706ms).
[10:49:50.356] <TB0>     INFO: Test took 74796ms.
[10:49:50.405] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:49:50.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:49:51.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:49:52.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:49:53.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:49:54.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:49:56.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:49:57.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:49:58.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:49:59.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:50:00.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:50:01.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:50:02.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:50:03.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:50:04.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:50:05.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:50:06.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:50:07.294] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241377280
[10:50:07.377] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.160728 .. 45.824430
[10:50:07.451] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:50:07.462] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:50:07.462] <TB0>     INFO:     run 1 of 1
[10:50:07.462] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:50:07.805] <TB0>     INFO: Expecting 1664000 events.
[10:50:49.569] <TB0>     INFO: 1157904 events read in total (41049ms).
[10:51:07.879] <TB0>     INFO: 1664000 events read in total (59359ms).
[10:51:07.894] <TB0>     INFO: Test took 60432ms.
[10:51:07.929] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:08.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:51:09.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:51:10.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:51:11.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:51:12.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:51:13.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:51:14.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:51:15.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:51:16.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:51:17.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:51:18.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:51:19.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:51:20.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:51:21.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:51:22.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:51:23.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:51:24.128] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297828352
[10:51:24.209] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.360753 .. 42.260021
[10:51:24.284] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[10:51:24.294] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:51:24.294] <TB0>     INFO:     run 1 of 1
[10:51:24.295] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:51:24.637] <TB0>     INFO: Expecting 1397760 events.
[10:52:06.156] <TB0>     INFO: 1153440 events read in total (40804ms).
[10:52:15.132] <TB0>     INFO: 1397760 events read in total (49780ms).
[10:52:15.154] <TB0>     INFO: Test took 50861ms.
[10:52:15.191] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:15.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:52:16.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:52:17.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:52:18.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:52:19.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:52:19.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:52:20.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:52:21.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:52:22.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:52:23.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:52:24.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:52:25.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:52:26.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:52:27.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:52:28.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:52:29.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:52:30.702] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267714560
[10:52:30.791] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.814023 .. 42.260021
[10:52:30.870] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[10:52:30.882] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:52:30.882] <TB0>     INFO:     run 1 of 1
[10:52:30.882] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:52:31.228] <TB0>     INFO: Expecting 1364480 events.
[10:53:12.913] <TB0>     INFO: 1145520 events read in total (40970ms).
[10:53:20.951] <TB0>     INFO: 1364480 events read in total (49008ms).
[10:53:20.966] <TB0>     INFO: Test took 50085ms.
[10:53:20.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:21.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:53:22.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:53:22.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:53:23.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:53:24.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:53:25.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:53:26.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:53:27.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:53:28.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:53:29.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:53:30.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:53:31.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:53:32.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:53:33.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:53:35.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:53:36.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:53:37.164] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306413568
[10:53:37.257] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[10:53:37.257] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:53:37.269] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:53:37.269] <TB0>     INFO:     run 1 of 1
[10:53:37.269] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:53:37.632] <TB0>     INFO: Expecting 1364480 events.
[10:54:17.896] <TB0>     INFO: 1075424 events read in total (39550ms).
[10:54:28.847] <TB0>     INFO: 1364480 events read in total (50501ms).
[10:54:28.862] <TB0>     INFO: Test took 51593ms.
[10:54:28.897] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:28.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:54:29.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:54:30.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:54:31.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:54:33.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:54:34.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:54:35.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:54:36.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:54:37.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:54:38.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:54:39.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:54:40.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:54:41.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:54:42.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:54:44.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:54:45.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:54:46.282] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324509696
[10:54:46.318] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C0.dat
[10:54:46.318] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C1.dat
[10:54:46.321] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C2.dat
[10:54:46.321] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C3.dat
[10:54:46.322] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C4.dat
[10:54:46.323] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C5.dat
[10:54:46.323] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C6.dat
[10:54:46.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C7.dat
[10:54:46.325] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C8.dat
[10:54:46.325] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C9.dat
[10:54:46.326] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C10.dat
[10:54:46.327] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C11.dat
[10:54:46.327] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C12.dat
[10:54:46.328] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C13.dat
[10:54:46.329] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C14.dat
[10:54:46.330] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C15.dat
[10:54:46.330] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C0.dat
[10:54:46.346] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C1.dat
[10:54:46.359] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C2.dat
[10:54:46.368] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C3.dat
[10:54:46.383] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C4.dat
[10:54:46.400] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C5.dat
[10:54:46.415] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C6.dat
[10:54:46.428] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C7.dat
[10:54:46.440] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C8.dat
[10:54:46.450] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C9.dat
[10:54:46.463] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C10.dat
[10:54:46.476] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C11.dat
[10:54:46.485] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C12.dat
[10:54:46.499] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C13.dat
[10:54:46.509] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C14.dat
[10:54:46.518] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C15.dat
[10:54:46.527] <TB0>     INFO: PixTestTrim::trimTest() done
[10:54:46.527] <TB0>     INFO: vtrim:      92 103 103  88 123  99 114 104  97  99  95  99  87 106  99  93 
[10:54:46.528] <TB0>     INFO: vthrcomp:   95  99 102  91  99  96  94  93  98  92  94  98 101  91  89  88 
[10:54:46.528] <TB0>     INFO: vcal mean:  34.97  35.00  35.02  34.99  35.03  35.00  35.00  34.99  34.94  34.95  34.98  34.98  34.90  34.97  35.02  34.99 
[10:54:46.528] <TB0>     INFO: vcal RMS:    0.82   0.84   0.82   0.77   0.91   0.84   0.85   0.84   0.79   0.81   0.78   0.83   0.78   0.84   0.86   0.81 
[10:54:46.529] <TB0>     INFO: bits mean:   9.64   9.94   9.17   9.42   9.43   9.58   9.54   8.86   9.67   9.55   9.65  10.11   9.65   9.54   8.54   8.76 
[10:54:46.529] <TB0>     INFO: bits RMS:    2.79   2.51   2.80   2.66   2.48   2.69   2.60   2.68   2.85   2.56   2.62   2.61   2.75   2.48   2.75   2.80 
[10:54:46.545] <TB0>     INFO:    ----------------------------------------------------------------------
[10:54:46.546] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[10:54:46.546] <TB0>     INFO:    ----------------------------------------------------------------------
[10:54:46.549] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[10:54:46.549] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[10:54:46.567] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:54:46.568] <TB0>     INFO:     run 1 of 1
[10:54:46.569] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:54:46.937] <TB0>     INFO: Expecting 4160000 events.
[10:55:33.681] <TB0>     INFO: 1143830 events read in total (46028ms).
[10:56:19.853] <TB0>     INFO: 2277605 events read in total (92201ms).
[10:57:05.911] <TB0>     INFO: 3400860 events read in total (138259ms).
[10:57:36.934] <TB0>     INFO: 4160000 events read in total (169281ms).
[10:57:37.009] <TB0>     INFO: Test took 170441ms.
[10:57:37.138] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:57:37.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:57:39.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:57:41.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:57:43.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:57:45.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:57:47.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:57:49.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:57:51.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:57:53.689] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:57:55.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:57:57.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:58:00.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:58:02.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:58:04.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:58:06.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:58:08.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:58:10.501] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255619072
[10:58:10.502] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[10:58:10.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[10:58:10.585] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[10:58:10.596] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:58:10.596] <TB0>     INFO:     run 1 of 1
[10:58:10.596] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:58:10.947] <TB0>     INFO: Expecting 3619200 events.
[10:58:58.662] <TB0>     INFO: 1178080 events read in total (47000ms).
[10:59:45.245] <TB0>     INFO: 2341735 events read in total (93583ms).
[11:00:31.734] <TB0>     INFO: 3497285 events read in total (140072ms).
[11:00:36.911] <TB0>     INFO: 3619200 events read in total (145249ms).
[11:00:36.954] <TB0>     INFO: Test took 146357ms.
[11:00:37.050] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:00:37.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:00:38.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:00:40.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:00:42.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:00:44.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:00:46.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:00:48.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:00:50.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:00:51.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:00:53.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:00:55.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:00:57.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:00:59.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:01:01.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:01:03.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:01:05.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:01:07.063] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383528960
[11:01:07.064] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:01:07.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:01:07.138] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:01:07.148] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:01:07.148] <TB0>     INFO:     run 1 of 1
[11:01:07.148] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:01:07.492] <TB0>     INFO: Expecting 3348800 events.
[11:01:56.403] <TB0>     INFO: 1232740 events read in total (48196ms).
[11:02:44.749] <TB0>     INFO: 2444385 events read in total (96542ms).
[11:03:20.457] <TB0>     INFO: 3348800 events read in total (132251ms).
[11:03:20.505] <TB0>     INFO: Test took 133357ms.
[11:03:20.588] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:03:20.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:03:22.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:03:24.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:03:25.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:03:27.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:03:28.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:03:30.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:03:32.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:03:33.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:03:35.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:03:37.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:03:39.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:03:40.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:03:42.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:03:44.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:03:45.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:03:47.948] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241389568
[11:03:47.949] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:03:48.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:03:48.027] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[11:03:48.040] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:03:48.040] <TB0>     INFO:     run 1 of 1
[11:03:48.041] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:03:48.391] <TB0>     INFO: Expecting 3369600 events.
[11:04:37.308] <TB0>     INFO: 1227005 events read in total (48202ms).
[11:05:25.380] <TB0>     INFO: 2433790 events read in total (96274ms).
[11:06:02.648] <TB0>     INFO: 3369600 events read in total (133542ms).
[11:06:02.688] <TB0>     INFO: Test took 134647ms.
[11:06:02.769] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:02.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:04.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:06.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:07.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:06:09.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:06:11.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:06:12.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:06:14.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:06:16.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:06:17.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:06:19.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:06:21.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:06:22.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:06:24.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:06:26.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:06:27.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:06:29.958] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246800384
[11:06:29.958] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:06:30.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:06:30.040] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[11:06:30.054] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:06:30.054] <TB0>     INFO:     run 1 of 1
[11:06:30.054] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:06:30.408] <TB0>     INFO: Expecting 3369600 events.
[11:07:19.163] <TB0>     INFO: 1226330 events read in total (48039ms).
[11:08:06.891] <TB0>     INFO: 2432620 events read in total (95767ms).
[11:08:44.221] <TB0>     INFO: 3369600 events read in total (133097ms).
[11:08:44.261] <TB0>     INFO: Test took 134207ms.
[11:08:44.344] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:44.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:08:46.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:08:47.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:08:49.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:08:51.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:08:52.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:08:54.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:08:55.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:08:57.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:08:59.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:00.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:02.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:04.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:06.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:08.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:09.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:11.665] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288186368
[11:09:11.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.45602, thr difference RMS: 1.55427
[11:09:11.669] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.0671, thr difference RMS: 1.6356
[11:09:11.669] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.20714, thr difference RMS: 1.32283
[11:09:11.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.43553, thr difference RMS: 1.39892
[11:09:11.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.0688, thr difference RMS: 1.22036
[11:09:11.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.66472, thr difference RMS: 1.55029
[11:09:11.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.24711, thr difference RMS: 1.49288
[11:09:11.670] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.90004, thr difference RMS: 1.54083
[11:09:11.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.46981, thr difference RMS: 1.49723
[11:09:11.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.18235, thr difference RMS: 1.48856
[11:09:11.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.18691, thr difference RMS: 1.43662
[11:09:11.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.27053, thr difference RMS: 1.4462
[11:09:11.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.1956, thr difference RMS: 1.45359
[11:09:11.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.62403, thr difference RMS: 1.46715
[11:09:11.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.5074, thr difference RMS: 1.64228
[11:09:11.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.23079, thr difference RMS: 1.32488
[11:09:11.672] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.37242, thr difference RMS: 1.56197
[11:09:11.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.00206, thr difference RMS: 1.63381
[11:09:11.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.08368, thr difference RMS: 1.3353
[11:09:11.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.52057, thr difference RMS: 1.39307
[11:09:11.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.0457, thr difference RMS: 1.23857
[11:09:11.674] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.67982, thr difference RMS: 1.52466
[11:09:11.674] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.24317, thr difference RMS: 1.49563
[11:09:11.674] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.84659, thr difference RMS: 1.53126
[11:09:11.674] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.39029, thr difference RMS: 1.49996
[11:09:11.674] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.17101, thr difference RMS: 1.46511
[11:09:11.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.14466, thr difference RMS: 1.40345
[11:09:11.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.31366, thr difference RMS: 1.4427
[11:09:11.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.2234, thr difference RMS: 1.45529
[11:09:11.675] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.58834, thr difference RMS: 1.42695
[11:09:11.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.5714, thr difference RMS: 1.64156
[11:09:11.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.2355, thr difference RMS: 1.32806
[11:09:11.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.48315, thr difference RMS: 1.54907
[11:09:11.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.09632, thr difference RMS: 1.62059
[11:09:11.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.06024, thr difference RMS: 1.33363
[11:09:11.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.69161, thr difference RMS: 1.38017
[11:09:11.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.2175, thr difference RMS: 1.20662
[11:09:11.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.79485, thr difference RMS: 1.53739
[11:09:11.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.31731, thr difference RMS: 1.48827
[11:09:11.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.91761, thr difference RMS: 1.51188
[11:09:11.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.4203, thr difference RMS: 1.51588
[11:09:11.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.34368, thr difference RMS: 1.44566
[11:09:11.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.23868, thr difference RMS: 1.40093
[11:09:11.678] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.48693, thr difference RMS: 1.44065
[11:09:11.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.3177, thr difference RMS: 1.43954
[11:09:11.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.77319, thr difference RMS: 1.45786
[11:09:11.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.7715, thr difference RMS: 1.68369
[11:09:11.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.32392, thr difference RMS: 1.30996
[11:09:11.679] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.56637, thr difference RMS: 1.5396
[11:09:11.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.0863, thr difference RMS: 1.62532
[11:09:11.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.93725, thr difference RMS: 1.32238
[11:09:11.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.87443, thr difference RMS: 1.37443
[11:09:11.680] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.2944, thr difference RMS: 1.20489
[11:09:11.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.89897, thr difference RMS: 1.5372
[11:09:11.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.27401, thr difference RMS: 1.47104
[11:09:11.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.00238, thr difference RMS: 1.52408
[11:09:11.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.5166, thr difference RMS: 1.48106
[11:09:11.681] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.46619, thr difference RMS: 1.45764
[11:09:11.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.25271, thr difference RMS: 1.42136
[11:09:11.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.55296, thr difference RMS: 1.42269
[11:09:11.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.4282, thr difference RMS: 1.42708
[11:09:11.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.88071, thr difference RMS: 1.45433
[11:09:11.682] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.8472, thr difference RMS: 1.67694
[11:09:11.683] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.40363, thr difference RMS: 1.31081
[11:09:11.805] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[11:09:11.809] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2014 seconds
[11:09:11.809] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:09:12.591] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:09:12.592] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:09:12.595] <TB0>     INFO: ######################################################################
[11:09:12.596] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[11:09:12.596] <TB0>     INFO: ######################################################################
[11:09:12.596] <TB0>     INFO:    ----------------------------------------------------------------------
[11:09:12.597] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:09:12.597] <TB0>     INFO:    ----------------------------------------------------------------------
[11:09:12.597] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:09:12.614] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:09:12.615] <TB0>     INFO:     run 1 of 1
[11:09:12.616] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:12.983] <TB0>     INFO: Expecting 59072000 events.
[11:09:42.184] <TB0>     INFO: 1072600 events read in total (28485ms).
[11:10:10.660] <TB0>     INFO: 2141200 events read in total (56961ms).
[11:10:39.084] <TB0>     INFO: 3209800 events read in total (85385ms).
[11:11:07.616] <TB0>     INFO: 4281800 events read in total (113917ms).
[11:11:36.093] <TB0>     INFO: 5350200 events read in total (142394ms).
[11:12:04.551] <TB0>     INFO: 6419600 events read in total (170852ms).
[11:12:33.261] <TB0>     INFO: 7491200 events read in total (199562ms).
[11:13:01.645] <TB0>     INFO: 8559800 events read in total (227946ms).
[11:13:30.166] <TB0>     INFO: 9628800 events read in total (256467ms).
[11:13:58.690] <TB0>     INFO: 10700400 events read in total (284991ms).
[11:14:27.181] <TB0>     INFO: 11768800 events read in total (313482ms).
[11:14:55.651] <TB0>     INFO: 12837200 events read in total (341952ms).
[11:15:24.090] <TB0>     INFO: 13909400 events read in total (370391ms).
[11:15:52.709] <TB0>     INFO: 14978000 events read in total (399010ms).
[11:16:22.105] <TB0>     INFO: 16046600 events read in total (428406ms).
[11:16:50.773] <TB0>     INFO: 17118800 events read in total (457074ms).
[11:17:19.264] <TB0>     INFO: 18187200 events read in total (485565ms).
[11:17:47.755] <TB0>     INFO: 19256200 events read in total (514056ms).
[11:18:16.332] <TB0>     INFO: 20328400 events read in total (542633ms).
[11:18:44.748] <TB0>     INFO: 21397000 events read in total (571049ms).
[11:19:13.377] <TB0>     INFO: 22467000 events read in total (599678ms).
[11:19:41.889] <TB0>     INFO: 23537600 events read in total (628190ms).
[11:20:10.529] <TB0>     INFO: 24606000 events read in total (656830ms).
[11:20:39.193] <TB0>     INFO: 25675800 events read in total (685494ms).
[11:21:08.294] <TB0>     INFO: 26747200 events read in total (714595ms).
[11:21:36.810] <TB0>     INFO: 27815400 events read in total (743111ms).
[11:22:05.354] <TB0>     INFO: 28885600 events read in total (771655ms).
[11:22:33.993] <TB0>     INFO: 29957000 events read in total (800294ms).
[11:23:02.671] <TB0>     INFO: 31025400 events read in total (828972ms).
[11:23:31.174] <TB0>     INFO: 32095600 events read in total (857475ms).
[11:23:59.701] <TB0>     INFO: 33166200 events read in total (886002ms).
[11:24:28.219] <TB0>     INFO: 34234800 events read in total (914520ms).
[11:24:56.961] <TB0>     INFO: 35306200 events read in total (943262ms).
[11:25:25.601] <TB0>     INFO: 36375600 events read in total (971902ms).
[11:25:54.274] <TB0>     INFO: 37443800 events read in total (1000575ms).
[11:26:22.912] <TB0>     INFO: 38513800 events read in total (1029213ms).
[11:26:52.849] <TB0>     INFO: 39584400 events read in total (1059150ms).
[11:27:21.380] <TB0>     INFO: 40652600 events read in total (1087681ms).
[11:27:49.924] <TB0>     INFO: 41722000 events read in total (1116225ms).
[11:28:18.573] <TB0>     INFO: 42792400 events read in total (1144874ms).
[11:28:47.142] <TB0>     INFO: 43859800 events read in total (1173443ms).
[11:29:16.943] <TB0>     INFO: 44928200 events read in total (1203244ms).
[11:29:45.854] <TB0>     INFO: 45999400 events read in total (1232156ms).
[11:30:14.861] <TB0>     INFO: 47068000 events read in total (1261162ms).
[11:30:43.787] <TB0>     INFO: 48135800 events read in total (1290088ms).
[11:31:13.345] <TB0>     INFO: 49204000 events read in total (1319646ms).
[11:31:42.297] <TB0>     INFO: 50275600 events read in total (1348598ms).
[11:32:11.245] <TB0>     INFO: 51343200 events read in total (1377546ms).
[11:32:40.335] <TB0>     INFO: 52410400 events read in total (1406636ms).
[11:33:09.038] <TB0>     INFO: 53479000 events read in total (1435339ms).
[11:33:37.909] <TB0>     INFO: 54549800 events read in total (1464210ms).
[11:34:07.782] <TB0>     INFO: 55618200 events read in total (1494083ms).
[11:34:41.542] <TB0>     INFO: 56686000 events read in total (1527843ms).
[11:35:11.245] <TB0>     INFO: 57755000 events read in total (1557546ms).
[11:35:42.196] <TB0>     INFO: 58825000 events read in total (1588497ms).
[11:35:49.318] <TB0>     INFO: 59072000 events read in total (1595619ms).
[11:35:49.339] <TB0>     INFO: Test took 1596721ms.
[11:35:49.397] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:49.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:35:49.526] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:50.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:35:50.691] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:51.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:35:51.864] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:53.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:35:53.049] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:54.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:35:54.253] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:55.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:35:55.435] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:56.611] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:35:56.611] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:57.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:35:57.799] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:58.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:35:58.995] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:00.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:36:00.203] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:01.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:36:01.541] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:02.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:36:02.820] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:04.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:36:04.005] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:05.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:36:05.456] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:06.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:36:06.781] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:08.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:36:08.776] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:10.173] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500617216
[11:36:10.201] <TB0>     INFO: PixTestScurves::scurves() done 
[11:36:10.202] <TB0>     INFO: Vcal mean:  35.05  35.13  35.08  35.09  35.06  35.08  35.09  35.05  35.05  35.07  35.09  35.04  35.00  35.09  35.10  35.08 
[11:36:10.202] <TB0>     INFO: Vcal RMS:    0.68   0.71   0.67   0.65   0.80   0.73   0.73   0.69   0.68   0.68   0.64   0.70   0.64   0.71   0.73   0.68 
[11:36:10.203] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:36:10.292] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:36:10.293] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:36:10.295] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:36:10.296] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:36:10.296] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:36:10.297] <TB0>     INFO: ######################################################################
[11:36:10.297] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:36:10.298] <TB0>     INFO: ######################################################################
[11:36:10.302] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:10.754] <TB0>     INFO: Expecting 41600 events.
[11:36:15.268] <TB0>     INFO: 41600 events read in total (3789ms).
[11:36:15.270] <TB0>     INFO: Test took 4968ms.
[11:36:15.279] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:15.280] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:36:15.281] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:36:15.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[11:36:15.291] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:36:15.291] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:36:15.292] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:36:15.622] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:36:16.022] <TB0>     INFO: Expecting 41600 events.
[11:36:20.174] <TB0>     INFO: 41600 events read in total (3436ms).
[11:36:20.175] <TB0>     INFO: Test took 4552ms.
[11:36:20.185] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:20.185] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:36:20.185] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:36:20.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.633
[11:36:20.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.202
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.549
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.305
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.214
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.083
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[11:36:20.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.3
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.509
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.859
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 180
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.47
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 183
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.037
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.449
[11:36:20.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.153
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.143
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 182
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.13
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 182
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.18
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:36:20.193] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:36:20.282] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:36:20.628] <TB0>     INFO: Expecting 41600 events.
[11:36:24.799] <TB0>     INFO: 41600 events read in total (3456ms).
[11:36:24.799] <TB0>     INFO: Test took 4517ms.
[11:36:24.807] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:24.807] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:36:24.807] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:36:24.811] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:36:24.812] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 6
[11:36:24.812] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9429
[11:36:24.812] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 65
[11:36:24.812] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5311
[11:36:24.812] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9342
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,6] phvalue 76
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9101
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 66
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1295
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 73
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.929
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3747
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 60
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1615
[11:36:24.813] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 71
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1179
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 80
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8698
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 82
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4919
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 76
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8825
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1516
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 79
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2132
[11:36:24.814] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[11:36:24.815] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5658
[11:36:24.815] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[11:36:24.815] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8482
[11:36:24.815] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 73
[11:36:24.816] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[11:36:25.225] <TB0>     INFO: Expecting 2560 events.
[11:36:26.184] <TB0>     INFO: 2560 events read in total (244ms).
[11:36:26.184] <TB0>     INFO: Test took 1368ms.
[11:36:26.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:26.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[11:36:26.692] <TB0>     INFO: Expecting 2560 events.
[11:36:27.650] <TB0>     INFO: 2560 events read in total (244ms).
[11:36:27.651] <TB0>     INFO: Test took 1466ms.
[11:36:27.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:27.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 6, 2 2
[11:36:28.160] <TB0>     INFO: Expecting 2560 events.
[11:36:29.116] <TB0>     INFO: 2560 events read in total (241ms).
[11:36:29.116] <TB0>     INFO: Test took 1465ms.
[11:36:29.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:29.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 3 3
[11:36:29.625] <TB0>     INFO: Expecting 2560 events.
[11:36:30.587] <TB0>     INFO: 2560 events read in total (247ms).
[11:36:30.587] <TB0>     INFO: Test took 1468ms.
[11:36:30.587] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:30.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 4 4
[11:36:31.094] <TB0>     INFO: Expecting 2560 events.
[11:36:32.055] <TB0>     INFO: 2560 events read in total (246ms).
[11:36:32.055] <TB0>     INFO: Test took 1467ms.
[11:36:32.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:32.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[11:36:32.563] <TB0>     INFO: Expecting 2560 events.
[11:36:33.520] <TB0>     INFO: 2560 events read in total (241ms).
[11:36:33.520] <TB0>     INFO: Test took 1463ms.
[11:36:33.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:33.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 6 6
[11:36:34.028] <TB0>     INFO: Expecting 2560 events.
[11:36:34.987] <TB0>     INFO: 2560 events read in total (245ms).
[11:36:34.987] <TB0>     INFO: Test took 1466ms.
[11:36:34.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:34.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 7 7
[11:36:35.496] <TB0>     INFO: Expecting 2560 events.
[11:36:36.453] <TB0>     INFO: 2560 events read in total (243ms).
[11:36:36.454] <TB0>     INFO: Test took 1466ms.
[11:36:36.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:36.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[11:36:36.962] <TB0>     INFO: Expecting 2560 events.
[11:36:37.919] <TB0>     INFO: 2560 events read in total (242ms).
[11:36:37.919] <TB0>     INFO: Test took 1465ms.
[11:36:37.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:37.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 9 9
[11:36:38.429] <TB0>     INFO: Expecting 2560 events.
[11:36:39.385] <TB0>     INFO: 2560 events read in total (241ms).
[11:36:39.385] <TB0>     INFO: Test took 1464ms.
[11:36:39.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:39.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 10 10
[11:36:39.894] <TB0>     INFO: Expecting 2560 events.
[11:36:40.852] <TB0>     INFO: 2560 events read in total (243ms).
[11:36:40.852] <TB0>     INFO: Test took 1466ms.
[11:36:40.852] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:40.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 11 11
[11:36:41.361] <TB0>     INFO: Expecting 2560 events.
[11:36:42.319] <TB0>     INFO: 2560 events read in total (243ms).
[11:36:42.319] <TB0>     INFO: Test took 1466ms.
[11:36:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 12 12
[11:36:42.828] <TB0>     INFO: Expecting 2560 events.
[11:36:43.788] <TB0>     INFO: 2560 events read in total (245ms).
[11:36:43.789] <TB0>     INFO: Test took 1469ms.
[11:36:43.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:43.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[11:36:44.297] <TB0>     INFO: Expecting 2560 events.
[11:36:45.255] <TB0>     INFO: 2560 events read in total (243ms).
[11:36:45.255] <TB0>     INFO: Test took 1466ms.
[11:36:45.256] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:45.256] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[11:36:45.763] <TB0>     INFO: Expecting 2560 events.
[11:36:46.721] <TB0>     INFO: 2560 events read in total (243ms).
[11:36:46.722] <TB0>     INFO: Test took 1466ms.
[11:36:46.722] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:46.722] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 15 15
[11:36:47.231] <TB0>     INFO: Expecting 2560 events.
[11:36:48.191] <TB0>     INFO: 2560 events read in total (246ms).
[11:36:48.192] <TB0>     INFO: Test took 1470ms.
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[11:36:48.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[11:36:48.196] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:36:48.702] <TB0>     INFO: Expecting 655360 events.
[11:37:00.686] <TB0>     INFO: 655360 events read in total (11269ms).
[11:37:00.697] <TB0>     INFO: Expecting 655360 events.
[11:37:13.162] <TB0>     INFO: 655360 events read in total (11897ms).
[11:37:13.178] <TB0>     INFO: Expecting 655360 events.
[11:37:24.956] <TB0>     INFO: 655360 events read in total (11218ms).
[11:37:24.976] <TB0>     INFO: Expecting 655360 events.
[11:37:36.720] <TB0>     INFO: 655360 events read in total (11184ms).
[11:37:36.746] <TB0>     INFO: Expecting 655360 events.
[11:37:48.491] <TB0>     INFO: 655360 events read in total (11192ms).
[11:37:48.519] <TB0>     INFO: Expecting 655360 events.
[11:38:00.253] <TB0>     INFO: 655360 events read in total (11180ms).
[11:38:00.286] <TB0>     INFO: Expecting 655360 events.
[11:38:12.039] <TB0>     INFO: 655360 events read in total (11204ms).
[11:38:12.076] <TB0>     INFO: Expecting 655360 events.
[11:38:23.826] <TB0>     INFO: 655360 events read in total (11212ms).
[11:38:23.866] <TB0>     INFO: Expecting 655360 events.
[11:38:35.649] <TB0>     INFO: 655360 events read in total (11241ms).
[11:38:35.695] <TB0>     INFO: Expecting 655360 events.
[11:38:48.147] <TB0>     INFO: 655360 events read in total (11925ms).
[11:38:48.196] <TB0>     INFO: Expecting 655360 events.
[11:39:00.107] <TB0>     INFO: 655360 events read in total (11379ms).
[11:39:00.159] <TB0>     INFO: Expecting 655360 events.
[11:39:12.028] <TB0>     INFO: 655360 events read in total (11341ms).
[11:39:12.087] <TB0>     INFO: Expecting 655360 events.
[11:39:24.011] <TB0>     INFO: 655360 events read in total (11397ms).
[11:39:24.073] <TB0>     INFO: Expecting 655360 events.
[11:39:35.967] <TB0>     INFO: 655360 events read in total (11366ms).
[11:39:36.033] <TB0>     INFO: Expecting 655360 events.
[11:39:47.913] <TB0>     INFO: 655360 events read in total (11353ms).
[11:39:47.984] <TB0>     INFO: Expecting 655360 events.
[11:39:59.781] <TB0>     INFO: 655360 events read in total (11270ms).
[11:39:59.859] <TB0>     INFO: Test took 191663ms.
[11:39:59.956] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:40:00.262] <TB0>     INFO: Expecting 655360 events.
[11:40:12.251] <TB0>     INFO: 655360 events read in total (11274ms).
[11:40:12.264] <TB0>     INFO: Expecting 655360 events.
[11:40:24.049] <TB0>     INFO: 655360 events read in total (11217ms).
[11:40:24.065] <TB0>     INFO: Expecting 655360 events.
[11:40:35.823] <TB0>     INFO: 655360 events read in total (11192ms).
[11:40:35.843] <TB0>     INFO: Expecting 655360 events.
[11:40:47.587] <TB0>     INFO: 655360 events read in total (11184ms).
[11:40:47.612] <TB0>     INFO: Expecting 655360 events.
[11:40:59.366] <TB0>     INFO: 655360 events read in total (11195ms).
[11:40:59.394] <TB0>     INFO: Expecting 655360 events.
[11:41:11.100] <TB0>     INFO: 655360 events read in total (11151ms).
[11:41:11.132] <TB0>     INFO: Expecting 655360 events.
[11:41:22.902] <TB0>     INFO: 655360 events read in total (11223ms).
[11:41:22.939] <TB0>     INFO: Expecting 655360 events.
[11:41:34.685] <TB0>     INFO: 655360 events read in total (11207ms).
[11:41:34.725] <TB0>     INFO: Expecting 655360 events.
[11:41:46.488] <TB0>     INFO: 655360 events read in total (11223ms).
[11:41:46.533] <TB0>     INFO: Expecting 655360 events.
[11:41:58.319] <TB0>     INFO: 655360 events read in total (11249ms).
[11:41:58.368] <TB0>     INFO: Expecting 655360 events.
[11:42:10.155] <TB0>     INFO: 655360 events read in total (11257ms).
[11:42:10.209] <TB0>     INFO: Expecting 655360 events.
[11:42:22.016] <TB0>     INFO: 655360 events read in total (11277ms).
[11:42:22.076] <TB0>     INFO: Expecting 655360 events.
[11:42:33.839] <TB0>     INFO: 655360 events read in total (11236ms).
[11:42:33.901] <TB0>     INFO: Expecting 655360 events.
[11:42:45.659] <TB0>     INFO: 655360 events read in total (11231ms).
[11:42:45.724] <TB0>     INFO: Expecting 655360 events.
[11:42:57.502] <TB0>     INFO: 655360 events read in total (11250ms).
[11:42:57.575] <TB0>     INFO: Expecting 655360 events.
[11:43:09.302] <TB0>     INFO: 655360 events read in total (11199ms).
[11:43:09.377] <TB0>     INFO: Test took 189422ms.
[11:43:09.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[11:43:09.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[11:43:09.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[11:43:09.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[11:43:09.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[11:43:09.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[11:43:09.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[11:43:09.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[11:43:09.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[11:43:09.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[11:43:09.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[11:43:09.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[11:43:09.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[11:43:09.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[11:43:09.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[11:43:09.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:09.557] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[11:43:09.557] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.566] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.574] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.582] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.590] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.597] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.604] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.612] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.619] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.627] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.635] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.642] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.649] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[11:43:09.657] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.665] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.674] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.681] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:09.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:43:09.721] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C0.dat
[11:43:09.721] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C1.dat
[11:43:09.721] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C2.dat
[11:43:09.721] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C3.dat
[11:43:09.721] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C4.dat
[11:43:09.721] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C5.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C6.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C7.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C8.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C9.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C10.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C11.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C12.dat
[11:43:09.722] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C13.dat
[11:43:09.723] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C14.dat
[11:43:09.723] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C15.dat
[11:43:10.072] <TB0>     INFO: Expecting 41600 events.
[11:43:13.913] <TB0>     INFO: 41600 events read in total (3126ms).
[11:43:13.913] <TB0>     INFO: Test took 4186ms.
[11:43:14.563] <TB0>     INFO: Expecting 41600 events.
[11:43:18.412] <TB0>     INFO: 41600 events read in total (3135ms).
[11:43:18.412] <TB0>     INFO: Test took 4192ms.
[11:43:19.069] <TB0>     INFO: Expecting 41600 events.
[11:43:22.928] <TB0>     INFO: 41600 events read in total (3144ms).
[11:43:22.928] <TB0>     INFO: Test took 4207ms.
[11:43:23.235] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:23.372] <TB0>     INFO: Expecting 2560 events.
[11:43:24.335] <TB0>     INFO: 2560 events read in total (248ms).
[11:43:24.335] <TB0>     INFO: Test took 1100ms.
[11:43:24.338] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:24.845] <TB0>     INFO: Expecting 2560 events.
[11:43:25.802] <TB0>     INFO: 2560 events read in total (242ms).
[11:43:25.803] <TB0>     INFO: Test took 1465ms.
[11:43:25.805] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:26.312] <TB0>     INFO: Expecting 2560 events.
[11:43:27.271] <TB0>     INFO: 2560 events read in total (244ms).
[11:43:27.271] <TB0>     INFO: Test took 1466ms.
[11:43:27.273] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:27.779] <TB0>     INFO: Expecting 2560 events.
[11:43:28.739] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:28.740] <TB0>     INFO: Test took 1467ms.
[11:43:28.742] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:29.248] <TB0>     INFO: Expecting 2560 events.
[11:43:30.205] <TB0>     INFO: 2560 events read in total (242ms).
[11:43:30.205] <TB0>     INFO: Test took 1463ms.
[11:43:30.207] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:30.716] <TB0>     INFO: Expecting 2560 events.
[11:43:31.677] <TB0>     INFO: 2560 events read in total (246ms).
[11:43:31.678] <TB0>     INFO: Test took 1471ms.
[11:43:31.680] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:32.187] <TB0>     INFO: Expecting 2560 events.
[11:43:33.146] <TB0>     INFO: 2560 events read in total (244ms).
[11:43:33.146] <TB0>     INFO: Test took 1466ms.
[11:43:33.148] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:33.657] <TB0>     INFO: Expecting 2560 events.
[11:43:34.616] <TB0>     INFO: 2560 events read in total (244ms).
[11:43:34.617] <TB0>     INFO: Test took 1469ms.
[11:43:34.619] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:35.125] <TB0>     INFO: Expecting 2560 events.
[11:43:36.085] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:36.086] <TB0>     INFO: Test took 1467ms.
[11:43:36.088] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:36.594] <TB0>     INFO: Expecting 2560 events.
[11:43:37.556] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:37.556] <TB0>     INFO: Test took 1468ms.
[11:43:37.561] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:38.065] <TB0>     INFO: Expecting 2560 events.
[11:43:39.023] <TB0>     INFO: 2560 events read in total (243ms).
[11:43:39.023] <TB0>     INFO: Test took 1462ms.
[11:43:39.025] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:39.531] <TB0>     INFO: Expecting 2560 events.
[11:43:40.492] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:40.492] <TB0>     INFO: Test took 1467ms.
[11:43:40.494] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:40.001] <TB0>     INFO: Expecting 2560 events.
[11:43:41.960] <TB0>     INFO: 2560 events read in total (244ms).
[11:43:41.961] <TB0>     INFO: Test took 1467ms.
[11:43:41.963] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:42.472] <TB0>     INFO: Expecting 2560 events.
[11:43:43.432] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:43.433] <TB0>     INFO: Test took 1470ms.
[11:43:43.436] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:43.943] <TB0>     INFO: Expecting 2560 events.
[11:43:44.903] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:44.904] <TB0>     INFO: Test took 1468ms.
[11:43:44.906] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:45.412] <TB0>     INFO: Expecting 2560 events.
[11:43:46.372] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:46.373] <TB0>     INFO: Test took 1467ms.
[11:43:46.375] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:46.881] <TB0>     INFO: Expecting 2560 events.
[11:43:47.839] <TB0>     INFO: 2560 events read in total (243ms).
[11:43:47.840] <TB0>     INFO: Test took 1465ms.
[11:43:47.842] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:48.348] <TB0>     INFO: Expecting 2560 events.
[11:43:49.309] <TB0>     INFO: 2560 events read in total (246ms).
[11:43:49.309] <TB0>     INFO: Test took 1467ms.
[11:43:49.311] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:49.818] <TB0>     INFO: Expecting 2560 events.
[11:43:50.777] <TB0>     INFO: 2560 events read in total (244ms).
[11:43:50.777] <TB0>     INFO: Test took 1466ms.
[11:43:50.780] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:51.288] <TB0>     INFO: Expecting 2560 events.
[11:43:52.247] <TB0>     INFO: 2560 events read in total (244ms).
[11:43:52.247] <TB0>     INFO: Test took 1467ms.
[11:43:52.250] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:52.762] <TB0>     INFO: Expecting 2560 events.
[11:43:53.724] <TB0>     INFO: 2560 events read in total (247ms).
[11:43:53.724] <TB0>     INFO: Test took 1474ms.
[11:43:53.726] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:54.233] <TB0>     INFO: Expecting 2560 events.
[11:43:55.193] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:55.193] <TB0>     INFO: Test took 1467ms.
[11:43:55.195] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:55.712] <TB0>     INFO: Expecting 2560 events.
[11:43:56.671] <TB0>     INFO: 2560 events read in total (244ms).
[11:43:56.671] <TB0>     INFO: Test took 1476ms.
[11:43:56.673] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:57.182] <TB0>     INFO: Expecting 2560 events.
[11:43:58.142] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:58.142] <TB0>     INFO: Test took 1470ms.
[11:43:58.145] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:58.651] <TB0>     INFO: Expecting 2560 events.
[11:43:59.611] <TB0>     INFO: 2560 events read in total (245ms).
[11:43:59.611] <TB0>     INFO: Test took 1466ms.
[11:43:59.613] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:00.120] <TB0>     INFO: Expecting 2560 events.
[11:44:01.081] <TB0>     INFO: 2560 events read in total (246ms).
[11:44:01.081] <TB0>     INFO: Test took 1468ms.
[11:44:01.083] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:01.590] <TB0>     INFO: Expecting 2560 events.
[11:44:02.549] <TB0>     INFO: 2560 events read in total (244ms).
[11:44:02.550] <TB0>     INFO: Test took 1467ms.
[11:44:02.553] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:03.059] <TB0>     INFO: Expecting 2560 events.
[11:44:04.019] <TB0>     INFO: 2560 events read in total (245ms).
[11:44:04.020] <TB0>     INFO: Test took 1468ms.
[11:44:04.023] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:04.528] <TB0>     INFO: Expecting 2560 events.
[11:44:05.486] <TB0>     INFO: 2560 events read in total (243ms).
[11:44:05.486] <TB0>     INFO: Test took 1463ms.
[11:44:05.489] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:05.995] <TB0>     INFO: Expecting 2560 events.
[11:44:06.965] <TB0>     INFO: 2560 events read in total (256ms).
[11:44:06.965] <TB0>     INFO: Test took 1476ms.
[11:44:06.968] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:07.478] <TB0>     INFO: Expecting 2560 events.
[11:44:08.437] <TB0>     INFO: 2560 events read in total (244ms).
[11:44:08.438] <TB0>     INFO: Test took 1471ms.
[11:44:08.440] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:08.947] <TB0>     INFO: Expecting 2560 events.
[11:44:09.906] <TB0>     INFO: 2560 events read in total (244ms).
[11:44:09.906] <TB0>     INFO: Test took 1466ms.
[11:44:10.960] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 480 seconds
[11:44:10.961] <TB0>     INFO: PH scale (per ROC):    78  80  66  75  60  65  70  76  77  78  82  74  71  79  64  74
[11:44:10.961] <TB0>     INFO: PH offset (per ROC):  179 174 178 181 186 172 189 178 170 167 171 175 174 177 173 176
[11:44:11.134] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[11:44:11.137] <TB0>     INFO: ######################################################################
[11:44:11.137] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[11:44:11.137] <TB0>     INFO: ######################################################################
[11:44:11.137] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[11:44:11.149] <TB0>     INFO: scanning low vcal = 10
[11:44:11.492] <TB0>     INFO: Expecting 41600 events.
[11:44:15.227] <TB0>     INFO: 41600 events read in total (3020ms).
[11:44:15.227] <TB0>     INFO: Test took 4078ms.
[11:44:15.228] <TB0>     INFO: scanning low vcal = 20
[11:44:15.736] <TB0>     INFO: Expecting 41600 events.
[11:44:19.471] <TB0>     INFO: 41600 events read in total (3020ms).
[11:44:19.472] <TB0>     INFO: Test took 4244ms.
[11:44:19.474] <TB0>     INFO: scanning low vcal = 30
[11:44:19.979] <TB0>     INFO: Expecting 41600 events.
[11:44:23.754] <TB0>     INFO: 41600 events read in total (3060ms).
[11:44:23.754] <TB0>     INFO: Test took 4280ms.
[11:44:23.756] <TB0>     INFO: scanning low vcal = 40
[11:44:24.258] <TB0>     INFO: Expecting 41600 events.
[11:44:28.547] <TB0>     INFO: 41600 events read in total (3574ms).
[11:44:28.548] <TB0>     INFO: Test took 4792ms.
[11:44:28.553] <TB0>     INFO: scanning low vcal = 50
[11:44:28.976] <TB0>     INFO: Expecting 41600 events.
[11:44:33.304] <TB0>     INFO: 41600 events read in total (3612ms).
[11:44:33.305] <TB0>     INFO: Test took 4752ms.
[11:44:33.308] <TB0>     INFO: scanning low vcal = 60
[11:44:33.730] <TB0>     INFO: Expecting 41600 events.
[11:44:38.041] <TB0>     INFO: 41600 events read in total (3596ms).
[11:44:38.042] <TB0>     INFO: Test took 4734ms.
[11:44:38.045] <TB0>     INFO: scanning low vcal = 70
[11:44:38.470] <TB0>     INFO: Expecting 41600 events.
[11:44:42.748] <TB0>     INFO: 41600 events read in total (3563ms).
[11:44:42.749] <TB0>     INFO: Test took 4704ms.
[11:44:42.752] <TB0>     INFO: scanning low vcal = 80
[11:44:43.180] <TB0>     INFO: Expecting 41600 events.
[11:44:47.506] <TB0>     INFO: 41600 events read in total (3611ms).
[11:44:47.507] <TB0>     INFO: Test took 4755ms.
[11:44:47.510] <TB0>     INFO: scanning low vcal = 90
[11:44:47.937] <TB0>     INFO: Expecting 41600 events.
[11:44:52.198] <TB0>     INFO: 41600 events read in total (3547ms).
[11:44:52.199] <TB0>     INFO: Test took 4688ms.
[11:44:52.202] <TB0>     INFO: scanning low vcal = 100
[11:44:52.622] <TB0>     INFO: Expecting 41600 events.
[11:44:57.035] <TB0>     INFO: 41600 events read in total (3698ms).
[11:44:57.036] <TB0>     INFO: Test took 4834ms.
[11:44:57.039] <TB0>     INFO: scanning low vcal = 110
[11:44:57.459] <TB0>     INFO: Expecting 41600 events.
[11:45:01.744] <TB0>     INFO: 41600 events read in total (3570ms).
[11:45:01.745] <TB0>     INFO: Test took 4706ms.
[11:45:01.748] <TB0>     INFO: scanning low vcal = 120
[11:45:02.169] <TB0>     INFO: Expecting 41600 events.
[11:45:06.418] <TB0>     INFO: 41600 events read in total (3534ms).
[11:45:06.418] <TB0>     INFO: Test took 4670ms.
[11:45:06.421] <TB0>     INFO: scanning low vcal = 130
[11:45:06.846] <TB0>     INFO: Expecting 41600 events.
[11:45:11.103] <TB0>     INFO: 41600 events read in total (3542ms).
[11:45:11.104] <TB0>     INFO: Test took 4683ms.
[11:45:11.107] <TB0>     INFO: scanning low vcal = 140
[11:45:11.526] <TB0>     INFO: Expecting 41600 events.
[11:45:15.774] <TB0>     INFO: 41600 events read in total (3533ms).
[11:45:15.775] <TB0>     INFO: Test took 4668ms.
[11:45:15.779] <TB0>     INFO: scanning low vcal = 150
[11:45:16.199] <TB0>     INFO: Expecting 41600 events.
[11:45:20.454] <TB0>     INFO: 41600 events read in total (3540ms).
[11:45:20.455] <TB0>     INFO: Test took 4676ms.
[11:45:20.459] <TB0>     INFO: scanning low vcal = 160
[11:45:20.880] <TB0>     INFO: Expecting 41600 events.
[11:45:25.144] <TB0>     INFO: 41600 events read in total (3549ms).
[11:45:25.144] <TB0>     INFO: Test took 4685ms.
[11:45:25.148] <TB0>     INFO: scanning low vcal = 170
[11:45:25.569] <TB0>     INFO: Expecting 41600 events.
[11:45:29.826] <TB0>     INFO: 41600 events read in total (3542ms).
[11:45:29.826] <TB0>     INFO: Test took 4678ms.
[11:45:29.831] <TB0>     INFO: scanning low vcal = 180
[11:45:30.252] <TB0>     INFO: Expecting 41600 events.
[11:45:34.506] <TB0>     INFO: 41600 events read in total (3540ms).
[11:45:34.507] <TB0>     INFO: Test took 4676ms.
[11:45:34.510] <TB0>     INFO: scanning low vcal = 190
[11:45:34.932] <TB0>     INFO: Expecting 41600 events.
[11:45:39.194] <TB0>     INFO: 41600 events read in total (3547ms).
[11:45:39.195] <TB0>     INFO: Test took 4685ms.
[11:45:39.198] <TB0>     INFO: scanning low vcal = 200
[11:45:39.620] <TB0>     INFO: Expecting 41600 events.
[11:45:43.878] <TB0>     INFO: 41600 events read in total (3543ms).
[11:45:43.879] <TB0>     INFO: Test took 4681ms.
[11:45:43.883] <TB0>     INFO: scanning low vcal = 210
[11:45:44.304] <TB0>     INFO: Expecting 41600 events.
[11:45:48.557] <TB0>     INFO: 41600 events read in total (3538ms).
[11:45:48.558] <TB0>     INFO: Test took 4675ms.
[11:45:48.561] <TB0>     INFO: scanning low vcal = 220
[11:45:48.980] <TB0>     INFO: Expecting 41600 events.
[11:45:53.240] <TB0>     INFO: 41600 events read in total (3545ms).
[11:45:53.241] <TB0>     INFO: Test took 4680ms.
[11:45:53.245] <TB0>     INFO: scanning low vcal = 230
[11:45:53.668] <TB0>     INFO: Expecting 41600 events.
[11:45:57.932] <TB0>     INFO: 41600 events read in total (3549ms).
[11:45:57.933] <TB0>     INFO: Test took 4688ms.
[11:45:57.937] <TB0>     INFO: scanning low vcal = 240
[11:45:58.360] <TB0>     INFO: Expecting 41600 events.
[11:46:02.617] <TB0>     INFO: 41600 events read in total (3541ms).
[11:46:02.618] <TB0>     INFO: Test took 4681ms.
[11:46:02.621] <TB0>     INFO: scanning low vcal = 250
[11:46:03.047] <TB0>     INFO: Expecting 41600 events.
[11:46:07.324] <TB0>     INFO: 41600 events read in total (3563ms).
[11:46:07.325] <TB0>     INFO: Test took 4704ms.
[11:46:07.329] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[11:46:07.749] <TB0>     INFO: Expecting 41600 events.
[11:46:12.015] <TB0>     INFO: 41600 events read in total (3551ms).
[11:46:12.016] <TB0>     INFO: Test took 4687ms.
[11:46:12.020] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[11:46:12.440] <TB0>     INFO: Expecting 41600 events.
[11:46:16.699] <TB0>     INFO: 41600 events read in total (3544ms).
[11:46:16.699] <TB0>     INFO: Test took 4679ms.
[11:46:16.703] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[11:46:17.132] <TB0>     INFO: Expecting 41600 events.
[11:46:21.383] <TB0>     INFO: 41600 events read in total (3536ms).
[11:46:21.384] <TB0>     INFO: Test took 4681ms.
[11:46:21.387] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[11:46:21.808] <TB0>     INFO: Expecting 41600 events.
[11:46:26.068] <TB0>     INFO: 41600 events read in total (3546ms).
[11:46:26.069] <TB0>     INFO: Test took 4682ms.
[11:46:26.072] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[11:46:26.496] <TB0>     INFO: Expecting 41600 events.
[11:46:30.768] <TB0>     INFO: 41600 events read in total (3557ms).
[11:46:30.768] <TB0>     INFO: Test took 4696ms.
[11:46:31.299] <TB0>     INFO: PixTestGainPedestal::measure() done 
[11:46:31.302] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[11:46:31.303] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[11:46:31.303] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[11:46:31.303] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[11:46:31.303] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[11:46:31.303] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[11:46:31.304] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[11:46:31.304] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[11:46:31.304] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[11:46:31.304] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[11:46:31.305] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[11:46:31.305] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[11:46:31.305] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[11:46:31.305] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[11:46:31.305] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[11:46:31.305] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[11:47:13.169] <TB0>     INFO: PixTestGainPedestal::fit() done
[11:47:13.169] <TB0>     INFO: non-linearity mean:  0.954 0.959 0.958 0.954 0.952 0.956 0.952 0.953 0.957 0.962 0.954 0.959 0.963 0.959 0.965 0.957
[11:47:13.169] <TB0>     INFO: non-linearity RMS:   0.007 0.007 0.007 0.007 0.007 0.006 0.007 0.006 0.006 0.006 0.005 0.005 0.005 0.007 0.006 0.006
[11:47:13.169] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[11:47:13.193] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[11:47:13.217] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[11:47:13.240] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[11:47:13.263] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[11:47:13.286] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[11:47:13.317] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[11:47:13.339] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[11:47:13.361] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[11:47:13.387] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[11:47:13.409] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[11:47:13.432] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[11:47:13.454] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[11:47:13.476] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[11:47:13.499] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[11:47:13.522] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/H-I-3-02_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[11:47:13.544] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 182 seconds
[11:47:13.544] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[11:47:13.551] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[11:47:13.551] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[11:47:13.554] <TB0>     INFO: ######################################################################
[11:47:13.554] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[11:47:13.554] <TB0>     INFO: ######################################################################
[11:47:13.557] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[11:47:13.567] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:47:13.567] <TB0>     INFO:     run 1 of 1
[11:47:13.567] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:47:13.916] <TB0>     INFO: Expecting 3120000 events.
[11:48:04.488] <TB0>     INFO: 1271570 events read in total (49857ms).
[11:48:54.488] <TB0>     INFO: 2540860 events read in total (99857ms).
[11:49:17.370] <TB0>     INFO: 3120000 events read in total (122740ms).
[11:49:17.422] <TB0>     INFO: Test took 123855ms.
[11:49:17.500] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:17.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:19.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:20.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:22.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:23.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:25.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:26.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:28.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:49:29.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:49:31.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:49:32.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:49:34.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:49:35.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:49:37.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:49:39.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:40.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:42.442] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397393920
[11:49:42.488] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[11:49:42.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8113, RMS = 1.6
[11:49:42.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[11:49:42.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[11:49:42.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5804, RMS = 1.6321
[11:49:42.489] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:42.491] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[11:49:42.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9809, RMS = 1.60511
[11:49:42.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[11:49:42.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[11:49:42.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2476, RMS = 1.30844
[11:49:42.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:42.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[11:49:42.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2078, RMS = 1.80798
[11:49:42.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[11:49:42.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[11:49:42.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8715, RMS = 1.52259
[11:49:42.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[11:49:42.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[11:49:42.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4932, RMS = 1.46313
[11:49:42.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:42.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[11:49:42.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1473, RMS = 1.64724
[11:49:42.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:42.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[11:49:42.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7912, RMS = 2.20818
[11:49:42.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[11:49:42.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[11:49:42.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2896, RMS = 2.16368
[11:49:42.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[11:49:42.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[11:49:42.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4951, RMS = 1.31831
[11:49:42.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[11:49:42.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[11:49:42.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1847, RMS = 1.2661
[11:49:42.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[11:49:42.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[11:49:42.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4147, RMS = 1.19218
[11:49:42.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[11:49:42.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[11:49:42.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5113, RMS = 1.62733
[11:49:42.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:42.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[11:49:42.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0727, RMS = 1.60558
[11:49:42.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[11:49:42.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[11:49:42.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3641, RMS = 2.04013
[11:49:42.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:42.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[11:49:42.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9485, RMS = 1.40836
[11:49:42.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[11:49:42.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[11:49:42.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7248, RMS = 1.47326
[11:49:42.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[11:49:42.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[11:49:42.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4663, RMS = 1.47367
[11:49:42.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:42.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[11:49:42.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1872, RMS = 1.99302
[11:49:42.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:42.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[11:49:42.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8776, RMS = 1.36083
[11:49:42.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[11:49:42.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[11:49:42.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.097, RMS = 1.22402
[11:49:42.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:42.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[11:49:42.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3079, RMS = 1.75029
[11:49:42.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[11:49:42.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[11:49:42.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.436, RMS = 1.60039
[11:49:42.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[11:49:42.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[11:49:42.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1455, RMS = 2.0306
[11:49:42.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[11:49:42.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[11:49:42.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5153, RMS = 1.89745
[11:49:42.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[11:49:42.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[11:49:42.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4982, RMS = 1.31713
[11:49:42.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[11:49:42.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[11:49:42.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8012, RMS = 1.71126
[11:49:42.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:42.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[11:49:42.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5975, RMS = 2.44062
[11:49:42.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[11:49:42.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[11:49:42.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3712, RMS = 2.64485
[11:49:42.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:42.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[11:49:42.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5307, RMS = 1.95333
[11:49:42.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[11:49:42.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[11:49:42.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.0229, RMS = 1.87409
[11:49:42.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[11:49:42.520] <TB0>     INFO: PixTestBB3Map::doTest() done with 9 decoding errors: , duration: 148 seconds
[11:49:42.520] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    1    0    0    0    0    0    0    0    0    0
[11:49:42.521] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[11:49:42.630] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[11:49:42.630] <TB0>     INFO: enter test to run
[11:49:42.630] <TB0>     INFO:   test:  no parameter change
[11:49:42.631] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[11:49:42.633] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[11:49:42.633] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[11:49:42.633] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[11:49:43.134] <TB0>    QUIET: Connection to board 133 closed.
[11:49:43.136] <TB0>     INFO: pXar: this is the end, my friend
[11:49:43.136] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
