Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Mar 26 08:48:31 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[57]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[58]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[59]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[60]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[61]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[63]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 736 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.496      -14.373                    114                 2055        0.050        0.000                      0                 2055        2.596        0.000                       0                   742  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0         -0.496      -14.373                    114                 2055        0.127        0.000                      0                 2055        2.596        0.000                       0                   738  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1       -0.495      -14.283                    114                 2055        0.127        0.000                      0                 2055        2.596        0.000                       0                   738  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -0.496      -14.373                    114                 2055        0.050        0.000                      0                 2055  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -0.496      -14.373                    114                 2055        0.050        0.000                      0                 2055  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          114  Failing Endpoints,  Worst Slack       -0.496ns,  Total Violation      -14.373ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.072ns (38.711%)  route 4.864ns (61.289%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.934     2.070    U_xgriscv/dp/pr5E/forwardbE1__0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_19/O
                         net (fo=1, routed)           0.263     2.457    U_xgriscv/dp/pr5E/sum1_carry__0_i_19_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.581 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_15/O
                         net (fo=5, routed)           0.740     3.321    U_xgriscv/dp/regE/q_reg[5]_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.124     3.445 r  U_xgriscv/dp/regE/sum1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.445    U_xgriscv/dp/alu/q_reg[5]_1[1]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.978 r  U_xgriscv/dp/alu/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.978    U_xgriscv/dp/alu/sum1_carry__0_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.095 r  U_xgriscv/dp/alu/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.095    U_xgriscv/dp/alu/sum1_carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.212 r  U_xgriscv/dp/alu/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.212    U_xgriscv/dp/alu/sum1_carry__2_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.329 r  U_xgriscv/dp/alu/sum1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.329    U_xgriscv/dp/alu/sum1_carry__3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.446 r  U_xgriscv/dp/alu/sum1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.446    U_xgriscv/dp/alu/sum1_carry__4_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.761 r  U_xgriscv/dp/alu/sum1_carry__5/O[3]
                         net (fo=3, routed)           0.820     5.581    U_xgriscv/dp/regE/sum1[27]
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.307     5.888 r  U_xgriscv/dp/regE/q[27]_i_7/O
                         net (fo=1, routed)           0.000     5.888    U_xgriscv/dp/regE/q[27]_i_7_n_0
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     6.105 r  U_xgriscv/dp/regE/q_reg[27]_i_3/O
                         net (fo=1, routed)           0.000     6.105    U_xgriscv/dp/regE/q_reg[27]_i_3_n_0
    SLICE_X15Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.199 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.829     7.028    U_xgriscv/dp/pr1M/q_reg[5]_1[27]
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.752    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)       -0.220     6.532    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.510ns (18.795%)  route 6.524ns (81.205%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 6.272 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.184     3.746    U_xgriscv/dp/regE/shamtE1[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.870 r  U_xgriscv/dp/regE/q[13]_i_9/O
                         net (fo=4, routed)           1.117     4.987    U_xgriscv/dp/regE/q[13]_i_9_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  U_xgriscv/dp/regE/q[11]_i_6/O
                         net (fo=2, routed)           0.957     6.068    U_xgriscv/dp/regE/q[11]_i_6_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.192 r  U_xgriscv/dp/regE/q[10]_i_3__0/O
                         net (fo=1, routed)           0.810     7.002    U_xgriscv/dp/regE/q[10]_i_3__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  U_xgriscv/dp/regE/q[10]_i_1__4/O
                         net (fo=1, routed)           0.000     7.126    U_xgriscv/dp/pr1M/q_reg[5]_1[10]
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     6.272    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/C
                         clock pessimism              0.559     6.832    
                         clock uncertainty           -0.077     6.754    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029     6.783    U_xgriscv/dp/pr1M/q_reg[10]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.527ns (31.717%)  route 5.440ns (68.284%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     7.134 r  U_xgriscv/dp/prD/q[22]_i_1__1/O
                         net (fo=1, routed)           0.000     7.134    U_xgriscv/dp/prD/p_1_in[22]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.742    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.081     6.823    U_xgriscv/dp/prD/q_reg[22]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 2.527ns (31.920%)  route 5.390ns (68.080%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.955     6.959    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.083 r  U_xgriscv/dp/prD/q[23]_i_1__1/O
                         net (fo=1, routed)           0.000     7.083    U_xgriscv/dp/prD/p_1_in[23]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.744    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.031     6.775    U_xgriscv/dp/prD/q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.527ns (31.936%)  route 5.386ns (68.064%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.955    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.079 r  U_xgriscv/dp/prD/q[5]_i_1/O
                         net (fo=1, routed)           0.000     7.079    U_xgriscv/dp/prD/p_1_in[5]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.744    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029     6.773    U_xgriscv/dp/prD/q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.527ns (31.832%)  route 5.412ns (68.168%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.977     6.981    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.105 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.105    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.598     6.859    
                         clock uncertainty           -0.077     6.781    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031     6.812    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.812    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 1.510ns (18.971%)  route 6.450ns (81.029%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.099     3.662    U_xgriscv/dp/pr4E/shamtE1[3]
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124     3.786 r  U_xgriscv/dp/pr4E/q[16]_i_11/O
                         net (fo=4, routed)           1.278     5.063    U_xgriscv/dp/pr4E/q_reg[16]_3
    SLICE_X15Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U_xgriscv/dp/pr4E/q[15]_i_8/O
                         net (fo=1, routed)           0.583     5.770    U_xgriscv/dp/regE/q_reg[0]_7[11]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.894 r  U_xgriscv/dp/regE/q[15]_i_4/O
                         net (fo=1, routed)           1.034     6.928    U_xgriscv/dp/regE/q[15]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  U_xgriscv/dp/regE/q[15]_i_1__5/O
                         net (fo=1, routed)           0.000     7.052    U_xgriscv/dp/pr1M/q_reg[5]_1[15]
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.752    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031     6.783    U_xgriscv/dp/pr1M/q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.520ns (31.656%)  route 5.440ns (68.344%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.117     7.127 r  U_xgriscv/dp/prD/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000     7.127    U_xgriscv/dp/prD/p_1_in[28]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.742    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.118     6.860    U_xgriscv/dp/prD/q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.527ns (32.019%)  route 5.365ns (67.981%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.261 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.931     6.934    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.124     7.058 r  U_xgriscv/dp/prD/q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.058    U_xgriscv/dp/pcreg/D[1]
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.589     6.261    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.576     6.838    
                         clock uncertainty           -0.077     6.760    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.032     6.792    U_xgriscv/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 2.527ns (32.029%)  route 5.363ns (67.971%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 6.263 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.928     6.932    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y71          LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  U_xgriscv/dp/prD/q[35]_i_1/O
                         net (fo=1, routed)           0.000     7.056    U_xgriscv/dp/prD/p_1_in[35]
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.591     6.263    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/C
                         clock pessimism              0.576     6.840    
                         clock uncertainty           -0.077     6.762    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)        0.029     6.791    U_xgriscv/dp/prD/q_reg[35]
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                 -0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.031 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_dmem/wd_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.603    -0.561    U_dmem/clk_out2
    SLICE_X5Y93          FDRE                                         r  U_dmem/wd_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_dmem/wd_3_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.239    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/D
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.875    -0.798    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/CLK
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y88          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.379    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.018 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.005 r  U_7SEG/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.005    U_7SEG/cnt_reg[8]_i_1_n_6
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.007 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.007    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.044 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.009 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y16   clkwiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.692       6.443      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y98      U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y100     U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y100     U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y101     U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y101     U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y101     U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y98      U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y98      U_7SEG/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_5_5/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_5_5/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_3_3/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_3_3/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/LOW/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          114  Failing Endpoints,  Worst Slack       -0.495ns,  Total Violation      -14.283ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.495ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.072ns (38.711%)  route 4.864ns (61.289%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.934     2.070    U_xgriscv/dp/pr5E/forwardbE1__0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_19/O
                         net (fo=1, routed)           0.263     2.457    U_xgriscv/dp/pr5E/sum1_carry__0_i_19_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.581 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_15/O
                         net (fo=5, routed)           0.740     3.321    U_xgriscv/dp/regE/q_reg[5]_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.124     3.445 r  U_xgriscv/dp/regE/sum1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.445    U_xgriscv/dp/alu/q_reg[5]_1[1]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.978 r  U_xgriscv/dp/alu/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.978    U_xgriscv/dp/alu/sum1_carry__0_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.095 r  U_xgriscv/dp/alu/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.095    U_xgriscv/dp/alu/sum1_carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.212 r  U_xgriscv/dp/alu/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.212    U_xgriscv/dp/alu/sum1_carry__2_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.329 r  U_xgriscv/dp/alu/sum1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.329    U_xgriscv/dp/alu/sum1_carry__3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.446 r  U_xgriscv/dp/alu/sum1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.446    U_xgriscv/dp/alu/sum1_carry__4_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.761 r  U_xgriscv/dp/alu/sum1_carry__5/O[3]
                         net (fo=3, routed)           0.820     5.581    U_xgriscv/dp/regE/sum1[27]
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.307     5.888 r  U_xgriscv/dp/regE/q[27]_i_7/O
                         net (fo=1, routed)           0.000     5.888    U_xgriscv/dp/regE/q[27]_i_7_n_0
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     6.105 r  U_xgriscv/dp/regE/q_reg[27]_i_3/O
                         net (fo=1, routed)           0.000     6.105    U_xgriscv/dp/regE/q_reg[27]_i_3_n_0
    SLICE_X15Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.199 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.829     7.028    U_xgriscv/dp/pr1M/q_reg[5]_1[27]
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.753    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)       -0.220     6.533    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.533    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.495    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.510ns (18.795%)  route 6.524ns (81.205%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 6.272 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.184     3.746    U_xgriscv/dp/regE/shamtE1[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.870 r  U_xgriscv/dp/regE/q[13]_i_9/O
                         net (fo=4, routed)           1.117     4.987    U_xgriscv/dp/regE/q[13]_i_9_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  U_xgriscv/dp/regE/q[11]_i_6/O
                         net (fo=2, routed)           0.957     6.068    U_xgriscv/dp/regE/q[11]_i_6_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.192 r  U_xgriscv/dp/regE/q[10]_i_3__0/O
                         net (fo=1, routed)           0.810     7.002    U_xgriscv/dp/regE/q[10]_i_3__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  U_xgriscv/dp/regE/q[10]_i_1__4/O
                         net (fo=1, routed)           0.000     7.126    U_xgriscv/dp/pr1M/q_reg[5]_1[10]
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     6.272    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/C
                         clock pessimism              0.559     6.832    
                         clock uncertainty           -0.077     6.755    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029     6.784    U_xgriscv/dp/pr1M/q_reg[10]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.527ns (31.717%)  route 5.440ns (68.284%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     7.134 r  U_xgriscv/dp/prD/q[22]_i_1__1/O
                         net (fo=1, routed)           0.000     7.134    U_xgriscv/dp/prD/p_1_in[22]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.743    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.081     6.824    U_xgriscv/dp/prD/q_reg[22]
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 2.527ns (31.920%)  route 5.390ns (68.080%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.955     6.959    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.083 r  U_xgriscv/dp/prD/q[23]_i_1__1/O
                         net (fo=1, routed)           0.000     7.083    U_xgriscv/dp/prD/p_1_in[23]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.745    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.031     6.776    U_xgriscv/dp/prD/q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.776    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.527ns (31.936%)  route 5.386ns (68.064%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.955    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.079 r  U_xgriscv/dp/prD/q[5]_i_1/O
                         net (fo=1, routed)           0.000     7.079    U_xgriscv/dp/prD/p_1_in[5]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.745    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029     6.774    U_xgriscv/dp/prD/q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.527ns (31.832%)  route 5.412ns (68.168%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.977     6.981    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.105 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.105    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.598     6.859    
                         clock uncertainty           -0.077     6.782    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031     6.813    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 1.510ns (18.971%)  route 6.450ns (81.029%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.099     3.662    U_xgriscv/dp/pr4E/shamtE1[3]
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124     3.786 r  U_xgriscv/dp/pr4E/q[16]_i_11/O
                         net (fo=4, routed)           1.278     5.063    U_xgriscv/dp/pr4E/q_reg[16]_3
    SLICE_X15Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U_xgriscv/dp/pr4E/q[15]_i_8/O
                         net (fo=1, routed)           0.583     5.770    U_xgriscv/dp/regE/q_reg[0]_7[11]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.894 r  U_xgriscv/dp/regE/q[15]_i_4/O
                         net (fo=1, routed)           1.034     6.928    U_xgriscv/dp/regE/q[15]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  U_xgriscv/dp/regE/q[15]_i_1__5/O
                         net (fo=1, routed)           0.000     7.052    U_xgriscv/dp/pr1M/q_reg[5]_1[15]
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.753    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031     6.784    U_xgriscv/dp/pr1M/q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.520ns (31.656%)  route 5.440ns (68.344%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.117     7.127 r  U_xgriscv/dp/prD/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000     7.127    U_xgriscv/dp/prD/p_1_in[28]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.743    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.118     6.861    U_xgriscv/dp/prD/q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.527ns (32.019%)  route 5.365ns (67.981%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.261 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.931     6.934    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.124     7.058 r  U_xgriscv/dp/prD/q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.058    U_xgriscv/dp/pcreg/D[1]
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.589     6.261    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.576     6.838    
                         clock uncertainty           -0.077     6.761    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.032     6.793    U_xgriscv/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 2.527ns (32.029%)  route 5.363ns (67.971%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 6.263 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.928     6.932    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y71          LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  U_xgriscv/dp/prD/q[35]_i_1/O
                         net (fo=1, routed)           0.000     7.056    U_xgriscv/dp/prD/p_1_in[35]
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.591     6.263    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/C
                         clock pessimism              0.576     6.840    
                         clock uncertainty           -0.077     6.763    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)        0.029     6.792    U_xgriscv/dp/prD/q_reg[35]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                 -0.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.031 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_dmem/wd_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.603    -0.561    U_dmem/clk_out2
    SLICE_X5Y93          FDRE                                         r  U_dmem/wd_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_dmem/wd_3_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.239    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/D
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.875    -0.798    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/CLK
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y88          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.379    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.018 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.005 r  U_7SEG/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.005    U_7SEG/cnt_reg[8]_i_1_n_6
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.007 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.007    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.044 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.009 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.134    -0.158    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.256    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y16   clkwiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.692       6.443      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y98      U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y100     U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y100     U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y101     U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y101     U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y101     U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y98      U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y98      U_7SEG/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_5_5/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y84     U_dmem/dmem_2/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_5_5/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_3_3/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y87      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_3_3/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y83      U_dmem/dmem_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/LOW/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y78      U_xgriscv/dp/rf/rf_reg_r3_0_31_30_31/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          114  Failing Endpoints,  Worst Slack       -0.496ns,  Total Violation      -14.373ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.072ns (38.711%)  route 4.864ns (61.289%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.934     2.070    U_xgriscv/dp/pr5E/forwardbE1__0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_19/O
                         net (fo=1, routed)           0.263     2.457    U_xgriscv/dp/pr5E/sum1_carry__0_i_19_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.581 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_15/O
                         net (fo=5, routed)           0.740     3.321    U_xgriscv/dp/regE/q_reg[5]_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.124     3.445 r  U_xgriscv/dp/regE/sum1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.445    U_xgriscv/dp/alu/q_reg[5]_1[1]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.978 r  U_xgriscv/dp/alu/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.978    U_xgriscv/dp/alu/sum1_carry__0_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.095 r  U_xgriscv/dp/alu/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.095    U_xgriscv/dp/alu/sum1_carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.212 r  U_xgriscv/dp/alu/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.212    U_xgriscv/dp/alu/sum1_carry__2_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.329 r  U_xgriscv/dp/alu/sum1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.329    U_xgriscv/dp/alu/sum1_carry__3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.446 r  U_xgriscv/dp/alu/sum1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.446    U_xgriscv/dp/alu/sum1_carry__4_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.761 r  U_xgriscv/dp/alu/sum1_carry__5/O[3]
                         net (fo=3, routed)           0.820     5.581    U_xgriscv/dp/regE/sum1[27]
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.307     5.888 r  U_xgriscv/dp/regE/q[27]_i_7/O
                         net (fo=1, routed)           0.000     5.888    U_xgriscv/dp/regE/q[27]_i_7_n_0
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     6.105 r  U_xgriscv/dp/regE/q_reg[27]_i_3/O
                         net (fo=1, routed)           0.000     6.105    U_xgriscv/dp/regE/q_reg[27]_i_3_n_0
    SLICE_X15Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.199 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.829     7.028    U_xgriscv/dp/pr1M/q_reg[5]_1[27]
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.752    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)       -0.220     6.532    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.510ns (18.795%)  route 6.524ns (81.205%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 6.272 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.184     3.746    U_xgriscv/dp/regE/shamtE1[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.870 r  U_xgriscv/dp/regE/q[13]_i_9/O
                         net (fo=4, routed)           1.117     4.987    U_xgriscv/dp/regE/q[13]_i_9_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  U_xgriscv/dp/regE/q[11]_i_6/O
                         net (fo=2, routed)           0.957     6.068    U_xgriscv/dp/regE/q[11]_i_6_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.192 r  U_xgriscv/dp/regE/q[10]_i_3__0/O
                         net (fo=1, routed)           0.810     7.002    U_xgriscv/dp/regE/q[10]_i_3__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  U_xgriscv/dp/regE/q[10]_i_1__4/O
                         net (fo=1, routed)           0.000     7.126    U_xgriscv/dp/pr1M/q_reg[5]_1[10]
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     6.272    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/C
                         clock pessimism              0.559     6.832    
                         clock uncertainty           -0.077     6.754    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029     6.783    U_xgriscv/dp/pr1M/q_reg[10]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.527ns (31.717%)  route 5.440ns (68.284%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     7.134 r  U_xgriscv/dp/prD/q[22]_i_1__1/O
                         net (fo=1, routed)           0.000     7.134    U_xgriscv/dp/prD/p_1_in[22]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.742    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.081     6.823    U_xgriscv/dp/prD/q_reg[22]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 2.527ns (31.920%)  route 5.390ns (68.080%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.955     6.959    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.083 r  U_xgriscv/dp/prD/q[23]_i_1__1/O
                         net (fo=1, routed)           0.000     7.083    U_xgriscv/dp/prD/p_1_in[23]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.744    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.031     6.775    U_xgriscv/dp/prD/q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.527ns (31.936%)  route 5.386ns (68.064%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.955    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.079 r  U_xgriscv/dp/prD/q[5]_i_1/O
                         net (fo=1, routed)           0.000     7.079    U_xgriscv/dp/prD/p_1_in[5]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.744    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029     6.773    U_xgriscv/dp/prD/q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.527ns (31.832%)  route 5.412ns (68.168%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.977     6.981    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.105 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.105    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.598     6.859    
                         clock uncertainty           -0.077     6.781    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031     6.812    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.812    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 1.510ns (18.971%)  route 6.450ns (81.029%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.099     3.662    U_xgriscv/dp/pr4E/shamtE1[3]
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124     3.786 r  U_xgriscv/dp/pr4E/q[16]_i_11/O
                         net (fo=4, routed)           1.278     5.063    U_xgriscv/dp/pr4E/q_reg[16]_3
    SLICE_X15Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U_xgriscv/dp/pr4E/q[15]_i_8/O
                         net (fo=1, routed)           0.583     5.770    U_xgriscv/dp/regE/q_reg[0]_7[11]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.894 r  U_xgriscv/dp/regE/q[15]_i_4/O
                         net (fo=1, routed)           1.034     6.928    U_xgriscv/dp/regE/q[15]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  U_xgriscv/dp/regE/q[15]_i_1__5/O
                         net (fo=1, routed)           0.000     7.052    U_xgriscv/dp/pr1M/q_reg[5]_1[15]
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.752    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031     6.783    U_xgriscv/dp/pr1M/q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.520ns (31.656%)  route 5.440ns (68.344%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.117     7.127 r  U_xgriscv/dp/prD/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000     7.127    U_xgriscv/dp/prD/p_1_in[28]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.742    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.118     6.860    U_xgriscv/dp/prD/q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.527ns (32.019%)  route 5.365ns (67.981%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.261 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.931     6.934    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.124     7.058 r  U_xgriscv/dp/prD/q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.058    U_xgriscv/dp/pcreg/D[1]
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.589     6.261    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.576     6.838    
                         clock uncertainty           -0.077     6.760    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.032     6.792    U_xgriscv/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 2.527ns (32.029%)  route 5.363ns (67.971%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 6.263 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.928     6.932    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y71          LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  U_xgriscv/dp/prD/q[35]_i_1/O
                         net (fo=1, routed)           0.000     7.056    U_xgriscv/dp/prD/p_1_in[35]
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.591     6.263    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/C
                         clock pessimism              0.576     6.840    
                         clock uncertainty           -0.077     6.762    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)        0.029     6.791    U_xgriscv/dp/prD/q_reg[35]
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                 -0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.031 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_dmem/wd_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.603    -0.561    U_dmem/clk_out2
    SLICE_X5Y93          FDRE                                         r  U_dmem/wd_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_dmem/wd_3_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.239    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/D
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.875    -0.798    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/CLK
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X2Y88          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.302    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.018 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.005 r  U_7SEG/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.005    U_7SEG/cnt_reg[8]_i_1_n_6
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.007 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.007    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.044 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.009 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          114  Failing Endpoints,  Worst Slack       -0.496ns,  Total Violation      -14.373ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.072ns (38.711%)  route 4.864ns (61.289%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.934     2.070    U_xgriscv/dp/pr5E/forwardbE1__0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_19/O
                         net (fo=1, routed)           0.263     2.457    U_xgriscv/dp/pr5E/sum1_carry__0_i_19_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.581 r  U_xgriscv/dp/pr5E/sum1_carry__0_i_15/O
                         net (fo=5, routed)           0.740     3.321    U_xgriscv/dp/regE/q_reg[5]_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.124     3.445 r  U_xgriscv/dp/regE/sum1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.445    U_xgriscv/dp/alu/q_reg[5]_1[1]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.978 r  U_xgriscv/dp/alu/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.978    U_xgriscv/dp/alu/sum1_carry__0_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.095 r  U_xgriscv/dp/alu/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.095    U_xgriscv/dp/alu/sum1_carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.212 r  U_xgriscv/dp/alu/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.212    U_xgriscv/dp/alu/sum1_carry__2_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.329 r  U_xgriscv/dp/alu/sum1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.329    U_xgriscv/dp/alu/sum1_carry__3_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.446 r  U_xgriscv/dp/alu/sum1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.446    U_xgriscv/dp/alu/sum1_carry__4_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.761 r  U_xgriscv/dp/alu/sum1_carry__5/O[3]
                         net (fo=3, routed)           0.820     5.581    U_xgriscv/dp/regE/sum1[27]
    SLICE_X15Y91         LUT3 (Prop_lut3_I2_O)        0.307     5.888 r  U_xgriscv/dp/regE/q[27]_i_7/O
                         net (fo=1, routed)           0.000     5.888    U_xgriscv/dp/regE/q[27]_i_7_n_0
    SLICE_X15Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     6.105 r  U_xgriscv/dp/regE/q_reg[27]_i_3/O
                         net (fo=1, routed)           0.000     6.105    U_xgriscv/dp/regE/q_reg[27]_i_3_n_0
    SLICE_X15Y91         MUXF8 (Prop_muxf8_I1_O)      0.094     6.199 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.829     7.028    U_xgriscv/dp/pr1M/q_reg[5]_1[27]
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X6Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.752    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)       -0.220     6.532    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.510ns (18.795%)  route 6.524ns (81.205%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 6.272 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.184     3.746    U_xgriscv/dp/regE/shamtE1[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.870 r  U_xgriscv/dp/regE/q[13]_i_9/O
                         net (fo=4, routed)           1.117     4.987    U_xgriscv/dp/regE/q[13]_i_9_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.111 r  U_xgriscv/dp/regE/q[11]_i_6/O
                         net (fo=2, routed)           0.957     6.068    U_xgriscv/dp/regE/q[11]_i_6_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.192 r  U_xgriscv/dp/regE/q[10]_i_3__0/O
                         net (fo=1, routed)           0.810     7.002    U_xgriscv/dp/regE/q[10]_i_3__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  U_xgriscv/dp/regE/q[10]_i_1__4/O
                         net (fo=1, routed)           0.000     7.126    U_xgriscv/dp/pr1M/q_reg[5]_1[10]
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     6.272    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X3Y85          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[10]/C
                         clock pessimism              0.559     6.832    
                         clock uncertainty           -0.077     6.754    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029     6.783    U_xgriscv/dp/pr1M/q_reg[10]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.527ns (31.717%)  route 5.440ns (68.284%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.124     7.134 r  U_xgriscv/dp/prD/q[22]_i_1__1/O
                         net (fo=1, routed)           0.000     7.134    U_xgriscv/dp/prD/p_1_in[22]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.742    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.081     6.823    U_xgriscv/dp/prD/q_reg[22]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 2.527ns (31.920%)  route 5.390ns (68.080%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.955     6.959    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.083 r  U_xgriscv/dp/prD/q[23]_i_1__1/O
                         net (fo=1, routed)           0.000     7.083    U_xgriscv/dp/prD/p_1_in[23]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[23]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.744    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.031     6.775    U_xgriscv/dp/prD/q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.527ns (31.936%)  route 5.386ns (68.064%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.262 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.955    U_xgriscv/dp/prD/flushD1__3
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.079 r  U_xgriscv/dp/prD/q[5]_i_1/O
                         net (fo=1, routed)           0.000     7.079    U_xgriscv/dp/prD/p_1_in[5]
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590     6.262    U_xgriscv/dp/prD/clk_out2
    SLICE_X1Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[5]/C
                         clock pessimism              0.559     6.822    
                         clock uncertainty           -0.077     6.744    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.029     6.773    U_xgriscv/dp/prD/q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.527ns (31.832%)  route 5.412ns (68.168%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.977     6.981    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.105 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.105    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.598     6.859    
                         clock uncertainty           -0.077     6.781    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.031     6.812    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.812    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 1.510ns (18.971%)  route 6.450ns (81.029%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 6.270 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.632    -0.908    U_xgriscv/dp/pr3M/clk_out2
    SLICE_X8Y78          FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  U_xgriscv/dp/pr3M/q_reg[0]/Q
                         net (fo=5, routed)           0.855     0.465    U_xgriscv/dp/pr5E/q_reg[4]_2[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.124     0.589 r  U_xgriscv/dp/pr5E/i__i_9/O
                         net (fo=2, routed)           0.423     1.012    U_xgriscv/dp/pr5E/q_reg[31]_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     1.136 r  U_xgriscv/dp/pr5E/i__i_7/O
                         net (fo=66, routed)          0.546     1.683    U_xgriscv/dp/regM/forwardbE1__0
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     1.807 r  U_xgriscv/dp/regM/q[26]_i_14/O
                         net (fo=4, routed)           0.632     2.438    U_xgriscv/dp/pr2W/q_reg[8]_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.562 r  U_xgriscv/dp/pr2W/q[31]_i_8/O
                         net (fo=107, routed)         1.099     3.662    U_xgriscv/dp/pr4E/shamtE1[3]
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124     3.786 r  U_xgriscv/dp/pr4E/q[16]_i_11/O
                         net (fo=4, routed)           1.278     5.063    U_xgriscv/dp/pr4E/q_reg[16]_3
    SLICE_X15Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U_xgriscv/dp/pr4E/q[15]_i_8/O
                         net (fo=1, routed)           0.583     5.770    U_xgriscv/dp/regE/q_reg[0]_7[11]
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.894 r  U_xgriscv/dp/regE/q[15]_i_4/O
                         net (fo=1, routed)           1.034     6.928    U_xgriscv/dp/regE/q[15]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  U_xgriscv/dp/regE/q[15]_i_1__5/O
                         net (fo=1, routed)           0.000     7.052    U_xgriscv/dp/pr1M/q_reg[5]_1[15]
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.598     6.270    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X5Y86          FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[15]/C
                         clock pessimism              0.559     6.830    
                         clock uncertainty           -0.077     6.752    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031     6.783    U_xgriscv/dp/pr1M/q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.520ns (31.656%)  route 5.440ns (68.344%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 6.260 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.006     7.010    U_xgriscv/dp/prD/flushD1__3
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.117     7.127 r  U_xgriscv/dp/prD/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000     7.127    U_xgriscv/dp/prD/p_1_in[28]
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     6.260    U_xgriscv/dp/prD/clk_out2
    SLICE_X2Y74          FDCE                                         r  U_xgriscv/dp/prD/q_reg[28]/C
                         clock pessimism              0.559     6.820    
                         clock uncertainty           -0.077     6.742    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)        0.118     6.860    U_xgriscv/dp/prD/q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.527ns (32.019%)  route 5.365ns (67.981%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 6.261 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.931     6.934    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y72          LUT5 (Prop_lut5_I3_O)        0.124     7.058 r  U_xgriscv/dp/prD/q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.058    U_xgriscv/dp/pcreg/D[1]
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.589     6.261    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X4Y72          FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.576     6.838    
                         clock uncertainty           -0.077     6.760    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.032     6.792    U_xgriscv/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/prD/q_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 2.527ns (32.029%)  route 5.363ns (67.971%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 6.263 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.706    -0.834    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y73          FDCE                                         r  U_xgriscv/dp/prD/q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  U_xgriscv/dp/prD/q_reg[48]/Q
                         net (fo=41, routed)          1.248     0.834    U_xgriscv/dp/prD/Q[1]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.299     1.133 r  U_xgriscv/dp/prD/q[31]_i_6__0/O
                         net (fo=1, routed)           0.317     1.450    U_xgriscv/dp/prD/q[31]_i_6__0_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I2_O)        0.124     1.574 r  U_xgriscv/dp/prD/q[31]_i_4__1/O
                         net (fo=32, routed)          0.954     2.528    U_xgriscv/dp/prD/q[31]_i_4__1_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.652 r  U_xgriscv/dp/prD/q[3]_i_2__2/O
                         net (fo=6, routed)           0.965     3.618    U_xgriscv/dp/prD/rdata1D[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  U_xgriscv/dp/prD/zero_carry_i_3/O
                         net (fo=1, routed)           0.000     3.742    U_xgriscv/dp/cmp/S[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  U_xgriscv/dp/cmp/zero_carry/CO[3]
                         net (fo=1, routed)           0.000     4.275    U_xgriscv/dp/cmp/zero_carry_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  U_xgriscv/dp/cmp/zero_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.401    U_xgriscv/dp/cmp/zero_carry__0_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.630 r  U_xgriscv/dp/cmp/zero_carry__1/CO[2]
                         net (fo=1, routed)           0.661     5.290    U_xgriscv/dp/prD/CO[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.310     5.600 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.280     5.880    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.124     6.004 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.928     6.932    U_xgriscv/dp/prD/flushD1__3
    SLICE_X4Y71          LUT4 (Prop_lut4_I1_O)        0.124     7.056 r  U_xgriscv/dp/prD/q[35]_i_1/O
                         net (fo=1, routed)           0.000     7.056    U_xgriscv/dp/prD/p_1_in[35]
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.591     6.263    U_xgriscv/dp/prD/clk_out2
    SLICE_X4Y71          FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/C
                         clock pessimism              0.576     6.840    
                         clock uncertainty           -0.077     6.762    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)        0.029     6.791    U_xgriscv/dp/prD/q_reg[35]
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                 -0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.031 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_dmem/wd_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.603    -0.561    U_dmem/clk_out2
    SLICE_X5Y93          FDRE                                         r  U_dmem/wd_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_dmem/wd_3_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.239    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/D
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.875    -0.798    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X2Y88          RAMS64E                                      r  U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/CLK
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X2Y88          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.302    U_dmem/dmem_3/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.018 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.005 r  U_7SEG/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.005    U_7SEG/cnt_reg[8]_i_1_n_6
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[9]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.007 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.007    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y100         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.605    -0.559    U_7SEG/clk_out2
    SLICE_X2Y98          FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    U_7SEG/cnt_reg_n_0_[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  U_7SEG/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    U_7SEG/cnt_reg[0]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  U_7SEG/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    U_7SEG/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.044 r  U_7SEG/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    U_7SEG/cnt_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.009 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872    -0.801    U_7SEG/clk_out2
    SLICE_X2Y101         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.077    -0.215    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.134    -0.081    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565    -0.599    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X11Y78         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         0.379    -0.079    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/ADDRD1
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.833    -0.840    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y77          RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y77          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.179    U_xgriscv/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.099    





