#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 25 09:07:53 2024
# Process ID: 28953
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1357.958 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :25861 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.xpr
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property vhdl_define vdhl_version=vhdl_2008 [current_fileset]
set_property file_type {VHDL 2008} [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/hdl/noip_lvds_stream.vhd]
set_property file_type {VHDL 2008} [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd]
set_property file_type {VHDL 2008} [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd]
set_property file_type {VHDL 2008} [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sim_1/new/tb_lvds_stream.vhd]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config /home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg
source tb_lvds_stream.tcl
close_sim
launch_simulation
open_wave_config /home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg
source tb_lvds_stream.tcl
close_sim
launch_simulation
open_wave_config /home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg
source tb_lvds_stream.tcl
run 2 us
save_wave_config {/home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg}
save_wave_config {/home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg}
create_bd_design "simu_design_fifo"
startgroup
create_bd_cell -type ip -vlnv user.org:user:noip_lvds_stream:1.0 noip_lvds_stream_0
endgroup
set_property location {0.5 -138 -87} [get_bd_cells noip_lvds_stream_0]
delete_bd_objs [get_bd_cells noip_lvds_stream_0]
save_bd_design
ipx::open_ipxact_file /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.gen/sources_1/bd/simu_design_fifo/sim/simu_design_fifo.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.srcs/sim_1/new/tb_lvds_stream.vhd [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/nothon/fpga2C/ip_repo
ipx::unload_core /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/component.xml
ipx::open_ipxact_file /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/component.xml
ipx::merge_project_changes ports [ipx::current_core]
open_bd_design {/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/simu_design_fifo/simu_design_fifo.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
save_bd_design
ipx::add_bus_interface fifo_read [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:fifo_read_rtl:1.0 [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:fifo_read:1.0 [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
ipx::remove_bus_interface fifo_read [ipx::current_core]
ipx::add_bus_interface fifo_read [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:fifo_read_rtl:1.0 [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:fifo_read:1.0 [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
ipx::add_port_map RD_DATA [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property physical_name fifo_dout [ipx::get_port_maps RD_DATA -of_objects [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]]
ipx::add_port_map EMPTY [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property physical_name fifo_empty [ipx::get_port_maps EMPTY -of_objects [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]]
ipx::add_port_map RD_EN [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property physical_name fifo_wr_en [ipx::get_port_maps RD_EN -of_objects [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]]
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.gen/sources_1/bd/simu_design_fifo/sim/simu_design_fifo.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.gen/sources_1/bd/simu_design_fifo/sim/simu_design_fifo.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/simu_design_fifo/ip/simu_design_fifo_fifo_generator_0_0/simu_design_fifo_fifo_generator_0_0.xci [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.gen/sources_1/bd/simu_design_fifo/synth/simu_design_fifo.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.gen/sources_1/bd/simu_design_fifo/simu_design_fifo_ooc.xdc [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/simu_design_fifo/ip/simu_design_fifo_fifo_generator_0_0/simu_design_fifo_fifo_generator_0_0.xci [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
set_property value 8 [ipx::get_user_parameters SENSOR_BIT_LENGTH -of_objects [ipx::current_core]]
set_property value 8 [ipx::get_hdl_parameters SENSOR_BIT_LENGTH -of_objects [ipx::current_core]]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/nothon/fpga2C/ip_repo
ipx::unload_core /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/component.xml
ipx::open_ipxact_file /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
export_ip_user_files -of_objects  [get_files /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/simu_design_fifo/simu_design_fifo.bd] -no_script -reset -force -quiet
remove_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sources_1/bd/simu_design_fifo/simu_design_fifo.bd
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
set_property physical_name fifo_rd_en [ipx::get_port_maps RD_EN -of_objects [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]]
ipx::add_bus_interface fifo_write [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:fifo_write_rtl:1.0 [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:fifo_write:1.0 [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
ipx::add_port_map WR_DATA [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
set_property physical_name fifo_din [ipx::get_port_maps WR_DATA -of_objects [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]]
ipx::add_port_map WR_EN [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
set_property physical_name fifo_wr_en [ipx::get_port_maps WR_EN -of_objects [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]]
ipx::add_port_map FULL [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
set_property physical_name fifo_full [ipx::get_port_maps FULL -of_objects [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/nothon/fpga2C/ip_repo
close_sim
