\hypertarget{struct_d_m_a_m_u_x___type}{}\section{D\+M\+A\+M\+U\+X\+\_\+\+Type Struct Reference}
\label{struct_d_m_a_m_u_x___type}\index{D\+M\+A\+M\+U\+X\+\_\+\+Type@{D\+M\+A\+M\+U\+X\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeaae1065e5ae88272eaa568f53ebc081}{C\+H\+C\+FG}} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+M\+A\+M\+UX -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{_m_k64_f12_8h}{M\+K64\+F12.\+h}}\end{DoxyCompactItemize}
