<profile>

<section name = "Vitis HLS Report for 'PE_8_8_150'" level="0">
<item name = "Date">Thu Sep  7 08:49:09 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">69, 69, 0.690 us, 0.690 us, 69, 69, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_LOOP">67, 67, 5, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 33, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 129, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_24s_24_4_1_U2454">mac_muladd_8s_8s_24s_24_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_57_fu_90_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_condition_134">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln23_fu_84_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_fifo_1_0_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_1_1_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_0_1_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_0_2_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 24, 48</column>
<column name="ap_sig_allocacmp_C_out_out_0_load">9, 2, 24, 48</column>
<column name="ap_sig_allocacmp_C_out_out_0_load_28">9, 2, 24, 48</column>
<column name="ap_sig_allocacmp_k">9, 2, 7, 14</column>
<column name="k_02_fu_40">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_out_out_0_fu_44">24, 0, 24, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">24, 0, 24, 0</column>
<column name="icmp_ln23_reg_142">1, 0, 1, 0</column>
<column name="k_02_fu_40">7, 0, 7, 0</column>
<column name="icmp_ln23_reg_142">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="ap_return">out, 24, ap_ctrl_hs, PE_8_8.150, return value</column>
<column name="A_fifo_1_0_dout">in, 8, ap_fifo, A_fifo_1_0, pointer</column>
<column name="A_fifo_1_0_num_data_valid">in, 2, ap_fifo, A_fifo_1_0, pointer</column>
<column name="A_fifo_1_0_fifo_cap">in, 2, ap_fifo, A_fifo_1_0, pointer</column>
<column name="A_fifo_1_0_empty_n">in, 1, ap_fifo, A_fifo_1_0, pointer</column>
<column name="A_fifo_1_0_read">out, 1, ap_fifo, A_fifo_1_0, pointer</column>
<column name="B_fifo_0_1_dout">in, 8, ap_fifo, B_fifo_0_1, pointer</column>
<column name="B_fifo_0_1_num_data_valid">in, 2, ap_fifo, B_fifo_0_1, pointer</column>
<column name="B_fifo_0_1_fifo_cap">in, 2, ap_fifo, B_fifo_0_1, pointer</column>
<column name="B_fifo_0_1_empty_n">in, 1, ap_fifo, B_fifo_0_1, pointer</column>
<column name="B_fifo_0_1_read">out, 1, ap_fifo, B_fifo_0_1, pointer</column>
<column name="A_fifo_1_1_din">out, 8, ap_fifo, A_fifo_1_1, pointer</column>
<column name="A_fifo_1_1_num_data_valid">in, 2, ap_fifo, A_fifo_1_1, pointer</column>
<column name="A_fifo_1_1_fifo_cap">in, 2, ap_fifo, A_fifo_1_1, pointer</column>
<column name="A_fifo_1_1_full_n">in, 1, ap_fifo, A_fifo_1_1, pointer</column>
<column name="A_fifo_1_1_write">out, 1, ap_fifo, A_fifo_1_1, pointer</column>
<column name="B_fifo_0_2_din">out, 8, ap_fifo, B_fifo_0_2, pointer</column>
<column name="B_fifo_0_2_num_data_valid">in, 2, ap_fifo, B_fifo_0_2, pointer</column>
<column name="B_fifo_0_2_fifo_cap">in, 2, ap_fifo, B_fifo_0_2, pointer</column>
<column name="B_fifo_0_2_full_n">in, 1, ap_fifo, B_fifo_0_2, pointer</column>
<column name="B_fifo_0_2_write">out, 1, ap_fifo, B_fifo_0_2, pointer</column>
</table>
</item>
</section>
</profile>
