#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  6 16:11:52 2019
# Process ID: 65802
# Current directory: /data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1
# Command line: vivado -log infra_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source infra_wrapper.tcl
# Log file: /data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1/infra_wrapper.vds
# Journal file: /data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source infra_wrapper.tcl -notrace
Command: synth_design -top infra_wrapper -part xcvu9p-flgb2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 66374 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1766.980 ; gain = 0.000 ; free physical = 61613 ; free virtual = 174882
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'infra_wrapper' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/infra_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'regionizer_wrapper' declared at '/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:9' bound to instance 'algo' of component 'regionizer_wrapper' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/infra_wrapper.vhd:66]
INFO: [Synth 8-638] synthesizing module 'regionizer_wrapper' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'regionizer_clocks' declared at '/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1/.Xil/Vivado-65802-correlator2.fnal.gov/realtime/regionizer_clocks_stub.vhdl:5' bound to instance 'clocks' of component 'regionizer_clocks' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:355]
INFO: [Synth 8-638] synthesizing module 'regionizer_clocks' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1/.Xil/Vivado-65802-correlator2.fnal.gov/realtime/regionizer_clocks_stub.vhdl:18]
	Parameter LINK_COUNT bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'level1_fifo_only_buffers' declared at '/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/level1_fifo_only_buffers.vhd:32' bound to instance 'level1_buffers' of component 'level1_fifo_only_buffers' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:754]
ERROR: [Synth 8-3493] module 'level1_fifo_only_buffers' declared at '/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/level1_fifo_only_buffers.vhd:32' does not have matching formal port for component port 'level2_pipe_in' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:754]
INFO: [Synth 8-3491] module 'level2_ram_buffers' declared at '/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/level2_ram_buffers.vhd:39' bound to instance 'level2_buffers' of component 'level2_ram_buffers' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:776]
ERROR: [Synth 8-285] failed synthesizing module 'regionizer_wrapper' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:30]
ERROR: [Synth 8-285] failed synthesizing module 'infra_wrapper' [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/infra_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1766.984 ; gain = 0.004 ; free physical = 61609 ; free virtual = 174878
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May  6 16:12:14 2019...
