"C:/Users/Duncan/git/ForthCPU/alu/test/alu_tests.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/alu.v=work,Verilog 2001"
