$date
	Wed Nov 19 18:46:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_logic_gates $end
$var wire 1 ! xor_o $end
$var wire 1 " xnor_o $end
$var wire 1 # or_o $end
$var wire 1 $ not_a $end
$var wire 1 % nor_o $end
$var wire 1 & nand_o $end
$var wire 1 ' and_o $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ' and_o $end
$var wire 1 ) b $end
$var wire 1 & nand_o $end
$var wire 1 % nor_o $end
$var wire 1 $ not_a $end
$var wire 1 # or_o $end
$var wire 1 " xnor_o $end
$var wire 1 ! xor_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#10
1#
0%
1!
0"
1)
#20
0$
0)
1(
#30
1'
0&
0!
1"
1)
#40
