/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_up_down
-- Compiling architecture behavior of tb_up_down
** Error: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd(9): near "â": Identifier may not contain non-graphic character.
** Error: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd(9): near "â": Identifier may not contain non-graphic character.
** Error: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd(9): near "â": (vcom-1576) expecting BEGIN.

} {8.0 11.0} {}} /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity AND_ent
-- Compiling architecture behav1 of AND_ent
-- Compiling architecture behav2 of AND_ent
-- Loading entity AND_ent

} {} {}}
