<stg><name>latnrm_Pipeline_VITIS_LOOP_20_1</name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %tmp_333 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_118

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_334 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_117

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %tmp_335 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_116

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %tmp_336 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_115

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_337 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_114

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %tmp_338 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_113

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %tmp_339 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_112

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %tmp_340 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_111

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %tmp_341 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_110

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %tmp_342 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_109

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %tmp_343 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_108

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %tmp_344 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_107

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %tmp_345 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_106

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %tmp_346 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_105

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %tmp_347 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_104

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %tmp_348 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_103

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %tmp_349 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_102

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %tmp_350 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_101

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %tmp_351 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_100

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %tmp_352 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_99

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %tmp_353 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_98

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %tmp_354 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_97

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %tmp_355 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_96

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %tmp_356 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_95

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %tmp_357 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_94

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %tmp_358 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_93

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %tmp_359 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_92

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %tmp_360 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_91

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %tmp_361 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_90

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %tmp_362 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_89

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %tmp_363 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_88

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %tmp_364 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_87

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %tmp_365 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_86

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %tmp_366 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_85

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %tmp_367 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_84

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %tmp_368 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_83

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %tmp_369 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_82

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %tmp_370 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_81

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %tmp_371 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_80

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %tmp_372 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_79

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %tmp_373 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_78

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %tmp_374 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_77

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %tmp_375 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_76

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %tmp_376 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_75

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %tmp_377 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_74

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %tmp_378 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_73

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %tmp_379 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_72

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %tmp_380 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_71

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %tmp_381 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_70

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %tmp_382 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_69

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %tmp_383 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_68

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %tmp_384 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_67

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %tmp_385 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_66

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %tmp_386 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_65

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %tmp_387 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_64

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %tmp_388 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_63

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %tmp_389 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_62

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %tmp_390 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_61

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %tmp_391 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_60

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %tmp_392 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_59

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %tmp_393 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_58

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %tmp_394 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_57

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %tmp_395 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_56

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:65 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:66 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc:2 %tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln20 = br i1 %tmp_396, void %for.inc.split_ifconv, void %VITIS_LOOP_24_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:1 %empty_121 = trunc i7 %j_2

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="6">
<![CDATA[
for.inc.split_ifconv:3 %d_assign = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_395, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_394, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_393, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_392, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_391, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_390, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_389, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_388, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_387, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_386, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_385, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_384, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_383, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_382, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_381, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_380, i6 %empty_121

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:4 %d = fpext i32 %d_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="6">
<![CDATA[
for.inc.split_ifconv:102 %d_assign_2 = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_379, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_378, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_377, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_376, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_375, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_374, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_373, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_372, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_371, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_370, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_369, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_368, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_367, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_366, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_365, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_364, i6 %empty_121

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:103 %d_4 = fpext i32 %d_assign_2

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="6">
<![CDATA[
for.inc.split_ifconv:201 %d_assign_5 = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_363, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_362, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_361, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_360, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_359, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_358, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_357, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_356, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_355, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_354, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_353, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_352, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_351, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_350, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_349, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_348, i6 %empty_121

]]></Node>
<StgValue><ssdm name="d_assign_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="6">
<![CDATA[
for.inc.split_ifconv:300 %d_assign_7 = mux i32 @_ssdm_op_Mux.ap_auto.61f32.i6, i32 %tmp_347, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_346, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_345, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_344, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_343, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_342, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_341, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_340, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_339, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_338, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_337, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_336, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_335, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_334, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_333, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp, i6 %empty_121

]]></Node>
<StgValue><ssdm name="d_assign_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="87" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:4 %d = fpext i32 %d_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:5 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:6 %trunc_ln544 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:7 %neg_src = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:8 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:9 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:10 %trunc_ln554 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:11 %p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:12 %zext_ln558 = zext i53 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:13 %man_V_16 = sub i54 0, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_16"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:14 %man_V = select i1 %neg_src, i54 %man_V_16, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:15 %icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:16 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:17 %icmp_ln570 = icmp_sgt  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:18 %add_ln570 = add i12 %F2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:19 %sub_ln570 = sub i12 16, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln570"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:20 %sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:23 %trunc_ln572 = trunc i54 %man_V

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:25 %tmp_398 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:42 %tmp_400 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:43 %icmp_ln570_8 = icmp_slt  i8 %tmp_400, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_8"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:46 %add_ln601 = add i12 %zext_ln455, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:47 %tmp_401 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:48 %icmp_ln600 = icmp_sgt  i8 %tmp_401, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:49 %pos1 = add i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:50 %sext_ln607 = sext i12 %pos1

]]></Node>
<StgValue><ssdm name="sext_ln607"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:54 %tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:57 %lD = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %sext_ln607

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:103 %d_4 = fpext i32 %d_assign_2

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:104 %ireg_4 = bitcast i64 %d_4

]]></Node>
<StgValue><ssdm name="ireg_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:105 %trunc_ln544_4 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln544_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:106 %neg_src_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63

]]></Node>
<StgValue><ssdm name="neg_src_96"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:107 %exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_4"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:108 %zext_ln455_2 = zext i11 %exp_tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:109 %trunc_ln554_4 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln554_4"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:110 %p_Result_234 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_4

]]></Node>
<StgValue><ssdm name="p_Result_234"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:111 %zext_ln558_4 = zext i53 %p_Result_234

]]></Node>
<StgValue><ssdm name="zext_ln558_4"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:112 %man_V_19 = sub i54 0, i54 %zext_ln558_4

]]></Node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:113 %man_V_27 = select i1 %neg_src_96, i54 %man_V_19, i54 %zext_ln558_4

]]></Node>
<StgValue><ssdm name="man_V_27"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:114 %icmp_ln560_2 = icmp_eq  i63 %trunc_ln544_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:115 %F2_4 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:116 %icmp_ln570_2 = icmp_sgt  i12 %F2_4, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:117 %add_ln570_2 = add i12 %F2_4, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:118 %sub_ln570_2 = sub i12 16, i12 %F2_4

]]></Node>
<StgValue><ssdm name="sub_ln570_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:119 %sh_amt_4 = select i1 %icmp_ln570_2, i12 %add_ln570_2, i12 %sub_ln570_2

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:122 %trunc_ln572_4 = trunc i54 %man_V_27

]]></Node>
<StgValue><ssdm name="trunc_ln572_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:124 %tmp_406 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:141 %tmp_408 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_4, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:142 %icmp_ln570_9 = icmp_slt  i8 %tmp_408, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_9"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:145 %add_ln601_2 = add i12 %zext_ln455_2, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:146 %tmp_409 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:147 %icmp_ln600_4 = icmp_sgt  i8 %tmp_409, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:148 %pos1_4 = add i12 %F2_4, i12 16

]]></Node>
<StgValue><ssdm name="pos1_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:149 %sext_ln607_1 = sext i12 %pos1_4

]]></Node>
<StgValue><ssdm name="sext_ln607_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:153 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:156 %lD_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_27, i32 %sext_ln607_1

]]></Node>
<StgValue><ssdm name="lD_3"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:202 %d_5 = fpext i32 %d_assign_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:301 %d_6 = fpext i32 %d_assign_7

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split_ifconv:397 %add_ln20 = add i7 %j_2, i7 4

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split_ifconv:398 %store_ln20 = store i7 %add_ln20, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:21 %sext_ln570 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:22 %icmp_ln571 = icmp_eq  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:24 %icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split_ifconv:26 %icmp_ln592 = icmp_eq  i7 %tmp_398, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:27 %zext_ln575 = zext i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="zext_ln575"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:28 %ashr_ln575 = ashr i54 %man_V, i54 %zext_ln575

]]></Node>
<StgValue><ssdm name="ashr_ln575"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:29 %trunc_ln575 = trunc i54 %ashr_ln575

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:30 %bitcast_ln724 = bitcast i32 %d_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:31 %tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724, i32 31

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:32 %select_ln577 = select i1 %tmp_399, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:33 %shl_ln593 = shl i32 %trunc_ln572, i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="shl_ln593"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:34 %select_ln571 = select i1 %icmp_ln571, i32 %trunc_ln572, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:35 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:36 %and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln570"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:37 %and_ln574 = and i1 %and_ln570, i1 %icmp_ln574

]]></Node>
<StgValue><ssdm name="and_ln574"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:38 %select_ln574 = select i1 %and_ln574, i32 %trunc_ln575, i32 %select_ln571

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:39 %xor_ln574 = xor i1 %icmp_ln574, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:40 %and_ln574_1 = and i1 %and_ln570, i1 %xor_ln574

]]></Node>
<StgValue><ssdm name="and_ln574_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:41 %select_ln574_1 = select i1 %and_ln574_1, i32 %select_ln577, i32 %select_ln574

]]></Node>
<StgValue><ssdm name="select_ln574_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:44 %and_ln592 = and i1 %icmp_ln570_8, i1 %icmp_ln592

]]></Node>
<StgValue><ssdm name="and_ln592"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:45 %p_Val2_206 = select i1 %and_ln592, i32 %shl_ln593, i32 %select_ln574_1

]]></Node>
<StgValue><ssdm name="p_Val2_206"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:51 %pos2 = add i12 %F2, i12 17

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:52 %p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_206, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_233"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:53 %icmp_ln610 = icmp_slt  i12 %pos1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:55 %Range1_all_ones_31 = xor i1 %tmp_403, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_31"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:56 %icmp_ln610_2 = icmp_ult  i12 %pos1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:58 %Range1_all_ones_32 = and i1 %icmp_ln610_2, i1 %lD

]]></Node>
<StgValue><ssdm name="Range1_all_ones_32"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:59 %icmp_ln620 = icmp_slt  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:60 %icmp_ln620_1 = icmp_ult  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:61 %sext_ln624 = sext i12 %pos2

]]></Node>
<StgValue><ssdm name="sext_ln624"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:62 %zext_ln624 = zext i32 %sext_ln624

]]></Node>
<StgValue><ssdm name="zext_ln624"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:63 %Range2_V_9 = lshr i54 %man_V, i54 %zext_ln624

]]></Node>
<StgValue><ssdm name="Range2_V_9"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:64 %r_V = lshr i54 18014398509481983, i54 %zext_ln624

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:65 %Range2_all_ones = icmp_eq  i54 %Range2_V_9, i54 %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:66 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:67 %Range2_all_ones_14 = xor i1 %tmp_404, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:68 %Range2_all_ones_15 = select i1 %icmp_ln620_1, i1 %Range2_all_ones, i1 %Range2_all_ones_14

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:69 %Range1_all_ones = and i1 %Range2_all_ones_15, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:70 %Range1_all_zeros_9 = xor i1 %Range1_all_ones_32, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:71 %icmp_ln630 = icmp_eq  i54 %Range2_V_9, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:72 %and_ln630 = and i1 %icmp_ln630, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="and_ln630"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:73 %icmp_ln631 = icmp_eq  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:74 %select_ln631 = select i1 %icmp_ln631, i1 %Range1_all_zeros_9, i1 %Range1_all_ones_31

]]></Node>
<StgValue><ssdm name="select_ln631"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:75 %select_ln631_1 = select i1 %icmp_ln631, i1 %Range1_all_ones_32, i1 %Range1_all_ones_31

]]></Node>
<StgValue><ssdm name="select_ln631_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:76 %xor_ln610 = xor i1 %icmp_ln610, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:77 %or_ln610 = or i1 %select_ln631, i1 %xor_ln610

]]></Node>
<StgValue><ssdm name="or_ln610"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:78 %and_ln628 = and i1 %icmp_ln620, i1 %icmp_ln610

]]></Node>
<StgValue><ssdm name="and_ln628"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:79 %and_ln628_1 = and i1 %and_ln628, i1 %Range1_all_ones_31

]]></Node>
<StgValue><ssdm name="and_ln628_1"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:80 %deleted_zeros = select i1 %and_ln628_1, i1 %and_ln630, i1 %or_ln610

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:81 %or_ln610_1 = or i1 %select_ln631_1, i1 %xor_ln610

]]></Node>
<StgValue><ssdm name="or_ln610_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:82 %deleted_ones = select i1 %and_ln628_1, i1 %Range1_all_ones, i1 %or_ln610_1

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:83 %or_ln610_2 = or i1 %icmp_ln610, i1 %p_Result_233

]]></Node>
<StgValue><ssdm name="or_ln610_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:84 %xor_ln647 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:85 %or_ln647 = or i1 %p_Result_233, i1 %xor_ln647

]]></Node>
<StgValue><ssdm name="or_ln647"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:86 %xor_ln647_1 = xor i1 %neg_src, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_1"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:87 %overflow = and i1 %or_ln647, i1 %xor_ln647_1

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:88 %and_ln648 = and i1 %p_Result_233, i1 %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln648"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:89 %xor_ln648 = xor i1 %and_ln648, i1 %or_ln610_2

]]></Node>
<StgValue><ssdm name="xor_ln648"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:90 %underflow = and i1 %xor_ln648, i1 %neg_src

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:91 %or_ln302 = or i1 %underflow, i1 %overflow

]]></Node>
<StgValue><ssdm name="or_ln302"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:120 %sext_ln570_1 = sext i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="sext_ln570_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:121 %icmp_ln571_2 = icmp_eq  i12 %F2_4, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:123 %icmp_ln574_2 = icmp_ult  i12 %sh_amt_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_2"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split_ifconv:125 %icmp_ln592_4 = icmp_eq  i7 %tmp_406, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_4"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:126 %zext_ln575_4 = zext i32 %sext_ln570_1

]]></Node>
<StgValue><ssdm name="zext_ln575_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:127 %ashr_ln575_2 = ashr i54 %man_V_27, i54 %zext_ln575_4

]]></Node>
<StgValue><ssdm name="ashr_ln575_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:128 %trunc_ln575_4 = trunc i54 %ashr_ln575_2

]]></Node>
<StgValue><ssdm name="trunc_ln575_4"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:129 %bitcast_ln724_4 = bitcast i32 %d_assign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln724_4"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:130 %tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:131 %select_ln577_4 = select i1 %tmp_407, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577_4"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:132 %shl_ln593_2 = shl i32 %trunc_ln572_4, i32 %sext_ln570_1

]]></Node>
<StgValue><ssdm name="shl_ln593_2"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:133 %select_ln571_1 = select i1 %icmp_ln571_2, i32 %trunc_ln572_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:134 %xor_ln571_1 = xor i1 %icmp_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:135 %and_ln570_1 = and i1 %icmp_ln570_2, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln570_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:136 %and_ln574_2 = and i1 %and_ln570_1, i1 %icmp_ln574_2

]]></Node>
<StgValue><ssdm name="and_ln574_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:137 %select_ln574_2 = select i1 %and_ln574_2, i32 %trunc_ln575_4, i32 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln574_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:138 %xor_ln574_1 = xor i1 %icmp_ln574_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:139 %and_ln574_3 = and i1 %and_ln570_1, i1 %xor_ln574_1

]]></Node>
<StgValue><ssdm name="and_ln574_3"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:140 %select_ln574_3 = select i1 %and_ln574_3, i32 %select_ln577_4, i32 %select_ln574_2

]]></Node>
<StgValue><ssdm name="select_ln574_3"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:143 %and_ln592_1 = and i1 %icmp_ln570_9, i1 %icmp_ln592_4

]]></Node>
<StgValue><ssdm name="and_ln592_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:144 %p_Val2_208 = select i1 %and_ln592_1, i32 %shl_ln593_2, i32 %select_ln574_3

]]></Node>
<StgValue><ssdm name="p_Val2_208"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:150 %pos2_4 = add i12 %F2_4, i12 17

]]></Node>
<StgValue><ssdm name="pos2_4"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:151 %p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_208, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_235"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:152 %icmp_ln610_4 = icmp_slt  i12 %pos1_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_4"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:154 %Range1_all_ones_33 = xor i1 %tmp_411, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_33"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:155 %icmp_ln610_7 = icmp_ult  i12 %pos1_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_7"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:157 %Range1_all_ones_34 = and i1 %icmp_ln610_7, i1 %lD_3

]]></Node>
<StgValue><ssdm name="Range1_all_ones_34"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:158 %icmp_ln620_4 = icmp_slt  i12 %pos2_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_4"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:159 %icmp_ln620_5 = icmp_ult  i12 %pos2_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_5"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:160 %sext_ln624_4 = sext i12 %pos2_4

]]></Node>
<StgValue><ssdm name="sext_ln624_4"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:161 %zext_ln624_4 = zext i32 %sext_ln624_4

]]></Node>
<StgValue><ssdm name="zext_ln624_4"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:162 %Range2_V_11 = lshr i54 %man_V_27, i54 %zext_ln624_4

]]></Node>
<StgValue><ssdm name="Range2_V_11"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:163 %r_V_374 = lshr i54 18014398509481983, i54 %zext_ln624_4

]]></Node>
<StgValue><ssdm name="r_V_374"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:164 %Range2_all_ones_16 = icmp_eq  i54 %Range2_V_11, i54 %r_V_374

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:165 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:166 %Range2_all_ones_17 = xor i1 %tmp_412, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:167 %Range2_all_ones_18 = select i1 %icmp_ln620_5, i1 %Range2_all_ones_16, i1 %Range2_all_ones_17

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:168 %Range1_all_ones_24 = and i1 %Range2_all_ones_18, i1 %Range1_all_ones_34

]]></Node>
<StgValue><ssdm name="Range1_all_ones_24"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:169 %Range1_all_zeros_11 = xor i1 %Range1_all_ones_34, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:170 %icmp_ln630_2 = icmp_eq  i54 %Range2_V_11, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_2"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:171 %and_ln630_2 = and i1 %icmp_ln630_2, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="and_ln630_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:172 %icmp_ln631_2 = icmp_eq  i12 %pos2_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:173 %select_ln631_4 = select i1 %icmp_ln631_2, i1 %Range1_all_zeros_11, i1 %Range1_all_ones_33

]]></Node>
<StgValue><ssdm name="select_ln631_4"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:174 %select_ln631_5 = select i1 %icmp_ln631_2, i1 %Range1_all_ones_34, i1 %Range1_all_ones_33

]]></Node>
<StgValue><ssdm name="select_ln631_5"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:175 %xor_ln610_1 = xor i1 %icmp_ln610_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:176 %or_ln610_3 = or i1 %select_ln631_4, i1 %xor_ln610_1

]]></Node>
<StgValue><ssdm name="or_ln610_3"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:177 %and_ln628_2 = and i1 %icmp_ln620_4, i1 %icmp_ln610_4

]]></Node>
<StgValue><ssdm name="and_ln628_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:178 %and_ln628_3 = and i1 %and_ln628_2, i1 %Range1_all_ones_33

]]></Node>
<StgValue><ssdm name="and_ln628_3"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:179 %deleted_zeros_4 = select i1 %and_ln628_3, i1 %and_ln630_2, i1 %or_ln610_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:180 %or_ln610_4 = or i1 %select_ln631_5, i1 %xor_ln610_1

]]></Node>
<StgValue><ssdm name="or_ln610_4"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:181 %deleted_ones_4 = select i1 %and_ln628_3, i1 %Range1_all_ones_24, i1 %or_ln610_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:182 %or_ln610_5 = or i1 %icmp_ln610_4, i1 %p_Result_235

]]></Node>
<StgValue><ssdm name="or_ln610_5"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:183 %xor_ln647_4 = xor i1 %deleted_zeros_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_4"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:184 %or_ln647_2 = or i1 %p_Result_235, i1 %xor_ln647_4

]]></Node>
<StgValue><ssdm name="or_ln647_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:185 %xor_ln647_5 = xor i1 %neg_src_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_5"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:186 %overflow_96 = and i1 %or_ln647_2, i1 %xor_ln647_5

]]></Node>
<StgValue><ssdm name="overflow_96"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:187 %and_ln648_3 = and i1 %p_Result_235, i1 %deleted_ones_4

]]></Node>
<StgValue><ssdm name="and_ln648_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:188 %xor_ln648_1 = xor i1 %and_ln648_3, i1 %or_ln610_5

]]></Node>
<StgValue><ssdm name="xor_ln648_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:189 %underflow_96 = and i1 %xor_ln648_1, i1 %neg_src_96

]]></Node>
<StgValue><ssdm name="underflow_96"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:190 %or_ln302_2 = or i1 %underflow_96, i1 %overflow_96

]]></Node>
<StgValue><ssdm name="or_ln302_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:202 %d_5 = fpext i32 %d_assign_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:203 %ireg_5 = bitcast i64 %d_5

]]></Node>
<StgValue><ssdm name="ireg_5"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:204 %trunc_ln544_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln544_5"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:205 %neg_src_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63

]]></Node>
<StgValue><ssdm name="neg_src_97"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:206 %exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_5"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:207 %zext_ln455_4 = zext i11 %exp_tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln455_4"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:208 %trunc_ln554_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln554_5"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:209 %p_Result_236 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_5

]]></Node>
<StgValue><ssdm name="p_Result_236"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:210 %zext_ln558_5 = zext i53 %p_Result_236

]]></Node>
<StgValue><ssdm name="zext_ln558_5"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:211 %man_V_22 = sub i54 0, i54 %zext_ln558_5

]]></Node>
<StgValue><ssdm name="man_V_22"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:212 %man_V_28 = select i1 %neg_src_97, i54 %man_V_22, i54 %zext_ln558_5

]]></Node>
<StgValue><ssdm name="man_V_28"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:213 %icmp_ln560_4 = icmp_eq  i63 %trunc_ln544_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:214 %F2_5 = sub i12 1075, i12 %zext_ln455_4

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:215 %icmp_ln570_5 = icmp_sgt  i12 %F2_5, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570_5"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:216 %add_ln570_4 = add i12 %F2_5, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570_4"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:217 %sub_ln570_4 = sub i12 16, i12 %F2_5

]]></Node>
<StgValue><ssdm name="sub_ln570_4"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:218 %sh_amt_5 = select i1 %icmp_ln570_5, i12 %add_ln570_4, i12 %sub_ln570_4

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:221 %trunc_ln572_5 = trunc i54 %man_V_28

]]></Node>
<StgValue><ssdm name="trunc_ln572_5"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:223 %tmp_414 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:240 %tmp_416 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_5, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:241 %icmp_ln570_10 = icmp_slt  i8 %tmp_416, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_10"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:244 %add_ln601_4 = add i12 %zext_ln455_4, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601_4"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:245 %tmp_417 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_4, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:246 %icmp_ln600_5 = icmp_sgt  i8 %tmp_417, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600_5"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:247 %pos1_5 = add i12 %F2_5, i12 16

]]></Node>
<StgValue><ssdm name="pos1_5"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:248 %sext_ln607_2 = sext i12 %pos1_5

]]></Node>
<StgValue><ssdm name="sext_ln607_2"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:252 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:255 %lD_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_28, i32 %sext_ln607_2

]]></Node>
<StgValue><ssdm name="lD_5"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:301 %d_6 = fpext i32 %d_assign_7

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:302 %ireg_6 = bitcast i64 %d_6

]]></Node>
<StgValue><ssdm name="ireg_6"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:303 %trunc_ln544_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln544_6"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:304 %neg_src_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63

]]></Node>
<StgValue><ssdm name="neg_src_98"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:305 %exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_6"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:306 %zext_ln455_5 = zext i11 %exp_tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln455_5"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:307 %trunc_ln554_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln554_6"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:308 %p_Result_238 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_6

]]></Node>
<StgValue><ssdm name="p_Result_238"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:309 %zext_ln558_6 = zext i53 %p_Result_238

]]></Node>
<StgValue><ssdm name="zext_ln558_6"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:310 %man_V_25 = sub i54 0, i54 %zext_ln558_6

]]></Node>
<StgValue><ssdm name="man_V_25"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:311 %man_V_29 = select i1 %neg_src_98, i54 %man_V_25, i54 %zext_ln558_6

]]></Node>
<StgValue><ssdm name="man_V_29"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:312 %icmp_ln560_5 = icmp_eq  i63 %trunc_ln544_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_5"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:313 %F2_6 = sub i12 1075, i12 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:314 %icmp_ln570_7 = icmp_sgt  i12 %F2_6, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570_7"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:315 %add_ln570_5 = add i12 %F2_6, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570_5"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:316 %sub_ln570_5 = sub i12 16, i12 %F2_6

]]></Node>
<StgValue><ssdm name="sub_ln570_5"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:317 %sh_amt_6 = select i1 %icmp_ln570_7, i12 %add_ln570_5, i12 %sub_ln570_5

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:320 %trunc_ln572_6 = trunc i54 %man_V_29

]]></Node>
<StgValue><ssdm name="trunc_ln572_6"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:322 %tmp_422 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:339 %tmp_424 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_6, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:340 %icmp_ln570_11 = icmp_slt  i8 %tmp_424, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_11"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:343 %add_ln601_5 = add i12 %zext_ln455_5, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601_5"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:344 %tmp_425 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_5, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:345 %icmp_ln600_6 = icmp_sgt  i8 %tmp_425, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600_6"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:346 %pos1_6 = add i12 %F2_6, i12 16

]]></Node>
<StgValue><ssdm name="pos1_6"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:347 %sext_ln607_3 = sext i12 %pos1_6

]]></Node>
<StgValue><ssdm name="sext_ln607_3"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:351 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:354 %lD_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_29, i32 %sext_ln607_3

]]></Node>
<StgValue><ssdm name="lD_9"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0">
<![CDATA[
VITIS_LOOP_24_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split_ifconv:0 %j_cast337 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="j_cast337"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:92 %select_ln346 = select i1 %overflow, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:93 %xor_ln560 = xor i1 %icmp_ln560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:94 %and_ln302 = and i1 %or_ln302, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:95 %and_ln302_1 = and i1 %and_ln302, i1 %icmp_ln600

]]></Node>
<StgValue><ssdm name="and_ln302_1"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:96 %select_ln302 = select i1 %and_ln302_1, i32 %select_ln346, i32 %p_Val2_206

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:97 %select_ln560 = select i1 %icmp_ln560, i32 0, i32 %select_ln302

]]></Node>
<StgValue><ssdm name="select_ln560"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:98 %coeff_V_addr = getelementptr i32 %coeff_V, i64 0, i64 %j_cast337

]]></Node>
<StgValue><ssdm name="coeff_V_addr"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:99 %store_ln22 = store i32 %select_ln560, i6 %coeff_V_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:100 %or_ln20 = or i6 %empty_121, i6 1

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:101 %zext_ln22 = zext i6 %or_ln20

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:191 %select_ln346_4 = select i1 %overflow_96, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_4"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:192 %xor_ln560_1 = xor i1 %icmp_ln560_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_1"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:193 %and_ln302_2 = and i1 %or_ln302_2, i1 %xor_ln560_1

]]></Node>
<StgValue><ssdm name="and_ln302_2"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:194 %and_ln302_3 = and i1 %and_ln302_2, i1 %icmp_ln600_4

]]></Node>
<StgValue><ssdm name="and_ln302_3"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:195 %select_ln302_1 = select i1 %and_ln302_3, i32 %select_ln346_4, i32 %p_Val2_208

]]></Node>
<StgValue><ssdm name="select_ln302_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:196 %select_ln560_1 = select i1 %icmp_ln560_2, i32 0, i32 %select_ln302_1

]]></Node>
<StgValue><ssdm name="select_ln560_1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:197 %coeff_V_addr_1 = getelementptr i32 %coeff_V, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="coeff_V_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:198 %store_ln22 = store i32 %select_ln560_1, i6 %coeff_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:219 %sext_ln570_2 = sext i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="sext_ln570_2"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:220 %icmp_ln571_4 = icmp_eq  i12 %F2_5, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:222 %icmp_ln574_4 = icmp_ult  i12 %sh_amt_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_4"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split_ifconv:224 %icmp_ln592_5 = icmp_eq  i7 %tmp_414, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_5"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:225 %zext_ln575_5 = zext i32 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="zext_ln575_5"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:226 %ashr_ln575_4 = ashr i54 %man_V_28, i54 %zext_ln575_5

]]></Node>
<StgValue><ssdm name="ashr_ln575_4"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:227 %trunc_ln575_5 = trunc i54 %ashr_ln575_4

]]></Node>
<StgValue><ssdm name="trunc_ln575_5"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:228 %bitcast_ln724_7 = bitcast i32 %d_assign_5

]]></Node>
<StgValue><ssdm name="bitcast_ln724_7"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:229 %tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:230 %select_ln577_5 = select i1 %tmp_415, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577_5"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:231 %shl_ln593_4 = shl i32 %trunc_ln572_5, i32 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="shl_ln593_4"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:232 %select_ln571_2 = select i1 %icmp_ln571_4, i32 %trunc_ln572_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:233 %xor_ln571_2 = xor i1 %icmp_ln571_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:234 %and_ln570_2 = and i1 %icmp_ln570_5, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln570_2"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:235 %and_ln574_4 = and i1 %and_ln570_2, i1 %icmp_ln574_4

]]></Node>
<StgValue><ssdm name="and_ln574_4"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:236 %select_ln574_4 = select i1 %and_ln574_4, i32 %trunc_ln575_5, i32 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln574_4"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:237 %xor_ln574_2 = xor i1 %icmp_ln574_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574_2"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:238 %and_ln574_5 = and i1 %and_ln570_2, i1 %xor_ln574_2

]]></Node>
<StgValue><ssdm name="and_ln574_5"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:239 %select_ln574_5 = select i1 %and_ln574_5, i32 %select_ln577_5, i32 %select_ln574_4

]]></Node>
<StgValue><ssdm name="select_ln574_5"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:242 %and_ln592_2 = and i1 %icmp_ln570_10, i1 %icmp_ln592_5

]]></Node>
<StgValue><ssdm name="and_ln592_2"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:243 %p_Val2_210 = select i1 %and_ln592_2, i32 %shl_ln593_4, i32 %select_ln574_5

]]></Node>
<StgValue><ssdm name="p_Val2_210"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:249 %pos2_5 = add i12 %F2_5, i12 17

]]></Node>
<StgValue><ssdm name="pos2_5"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:250 %p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_210, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_237"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:251 %icmp_ln610_8 = icmp_slt  i12 %pos1_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_8"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:253 %Range1_all_ones_35 = xor i1 %tmp_419, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_35"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:254 %icmp_ln610_9 = icmp_ult  i12 %pos1_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_9"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:256 %Range1_all_ones_36 = and i1 %icmp_ln610_9, i1 %lD_5

]]></Node>
<StgValue><ssdm name="Range1_all_ones_36"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:257 %icmp_ln620_9 = icmp_slt  i12 %pos2_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_9"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:258 %icmp_ln620_10 = icmp_ult  i12 %pos2_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_10"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:259 %sext_ln624_5 = sext i12 %pos2_5

]]></Node>
<StgValue><ssdm name="sext_ln624_5"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:260 %zext_ln624_5 = zext i32 %sext_ln624_5

]]></Node>
<StgValue><ssdm name="zext_ln624_5"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:261 %Range2_V_13 = lshr i54 %man_V_28, i54 %zext_ln624_5

]]></Node>
<StgValue><ssdm name="Range2_V_13"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:262 %r_V_375 = lshr i54 18014398509481983, i54 %zext_ln624_5

]]></Node>
<StgValue><ssdm name="r_V_375"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:263 %Range2_all_ones_19 = icmp_eq  i54 %Range2_V_13, i54 %r_V_375

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:264 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:265 %Range2_all_ones_20 = xor i1 %tmp_420, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_20"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:266 %Range2_all_ones_21 = select i1 %icmp_ln620_10, i1 %Range2_all_ones_19, i1 %Range2_all_ones_20

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:267 %Range1_all_ones_27 = and i1 %Range2_all_ones_21, i1 %Range1_all_ones_36

]]></Node>
<StgValue><ssdm name="Range1_all_ones_27"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:268 %Range1_all_zeros_13 = xor i1 %Range1_all_ones_36, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:269 %icmp_ln630_4 = icmp_eq  i54 %Range2_V_13, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_4"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:270 %and_ln630_4 = and i1 %icmp_ln630_4, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="and_ln630_4"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:271 %icmp_ln631_4 = icmp_eq  i12 %pos2_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_4"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:272 %select_ln631_9 = select i1 %icmp_ln631_4, i1 %Range1_all_zeros_13, i1 %Range1_all_ones_35

]]></Node>
<StgValue><ssdm name="select_ln631_9"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:273 %select_ln631_10 = select i1 %icmp_ln631_4, i1 %Range1_all_ones_36, i1 %Range1_all_ones_35

]]></Node>
<StgValue><ssdm name="select_ln631_10"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:274 %xor_ln610_2 = xor i1 %icmp_ln610_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610_2"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:275 %or_ln610_6 = or i1 %select_ln631_9, i1 %xor_ln610_2

]]></Node>
<StgValue><ssdm name="or_ln610_6"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:276 %and_ln628_4 = and i1 %icmp_ln620_9, i1 %icmp_ln610_8

]]></Node>
<StgValue><ssdm name="and_ln628_4"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:277 %and_ln628_5 = and i1 %and_ln628_4, i1 %Range1_all_ones_35

]]></Node>
<StgValue><ssdm name="and_ln628_5"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:278 %deleted_zeros_5 = select i1 %and_ln628_5, i1 %and_ln630_4, i1 %or_ln610_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:279 %or_ln610_7 = or i1 %select_ln631_10, i1 %xor_ln610_2

]]></Node>
<StgValue><ssdm name="or_ln610_7"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:280 %deleted_ones_5 = select i1 %and_ln628_5, i1 %Range1_all_ones_27, i1 %or_ln610_7

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:281 %or_ln610_8 = or i1 %icmp_ln610_8, i1 %p_Result_237

]]></Node>
<StgValue><ssdm name="or_ln610_8"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:282 %xor_ln647_9 = xor i1 %deleted_zeros_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_9"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:283 %or_ln647_4 = or i1 %p_Result_237, i1 %xor_ln647_9

]]></Node>
<StgValue><ssdm name="or_ln647_4"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:284 %xor_ln647_10 = xor i1 %neg_src_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_10"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:285 %overflow_97 = and i1 %or_ln647_4, i1 %xor_ln647_10

]]></Node>
<StgValue><ssdm name="overflow_97"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:286 %and_ln648_5 = and i1 %p_Result_237, i1 %deleted_ones_5

]]></Node>
<StgValue><ssdm name="and_ln648_5"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:287 %xor_ln648_2 = xor i1 %and_ln648_5, i1 %or_ln610_8

]]></Node>
<StgValue><ssdm name="xor_ln648_2"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:288 %underflow_97 = and i1 %xor_ln648_2, i1 %neg_src_97

]]></Node>
<StgValue><ssdm name="underflow_97"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:289 %or_ln302_4 = or i1 %underflow_97, i1 %overflow_97

]]></Node>
<StgValue><ssdm name="or_ln302_4"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:318 %sext_ln570_3 = sext i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="sext_ln570_3"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:319 %icmp_ln571_5 = icmp_eq  i12 %F2_6, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:321 %icmp_ln574_5 = icmp_ult  i12 %sh_amt_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_5"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split_ifconv:323 %icmp_ln592_6 = icmp_eq  i7 %tmp_422, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_6"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:324 %zext_ln575_6 = zext i32 %sext_ln570_3

]]></Node>
<StgValue><ssdm name="zext_ln575_6"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:325 %ashr_ln575_5 = ashr i54 %man_V_29, i54 %zext_ln575_6

]]></Node>
<StgValue><ssdm name="ashr_ln575_5"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:326 %trunc_ln575_6 = trunc i54 %ashr_ln575_5

]]></Node>
<StgValue><ssdm name="trunc_ln575_6"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:327 %bitcast_ln724_9 = bitcast i32 %d_assign_7

]]></Node>
<StgValue><ssdm name="bitcast_ln724_9"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:328 %tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:329 %select_ln577_6 = select i1 %tmp_423, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577_6"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:330 %shl_ln593_5 = shl i32 %trunc_ln572_6, i32 %sext_ln570_3

]]></Node>
<StgValue><ssdm name="shl_ln593_5"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:331 %select_ln571_3 = select i1 %icmp_ln571_5, i32 %trunc_ln572_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:332 %xor_ln571_3 = xor i1 %icmp_ln571_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:333 %and_ln570_3 = and i1 %icmp_ln570_7, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln570_3"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:334 %and_ln574_6 = and i1 %and_ln570_3, i1 %icmp_ln574_5

]]></Node>
<StgValue><ssdm name="and_ln574_6"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:335 %select_ln574_6 = select i1 %and_ln574_6, i32 %trunc_ln575_6, i32 %select_ln571_3

]]></Node>
<StgValue><ssdm name="select_ln574_6"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:336 %xor_ln574_3 = xor i1 %icmp_ln574_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574_3"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:337 %and_ln574_7 = and i1 %and_ln570_3, i1 %xor_ln574_3

]]></Node>
<StgValue><ssdm name="and_ln574_7"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:338 %select_ln574_7 = select i1 %and_ln574_7, i32 %select_ln577_6, i32 %select_ln574_6

]]></Node>
<StgValue><ssdm name="select_ln574_7"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:341 %and_ln592_3 = and i1 %icmp_ln570_11, i1 %icmp_ln592_6

]]></Node>
<StgValue><ssdm name="and_ln592_3"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:342 %p_Val2_212 = select i1 %and_ln592_3, i32 %shl_ln593_5, i32 %select_ln574_7

]]></Node>
<StgValue><ssdm name="p_Val2_212"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:348 %pos2_6 = add i12 %F2_6, i12 17

]]></Node>
<StgValue><ssdm name="pos2_6"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:349 %p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_212, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_239"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:350 %icmp_ln610_10 = icmp_slt  i12 %pos1_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_10"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:352 %Range1_all_ones_37 = xor i1 %tmp_427, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_37"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:353 %icmp_ln610_11 = icmp_ult  i12 %pos1_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_11"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:355 %Range1_all_ones_38 = and i1 %icmp_ln610_11, i1 %lD_9

]]></Node>
<StgValue><ssdm name="Range1_all_ones_38"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:356 %icmp_ln620_11 = icmp_slt  i12 %pos2_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_11"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:357 %icmp_ln620_12 = icmp_ult  i12 %pos2_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_12"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:358 %sext_ln624_6 = sext i12 %pos2_6

]]></Node>
<StgValue><ssdm name="sext_ln624_6"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:359 %zext_ln624_6 = zext i32 %sext_ln624_6

]]></Node>
<StgValue><ssdm name="zext_ln624_6"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:360 %Range2_V_15 = lshr i54 %man_V_29, i54 %zext_ln624_6

]]></Node>
<StgValue><ssdm name="Range2_V_15"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:361 %r_V_376 = lshr i54 18014398509481983, i54 %zext_ln624_6

]]></Node>
<StgValue><ssdm name="r_V_376"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:362 %Range2_all_ones_22 = icmp_eq  i54 %Range2_V_15, i54 %r_V_376

]]></Node>
<StgValue><ssdm name="Range2_all_ones_22"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:363 %tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:364 %Range2_all_ones_23 = xor i1 %tmp_428, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_23"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:365 %Range2_all_ones_24 = select i1 %icmp_ln620_12, i1 %Range2_all_ones_22, i1 %Range2_all_ones_23

]]></Node>
<StgValue><ssdm name="Range2_all_ones_24"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:366 %Range1_all_ones_30 = and i1 %Range2_all_ones_24, i1 %Range1_all_ones_38

]]></Node>
<StgValue><ssdm name="Range1_all_ones_30"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:367 %Range1_all_zeros_15 = xor i1 %Range1_all_ones_38, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:368 %icmp_ln630_5 = icmp_eq  i54 %Range2_V_15, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_5"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:369 %and_ln630_5 = and i1 %icmp_ln630_5, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="and_ln630_5"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:370 %icmp_ln631_5 = icmp_eq  i12 %pos2_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_5"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:371 %select_ln631_11 = select i1 %icmp_ln631_5, i1 %Range1_all_zeros_15, i1 %Range1_all_ones_37

]]></Node>
<StgValue><ssdm name="select_ln631_11"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:372 %select_ln631_12 = select i1 %icmp_ln631_5, i1 %Range1_all_ones_38, i1 %Range1_all_ones_37

]]></Node>
<StgValue><ssdm name="select_ln631_12"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:373 %xor_ln610_3 = xor i1 %icmp_ln610_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610_3"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:374 %or_ln610_9 = or i1 %select_ln631_11, i1 %xor_ln610_3

]]></Node>
<StgValue><ssdm name="or_ln610_9"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:375 %and_ln628_6 = and i1 %icmp_ln620_11, i1 %icmp_ln610_10

]]></Node>
<StgValue><ssdm name="and_ln628_6"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:376 %and_ln628_7 = and i1 %and_ln628_6, i1 %Range1_all_ones_37

]]></Node>
<StgValue><ssdm name="and_ln628_7"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:377 %deleted_zeros_6 = select i1 %and_ln628_7, i1 %and_ln630_5, i1 %or_ln610_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:378 %or_ln610_10 = or i1 %select_ln631_12, i1 %xor_ln610_3

]]></Node>
<StgValue><ssdm name="or_ln610_10"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv:379 %deleted_ones_6 = select i1 %and_ln628_7, i1 %Range1_all_ones_30, i1 %or_ln610_10

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:380 %or_ln610_11 = or i1 %icmp_ln610_10, i1 %p_Result_239

]]></Node>
<StgValue><ssdm name="or_ln610_11"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:381 %xor_ln647_11 = xor i1 %deleted_zeros_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_11"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:382 %or_ln647_5 = or i1 %p_Result_239, i1 %xor_ln647_11

]]></Node>
<StgValue><ssdm name="or_ln647_5"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:383 %xor_ln647_12 = xor i1 %neg_src_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_12"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:384 %overflow_98 = and i1 %or_ln647_5, i1 %xor_ln647_12

]]></Node>
<StgValue><ssdm name="overflow_98"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:385 %and_ln648_9 = and i1 %p_Result_239, i1 %deleted_ones_6

]]></Node>
<StgValue><ssdm name="and_ln648_9"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:386 %xor_ln648_3 = xor i1 %and_ln648_9, i1 %or_ln610_11

]]></Node>
<StgValue><ssdm name="xor_ln648_3"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:387 %underflow_98 = and i1 %xor_ln648_3, i1 %neg_src_98

]]></Node>
<StgValue><ssdm name="underflow_98"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:388 %or_ln302_5 = or i1 %underflow_98, i1 %overflow_98

]]></Node>
<StgValue><ssdm name="or_ln302_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split_ifconv:2 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:199 %or_ln20_1 = or i6 %empty_121, i6 2

]]></Node>
<StgValue><ssdm name="or_ln20_1"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:200 %zext_ln22_1 = zext i6 %or_ln20_1

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:290 %select_ln346_8 = select i1 %overflow_97, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_8"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:291 %xor_ln560_2 = xor i1 %icmp_ln560_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_2"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:292 %and_ln302_4 = and i1 %or_ln302_4, i1 %xor_ln560_2

]]></Node>
<StgValue><ssdm name="and_ln302_4"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:293 %and_ln302_5 = and i1 %and_ln302_4, i1 %icmp_ln600_5

]]></Node>
<StgValue><ssdm name="and_ln302_5"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:294 %select_ln302_2 = select i1 %and_ln302_5, i32 %select_ln346_8, i32 %p_Val2_210

]]></Node>
<StgValue><ssdm name="select_ln302_2"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:295 %select_ln560_2 = select i1 %icmp_ln560_4, i32 0, i32 %select_ln302_2

]]></Node>
<StgValue><ssdm name="select_ln560_2"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:296 %coeff_V_addr_2 = getelementptr i32 %coeff_V, i64 0, i64 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="coeff_V_addr_2"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:297 %store_ln22 = store i32 %select_ln560_2, i6 %coeff_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:298 %or_ln20_2 = or i6 %empty_121, i6 3

]]></Node>
<StgValue><ssdm name="or_ln20_2"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:299 %zext_ln22_2 = zext i6 %or_ln20_2

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:389 %select_ln346_10 = select i1 %overflow_98, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_10"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:390 %xor_ln560_3 = xor i1 %icmp_ln560_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_3"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:391 %and_ln302_6 = and i1 %or_ln302_5, i1 %xor_ln560_3

]]></Node>
<StgValue><ssdm name="and_ln302_6"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:392 %and_ln302_7 = and i1 %and_ln302_6, i1 %icmp_ln600_6

]]></Node>
<StgValue><ssdm name="and_ln302_7"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:393 %select_ln302_3 = select i1 %and_ln302_7, i32 %select_ln346_10, i32 %p_Val2_212

]]></Node>
<StgValue><ssdm name="select_ln302_3"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:394 %select_ln560_3 = select i1 %icmp_ln560_5, i32 0, i32 %select_ln302_3

]]></Node>
<StgValue><ssdm name="select_ln560_3"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:395 %coeff_V_addr_3 = getelementptr i32 %coeff_V, i64 0, i64 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="coeff_V_addr_3"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:396 %store_ln22 = store i32 %select_ln560_3, i6 %coeff_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split_ifconv:399 %br_ln20 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
