{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591665359218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591665359219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 22:15:58 2020 " "Processing started: Mon Jun  8 22:15:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591665359219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665359219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JupsCore -c JupsCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off JupsCore -c JupsCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665359219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591665359922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591665359922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorBinP2.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorBinP2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBinP2 " "Found entity 1: ConversorBinP2" {  } { { "ConversorBinP2.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorBinP2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/julia/Documents/Jups-Core/ProgramCounter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/julia/Documents/Jups-Core/RegisterBank.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "/home/julia/Documents/Jups-Core/Extender.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Out.v 1 1 " "Found 1 design units, including 1 entities, in source file Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Out " "Found entity 1: Out" {  } { { "Out.v" "" { Text "/home/julia/Documents/Jups-Core/Out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorComp2.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorComp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorComp2 " "Found entity 1: ConversorComp2" {  } { { "ConversorComp2.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorComp2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorBCD.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBCD " "Found entity 1: ConversorBCD" {  } { { "ConversorBCD.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequenceDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file FrequenceDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequenceDivider " "Found entity 1: FrequenceDivider" {  } { { "FrequenceDivider.v" "" { Text "/home/julia/Documents/Jups-Core/FrequenceDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RandomAccessMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file RandomAccessMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomAccessMemory " "Found entity 1: RandomAccessMemory" {  } { { "RandomAccessMemory.v" "" { Text "/home/julia/Documents/Jups-Core/RandomAccessMemory.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 data2 JupsCore.v(7) " "Verilog HDL Declaration information at JupsCore.v(7): object \"Data2\" differs only in case from object \"data2\" in the same scope" {  } { { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591665375164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JupsCore.v 1 1 " "Found 1 design units, including 1 entities, in source file JupsCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 JupsCore " "Found entity 1: JupsCore" {  } { { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "/home/julia/Documents/Jups-Core/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setHalt.v 1 1 " "Found 1 design units, including 1 entities, in source file setHalt.v" { { "Info" "ISGN_ENTITY_NAME" "1 setHalt " "Found entity 1: setHalt" {  } { { "setHalt.v" "" { Text "/home/julia/Documents/Jups-Core/setHalt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce_v " "Found entity 1: DeBounce_v" {  } { { "DeBounce_v.v" "" { Text "/home/julia/Documents/Jups-Core/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCOut.v 1 1 " "Found 1 design units, including 1 entities, in source file PCOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCOut " "Found entity 1: PCOut" {  } { { "PCOut.v" "" { Text "/home/julia/Documents/Jups-Core/PCOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32 " "Found entity 1: Mux_32" {  } { { "Mux_32.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5 " "Found entity 1: Mux_5" {  } { { "Mux_5.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_16.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16 " "Found entity 1: Mux_16" {  } { { "Mux_16.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_PC.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_PC " "Found entity 1: Mux_PC" {  } { { "Mux_PC.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlSignalMemomry.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlSignalMemomry.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignalMemomry " "Found entity 1: ControlSignalMemomry" {  } { { "ControlSignalMemomry.v" "" { Text "/home/julia/Documents/Jups-Core/ControlSignalMemomry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591665375197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375197 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(13) " "Verilog HDL error at InstructionMemory.v(13): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(14) " "Verilog HDL error at InstructionMemory.v(14): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(16) " "Verilog HDL error at InstructionMemory.v(16): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(17) " "Verilog HDL error at InstructionMemory.v(17): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(18) " "Verilog HDL error at InstructionMemory.v(18): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(20) " "Verilog HDL error at InstructionMemory.v(20): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(22) " "Verilog HDL error at InstructionMemory.v(22): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(25) " "Verilog HDL error at InstructionMemory.v(25): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(27) " "Verilog HDL error at InstructionMemory.v(27): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemInst InstructionMemory.v(28) " "Verilog HDL error at InstructionMemory.v(28): object \"MemInst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1591665375210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591665375384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  8 22:16:15 2020 " "Processing ended: Mon Jun  8 22:16:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591665375384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591665375384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591665375384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665375384 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591665376130 ""}
