
CabinControllCode_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005248  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080054e0  080054e0  000154e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800552c  0800552c  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  0800552c  0800552c  0001552c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005534  08005534  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005534  08005534  00015534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005538  08005538  00015538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  24000000  0800553c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  24000014  08005550  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000c8  08005550  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010b31  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024aa  00000000  00000000  00030bb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  00033060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000909  00000000  00000000  00033c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000392b2  00000000  00000000  00034541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000113c4  00000000  00000000  0006d7f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0017753f  00000000  00000000  0007ebb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f78  00000000  00000000  001f60f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  001f9070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000014 	.word	0x24000014
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080054c8 	.word	0x080054c8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000018 	.word	0x24000018
 80002d4:	080054c8 	.word	0x080054c8

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b970 	b.w	80005d0 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	460f      	mov	r7, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4694      	mov	ip, r2
 800031c:	d965      	bls.n	80003ea <__udivmoddi4+0xe2>
 800031e:	fab2 f382 	clz	r3, r2
 8000322:	b143      	cbz	r3, 8000336 <__udivmoddi4+0x2e>
 8000324:	fa02 fc03 	lsl.w	ip, r2, r3
 8000328:	f1c3 0220 	rsb	r2, r3, #32
 800032c:	409f      	lsls	r7, r3
 800032e:	fa20 f202 	lsr.w	r2, r0, r2
 8000332:	4317      	orrs	r7, r2
 8000334:	409c      	lsls	r4, r3
 8000336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800033a:	fa1f f58c 	uxth.w	r5, ip
 800033e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000342:	0c22      	lsrs	r2, r4, #16
 8000344:	fb0e 7711 	mls	r7, lr, r1, r7
 8000348:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800034c:	fb01 f005 	mul.w	r0, r1, r5
 8000350:	4290      	cmp	r0, r2
 8000352:	d90a      	bls.n	800036a <__udivmoddi4+0x62>
 8000354:	eb1c 0202 	adds.w	r2, ip, r2
 8000358:	f101 37ff 	add.w	r7, r1, #4294967295
 800035c:	f080 811c 	bcs.w	8000598 <__udivmoddi4+0x290>
 8000360:	4290      	cmp	r0, r2
 8000362:	f240 8119 	bls.w	8000598 <__udivmoddi4+0x290>
 8000366:	3902      	subs	r1, #2
 8000368:	4462      	add	r2, ip
 800036a:	1a12      	subs	r2, r2, r0
 800036c:	b2a4      	uxth	r4, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037a:	fb00 f505 	mul.w	r5, r0, r5
 800037e:	42a5      	cmp	r5, r4
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x90>
 8000382:	eb1c 0404 	adds.w	r4, ip, r4
 8000386:	f100 32ff 	add.w	r2, r0, #4294967295
 800038a:	f080 8107 	bcs.w	800059c <__udivmoddi4+0x294>
 800038e:	42a5      	cmp	r5, r4
 8000390:	f240 8104 	bls.w	800059c <__udivmoddi4+0x294>
 8000394:	4464      	add	r4, ip
 8000396:	3802      	subs	r0, #2
 8000398:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039c:	1b64      	subs	r4, r4, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	b11e      	cbz	r6, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40dc      	lsrs	r4, r3
 80003a4:	2300      	movs	r3, #0
 80003a6:	e9c6 4300 	strd	r4, r3, [r6]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0xbc>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80ed 	beq.w	8000592 <__udivmoddi4+0x28a>
 80003b8:	2100      	movs	r1, #0
 80003ba:	e9c6 0500 	strd	r0, r5, [r6]
 80003be:	4608      	mov	r0, r1
 80003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c4:	fab3 f183 	clz	r1, r3
 80003c8:	2900      	cmp	r1, #0
 80003ca:	d149      	bne.n	8000460 <__udivmoddi4+0x158>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d302      	bcc.n	80003d6 <__udivmoddi4+0xce>
 80003d0:	4282      	cmp	r2, r0
 80003d2:	f200 80f8 	bhi.w	80005c6 <__udivmoddi4+0x2be>
 80003d6:	1a84      	subs	r4, r0, r2
 80003d8:	eb65 0203 	sbc.w	r2, r5, r3
 80003dc:	2001      	movs	r0, #1
 80003de:	4617      	mov	r7, r2
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0e2      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	e9c6 4700 	strd	r4, r7, [r6]
 80003e8:	e7df      	b.n	80003aa <__udivmoddi4+0xa2>
 80003ea:	b902      	cbnz	r2, 80003ee <__udivmoddi4+0xe6>
 80003ec:	deff      	udf	#255	; 0xff
 80003ee:	fab2 f382 	clz	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	f040 8090 	bne.w	8000518 <__udivmoddi4+0x210>
 80003f8:	1a8a      	subs	r2, r1, r2
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2101      	movs	r1, #1
 8000404:	fbb2 f5f7 	udiv	r5, r2, r7
 8000408:	fb07 2015 	mls	r0, r7, r5, r2
 800040c:	0c22      	lsrs	r2, r4, #16
 800040e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000412:	fb0e f005 	mul.w	r0, lr, r5
 8000416:	4290      	cmp	r0, r2
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x124>
 800041a:	eb1c 0202 	adds.w	r2, ip, r2
 800041e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4290      	cmp	r0, r2
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2b8>
 800042a:	4645      	mov	r5, r8
 800042c:	1a12      	subs	r2, r2, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb2 f0f7 	udiv	r0, r2, r7
 8000434:	fb07 2210 	mls	r2, r7, r0, r2
 8000438:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x14e>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 32ff 	add.w	r2, r0, #4294967295
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x14c>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2c2>
 8000454:	4610      	mov	r0, r2
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800045e:	e79f      	b.n	80003a0 <__udivmoddi4+0x98>
 8000460:	f1c1 0720 	rsb	r7, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa05 f401 	lsl.w	r4, r5, r1
 8000472:	fa20 f307 	lsr.w	r3, r0, r7
 8000476:	40fd      	lsrs	r5, r7
 8000478:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047c:	4323      	orrs	r3, r4
 800047e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	fb09 5518 	mls	r5, r9, r8, r5
 800048a:	0c1c      	lsrs	r4, r3, #16
 800048c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000490:	fb08 f50e 	mul.w	r5, r8, lr
 8000494:	42a5      	cmp	r5, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	fa00 f001 	lsl.w	r0, r0, r1
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1c 0404 	adds.w	r4, ip, r4
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2b4>
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2b4>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4464      	add	r4, ip
 80004b8:	1b64      	subs	r4, r4, r5
 80004ba:	b29d      	uxth	r5, r3
 80004bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c0:	fb09 4413 	mls	r4, r9, r3, r4
 80004c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80004cc:	45a6      	cmp	lr, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1c 0404 	adds.w	r4, ip, r4
 80004d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2ac>
 80004da:	45a6      	cmp	lr, r4
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2ac>
 80004de:	3b02      	subs	r3, #2
 80004e0:	4464      	add	r4, ip
 80004e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004e6:	fba3 9502 	umull	r9, r5, r3, r2
 80004ea:	eba4 040e 	sub.w	r4, r4, lr
 80004ee:	42ac      	cmp	r4, r5
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46ae      	mov	lr, r5
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x29c>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x298>
 80004f8:	b156      	cbz	r6, 8000510 <__udivmoddi4+0x208>
 80004fa:	ebb0 0208 	subs.w	r2, r0, r8
 80004fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000502:	fa04 f707 	lsl.w	r7, r4, r7
 8000506:	40ca      	lsrs	r2, r1
 8000508:	40cc      	lsrs	r4, r1
 800050a:	4317      	orrs	r7, r2
 800050c:	e9c6 7400 	strd	r7, r4, [r6]
 8000510:	4618      	mov	r0, r3
 8000512:	2100      	movs	r1, #0
 8000514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000518:	f1c3 0120 	rsb	r1, r3, #32
 800051c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000520:	fa20 f201 	lsr.w	r2, r0, r1
 8000524:	fa25 f101 	lsr.w	r1, r5, r1
 8000528:	409d      	lsls	r5, r3
 800052a:	432a      	orrs	r2, r5
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb1 f0f7 	udiv	r0, r1, r7
 8000538:	fb07 1510 	mls	r5, r7, r0, r1
 800053c:	0c11      	lsrs	r1, r2, #16
 800053e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000542:	fb00 f50e 	mul.w	r5, r0, lr
 8000546:	428d      	cmp	r5, r1
 8000548:	fa04 f403 	lsl.w	r4, r4, r3
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x258>
 800054e:	eb1c 0101 	adds.w	r1, ip, r1
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 8000558:	428d      	cmp	r5, r1
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800055c:	3802      	subs	r0, #2
 800055e:	4461      	add	r1, ip
 8000560:	1b49      	subs	r1, r1, r5
 8000562:	b292      	uxth	r2, r2
 8000564:	fbb1 f5f7 	udiv	r5, r1, r7
 8000568:	fb07 1115 	mls	r1, r7, r5, r1
 800056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000570:	fb05 f10e 	mul.w	r1, r5, lr
 8000574:	4291      	cmp	r1, r2
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x282>
 8000578:	eb1c 0202 	adds.w	r2, ip, r2
 800057c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 8000582:	4291      	cmp	r1, r2
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000586:	3d02      	subs	r5, #2
 8000588:	4462      	add	r2, ip
 800058a:	1a52      	subs	r2, r2, r1
 800058c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0xfc>
 8000592:	4631      	mov	r1, r6
 8000594:	4630      	mov	r0, r6
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xa2>
 8000598:	4639      	mov	r1, r7
 800059a:	e6e6      	b.n	800036a <__udivmoddi4+0x62>
 800059c:	4610      	mov	r0, r2
 800059e:	e6fb      	b.n	8000398 <__udivmoddi4+0x90>
 80005a0:	4548      	cmp	r0, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005ac:	3b01      	subs	r3, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005b0:	4645      	mov	r5, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x282>
 80005b4:	462b      	mov	r3, r5
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x258>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005c0:	3d02      	subs	r5, #2
 80005c2:	4462      	add	r2, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x124>
 80005c6:	4608      	mov	r0, r1
 80005c8:	e70a      	b.n	80003e0 <__udivmoddi4+0xd8>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x14e>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d8:	4b3d      	ldr	r3, [pc, #244]	; (80006d0 <SystemInit+0xfc>)
 80005da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005de:	4a3c      	ldr	r2, [pc, #240]	; (80006d0 <SystemInit+0xfc>)
 80005e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e8:	4b39      	ldr	r3, [pc, #228]	; (80006d0 <SystemInit+0xfc>)
 80005ea:	691b      	ldr	r3, [r3, #16]
 80005ec:	4a38      	ldr	r2, [pc, #224]	; (80006d0 <SystemInit+0xfc>)
 80005ee:	f043 0310 	orr.w	r3, r3, #16
 80005f2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f4:	4b37      	ldr	r3, [pc, #220]	; (80006d4 <SystemInit+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f003 030f 	and.w	r3, r3, #15
 80005fc:	2b06      	cmp	r3, #6
 80005fe:	d807      	bhi.n	8000610 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000600:	4b34      	ldr	r3, [pc, #208]	; (80006d4 <SystemInit+0x100>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f023 030f 	bic.w	r3, r3, #15
 8000608:	4a32      	ldr	r2, [pc, #200]	; (80006d4 <SystemInit+0x100>)
 800060a:	f043 0307 	orr.w	r3, r3, #7
 800060e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000610:	4b31      	ldr	r3, [pc, #196]	; (80006d8 <SystemInit+0x104>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a30      	ldr	r2, [pc, #192]	; (80006d8 <SystemInit+0x104>)
 8000616:	f043 0301 	orr.w	r3, r3, #1
 800061a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800061c:	4b2e      	ldr	r3, [pc, #184]	; (80006d8 <SystemInit+0x104>)
 800061e:	2200      	movs	r2, #0
 8000620:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000622:	4b2d      	ldr	r3, [pc, #180]	; (80006d8 <SystemInit+0x104>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	492c      	ldr	r1, [pc, #176]	; (80006d8 <SystemInit+0x104>)
 8000628:	4b2c      	ldr	r3, [pc, #176]	; (80006dc <SystemInit+0x108>)
 800062a:	4013      	ands	r3, r2
 800062c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062e:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <SystemInit+0x100>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f003 0308 	and.w	r3, r3, #8
 8000636:	2b00      	cmp	r3, #0
 8000638:	d007      	beq.n	800064a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800063a:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <SystemInit+0x100>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f023 030f 	bic.w	r3, r3, #15
 8000642:	4a24      	ldr	r2, [pc, #144]	; (80006d4 <SystemInit+0x100>)
 8000644:	f043 0307 	orr.w	r3, r3, #7
 8000648:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800064a:	4b23      	ldr	r3, [pc, #140]	; (80006d8 <SystemInit+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000650:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <SystemInit+0x104>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000656:	4b20      	ldr	r3, [pc, #128]	; (80006d8 <SystemInit+0x104>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800065c:	4b1e      	ldr	r3, [pc, #120]	; (80006d8 <SystemInit+0x104>)
 800065e:	4a20      	ldr	r2, [pc, #128]	; (80006e0 <SystemInit+0x10c>)
 8000660:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000662:	4b1d      	ldr	r3, [pc, #116]	; (80006d8 <SystemInit+0x104>)
 8000664:	4a1f      	ldr	r2, [pc, #124]	; (80006e4 <SystemInit+0x110>)
 8000666:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000668:	4b1b      	ldr	r3, [pc, #108]	; (80006d8 <SystemInit+0x104>)
 800066a:	4a1f      	ldr	r2, [pc, #124]	; (80006e8 <SystemInit+0x114>)
 800066c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066e:	4b1a      	ldr	r3, [pc, #104]	; (80006d8 <SystemInit+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000674:	4b18      	ldr	r3, [pc, #96]	; (80006d8 <SystemInit+0x104>)
 8000676:	4a1c      	ldr	r2, [pc, #112]	; (80006e8 <SystemInit+0x114>)
 8000678:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800067a:	4b17      	ldr	r3, [pc, #92]	; (80006d8 <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000680:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <SystemInit+0x104>)
 8000682:	4a19      	ldr	r2, [pc, #100]	; (80006e8 <SystemInit+0x114>)
 8000684:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000686:	4b14      	ldr	r3, [pc, #80]	; (80006d8 <SystemInit+0x104>)
 8000688:	2200      	movs	r2, #0
 800068a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <SystemInit+0x104>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a11      	ldr	r2, [pc, #68]	; (80006d8 <SystemInit+0x104>)
 8000692:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000696:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000698:	4b0f      	ldr	r3, [pc, #60]	; (80006d8 <SystemInit+0x104>)
 800069a:	2200      	movs	r2, #0
 800069c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <SystemInit+0x118>)
 80006a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006a2:	4a12      	ldr	r2, [pc, #72]	; (80006ec <SystemInit+0x118>)
 80006a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a8:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006aa:	4b11      	ldr	r3, [pc, #68]	; (80006f0 <SystemInit+0x11c>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <SystemInit+0x120>)
 80006b0:	4013      	ands	r3, r2
 80006b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b6:	d202      	bcs.n	80006be <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <SystemInit+0x124>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006be:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <SystemInit+0x128>)
 80006c0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c4:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	e000ed00 	.word	0xe000ed00
 80006d4:	52002000 	.word	0x52002000
 80006d8:	58024400 	.word	0x58024400
 80006dc:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e0:	02020200 	.word	0x02020200
 80006e4:	01ff0000 	.word	0x01ff0000
 80006e8:	01010280 	.word	0x01010280
 80006ec:	580000c0 	.word	0x580000c0
 80006f0:	5c001000 	.word	0x5c001000
 80006f4:	ffff0000 	.word	0xffff0000
 80006f8:	51008108 	.word	0x51008108
 80006fc:	52004000 	.word	0x52004000

08000700 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b088      	sub	sp, #32
 8000704:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000706:	f107 030c 	add.w	r3, r7, #12
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	60da      	str	r2, [r3, #12]
 8000714:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000716:	4b1a      	ldr	r3, [pc, #104]	; (8000780 <MX_GPIO_Init+0x80>)
 8000718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800071c:	4a18      	ldr	r2, [pc, #96]	; (8000780 <MX_GPIO_Init+0x80>)
 800071e:	f043 0308 	orr.w	r3, r3, #8
 8000722:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000726:	4b16      	ldr	r3, [pc, #88]	; (8000780 <MX_GPIO_Init+0x80>)
 8000728:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800072c:	f003 0308 	and.w	r3, r3, #8
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000734:	4b12      	ldr	r3, [pc, #72]	; (8000780 <MX_GPIO_Init+0x80>)
 8000736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800073a:	4a11      	ldr	r2, [pc, #68]	; (8000780 <MX_GPIO_Init+0x80>)
 800073c:	f043 0310 	orr.w	r3, r3, #16
 8000740:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000744:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <MX_GPIO_Init+0x80>)
 8000746:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800074a:	f003 0310 	and.w	r3, r3, #16
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	2102      	movs	r1, #2
 8000756:	480b      	ldr	r0, [pc, #44]	; (8000784 <MX_GPIO_Init+0x84>)
 8000758:	f000 fe6c 	bl	8001434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led2_Pin;
 800075c:	2302      	movs	r3, #2
 800075e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000760:	2301      	movs	r3, #1
 8000762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led2_GPIO_Port, &GPIO_InitStruct);
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	4619      	mov	r1, r3
 8000772:	4804      	ldr	r0, [pc, #16]	; (8000784 <MX_GPIO_Init+0x84>)
 8000774:	f000 fcae 	bl	80010d4 <HAL_GPIO_Init>

}
 8000778:	bf00      	nop
 800077a:	3720      	adds	r7, #32
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	58024400 	.word	0x58024400
 8000784:	58021000 	.word	0x58021000

08000788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
  //}
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800078e:	f000 fafb 	bl	8000d88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000792:	f000 f81f 	bl	80007d4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000796:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <main+0x48>)
 8000798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800079c:	4a0c      	ldr	r2, [pc, #48]	; (80007d0 <main+0x48>)
 800079e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007a6:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <main+0x48>)
 80007a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007b4:	2000      	movs	r0, #0
 80007b6:	f000 fe71 	bl	800149c <HAL_HSEM_FastTake>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ba:	f7ff ffa1 	bl	8000700 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80007be:	f000 fa03 	bl	8000bc8 <MX_USART3_UART_Init>

    /* USER CODE BEGIN 3 */
	//  HAL_UART_Transmit(&huart3, (uint8_t *)"Hello\n", sizeof("Hello\n"), 1000);

	  //HAL_GPIO_TogglePin(led2_GPIO_Port, led2_Pin);
	  HAL_Delay(1000);
 80007c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c6:	f000 fb71 	bl	8000eac <HAL_Delay>
	  printshared();
 80007ca:	f000 f973 	bl	8000ab4 <printshared>
  {
 80007ce:	e7f8      	b.n	80007c2 <main+0x3a>
 80007d0:	58024400 	.word	0x58024400

080007d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b09c      	sub	sp, #112	; 0x70
 80007d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007de:	224c      	movs	r2, #76	; 0x4c
 80007e0:	2100      	movs	r1, #0
 80007e2:	4618      	mov	r0, r3
 80007e4:	f004 fe44 	bl	8005470 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2220      	movs	r2, #32
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f004 fe3e 	bl	8005470 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007f4:	2004      	movs	r0, #4
 80007f6:	f000 fe6b 	bl	80014d0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007fa:	2300      	movs	r3, #0
 80007fc:	603b      	str	r3, [r7, #0]
 80007fe:	4b28      	ldr	r3, [pc, #160]	; (80008a0 <SystemClock_Config+0xcc>)
 8000800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000802:	4a27      	ldr	r2, [pc, #156]	; (80008a0 <SystemClock_Config+0xcc>)
 8000804:	f023 0301 	bic.w	r3, r3, #1
 8000808:	62d3      	str	r3, [r2, #44]	; 0x2c
 800080a:	4b25      	ldr	r3, [pc, #148]	; (80008a0 <SystemClock_Config+0xcc>)
 800080c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800080e:	f003 0301 	and.w	r3, r3, #1
 8000812:	603b      	str	r3, [r7, #0]
 8000814:	4b23      	ldr	r3, [pc, #140]	; (80008a4 <SystemClock_Config+0xd0>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800081c:	4a21      	ldr	r2, [pc, #132]	; (80008a4 <SystemClock_Config+0xd0>)
 800081e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000822:	6193      	str	r3, [r2, #24]
 8000824:	4b1f      	ldr	r3, [pc, #124]	; (80008a4 <SystemClock_Config+0xd0>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000830:	bf00      	nop
 8000832:	4b1c      	ldr	r3, [pc, #112]	; (80008a4 <SystemClock_Config+0xd0>)
 8000834:	699b      	ldr	r3, [r3, #24]
 8000836:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800083a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800083e:	d1f8      	bne.n	8000832 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000840:	2302      	movs	r3, #2
 8000842:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000844:	2301      	movs	r3, #1
 8000846:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000848:	2340      	movs	r3, #64	; 0x40
 800084a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800084c:	2300      	movs	r3, #0
 800084e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000850:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000854:	4618      	mov	r0, r3
 8000856:	f000 fe95 	bl	8001584 <HAL_RCC_OscConfig>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000860:	f000 f822 	bl	80008a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000864:	233f      	movs	r3, #63	; 0x3f
 8000866:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000868:	2300      	movs	r3, #0
 800086a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000878:	2340      	movs	r3, #64	; 0x40
 800087a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800087c:	2300      	movs	r3, #0
 800087e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000880:	2300      	movs	r3, #0
 8000882:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	2101      	movs	r1, #1
 8000888:	4618      	mov	r0, r3
 800088a:	f001 fad5 	bl	8001e38 <HAL_RCC_ClockConfig>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000894:	f000 f808 	bl	80008a8 <Error_Handler>
  }
}
 8000898:	bf00      	nop
 800089a:	3770      	adds	r7, #112	; 0x70
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	58000400 	.word	0x58000400
 80008a4:	58024800 	.word	0x58024800

080008a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ac:	b672      	cpsid	i
}
 80008ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <Error_Handler+0x8>
	...

080008b4 <ringbuff_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
ringbuff_get_full(RINGBUFF_VOLATILE ringbuff_t* buff) {
 80008b4:	b480      	push	{r7}
 80008b6:	b087      	sub	sp, #28
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d011      	beq.n	80008e6 <ringbuff_get_full+0x32>
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a1b      	ldr	r2, [pc, #108]	; (8000934 <ringbuff_get_full+0x80>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d10c      	bne.n	80008e6 <ringbuff_get_full+0x32>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	4a19      	ldr	r2, [pc, #100]	; (8000938 <ringbuff_get_full+0x84>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d107      	bne.n	80008e6 <ringbuff_get_full+0x32>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d003      	beq.n	80008e6 <ringbuff_get_full+0x32>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	689b      	ldr	r3, [r3, #8]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d101      	bne.n	80008ea <ringbuff_get_full+0x36>
        return 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	e01d      	b.n	8000926 <ringbuff_get_full+0x72>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	691b      	ldr	r3, [r3, #16]
 80008ee:	613b      	str	r3, [r7, #16]
    r = buff->r;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d102      	bne.n	8000904 <ringbuff_get_full+0x50>
        size = 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
 8000902:	e00f      	b.n	8000924 <ringbuff_get_full+0x70>
    } else if (w > r) {
 8000904:	693a      	ldr	r2, [r7, #16]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	429a      	cmp	r2, r3
 800090a:	d904      	bls.n	8000916 <ringbuff_get_full+0x62>
        size = w - r;
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	e006      	b.n	8000924 <ringbuff_get_full+0x70>
    } else {
        size = buff->size - (r - w);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	689a      	ldr	r2, [r3, #8]
 800091a:	6939      	ldr	r1, [r7, #16]
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	1acb      	subs	r3, r1, r3
 8000920:	4413      	add	r3, r2
 8000922:	617b      	str	r3, [r7, #20]
    }
    return size;
 8000924:	697b      	ldr	r3, [r7, #20]
}
 8000926:	4618      	mov	r0, r3
 8000928:	371c      	adds	r7, #28
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	deadbeef 	.word	0xdeadbeef
 8000938:	21524110 	.word	0x21524110

0800093c <ringbuff_get_linear_block_read_address>:
 * \brief           Get linear address for buffer for fast read
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer start address
 */
void *
ringbuff_get_linear_block_read_address(RINGBUFF_VOLATILE ringbuff_t* buff) {
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    if (!BUF_IS_VALID(buff)) {
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d011      	beq.n	800096e <ringbuff_get_linear_block_read_address+0x32>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <ringbuff_get_linear_block_read_address+0x4c>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d10c      	bne.n	800096e <ringbuff_get_linear_block_read_address+0x32>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	4a0c      	ldr	r2, [pc, #48]	; (800098c <ringbuff_get_linear_block_read_address+0x50>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d107      	bne.n	800096e <ringbuff_get_linear_block_read_address+0x32>
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d003      	beq.n	800096e <ringbuff_get_linear_block_read_address+0x32>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	689b      	ldr	r3, [r3, #8]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d101      	bne.n	8000972 <ringbuff_get_linear_block_read_address+0x36>
        return NULL;
 800096e:	2300      	movs	r3, #0
 8000970:	e004      	b.n	800097c <ringbuff_get_linear_block_read_address+0x40>
    }
    return &buff->buff[buff->r];
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	685a      	ldr	r2, [r3, #4]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	4413      	add	r3, r2
}
 800097c:	4618      	mov	r0, r3
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr
 8000988:	deadbeef 	.word	0xdeadbeef
 800098c:	21524110 	.word	0x21524110

08000990 <ringbuff_get_linear_block_read_length>:
 * \brief           Get length of linear block address before it overflows for read operation
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer size in units of bytes for read operation
 */
size_t
ringbuff_get_linear_block_read_length(RINGBUFF_VOLATILE ringbuff_t* buff) {
 8000990:	b480      	push	{r7}
 8000992:	b087      	sub	sp, #28
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
    size_t w, r, len;

    if (!BUF_IS_VALID(buff)) {
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d011      	beq.n	80009c2 <ringbuff_get_linear_block_read_length+0x32>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a1a      	ldr	r2, [pc, #104]	; (8000a0c <ringbuff_get_linear_block_read_length+0x7c>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d10c      	bne.n	80009c2 <ringbuff_get_linear_block_read_length+0x32>
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	4a18      	ldr	r2, [pc, #96]	; (8000a10 <ringbuff_get_linear_block_read_length+0x80>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d107      	bne.n	80009c2 <ringbuff_get_linear_block_read_length+0x32>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d003      	beq.n	80009c2 <ringbuff_get_linear_block_read_length+0x32>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d101      	bne.n	80009c6 <ringbuff_get_linear_block_read_length+0x36>
        return 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	e01b      	b.n	80009fe <ringbuff_get_linear_block_read_length+0x6e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	691b      	ldr	r3, [r3, #16]
 80009ca:	613b      	str	r3, [r7, #16]
    r = buff->r;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	60fb      	str	r3, [r7, #12]
    if (w > r) {
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d904      	bls.n	80009e4 <ringbuff_get_linear_block_read_length+0x54>
        len = w - r;
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	1ad3      	subs	r3, r2, r3
 80009e0:	617b      	str	r3, [r7, #20]
 80009e2:	e00b      	b.n	80009fc <ringbuff_get_linear_block_read_length+0x6c>
    } else if (r > w) {
 80009e4:	68fa      	ldr	r2, [r7, #12]
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d905      	bls.n	80009f8 <ringbuff_get_linear_block_read_length+0x68>
        len = buff->size - r;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	689a      	ldr	r2, [r3, #8]
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	617b      	str	r3, [r7, #20]
 80009f6:	e001      	b.n	80009fc <ringbuff_get_linear_block_read_length+0x6c>
    } else {
        len = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]
    }
    return len;
 80009fc:	697b      	ldr	r3, [r7, #20]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	371c      	adds	r7, #28
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	deadbeef 	.word	0xdeadbeef
 8000a10:	21524110 	.word	0x21524110

08000a14 <ringbuff_skip>:
 * \param[in]       buff: Buffer handle
 * \param[in]       len: Number of bytes to skip and mark as read
 * \return          Number of bytes skipped
 */
size_t
ringbuff_skip(RINGBUFF_VOLATILE ringbuff_t* buff, size_t len) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
    size_t full;

    if (!BUF_IS_VALID(buff) || len == 0) {
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d014      	beq.n	8000a4e <ringbuff_skip+0x3a>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a20      	ldr	r2, [pc, #128]	; (8000aac <ringbuff_skip+0x98>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d10f      	bne.n	8000a4e <ringbuff_skip+0x3a>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	699b      	ldr	r3, [r3, #24]
 8000a32:	4a1f      	ldr	r2, [pc, #124]	; (8000ab0 <ringbuff_skip+0x9c>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d10a      	bne.n	8000a4e <ringbuff_skip+0x3a>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d006      	beq.n	8000a4e <ringbuff_skip+0x3a>
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d002      	beq.n	8000a4e <ringbuff_skip+0x3a>
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d101      	bne.n	8000a52 <ringbuff_skip+0x3e>
        return 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e027      	b.n	8000aa2 <ringbuff_skip+0x8e>
    }

    full = ringbuff_get_full(buff);             /* Get buffer used length */
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff ff2e 	bl	80008b4 <ringbuff_get_full>
 8000a58:	60f8      	str	r0, [r7, #12]
    len = BUF_MIN(len, full);                   /* Calculate max skip */
 8000a5a:	683a      	ldr	r2, [r7, #0]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	bf28      	it	cs
 8000a62:	4613      	movcs	r3, r2
 8000a64:	603b      	str	r3, [r7, #0]
    buff->r += len;                             /* Advance read pointer */
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	68da      	ldr	r2, [r3, #12]
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	441a      	add	r2, r3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	60da      	str	r2, [r3, #12]
    if (buff->r >= buff->size) {                /* Subtract possible overflow */
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	68da      	ldr	r2, [r3, #12]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	689b      	ldr	r3, [r3, #8]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d306      	bcc.n	8000a8c <ringbuff_skip+0x78>
        buff->r -= buff->size;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	68d2      	ldr	r2, [r2, #12]
 8000a86:	1ad2      	subs	r2, r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	60da      	str	r2, [r3, #12]
    }
    BUF_SEND_EVT(buff, RINGBUFF_EVT_READ, len);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	695b      	ldr	r3, [r3, #20]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d005      	beq.n	8000aa0 <ringbuff_skip+0x8c>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	695b      	ldr	r3, [r3, #20]
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	4798      	blx	r3
    return len;
 8000aa0:	683b      	ldr	r3, [r7, #0]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3710      	adds	r7, #16
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	deadbeef 	.word	0xdeadbeef
 8000ab0:	21524110 	.word	0x21524110

08000ab4 <printshared>:


void printshared();

void printshared()
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
	uint32_t time, t1;

	HAL_UART_Transmit(&huart3, (uint8_t *)"[CM7] Core ready\r\n", sizeof("[CM7] Core ready\r\n"), 1000);
 8000aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000abe:	2213      	movs	r2, #19
 8000ac0:	491b      	ldr	r1, [pc, #108]	; (8000b30 <printshared+0x7c>)
 8000ac2:	481c      	ldr	r0, [pc, #112]	; (8000b34 <printshared+0x80>)
 8000ac4:	f003 fbc0 	bl	8004248 <HAL_UART_Transmit>


	time = t1 = HAL_GetTick();
 8000ac8:	f000 f9e4 	bl	8000e94 <HAL_GetTick>
 8000acc:	60f8      	str	r0, [r7, #12]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	60bb      	str	r3, [r7, #8]
	while (1)
	{
	    size_t len;
	    void* addr;

	    time = HAL_GetTick();
 8000ad2:	f000 f9df 	bl	8000e94 <HAL_GetTick>
 8000ad6:	60b8      	str	r0, [r7, #8]
	   // char buf[10];

	    len = ringbuff_get_linear_block_read_length(rb_cm4_to_cm7);
 8000ad8:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <printshared+0x84>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff57 	bl	8000990 <ringbuff_get_linear_block_read_length>
 8000ae2:	6078      	str	r0, [r7, #4]
	    while (len > 0)
 8000ae4:	e013      	b.n	8000b0e <printshared+0x5a>
	    {
	        addr = ringbuff_get_linear_block_read_address(rb_cm4_to_cm7);
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <printshared+0x84>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff ff26 	bl	800093c <ringbuff_get_linear_block_read_address>
 8000af0:	6038      	str	r0, [r7, #0]

	     //   int read = ringbuff_read(rb_cm4_to_cm7, addr, 1);

//	        int size = snprintf(buf, sizeof(buf), "size %d", read);

	        HAL_UART_Transmit(&huart3, addr, len, 1000);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000afa:	6839      	ldr	r1, [r7, #0]
 8000afc:	480d      	ldr	r0, [pc, #52]	; (8000b34 <printshared+0x80>)
 8000afe:	f003 fba3 	bl	8004248 <HAL_UART_Transmit>
	        ringbuff_skip(rb_cm4_to_cm7, len);
 8000b02:	4b0d      	ldr	r3, [pc, #52]	; (8000b38 <printshared+0x84>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	6879      	ldr	r1, [r7, #4]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff ff83 	bl	8000a14 <ringbuff_skip>
	    while (len > 0)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d1e8      	bne.n	8000ae6 <printshared+0x32>


	    }

        /* Toggle LED */
		if (time - t1 >= 500)
 8000b14:	68ba      	ldr	r2, [r7, #8]
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000b1e:	d3d8      	bcc.n	8000ad2 <printshared+0x1e>
		{
			t1 = time;
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_TogglePin(led2_GPIO_Port, led2_Pin);
 8000b24:	2102      	movs	r1, #2
 8000b26:	4805      	ldr	r0, [pc, #20]	; (8000b3c <printshared+0x88>)
 8000b28:	f000 fc9d 	bl	8001466 <HAL_GPIO_TogglePin>
	{
 8000b2c:	e7d1      	b.n	8000ad2 <printshared+0x1e>
 8000b2e:	bf00      	nop
 8000b30:	080054e0 	.word	0x080054e0
 8000b34:	24000030 	.word	0x24000030
 8000b38:	24000008 	.word	0x24000008
 8000b3c:	58021000 	.word	0x58021000

08000b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b46:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <HAL_MspInit+0x30>)
 8000b48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000b4c:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <HAL_MspInit+0x30>)
 8000b4e:	f043 0302 	orr.w	r3, r3, #2
 8000b52:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_MspInit+0x30>)
 8000b58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000b5c:	f003 0302 	and.w	r3, r3, #2
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	58024400 	.word	0x58024400

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <NMI_Handler+0x4>

08000b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7e:	e7fe      	b.n	8000b7e <HardFault_Handler+0x4>

08000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <MemManage_Handler+0x4>

08000b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8a:	e7fe      	b.n	8000b8a <BusFault_Handler+0x4>

08000b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <UsageFault_Handler+0x4>

08000b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc0:	f000 f954 	bl	8000e6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bcc:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bce:	4a23      	ldr	r2, [pc, #140]	; (8000c5c <MX_USART3_UART_Init+0x94>)
 8000bd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bd2:	4b21      	ldr	r3, [pc, #132]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bda:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000be0:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000be6:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bec:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bee:	220c      	movs	r2, #12
 8000bf0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf2:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf8:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bfe:	4b16      	ldr	r3, [pc, #88]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c04:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c10:	4811      	ldr	r0, [pc, #68]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c12:	f003 fac9 	bl	80041a8 <HAL_UART_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c1c:	f7ff fe44 	bl	80008a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c20:	2100      	movs	r1, #0
 8000c22:	480d      	ldr	r0, [pc, #52]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c24:	f004 fb59 	bl	80052da <HAL_UARTEx_SetTxFifoThreshold>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c2e:	f7ff fe3b 	bl	80008a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c32:	2100      	movs	r1, #0
 8000c34:	4808      	ldr	r0, [pc, #32]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c36:	f004 fb8e 	bl	8005356 <HAL_UARTEx_SetRxFifoThreshold>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c40:	f7ff fe32 	bl	80008a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c44:	4804      	ldr	r0, [pc, #16]	; (8000c58 <MX_USART3_UART_Init+0x90>)
 8000c46:	f004 fb0f 	bl	8005268 <HAL_UARTEx_DisableFifoMode>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c50:	f7ff fe2a 	bl	80008a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	24000030 	.word	0x24000030
 8000c5c:	40004800 	.word	0x40004800

08000c60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b0ba      	sub	sp, #232	; 0xe8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c68:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
 8000c76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c78:	f107 0310 	add.w	r3, r7, #16
 8000c7c:	22c0      	movs	r2, #192	; 0xc0
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4618      	mov	r0, r3
 8000c82:	f004 fbf5 	bl	8005470 <memset>
  if(uartHandle->Instance==USART3)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a27      	ldr	r2, [pc, #156]	; (8000d28 <HAL_UART_MspInit+0xc8>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d146      	bne.n	8000d1e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c90:	f04f 0202 	mov.w	r2, #2
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ca2:	f107 0310 	add.w	r3, r7, #16
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f001 fc52 	bl	8002550 <HAL_RCCEx_PeriphCLKConfig>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000cb2:	f7ff fdf9 	bl	80008a8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cb6:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <HAL_UART_MspInit+0xcc>)
 8000cb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000cbc:	4a1b      	ldr	r2, [pc, #108]	; (8000d2c <HAL_UART_MspInit+0xcc>)
 8000cbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cc2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000cc6:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <HAL_UART_MspInit+0xcc>)
 8000cc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ccc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_UART_MspInit+0xcc>)
 8000cd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cda:	4a14      	ldr	r2, [pc, #80]	; (8000d2c <HAL_UART_MspInit+0xcc>)
 8000cdc:	f043 0308 	orr.w	r3, r3, #8
 8000ce0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ce4:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <HAL_UART_MspInit+0xcc>)
 8000ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cea:	f003 0308 	and.w	r3, r3, #8
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cf2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000cf6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d0c:	2307      	movs	r3, #7
 8000d0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d12:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4805      	ldr	r0, [pc, #20]	; (8000d30 <HAL_UART_MspInit+0xd0>)
 8000d1a:	f000 f9db 	bl	80010d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000d1e:	bf00      	nop
 8000d20:	37e8      	adds	r7, #232	; 0xe8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40004800 	.word	0x40004800
 8000d2c:	58024400 	.word	0x58024400
 8000d30:	58020c00 	.word	0x58020c00

08000d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000d34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d38:	f7ff fc4c 	bl	80005d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d3c:	480c      	ldr	r0, [pc, #48]	; (8000d70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d3e:	490d      	ldr	r1, [pc, #52]	; (8000d74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d40:	4a0d      	ldr	r2, [pc, #52]	; (8000d78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d44:	e002      	b.n	8000d4c <LoopCopyDataInit>

08000d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d4a:	3304      	adds	r3, #4

08000d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d50:	d3f9      	bcc.n	8000d46 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d52:	4a0a      	ldr	r2, [pc, #40]	; (8000d7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d54:	4c0a      	ldr	r4, [pc, #40]	; (8000d80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d58:	e001      	b.n	8000d5e <LoopFillZerobss>

08000d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d5c:	3204      	adds	r2, #4

08000d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d60:	d3fb      	bcc.n	8000d5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d62:	f004 fb8d 	bl	8005480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d66:	f7ff fd0f 	bl	8000788 <main>
  bx  lr
 8000d6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d6c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000d70:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000d74:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8000d78:	0800553c 	.word	0x0800553c
  ldr r2, =_sbss
 8000d7c:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8000d80:	240000c8 	.word	0x240000c8

08000d84 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d84:	e7fe      	b.n	8000d84 <ADC3_IRQHandler>
	...

08000d88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d8e:	2003      	movs	r0, #3
 8000d90:	f000 f96e 	bl	8001070 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000d94:	f001 fa06 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <HAL_Init+0x68>)
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	0a1b      	lsrs	r3, r3, #8
 8000da0:	f003 030f 	and.w	r3, r3, #15
 8000da4:	4913      	ldr	r1, [pc, #76]	; (8000df4 <HAL_Init+0x6c>)
 8000da6:	5ccb      	ldrb	r3, [r1, r3]
 8000da8:	f003 031f 	and.w	r3, r3, #31
 8000dac:	fa22 f303 	lsr.w	r3, r2, r3
 8000db0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000db2:	4b0f      	ldr	r3, [pc, #60]	; (8000df0 <HAL_Init+0x68>)
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	f003 030f 	and.w	r3, r3, #15
 8000dba:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <HAL_Init+0x6c>)
 8000dbc:	5cd3      	ldrb	r3, [r2, r3]
 8000dbe:	f003 031f 	and.w	r3, r3, #31
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8000dc8:	4a0b      	ldr	r2, [pc, #44]	; (8000df8 <HAL_Init+0x70>)
 8000dca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000dcc:	4a0b      	ldr	r2, [pc, #44]	; (8000dfc <HAL_Init+0x74>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dd2:	200f      	movs	r0, #15
 8000dd4:	f000 f814 	bl	8000e00 <HAL_InitTick>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e002      	b.n	8000de8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000de2:	f7ff fead 	bl	8000b40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000de6:	2300      	movs	r3, #0
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	58024400 	.word	0x58024400
 8000df4:	080054f4 	.word	0x080054f4
 8000df8:	24000004 	.word	0x24000004
 8000dfc:	24000000 	.word	0x24000000

08000e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000e08:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <HAL_InitTick+0x60>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d101      	bne.n	8000e14 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	e021      	b.n	8000e58 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000e14:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <HAL_InitTick+0x64>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <HAL_InitTick+0x60>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 f945 	bl	80010ba <HAL_SYSTICK_Config>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
 8000e38:	e00e      	b.n	8000e58 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2b0f      	cmp	r3, #15
 8000e3e:	d80a      	bhi.n	8000e56 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e40:	2200      	movs	r2, #0
 8000e42:	6879      	ldr	r1, [r7, #4]
 8000e44:	f04f 30ff 	mov.w	r0, #4294967295
 8000e48:	f000 f91d 	bl	8001086 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e4c:	4a06      	ldr	r2, [pc, #24]	; (8000e68 <HAL_InitTick+0x68>)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e52:	2300      	movs	r3, #0
 8000e54:	e000      	b.n	8000e58 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	24000010 	.word	0x24000010
 8000e64:	24000000 	.word	0x24000000
 8000e68:	2400000c 	.word	0x2400000c

08000e6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e70:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <HAL_IncTick+0x20>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	461a      	mov	r2, r3
 8000e76:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <HAL_IncTick+0x24>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <HAL_IncTick+0x24>)
 8000e7e:	6013      	str	r3, [r2, #0]
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	24000010 	.word	0x24000010
 8000e90:	240000c4 	.word	0x240000c4

08000e94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return uwTick;
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <HAL_GetTick+0x14>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	240000c4 	.word	0x240000c4

08000eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb4:	f7ff ffee 	bl	8000e94 <HAL_GetTick>
 8000eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec4:	d005      	beq.n	8000ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	; (8000ef0 <HAL_Delay+0x44>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	461a      	mov	r2, r3
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	4413      	add	r3, r2
 8000ed0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ed2:	bf00      	nop
 8000ed4:	f7ff ffde 	bl	8000e94 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d8f7      	bhi.n	8000ed4 <HAL_Delay+0x28>
  {
  }
}
 8000ee4:	bf00      	nop
 8000ee6:	bf00      	nop
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	24000010 	.word	0x24000010

08000ef4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000ef8:	4b03      	ldr	r3, [pc, #12]	; (8000f08 <HAL_GetREVID+0x14>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	0c1b      	lsrs	r3, r3, #16
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	5c001000 	.word	0x5c001000

08000f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <__NVIC_SetPriorityGrouping+0x40>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f28:	4013      	ands	r3, r2
 8000f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <__NVIC_SetPriorityGrouping+0x44>)
 8000f36:	4313      	orrs	r3, r2
 8000f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f3a:	4a04      	ldr	r2, [pc, #16]	; (8000f4c <__NVIC_SetPriorityGrouping+0x40>)
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	60d3      	str	r3, [r2, #12]
}
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000ed00 	.word	0xe000ed00
 8000f50:	05fa0000 	.word	0x05fa0000

08000f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f58:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <__NVIC_GetPriorityGrouping+0x18>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	f003 0307 	and.w	r3, r3, #7
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	6039      	str	r1, [r7, #0]
 8000f7a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	db0a      	blt.n	8000f9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	490c      	ldr	r1, [pc, #48]	; (8000fbc <__NVIC_SetPriority+0x4c>)
 8000f8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f8e:	0112      	lsls	r2, r2, #4
 8000f90:	b2d2      	uxtb	r2, r2
 8000f92:	440b      	add	r3, r1
 8000f94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f98:	e00a      	b.n	8000fb0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	4908      	ldr	r1, [pc, #32]	; (8000fc0 <__NVIC_SetPriority+0x50>)
 8000fa0:	88fb      	ldrh	r3, [r7, #6]
 8000fa2:	f003 030f 	and.w	r3, r3, #15
 8000fa6:	3b04      	subs	r3, #4
 8000fa8:	0112      	lsls	r2, r2, #4
 8000faa:	b2d2      	uxtb	r2, r2
 8000fac:	440b      	add	r3, r1
 8000fae:	761a      	strb	r2, [r3, #24]
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	e000e100 	.word	0xe000e100
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b089      	sub	sp, #36	; 0x24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	f1c3 0307 	rsb	r3, r3, #7
 8000fde:	2b04      	cmp	r3, #4
 8000fe0:	bf28      	it	cs
 8000fe2:	2304      	movcs	r3, #4
 8000fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	3304      	adds	r3, #4
 8000fea:	2b06      	cmp	r3, #6
 8000fec:	d902      	bls.n	8000ff4 <NVIC_EncodePriority+0x30>
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3b03      	subs	r3, #3
 8000ff2:	e000      	b.n	8000ff6 <NVIC_EncodePriority+0x32>
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43da      	mvns	r2, r3
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	401a      	ands	r2, r3
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800100c:	f04f 31ff 	mov.w	r1, #4294967295
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	fa01 f303 	lsl.w	r3, r1, r3
 8001016:	43d9      	mvns	r1, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	4313      	orrs	r3, r2
         );
}
 800101e:	4618      	mov	r0, r3
 8001020:	3724      	adds	r7, #36	; 0x24
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	3b01      	subs	r3, #1
 8001038:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800103c:	d301      	bcc.n	8001042 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800103e:	2301      	movs	r3, #1
 8001040:	e00f      	b.n	8001062 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001042:	4a0a      	ldr	r2, [pc, #40]	; (800106c <SysTick_Config+0x40>)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3b01      	subs	r3, #1
 8001048:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800104a:	210f      	movs	r1, #15
 800104c:	f04f 30ff 	mov.w	r0, #4294967295
 8001050:	f7ff ff8e 	bl	8000f70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001054:	4b05      	ldr	r3, [pc, #20]	; (800106c <SysTick_Config+0x40>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105a:	4b04      	ldr	r3, [pc, #16]	; (800106c <SysTick_Config+0x40>)
 800105c:	2207      	movs	r2, #7
 800105e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001060:	2300      	movs	r3, #0
}
 8001062:	4618      	mov	r0, r3
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	e000e010 	.word	0xe000e010

08001070 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff ff47 	bl	8000f0c <__NVIC_SetPriorityGrouping>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b086      	sub	sp, #24
 800108a:	af00      	add	r7, sp, #0
 800108c:	4603      	mov	r3, r0
 800108e:	60b9      	str	r1, [r7, #8]
 8001090:	607a      	str	r2, [r7, #4]
 8001092:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001094:	f7ff ff5e 	bl	8000f54 <__NVIC_GetPriorityGrouping>
 8001098:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	68b9      	ldr	r1, [r7, #8]
 800109e:	6978      	ldr	r0, [r7, #20]
 80010a0:	f7ff ff90 	bl	8000fc4 <NVIC_EncodePriority>
 80010a4:	4602      	mov	r2, r0
 80010a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010aa:	4611      	mov	r1, r2
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff5f 	bl	8000f70 <__NVIC_SetPriority>
}
 80010b2:	bf00      	nop
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff ffb2 	bl	800102c <SysTick_Config>
 80010c8:	4603      	mov	r3, r0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b089      	sub	sp, #36	; 0x24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010de:	2300      	movs	r3, #0
 80010e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80010e2:	4b89      	ldr	r3, [pc, #548]	; (8001308 <HAL_GPIO_Init+0x234>)
 80010e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80010e6:	e194      	b.n	8001412 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	2101      	movs	r1, #1
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	fa01 f303 	lsl.w	r3, r1, r3
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	f000 8186 	beq.w	800140c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 0303 	and.w	r3, r3, #3
 8001108:	2b01      	cmp	r3, #1
 800110a:	d005      	beq.n	8001118 <HAL_GPIO_Init+0x44>
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f003 0303 	and.w	r3, r3, #3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d130      	bne.n	800117a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	2203      	movs	r2, #3
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	68da      	ldr	r2, [r3, #12]
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4313      	orrs	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800114e:	2201      	movs	r2, #1
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	43db      	mvns	r3, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	091b      	lsrs	r3, r3, #4
 8001164:	f003 0201 	and.w	r2, r3, #1
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4313      	orrs	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f003 0303 	and.w	r3, r3, #3
 8001182:	2b03      	cmp	r3, #3
 8001184:	d017      	beq.n	80011b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	2203      	movs	r2, #3
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	43db      	mvns	r3, r3
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	4013      	ands	r3, r2
 800119c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	689a      	ldr	r2, [r3, #8]
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f003 0303 	and.w	r3, r3, #3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d123      	bne.n	800120a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	08da      	lsrs	r2, r3, #3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	3208      	adds	r2, #8
 80011ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	220f      	movs	r2, #15
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4013      	ands	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	691a      	ldr	r2, [r3, #16]
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	f003 0307 	and.w	r3, r3, #7
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	08da      	lsrs	r2, r3, #3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3208      	adds	r2, #8
 8001204:	69b9      	ldr	r1, [r7, #24]
 8001206:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	2203      	movs	r2, #3
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	43db      	mvns	r3, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4013      	ands	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f003 0203 	and.w	r2, r3, #3
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001246:	2b00      	cmp	r3, #0
 8001248:	f000 80e0 	beq.w	800140c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124c:	4b2f      	ldr	r3, [pc, #188]	; (800130c <HAL_GPIO_Init+0x238>)
 800124e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001252:	4a2e      	ldr	r2, [pc, #184]	; (800130c <HAL_GPIO_Init+0x238>)
 8001254:	f043 0302 	orr.w	r3, r3, #2
 8001258:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800125c:	4b2b      	ldr	r3, [pc, #172]	; (800130c <HAL_GPIO_Init+0x238>)
 800125e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800126a:	4a29      	ldr	r2, [pc, #164]	; (8001310 <HAL_GPIO_Init+0x23c>)
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	089b      	lsrs	r3, r3, #2
 8001270:	3302      	adds	r3, #2
 8001272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001276:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	220f      	movs	r2, #15
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a20      	ldr	r2, [pc, #128]	; (8001314 <HAL_GPIO_Init+0x240>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d052      	beq.n	800133c <HAL_GPIO_Init+0x268>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a1f      	ldr	r2, [pc, #124]	; (8001318 <HAL_GPIO_Init+0x244>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d031      	beq.n	8001302 <HAL_GPIO_Init+0x22e>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a1e      	ldr	r2, [pc, #120]	; (800131c <HAL_GPIO_Init+0x248>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d02b      	beq.n	80012fe <HAL_GPIO_Init+0x22a>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a1d      	ldr	r2, [pc, #116]	; (8001320 <HAL_GPIO_Init+0x24c>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d025      	beq.n	80012fa <HAL_GPIO_Init+0x226>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a1c      	ldr	r2, [pc, #112]	; (8001324 <HAL_GPIO_Init+0x250>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d01f      	beq.n	80012f6 <HAL_GPIO_Init+0x222>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a1b      	ldr	r2, [pc, #108]	; (8001328 <HAL_GPIO_Init+0x254>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d019      	beq.n	80012f2 <HAL_GPIO_Init+0x21e>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a1a      	ldr	r2, [pc, #104]	; (800132c <HAL_GPIO_Init+0x258>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d013      	beq.n	80012ee <HAL_GPIO_Init+0x21a>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a19      	ldr	r2, [pc, #100]	; (8001330 <HAL_GPIO_Init+0x25c>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d00d      	beq.n	80012ea <HAL_GPIO_Init+0x216>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a18      	ldr	r2, [pc, #96]	; (8001334 <HAL_GPIO_Init+0x260>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d007      	beq.n	80012e6 <HAL_GPIO_Init+0x212>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a17      	ldr	r2, [pc, #92]	; (8001338 <HAL_GPIO_Init+0x264>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d101      	bne.n	80012e2 <HAL_GPIO_Init+0x20e>
 80012de:	2309      	movs	r3, #9
 80012e0:	e02d      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012e2:	230a      	movs	r3, #10
 80012e4:	e02b      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012e6:	2308      	movs	r3, #8
 80012e8:	e029      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012ea:	2307      	movs	r3, #7
 80012ec:	e027      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012ee:	2306      	movs	r3, #6
 80012f0:	e025      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012f2:	2305      	movs	r3, #5
 80012f4:	e023      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012f6:	2304      	movs	r3, #4
 80012f8:	e021      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012fa:	2303      	movs	r3, #3
 80012fc:	e01f      	b.n	800133e <HAL_GPIO_Init+0x26a>
 80012fe:	2302      	movs	r3, #2
 8001300:	e01d      	b.n	800133e <HAL_GPIO_Init+0x26a>
 8001302:	2301      	movs	r3, #1
 8001304:	e01b      	b.n	800133e <HAL_GPIO_Init+0x26a>
 8001306:	bf00      	nop
 8001308:	58000080 	.word	0x58000080
 800130c:	58024400 	.word	0x58024400
 8001310:	58000400 	.word	0x58000400
 8001314:	58020000 	.word	0x58020000
 8001318:	58020400 	.word	0x58020400
 800131c:	58020800 	.word	0x58020800
 8001320:	58020c00 	.word	0x58020c00
 8001324:	58021000 	.word	0x58021000
 8001328:	58021400 	.word	0x58021400
 800132c:	58021800 	.word	0x58021800
 8001330:	58021c00 	.word	0x58021c00
 8001334:	58022000 	.word	0x58022000
 8001338:	58022400 	.word	0x58022400
 800133c:	2300      	movs	r3, #0
 800133e:	69fa      	ldr	r2, [r7, #28]
 8001340:	f002 0203 	and.w	r2, r2, #3
 8001344:	0092      	lsls	r2, r2, #2
 8001346:	4093      	lsls	r3, r2
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800134e:	4938      	ldr	r1, [pc, #224]	; (8001430 <HAL_GPIO_Init+0x35c>)
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	089b      	lsrs	r3, r3, #2
 8001354:	3302      	adds	r3, #2
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800135c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	43db      	mvns	r3, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4013      	ands	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d003      	beq.n	8001382 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001382:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800138a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	43db      	mvns	r3, r3
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	4013      	ands	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d003      	beq.n	80013b0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80013b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d003      	beq.n	80013dc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	4313      	orrs	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	3301      	adds	r3, #1
 8001410:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	fa22 f303 	lsr.w	r3, r2, r3
 800141c:	2b00      	cmp	r3, #0
 800141e:	f47f ae63 	bne.w	80010e8 <HAL_GPIO_Init+0x14>
  }
}
 8001422:	bf00      	nop
 8001424:	bf00      	nop
 8001426:	3724      	adds	r7, #36	; 0x24
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	58000400 	.word	0x58000400

08001434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	460b      	mov	r3, r1
 800143e:	807b      	strh	r3, [r7, #2]
 8001440:	4613      	mov	r3, r2
 8001442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001444:	787b      	ldrb	r3, [r7, #1]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800144a:	887a      	ldrh	r2, [r7, #2]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001450:	e003      	b.n	800145a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001452:	887b      	ldrh	r3, [r7, #2]
 8001454:	041a      	lsls	r2, r3, #16
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	619a      	str	r2, [r3, #24]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001466:	b480      	push	{r7}
 8001468:	b085      	sub	sp, #20
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
 800146e:	460b      	mov	r3, r1
 8001470:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001478:	887a      	ldrh	r2, [r7, #2]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	4013      	ands	r3, r2
 800147e:	041a      	lsls	r2, r3, #16
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	43d9      	mvns	r1, r3
 8001484:	887b      	ldrh	r3, [r7, #2]
 8001486:	400b      	ands	r3, r1
 8001488:	431a      	orrs	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	619a      	str	r2, [r3, #24]
}
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
	...

0800149c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80014a4:	4a08      	ldr	r2, [pc, #32]	; (80014c8 <HAL_HSEM_FastTake+0x2c>)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3320      	adds	r3, #32
 80014aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ae:	4a07      	ldr	r2, [pc, #28]	; (80014cc <HAL_HSEM_FastTake+0x30>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d101      	bne.n	80014b8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e000      	b.n	80014ba <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	58026400 	.word	0x58026400
 80014cc:	80000300 	.word	0x80000300

080014d0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80014d8:	4b29      	ldr	r3, [pc, #164]	; (8001580 <HAL_PWREx_ConfigSupply+0xb0>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	f003 0307 	and.w	r3, r3, #7
 80014e0:	2b06      	cmp	r3, #6
 80014e2:	d00a      	beq.n	80014fa <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80014e4:	4b26      	ldr	r3, [pc, #152]	; (8001580 <HAL_PWREx_ConfigSupply+0xb0>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d001      	beq.n	80014f6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e040      	b.n	8001578 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80014f6:	2300      	movs	r3, #0
 80014f8:	e03e      	b.n	8001578 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80014fa:	4b21      	ldr	r3, [pc, #132]	; (8001580 <HAL_PWREx_ConfigSupply+0xb0>)
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001502:	491f      	ldr	r1, [pc, #124]	; (8001580 <HAL_PWREx_ConfigSupply+0xb0>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4313      	orrs	r3, r2
 8001508:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800150a:	f7ff fcc3 	bl	8000e94 <HAL_GetTick>
 800150e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001510:	e009      	b.n	8001526 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001512:	f7ff fcbf 	bl	8000e94 <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001520:	d901      	bls.n	8001526 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e028      	b.n	8001578 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001526:	4b16      	ldr	r3, [pc, #88]	; (8001580 <HAL_PWREx_ConfigSupply+0xb0>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800152e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001532:	d1ee      	bne.n	8001512 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b1e      	cmp	r3, #30
 8001538:	d008      	beq.n	800154c <HAL_PWREx_ConfigSupply+0x7c>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b2e      	cmp	r3, #46	; 0x2e
 800153e:	d005      	beq.n	800154c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b1d      	cmp	r3, #29
 8001544:	d002      	beq.n	800154c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b2d      	cmp	r3, #45	; 0x2d
 800154a:	d114      	bne.n	8001576 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800154c:	f7ff fca2 	bl	8000e94 <HAL_GetTick>
 8001550:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001552:	e009      	b.n	8001568 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001554:	f7ff fc9e 	bl	8000e94 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001562:	d901      	bls.n	8001568 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e007      	b.n	8001578 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001568:	4b05      	ldr	r3, [pc, #20]	; (8001580 <HAL_PWREx_ConfigSupply+0xb0>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001574:	d1ee      	bne.n	8001554 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001576:	2300      	movs	r3, #0
}
 8001578:	4618      	mov	r0, r3
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	58024800 	.word	0x58024800

08001584 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08c      	sub	sp, #48	; 0x30
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d102      	bne.n	8001598 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	f000 bc48 	b.w	8001e28 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	f000 8088 	beq.w	80016b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015a6:	4b99      	ldr	r3, [pc, #612]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80015a8:	691b      	ldr	r3, [r3, #16]
 80015aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80015ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80015b0:	4b96      	ldr	r3, [pc, #600]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80015b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80015b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015b8:	2b10      	cmp	r3, #16
 80015ba:	d007      	beq.n	80015cc <HAL_RCC_OscConfig+0x48>
 80015bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015be:	2b18      	cmp	r3, #24
 80015c0:	d111      	bne.n	80015e6 <HAL_RCC_OscConfig+0x62>
 80015c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015c4:	f003 0303 	and.w	r3, r3, #3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d10c      	bne.n	80015e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015cc:	4b8f      	ldr	r3, [pc, #572]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d06d      	beq.n	80016b4 <HAL_RCC_OscConfig+0x130>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d169      	bne.n	80016b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	f000 bc21 	b.w	8001e28 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015ee:	d106      	bne.n	80015fe <HAL_RCC_OscConfig+0x7a>
 80015f0:	4b86      	ldr	r3, [pc, #536]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a85      	ldr	r2, [pc, #532]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80015f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015fa:	6013      	str	r3, [r2, #0]
 80015fc:	e02e      	b.n	800165c <HAL_RCC_OscConfig+0xd8>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10c      	bne.n	8001620 <HAL_RCC_OscConfig+0x9c>
 8001606:	4b81      	ldr	r3, [pc, #516]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a80      	ldr	r2, [pc, #512]	; (800180c <HAL_RCC_OscConfig+0x288>)
 800160c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001610:	6013      	str	r3, [r2, #0]
 8001612:	4b7e      	ldr	r3, [pc, #504]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a7d      	ldr	r2, [pc, #500]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001618:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	e01d      	b.n	800165c <HAL_RCC_OscConfig+0xd8>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0xc0>
 800162a:	4b78      	ldr	r3, [pc, #480]	; (800180c <HAL_RCC_OscConfig+0x288>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a77      	ldr	r2, [pc, #476]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001630:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	4b75      	ldr	r3, [pc, #468]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a74      	ldr	r2, [pc, #464]	; (800180c <HAL_RCC_OscConfig+0x288>)
 800163c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e00b      	b.n	800165c <HAL_RCC_OscConfig+0xd8>
 8001644:	4b71      	ldr	r3, [pc, #452]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a70      	ldr	r2, [pc, #448]	; (800180c <HAL_RCC_OscConfig+0x288>)
 800164a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800164e:	6013      	str	r3, [r2, #0]
 8001650:	4b6e      	ldr	r3, [pc, #440]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a6d      	ldr	r2, [pc, #436]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001656:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800165a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d013      	beq.n	800168c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001664:	f7ff fc16 	bl	8000e94 <HAL_GetTick>
 8001668:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800166c:	f7ff fc12 	bl	8000e94 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b64      	cmp	r3, #100	; 0x64
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e3d4      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800167e:	4b63      	ldr	r3, [pc, #396]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0xe8>
 800168a:	e014      	b.n	80016b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168c:	f7ff fc02 	bl	8000e94 <HAL_GetTick>
 8001690:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001694:	f7ff fbfe 	bl	8000e94 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b64      	cmp	r3, #100	; 0x64
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e3c0      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016a6:	4b59      	ldr	r3, [pc, #356]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0x110>
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 80ca 	beq.w	8001858 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016c4:	4b51      	ldr	r3, [pc, #324]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80016cc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80016ce:	4b4f      	ldr	r3, [pc, #316]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80016d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d007      	beq.n	80016ea <HAL_RCC_OscConfig+0x166>
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	2b18      	cmp	r3, #24
 80016de:	d156      	bne.n	800178e <HAL_RCC_OscConfig+0x20a>
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f003 0303 	and.w	r3, r3, #3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d151      	bne.n	800178e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016ea:	4b48      	ldr	r3, [pc, #288]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d005      	beq.n	8001702 <HAL_RCC_OscConfig+0x17e>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e392      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001702:	4b42      	ldr	r3, [pc, #264]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f023 0219 	bic.w	r2, r3, #25
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	493f      	ldr	r1, [pc, #252]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001710:	4313      	orrs	r3, r2
 8001712:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001714:	f7ff fbbe 	bl	8000e94 <HAL_GetTick>
 8001718:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800171c:	f7ff fbba 	bl	8000e94 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e37c      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800172e:	4b37      	ldr	r3, [pc, #220]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0304 	and.w	r3, r3, #4
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0f0      	beq.n	800171c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173a:	f7ff fbdb 	bl	8000ef4 <HAL_GetREVID>
 800173e:	4603      	mov	r3, r0
 8001740:	f241 0203 	movw	r2, #4099	; 0x1003
 8001744:	4293      	cmp	r3, r2
 8001746:	d817      	bhi.n	8001778 <HAL_RCC_OscConfig+0x1f4>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	691b      	ldr	r3, [r3, #16]
 800174c:	2b40      	cmp	r3, #64	; 0x40
 800174e:	d108      	bne.n	8001762 <HAL_RCC_OscConfig+0x1de>
 8001750:	4b2e      	ldr	r3, [pc, #184]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001758:	4a2c      	ldr	r2, [pc, #176]	; (800180c <HAL_RCC_OscConfig+0x288>)
 800175a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800175e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001760:	e07a      	b.n	8001858 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001762:	4b2a      	ldr	r3, [pc, #168]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	031b      	lsls	r3, r3, #12
 8001770:	4926      	ldr	r1, [pc, #152]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001772:	4313      	orrs	r3, r2
 8001774:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001776:	e06f      	b.n	8001858 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001778:	4b24      	ldr	r3, [pc, #144]	; (800180c <HAL_RCC_OscConfig+0x288>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	061b      	lsls	r3, r3, #24
 8001786:	4921      	ldr	r1, [pc, #132]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001788:	4313      	orrs	r3, r2
 800178a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800178c:	e064      	b.n	8001858 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d047      	beq.n	8001826 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001796:	4b1d      	ldr	r3, [pc, #116]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f023 0219 	bic.w	r2, r3, #25
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	491a      	ldr	r1, [pc, #104]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a8:	f7ff fb74 	bl	8000e94 <HAL_GetTick>
 80017ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017ae:	e008      	b.n	80017c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017b0:	f7ff fb70 	bl	8000e94 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e332      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017c2:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d0f0      	beq.n	80017b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ce:	f7ff fb91 	bl	8000ef4 <HAL_GetREVID>
 80017d2:	4603      	mov	r3, r0
 80017d4:	f241 0203 	movw	r2, #4099	; 0x1003
 80017d8:	4293      	cmp	r3, r2
 80017da:	d819      	bhi.n	8001810 <HAL_RCC_OscConfig+0x28c>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	2b40      	cmp	r3, #64	; 0x40
 80017e2:	d108      	bne.n	80017f6 <HAL_RCC_OscConfig+0x272>
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80017ec:	4a07      	ldr	r2, [pc, #28]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80017ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f2:	6053      	str	r3, [r2, #4]
 80017f4:	e030      	b.n	8001858 <HAL_RCC_OscConfig+0x2d4>
 80017f6:	4b05      	ldr	r3, [pc, #20]	; (800180c <HAL_RCC_OscConfig+0x288>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	031b      	lsls	r3, r3, #12
 8001804:	4901      	ldr	r1, [pc, #4]	; (800180c <HAL_RCC_OscConfig+0x288>)
 8001806:	4313      	orrs	r3, r2
 8001808:	604b      	str	r3, [r1, #4]
 800180a:	e025      	b.n	8001858 <HAL_RCC_OscConfig+0x2d4>
 800180c:	58024400 	.word	0x58024400
 8001810:	4b9a      	ldr	r3, [pc, #616]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	061b      	lsls	r3, r3, #24
 800181e:	4997      	ldr	r1, [pc, #604]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001820:	4313      	orrs	r3, r2
 8001822:	604b      	str	r3, [r1, #4]
 8001824:	e018      	b.n	8001858 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001826:	4b95      	ldr	r3, [pc, #596]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a94      	ldr	r2, [pc, #592]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 800182c:	f023 0301 	bic.w	r3, r3, #1
 8001830:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001832:	f7ff fb2f 	bl	8000e94 <HAL_GetTick>
 8001836:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001838:	e008      	b.n	800184c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800183a:	f7ff fb2b 	bl	8000e94 <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e2ed      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800184c:	4b8b      	ldr	r3, [pc, #556]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1f0      	bne.n	800183a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0310 	and.w	r3, r3, #16
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 80a9 	beq.w	80019b8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001866:	4b85      	ldr	r3, [pc, #532]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800186e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001870:	4b82      	ldr	r3, [pc, #520]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001874:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	2b08      	cmp	r3, #8
 800187a:	d007      	beq.n	800188c <HAL_RCC_OscConfig+0x308>
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	2b18      	cmp	r3, #24
 8001880:	d13a      	bne.n	80018f8 <HAL_RCC_OscConfig+0x374>
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	f003 0303 	and.w	r3, r3, #3
 8001888:	2b01      	cmp	r3, #1
 800188a:	d135      	bne.n	80018f8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800188c:	4b7b      	ldr	r3, [pc, #492]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001894:	2b00      	cmp	r3, #0
 8001896:	d005      	beq.n	80018a4 <HAL_RCC_OscConfig+0x320>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69db      	ldr	r3, [r3, #28]
 800189c:	2b80      	cmp	r3, #128	; 0x80
 800189e:	d001      	beq.n	80018a4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e2c1      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018a4:	f7ff fb26 	bl	8000ef4 <HAL_GetREVID>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f241 0203 	movw	r2, #4099	; 0x1003
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d817      	bhi.n	80018e2 <HAL_RCC_OscConfig+0x35e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a1b      	ldr	r3, [r3, #32]
 80018b6:	2b20      	cmp	r3, #32
 80018b8:	d108      	bne.n	80018cc <HAL_RCC_OscConfig+0x348>
 80018ba:	4b70      	ldr	r3, [pc, #448]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80018c2:	4a6e      	ldr	r2, [pc, #440]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80018c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80018c8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018ca:	e075      	b.n	80019b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018cc:	4b6b      	ldr	r3, [pc, #428]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a1b      	ldr	r3, [r3, #32]
 80018d8:	069b      	lsls	r3, r3, #26
 80018da:	4968      	ldr	r1, [pc, #416]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80018dc:	4313      	orrs	r3, r2
 80018de:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018e0:	e06a      	b.n	80019b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018e2:	4b66      	ldr	r3, [pc, #408]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	061b      	lsls	r3, r3, #24
 80018f0:	4962      	ldr	r1, [pc, #392]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018f6:	e05f      	b.n	80019b8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d042      	beq.n	8001986 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001900:	4b5e      	ldr	r3, [pc, #376]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a5d      	ldr	r2, [pc, #372]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001906:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800190a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800190c:	f7ff fac2 	bl	8000e94 <HAL_GetTick>
 8001910:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001914:	f7ff fabe 	bl	8000e94 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b02      	cmp	r3, #2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e280      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001926:	4b55      	ldr	r3, [pc, #340]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800192e:	2b00      	cmp	r3, #0
 8001930:	d0f0      	beq.n	8001914 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001932:	f7ff fadf 	bl	8000ef4 <HAL_GetREVID>
 8001936:	4603      	mov	r3, r0
 8001938:	f241 0203 	movw	r2, #4099	; 0x1003
 800193c:	4293      	cmp	r3, r2
 800193e:	d817      	bhi.n	8001970 <HAL_RCC_OscConfig+0x3ec>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	2b20      	cmp	r3, #32
 8001946:	d108      	bne.n	800195a <HAL_RCC_OscConfig+0x3d6>
 8001948:	4b4c      	ldr	r3, [pc, #304]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001950:	4a4a      	ldr	r2, [pc, #296]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001952:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001956:	6053      	str	r3, [r2, #4]
 8001958:	e02e      	b.n	80019b8 <HAL_RCC_OscConfig+0x434>
 800195a:	4b48      	ldr	r3, [pc, #288]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a1b      	ldr	r3, [r3, #32]
 8001966:	069b      	lsls	r3, r3, #26
 8001968:	4944      	ldr	r1, [pc, #272]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 800196a:	4313      	orrs	r3, r2
 800196c:	604b      	str	r3, [r1, #4]
 800196e:	e023      	b.n	80019b8 <HAL_RCC_OscConfig+0x434>
 8001970:	4b42      	ldr	r3, [pc, #264]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	061b      	lsls	r3, r3, #24
 800197e:	493f      	ldr	r1, [pc, #252]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001980:	4313      	orrs	r3, r2
 8001982:	60cb      	str	r3, [r1, #12]
 8001984:	e018      	b.n	80019b8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001986:	4b3d      	ldr	r3, [pc, #244]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a3c      	ldr	r2, [pc, #240]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 800198c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001992:	f7ff fa7f 	bl	8000e94 <HAL_GetTick>
 8001996:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800199a:	f7ff fa7b 	bl	8000e94 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e23d      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80019ac:	4b33      	ldr	r3, [pc, #204]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f0      	bne.n	800199a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d036      	beq.n	8001a32 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d019      	beq.n	8001a00 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019cc:	4b2b      	ldr	r3, [pc, #172]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80019ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019d0:	4a2a      	ldr	r2, [pc, #168]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019d8:	f7ff fa5c 	bl	8000e94 <HAL_GetTick>
 80019dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e0:	f7ff fa58 	bl	8000e94 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e21a      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019f2:	4b22      	ldr	r3, [pc, #136]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 80019f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f0      	beq.n	80019e0 <HAL_RCC_OscConfig+0x45c>
 80019fe:	e018      	b.n	8001a32 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a00:	4b1e      	ldr	r3, [pc, #120]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001a02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a04:	4a1d      	ldr	r2, [pc, #116]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001a06:	f023 0301 	bic.w	r3, r3, #1
 8001a0a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a0c:	f7ff fa42 	bl	8000e94 <HAL_GetTick>
 8001a10:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a14:	f7ff fa3e 	bl	8000e94 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e200      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001a28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0320 	and.w	r3, r3, #32
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d039      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d01c      	beq.n	8001a80 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001a46:	4b0d      	ldr	r3, [pc, #52]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a0c      	ldr	r2, [pc, #48]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001a4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a50:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001a52:	f7ff fa1f 	bl	8000e94 <HAL_GetTick>
 8001a56:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a5a:	f7ff fa1b 	bl	8000e94 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e1dd      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a6c:	4b03      	ldr	r3, [pc, #12]	; (8001a7c <HAL_RCC_OscConfig+0x4f8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x4d6>
 8001a78:	e01b      	b.n	8001ab2 <HAL_RCC_OscConfig+0x52e>
 8001a7a:	bf00      	nop
 8001a7c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a80:	4b9b      	ldr	r3, [pc, #620]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a9a      	ldr	r2, [pc, #616]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001a86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001a8a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001a8c:	f7ff fa02 	bl	8000e94 <HAL_GetTick>
 8001a90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a94:	f7ff f9fe 	bl	8000e94 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e1c0      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001aa6:	4b92      	ldr	r3, [pc, #584]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1f0      	bne.n	8001a94 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 8081 	beq.w	8001bc2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ac0:	4b8c      	ldr	r3, [pc, #560]	; (8001cf4 <HAL_RCC_OscConfig+0x770>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a8b      	ldr	r2, [pc, #556]	; (8001cf4 <HAL_RCC_OscConfig+0x770>)
 8001ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001acc:	f7ff f9e2 	bl	8000e94 <HAL_GetTick>
 8001ad0:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad4:	f7ff f9de 	bl	8000e94 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	; 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e1a0      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ae6:	4b83      	ldr	r3, [pc, #524]	; (8001cf4 <HAL_RCC_OscConfig+0x770>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d106      	bne.n	8001b08 <HAL_RCC_OscConfig+0x584>
 8001afa:	4b7d      	ldr	r3, [pc, #500]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001afe:	4a7c      	ldr	r2, [pc, #496]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	6713      	str	r3, [r2, #112]	; 0x70
 8001b06:	e02d      	b.n	8001b64 <HAL_RCC_OscConfig+0x5e0>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d10c      	bne.n	8001b2a <HAL_RCC_OscConfig+0x5a6>
 8001b10:	4b77      	ldr	r3, [pc, #476]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b14:	4a76      	ldr	r2, [pc, #472]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b16:	f023 0301 	bic.w	r3, r3, #1
 8001b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b1c:	4b74      	ldr	r3, [pc, #464]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b20:	4a73      	ldr	r2, [pc, #460]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b22:	f023 0304 	bic.w	r3, r3, #4
 8001b26:	6713      	str	r3, [r2, #112]	; 0x70
 8001b28:	e01c      	b.n	8001b64 <HAL_RCC_OscConfig+0x5e0>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	2b05      	cmp	r3, #5
 8001b30:	d10c      	bne.n	8001b4c <HAL_RCC_OscConfig+0x5c8>
 8001b32:	4b6f      	ldr	r3, [pc, #444]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b36:	4a6e      	ldr	r2, [pc, #440]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b38:	f043 0304 	orr.w	r3, r3, #4
 8001b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b3e:	4b6c      	ldr	r3, [pc, #432]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b42:	4a6b      	ldr	r2, [pc, #428]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6713      	str	r3, [r2, #112]	; 0x70
 8001b4a:	e00b      	b.n	8001b64 <HAL_RCC_OscConfig+0x5e0>
 8001b4c:	4b68      	ldr	r3, [pc, #416]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b50:	4a67      	ldr	r2, [pc, #412]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b52:	f023 0301 	bic.w	r3, r3, #1
 8001b56:	6713      	str	r3, [r2, #112]	; 0x70
 8001b58:	4b65      	ldr	r3, [pc, #404]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	4a64      	ldr	r2, [pc, #400]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b5e:	f023 0304 	bic.w	r3, r3, #4
 8001b62:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d015      	beq.n	8001b98 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b6c:	f7ff f992 	bl	8000e94 <HAL_GetTick>
 8001b70:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b72:	e00a      	b.n	8001b8a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b74:	f7ff f98e 	bl	8000e94 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e14e      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b8a:	4b59      	ldr	r3, [pc, #356]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0ee      	beq.n	8001b74 <HAL_RCC_OscConfig+0x5f0>
 8001b96:	e014      	b.n	8001bc2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b98:	f7ff f97c 	bl	8000e94 <HAL_GetTick>
 8001b9c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b9e:	e00a      	b.n	8001bb6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba0:	f7ff f978 	bl	8000e94 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e138      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001bb6:	4b4e      	ldr	r3, [pc, #312]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1ee      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 812d 	beq.w	8001e26 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001bcc:	4b48      	ldr	r3, [pc, #288]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bd4:	2b18      	cmp	r3, #24
 8001bd6:	f000 80bd 	beq.w	8001d54 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	f040 809e 	bne.w	8001d20 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be4:	4b42      	ldr	r3, [pc, #264]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a41      	ldr	r2, [pc, #260]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001bea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001bee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf0:	f7ff f950 	bl	8000e94 <HAL_GetTick>
 8001bf4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf8:	f7ff f94c 	bl	8000e94 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e10e      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001c0a:	4b39      	ldr	r3, [pc, #228]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c16:	4b36      	ldr	r3, [pc, #216]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c1a:	4b37      	ldr	r3, [pc, #220]	; (8001cf8 <HAL_RCC_OscConfig+0x774>)
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001c26:	0112      	lsls	r2, r2, #4
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	4931      	ldr	r1, [pc, #196]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	628b      	str	r3, [r1, #40]	; 0x28
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c34:	3b01      	subs	r3, #1
 8001c36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	025b      	lsls	r3, r3, #9
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	431a      	orrs	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	041b      	lsls	r3, r3, #16
 8001c4e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001c52:	431a      	orrs	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	061b      	lsls	r3, r3, #24
 8001c5c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001c60:	4923      	ldr	r1, [pc, #140]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c62:	4313      	orrs	r3, r2
 8001c64:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001c66:	4b22      	ldr	r3, [pc, #136]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c6a:	4a21      	ldr	r2, [pc, #132]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c6c:	f023 0301 	bic.w	r3, r3, #1
 8001c70:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001c72:	4b1f      	ldr	r3, [pc, #124]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c76:	4b21      	ldr	r3, [pc, #132]	; (8001cfc <HAL_RCC_OscConfig+0x778>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c7e:	00d2      	lsls	r2, r2, #3
 8001c80:	491b      	ldr	r1, [pc, #108]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8a:	f023 020c 	bic.w	r2, r3, #12
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4917      	ldr	r1, [pc, #92]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001c98:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9c:	f023 0202 	bic.w	r2, r3, #2
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca4:	4912      	ldr	r1, [pc, #72]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001caa:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cae:	4a10      	ldr	r2, [pc, #64]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cb4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cba:	4a0d      	ldr	r2, [pc, #52]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001cc2:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ccc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001cce:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd2:	4a07      	ldr	r2, [pc, #28]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cda:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a04      	ldr	r2, [pc, #16]	; (8001cf0 <HAL_RCC_OscConfig+0x76c>)
 8001ce0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ce4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce6:	f7ff f8d5 	bl	8000e94 <HAL_GetTick>
 8001cea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001cec:	e011      	b.n	8001d12 <HAL_RCC_OscConfig+0x78e>
 8001cee:	bf00      	nop
 8001cf0:	58024400 	.word	0x58024400
 8001cf4:	58024800 	.word	0x58024800
 8001cf8:	fffffc0c 	.word	0xfffffc0c
 8001cfc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d00:	f7ff f8c8 	bl	8000e94 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e08a      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d12:	4b47      	ldr	r3, [pc, #284]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d0f0      	beq.n	8001d00 <HAL_RCC_OscConfig+0x77c>
 8001d1e:	e082      	b.n	8001e26 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d20:	4b43      	ldr	r3, [pc, #268]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a42      	ldr	r2, [pc, #264]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2c:	f7ff f8b2 	bl	8000e94 <HAL_GetTick>
 8001d30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d34:	f7ff f8ae 	bl	8000e94 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e070      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d46:	4b3a      	ldr	r3, [pc, #232]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1f0      	bne.n	8001d34 <HAL_RCC_OscConfig+0x7b0>
 8001d52:	e068      	b.n	8001e26 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001d54:	4b36      	ldr	r3, [pc, #216]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d58:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001d5a:	4b35      	ldr	r3, [pc, #212]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d031      	beq.n	8001dcc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	f003 0203 	and.w	r2, r3, #3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d12a      	bne.n	8001dcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	091b      	lsrs	r3, r3, #4
 8001d7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d122      	bne.n	8001dcc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d90:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d11a      	bne.n	8001dcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	0a5b      	lsrs	r3, r3, #9
 8001d9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d111      	bne.n	8001dcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	0c1b      	lsrs	r3, r3, #16
 8001dac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d108      	bne.n	8001dcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	0e1b      	lsrs	r3, r3, #24
 8001dbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e02b      	b.n	8001e28 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001dd0:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dd4:	08db      	lsrs	r3, r3, #3
 8001dd6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001dda:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d01f      	beq.n	8001e26 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001de6:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dea:	4a11      	ldr	r2, [pc, #68]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001dec:	f023 0301 	bic.w	r3, r3, #1
 8001df0:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001df2:	f7ff f84f 	bl	8000e94 <HAL_GetTick>
 8001df6:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001df8:	bf00      	nop
 8001dfa:	f7ff f84b 	bl	8000e94 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d0f9      	beq.n	8001dfa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001e08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <HAL_RCC_OscConfig+0x8b0>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e12:	00d2      	lsls	r2, r2, #3
 8001e14:	4906      	ldr	r1, [pc, #24]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001e1a:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1e:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <HAL_RCC_OscConfig+0x8ac>)
 8001e20:	f043 0301 	orr.w	r3, r3, #1
 8001e24:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3730      	adds	r7, #48	; 0x30
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	58024400 	.word	0x58024400
 8001e34:	ffff0007 	.word	0xffff0007

08001e38 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d101      	bne.n	8001e4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e19c      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e4c:	4b8a      	ldr	r3, [pc, #552]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 030f 	and.w	r3, r3, #15
 8001e54:	683a      	ldr	r2, [r7, #0]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d910      	bls.n	8001e7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5a:	4b87      	ldr	r3, [pc, #540]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f023 020f 	bic.w	r2, r3, #15
 8001e62:	4985      	ldr	r1, [pc, #532]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6a:	4b83      	ldr	r3, [pc, #524]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d001      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e184      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0304 	and.w	r3, r3, #4
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d010      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	4b7b      	ldr	r3, [pc, #492]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d908      	bls.n	8001eaa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e98:	4b78      	ldr	r3, [pc, #480]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	4975      	ldr	r1, [pc, #468]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d010      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	4b70      	ldr	r3, [pc, #448]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d908      	bls.n	8001ed8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001ec6:	4b6d      	ldr	r3, [pc, #436]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	496a      	ldr	r1, [pc, #424]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0310 	and.w	r3, r3, #16
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d010      	beq.n	8001f06 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	699a      	ldr	r2, [r3, #24]
 8001ee8:	4b64      	ldr	r3, [pc, #400]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d908      	bls.n	8001f06 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001ef4:	4b61      	ldr	r3, [pc, #388]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	495e      	ldr	r1, [pc, #376]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0320 	and.w	r3, r3, #32
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d010      	beq.n	8001f34 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	69da      	ldr	r2, [r3, #28]
 8001f16:	4b59      	ldr	r3, [pc, #356]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d908      	bls.n	8001f34 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001f22:	4b56      	ldr	r3, [pc, #344]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	4953      	ldr	r1, [pc, #332]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d010      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	68da      	ldr	r2, [r3, #12]
 8001f44:	4b4d      	ldr	r3, [pc, #308]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f003 030f 	and.w	r3, r3, #15
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d908      	bls.n	8001f62 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f50:	4b4a      	ldr	r3, [pc, #296]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	f023 020f 	bic.w	r2, r3, #15
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	4947      	ldr	r1, [pc, #284]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d055      	beq.n	800201a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001f6e:	4b43      	ldr	r3, [pc, #268]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f70:	699b      	ldr	r3, [r3, #24]
 8001f72:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	4940      	ldr	r1, [pc, #256]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d107      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f88:	4b3c      	ldr	r3, [pc, #240]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d121      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e0f6      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b03      	cmp	r3, #3
 8001f9e:	d107      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fa0:	4b36      	ldr	r3, [pc, #216]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d115      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e0ea      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d107      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fb8:	4b30      	ldr	r3, [pc, #192]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d109      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e0de      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fc8:	4b2c      	ldr	r3, [pc, #176]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e0d6      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fd8:	4b28      	ldr	r3, [pc, #160]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	f023 0207 	bic.w	r2, r3, #7
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	4925      	ldr	r1, [pc, #148]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fea:	f7fe ff53 	bl	8000e94 <HAL_GetTick>
 8001fee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff0:	e00a      	b.n	8002008 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff2:	f7fe ff4f 	bl	8000e94 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002000:	4293      	cmp	r3, r2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e0be      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002008:	4b1c      	ldr	r3, [pc, #112]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	429a      	cmp	r2, r3
 8002018:	d1eb      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d010      	beq.n	8002048 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68da      	ldr	r2, [r3, #12]
 800202a:	4b14      	ldr	r3, [pc, #80]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	f003 030f 	and.w	r3, r3, #15
 8002032:	429a      	cmp	r2, r3
 8002034:	d208      	bcs.n	8002048 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002036:	4b11      	ldr	r3, [pc, #68]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	f023 020f 	bic.w	r2, r3, #15
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	490e      	ldr	r1, [pc, #56]	; (800207c <HAL_RCC_ClockConfig+0x244>)
 8002044:	4313      	orrs	r3, r2
 8002046:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002048:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 030f 	and.w	r3, r3, #15
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d214      	bcs.n	8002080 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002056:	4b08      	ldr	r3, [pc, #32]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 020f 	bic.w	r2, r3, #15
 800205e:	4906      	ldr	r1, [pc, #24]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	4313      	orrs	r3, r2
 8002064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002066:	4b04      	ldr	r3, [pc, #16]	; (8002078 <HAL_RCC_ClockConfig+0x240>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d005      	beq.n	8002080 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e086      	b.n	8002186 <HAL_RCC_ClockConfig+0x34e>
 8002078:	52002000 	.word	0x52002000
 800207c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b00      	cmp	r3, #0
 800208a:	d010      	beq.n	80020ae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	4b3f      	ldr	r3, [pc, #252]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002098:	429a      	cmp	r2, r3
 800209a:	d208      	bcs.n	80020ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800209c:	4b3c      	ldr	r3, [pc, #240]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	691b      	ldr	r3, [r3, #16]
 80020a8:	4939      	ldr	r1, [pc, #228]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d010      	beq.n	80020dc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	695a      	ldr	r2, [r3, #20]
 80020be:	4b34      	ldr	r3, [pc, #208]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d208      	bcs.n	80020dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020ca:	4b31      	ldr	r3, [pc, #196]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	492e      	ldr	r1, [pc, #184]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0310 	and.w	r3, r3, #16
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d010      	beq.n	800210a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	699a      	ldr	r2, [r3, #24]
 80020ec:	4b28      	ldr	r3, [pc, #160]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 80020ee:	69db      	ldr	r3, [r3, #28]
 80020f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d208      	bcs.n	800210a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020f8:	4b25      	ldr	r3, [pc, #148]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	4922      	ldr	r1, [pc, #136]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 8002106:	4313      	orrs	r3, r2
 8002108:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0320 	and.w	r3, r3, #32
 8002112:	2b00      	cmp	r3, #0
 8002114:	d010      	beq.n	8002138 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69da      	ldr	r2, [r3, #28]
 800211a:	4b1d      	ldr	r3, [pc, #116]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002122:	429a      	cmp	r2, r3
 8002124:	d208      	bcs.n	8002138 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002126:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	4917      	ldr	r1, [pc, #92]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 8002134:	4313      	orrs	r3, r2
 8002136:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002138:	f000 f834 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 800213c:	4602      	mov	r2, r0
 800213e:	4b14      	ldr	r3, [pc, #80]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	0a1b      	lsrs	r3, r3, #8
 8002144:	f003 030f 	and.w	r3, r3, #15
 8002148:	4912      	ldr	r1, [pc, #72]	; (8002194 <HAL_RCC_ClockConfig+0x35c>)
 800214a:	5ccb      	ldrb	r3, [r1, r3]
 800214c:	f003 031f 	and.w	r3, r3, #31
 8002150:	fa22 f303 	lsr.w	r3, r2, r3
 8002154:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <HAL_RCC_ClockConfig+0x358>)
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	4a0d      	ldr	r2, [pc, #52]	; (8002194 <HAL_RCC_ClockConfig+0x35c>)
 8002160:	5cd3      	ldrb	r3, [r2, r3]
 8002162:	f003 031f 	and.w	r3, r3, #31
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	fa22 f303 	lsr.w	r3, r2, r3
 800216c:	4a0a      	ldr	r2, [pc, #40]	; (8002198 <HAL_RCC_ClockConfig+0x360>)
 800216e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002170:	4a0a      	ldr	r2, [pc, #40]	; (800219c <HAL_RCC_ClockConfig+0x364>)
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <HAL_RCC_ClockConfig+0x368>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fe40 	bl	8000e00 <HAL_InitTick>
 8002180:	4603      	mov	r3, r0
 8002182:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002184:	7bfb      	ldrb	r3, [r7, #15]
}
 8002186:	4618      	mov	r0, r3
 8002188:	3718      	adds	r7, #24
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	58024400 	.word	0x58024400
 8002194:	080054f4 	.word	0x080054f4
 8002198:	24000004 	.word	0x24000004
 800219c:	24000000 	.word	0x24000000
 80021a0:	2400000c 	.word	0x2400000c

080021a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	; 0x24
 80021a8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021aa:	4bb3      	ldr	r3, [pc, #716]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021b2:	2b18      	cmp	r3, #24
 80021b4:	f200 8155 	bhi.w	8002462 <HAL_RCC_GetSysClockFreq+0x2be>
 80021b8:	a201      	add	r2, pc, #4	; (adr r2, 80021c0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80021ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021be:	bf00      	nop
 80021c0:	08002225 	.word	0x08002225
 80021c4:	08002463 	.word	0x08002463
 80021c8:	08002463 	.word	0x08002463
 80021cc:	08002463 	.word	0x08002463
 80021d0:	08002463 	.word	0x08002463
 80021d4:	08002463 	.word	0x08002463
 80021d8:	08002463 	.word	0x08002463
 80021dc:	08002463 	.word	0x08002463
 80021e0:	0800224b 	.word	0x0800224b
 80021e4:	08002463 	.word	0x08002463
 80021e8:	08002463 	.word	0x08002463
 80021ec:	08002463 	.word	0x08002463
 80021f0:	08002463 	.word	0x08002463
 80021f4:	08002463 	.word	0x08002463
 80021f8:	08002463 	.word	0x08002463
 80021fc:	08002463 	.word	0x08002463
 8002200:	08002251 	.word	0x08002251
 8002204:	08002463 	.word	0x08002463
 8002208:	08002463 	.word	0x08002463
 800220c:	08002463 	.word	0x08002463
 8002210:	08002463 	.word	0x08002463
 8002214:	08002463 	.word	0x08002463
 8002218:	08002463 	.word	0x08002463
 800221c:	08002463 	.word	0x08002463
 8002220:	08002257 	.word	0x08002257
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002224:	4b94      	ldr	r3, [pc, #592]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0320 	and.w	r3, r3, #32
 800222c:	2b00      	cmp	r3, #0
 800222e:	d009      	beq.n	8002244 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002230:	4b91      	ldr	r3, [pc, #580]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	08db      	lsrs	r3, r3, #3
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	4a90      	ldr	r2, [pc, #576]	; (800247c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800223c:	fa22 f303 	lsr.w	r3, r2, r3
 8002240:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002242:	e111      	b.n	8002468 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002244:	4b8d      	ldr	r3, [pc, #564]	; (800247c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002246:	61bb      	str	r3, [r7, #24]
      break;
 8002248:	e10e      	b.n	8002468 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800224a:	4b8d      	ldr	r3, [pc, #564]	; (8002480 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800224c:	61bb      	str	r3, [r7, #24]
      break;
 800224e:	e10b      	b.n	8002468 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002250:	4b8c      	ldr	r3, [pc, #560]	; (8002484 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002252:	61bb      	str	r3, [r7, #24]
      break;
 8002254:	e108      	b.n	8002468 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002256:	4b88      	ldr	r3, [pc, #544]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002260:	4b85      	ldr	r3, [pc, #532]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800226a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800226c:	4b82      	ldr	r3, [pc, #520]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800226e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002276:	4b80      	ldr	r3, [pc, #512]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800227a:	08db      	lsrs	r3, r3, #3
 800227c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	ee07 3a90 	vmov	s15, r3
 800228a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800228e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 80e1 	beq.w	800245c <HAL_RCC_GetSysClockFreq+0x2b8>
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	2b02      	cmp	r3, #2
 800229e:	f000 8083 	beq.w	80023a8 <HAL_RCC_GetSysClockFreq+0x204>
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	f200 80a1 	bhi.w	80023ec <HAL_RCC_GetSysClockFreq+0x248>
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_RCC_GetSysClockFreq+0x114>
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d056      	beq.n	8002364 <HAL_RCC_GetSysClockFreq+0x1c0>
 80022b6:	e099      	b.n	80023ec <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80022b8:	4b6f      	ldr	r3, [pc, #444]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0320 	and.w	r3, r3, #32
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d02d      	beq.n	8002320 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80022c4:	4b6c      	ldr	r3, [pc, #432]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	08db      	lsrs	r3, r3, #3
 80022ca:	f003 0303 	and.w	r3, r3, #3
 80022ce:	4a6b      	ldr	r2, [pc, #428]	; (800247c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
 80022d4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	ee07 3a90 	vmov	s15, r3
 80022dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	ee07 3a90 	vmov	s15, r3
 80022e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022ee:	4b62      	ldr	r3, [pc, #392]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022f6:	ee07 3a90 	vmov	s15, r3
 80022fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002302:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002488 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800230a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800230e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800231a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800231e:	e087      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	ee07 3a90 	vmov	s15, r3
 8002326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800232a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800248c <HAL_RCC_GetSysClockFreq+0x2e8>
 800232e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002332:	4b51      	ldr	r3, [pc, #324]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800233a:	ee07 3a90 	vmov	s15, r3
 800233e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002342:	ed97 6a02 	vldr	s12, [r7, #8]
 8002346:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002488 <HAL_RCC_GetSysClockFreq+0x2e4>
 800234a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800234e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002352:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800235a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800235e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002362:	e065      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	ee07 3a90 	vmov	s15, r3
 800236a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800236e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002490 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002376:	4b40      	ldr	r3, [pc, #256]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800237e:	ee07 3a90 	vmov	s15, r3
 8002382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002386:	ed97 6a02 	vldr	s12, [r7, #8]
 800238a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002488 <HAL_RCC_GetSysClockFreq+0x2e4>
 800238e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002396:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800239a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800239e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80023a6:	e043      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	ee07 3a90 	vmov	s15, r3
 80023ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023b2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002494 <HAL_RCC_GetSysClockFreq+0x2f0>
 80023b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023ba:	4b2f      	ldr	r3, [pc, #188]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023c2:	ee07 3a90 	vmov	s15, r3
 80023c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80023ce:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002488 <HAL_RCC_GetSysClockFreq+0x2e4>
 80023d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80023d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80023de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80023ea:	e021      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	ee07 3a90 	vmov	s15, r3
 80023f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023f6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002490 <HAL_RCC_GetSysClockFreq+0x2ec>
 80023fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023fe:	4b1e      	ldr	r3, [pc, #120]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002406:	ee07 3a90 	vmov	s15, r3
 800240a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800240e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002412:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002488 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800241a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800241e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800242a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800242e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002430:	4b11      	ldr	r3, [pc, #68]	; (8002478 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002434:	0a5b      	lsrs	r3, r3, #9
 8002436:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800243a:	3301      	adds	r3, #1
 800243c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	ee07 3a90 	vmov	s15, r3
 8002444:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002448:	edd7 6a07 	vldr	s13, [r7, #28]
 800244c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002450:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002454:	ee17 3a90 	vmov	r3, s15
 8002458:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800245a:	e005      	b.n	8002468 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800245c:	2300      	movs	r3, #0
 800245e:	61bb      	str	r3, [r7, #24]
      break;
 8002460:	e002      	b.n	8002468 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002462:	4b07      	ldr	r3, [pc, #28]	; (8002480 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002464:	61bb      	str	r3, [r7, #24]
      break;
 8002466:	bf00      	nop
  }

  return sysclockfreq;
 8002468:	69bb      	ldr	r3, [r7, #24]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3724      	adds	r7, #36	; 0x24
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	58024400 	.word	0x58024400
 800247c:	03d09000 	.word	0x03d09000
 8002480:	003d0900 	.word	0x003d0900
 8002484:	017d7840 	.word	0x017d7840
 8002488:	46000000 	.word	0x46000000
 800248c:	4c742400 	.word	0x4c742400
 8002490:	4a742400 	.word	0x4a742400
 8002494:	4bbebc20 	.word	0x4bbebc20

08002498 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800249e:	f7ff fe81 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 80024a2:	4602      	mov	r2, r0
 80024a4:	4b10      	ldr	r3, [pc, #64]	; (80024e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	0a1b      	lsrs	r3, r3, #8
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	490f      	ldr	r1, [pc, #60]	; (80024ec <HAL_RCC_GetHCLKFreq+0x54>)
 80024b0:	5ccb      	ldrb	r3, [r1, r3]
 80024b2:	f003 031f 	and.w	r3, r3, #31
 80024b6:	fa22 f303 	lsr.w	r3, r2, r3
 80024ba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024bc:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	f003 030f 	and.w	r3, r3, #15
 80024c4:	4a09      	ldr	r2, [pc, #36]	; (80024ec <HAL_RCC_GetHCLKFreq+0x54>)
 80024c6:	5cd3      	ldrb	r3, [r2, r3]
 80024c8:	f003 031f 	and.w	r3, r3, #31
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	fa22 f303 	lsr.w	r3, r2, r3
 80024d2:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80024d4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024d6:	4a07      	ldr	r2, [pc, #28]	; (80024f4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80024dc:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80024de:	681b      	ldr	r3, [r3, #0]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	58024400 	.word	0x58024400
 80024ec:	080054f4 	.word	0x080054f4
 80024f0:	24000004 	.word	0x24000004
 80024f4:	24000000 	.word	0x24000000

080024f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80024fc:	f7ff ffcc 	bl	8002498 <HAL_RCC_GetHCLKFreq>
 8002500:	4602      	mov	r2, r0
 8002502:	4b06      	ldr	r3, [pc, #24]	; (800251c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	091b      	lsrs	r3, r3, #4
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	4904      	ldr	r1, [pc, #16]	; (8002520 <HAL_RCC_GetPCLK1Freq+0x28>)
 800250e:	5ccb      	ldrb	r3, [r1, r3]
 8002510:	f003 031f 	and.w	r3, r3, #31
 8002514:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002518:	4618      	mov	r0, r3
 800251a:	bd80      	pop	{r7, pc}
 800251c:	58024400 	.word	0x58024400
 8002520:	080054f4 	.word	0x080054f4

08002524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002528:	f7ff ffb6 	bl	8002498 <HAL_RCC_GetHCLKFreq>
 800252c:	4602      	mov	r2, r0
 800252e:	4b06      	ldr	r3, [pc, #24]	; (8002548 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	0a1b      	lsrs	r3, r3, #8
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	4904      	ldr	r1, [pc, #16]	; (800254c <HAL_RCC_GetPCLK2Freq+0x28>)
 800253a:	5ccb      	ldrb	r3, [r1, r3]
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002544:	4618      	mov	r0, r3
 8002546:	bd80      	pop	{r7, pc}
 8002548:	58024400 	.word	0x58024400
 800254c:	080054f4 	.word	0x080054f4

08002550 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002550:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002554:	b0ca      	sub	sp, #296	; 0x128
 8002556:	af00      	add	r7, sp, #0
 8002558:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800255c:	2300      	movs	r3, #0
 800255e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002562:	2300      	movs	r3, #0
 8002564:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002568:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002570:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8002574:	2500      	movs	r5, #0
 8002576:	ea54 0305 	orrs.w	r3, r4, r5
 800257a:	d049      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800257c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002580:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002582:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002586:	d02f      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002588:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800258c:	d828      	bhi.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800258e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002592:	d01a      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002594:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002598:	d822      	bhi.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800259e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025a2:	d007      	beq.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80025a4:	e01c      	b.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025a6:	4bb8      	ldr	r3, [pc, #736]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025aa:	4ab7      	ldr	r2, [pc, #732]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025b2:	e01a      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80025b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025b8:	3308      	adds	r3, #8
 80025ba:	2102      	movs	r1, #2
 80025bc:	4618      	mov	r0, r3
 80025be:	f001 fc8f 	bl	8003ee0 <RCCEx_PLL2_Config>
 80025c2:	4603      	mov	r3, r0
 80025c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025c8:	e00f      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80025ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025ce:	3328      	adds	r3, #40	; 0x28
 80025d0:	2102      	movs	r1, #2
 80025d2:	4618      	mov	r0, r3
 80025d4:	f001 fd36 	bl	8004044 <RCCEx_PLL3_Config>
 80025d8:	4603      	mov	r3, r0
 80025da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025de:	e004      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80025e6:	e000      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80025e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10a      	bne.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80025f2:	4ba5      	ldr	r3, [pc, #660]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025f6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80025fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002600:	4aa1      	ldr	r2, [pc, #644]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002602:	430b      	orrs	r3, r1
 8002604:	6513      	str	r3, [r2, #80]	; 0x50
 8002606:	e003      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002608:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800260c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002610:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002618:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800261c:	f04f 0900 	mov.w	r9, #0
 8002620:	ea58 0309 	orrs.w	r3, r8, r9
 8002624:	d047      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002626:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800262a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800262c:	2b04      	cmp	r3, #4
 800262e:	d82a      	bhi.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002630:	a201      	add	r2, pc, #4	; (adr r2, 8002638 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002636:	bf00      	nop
 8002638:	0800264d 	.word	0x0800264d
 800263c:	0800265b 	.word	0x0800265b
 8002640:	08002671 	.word	0x08002671
 8002644:	0800268f 	.word	0x0800268f
 8002648:	0800268f 	.word	0x0800268f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800264c:	4b8e      	ldr	r3, [pc, #568]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	4a8d      	ldr	r2, [pc, #564]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002652:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002656:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002658:	e01a      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800265a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800265e:	3308      	adds	r3, #8
 8002660:	2100      	movs	r1, #0
 8002662:	4618      	mov	r0, r3
 8002664:	f001 fc3c 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002668:	4603      	mov	r3, r0
 800266a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800266e:	e00f      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002670:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002674:	3328      	adds	r3, #40	; 0x28
 8002676:	2100      	movs	r1, #0
 8002678:	4618      	mov	r0, r3
 800267a:	f001 fce3 	bl	8004044 <RCCEx_PLL3_Config>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002684:	e004      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800268c:	e000      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800268e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002690:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002698:	4b7b      	ldr	r3, [pc, #492]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800269a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800269c:	f023 0107 	bic.w	r1, r3, #7
 80026a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a6:	4a78      	ldr	r2, [pc, #480]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026a8:	430b      	orrs	r3, r1
 80026aa:	6513      	str	r3, [r2, #80]	; 0x50
 80026ac:	e003      	b.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80026b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80026b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026be:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80026c2:	f04f 0b00 	mov.w	fp, #0
 80026c6:	ea5a 030b 	orrs.w	r3, sl, fp
 80026ca:	d04c      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80026cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026d6:	d030      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80026d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026dc:	d829      	bhi.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026de:	2bc0      	cmp	r3, #192	; 0xc0
 80026e0:	d02d      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80026e2:	2bc0      	cmp	r3, #192	; 0xc0
 80026e4:	d825      	bhi.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026e6:	2b80      	cmp	r3, #128	; 0x80
 80026e8:	d018      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80026ea:	2b80      	cmp	r3, #128	; 0x80
 80026ec:	d821      	bhi.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d002      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80026f2:	2b40      	cmp	r3, #64	; 0x40
 80026f4:	d007      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80026f6:	e01c      	b.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026f8:	4b63      	ldr	r3, [pc, #396]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fc:	4a62      	ldr	r2, [pc, #392]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002702:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002704:	e01c      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002706:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800270a:	3308      	adds	r3, #8
 800270c:	2100      	movs	r1, #0
 800270e:	4618      	mov	r0, r3
 8002710:	f001 fbe6 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002714:	4603      	mov	r3, r0
 8002716:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800271a:	e011      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800271c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002720:	3328      	adds	r3, #40	; 0x28
 8002722:	2100      	movs	r1, #0
 8002724:	4618      	mov	r0, r3
 8002726:	f001 fc8d 	bl	8004044 <RCCEx_PLL3_Config>
 800272a:	4603      	mov	r3, r0
 800272c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002730:	e006      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002738:	e002      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800273a:	bf00      	nop
 800273c:	e000      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800273e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002740:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10a      	bne.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002748:	4b4f      	ldr	r3, [pc, #316]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800274a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800274c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8002750:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002756:	4a4c      	ldr	r2, [pc, #304]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002758:	430b      	orrs	r3, r1
 800275a:	6513      	str	r3, [r2, #80]	; 0x50
 800275c:	e003      	b.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800275e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002762:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002766:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800276a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8002772:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002776:	2300      	movs	r3, #0
 8002778:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800277c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8002780:	460b      	mov	r3, r1
 8002782:	4313      	orrs	r3, r2
 8002784:	d053      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002786:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800278a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800278e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002792:	d035      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002794:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002798:	d82e      	bhi.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800279a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800279e:	d031      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80027a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80027a4:	d828      	bhi.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80027a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027aa:	d01a      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80027ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027b0:	d822      	bhi.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80027b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80027ba:	d007      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80027bc:	e01c      	b.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027be:	4b32      	ldr	r3, [pc, #200]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c2:	4a31      	ldr	r2, [pc, #196]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80027ca:	e01c      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80027cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027d0:	3308      	adds	r3, #8
 80027d2:	2100      	movs	r1, #0
 80027d4:	4618      	mov	r0, r3
 80027d6:	f001 fb83 	bl	8003ee0 <RCCEx_PLL2_Config>
 80027da:	4603      	mov	r3, r0
 80027dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80027e0:	e011      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80027e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027e6:	3328      	adds	r3, #40	; 0x28
 80027e8:	2100      	movs	r1, #0
 80027ea:	4618      	mov	r0, r3
 80027ec:	f001 fc2a 	bl	8004044 <RCCEx_PLL3_Config>
 80027f0:	4603      	mov	r3, r0
 80027f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80027f6:	e006      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80027fe:	e002      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002800:	bf00      	nop
 8002802:	e000      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002804:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002806:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10b      	bne.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800280e:	4b1e      	ldr	r3, [pc, #120]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002812:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8002816:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800281a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800281e:	4a1a      	ldr	r2, [pc, #104]	; (8002888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002820:	430b      	orrs	r3, r1
 8002822:	6593      	str	r3, [r2, #88]	; 0x58
 8002824:	e003      	b.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002826:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800282a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800282e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002836:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800283a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800283e:	2300      	movs	r3, #0
 8002840:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002844:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8002848:	460b      	mov	r3, r1
 800284a:	4313      	orrs	r3, r2
 800284c:	d056      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800284e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002852:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002856:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800285a:	d038      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800285c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002860:	d831      	bhi.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002862:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002866:	d034      	beq.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002868:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800286c:	d82b      	bhi.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800286e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002872:	d01d      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002874:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002878:	d825      	bhi.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800287a:	2b00      	cmp	r3, #0
 800287c:	d006      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800287e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002882:	d00a      	beq.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002884:	e01f      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002886:	bf00      	nop
 8002888:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800288c:	4ba2      	ldr	r3, [pc, #648]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800288e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002890:	4aa1      	ldr	r2, [pc, #644]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002892:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002896:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002898:	e01c      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800289a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800289e:	3308      	adds	r3, #8
 80028a0:	2100      	movs	r1, #0
 80028a2:	4618      	mov	r0, r3
 80028a4:	f001 fb1c 	bl	8003ee0 <RCCEx_PLL2_Config>
 80028a8:	4603      	mov	r3, r0
 80028aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80028ae:	e011      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80028b4:	3328      	adds	r3, #40	; 0x28
 80028b6:	2100      	movs	r1, #0
 80028b8:	4618      	mov	r0, r3
 80028ba:	f001 fbc3 	bl	8004044 <RCCEx_PLL3_Config>
 80028be:	4603      	mov	r3, r0
 80028c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028c4:	e006      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80028cc:	e002      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80028ce:	bf00      	nop
 80028d0:	e000      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80028d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10b      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80028dc:	4b8e      	ldr	r3, [pc, #568]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80028e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80028e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80028ec:	4a8a      	ldr	r2, [pc, #552]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028ee:	430b      	orrs	r3, r1
 80028f0:	6593      	str	r3, [r2, #88]	; 0x58
 80028f2:	e003      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80028f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80028fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002904:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8002908:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800290c:	2300      	movs	r3, #0
 800290e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002912:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8002916:	460b      	mov	r3, r1
 8002918:	4313      	orrs	r3, r2
 800291a:	d03a      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800291c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002922:	2b30      	cmp	r3, #48	; 0x30
 8002924:	d01f      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002926:	2b30      	cmp	r3, #48	; 0x30
 8002928:	d819      	bhi.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800292a:	2b20      	cmp	r3, #32
 800292c:	d00c      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800292e:	2b20      	cmp	r3, #32
 8002930:	d815      	bhi.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002932:	2b00      	cmp	r3, #0
 8002934:	d019      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002936:	2b10      	cmp	r3, #16
 8002938:	d111      	bne.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800293a:	4b77      	ldr	r3, [pc, #476]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800293c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293e:	4a76      	ldr	r2, [pc, #472]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002944:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002946:	e011      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002948:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800294c:	3308      	adds	r3, #8
 800294e:	2102      	movs	r1, #2
 8002950:	4618      	mov	r0, r3
 8002952:	f001 fac5 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002956:	4603      	mov	r3, r0
 8002958:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800295c:	e006      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002964:	e002      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002966:	bf00      	nop
 8002968:	e000      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800296a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800296c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10a      	bne.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002974:	4b68      	ldr	r3, [pc, #416]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002978:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800297c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002982:	4a65      	ldr	r2, [pc, #404]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002984:	430b      	orrs	r3, r1
 8002986:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002988:	e003      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800298e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002992:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800299e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80029a2:	2300      	movs	r3, #0
 80029a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80029a8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80029ac:	460b      	mov	r3, r1
 80029ae:	4313      	orrs	r3, r2
 80029b0:	d051      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80029b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029bc:	d035      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80029be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029c2:	d82e      	bhi.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029c4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029c8:	d031      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80029ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029ce:	d828      	bhi.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029d4:	d01a      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80029d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029da:	d822      	bhi.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d003      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80029e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e4:	d007      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80029e6:	e01c      	b.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029e8:	4b4b      	ldr	r3, [pc, #300]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ec:	4a4a      	ldr	r2, [pc, #296]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80029f4:	e01c      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029fa:	3308      	adds	r3, #8
 80029fc:	2100      	movs	r1, #0
 80029fe:	4618      	mov	r0, r3
 8002a00:	f001 fa6e 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002a04:	4603      	mov	r3, r0
 8002a06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002a0a:	e011      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a10:	3328      	adds	r3, #40	; 0x28
 8002a12:	2100      	movs	r1, #0
 8002a14:	4618      	mov	r0, r3
 8002a16:	f001 fb15 	bl	8004044 <RCCEx_PLL3_Config>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002a20:	e006      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002a28:	e002      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a2a:	bf00      	nop
 8002a2c:	e000      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a30:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10a      	bne.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002a38:	4b37      	ldr	r3, [pc, #220]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a3c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8002a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a46:	4a34      	ldr	r2, [pc, #208]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	6513      	str	r3, [r2, #80]	; 0x50
 8002a4c:	e003      	b.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002a52:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8002a62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002a66:	2300      	movs	r3, #0
 8002a68:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002a6c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8002a70:	460b      	mov	r3, r1
 8002a72:	4313      	orrs	r3, r2
 8002a74:	d056      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a80:	d033      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002a82:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a86:	d82c      	bhi.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a88:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a8c:	d02f      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002a8e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a92:	d826      	bhi.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a94:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a98:	d02b      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002a9a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a9e:	d820      	bhi.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002aa0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002aa4:	d012      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002aa6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002aaa:	d81a      	bhi.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d022      	beq.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab4:	d115      	bne.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002aba:	3308      	adds	r3, #8
 8002abc:	2101      	movs	r1, #1
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f001 fa0e 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002aca:	e015      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ad0:	3328      	adds	r3, #40	; 0x28
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f001 fab5 	bl	8004044 <RCCEx_PLL3_Config>
 8002ada:	4603      	mov	r3, r0
 8002adc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002ae0:	e00a      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002ae8:	e006      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002aea:	bf00      	nop
 8002aec:	e004      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002aee:	bf00      	nop
 8002af0:	e002      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002af2:	bf00      	nop
 8002af4:	e000      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002af6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002af8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10d      	bne.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b04:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8002b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b0e:	4a02      	ldr	r2, [pc, #8]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b10:	430b      	orrs	r3, r1
 8002b12:	6513      	str	r3, [r2, #80]	; 0x50
 8002b14:	e006      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002b16:	bf00      	nop
 8002b18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002b20:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8002b30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002b34:	2300      	movs	r3, #0
 8002b36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002b3a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4313      	orrs	r3, r2
 8002b42:	d055      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b48:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b50:	d033      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002b52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b56:	d82c      	bhi.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b5c:	d02f      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b62:	d826      	bhi.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b64:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002b68:	d02b      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002b6a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002b6e:	d820      	bhi.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b74:	d012      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002b76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b7a:	d81a      	bhi.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d022      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002b80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b84:	d115      	bne.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b8a:	3308      	adds	r3, #8
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f001 f9a6 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002b94:	4603      	mov	r3, r0
 8002b96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002b9a:	e015      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ba0:	3328      	adds	r3, #40	; 0x28
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f001 fa4d 	bl	8004044 <RCCEx_PLL3_Config>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002bb0:	e00a      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002bb8:	e006      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bba:	bf00      	nop
 8002bbc:	e004      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bbe:	bf00      	nop
 8002bc0:	e002      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bc2:	bf00      	nop
 8002bc4:	e000      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bc8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10b      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002bd0:	4ba3      	ldr	r3, [pc, #652]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd4:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8002bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002bdc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002be0:	4a9f      	ldr	r2, [pc, #636]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002be2:	430b      	orrs	r3, r1
 8002be4:	6593      	str	r3, [r2, #88]	; 0x58
 8002be6:	e003      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002be8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002bec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8002bfc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002c00:	2300      	movs	r3, #0
 8002c02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8002c06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	d037      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c1a:	d00e      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002c1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c20:	d816      	bhi.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d018      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002c26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c2a:	d111      	bne.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c2c:	4b8c      	ldr	r3, [pc, #560]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c30:	4a8b      	ldr	r2, [pc, #556]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c36:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002c38:	e00f      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c3e:	3308      	adds	r3, #8
 8002c40:	2101      	movs	r1, #1
 8002c42:	4618      	mov	r0, r3
 8002c44:	f001 f94c 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002c4e:	e004      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002c56:	e000      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002c58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10a      	bne.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c62:	4b7f      	ldr	r3, [pc, #508]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c66:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8002c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c70:	4a7b      	ldr	r2, [pc, #492]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c72:	430b      	orrs	r3, r1
 8002c74:	6513      	str	r3, [r2, #80]	; 0x50
 8002c76:	e003      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c78:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002c7c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c88:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8002c8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c90:	2300      	movs	r3, #0
 8002c92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002c96:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	d039      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ca6:	2b03      	cmp	r3, #3
 8002ca8:	d81c      	bhi.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002caa:	a201      	add	r2, pc, #4	; (adr r2, 8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb0:	08002ced 	.word	0x08002ced
 8002cb4:	08002cc1 	.word	0x08002cc1
 8002cb8:	08002ccf 	.word	0x08002ccf
 8002cbc:	08002ced 	.word	0x08002ced
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cc0:	4b67      	ldr	r3, [pc, #412]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc4:	4a66      	ldr	r2, [pc, #408]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ccc:	e00f      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002cd2:	3308      	adds	r3, #8
 8002cd4:	2102      	movs	r1, #2
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f001 f902 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ce2:	e004      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002cea:	e000      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002cec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10a      	bne.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002cf6:	4b5a      	ldr	r3, [pc, #360]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cfa:	f023 0103 	bic.w	r1, r3, #3
 8002cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d04:	4a56      	ldr	r2, [pc, #344]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d06:	430b      	orrs	r3, r1
 8002d08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d0a:	e003      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d0c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002d10:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d1c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8002d20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002d24:	2300      	movs	r3, #0
 8002d26:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002d2a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002d2e:	460b      	mov	r3, r1
 8002d30:	4313      	orrs	r3, r2
 8002d32:	f000 809f 	beq.w	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d36:	4b4b      	ldr	r3, [pc, #300]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a4a      	ldr	r2, [pc, #296]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d42:	f7fe f8a7 	bl	8000e94 <HAL_GetTick>
 8002d46:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d4c:	f7fe f8a2 	bl	8000e94 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b64      	cmp	r3, #100	; 0x64
 8002d5a:	d903      	bls.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002d62:	e005      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d64:	4b3f      	ldr	r3, [pc, #252]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0ed      	beq.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002d70:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d179      	bne.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002d78:	4b39      	ldr	r3, [pc, #228]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d80:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002d84:	4053      	eors	r3, r2
 8002d86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d015      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d8e:	4b34      	ldr	r3, [pc, #208]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d96:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d9a:	4b31      	ldr	r3, [pc, #196]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9e:	4a30      	ldr	r2, [pc, #192]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002da6:	4b2e      	ldr	r3, [pc, #184]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002daa:	4a2d      	ldr	r2, [pc, #180]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002db0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002db2:	4a2b      	ldr	r2, [pc, #172]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002db4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002db8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dbe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002dc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dc6:	d118      	bne.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7fe f864 	bl	8000e94 <HAL_GetTick>
 8002dcc:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dd0:	e00d      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd2:	f7fe f85f 	bl	8000e94 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002ddc:	1ad2      	subs	r2, r2, r3
 8002dde:	f241 3388 	movw	r3, #5000	; 0x1388
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d903      	bls.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8002dec:	e005      	b.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dee:	4b1c      	ldr	r3, [pc, #112]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d0eb      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d129      	bne.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002e0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e12:	d10e      	bne.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002e14:	4b12      	ldr	r3, [pc, #72]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8002e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e20:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002e24:	091a      	lsrs	r2, r3, #4
 8002e26:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	4a0d      	ldr	r2, [pc, #52]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e2c:	430b      	orrs	r3, r1
 8002e2e:	6113      	str	r3, [r2, #16]
 8002e30:	e005      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8002e32:	4b0b      	ldr	r3, [pc, #44]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	4a0a      	ldr	r2, [pc, #40]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002e3c:	6113      	str	r3, [r2, #16]
 8002e3e:	4b08      	ldr	r3, [pc, #32]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e40:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002e4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e4e:	4a04      	ldr	r2, [pc, #16]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e50:	430b      	orrs	r3, r1
 8002e52:	6713      	str	r3, [r2, #112]	; 0x70
 8002e54:	e00e      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002e5a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8002e5e:	e009      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002e60:	58024400 	.word	0x58024400
 8002e64:	58024800 	.word	0x58024800
 8002e68:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002e70:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e7c:	f002 0301 	and.w	r3, r2, #1
 8002e80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e84:	2300      	movs	r3, #0
 8002e86:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002e8a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f000 8089 	beq.w	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e9c:	2b28      	cmp	r3, #40	; 0x28
 8002e9e:	d86b      	bhi.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8002ea0:	a201      	add	r2, pc, #4	; (adr r2, 8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea6:	bf00      	nop
 8002ea8:	08002f81 	.word	0x08002f81
 8002eac:	08002f79 	.word	0x08002f79
 8002eb0:	08002f79 	.word	0x08002f79
 8002eb4:	08002f79 	.word	0x08002f79
 8002eb8:	08002f79 	.word	0x08002f79
 8002ebc:	08002f79 	.word	0x08002f79
 8002ec0:	08002f79 	.word	0x08002f79
 8002ec4:	08002f79 	.word	0x08002f79
 8002ec8:	08002f4d 	.word	0x08002f4d
 8002ecc:	08002f79 	.word	0x08002f79
 8002ed0:	08002f79 	.word	0x08002f79
 8002ed4:	08002f79 	.word	0x08002f79
 8002ed8:	08002f79 	.word	0x08002f79
 8002edc:	08002f79 	.word	0x08002f79
 8002ee0:	08002f79 	.word	0x08002f79
 8002ee4:	08002f79 	.word	0x08002f79
 8002ee8:	08002f63 	.word	0x08002f63
 8002eec:	08002f79 	.word	0x08002f79
 8002ef0:	08002f79 	.word	0x08002f79
 8002ef4:	08002f79 	.word	0x08002f79
 8002ef8:	08002f79 	.word	0x08002f79
 8002efc:	08002f79 	.word	0x08002f79
 8002f00:	08002f79 	.word	0x08002f79
 8002f04:	08002f79 	.word	0x08002f79
 8002f08:	08002f81 	.word	0x08002f81
 8002f0c:	08002f79 	.word	0x08002f79
 8002f10:	08002f79 	.word	0x08002f79
 8002f14:	08002f79 	.word	0x08002f79
 8002f18:	08002f79 	.word	0x08002f79
 8002f1c:	08002f79 	.word	0x08002f79
 8002f20:	08002f79 	.word	0x08002f79
 8002f24:	08002f79 	.word	0x08002f79
 8002f28:	08002f81 	.word	0x08002f81
 8002f2c:	08002f79 	.word	0x08002f79
 8002f30:	08002f79 	.word	0x08002f79
 8002f34:	08002f79 	.word	0x08002f79
 8002f38:	08002f79 	.word	0x08002f79
 8002f3c:	08002f79 	.word	0x08002f79
 8002f40:	08002f79 	.word	0x08002f79
 8002f44:	08002f79 	.word	0x08002f79
 8002f48:	08002f81 	.word	0x08002f81
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f50:	3308      	adds	r3, #8
 8002f52:	2101      	movs	r1, #1
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 ffc3 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002f60:	e00f      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f66:	3328      	adds	r3, #40	; 0x28
 8002f68:	2101      	movs	r1, #1
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f001 f86a 	bl	8004044 <RCCEx_PLL3_Config>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002f76:	e004      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8002f7e:	e000      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8002f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10a      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002f8a:	4bbf      	ldr	r3, [pc, #764]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f8e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8002f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f98:	4abb      	ldr	r2, [pc, #748]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f9a:	430b      	orrs	r3, r1
 8002f9c:	6553      	str	r3, [r2, #84]	; 0x54
 8002f9e:	e003      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002fa4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb0:	f002 0302 	and.w	r3, r2, #2
 8002fb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002fbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	d041      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fce:	2b05      	cmp	r3, #5
 8002fd0:	d824      	bhi.n	800301c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8002fd2:	a201      	add	r2, pc, #4	; (adr r2, 8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8002fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd8:	08003025 	.word	0x08003025
 8002fdc:	08002ff1 	.word	0x08002ff1
 8002fe0:	08003007 	.word	0x08003007
 8002fe4:	08003025 	.word	0x08003025
 8002fe8:	08003025 	.word	0x08003025
 8002fec:	08003025 	.word	0x08003025
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f000 ff71 	bl	8003ee0 <RCCEx_PLL2_Config>
 8002ffe:	4603      	mov	r3, r0
 8003000:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003004:	e00f      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003006:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800300a:	3328      	adds	r3, #40	; 0x28
 800300c:	2101      	movs	r1, #1
 800300e:	4618      	mov	r0, r3
 8003010:	f001 f818 	bl	8004044 <RCCEx_PLL3_Config>
 8003014:	4603      	mov	r3, r0
 8003016:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800301a:	e004      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003022:	e000      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003024:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003026:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10a      	bne.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800302e:	4b96      	ldr	r3, [pc, #600]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003032:	f023 0107 	bic.w	r1, r3, #7
 8003036:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800303a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800303c:	4a92      	ldr	r2, [pc, #584]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800303e:	430b      	orrs	r3, r1
 8003040:	6553      	str	r3, [r2, #84]	; 0x54
 8003042:	e003      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003044:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003048:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800304c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003054:	f002 0304 	and.w	r3, r2, #4
 8003058:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800305c:	2300      	movs	r3, #0
 800305e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003062:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003066:	460b      	mov	r3, r1
 8003068:	4313      	orrs	r3, r2
 800306a:	d044      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800306c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003070:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003074:	2b05      	cmp	r3, #5
 8003076:	d825      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003078:	a201      	add	r2, pc, #4	; (adr r2, 8003080 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800307a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800307e:	bf00      	nop
 8003080:	080030cd 	.word	0x080030cd
 8003084:	08003099 	.word	0x08003099
 8003088:	080030af 	.word	0x080030af
 800308c:	080030cd 	.word	0x080030cd
 8003090:	080030cd 	.word	0x080030cd
 8003094:	080030cd 	.word	0x080030cd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003098:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800309c:	3308      	adds	r3, #8
 800309e:	2101      	movs	r1, #1
 80030a0:	4618      	mov	r0, r3
 80030a2:	f000 ff1d 	bl	8003ee0 <RCCEx_PLL2_Config>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80030ac:	e00f      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030b2:	3328      	adds	r3, #40	; 0x28
 80030b4:	2101      	movs	r1, #1
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 ffc4 	bl	8004044 <RCCEx_PLL3_Config>
 80030bc:	4603      	mov	r3, r0
 80030be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80030c2:	e004      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80030ca:	e000      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80030cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10b      	bne.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030d6:	4b6c      	ldr	r3, [pc, #432]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80030d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030da:	f023 0107 	bic.w	r1, r3, #7
 80030de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030e6:	4a68      	ldr	r2, [pc, #416]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80030e8:	430b      	orrs	r3, r1
 80030ea:	6593      	str	r3, [r2, #88]	; 0x58
 80030ec:	e003      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80030f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80030f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fe:	f002 0320 	and.w	r3, r2, #32
 8003102:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003106:	2300      	movs	r3, #0
 8003108:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800310c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003110:	460b      	mov	r3, r1
 8003112:	4313      	orrs	r3, r2
 8003114:	d055      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003116:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800311a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003122:	d033      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003124:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003128:	d82c      	bhi.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800312a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312e:	d02f      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003134:	d826      	bhi.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003136:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800313a:	d02b      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800313c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003140:	d820      	bhi.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003142:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003146:	d012      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003148:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800314c:	d81a      	bhi.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800314e:	2b00      	cmp	r3, #0
 8003150:	d022      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003152:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003156:	d115      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003158:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800315c:	3308      	adds	r3, #8
 800315e:	2100      	movs	r1, #0
 8003160:	4618      	mov	r0, r3
 8003162:	f000 febd 	bl	8003ee0 <RCCEx_PLL2_Config>
 8003166:	4603      	mov	r3, r0
 8003168:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800316c:	e015      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800316e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003172:	3328      	adds	r3, #40	; 0x28
 8003174:	2102      	movs	r1, #2
 8003176:	4618      	mov	r0, r3
 8003178:	f000 ff64 	bl	8004044 <RCCEx_PLL3_Config>
 800317c:	4603      	mov	r3, r0
 800317e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003182:	e00a      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800318a:	e006      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800318c:	bf00      	nop
 800318e:	e004      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003190:	bf00      	nop
 8003192:	e002      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003194:	bf00      	nop
 8003196:	e000      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800319a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10b      	bne.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031a2:	4b39      	ldr	r3, [pc, #228]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80031aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b2:	4a35      	ldr	r2, [pc, #212]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031b4:	430b      	orrs	r3, r1
 80031b6:	6553      	str	r3, [r2, #84]	; 0x54
 80031b8:	e003      	b.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80031be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80031c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ca:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80031ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80031d2:	2300      	movs	r3, #0
 80031d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80031d8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80031dc:	460b      	mov	r3, r1
 80031de:	4313      	orrs	r3, r2
 80031e0:	d058      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80031e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031ea:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80031ee:	d033      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80031f0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80031f4:	d82c      	bhi.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80031f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031fa:	d02f      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80031fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003200:	d826      	bhi.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003202:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003206:	d02b      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003208:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800320c:	d820      	bhi.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800320e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003212:	d012      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003214:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003218:	d81a      	bhi.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800321a:	2b00      	cmp	r3, #0
 800321c:	d022      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800321e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003222:	d115      	bne.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003224:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003228:	3308      	adds	r3, #8
 800322a:	2100      	movs	r1, #0
 800322c:	4618      	mov	r0, r3
 800322e:	f000 fe57 	bl	8003ee0 <RCCEx_PLL2_Config>
 8003232:	4603      	mov	r3, r0
 8003234:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003238:	e015      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800323a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800323e:	3328      	adds	r3, #40	; 0x28
 8003240:	2102      	movs	r1, #2
 8003242:	4618      	mov	r0, r3
 8003244:	f000 fefe 	bl	8004044 <RCCEx_PLL3_Config>
 8003248:	4603      	mov	r3, r0
 800324a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800324e:	e00a      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003256:	e006      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003258:	bf00      	nop
 800325a:	e004      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800325c:	bf00      	nop
 800325e:	e002      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003260:	bf00      	nop
 8003262:	e000      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003264:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003266:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10e      	bne.n	800328c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003272:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8003276:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800327a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800327e:	4a02      	ldr	r2, [pc, #8]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003280:	430b      	orrs	r3, r1
 8003282:	6593      	str	r3, [r2, #88]	; 0x58
 8003284:	e006      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003286:	bf00      	nop
 8003288:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800328c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003290:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003294:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80032a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80032a4:	2300      	movs	r3, #0
 80032a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80032aa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80032ae:	460b      	mov	r3, r1
 80032b0:	4313      	orrs	r3, r2
 80032b2:	d055      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80032b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80032bc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80032c0:	d033      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80032c2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80032c6:	d82c      	bhi.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032cc:	d02f      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80032ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032d2:	d826      	bhi.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032d4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80032d8:	d02b      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80032da:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80032de:	d820      	bhi.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032e4:	d012      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80032e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032ea:	d81a      	bhi.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d022      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80032f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032f4:	d115      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032fa:	3308      	adds	r3, #8
 80032fc:	2100      	movs	r1, #0
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 fdee 	bl	8003ee0 <RCCEx_PLL2_Config>
 8003304:	4603      	mov	r3, r0
 8003306:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800330a:	e015      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800330c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003310:	3328      	adds	r3, #40	; 0x28
 8003312:	2102      	movs	r1, #2
 8003314:	4618      	mov	r0, r3
 8003316:	f000 fe95 	bl	8004044 <RCCEx_PLL3_Config>
 800331a:	4603      	mov	r3, r0
 800331c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003320:	e00a      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003328:	e006      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800332a:	bf00      	nop
 800332c:	e004      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800332e:	bf00      	nop
 8003330:	e002      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003332:	bf00      	nop
 8003334:	e000      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003336:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003338:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10b      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003340:	4ba1      	ldr	r3, [pc, #644]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003344:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8003348:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800334c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003350:	4a9d      	ldr	r2, [pc, #628]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003352:	430b      	orrs	r3, r1
 8003354:	6593      	str	r3, [r2, #88]	; 0x58
 8003356:	e003      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003358:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800335c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003360:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003368:	f002 0308 	and.w	r3, r2, #8
 800336c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003370:	2300      	movs	r3, #0
 8003372:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003376:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800337a:	460b      	mov	r3, r1
 800337c:	4313      	orrs	r3, r2
 800337e:	d01e      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003380:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003384:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800338c:	d10c      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800338e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003392:	3328      	adds	r3, #40	; 0x28
 8003394:	2102      	movs	r1, #2
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fe54 	bl	8004044 <RCCEx_PLL3_Config>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80033a8:	4b87      	ldr	r3, [pc, #540]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80033aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033b8:	4a83      	ldr	r2, [pc, #524]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80033ba:	430b      	orrs	r3, r1
 80033bc:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80033be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c6:	f002 0310 	and.w	r3, r2, #16
 80033ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80033ce:	2300      	movs	r3, #0
 80033d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80033d4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80033d8:	460b      	mov	r3, r1
 80033da:	4313      	orrs	r3, r2
 80033dc:	d01e      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80033de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033ea:	d10c      	bne.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80033ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033f0:	3328      	adds	r3, #40	; 0x28
 80033f2:	2102      	movs	r1, #2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 fe25 	bl	8004044 <RCCEx_PLL3_Config>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d002      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003406:	4b70      	ldr	r3, [pc, #448]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800340a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800340e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003412:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003416:	4a6c      	ldr	r2, [pc, #432]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003418:	430b      	orrs	r3, r1
 800341a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800341c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003424:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003428:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800342c:	2300      	movs	r3, #0
 800342e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003432:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8003436:	460b      	mov	r3, r1
 8003438:	4313      	orrs	r3, r2
 800343a:	d03e      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800343c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003440:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003444:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003448:	d022      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800344a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800344e:	d81b      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d003      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003454:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003458:	d00b      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800345a:	e015      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800345c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003460:	3308      	adds	r3, #8
 8003462:	2100      	movs	r1, #0
 8003464:	4618      	mov	r0, r3
 8003466:	f000 fd3b 	bl	8003ee0 <RCCEx_PLL2_Config>
 800346a:	4603      	mov	r3, r0
 800346c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003470:	e00f      	b.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003472:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003476:	3328      	adds	r3, #40	; 0x28
 8003478:	2102      	movs	r1, #2
 800347a:	4618      	mov	r0, r3
 800347c:	f000 fde2 	bl	8004044 <RCCEx_PLL3_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003486:	e004      	b.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800348e:	e000      	b.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003490:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003492:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10b      	bne.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800349a:	4b4b      	ldr	r3, [pc, #300]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800349c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80034a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80034aa:	4a47      	ldr	r2, [pc, #284]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034ac:	430b      	orrs	r3, r1
 80034ae:	6593      	str	r3, [r2, #88]	; 0x58
 80034b0:	e003      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80034b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80034ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80034c6:	67bb      	str	r3, [r7, #120]	; 0x78
 80034c8:	2300      	movs	r3, #0
 80034ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80034cc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80034d0:	460b      	mov	r3, r1
 80034d2:	4313      	orrs	r3, r2
 80034d4:	d03b      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80034d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80034e2:	d01f      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80034e4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80034e8:	d818      	bhi.n	800351c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80034ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034ee:	d003      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80034f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034f4:	d007      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80034f6:	e011      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034f8:	4b33      	ldr	r3, [pc, #204]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fc:	4a32      	ldr	r2, [pc, #200]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003502:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003504:	e00f      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003506:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800350a:	3328      	adds	r3, #40	; 0x28
 800350c:	2101      	movs	r1, #1
 800350e:	4618      	mov	r0, r3
 8003510:	f000 fd98 	bl	8004044 <RCCEx_PLL3_Config>
 8003514:	4603      	mov	r3, r0
 8003516:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800351a:	e004      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003522:	e000      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003524:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003526:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800352a:	2b00      	cmp	r3, #0
 800352c:	d10b      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800352e:	4b26      	ldr	r3, [pc, #152]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003532:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003536:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800353a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800353e:	4a22      	ldr	r2, [pc, #136]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003540:	430b      	orrs	r3, r1
 8003542:	6553      	str	r3, [r2, #84]	; 0x54
 8003544:	e003      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003546:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800354a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800354e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003556:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800355a:	673b      	str	r3, [r7, #112]	; 0x70
 800355c:	2300      	movs	r3, #0
 800355e:	677b      	str	r3, [r7, #116]	; 0x74
 8003560:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003564:	460b      	mov	r3, r1
 8003566:	4313      	orrs	r3, r2
 8003568:	d034      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800356a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800356e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003570:	2b00      	cmp	r3, #0
 8003572:	d003      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003578:	d007      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800357a:	e011      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800357c:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800357e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003580:	4a11      	ldr	r2, [pc, #68]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003582:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003586:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003588:	e00e      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800358a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800358e:	3308      	adds	r3, #8
 8003590:	2102      	movs	r1, #2
 8003592:	4618      	mov	r0, r3
 8003594:	f000 fca4 	bl	8003ee0 <RCCEx_PLL2_Config>
 8003598:	4603      	mov	r3, r0
 800359a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800359e:	e003      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80035a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10d      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80035b0:	4b05      	ldr	r3, [pc, #20]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80035b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035be:	4a02      	ldr	r2, [pc, #8]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035c0:	430b      	orrs	r3, r1
 80035c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035c4:	e006      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80035c6:	bf00      	nop
 80035c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80035d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80035d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035dc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80035e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80035e2:	2300      	movs	r3, #0
 80035e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80035e6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80035ea:	460b      	mov	r3, r1
 80035ec:	4313      	orrs	r3, r2
 80035ee:	d00c      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80035f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035f4:	3328      	adds	r3, #40	; 0x28
 80035f6:	2102      	movs	r1, #2
 80035f8:	4618      	mov	r0, r3
 80035fa:	f000 fd23 	bl	8004044 <RCCEx_PLL3_Config>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d002      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800360a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800360e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003612:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8003616:	663b      	str	r3, [r7, #96]	; 0x60
 8003618:	2300      	movs	r3, #0
 800361a:	667b      	str	r3, [r7, #100]	; 0x64
 800361c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003620:	460b      	mov	r3, r1
 8003622:	4313      	orrs	r3, r2
 8003624:	d038      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003626:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800362a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800362e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003632:	d018      	beq.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003634:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003638:	d811      	bhi.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800363a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800363e:	d014      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003640:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003644:	d80b      	bhi.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003646:	2b00      	cmp	r3, #0
 8003648:	d011      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800364a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800364e:	d106      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003650:	4bc3      	ldr	r3, [pc, #780]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	4ac2      	ldr	r2, [pc, #776]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003656:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800365a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800365c:	e008      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003664:	e004      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003666:	bf00      	nop
 8003668:	e002      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800366a:	bf00      	nop
 800366c:	e000      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800366e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003670:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10b      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003678:	4bb9      	ldr	r3, [pc, #740]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800367a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003680:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003684:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003688:	4ab5      	ldr	r2, [pc, #724]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800368a:	430b      	orrs	r3, r1
 800368c:	6553      	str	r3, [r2, #84]	; 0x54
 800368e:	e003      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003690:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003694:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003698:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80036a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80036a6:	2300      	movs	r3, #0
 80036a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036aa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80036ae:	460b      	mov	r3, r1
 80036b0:	4313      	orrs	r3, r2
 80036b2:	d009      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80036b4:	4baa      	ldr	r3, [pc, #680]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036b8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80036bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036c2:	4aa7      	ldr	r2, [pc, #668]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036c4:	430b      	orrs	r3, r1
 80036c6:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80036c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 80036d4:	653b      	str	r3, [r7, #80]	; 0x50
 80036d6:	2300      	movs	r3, #0
 80036d8:	657b      	str	r3, [r7, #84]	; 0x54
 80036da:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80036de:	460b      	mov	r3, r1
 80036e0:	4313      	orrs	r3, r2
 80036e2:	d00a      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80036e4:	4b9e      	ldr	r3, [pc, #632]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80036ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80036f4:	4a9a      	ldr	r2, [pc, #616]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036f6:	430b      	orrs	r3, r1
 80036f8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80036fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003702:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8003706:	64bb      	str	r3, [r7, #72]	; 0x48
 8003708:	2300      	movs	r3, #0
 800370a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800370c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8003710:	460b      	mov	r3, r1
 8003712:	4313      	orrs	r3, r2
 8003714:	d009      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003716:	4b92      	ldr	r3, [pc, #584]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800371a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800371e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003722:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003724:	4a8e      	ldr	r2, [pc, #568]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003726:	430b      	orrs	r3, r1
 8003728:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800372a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800372e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003732:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8003736:	643b      	str	r3, [r7, #64]	; 0x40
 8003738:	2300      	movs	r3, #0
 800373a:	647b      	str	r3, [r7, #68]	; 0x44
 800373c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003740:	460b      	mov	r3, r1
 8003742:	4313      	orrs	r3, r2
 8003744:	d00e      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003746:	4b86      	ldr	r3, [pc, #536]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	4a85      	ldr	r2, [pc, #532]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800374c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003750:	6113      	str	r3, [r2, #16]
 8003752:	4b83      	ldr	r3, [pc, #524]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003754:	6919      	ldr	r1, [r3, #16]
 8003756:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800375a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800375e:	4a80      	ldr	r2, [pc, #512]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003760:	430b      	orrs	r3, r1
 8003762:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003764:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8003770:	63bb      	str	r3, [r7, #56]	; 0x38
 8003772:	2300      	movs	r3, #0
 8003774:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003776:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800377a:	460b      	mov	r3, r1
 800377c:	4313      	orrs	r3, r2
 800377e:	d009      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003780:	4b77      	ldr	r3, [pc, #476]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003784:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003788:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800378c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800378e:	4a74      	ldr	r2, [pc, #464]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003790:	430b      	orrs	r3, r1
 8003792:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003794:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80037a0:	633b      	str	r3, [r7, #48]	; 0x30
 80037a2:	2300      	movs	r3, #0
 80037a4:	637b      	str	r3, [r7, #52]	; 0x34
 80037a6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80037aa:	460b      	mov	r3, r1
 80037ac:	4313      	orrs	r3, r2
 80037ae:	d00a      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037b0:	4b6b      	ldr	r3, [pc, #428]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b4:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80037b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037c0:	4a67      	ldr	r2, [pc, #412]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037c2:	430b      	orrs	r3, r1
 80037c4:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80037c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ce:	2100      	movs	r1, #0
 80037d0:	62b9      	str	r1, [r7, #40]	; 0x28
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037d8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80037dc:	460b      	mov	r3, r1
 80037de:	4313      	orrs	r3, r2
 80037e0:	d011      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037e6:	3308      	adds	r3, #8
 80037e8:	2100      	movs	r1, #0
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fb78 	bl	8003ee0 <RCCEx_PLL2_Config>
 80037f0:	4603      	mov	r3, r0
 80037f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80037f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003802:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	2100      	movs	r1, #0
 8003810:	6239      	str	r1, [r7, #32]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	627b      	str	r3, [r7, #36]	; 0x24
 8003818:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800381c:	460b      	mov	r3, r1
 800381e:	4313      	orrs	r3, r2
 8003820:	d011      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003822:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003826:	3308      	adds	r3, #8
 8003828:	2101      	movs	r1, #1
 800382a:	4618      	mov	r0, r3
 800382c:	f000 fb58 	bl	8003ee0 <RCCEx_PLL2_Config>
 8003830:	4603      	mov	r3, r0
 8003832:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8003836:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003842:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003846:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384e:	2100      	movs	r1, #0
 8003850:	61b9      	str	r1, [r7, #24]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	61fb      	str	r3, [r7, #28]
 8003858:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800385c:	460b      	mov	r3, r1
 800385e:	4313      	orrs	r3, r2
 8003860:	d011      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003862:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003866:	3308      	adds	r3, #8
 8003868:	2102      	movs	r1, #2
 800386a:	4618      	mov	r0, r3
 800386c:	f000 fb38 	bl	8003ee0 <RCCEx_PLL2_Config>
 8003870:	4603      	mov	r3, r0
 8003872:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8003876:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800387e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003882:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003886:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800388a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388e:	2100      	movs	r1, #0
 8003890:	6139      	str	r1, [r7, #16]
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800389c:	460b      	mov	r3, r1
 800389e:	4313      	orrs	r3, r2
 80038a0:	d011      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038a6:	3328      	adds	r3, #40	; 0x28
 80038a8:	2100      	movs	r1, #0
 80038aa:	4618      	mov	r0, r3
 80038ac:	f000 fbca 	bl	8004044 <RCCEx_PLL3_Config>
 80038b0:	4603      	mov	r3, r0
 80038b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80038b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80038c2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80038c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ce:	2100      	movs	r1, #0
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	f003 0310 	and.w	r3, r3, #16
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80038dc:	460b      	mov	r3, r1
 80038de:	4313      	orrs	r3, r2
 80038e0:	d011      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80038e6:	3328      	adds	r3, #40	; 0x28
 80038e8:	2101      	movs	r1, #1
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 fbaa 	bl	8004044 <RCCEx_PLL3_Config>
 80038f0:	4603      	mov	r3, r0
 80038f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80038f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003902:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003906:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800390a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390e:	2100      	movs	r1, #0
 8003910:	6039      	str	r1, [r7, #0]
 8003912:	f003 0320 	and.w	r3, r3, #32
 8003916:	607b      	str	r3, [r7, #4]
 8003918:	e9d7 1200 	ldrd	r1, r2, [r7]
 800391c:	460b      	mov	r3, r1
 800391e:	4313      	orrs	r3, r2
 8003920:	d011      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003922:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003926:	3328      	adds	r3, #40	; 0x28
 8003928:	2102      	movs	r1, #2
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fb8a 	bl	8004044 <RCCEx_PLL3_Config>
 8003930:	4603      	mov	r3, r0
 8003932:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8003936:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800393e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003942:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8003946:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	e000      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
}
 8003954:	4618      	mov	r0, r3
 8003956:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800395a:	46bd      	mov	sp, r7
 800395c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003960:	58024400 	.word	0x58024400

08003964 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003968:	f7fe fd96 	bl	8002498 <HAL_RCC_GetHCLKFreq>
 800396c:	4602      	mov	r2, r0
 800396e:	4b06      	ldr	r3, [pc, #24]	; (8003988 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	091b      	lsrs	r3, r3, #4
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	4904      	ldr	r1, [pc, #16]	; (800398c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800397a:	5ccb      	ldrb	r3, [r1, r3]
 800397c:	f003 031f 	and.w	r3, r3, #31
 8003980:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003984:	4618      	mov	r0, r3
 8003986:	bd80      	pop	{r7, pc}
 8003988:	58024400 	.word	0x58024400
 800398c:	080054f4 	.word	0x080054f4

08003990 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003990:	b480      	push	{r7}
 8003992:	b089      	sub	sp, #36	; 0x24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003998:	4ba1      	ldr	r3, [pc, #644]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800399a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80039a2:	4b9f      	ldr	r3, [pc, #636]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a6:	0b1b      	lsrs	r3, r3, #12
 80039a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039ac:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80039ae:	4b9c      	ldr	r3, [pc, #624]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b2:	091b      	lsrs	r3, r3, #4
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80039ba:	4b99      	ldr	r3, [pc, #612]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039be:	08db      	lsrs	r3, r3, #3
 80039c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	fb02 f303 	mul.w	r3, r2, r3
 80039ca:	ee07 3a90 	vmov	s15, r3
 80039ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 8111 	beq.w	8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	f000 8083 	beq.w	8003aec <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	f200 80a1 	bhi.w	8003b30 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d056      	beq.n	8003aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80039fa:	e099      	b.n	8003b30 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80039fc:	4b88      	ldr	r3, [pc, #544]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0320 	and.w	r3, r3, #32
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d02d      	beq.n	8003a64 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a08:	4b85      	ldr	r3, [pc, #532]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	08db      	lsrs	r3, r3, #3
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	4a84      	ldr	r2, [pc, #528]	; (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003a14:	fa22 f303 	lsr.w	r3, r2, r3
 8003a18:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	ee07 3a90 	vmov	s15, r3
 8003a20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	ee07 3a90 	vmov	s15, r3
 8003a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a32:	4b7b      	ldr	r3, [pc, #492]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a3a:	ee07 3a90 	vmov	s15, r3
 8003a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a46:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003c28 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a5e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003a62:	e087      	b.n	8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	ee07 3a90 	vmov	s15, r3
 8003a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a6e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003c2c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a76:	4b6a      	ldr	r3, [pc, #424]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a7e:	ee07 3a90 	vmov	s15, r3
 8003a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a8a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003c28 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003aa6:	e065      	b.n	8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	ee07 3a90 	vmov	s15, r3
 8003aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ab2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003c30 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003aba:	4b59      	ldr	r3, [pc, #356]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ac2:	ee07 3a90 	vmov	s15, r3
 8003ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ace:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003c28 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ada:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ae6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003aea:	e043      	b.n	8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	ee07 3a90 	vmov	s15, r3
 8003af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003c34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003afe:	4b48      	ldr	r3, [pc, #288]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b06:	ee07 3a90 	vmov	s15, r3
 8003b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b12:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003c28 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b2e:	e021      	b.n	8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	ee07 3a90 	vmov	s15, r3
 8003b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b3a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003c30 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b42:	4b37      	ldr	r3, [pc, #220]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b4a:	ee07 3a90 	vmov	s15, r3
 8003b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b56:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003c28 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b72:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003b74:	4b2a      	ldr	r3, [pc, #168]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b78:	0a5b      	lsrs	r3, r3, #9
 8003b7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b7e:	ee07 3a90 	vmov	s15, r3
 8003b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b86:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b9a:	ee17 2a90 	vmov	r2, s15
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003ba2:	4b1f      	ldr	r3, [pc, #124]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba6:	0c1b      	lsrs	r3, r3, #16
 8003ba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bac:	ee07 3a90 	vmov	s15, r3
 8003bb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bb4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003bb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003bbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bc8:	ee17 2a90 	vmov	r2, s15
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003bd0:	4b13      	ldr	r3, [pc, #76]	; (8003c20 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd4:	0e1b      	lsrs	r3, r3, #24
 8003bd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bda:	ee07 3a90 	vmov	s15, r3
 8003bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003be2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003be6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003bea:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bf6:	ee17 2a90 	vmov	r2, s15
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003bfe:	e008      	b.n	8003c12 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	609a      	str	r2, [r3, #8]
}
 8003c12:	bf00      	nop
 8003c14:	3724      	adds	r7, #36	; 0x24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	58024400 	.word	0x58024400
 8003c24:	03d09000 	.word	0x03d09000
 8003c28:	46000000 	.word	0x46000000
 8003c2c:	4c742400 	.word	0x4c742400
 8003c30:	4a742400 	.word	0x4a742400
 8003c34:	4bbebc20 	.word	0x4bbebc20

08003c38 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b089      	sub	sp, #36	; 0x24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003c40:	4ba1      	ldr	r3, [pc, #644]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c44:	f003 0303 	and.w	r3, r3, #3
 8003c48:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003c4a:	4b9f      	ldr	r3, [pc, #636]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4e:	0d1b      	lsrs	r3, r3, #20
 8003c50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c54:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003c56:	4b9c      	ldr	r3, [pc, #624]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5a:	0a1b      	lsrs	r3, r3, #8
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003c62:	4b99      	ldr	r3, [pc, #612]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c66:	08db      	lsrs	r3, r3, #3
 8003c68:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	fb02 f303 	mul.w	r3, r2, r3
 8003c72:	ee07 3a90 	vmov	s15, r3
 8003c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c7a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8111 	beq.w	8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	f000 8083 	beq.w	8003d94 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	f200 80a1 	bhi.w	8003dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d056      	beq.n	8003d50 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003ca2:	e099      	b.n	8003dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ca4:	4b88      	ldr	r3, [pc, #544]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0320 	and.w	r3, r3, #32
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d02d      	beq.n	8003d0c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003cb0:	4b85      	ldr	r3, [pc, #532]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	08db      	lsrs	r3, r3, #3
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	4a84      	ldr	r2, [pc, #528]	; (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	ee07 3a90 	vmov	s15, r3
 8003cc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	ee07 3a90 	vmov	s15, r3
 8003cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cda:	4b7b      	ldr	r3, [pc, #492]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce2:	ee07 3a90 	vmov	s15, r3
 8003ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cea:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cee:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003cf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d06:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003d0a:	e087      	b.n	8003e1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	ee07 3a90 	vmov	s15, r3
 8003d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d16:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d1e:	4b6a      	ldr	r3, [pc, #424]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d26:	ee07 3a90 	vmov	s15, r3
 8003d2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d32:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d4e:	e065      	b.n	8003e1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	ee07 3a90 	vmov	s15, r3
 8003d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d5a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003ed8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d62:	4b59      	ldr	r3, [pc, #356]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d6a:	ee07 3a90 	vmov	s15, r3
 8003d6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d72:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d76:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d92:	e043      	b.n	8003e1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	ee07 3a90 	vmov	s15, r3
 8003d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d9e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003edc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003da2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003da6:	4b48      	ldr	r3, [pc, #288]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dae:	ee07 3a90 	vmov	s15, r3
 8003db2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003db6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dba:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003dbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003dd6:	e021      	b.n	8003e1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	ee07 3a90 	vmov	s15, r3
 8003dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003de2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003ed8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dea:	4b37      	ldr	r3, [pc, #220]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003df2:	ee07 3a90 	vmov	s15, r3
 8003df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dfe:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e1a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003e1c:	4b2a      	ldr	r3, [pc, #168]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e20:	0a5b      	lsrs	r3, r3, #9
 8003e22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e26:	ee07 3a90 	vmov	s15, r3
 8003e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e36:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e42:	ee17 2a90 	vmov	r2, s15
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003e4a:	4b1f      	ldr	r3, [pc, #124]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4e:	0c1b      	lsrs	r3, r3, #16
 8003e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e54:	ee07 3a90 	vmov	s15, r3
 8003e58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e64:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e70:	ee17 2a90 	vmov	r2, s15
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003e78:	4b13      	ldr	r3, [pc, #76]	; (8003ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	0e1b      	lsrs	r3, r3, #24
 8003e7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e82:	ee07 3a90 	vmov	s15, r3
 8003e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e92:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e9e:	ee17 2a90 	vmov	r2, s15
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003ea6:	e008      	b.n	8003eba <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	609a      	str	r2, [r3, #8]
}
 8003eba:	bf00      	nop
 8003ebc:	3724      	adds	r7, #36	; 0x24
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	58024400 	.word	0x58024400
 8003ecc:	03d09000 	.word	0x03d09000
 8003ed0:	46000000 	.word	0x46000000
 8003ed4:	4c742400 	.word	0x4c742400
 8003ed8:	4a742400 	.word	0x4a742400
 8003edc:	4bbebc20 	.word	0x4bbebc20

08003ee0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003eea:	2300      	movs	r3, #0
 8003eec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003eee:	4b53      	ldr	r3, [pc, #332]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef2:	f003 0303 	and.w	r3, r3, #3
 8003ef6:	2b03      	cmp	r3, #3
 8003ef8:	d101      	bne.n	8003efe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e099      	b.n	8004032 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003efe:	4b4f      	ldr	r3, [pc, #316]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a4e      	ldr	r2, [pc, #312]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f04:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f0a:	f7fc ffc3 	bl	8000e94 <HAL_GetTick>
 8003f0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003f10:	e008      	b.n	8003f24 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003f12:	f7fc ffbf 	bl	8000e94 <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d901      	bls.n	8003f24 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e086      	b.n	8004032 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003f24:	4b45      	ldr	r3, [pc, #276]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1f0      	bne.n	8003f12 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003f30:	4b42      	ldr	r3, [pc, #264]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f34:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	031b      	lsls	r3, r3, #12
 8003f3e:	493f      	ldr	r1, [pc, #252]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	628b      	str	r3, [r1, #40]	; 0x28
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	025b      	lsls	r3, r3, #9
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	041b      	lsls	r3, r3, #16
 8003f62:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	691b      	ldr	r3, [r3, #16]
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	061b      	lsls	r3, r3, #24
 8003f70:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003f74:	4931      	ldr	r1, [pc, #196]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003f7a:	4b30      	ldr	r3, [pc, #192]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	492d      	ldr	r1, [pc, #180]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003f8c:	4b2b      	ldr	r3, [pc, #172]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f90:	f023 0220 	bic.w	r2, r3, #32
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	4928      	ldr	r1, [pc, #160]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003f9e:	4b27      	ldr	r3, [pc, #156]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	4a26      	ldr	r2, [pc, #152]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fa4:	f023 0310 	bic.w	r3, r3, #16
 8003fa8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003faa:	4b24      	ldr	r3, [pc, #144]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fae:	4b24      	ldr	r3, [pc, #144]	; (8004040 <RCCEx_PLL2_Config+0x160>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	69d2      	ldr	r2, [r2, #28]
 8003fb6:	00d2      	lsls	r2, r2, #3
 8003fb8:	4920      	ldr	r1, [pc, #128]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003fbe:	4b1f      	ldr	r3, [pc, #124]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc2:	4a1e      	ldr	r2, [pc, #120]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fc4:	f043 0310 	orr.w	r3, r3, #16
 8003fc8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d106      	bne.n	8003fde <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003fd0:	4b1a      	ldr	r3, [pc, #104]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd4:	4a19      	ldr	r2, [pc, #100]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fd6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003fda:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003fdc:	e00f      	b.n	8003ffe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d106      	bne.n	8003ff2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003fe4:	4b15      	ldr	r3, [pc, #84]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe8:	4a14      	ldr	r2, [pc, #80]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003fea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003ff0:	e005      	b.n	8003ffe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003ff2:	4b12      	ldr	r3, [pc, #72]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff6:	4a11      	ldr	r2, [pc, #68]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8003ff8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003ffc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003ffe:	4b0f      	ldr	r3, [pc, #60]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a0e      	ldr	r2, [pc, #56]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8004004:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004008:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800400a:	f7fc ff43 	bl	8000e94 <HAL_GetTick>
 800400e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004010:	e008      	b.n	8004024 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004012:	f7fc ff3f 	bl	8000e94 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e006      	b.n	8004032 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004024:	4b05      	ldr	r3, [pc, #20]	; (800403c <RCCEx_PLL2_Config+0x15c>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d0f0      	beq.n	8004012 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004030:	7bfb      	ldrb	r3, [r7, #15]
}
 8004032:	4618      	mov	r0, r3
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	58024400 	.word	0x58024400
 8004040:	ffff0007 	.word	0xffff0007

08004044 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004052:	4b53      	ldr	r3, [pc, #332]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	2b03      	cmp	r3, #3
 800405c:	d101      	bne.n	8004062 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e099      	b.n	8004196 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004062:	4b4f      	ldr	r3, [pc, #316]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a4e      	ldr	r2, [pc, #312]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004068:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800406c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800406e:	f7fc ff11 	bl	8000e94 <HAL_GetTick>
 8004072:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004074:	e008      	b.n	8004088 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004076:	f7fc ff0d 	bl	8000e94 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e086      	b.n	8004196 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004088:	4b45      	ldr	r3, [pc, #276]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1f0      	bne.n	8004076 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004094:	4b42      	ldr	r3, [pc, #264]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004098:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	051b      	lsls	r3, r3, #20
 80040a2:	493f      	ldr	r1, [pc, #252]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	628b      	str	r3, [r1, #40]	; 0x28
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	3b01      	subs	r3, #1
 80040ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	025b      	lsls	r3, r3, #9
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	041b      	lsls	r3, r3, #16
 80040c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	3b01      	subs	r3, #1
 80040d2:	061b      	lsls	r3, r3, #24
 80040d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80040d8:	4931      	ldr	r1, [pc, #196]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80040de:	4b30      	ldr	r3, [pc, #192]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 80040e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	492d      	ldr	r1, [pc, #180]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80040f0:	4b2b      	ldr	r3, [pc, #172]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 80040f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	4928      	ldr	r1, [pc, #160]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004102:	4b27      	ldr	r3, [pc, #156]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004106:	4a26      	ldr	r2, [pc, #152]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004108:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800410c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800410e:	4b24      	ldr	r3, [pc, #144]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004112:	4b24      	ldr	r3, [pc, #144]	; (80041a4 <RCCEx_PLL3_Config+0x160>)
 8004114:	4013      	ands	r3, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	69d2      	ldr	r2, [r2, #28]
 800411a:	00d2      	lsls	r2, r2, #3
 800411c:	4920      	ldr	r1, [pc, #128]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 800411e:	4313      	orrs	r3, r2
 8004120:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004122:	4b1f      	ldr	r3, [pc, #124]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004126:	4a1e      	ldr	r2, [pc, #120]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800412c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d106      	bne.n	8004142 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004134:	4b1a      	ldr	r3, [pc, #104]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004138:	4a19      	ldr	r2, [pc, #100]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 800413a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800413e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004140:	e00f      	b.n	8004162 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d106      	bne.n	8004156 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004148:	4b15      	ldr	r3, [pc, #84]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 800414a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414c:	4a14      	ldr	r2, [pc, #80]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 800414e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004152:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004154:	e005      	b.n	8004162 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004156:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415a:	4a11      	ldr	r2, [pc, #68]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 800415c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004160:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004162:	4b0f      	ldr	r3, [pc, #60]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a0e      	ldr	r2, [pc, #56]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 8004168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800416c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800416e:	f7fc fe91 	bl	8000e94 <HAL_GetTick>
 8004172:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004174:	e008      	b.n	8004188 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004176:	f7fc fe8d 	bl	8000e94 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e006      	b.n	8004196 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004188:	4b05      	ldr	r3, [pc, #20]	; (80041a0 <RCCEx_PLL3_Config+0x15c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004194:	7bfb      	ldrb	r3, [r7, #15]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	58024400 	.word	0x58024400
 80041a4:	ffff0007 	.word	0xffff0007

080041a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e042      	b.n	8004240 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d106      	bne.n	80041d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7fc fd47 	bl	8000c60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2224      	movs	r2, #36	; 0x24
 80041d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0201 	bic.w	r2, r2, #1
 80041e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f8ba 	bl	8004364 <UART_SetConfig>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d101      	bne.n	80041fa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e022      	b.n	8004240 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d002      	beq.n	8004208 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fe16 	bl	8004e34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004216:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689a      	ldr	r2, [r3, #8]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004226:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 0201 	orr.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fe9d 	bl	8004f78 <UART_CheckIdleState>
 800423e:	4603      	mov	r3, r0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b08a      	sub	sp, #40	; 0x28
 800424c:	af02      	add	r7, sp, #8
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	603b      	str	r3, [r7, #0]
 8004254:	4613      	mov	r3, r2
 8004256:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425e:	2b20      	cmp	r3, #32
 8004260:	d17b      	bne.n	800435a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <HAL_UART_Transmit+0x26>
 8004268:	88fb      	ldrh	r3, [r7, #6]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e074      	b.n	800435c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2221      	movs	r2, #33	; 0x21
 800427e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004282:	f7fc fe07 	bl	8000e94 <HAL_GetTick>
 8004286:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	88fa      	ldrh	r2, [r7, #6]
 800428c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	88fa      	ldrh	r2, [r7, #6]
 8004294:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042a0:	d108      	bne.n	80042b4 <HAL_UART_Transmit+0x6c>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d104      	bne.n	80042b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042aa:	2300      	movs	r3, #0
 80042ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	61bb      	str	r3, [r7, #24]
 80042b2:	e003      	b.n	80042bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042b8:	2300      	movs	r3, #0
 80042ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042bc:	e030      	b.n	8004320 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2200      	movs	r2, #0
 80042c6:	2180      	movs	r1, #128	; 0x80
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 feff 	bl	80050cc <UART_WaitOnFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2220      	movs	r2, #32
 80042d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e03d      	b.n	800435c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10b      	bne.n	80042fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	881b      	ldrh	r3, [r3, #0]
 80042ea:	461a      	mov	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042f4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	3302      	adds	r3, #2
 80042fa:	61bb      	str	r3, [r7, #24]
 80042fc:	e007      	b.n	800430e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	781a      	ldrb	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	3301      	adds	r3, #1
 800430c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004326:	b29b      	uxth	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1c8      	bne.n	80042be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	2200      	movs	r2, #0
 8004334:	2140      	movs	r1, #64	; 0x40
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 fec8 	bl	80050cc <UART_WaitOnFlagUntilTimeout>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d005      	beq.n	800434e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e006      	b.n	800435c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2220      	movs	r2, #32
 8004352:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004356:	2300      	movs	r3, #0
 8004358:	e000      	b.n	800435c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800435a:	2302      	movs	r3, #2
  }
}
 800435c:	4618      	mov	r0, r3
 800435e:	3720      	adds	r7, #32
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004368:	b092      	sub	sp, #72	; 0x48
 800436a:	af00      	add	r7, sp, #0
 800436c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800436e:	2300      	movs	r3, #0
 8004370:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	431a      	orrs	r2, r3
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	431a      	orrs	r2, r3
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	69db      	ldr	r3, [r3, #28]
 8004388:	4313      	orrs	r3, r2
 800438a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	4bbe      	ldr	r3, [pc, #760]	; (800468c <UART_SetConfig+0x328>)
 8004394:	4013      	ands	r3, r2
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	6812      	ldr	r2, [r2, #0]
 800439a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800439c:	430b      	orrs	r3, r1
 800439e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	68da      	ldr	r2, [r3, #12]
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	430a      	orrs	r2, r1
 80043b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4ab3      	ldr	r2, [pc, #716]	; (8004690 <UART_SetConfig+0x32c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d004      	beq.n	80043d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043cc:	4313      	orrs	r3, r2
 80043ce:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	4baf      	ldr	r3, [pc, #700]	; (8004694 <UART_SetConfig+0x330>)
 80043d8:	4013      	ands	r3, r2
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	6812      	ldr	r2, [r2, #0]
 80043de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043e0:	430b      	orrs	r3, r1
 80043e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ea:	f023 010f 	bic.w	r1, r3, #15
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	430a      	orrs	r2, r1
 80043f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4aa6      	ldr	r2, [pc, #664]	; (8004698 <UART_SetConfig+0x334>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d177      	bne.n	80044f4 <UART_SetConfig+0x190>
 8004404:	4ba5      	ldr	r3, [pc, #660]	; (800469c <UART_SetConfig+0x338>)
 8004406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004408:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800440c:	2b28      	cmp	r3, #40	; 0x28
 800440e:	d86d      	bhi.n	80044ec <UART_SetConfig+0x188>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <UART_SetConfig+0xb4>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	080044bd 	.word	0x080044bd
 800441c:	080044ed 	.word	0x080044ed
 8004420:	080044ed 	.word	0x080044ed
 8004424:	080044ed 	.word	0x080044ed
 8004428:	080044ed 	.word	0x080044ed
 800442c:	080044ed 	.word	0x080044ed
 8004430:	080044ed 	.word	0x080044ed
 8004434:	080044ed 	.word	0x080044ed
 8004438:	080044c5 	.word	0x080044c5
 800443c:	080044ed 	.word	0x080044ed
 8004440:	080044ed 	.word	0x080044ed
 8004444:	080044ed 	.word	0x080044ed
 8004448:	080044ed 	.word	0x080044ed
 800444c:	080044ed 	.word	0x080044ed
 8004450:	080044ed 	.word	0x080044ed
 8004454:	080044ed 	.word	0x080044ed
 8004458:	080044cd 	.word	0x080044cd
 800445c:	080044ed 	.word	0x080044ed
 8004460:	080044ed 	.word	0x080044ed
 8004464:	080044ed 	.word	0x080044ed
 8004468:	080044ed 	.word	0x080044ed
 800446c:	080044ed 	.word	0x080044ed
 8004470:	080044ed 	.word	0x080044ed
 8004474:	080044ed 	.word	0x080044ed
 8004478:	080044d5 	.word	0x080044d5
 800447c:	080044ed 	.word	0x080044ed
 8004480:	080044ed 	.word	0x080044ed
 8004484:	080044ed 	.word	0x080044ed
 8004488:	080044ed 	.word	0x080044ed
 800448c:	080044ed 	.word	0x080044ed
 8004490:	080044ed 	.word	0x080044ed
 8004494:	080044ed 	.word	0x080044ed
 8004498:	080044dd 	.word	0x080044dd
 800449c:	080044ed 	.word	0x080044ed
 80044a0:	080044ed 	.word	0x080044ed
 80044a4:	080044ed 	.word	0x080044ed
 80044a8:	080044ed 	.word	0x080044ed
 80044ac:	080044ed 	.word	0x080044ed
 80044b0:	080044ed 	.word	0x080044ed
 80044b4:	080044ed 	.word	0x080044ed
 80044b8:	080044e5 	.word	0x080044e5
 80044bc:	2301      	movs	r3, #1
 80044be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044c2:	e222      	b.n	800490a <UART_SetConfig+0x5a6>
 80044c4:	2304      	movs	r3, #4
 80044c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044ca:	e21e      	b.n	800490a <UART_SetConfig+0x5a6>
 80044cc:	2308      	movs	r3, #8
 80044ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044d2:	e21a      	b.n	800490a <UART_SetConfig+0x5a6>
 80044d4:	2310      	movs	r3, #16
 80044d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044da:	e216      	b.n	800490a <UART_SetConfig+0x5a6>
 80044dc:	2320      	movs	r3, #32
 80044de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044e2:	e212      	b.n	800490a <UART_SetConfig+0x5a6>
 80044e4:	2340      	movs	r3, #64	; 0x40
 80044e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044ea:	e20e      	b.n	800490a <UART_SetConfig+0x5a6>
 80044ec:	2380      	movs	r3, #128	; 0x80
 80044ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044f2:	e20a      	b.n	800490a <UART_SetConfig+0x5a6>
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a69      	ldr	r2, [pc, #420]	; (80046a0 <UART_SetConfig+0x33c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d130      	bne.n	8004560 <UART_SetConfig+0x1fc>
 80044fe:	4b67      	ldr	r3, [pc, #412]	; (800469c <UART_SetConfig+0x338>)
 8004500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	2b05      	cmp	r3, #5
 8004508:	d826      	bhi.n	8004558 <UART_SetConfig+0x1f4>
 800450a:	a201      	add	r2, pc, #4	; (adr r2, 8004510 <UART_SetConfig+0x1ac>)
 800450c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004510:	08004529 	.word	0x08004529
 8004514:	08004531 	.word	0x08004531
 8004518:	08004539 	.word	0x08004539
 800451c:	08004541 	.word	0x08004541
 8004520:	08004549 	.word	0x08004549
 8004524:	08004551 	.word	0x08004551
 8004528:	2300      	movs	r3, #0
 800452a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800452e:	e1ec      	b.n	800490a <UART_SetConfig+0x5a6>
 8004530:	2304      	movs	r3, #4
 8004532:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004536:	e1e8      	b.n	800490a <UART_SetConfig+0x5a6>
 8004538:	2308      	movs	r3, #8
 800453a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800453e:	e1e4      	b.n	800490a <UART_SetConfig+0x5a6>
 8004540:	2310      	movs	r3, #16
 8004542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004546:	e1e0      	b.n	800490a <UART_SetConfig+0x5a6>
 8004548:	2320      	movs	r3, #32
 800454a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800454e:	e1dc      	b.n	800490a <UART_SetConfig+0x5a6>
 8004550:	2340      	movs	r3, #64	; 0x40
 8004552:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004556:	e1d8      	b.n	800490a <UART_SetConfig+0x5a6>
 8004558:	2380      	movs	r3, #128	; 0x80
 800455a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800455e:	e1d4      	b.n	800490a <UART_SetConfig+0x5a6>
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a4f      	ldr	r2, [pc, #316]	; (80046a4 <UART_SetConfig+0x340>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d130      	bne.n	80045cc <UART_SetConfig+0x268>
 800456a:	4b4c      	ldr	r3, [pc, #304]	; (800469c <UART_SetConfig+0x338>)
 800456c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	2b05      	cmp	r3, #5
 8004574:	d826      	bhi.n	80045c4 <UART_SetConfig+0x260>
 8004576:	a201      	add	r2, pc, #4	; (adr r2, 800457c <UART_SetConfig+0x218>)
 8004578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457c:	08004595 	.word	0x08004595
 8004580:	0800459d 	.word	0x0800459d
 8004584:	080045a5 	.word	0x080045a5
 8004588:	080045ad 	.word	0x080045ad
 800458c:	080045b5 	.word	0x080045b5
 8004590:	080045bd 	.word	0x080045bd
 8004594:	2300      	movs	r3, #0
 8004596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800459a:	e1b6      	b.n	800490a <UART_SetConfig+0x5a6>
 800459c:	2304      	movs	r3, #4
 800459e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045a2:	e1b2      	b.n	800490a <UART_SetConfig+0x5a6>
 80045a4:	2308      	movs	r3, #8
 80045a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045aa:	e1ae      	b.n	800490a <UART_SetConfig+0x5a6>
 80045ac:	2310      	movs	r3, #16
 80045ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045b2:	e1aa      	b.n	800490a <UART_SetConfig+0x5a6>
 80045b4:	2320      	movs	r3, #32
 80045b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045ba:	e1a6      	b.n	800490a <UART_SetConfig+0x5a6>
 80045bc:	2340      	movs	r3, #64	; 0x40
 80045be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045c2:	e1a2      	b.n	800490a <UART_SetConfig+0x5a6>
 80045c4:	2380      	movs	r3, #128	; 0x80
 80045c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80045ca:	e19e      	b.n	800490a <UART_SetConfig+0x5a6>
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a35      	ldr	r2, [pc, #212]	; (80046a8 <UART_SetConfig+0x344>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d130      	bne.n	8004638 <UART_SetConfig+0x2d4>
 80045d6:	4b31      	ldr	r3, [pc, #196]	; (800469c <UART_SetConfig+0x338>)
 80045d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	2b05      	cmp	r3, #5
 80045e0:	d826      	bhi.n	8004630 <UART_SetConfig+0x2cc>
 80045e2:	a201      	add	r2, pc, #4	; (adr r2, 80045e8 <UART_SetConfig+0x284>)
 80045e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e8:	08004601 	.word	0x08004601
 80045ec:	08004609 	.word	0x08004609
 80045f0:	08004611 	.word	0x08004611
 80045f4:	08004619 	.word	0x08004619
 80045f8:	08004621 	.word	0x08004621
 80045fc:	08004629 	.word	0x08004629
 8004600:	2300      	movs	r3, #0
 8004602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004606:	e180      	b.n	800490a <UART_SetConfig+0x5a6>
 8004608:	2304      	movs	r3, #4
 800460a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800460e:	e17c      	b.n	800490a <UART_SetConfig+0x5a6>
 8004610:	2308      	movs	r3, #8
 8004612:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004616:	e178      	b.n	800490a <UART_SetConfig+0x5a6>
 8004618:	2310      	movs	r3, #16
 800461a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800461e:	e174      	b.n	800490a <UART_SetConfig+0x5a6>
 8004620:	2320      	movs	r3, #32
 8004622:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004626:	e170      	b.n	800490a <UART_SetConfig+0x5a6>
 8004628:	2340      	movs	r3, #64	; 0x40
 800462a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800462e:	e16c      	b.n	800490a <UART_SetConfig+0x5a6>
 8004630:	2380      	movs	r3, #128	; 0x80
 8004632:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004636:	e168      	b.n	800490a <UART_SetConfig+0x5a6>
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a1b      	ldr	r2, [pc, #108]	; (80046ac <UART_SetConfig+0x348>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d142      	bne.n	80046c8 <UART_SetConfig+0x364>
 8004642:	4b16      	ldr	r3, [pc, #88]	; (800469c <UART_SetConfig+0x338>)
 8004644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	2b05      	cmp	r3, #5
 800464c:	d838      	bhi.n	80046c0 <UART_SetConfig+0x35c>
 800464e:	a201      	add	r2, pc, #4	; (adr r2, 8004654 <UART_SetConfig+0x2f0>)
 8004650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004654:	0800466d 	.word	0x0800466d
 8004658:	08004675 	.word	0x08004675
 800465c:	0800467d 	.word	0x0800467d
 8004660:	08004685 	.word	0x08004685
 8004664:	080046b1 	.word	0x080046b1
 8004668:	080046b9 	.word	0x080046b9
 800466c:	2300      	movs	r3, #0
 800466e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004672:	e14a      	b.n	800490a <UART_SetConfig+0x5a6>
 8004674:	2304      	movs	r3, #4
 8004676:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800467a:	e146      	b.n	800490a <UART_SetConfig+0x5a6>
 800467c:	2308      	movs	r3, #8
 800467e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004682:	e142      	b.n	800490a <UART_SetConfig+0x5a6>
 8004684:	2310      	movs	r3, #16
 8004686:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800468a:	e13e      	b.n	800490a <UART_SetConfig+0x5a6>
 800468c:	cfff69f3 	.word	0xcfff69f3
 8004690:	58000c00 	.word	0x58000c00
 8004694:	11fff4ff 	.word	0x11fff4ff
 8004698:	40011000 	.word	0x40011000
 800469c:	58024400 	.word	0x58024400
 80046a0:	40004400 	.word	0x40004400
 80046a4:	40004800 	.word	0x40004800
 80046a8:	40004c00 	.word	0x40004c00
 80046ac:	40005000 	.word	0x40005000
 80046b0:	2320      	movs	r3, #32
 80046b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80046b6:	e128      	b.n	800490a <UART_SetConfig+0x5a6>
 80046b8:	2340      	movs	r3, #64	; 0x40
 80046ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80046be:	e124      	b.n	800490a <UART_SetConfig+0x5a6>
 80046c0:	2380      	movs	r3, #128	; 0x80
 80046c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80046c6:	e120      	b.n	800490a <UART_SetConfig+0x5a6>
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4acb      	ldr	r2, [pc, #812]	; (80049fc <UART_SetConfig+0x698>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d176      	bne.n	80047c0 <UART_SetConfig+0x45c>
 80046d2:	4bcb      	ldr	r3, [pc, #812]	; (8004a00 <UART_SetConfig+0x69c>)
 80046d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046da:	2b28      	cmp	r3, #40	; 0x28
 80046dc:	d86c      	bhi.n	80047b8 <UART_SetConfig+0x454>
 80046de:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <UART_SetConfig+0x380>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	08004789 	.word	0x08004789
 80046e8:	080047b9 	.word	0x080047b9
 80046ec:	080047b9 	.word	0x080047b9
 80046f0:	080047b9 	.word	0x080047b9
 80046f4:	080047b9 	.word	0x080047b9
 80046f8:	080047b9 	.word	0x080047b9
 80046fc:	080047b9 	.word	0x080047b9
 8004700:	080047b9 	.word	0x080047b9
 8004704:	08004791 	.word	0x08004791
 8004708:	080047b9 	.word	0x080047b9
 800470c:	080047b9 	.word	0x080047b9
 8004710:	080047b9 	.word	0x080047b9
 8004714:	080047b9 	.word	0x080047b9
 8004718:	080047b9 	.word	0x080047b9
 800471c:	080047b9 	.word	0x080047b9
 8004720:	080047b9 	.word	0x080047b9
 8004724:	08004799 	.word	0x08004799
 8004728:	080047b9 	.word	0x080047b9
 800472c:	080047b9 	.word	0x080047b9
 8004730:	080047b9 	.word	0x080047b9
 8004734:	080047b9 	.word	0x080047b9
 8004738:	080047b9 	.word	0x080047b9
 800473c:	080047b9 	.word	0x080047b9
 8004740:	080047b9 	.word	0x080047b9
 8004744:	080047a1 	.word	0x080047a1
 8004748:	080047b9 	.word	0x080047b9
 800474c:	080047b9 	.word	0x080047b9
 8004750:	080047b9 	.word	0x080047b9
 8004754:	080047b9 	.word	0x080047b9
 8004758:	080047b9 	.word	0x080047b9
 800475c:	080047b9 	.word	0x080047b9
 8004760:	080047b9 	.word	0x080047b9
 8004764:	080047a9 	.word	0x080047a9
 8004768:	080047b9 	.word	0x080047b9
 800476c:	080047b9 	.word	0x080047b9
 8004770:	080047b9 	.word	0x080047b9
 8004774:	080047b9 	.word	0x080047b9
 8004778:	080047b9 	.word	0x080047b9
 800477c:	080047b9 	.word	0x080047b9
 8004780:	080047b9 	.word	0x080047b9
 8004784:	080047b1 	.word	0x080047b1
 8004788:	2301      	movs	r3, #1
 800478a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800478e:	e0bc      	b.n	800490a <UART_SetConfig+0x5a6>
 8004790:	2304      	movs	r3, #4
 8004792:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004796:	e0b8      	b.n	800490a <UART_SetConfig+0x5a6>
 8004798:	2308      	movs	r3, #8
 800479a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800479e:	e0b4      	b.n	800490a <UART_SetConfig+0x5a6>
 80047a0:	2310      	movs	r3, #16
 80047a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047a6:	e0b0      	b.n	800490a <UART_SetConfig+0x5a6>
 80047a8:	2320      	movs	r3, #32
 80047aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047ae:	e0ac      	b.n	800490a <UART_SetConfig+0x5a6>
 80047b0:	2340      	movs	r3, #64	; 0x40
 80047b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047b6:	e0a8      	b.n	800490a <UART_SetConfig+0x5a6>
 80047b8:	2380      	movs	r3, #128	; 0x80
 80047ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047be:	e0a4      	b.n	800490a <UART_SetConfig+0x5a6>
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a8f      	ldr	r2, [pc, #572]	; (8004a04 <UART_SetConfig+0x6a0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d130      	bne.n	800482c <UART_SetConfig+0x4c8>
 80047ca:	4b8d      	ldr	r3, [pc, #564]	; (8004a00 <UART_SetConfig+0x69c>)
 80047cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	2b05      	cmp	r3, #5
 80047d4:	d826      	bhi.n	8004824 <UART_SetConfig+0x4c0>
 80047d6:	a201      	add	r2, pc, #4	; (adr r2, 80047dc <UART_SetConfig+0x478>)
 80047d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047dc:	080047f5 	.word	0x080047f5
 80047e0:	080047fd 	.word	0x080047fd
 80047e4:	08004805 	.word	0x08004805
 80047e8:	0800480d 	.word	0x0800480d
 80047ec:	08004815 	.word	0x08004815
 80047f0:	0800481d 	.word	0x0800481d
 80047f4:	2300      	movs	r3, #0
 80047f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047fa:	e086      	b.n	800490a <UART_SetConfig+0x5a6>
 80047fc:	2304      	movs	r3, #4
 80047fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004802:	e082      	b.n	800490a <UART_SetConfig+0x5a6>
 8004804:	2308      	movs	r3, #8
 8004806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800480a:	e07e      	b.n	800490a <UART_SetConfig+0x5a6>
 800480c:	2310      	movs	r3, #16
 800480e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004812:	e07a      	b.n	800490a <UART_SetConfig+0x5a6>
 8004814:	2320      	movs	r3, #32
 8004816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800481a:	e076      	b.n	800490a <UART_SetConfig+0x5a6>
 800481c:	2340      	movs	r3, #64	; 0x40
 800481e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004822:	e072      	b.n	800490a <UART_SetConfig+0x5a6>
 8004824:	2380      	movs	r3, #128	; 0x80
 8004826:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800482a:	e06e      	b.n	800490a <UART_SetConfig+0x5a6>
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a75      	ldr	r2, [pc, #468]	; (8004a08 <UART_SetConfig+0x6a4>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d130      	bne.n	8004898 <UART_SetConfig+0x534>
 8004836:	4b72      	ldr	r3, [pc, #456]	; (8004a00 <UART_SetConfig+0x69c>)
 8004838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	2b05      	cmp	r3, #5
 8004840:	d826      	bhi.n	8004890 <UART_SetConfig+0x52c>
 8004842:	a201      	add	r2, pc, #4	; (adr r2, 8004848 <UART_SetConfig+0x4e4>)
 8004844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004848:	08004861 	.word	0x08004861
 800484c:	08004869 	.word	0x08004869
 8004850:	08004871 	.word	0x08004871
 8004854:	08004879 	.word	0x08004879
 8004858:	08004881 	.word	0x08004881
 800485c:	08004889 	.word	0x08004889
 8004860:	2300      	movs	r3, #0
 8004862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004866:	e050      	b.n	800490a <UART_SetConfig+0x5a6>
 8004868:	2304      	movs	r3, #4
 800486a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800486e:	e04c      	b.n	800490a <UART_SetConfig+0x5a6>
 8004870:	2308      	movs	r3, #8
 8004872:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004876:	e048      	b.n	800490a <UART_SetConfig+0x5a6>
 8004878:	2310      	movs	r3, #16
 800487a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800487e:	e044      	b.n	800490a <UART_SetConfig+0x5a6>
 8004880:	2320      	movs	r3, #32
 8004882:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004886:	e040      	b.n	800490a <UART_SetConfig+0x5a6>
 8004888:	2340      	movs	r3, #64	; 0x40
 800488a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800488e:	e03c      	b.n	800490a <UART_SetConfig+0x5a6>
 8004890:	2380      	movs	r3, #128	; 0x80
 8004892:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004896:	e038      	b.n	800490a <UART_SetConfig+0x5a6>
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a5b      	ldr	r2, [pc, #364]	; (8004a0c <UART_SetConfig+0x6a8>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d130      	bne.n	8004904 <UART_SetConfig+0x5a0>
 80048a2:	4b57      	ldr	r3, [pc, #348]	; (8004a00 <UART_SetConfig+0x69c>)
 80048a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	2b05      	cmp	r3, #5
 80048ac:	d826      	bhi.n	80048fc <UART_SetConfig+0x598>
 80048ae:	a201      	add	r2, pc, #4	; (adr r2, 80048b4 <UART_SetConfig+0x550>)
 80048b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b4:	080048cd 	.word	0x080048cd
 80048b8:	080048d5 	.word	0x080048d5
 80048bc:	080048dd 	.word	0x080048dd
 80048c0:	080048e5 	.word	0x080048e5
 80048c4:	080048ed 	.word	0x080048ed
 80048c8:	080048f5 	.word	0x080048f5
 80048cc:	2302      	movs	r3, #2
 80048ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048d2:	e01a      	b.n	800490a <UART_SetConfig+0x5a6>
 80048d4:	2304      	movs	r3, #4
 80048d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048da:	e016      	b.n	800490a <UART_SetConfig+0x5a6>
 80048dc:	2308      	movs	r3, #8
 80048de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048e2:	e012      	b.n	800490a <UART_SetConfig+0x5a6>
 80048e4:	2310      	movs	r3, #16
 80048e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048ea:	e00e      	b.n	800490a <UART_SetConfig+0x5a6>
 80048ec:	2320      	movs	r3, #32
 80048ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048f2:	e00a      	b.n	800490a <UART_SetConfig+0x5a6>
 80048f4:	2340      	movs	r3, #64	; 0x40
 80048f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048fa:	e006      	b.n	800490a <UART_SetConfig+0x5a6>
 80048fc:	2380      	movs	r3, #128	; 0x80
 80048fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004902:	e002      	b.n	800490a <UART_SetConfig+0x5a6>
 8004904:	2380      	movs	r3, #128	; 0x80
 8004906:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a3f      	ldr	r2, [pc, #252]	; (8004a0c <UART_SetConfig+0x6a8>)
 8004910:	4293      	cmp	r3, r2
 8004912:	f040 80f8 	bne.w	8004b06 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004916:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800491a:	2b20      	cmp	r3, #32
 800491c:	dc46      	bgt.n	80049ac <UART_SetConfig+0x648>
 800491e:	2b02      	cmp	r3, #2
 8004920:	f2c0 8082 	blt.w	8004a28 <UART_SetConfig+0x6c4>
 8004924:	3b02      	subs	r3, #2
 8004926:	2b1e      	cmp	r3, #30
 8004928:	d87e      	bhi.n	8004a28 <UART_SetConfig+0x6c4>
 800492a:	a201      	add	r2, pc, #4	; (adr r2, 8004930 <UART_SetConfig+0x5cc>)
 800492c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004930:	080049b3 	.word	0x080049b3
 8004934:	08004a29 	.word	0x08004a29
 8004938:	080049bb 	.word	0x080049bb
 800493c:	08004a29 	.word	0x08004a29
 8004940:	08004a29 	.word	0x08004a29
 8004944:	08004a29 	.word	0x08004a29
 8004948:	080049cb 	.word	0x080049cb
 800494c:	08004a29 	.word	0x08004a29
 8004950:	08004a29 	.word	0x08004a29
 8004954:	08004a29 	.word	0x08004a29
 8004958:	08004a29 	.word	0x08004a29
 800495c:	08004a29 	.word	0x08004a29
 8004960:	08004a29 	.word	0x08004a29
 8004964:	08004a29 	.word	0x08004a29
 8004968:	080049db 	.word	0x080049db
 800496c:	08004a29 	.word	0x08004a29
 8004970:	08004a29 	.word	0x08004a29
 8004974:	08004a29 	.word	0x08004a29
 8004978:	08004a29 	.word	0x08004a29
 800497c:	08004a29 	.word	0x08004a29
 8004980:	08004a29 	.word	0x08004a29
 8004984:	08004a29 	.word	0x08004a29
 8004988:	08004a29 	.word	0x08004a29
 800498c:	08004a29 	.word	0x08004a29
 8004990:	08004a29 	.word	0x08004a29
 8004994:	08004a29 	.word	0x08004a29
 8004998:	08004a29 	.word	0x08004a29
 800499c:	08004a29 	.word	0x08004a29
 80049a0:	08004a29 	.word	0x08004a29
 80049a4:	08004a29 	.word	0x08004a29
 80049a8:	08004a1b 	.word	0x08004a1b
 80049ac:	2b40      	cmp	r3, #64	; 0x40
 80049ae:	d037      	beq.n	8004a20 <UART_SetConfig+0x6bc>
 80049b0:	e03a      	b.n	8004a28 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80049b2:	f7fe ffd7 	bl	8003964 <HAL_RCCEx_GetD3PCLK1Freq>
 80049b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80049b8:	e03c      	b.n	8004a34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80049ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049be:	4618      	mov	r0, r3
 80049c0:	f7fe ffe6 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80049c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80049c8:	e034      	b.n	8004a34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80049ca:	f107 0318 	add.w	r3, r7, #24
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7ff f932 	bl	8003c38 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80049d8:	e02c      	b.n	8004a34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049da:	4b09      	ldr	r3, [pc, #36]	; (8004a00 <UART_SetConfig+0x69c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d016      	beq.n	8004a14 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80049e6:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <UART_SetConfig+0x69c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	08db      	lsrs	r3, r3, #3
 80049ec:	f003 0303 	and.w	r3, r3, #3
 80049f0:	4a07      	ldr	r2, [pc, #28]	; (8004a10 <UART_SetConfig+0x6ac>)
 80049f2:	fa22 f303 	lsr.w	r3, r2, r3
 80049f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80049f8:	e01c      	b.n	8004a34 <UART_SetConfig+0x6d0>
 80049fa:	bf00      	nop
 80049fc:	40011400 	.word	0x40011400
 8004a00:	58024400 	.word	0x58024400
 8004a04:	40007800 	.word	0x40007800
 8004a08:	40007c00 	.word	0x40007c00
 8004a0c:	58000c00 	.word	0x58000c00
 8004a10:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004a14:	4b9d      	ldr	r3, [pc, #628]	; (8004c8c <UART_SetConfig+0x928>)
 8004a16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004a18:	e00c      	b.n	8004a34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004a1a:	4b9d      	ldr	r3, [pc, #628]	; (8004c90 <UART_SetConfig+0x92c>)
 8004a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004a1e:	e009      	b.n	8004a34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004a26:	e005      	b.n	8004a34 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004a32:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 81de 	beq.w	8004df8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a40:	4a94      	ldr	r2, [pc, #592]	; (8004c94 <UART_SetConfig+0x930>)
 8004a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a46:	461a      	mov	r2, r3
 8004a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a4e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	4613      	mov	r3, r2
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	4413      	add	r3, r2
 8004a5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d305      	bcc.n	8004a6c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d903      	bls.n	8004a74 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004a72:	e1c1      	b.n	8004df8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a76:	2200      	movs	r2, #0
 8004a78:	60bb      	str	r3, [r7, #8]
 8004a7a:	60fa      	str	r2, [r7, #12]
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a80:	4a84      	ldr	r2, [pc, #528]	; (8004c94 <UART_SetConfig+0x930>)
 8004a82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2200      	movs	r2, #0
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	607a      	str	r2, [r7, #4]
 8004a8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a96:	f7fb fc1f 	bl	80002d8 <__aeabi_uldivmod>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	4610      	mov	r0, r2
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	f04f 0200 	mov.w	r2, #0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	020b      	lsls	r3, r1, #8
 8004aac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ab0:	0202      	lsls	r2, r0, #8
 8004ab2:	6979      	ldr	r1, [r7, #20]
 8004ab4:	6849      	ldr	r1, [r1, #4]
 8004ab6:	0849      	lsrs	r1, r1, #1
 8004ab8:	2000      	movs	r0, #0
 8004aba:	460c      	mov	r4, r1
 8004abc:	4605      	mov	r5, r0
 8004abe:	eb12 0804 	adds.w	r8, r2, r4
 8004ac2:	eb43 0905 	adc.w	r9, r3, r5
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	469a      	mov	sl, r3
 8004ace:	4693      	mov	fp, r2
 8004ad0:	4652      	mov	r2, sl
 8004ad2:	465b      	mov	r3, fp
 8004ad4:	4640      	mov	r0, r8
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	f7fb fbfe 	bl	80002d8 <__aeabi_uldivmod>
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004aea:	d308      	bcc.n	8004afe <UART_SetConfig+0x79a>
 8004aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004af2:	d204      	bcs.n	8004afe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004afa:	60da      	str	r2, [r3, #12]
 8004afc:	e17c      	b.n	8004df8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004b04:	e178      	b.n	8004df8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b0e:	f040 80c5 	bne.w	8004c9c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004b12:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	dc48      	bgt.n	8004bac <UART_SetConfig+0x848>
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	db7b      	blt.n	8004c16 <UART_SetConfig+0x8b2>
 8004b1e:	2b20      	cmp	r3, #32
 8004b20:	d879      	bhi.n	8004c16 <UART_SetConfig+0x8b2>
 8004b22:	a201      	add	r2, pc, #4	; (adr r2, 8004b28 <UART_SetConfig+0x7c4>)
 8004b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b28:	08004bb3 	.word	0x08004bb3
 8004b2c:	08004bbb 	.word	0x08004bbb
 8004b30:	08004c17 	.word	0x08004c17
 8004b34:	08004c17 	.word	0x08004c17
 8004b38:	08004bc3 	.word	0x08004bc3
 8004b3c:	08004c17 	.word	0x08004c17
 8004b40:	08004c17 	.word	0x08004c17
 8004b44:	08004c17 	.word	0x08004c17
 8004b48:	08004bd3 	.word	0x08004bd3
 8004b4c:	08004c17 	.word	0x08004c17
 8004b50:	08004c17 	.word	0x08004c17
 8004b54:	08004c17 	.word	0x08004c17
 8004b58:	08004c17 	.word	0x08004c17
 8004b5c:	08004c17 	.word	0x08004c17
 8004b60:	08004c17 	.word	0x08004c17
 8004b64:	08004c17 	.word	0x08004c17
 8004b68:	08004be3 	.word	0x08004be3
 8004b6c:	08004c17 	.word	0x08004c17
 8004b70:	08004c17 	.word	0x08004c17
 8004b74:	08004c17 	.word	0x08004c17
 8004b78:	08004c17 	.word	0x08004c17
 8004b7c:	08004c17 	.word	0x08004c17
 8004b80:	08004c17 	.word	0x08004c17
 8004b84:	08004c17 	.word	0x08004c17
 8004b88:	08004c17 	.word	0x08004c17
 8004b8c:	08004c17 	.word	0x08004c17
 8004b90:	08004c17 	.word	0x08004c17
 8004b94:	08004c17 	.word	0x08004c17
 8004b98:	08004c17 	.word	0x08004c17
 8004b9c:	08004c17 	.word	0x08004c17
 8004ba0:	08004c17 	.word	0x08004c17
 8004ba4:	08004c17 	.word	0x08004c17
 8004ba8:	08004c09 	.word	0x08004c09
 8004bac:	2b40      	cmp	r3, #64	; 0x40
 8004bae:	d02e      	beq.n	8004c0e <UART_SetConfig+0x8aa>
 8004bb0:	e031      	b.n	8004c16 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bb2:	f7fd fca1 	bl	80024f8 <HAL_RCC_GetPCLK1Freq>
 8004bb6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004bb8:	e033      	b.n	8004c22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bba:	f7fd fcb3 	bl	8002524 <HAL_RCC_GetPCLK2Freq>
 8004bbe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004bc0:	e02f      	b.n	8004c22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7fe fee2 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004bd0:	e027      	b.n	8004c22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004bd2:	f107 0318 	add.w	r3, r7, #24
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7ff f82e 	bl	8003c38 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004be0:	e01f      	b.n	8004c22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004be2:	4b2d      	ldr	r3, [pc, #180]	; (8004c98 <UART_SetConfig+0x934>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0320 	and.w	r3, r3, #32
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d009      	beq.n	8004c02 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004bee:	4b2a      	ldr	r3, [pc, #168]	; (8004c98 <UART_SetConfig+0x934>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	08db      	lsrs	r3, r3, #3
 8004bf4:	f003 0303 	and.w	r3, r3, #3
 8004bf8:	4a24      	ldr	r2, [pc, #144]	; (8004c8c <UART_SetConfig+0x928>)
 8004bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8004bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c00:	e00f      	b.n	8004c22 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004c02:	4b22      	ldr	r3, [pc, #136]	; (8004c8c <UART_SetConfig+0x928>)
 8004c04:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004c06:	e00c      	b.n	8004c22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004c08:	4b21      	ldr	r3, [pc, #132]	; (8004c90 <UART_SetConfig+0x92c>)
 8004c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004c0c:	e009      	b.n	8004c22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004c14:	e005      	b.n	8004c22 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004c20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 80e7 	beq.w	8004df8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	4a19      	ldr	r2, [pc, #100]	; (8004c94 <UART_SetConfig+0x930>)
 8004c30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c34:	461a      	mov	r2, r3
 8004c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c38:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c3c:	005a      	lsls	r2, r3, #1
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	085b      	lsrs	r3, r3, #1
 8004c44:	441a      	add	r2, r3
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c4e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c52:	2b0f      	cmp	r3, #15
 8004c54:	d916      	bls.n	8004c84 <UART_SetConfig+0x920>
 8004c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c5c:	d212      	bcs.n	8004c84 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	f023 030f 	bic.w	r3, r3, #15
 8004c66:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	f003 0307 	and.w	r3, r3, #7
 8004c72:	b29a      	uxth	r2, r3
 8004c74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004c76:	4313      	orrs	r3, r2
 8004c78:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004c80:	60da      	str	r2, [r3, #12]
 8004c82:	e0b9      	b.n	8004df8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004c8a:	e0b5      	b.n	8004df8 <UART_SetConfig+0xa94>
 8004c8c:	03d09000 	.word	0x03d09000
 8004c90:	003d0900 	.word	0x003d0900
 8004c94:	08005504 	.word	0x08005504
 8004c98:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c9c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004ca0:	2b20      	cmp	r3, #32
 8004ca2:	dc49      	bgt.n	8004d38 <UART_SetConfig+0x9d4>
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	db7c      	blt.n	8004da2 <UART_SetConfig+0xa3e>
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	d87a      	bhi.n	8004da2 <UART_SetConfig+0xa3e>
 8004cac:	a201      	add	r2, pc, #4	; (adr r2, 8004cb4 <UART_SetConfig+0x950>)
 8004cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004d3f 	.word	0x08004d3f
 8004cb8:	08004d47 	.word	0x08004d47
 8004cbc:	08004da3 	.word	0x08004da3
 8004cc0:	08004da3 	.word	0x08004da3
 8004cc4:	08004d4f 	.word	0x08004d4f
 8004cc8:	08004da3 	.word	0x08004da3
 8004ccc:	08004da3 	.word	0x08004da3
 8004cd0:	08004da3 	.word	0x08004da3
 8004cd4:	08004d5f 	.word	0x08004d5f
 8004cd8:	08004da3 	.word	0x08004da3
 8004cdc:	08004da3 	.word	0x08004da3
 8004ce0:	08004da3 	.word	0x08004da3
 8004ce4:	08004da3 	.word	0x08004da3
 8004ce8:	08004da3 	.word	0x08004da3
 8004cec:	08004da3 	.word	0x08004da3
 8004cf0:	08004da3 	.word	0x08004da3
 8004cf4:	08004d6f 	.word	0x08004d6f
 8004cf8:	08004da3 	.word	0x08004da3
 8004cfc:	08004da3 	.word	0x08004da3
 8004d00:	08004da3 	.word	0x08004da3
 8004d04:	08004da3 	.word	0x08004da3
 8004d08:	08004da3 	.word	0x08004da3
 8004d0c:	08004da3 	.word	0x08004da3
 8004d10:	08004da3 	.word	0x08004da3
 8004d14:	08004da3 	.word	0x08004da3
 8004d18:	08004da3 	.word	0x08004da3
 8004d1c:	08004da3 	.word	0x08004da3
 8004d20:	08004da3 	.word	0x08004da3
 8004d24:	08004da3 	.word	0x08004da3
 8004d28:	08004da3 	.word	0x08004da3
 8004d2c:	08004da3 	.word	0x08004da3
 8004d30:	08004da3 	.word	0x08004da3
 8004d34:	08004d95 	.word	0x08004d95
 8004d38:	2b40      	cmp	r3, #64	; 0x40
 8004d3a:	d02e      	beq.n	8004d9a <UART_SetConfig+0xa36>
 8004d3c:	e031      	b.n	8004da2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d3e:	f7fd fbdb 	bl	80024f8 <HAL_RCC_GetPCLK1Freq>
 8004d42:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004d44:	e033      	b.n	8004dae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d46:	f7fd fbed 	bl	8002524 <HAL_RCC_GetPCLK2Freq>
 8004d4a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004d4c:	e02f      	b.n	8004dae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe fe1c 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d5c:	e027      	b.n	8004dae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d5e:	f107 0318 	add.w	r3, r7, #24
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fe ff68 	bl	8003c38 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d6c:	e01f      	b.n	8004dae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d6e:	4b2d      	ldr	r3, [pc, #180]	; (8004e24 <UART_SetConfig+0xac0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0320 	and.w	r3, r3, #32
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d009      	beq.n	8004d8e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004d7a:	4b2a      	ldr	r3, [pc, #168]	; (8004e24 <UART_SetConfig+0xac0>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	08db      	lsrs	r3, r3, #3
 8004d80:	f003 0303 	and.w	r3, r3, #3
 8004d84:	4a28      	ldr	r2, [pc, #160]	; (8004e28 <UART_SetConfig+0xac4>)
 8004d86:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d8c:	e00f      	b.n	8004dae <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8004d8e:	4b26      	ldr	r3, [pc, #152]	; (8004e28 <UART_SetConfig+0xac4>)
 8004d90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d92:	e00c      	b.n	8004dae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004d94:	4b25      	ldr	r3, [pc, #148]	; (8004e2c <UART_SetConfig+0xac8>)
 8004d96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004d98:	e009      	b.n	8004dae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004da0:	e005      	b.n	8004dae <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8004da2:	2300      	movs	r3, #0
 8004da4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004dac:	bf00      	nop
    }

    if (pclk != 0U)
 8004dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d021      	beq.n	8004df8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	4a1d      	ldr	r2, [pc, #116]	; (8004e30 <UART_SetConfig+0xacc>)
 8004dba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dc2:	fbb3 f2f2 	udiv	r2, r3, r2
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	085b      	lsrs	r3, r3, #1
 8004dcc:	441a      	add	r2, r3
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dda:	2b0f      	cmp	r3, #15
 8004ddc:	d909      	bls.n	8004df2 <UART_SetConfig+0xa8e>
 8004dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004de4:	d205      	bcs.n	8004df2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	60da      	str	r2, [r3, #12]
 8004df0:	e002      	b.n	8004df8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	2200      	movs	r2, #0
 8004e12:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004e14:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3748      	adds	r7, #72	; 0x48
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e22:	bf00      	nop
 8004e24:	58024400 	.word	0x58024400
 8004e28:	03d09000 	.word	0x03d09000
 8004e2c:	003d0900 	.word	0x003d0900
 8004e30:	08005504 	.word	0x08005504

08004e34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00a      	beq.n	8004e5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00a      	beq.n	8004ea2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea6:	f003 0308 	and.w	r3, r3, #8
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec8:	f003 0310 	and.w	r3, r3, #16
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eea:	f003 0320 	and.w	r3, r3, #32
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	430a      	orrs	r2, r1
 8004f06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d01a      	beq.n	8004f4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f32:	d10a      	bne.n	8004f4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	430a      	orrs	r2, r1
 8004f48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00a      	beq.n	8004f6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	605a      	str	r2, [r3, #4]
  }
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b098      	sub	sp, #96	; 0x60
 8004f7c:	af02      	add	r7, sp, #8
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f88:	f7fb ff84 	bl	8000e94 <HAL_GetTick>
 8004f8c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0308 	and.w	r3, r3, #8
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d12f      	bne.n	8004ffc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f88e 	bl	80050cc <UART_WaitOnFlagUntilTimeout>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d022      	beq.n	8004ffc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fbe:	e853 3f00 	ldrex	r3, [r3]
 8004fc2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fca:	653b      	str	r3, [r7, #80]	; 0x50
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fd4:	647b      	str	r3, [r7, #68]	; 0x44
 8004fd6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004fda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fdc:	e841 2300 	strex	r3, r2, [r1]
 8004fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1e6      	bne.n	8004fb6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e063      	b.n	80050c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0304 	and.w	r3, r3, #4
 8005006:	2b04      	cmp	r3, #4
 8005008:	d149      	bne.n	800509e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800500a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005012:	2200      	movs	r2, #0
 8005014:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 f857 	bl	80050cc <UART_WaitOnFlagUntilTimeout>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d03c      	beq.n	800509e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502c:	e853 3f00 	ldrex	r3, [r3]
 8005030:	623b      	str	r3, [r7, #32]
   return(result);
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005038:	64fb      	str	r3, [r7, #76]	; 0x4c
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	461a      	mov	r2, r3
 8005040:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005042:	633b      	str	r3, [r7, #48]	; 0x30
 8005044:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005046:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005048:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800504a:	e841 2300 	strex	r3, r2, [r1]
 800504e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1e6      	bne.n	8005024 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3308      	adds	r3, #8
 800505c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	60fb      	str	r3, [r7, #12]
   return(result);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f023 0301 	bic.w	r3, r3, #1
 800506c:	64bb      	str	r3, [r7, #72]	; 0x48
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3308      	adds	r3, #8
 8005074:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005076:	61fa      	str	r2, [r7, #28]
 8005078:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507a:	69b9      	ldr	r1, [r7, #24]
 800507c:	69fa      	ldr	r2, [r7, #28]
 800507e:	e841 2300 	strex	r3, r2, [r1]
 8005082:	617b      	str	r3, [r7, #20]
   return(result);
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1e5      	bne.n	8005056 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2220      	movs	r2, #32
 800508e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e012      	b.n	80050c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3758      	adds	r7, #88	; 0x58
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	603b      	str	r3, [r7, #0]
 80050d8:	4613      	mov	r3, r2
 80050da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050dc:	e049      	b.n	8005172 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e4:	d045      	beq.n	8005172 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050e6:	f7fb fed5 	bl	8000e94 <HAL_GetTick>
 80050ea:	4602      	mov	r2, r0
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	69ba      	ldr	r2, [r7, #24]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d302      	bcc.n	80050fc <UART_WaitOnFlagUntilTimeout+0x30>
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d101      	bne.n	8005100 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e048      	b.n	8005192 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0304 	and.w	r3, r3, #4
 800510a:	2b00      	cmp	r3, #0
 800510c:	d031      	beq.n	8005172 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	f003 0308 	and.w	r3, r3, #8
 8005118:	2b08      	cmp	r3, #8
 800511a:	d110      	bne.n	800513e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2208      	movs	r2, #8
 8005122:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 f839 	bl	800519c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2208      	movs	r2, #8
 800512e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e029      	b.n	8005192 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	69db      	ldr	r3, [r3, #28]
 8005144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005148:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800514c:	d111      	bne.n	8005172 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005156:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f81f 	bl	800519c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2220      	movs	r2, #32
 8005162:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e00f      	b.n	8005192 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	69da      	ldr	r2, [r3, #28]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	4013      	ands	r3, r2
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	429a      	cmp	r2, r3
 8005180:	bf0c      	ite	eq
 8005182:	2301      	moveq	r3, #1
 8005184:	2300      	movne	r3, #0
 8005186:	b2db      	uxtb	r3, r3
 8005188:	461a      	mov	r2, r3
 800518a:	79fb      	ldrb	r3, [r7, #7]
 800518c:	429a      	cmp	r2, r3
 800518e:	d0a6      	beq.n	80050de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800519c:	b480      	push	{r7}
 800519e:	b095      	sub	sp, #84	; 0x54
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051ac:	e853 3f00 	ldrex	r3, [r3]
 80051b0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051c2:	643b      	str	r3, [r7, #64]	; 0x40
 80051c4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80051ca:	e841 2300 	strex	r3, r2, [r1]
 80051ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1e6      	bne.n	80051a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	3308      	adds	r3, #8
 80051dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	e853 3f00 	ldrex	r3, [r3]
 80051e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80051e6:	69fa      	ldr	r2, [r7, #28]
 80051e8:	4b1e      	ldr	r3, [pc, #120]	; (8005264 <UART_EndRxTransfer+0xc8>)
 80051ea:	4013      	ands	r3, r2
 80051ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3308      	adds	r3, #8
 80051f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051f8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80051fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051fe:	e841 2300 	strex	r3, r2, [r1]
 8005202:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1e5      	bne.n	80051d6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800520e:	2b01      	cmp	r3, #1
 8005210:	d118      	bne.n	8005244 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	e853 3f00 	ldrex	r3, [r3]
 800521e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f023 0310 	bic.w	r3, r3, #16
 8005226:	647b      	str	r3, [r7, #68]	; 0x44
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	461a      	mov	r2, r3
 800522e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005230:	61bb      	str	r3, [r7, #24]
 8005232:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005234:	6979      	ldr	r1, [r7, #20]
 8005236:	69ba      	ldr	r2, [r7, #24]
 8005238:	e841 2300 	strex	r3, r2, [r1]
 800523c:	613b      	str	r3, [r7, #16]
   return(result);
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1e6      	bne.n	8005212 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2220      	movs	r2, #32
 8005248:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005258:	bf00      	nop
 800525a:	3754      	adds	r7, #84	; 0x54
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	effffffe 	.word	0xeffffffe

08005268 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005276:	2b01      	cmp	r3, #1
 8005278:	d101      	bne.n	800527e <HAL_UARTEx_DisableFifoMode+0x16>
 800527a:	2302      	movs	r3, #2
 800527c:	e027      	b.n	80052ce <HAL_UARTEx_DisableFifoMode+0x66>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2224      	movs	r2, #36	; 0x24
 800528a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 0201 	bic.w	r2, r2, #1
 80052a4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80052ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2220      	movs	r2, #32
 80052c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b084      	sub	sp, #16
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
 80052e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d101      	bne.n	80052f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052ee:	2302      	movs	r3, #2
 80052f0:	e02d      	b.n	800534e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2224      	movs	r2, #36	; 0x24
 80052fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 0201 	bic.w	r2, r2, #1
 8005318:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f850 	bl	80053d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2220      	movs	r2, #32
 8005340:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b084      	sub	sp, #16
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
 800535e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005366:	2b01      	cmp	r3, #1
 8005368:	d101      	bne.n	800536e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800536a:	2302      	movs	r3, #2
 800536c:	e02d      	b.n	80053ca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2224      	movs	r2, #36	; 0x24
 800537a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f022 0201 	bic.w	r2, r2, #1
 8005394:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f812 	bl	80053d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2220      	movs	r2, #32
 80053bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
	...

080053d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d108      	bne.n	80053f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053f4:	e031      	b.n	800545a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053f6:	2310      	movs	r3, #16
 80053f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053fa:	2310      	movs	r3, #16
 80053fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	0e5b      	lsrs	r3, r3, #25
 8005406:	b2db      	uxtb	r3, r3
 8005408:	f003 0307 	and.w	r3, r3, #7
 800540c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	0f5b      	lsrs	r3, r3, #29
 8005416:	b2db      	uxtb	r3, r3
 8005418:	f003 0307 	and.w	r3, r3, #7
 800541c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800541e:	7bbb      	ldrb	r3, [r7, #14]
 8005420:	7b3a      	ldrb	r2, [r7, #12]
 8005422:	4911      	ldr	r1, [pc, #68]	; (8005468 <UARTEx_SetNbDataToProcess+0x94>)
 8005424:	5c8a      	ldrb	r2, [r1, r2]
 8005426:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800542a:	7b3a      	ldrb	r2, [r7, #12]
 800542c:	490f      	ldr	r1, [pc, #60]	; (800546c <UARTEx_SetNbDataToProcess+0x98>)
 800542e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005430:	fb93 f3f2 	sdiv	r3, r3, r2
 8005434:	b29a      	uxth	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800543c:	7bfb      	ldrb	r3, [r7, #15]
 800543e:	7b7a      	ldrb	r2, [r7, #13]
 8005440:	4909      	ldr	r1, [pc, #36]	; (8005468 <UARTEx_SetNbDataToProcess+0x94>)
 8005442:	5c8a      	ldrb	r2, [r1, r2]
 8005444:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005448:	7b7a      	ldrb	r2, [r7, #13]
 800544a:	4908      	ldr	r1, [pc, #32]	; (800546c <UARTEx_SetNbDataToProcess+0x98>)
 800544c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800544e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005452:	b29a      	uxth	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800545a:	bf00      	nop
 800545c:	3714      	adds	r7, #20
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	0800551c 	.word	0x0800551c
 800546c:	08005524 	.word	0x08005524

08005470 <memset>:
 8005470:	4402      	add	r2, r0
 8005472:	4603      	mov	r3, r0
 8005474:	4293      	cmp	r3, r2
 8005476:	d100      	bne.n	800547a <memset+0xa>
 8005478:	4770      	bx	lr
 800547a:	f803 1b01 	strb.w	r1, [r3], #1
 800547e:	e7f9      	b.n	8005474 <memset+0x4>

08005480 <__libc_init_array>:
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	4d0d      	ldr	r5, [pc, #52]	; (80054b8 <__libc_init_array+0x38>)
 8005484:	4c0d      	ldr	r4, [pc, #52]	; (80054bc <__libc_init_array+0x3c>)
 8005486:	1b64      	subs	r4, r4, r5
 8005488:	10a4      	asrs	r4, r4, #2
 800548a:	2600      	movs	r6, #0
 800548c:	42a6      	cmp	r6, r4
 800548e:	d109      	bne.n	80054a4 <__libc_init_array+0x24>
 8005490:	4d0b      	ldr	r5, [pc, #44]	; (80054c0 <__libc_init_array+0x40>)
 8005492:	4c0c      	ldr	r4, [pc, #48]	; (80054c4 <__libc_init_array+0x44>)
 8005494:	f000 f818 	bl	80054c8 <_init>
 8005498:	1b64      	subs	r4, r4, r5
 800549a:	10a4      	asrs	r4, r4, #2
 800549c:	2600      	movs	r6, #0
 800549e:	42a6      	cmp	r6, r4
 80054a0:	d105      	bne.n	80054ae <__libc_init_array+0x2e>
 80054a2:	bd70      	pop	{r4, r5, r6, pc}
 80054a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80054a8:	4798      	blx	r3
 80054aa:	3601      	adds	r6, #1
 80054ac:	e7ee      	b.n	800548c <__libc_init_array+0xc>
 80054ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80054b2:	4798      	blx	r3
 80054b4:	3601      	adds	r6, #1
 80054b6:	e7f2      	b.n	800549e <__libc_init_array+0x1e>
 80054b8:	08005534 	.word	0x08005534
 80054bc:	08005534 	.word	0x08005534
 80054c0:	08005534 	.word	0x08005534
 80054c4:	08005538 	.word	0x08005538

080054c8 <_init>:
 80054c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ca:	bf00      	nop
 80054cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ce:	bc08      	pop	{r3}
 80054d0:	469e      	mov	lr, r3
 80054d2:	4770      	bx	lr

080054d4 <_fini>:
 80054d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d6:	bf00      	nop
 80054d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054da:	bc08      	pop	{r3}
 80054dc:	469e      	mov	lr, r3
 80054de:	4770      	bx	lr
