// Seed: 4130624807
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.type_4 = 0;
  assign module_1.type_8  = 0;
endmodule
module module_1 (
    input tri id_0
);
  wand id_2 = 1;
  assign id_2 = id_2;
  wire id_4;
  always @(id_4 or posedge 1 or posedge 1) @(negedge 1 & id_0, (1) > id_0) id_3 = id_4;
  uwire id_5 = id_2;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2;
  always
    if (id_1) id_1 = {id_1};
    else if (1 * 1 - 1'b0) begin : LABEL_0
      id_1 = id_1;
    end
  uwire id_2;
  assign id_2 = 1;
  wire id_3;
endmodule
