axis_dwidth_converter_32to8.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/axis_dwidth_converter_32to8/sim/axis_dwidth_converter_32to8.v,incdir="../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
