// Seed: 3035518873
module module_0 (
    input  tri   id_0,
    input  uwire id_1
    , id_4,
    output wor   id_2
);
  assign id_2 = -1;
  supply1 id_5, id_6, id_7, id_8;
  assign id_4 = id_8;
  assign module_1.id_6 = 0;
  assign id_7 = (-1);
endmodule
module module_1 #(
    parameter id_0 = 32'd93,
    parameter id_1 = 32'd39,
    parameter id_3 = 32'd81
) (
    input  wand  _id_0,
    input  wire  _id_1,
    output tri0  id_2,
    input  uwire _id_3,
    input  wor   id_4,
    output uwire id_5 [id_0 : id_1],
    output wire  id_6,
    input  wire  id_7,
    input  tri0  id_8,
    input  tri   id_9
);
  assign id_2 = id_3;
  uwire [id_3 : 1] id_11 = -1, id_12 = id_3;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5
  );
  tri0 id_13 = 1, id_14 = -1, id_15 = 1;
endmodule
