module top(
	input wire CLOCK_50
);

reg [2:0] coeffs [1:0];
coeffs[0] = 3'd3;
coeffs[1] = 3'd2;


tap tap_1 (
		.i_clk(CLOCK_50)
);