// Seed: 2331723015
module module_0 (
    output tri1 id_0,
    input uwire id_1
    , id_23,
    output uwire id_2,
    input tri id_3,
    output uwire id_4,
    output wor id_5,
    output supply0 id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    input wand id_14,
    input tri id_15,
    input tri id_16,
    input wire id_17,
    output tri id_18,
    input tri0 id_19
    , id_24,
    input wor id_20,
    output wire id_21
);
  wire id_25;
  assign id_9 = 1;
  wire id_26;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output supply0 id_2,
    output uwire id_3
);
  wire id_5;
  module_0(
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_3
  );
endmodule
