
TEA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085ac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d0  080086c0  080086c0  000186c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c90  08008c90  000209c0  2**0
                  CONTENTS
  4 .ARM          00000008  08008c90  08008c90  00018c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c98  08008c98  000209c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008c98  08008c98  00018c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ca0  08008ca0  00018ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009c0  20000000  08008ca4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  200009c0  08009664  000209c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b70  08009664  00020b70  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010dce  00000000  00000000  000209e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025f6  00000000  00000000  000317b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001178  00000000  00000000  00033db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001060  00000000  00000000  00034f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016384  00000000  00000000  00035f88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c8a5  00000000  00000000  0004c30c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000771d6  00000000  00000000  00058bb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cfd87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b9c  00000000  00000000  000cfe04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009c0 	.word	0x200009c0
 800012c:	00000000 	.word	0x00000000
 8000130:	080086a4 	.word	0x080086a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009c4 	.word	0x200009c4
 800014c:	080086a4 	.word	0x080086a4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_uldivmod>:
 8000f44:	b953      	cbnz	r3, 8000f5c <__aeabi_uldivmod+0x18>
 8000f46:	b94a      	cbnz	r2, 8000f5c <__aeabi_uldivmod+0x18>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bf08      	it	eq
 8000f4c:	2800      	cmpeq	r0, #0
 8000f4e:	bf1c      	itt	ne
 8000f50:	f04f 31ff 	movne.w	r1, #4294967295
 8000f54:	f04f 30ff 	movne.w	r0, #4294967295
 8000f58:	f000 b974 	b.w	8001244 <__aeabi_idiv0>
 8000f5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f64:	f000 f806 	bl	8000f74 <__udivmoddi4>
 8000f68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f70:	b004      	add	sp, #16
 8000f72:	4770      	bx	lr

08000f74 <__udivmoddi4>:
 8000f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f78:	468c      	mov	ip, r1
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	9e08      	ldr	r6, [sp, #32]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d14b      	bne.n	800101a <__udivmoddi4+0xa6>
 8000f82:	428a      	cmp	r2, r1
 8000f84:	4615      	mov	r5, r2
 8000f86:	d967      	bls.n	8001058 <__udivmoddi4+0xe4>
 8000f88:	fab2 f282 	clz	r2, r2
 8000f8c:	b14a      	cbz	r2, 8000fa2 <__udivmoddi4+0x2e>
 8000f8e:	f1c2 0720 	rsb	r7, r2, #32
 8000f92:	fa01 f302 	lsl.w	r3, r1, r2
 8000f96:	fa20 f707 	lsr.w	r7, r0, r7
 8000f9a:	4095      	lsls	r5, r2
 8000f9c:	ea47 0c03 	orr.w	ip, r7, r3
 8000fa0:	4094      	lsls	r4, r2
 8000fa2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fa6:	fbbc f7fe 	udiv	r7, ip, lr
 8000faa:	fa1f f885 	uxth.w	r8, r5
 8000fae:	fb0e c317 	mls	r3, lr, r7, ip
 8000fb2:	fb07 f908 	mul.w	r9, r7, r8
 8000fb6:	0c21      	lsrs	r1, r4, #16
 8000fb8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000fbc:	4599      	cmp	r9, r3
 8000fbe:	d909      	bls.n	8000fd4 <__udivmoddi4+0x60>
 8000fc0:	18eb      	adds	r3, r5, r3
 8000fc2:	f107 31ff 	add.w	r1, r7, #4294967295
 8000fc6:	f080 811c 	bcs.w	8001202 <__udivmoddi4+0x28e>
 8000fca:	4599      	cmp	r9, r3
 8000fcc:	f240 8119 	bls.w	8001202 <__udivmoddi4+0x28e>
 8000fd0:	3f02      	subs	r7, #2
 8000fd2:	442b      	add	r3, r5
 8000fd4:	eba3 0309 	sub.w	r3, r3, r9
 8000fd8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fdc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fe0:	fb00 f108 	mul.w	r1, r0, r8
 8000fe4:	b2a4      	uxth	r4, r4
 8000fe6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fea:	42a1      	cmp	r1, r4
 8000fec:	d909      	bls.n	8001002 <__udivmoddi4+0x8e>
 8000fee:	192c      	adds	r4, r5, r4
 8000ff0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ff4:	f080 8107 	bcs.w	8001206 <__udivmoddi4+0x292>
 8000ff8:	42a1      	cmp	r1, r4
 8000ffa:	f240 8104 	bls.w	8001206 <__udivmoddi4+0x292>
 8000ffe:	3802      	subs	r0, #2
 8001000:	442c      	add	r4, r5
 8001002:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001006:	2700      	movs	r7, #0
 8001008:	1a64      	subs	r4, r4, r1
 800100a:	b11e      	cbz	r6, 8001014 <__udivmoddi4+0xa0>
 800100c:	2300      	movs	r3, #0
 800100e:	40d4      	lsrs	r4, r2
 8001010:	e9c6 4300 	strd	r4, r3, [r6]
 8001014:	4639      	mov	r1, r7
 8001016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800101a:	428b      	cmp	r3, r1
 800101c:	d909      	bls.n	8001032 <__udivmoddi4+0xbe>
 800101e:	2e00      	cmp	r6, #0
 8001020:	f000 80ec 	beq.w	80011fc <__udivmoddi4+0x288>
 8001024:	2700      	movs	r7, #0
 8001026:	e9c6 0100 	strd	r0, r1, [r6]
 800102a:	4638      	mov	r0, r7
 800102c:	4639      	mov	r1, r7
 800102e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001032:	fab3 f783 	clz	r7, r3
 8001036:	2f00      	cmp	r7, #0
 8001038:	d148      	bne.n	80010cc <__udivmoddi4+0x158>
 800103a:	428b      	cmp	r3, r1
 800103c:	d302      	bcc.n	8001044 <__udivmoddi4+0xd0>
 800103e:	4282      	cmp	r2, r0
 8001040:	f200 80fb 	bhi.w	800123a <__udivmoddi4+0x2c6>
 8001044:	1a84      	subs	r4, r0, r2
 8001046:	eb61 0303 	sbc.w	r3, r1, r3
 800104a:	2001      	movs	r0, #1
 800104c:	469c      	mov	ip, r3
 800104e:	2e00      	cmp	r6, #0
 8001050:	d0e0      	beq.n	8001014 <__udivmoddi4+0xa0>
 8001052:	e9c6 4c00 	strd	r4, ip, [r6]
 8001056:	e7dd      	b.n	8001014 <__udivmoddi4+0xa0>
 8001058:	b902      	cbnz	r2, 800105c <__udivmoddi4+0xe8>
 800105a:	deff      	udf	#255	; 0xff
 800105c:	fab2 f282 	clz	r2, r2
 8001060:	2a00      	cmp	r2, #0
 8001062:	f040 808f 	bne.w	8001184 <__udivmoddi4+0x210>
 8001066:	2701      	movs	r7, #1
 8001068:	1b49      	subs	r1, r1, r5
 800106a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800106e:	fa1f f985 	uxth.w	r9, r5
 8001072:	fbb1 fef8 	udiv	lr, r1, r8
 8001076:	fb08 111e 	mls	r1, r8, lr, r1
 800107a:	fb09 f00e 	mul.w	r0, r9, lr
 800107e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8001082:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8001086:	4298      	cmp	r0, r3
 8001088:	d907      	bls.n	800109a <__udivmoddi4+0x126>
 800108a:	18eb      	adds	r3, r5, r3
 800108c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8001090:	d202      	bcs.n	8001098 <__udivmoddi4+0x124>
 8001092:	4298      	cmp	r0, r3
 8001094:	f200 80cd 	bhi.w	8001232 <__udivmoddi4+0x2be>
 8001098:	468e      	mov	lr, r1
 800109a:	1a1b      	subs	r3, r3, r0
 800109c:	fbb3 f0f8 	udiv	r0, r3, r8
 80010a0:	fb08 3310 	mls	r3, r8, r0, r3
 80010a4:	fb09 f900 	mul.w	r9, r9, r0
 80010a8:	b2a4      	uxth	r4, r4
 80010aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80010ae:	45a1      	cmp	r9, r4
 80010b0:	d907      	bls.n	80010c2 <__udivmoddi4+0x14e>
 80010b2:	192c      	adds	r4, r5, r4
 80010b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80010b8:	d202      	bcs.n	80010c0 <__udivmoddi4+0x14c>
 80010ba:	45a1      	cmp	r9, r4
 80010bc:	f200 80b6 	bhi.w	800122c <__udivmoddi4+0x2b8>
 80010c0:	4618      	mov	r0, r3
 80010c2:	eba4 0409 	sub.w	r4, r4, r9
 80010c6:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80010ca:	e79e      	b.n	800100a <__udivmoddi4+0x96>
 80010cc:	f1c7 0520 	rsb	r5, r7, #32
 80010d0:	40bb      	lsls	r3, r7
 80010d2:	fa22 fc05 	lsr.w	ip, r2, r5
 80010d6:	ea4c 0c03 	orr.w	ip, ip, r3
 80010da:	fa21 f405 	lsr.w	r4, r1, r5
 80010de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80010e2:	fbb4 f9fe 	udiv	r9, r4, lr
 80010e6:	fa1f f88c 	uxth.w	r8, ip
 80010ea:	fb0e 4419 	mls	r4, lr, r9, r4
 80010ee:	fa20 f305 	lsr.w	r3, r0, r5
 80010f2:	40b9      	lsls	r1, r7
 80010f4:	fb09 fa08 	mul.w	sl, r9, r8
 80010f8:	4319      	orrs	r1, r3
 80010fa:	0c0b      	lsrs	r3, r1, #16
 80010fc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001100:	45a2      	cmp	sl, r4
 8001102:	fa02 f207 	lsl.w	r2, r2, r7
 8001106:	fa00 f307 	lsl.w	r3, r0, r7
 800110a:	d90b      	bls.n	8001124 <__udivmoddi4+0x1b0>
 800110c:	eb1c 0404 	adds.w	r4, ip, r4
 8001110:	f109 30ff 	add.w	r0, r9, #4294967295
 8001114:	f080 8088 	bcs.w	8001228 <__udivmoddi4+0x2b4>
 8001118:	45a2      	cmp	sl, r4
 800111a:	f240 8085 	bls.w	8001228 <__udivmoddi4+0x2b4>
 800111e:	f1a9 0902 	sub.w	r9, r9, #2
 8001122:	4464      	add	r4, ip
 8001124:	eba4 040a 	sub.w	r4, r4, sl
 8001128:	fbb4 f0fe 	udiv	r0, r4, lr
 800112c:	fb0e 4410 	mls	r4, lr, r0, r4
 8001130:	fb00 fa08 	mul.w	sl, r0, r8
 8001134:	b289      	uxth	r1, r1
 8001136:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800113a:	45a2      	cmp	sl, r4
 800113c:	d908      	bls.n	8001150 <__udivmoddi4+0x1dc>
 800113e:	eb1c 0404 	adds.w	r4, ip, r4
 8001142:	f100 31ff 	add.w	r1, r0, #4294967295
 8001146:	d26b      	bcs.n	8001220 <__udivmoddi4+0x2ac>
 8001148:	45a2      	cmp	sl, r4
 800114a:	d969      	bls.n	8001220 <__udivmoddi4+0x2ac>
 800114c:	3802      	subs	r0, #2
 800114e:	4464      	add	r4, ip
 8001150:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001154:	fba0 8902 	umull	r8, r9, r0, r2
 8001158:	eba4 040a 	sub.w	r4, r4, sl
 800115c:	454c      	cmp	r4, r9
 800115e:	4641      	mov	r1, r8
 8001160:	46ce      	mov	lr, r9
 8001162:	d354      	bcc.n	800120e <__udivmoddi4+0x29a>
 8001164:	d051      	beq.n	800120a <__udivmoddi4+0x296>
 8001166:	2e00      	cmp	r6, #0
 8001168:	d069      	beq.n	800123e <__udivmoddi4+0x2ca>
 800116a:	1a5a      	subs	r2, r3, r1
 800116c:	eb64 040e 	sbc.w	r4, r4, lr
 8001170:	fa04 f505 	lsl.w	r5, r4, r5
 8001174:	fa22 f307 	lsr.w	r3, r2, r7
 8001178:	40fc      	lsrs	r4, r7
 800117a:	431d      	orrs	r5, r3
 800117c:	e9c6 5400 	strd	r5, r4, [r6]
 8001180:	2700      	movs	r7, #0
 8001182:	e747      	b.n	8001014 <__udivmoddi4+0xa0>
 8001184:	4095      	lsls	r5, r2
 8001186:	f1c2 0320 	rsb	r3, r2, #32
 800118a:	fa21 f003 	lsr.w	r0, r1, r3
 800118e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001192:	fbb0 f7f8 	udiv	r7, r0, r8
 8001196:	fa1f f985 	uxth.w	r9, r5
 800119a:	fb08 0017 	mls	r0, r8, r7, r0
 800119e:	fa24 f303 	lsr.w	r3, r4, r3
 80011a2:	4091      	lsls	r1, r2
 80011a4:	fb07 fc09 	mul.w	ip, r7, r9
 80011a8:	430b      	orrs	r3, r1
 80011aa:	0c19      	lsrs	r1, r3, #16
 80011ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80011b0:	458c      	cmp	ip, r1
 80011b2:	fa04 f402 	lsl.w	r4, r4, r2
 80011b6:	d907      	bls.n	80011c8 <__udivmoddi4+0x254>
 80011b8:	1869      	adds	r1, r5, r1
 80011ba:	f107 30ff 	add.w	r0, r7, #4294967295
 80011be:	d231      	bcs.n	8001224 <__udivmoddi4+0x2b0>
 80011c0:	458c      	cmp	ip, r1
 80011c2:	d92f      	bls.n	8001224 <__udivmoddi4+0x2b0>
 80011c4:	3f02      	subs	r7, #2
 80011c6:	4429      	add	r1, r5
 80011c8:	eba1 010c 	sub.w	r1, r1, ip
 80011cc:	fbb1 f0f8 	udiv	r0, r1, r8
 80011d0:	fb08 1c10 	mls	ip, r8, r0, r1
 80011d4:	fb00 fe09 	mul.w	lr, r0, r9
 80011d8:	b299      	uxth	r1, r3
 80011da:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011de:	458e      	cmp	lr, r1
 80011e0:	d907      	bls.n	80011f2 <__udivmoddi4+0x27e>
 80011e2:	1869      	adds	r1, r5, r1
 80011e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80011e8:	d218      	bcs.n	800121c <__udivmoddi4+0x2a8>
 80011ea:	458e      	cmp	lr, r1
 80011ec:	d916      	bls.n	800121c <__udivmoddi4+0x2a8>
 80011ee:	3802      	subs	r0, #2
 80011f0:	4429      	add	r1, r5
 80011f2:	eba1 010e 	sub.w	r1, r1, lr
 80011f6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80011fa:	e73a      	b.n	8001072 <__udivmoddi4+0xfe>
 80011fc:	4637      	mov	r7, r6
 80011fe:	4630      	mov	r0, r6
 8001200:	e708      	b.n	8001014 <__udivmoddi4+0xa0>
 8001202:	460f      	mov	r7, r1
 8001204:	e6e6      	b.n	8000fd4 <__udivmoddi4+0x60>
 8001206:	4618      	mov	r0, r3
 8001208:	e6fb      	b.n	8001002 <__udivmoddi4+0x8e>
 800120a:	4543      	cmp	r3, r8
 800120c:	d2ab      	bcs.n	8001166 <__udivmoddi4+0x1f2>
 800120e:	ebb8 0102 	subs.w	r1, r8, r2
 8001212:	eb69 020c 	sbc.w	r2, r9, ip
 8001216:	3801      	subs	r0, #1
 8001218:	4696      	mov	lr, r2
 800121a:	e7a4      	b.n	8001166 <__udivmoddi4+0x1f2>
 800121c:	4618      	mov	r0, r3
 800121e:	e7e8      	b.n	80011f2 <__udivmoddi4+0x27e>
 8001220:	4608      	mov	r0, r1
 8001222:	e795      	b.n	8001150 <__udivmoddi4+0x1dc>
 8001224:	4607      	mov	r7, r0
 8001226:	e7cf      	b.n	80011c8 <__udivmoddi4+0x254>
 8001228:	4681      	mov	r9, r0
 800122a:	e77b      	b.n	8001124 <__udivmoddi4+0x1b0>
 800122c:	3802      	subs	r0, #2
 800122e:	442c      	add	r4, r5
 8001230:	e747      	b.n	80010c2 <__udivmoddi4+0x14e>
 8001232:	f1ae 0e02 	sub.w	lr, lr, #2
 8001236:	442b      	add	r3, r5
 8001238:	e72f      	b.n	800109a <__udivmoddi4+0x126>
 800123a:	4638      	mov	r0, r7
 800123c:	e707      	b.n	800104e <__udivmoddi4+0xda>
 800123e:	4637      	mov	r7, r6
 8001240:	e6e8      	b.n	8001014 <__udivmoddi4+0xa0>
 8001242:	bf00      	nop

08001244 <__aeabi_idiv0>:
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop

08001248 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b089      	sub	sp, #36	; 0x24
 800124c:	af02      	add	r7, sp, #8
 800124e:	4604      	mov	r4, r0
 8001250:	4608      	mov	r0, r1
 8001252:	4611      	mov	r1, r2
 8001254:	461a      	mov	r2, r3
 8001256:	4623      	mov	r3, r4
 8001258:	71fb      	strb	r3, [r7, #7]
 800125a:	4603      	mov	r3, r0
 800125c:	71bb      	strb	r3, [r7, #6]
 800125e:	460b      	mov	r3, r1
 8001260:	717b      	strb	r3, [r7, #5]
 8001262:	4613      	mov	r3, r2
 8001264:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800126a:	7dfb      	ldrb	r3, [r7, #23]
 800126c:	2b1f      	cmp	r3, #31
 800126e:	d802      	bhi.n	8001276 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	71fb      	strb	r3, [r7, #7]
 8001274:	e002      	b.n	800127c <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8001276:	7dfb      	ldrb	r3, [r7, #23]
 8001278:	3b20      	subs	r3, #32
 800127a:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800127c:	2300      	movs	r3, #0
 800127e:	753b      	strb	r3, [r7, #20]
 8001280:	e012      	b.n	80012a8 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8001282:	7dfa      	ldrb	r2, [r7, #23]
 8001284:	7d38      	ldrb	r0, [r7, #20]
 8001286:	7d39      	ldrb	r1, [r7, #20]
 8001288:	4c3b      	ldr	r4, [pc, #236]	; (8001378 <ILI9341_Draw_Char+0x130>)
 800128a:	4613      	mov	r3, r2
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	4413      	add	r3, r2
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	4423      	add	r3, r4
 8001294:	4403      	add	r3, r0
 8001296:	781a      	ldrb	r2, [r3, #0]
 8001298:	f107 0318 	add.w	r3, r7, #24
 800129c:	440b      	add	r3, r1
 800129e:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80012a2:	7d3b      	ldrb	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	753b      	strb	r3, [r7, #20]
 80012a8:	7d3b      	ldrb	r3, [r7, #20]
 80012aa:	2b05      	cmp	r3, #5
 80012ac:	d9e9      	bls.n	8001282 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80012ae:	79bb      	ldrb	r3, [r7, #6]
 80012b0:	b298      	uxth	r0, r3
 80012b2:	797b      	ldrb	r3, [r7, #5]
 80012b4:	b299      	uxth	r1, r3
 80012b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80012b8:	461a      	mov	r2, r3
 80012ba:	0052      	lsls	r2, r2, #1
 80012bc:	4413      	add	r3, r2
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80012c4:	00db      	lsls	r3, r3, #3
 80012c6:	b29c      	uxth	r4, r3
 80012c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	4623      	mov	r3, r4
 80012ce:	f000 fc3f 	bl	8001b50 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80012d2:	2300      	movs	r3, #0
 80012d4:	757b      	strb	r3, [r7, #21]
 80012d6:	e048      	b.n	800136a <ILI9341_Draw_Char+0x122>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80012d8:	2300      	movs	r3, #0
 80012da:	75bb      	strb	r3, [r7, #22]
 80012dc:	e03f      	b.n	800135e <ILI9341_Draw_Char+0x116>
            if (temp[j] & (1<<i)) {			
 80012de:	7d7b      	ldrb	r3, [r7, #21]
 80012e0:	f107 0218 	add.w	r2, r7, #24
 80012e4:	4413      	add	r3, r2
 80012e6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80012ea:	461a      	mov	r2, r3
 80012ec:	7dbb      	ldrb	r3, [r7, #22]
 80012ee:	fa42 f303 	asr.w	r3, r2, r3
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d02e      	beq.n	8001358 <ILI9341_Draw_Char+0x110>
							if(Size == 1)
 80012fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d110      	bne.n	8001322 <ILI9341_Draw_Char+0xda>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8001300:	79bb      	ldrb	r3, [r7, #6]
 8001302:	b29a      	uxth	r2, r3
 8001304:	7d7b      	ldrb	r3, [r7, #21]
 8001306:	b29b      	uxth	r3, r3
 8001308:	4413      	add	r3, r2
 800130a:	b298      	uxth	r0, r3
 800130c:	797b      	ldrb	r3, [r7, #5]
 800130e:	b29a      	uxth	r2, r3
 8001310:	7dbb      	ldrb	r3, [r7, #22]
 8001312:	b29b      	uxth	r3, r3
 8001314:	4413      	add	r3, r2
 8001316:	b29b      	uxth	r3, r3
 8001318:	887a      	ldrh	r2, [r7, #2]
 800131a:	4619      	mov	r1, r3
 800131c:	f000 fb4e 	bl	80019bc <ILI9341_Draw_Pixel>
 8001320:	e01a      	b.n	8001358 <ILI9341_Draw_Char+0x110>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8001322:	79bb      	ldrb	r3, [r7, #6]
 8001324:	b29a      	uxth	r2, r3
 8001326:	7d7b      	ldrb	r3, [r7, #21]
 8001328:	b29b      	uxth	r3, r3
 800132a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800132c:	fb01 f303 	mul.w	r3, r1, r3
 8001330:	b29b      	uxth	r3, r3
 8001332:	4413      	add	r3, r2
 8001334:	b298      	uxth	r0, r3
 8001336:	797b      	ldrb	r3, [r7, #5]
 8001338:	b29a      	uxth	r2, r3
 800133a:	7dbb      	ldrb	r3, [r7, #22]
 800133c:	b29b      	uxth	r3, r3
 800133e:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001340:	fb01 f303 	mul.w	r3, r1, r3
 8001344:	b29b      	uxth	r3, r3
 8001346:	4413      	add	r3, r2
 8001348:	b299      	uxth	r1, r3
 800134a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800134c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800134e:	887b      	ldrh	r3, [r7, #2]
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	4623      	mov	r3, r4
 8001354:	f000 fbfc 	bl	8001b50 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001358:	7dbb      	ldrb	r3, [r7, #22]
 800135a:	3301      	adds	r3, #1
 800135c:	75bb      	strb	r3, [r7, #22]
 800135e:	7dbb      	ldrb	r3, [r7, #22]
 8001360:	2b07      	cmp	r3, #7
 8001362:	d9bc      	bls.n	80012de <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8001364:	7d7b      	ldrb	r3, [r7, #21]
 8001366:	3301      	adds	r3, #1
 8001368:	757b      	strb	r3, [r7, #21]
 800136a:	7d7b      	ldrb	r3, [r7, #21]
 800136c:	2b05      	cmp	r3, #5
 800136e:	d9b3      	bls.n	80012d8 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8001370:	bf00      	nop
 8001372:	371c      	adds	r7, #28
 8001374:	46bd      	mov	sp, r7
 8001376:	bd90      	pop	{r4, r7, pc}
 8001378:	080087c4 	.word	0x080087c4

0800137c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800137c:	b590      	push	{r4, r7, lr}
 800137e:	b085      	sub	sp, #20
 8001380:	af02      	add	r7, sp, #8
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	4608      	mov	r0, r1
 8001386:	4611      	mov	r1, r2
 8001388:	461a      	mov	r2, r3
 800138a:	4603      	mov	r3, r0
 800138c:	70fb      	strb	r3, [r7, #3]
 800138e:	460b      	mov	r3, r1
 8001390:	70bb      	strb	r3, [r7, #2]
 8001392:	4613      	mov	r3, r2
 8001394:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001396:	e017      	b.n	80013c8 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	7818      	ldrb	r0, [r3, #0]
 80013a0:	883c      	ldrh	r4, [r7, #0]
 80013a2:	78ba      	ldrb	r2, [r7, #2]
 80013a4:	78f9      	ldrb	r1, [r7, #3]
 80013a6:	8bbb      	ldrh	r3, [r7, #28]
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	8b3b      	ldrh	r3, [r7, #24]
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	4623      	mov	r3, r4
 80013b0:	f7ff ff4a 	bl	8001248 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80013b4:	8b3b      	ldrh	r3, [r7, #24]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	461a      	mov	r2, r3
 80013ba:	0052      	lsls	r2, r2, #1
 80013bc:	4413      	add	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	78fb      	ldrb	r3, [r7, #3]
 80013c4:	4413      	add	r3, r2
 80013c6:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1e3      	bne.n	8001398 <ILI9341_Draw_Text+0x1c>
    }
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd90      	pop	{r4, r7, pc}

080013d8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80013dc:	2200      	movs	r2, #0
 80013de:	2110      	movs	r1, #16
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <ILI9341_SPI_Init+0x14>)
 80013e2:	f001 fdae 	bl	8002f42 <HAL_GPIO_WritePin>
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40010800 	.word	0x40010800

080013f0 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80013fa:	1df9      	adds	r1, r7, #7
 80013fc:	2301      	movs	r3, #1
 80013fe:	2201      	movs	r2, #1
 8001400:	4803      	ldr	r0, [pc, #12]	; (8001410 <ILI9341_SPI_Send+0x20>)
 8001402:	f002 fb74 	bl	8003aee <HAL_SPI_Transmit>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000a14 	.word	0x20000a14

08001414 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	2110      	movs	r1, #16
 8001422:	480a      	ldr	r0, [pc, #40]	; (800144c <ILI9341_Write_Command+0x38>)
 8001424:	f001 fd8d 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001428:	2200      	movs	r2, #0
 800142a:	2102      	movs	r1, #2
 800142c:	4808      	ldr	r0, [pc, #32]	; (8001450 <ILI9341_Write_Command+0x3c>)
 800142e:	f001 fd88 	bl	8002f42 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff ffdb 	bl	80013f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800143a:	2201      	movs	r2, #1
 800143c:	2110      	movs	r1, #16
 800143e:	4803      	ldr	r0, [pc, #12]	; (800144c <ILI9341_Write_Command+0x38>)
 8001440:	f001 fd7f 	bl	8002f42 <HAL_GPIO_WritePin>
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40010800 	.word	0x40010800
 8001450:	40010c00 	.word	0x40010c00

08001454 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800145e:	2201      	movs	r2, #1
 8001460:	2102      	movs	r1, #2
 8001462:	480a      	ldr	r0, [pc, #40]	; (800148c <ILI9341_Write_Data+0x38>)
 8001464:	f001 fd6d 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	2110      	movs	r1, #16
 800146c:	4808      	ldr	r0, [pc, #32]	; (8001490 <ILI9341_Write_Data+0x3c>)
 800146e:	f001 fd68 	bl	8002f42 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ffbb 	bl	80013f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800147a:	2201      	movs	r2, #1
 800147c:	2110      	movs	r1, #16
 800147e:	4804      	ldr	r0, [pc, #16]	; (8001490 <ILI9341_Write_Data+0x3c>)
 8001480:	f001 fd5f 	bl	8002f42 <HAL_GPIO_WritePin>
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40010c00 	.word	0x40010c00
 8001490:	40010800 	.word	0x40010800

08001494 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	4604      	mov	r4, r0
 800149c:	4608      	mov	r0, r1
 800149e:	4611      	mov	r1, r2
 80014a0:	461a      	mov	r2, r3
 80014a2:	4623      	mov	r3, r4
 80014a4:	80fb      	strh	r3, [r7, #6]
 80014a6:	4603      	mov	r3, r0
 80014a8:	80bb      	strh	r3, [r7, #4]
 80014aa:	460b      	mov	r3, r1
 80014ac:	807b      	strh	r3, [r7, #2]
 80014ae:	4613      	mov	r3, r2
 80014b0:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 80014b2:	202a      	movs	r0, #42	; 0x2a
 80014b4:	f7ff ffae 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80014b8:	88fb      	ldrh	r3, [r7, #6]
 80014ba:	0a1b      	lsrs	r3, r3, #8
 80014bc:	b29b      	uxth	r3, r3
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff ffc7 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ffc2 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80014d0:	887b      	ldrh	r3, [r7, #2]
 80014d2:	0a1b      	lsrs	r3, r3, #8
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ffbb 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80014de:	887b      	ldrh	r3, [r7, #2]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ffb6 	bl	8001454 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80014e8:	202b      	movs	r0, #43	; 0x2b
 80014ea:	f7ff ff93 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80014ee:	88bb      	ldrh	r3, [r7, #4]
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff ffac 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80014fc:	88bb      	ldrh	r3, [r7, #4]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ffa7 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8001506:	883b      	ldrh	r3, [r7, #0]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	b29b      	uxth	r3, r3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ffa0 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001514:	883b      	ldrh	r3, [r7, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff9b 	bl	8001454 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 800151e:	202c      	movs	r0, #44	; 0x2c
 8001520:	f7ff ff78 	bl	8001414 <ILI9341_Write_Command>
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bd90      	pop	{r4, r7, pc}

0800152c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	2101      	movs	r1, #1
 8001534:	480a      	ldr	r0, [pc, #40]	; (8001560 <ILI9341_Reset+0x34>)
 8001536:	f001 fd04 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800153a:	20c8      	movs	r0, #200	; 0xc8
 800153c:	f001 fa8a 	bl	8002a54 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	2110      	movs	r1, #16
 8001544:	4807      	ldr	r0, [pc, #28]	; (8001564 <ILI9341_Reset+0x38>)
 8001546:	f001 fcfc 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800154a:	20c8      	movs	r0, #200	; 0xc8
 800154c:	f001 fa82 	bl	8002a54 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001550:	2201      	movs	r2, #1
 8001552:	2101      	movs	r1, #1
 8001554:	4802      	ldr	r0, [pc, #8]	; (8001560 <ILI9341_Reset+0x34>)
 8001556:	f001 fcf4 	bl	8002f42 <HAL_GPIO_WritePin>
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40010c00 	.word	0x40010c00
 8001564:	40010800 	.word	0x40010800

08001568 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001576:	2036      	movs	r0, #54	; 0x36
 8001578:	f7ff ff4c 	bl	8001414 <ILI9341_Write_Command>
HAL_Delay(1);
 800157c:	2001      	movs	r0, #1
 800157e:	f001 fa69 	bl	8002a54 <HAL_Delay>
	
switch(screen_rotation) 
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	2b03      	cmp	r3, #3
 8001586:	d837      	bhi.n	80015f8 <ILI9341_Set_Rotation+0x90>
 8001588:	a201      	add	r2, pc, #4	; (adr r2, 8001590 <ILI9341_Set_Rotation+0x28>)
 800158a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158e:	bf00      	nop
 8001590:	080015a1 	.word	0x080015a1
 8001594:	080015b7 	.word	0x080015b7
 8001598:	080015cd 	.word	0x080015cd
 800159c:	080015e3 	.word	0x080015e3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80015a0:	2048      	movs	r0, #72	; 0x48
 80015a2:	f7ff ff57 	bl	8001454 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 80015a6:	4b17      	ldr	r3, [pc, #92]	; (8001604 <ILI9341_Set_Rotation+0x9c>)
 80015a8:	22f0      	movs	r2, #240	; 0xf0
 80015aa:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80015ac:	4b16      	ldr	r3, [pc, #88]	; (8001608 <ILI9341_Set_Rotation+0xa0>)
 80015ae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80015b2:	801a      	strh	r2, [r3, #0]
			break;
 80015b4:	e021      	b.n	80015fa <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80015b6:	2028      	movs	r0, #40	; 0x28
 80015b8:	f7ff ff4c 	bl	8001454 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <ILI9341_Set_Rotation+0x9c>)
 80015be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80015c2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80015c4:	4b10      	ldr	r3, [pc, #64]	; (8001608 <ILI9341_Set_Rotation+0xa0>)
 80015c6:	22f0      	movs	r2, #240	; 0xf0
 80015c8:	801a      	strh	r2, [r3, #0]
			break;
 80015ca:	e016      	b.n	80015fa <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80015cc:	2088      	movs	r0, #136	; 0x88
 80015ce:	f7ff ff41 	bl	8001454 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80015d2:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <ILI9341_Set_Rotation+0x9c>)
 80015d4:	22f0      	movs	r2, #240	; 0xf0
 80015d6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80015d8:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <ILI9341_Set_Rotation+0xa0>)
 80015da:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80015de:	801a      	strh	r2, [r3, #0]
			break;
 80015e0:	e00b      	b.n	80015fa <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80015e2:	20e8      	movs	r0, #232	; 0xe8
 80015e4:	f7ff ff36 	bl	8001454 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80015e8:	4b06      	ldr	r3, [pc, #24]	; (8001604 <ILI9341_Set_Rotation+0x9c>)
 80015ea:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80015ee:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <ILI9341_Set_Rotation+0xa0>)
 80015f2:	22f0      	movs	r2, #240	; 0xf0
 80015f4:	801a      	strh	r2, [r3, #0]
			break;
 80015f6:	e000      	b.n	80015fa <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80015f8:	bf00      	nop
	}
}
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000002 	.word	0x20000002
 8001608:	20000000 	.word	0x20000000

0800160c <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001610:	2201      	movs	r2, #1
 8001612:	2101      	movs	r1, #1
 8001614:	4802      	ldr	r0, [pc, #8]	; (8001620 <ILI9341_Enable+0x14>)
 8001616:	f001 fc94 	bl	8002f42 <HAL_GPIO_WritePin>
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40010c00 	.word	0x40010c00

08001624 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8001628:	f7ff fff0 	bl	800160c <ILI9341_Enable>
ILI9341_SPI_Init();
 800162c:	f7ff fed4 	bl	80013d8 <ILI9341_SPI_Init>
ILI9341_Reset();
 8001630:	f7ff ff7c 	bl	800152c <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001634:	2001      	movs	r0, #1
 8001636:	f7ff feed 	bl	8001414 <ILI9341_Write_Command>
HAL_Delay(1000);
 800163a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800163e:	f001 fa09 	bl	8002a54 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001642:	20cb      	movs	r0, #203	; 0xcb
 8001644:	f7ff fee6 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001648:	2039      	movs	r0, #57	; 0x39
 800164a:	f7ff ff03 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800164e:	202c      	movs	r0, #44	; 0x2c
 8001650:	f7ff ff00 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001654:	2000      	movs	r0, #0
 8001656:	f7ff fefd 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800165a:	2034      	movs	r0, #52	; 0x34
 800165c:	f7ff fefa 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001660:	2002      	movs	r0, #2
 8001662:	f7ff fef7 	bl	8001454 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001666:	20cf      	movs	r0, #207	; 0xcf
 8001668:	f7ff fed4 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800166c:	2000      	movs	r0, #0
 800166e:	f7ff fef1 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001672:	20c1      	movs	r0, #193	; 0xc1
 8001674:	f7ff feee 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001678:	2030      	movs	r0, #48	; 0x30
 800167a:	f7ff feeb 	bl	8001454 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800167e:	20e8      	movs	r0, #232	; 0xe8
 8001680:	f7ff fec8 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001684:	2085      	movs	r0, #133	; 0x85
 8001686:	f7ff fee5 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800168a:	2000      	movs	r0, #0
 800168c:	f7ff fee2 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001690:	2078      	movs	r0, #120	; 0x78
 8001692:	f7ff fedf 	bl	8001454 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001696:	20ea      	movs	r0, #234	; 0xea
 8001698:	f7ff febc 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff fed9 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff fed6 	bl	8001454 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 80016a8:	20ed      	movs	r0, #237	; 0xed
 80016aa:	f7ff feb3 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 80016ae:	2064      	movs	r0, #100	; 0x64
 80016b0:	f7ff fed0 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80016b4:	2003      	movs	r0, #3
 80016b6:	f7ff fecd 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 80016ba:	2012      	movs	r0, #18
 80016bc:	f7ff feca 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 80016c0:	2081      	movs	r0, #129	; 0x81
 80016c2:	f7ff fec7 	bl	8001454 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 80016c6:	20f7      	movs	r0, #247	; 0xf7
 80016c8:	f7ff fea4 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80016cc:	2020      	movs	r0, #32
 80016ce:	f7ff fec1 	bl	8001454 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80016d2:	20c0      	movs	r0, #192	; 0xc0
 80016d4:	f7ff fe9e 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80016d8:	2023      	movs	r0, #35	; 0x23
 80016da:	f7ff febb 	bl	8001454 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80016de:	20c1      	movs	r0, #193	; 0xc1
 80016e0:	f7ff fe98 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80016e4:	2010      	movs	r0, #16
 80016e6:	f7ff feb5 	bl	8001454 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80016ea:	20c5      	movs	r0, #197	; 0xc5
 80016ec:	f7ff fe92 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80016f0:	203e      	movs	r0, #62	; 0x3e
 80016f2:	f7ff feaf 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80016f6:	2028      	movs	r0, #40	; 0x28
 80016f8:	f7ff feac 	bl	8001454 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80016fc:	20c7      	movs	r0, #199	; 0xc7
 80016fe:	f7ff fe89 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001702:	2086      	movs	r0, #134	; 0x86
 8001704:	f7ff fea6 	bl	8001454 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8001708:	2036      	movs	r0, #54	; 0x36
 800170a:	f7ff fe83 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 800170e:	2048      	movs	r0, #72	; 0x48
 8001710:	f7ff fea0 	bl	8001454 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001714:	203a      	movs	r0, #58	; 0x3a
 8001716:	f7ff fe7d 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 800171a:	2055      	movs	r0, #85	; 0x55
 800171c:	f7ff fe9a 	bl	8001454 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001720:	20b1      	movs	r0, #177	; 0xb1
 8001722:	f7ff fe77 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001726:	2000      	movs	r0, #0
 8001728:	f7ff fe94 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 800172c:	2018      	movs	r0, #24
 800172e:	f7ff fe91 	bl	8001454 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001732:	20b6      	movs	r0, #182	; 0xb6
 8001734:	f7ff fe6e 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001738:	2008      	movs	r0, #8
 800173a:	f7ff fe8b 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800173e:	2082      	movs	r0, #130	; 0x82
 8001740:	f7ff fe88 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001744:	2027      	movs	r0, #39	; 0x27
 8001746:	f7ff fe85 	bl	8001454 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 800174a:	20f2      	movs	r0, #242	; 0xf2
 800174c:	f7ff fe62 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff fe7f 	bl	8001454 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001756:	2026      	movs	r0, #38	; 0x26
 8001758:	f7ff fe5c 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 800175c:	2001      	movs	r0, #1
 800175e:	f7ff fe79 	bl	8001454 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001762:	20e0      	movs	r0, #224	; 0xe0
 8001764:	f7ff fe56 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001768:	200f      	movs	r0, #15
 800176a:	f7ff fe73 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800176e:	2031      	movs	r0, #49	; 0x31
 8001770:	f7ff fe70 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001774:	202b      	movs	r0, #43	; 0x2b
 8001776:	f7ff fe6d 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800177a:	200c      	movs	r0, #12
 800177c:	f7ff fe6a 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001780:	200e      	movs	r0, #14
 8001782:	f7ff fe67 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001786:	2008      	movs	r0, #8
 8001788:	f7ff fe64 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 800178c:	204e      	movs	r0, #78	; 0x4e
 800178e:	f7ff fe61 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001792:	20f1      	movs	r0, #241	; 0xf1
 8001794:	f7ff fe5e 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001798:	2037      	movs	r0, #55	; 0x37
 800179a:	f7ff fe5b 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800179e:	2007      	movs	r0, #7
 80017a0:	f7ff fe58 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 80017a4:	2010      	movs	r0, #16
 80017a6:	f7ff fe55 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80017aa:	2003      	movs	r0, #3
 80017ac:	f7ff fe52 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80017b0:	200e      	movs	r0, #14
 80017b2:	f7ff fe4f 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 80017b6:	2009      	movs	r0, #9
 80017b8:	f7ff fe4c 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80017bc:	2000      	movs	r0, #0
 80017be:	f7ff fe49 	bl	8001454 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 80017c2:	20e1      	movs	r0, #225	; 0xe1
 80017c4:	f7ff fe26 	bl	8001414 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80017c8:	2000      	movs	r0, #0
 80017ca:	f7ff fe43 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80017ce:	200e      	movs	r0, #14
 80017d0:	f7ff fe40 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 80017d4:	2014      	movs	r0, #20
 80017d6:	f7ff fe3d 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80017da:	2003      	movs	r0, #3
 80017dc:	f7ff fe3a 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80017e0:	2011      	movs	r0, #17
 80017e2:	f7ff fe37 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80017e6:	2007      	movs	r0, #7
 80017e8:	f7ff fe34 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80017ec:	2031      	movs	r0, #49	; 0x31
 80017ee:	f7ff fe31 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80017f2:	20c1      	movs	r0, #193	; 0xc1
 80017f4:	f7ff fe2e 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80017f8:	2048      	movs	r0, #72	; 0x48
 80017fa:	f7ff fe2b 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80017fe:	2008      	movs	r0, #8
 8001800:	f7ff fe28 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001804:	200f      	movs	r0, #15
 8001806:	f7ff fe25 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800180a:	200c      	movs	r0, #12
 800180c:	f7ff fe22 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001810:	2031      	movs	r0, #49	; 0x31
 8001812:	f7ff fe1f 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001816:	2036      	movs	r0, #54	; 0x36
 8001818:	f7ff fe1c 	bl	8001454 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 800181c:	200f      	movs	r0, #15
 800181e:	f7ff fe19 	bl	8001454 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001822:	2011      	movs	r0, #17
 8001824:	f7ff fdf6 	bl	8001414 <ILI9341_Write_Command>
HAL_Delay(120);
 8001828:	2078      	movs	r0, #120	; 0x78
 800182a:	f001 f913 	bl	8002a54 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 800182e:	2029      	movs	r0, #41	; 0x29
 8001830:	f7ff fdf0 	bl	8001414 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001834:	2000      	movs	r0, #0
 8001836:	f7ff fe97 	bl	8001568 <ILI9341_Set_Rotation>
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001840:	b5b0      	push	{r4, r5, r7, lr}
 8001842:	b08c      	sub	sp, #48	; 0x30
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	6039      	str	r1, [r7, #0]
 800184a:	80fb      	strh	r3, [r7, #6]
 800184c:	466b      	mov	r3, sp
 800184e:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800185c:	d202      	bcs.n	8001864 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
 8001862:	e002      	b.n	800186a <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001864:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800186a:	2201      	movs	r2, #1
 800186c:	2102      	movs	r1, #2
 800186e:	483d      	ldr	r0, [pc, #244]	; (8001964 <ILI9341_Draw_Colour_Burst+0x124>)
 8001870:	f001 fb67 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	2110      	movs	r1, #16
 8001878:	483b      	ldr	r0, [pc, #236]	; (8001968 <ILI9341_Draw_Colour_Burst+0x128>)
 800187a:	f001 fb62 	bl	8002f42 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	0a1b      	lsrs	r3, r3, #8
 8001882:	b29b      	uxth	r3, r3
 8001884:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8001888:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800188a:	4603      	mov	r3, r0
 800188c:	3b01      	subs	r3, #1
 800188e:	61fb      	str	r3, [r7, #28]
 8001890:	4601      	mov	r1, r0
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	f04f 0300 	mov.w	r3, #0
 800189a:	f04f 0400 	mov.w	r4, #0
 800189e:	00d4      	lsls	r4, r2, #3
 80018a0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80018a4:	00cb      	lsls	r3, r1, #3
 80018a6:	4601      	mov	r1, r0
 80018a8:	f04f 0200 	mov.w	r2, #0
 80018ac:	f04f 0300 	mov.w	r3, #0
 80018b0:	f04f 0400 	mov.w	r4, #0
 80018b4:	00d4      	lsls	r4, r2, #3
 80018b6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80018ba:	00cb      	lsls	r3, r1, #3
 80018bc:	1dc3      	adds	r3, r0, #7
 80018be:	08db      	lsrs	r3, r3, #3
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	ebad 0d03 	sub.w	sp, sp, r3
 80018c6:	466b      	mov	r3, sp
 80018c8:	3300      	adds	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80018cc:	2300      	movs	r3, #0
 80018ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80018d0:	e00e      	b.n	80018f0 <ILI9341_Draw_Colour_Burst+0xb0>
	{
		burst_buffer[j] = 	chifted;
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018d6:	4413      	add	r3, r2
 80018d8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80018dc:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80018de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018e0:	3301      	adds	r3, #1
 80018e2:	88fa      	ldrh	r2, [r7, #6]
 80018e4:	b2d1      	uxtb	r1, r2
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80018ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ec:	3302      	adds	r3, #2
 80018ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80018f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d3ec      	bcc.n	80018d2 <ILI9341_Draw_Colour_Burst+0x92>
	}

uint32_t Sending_Size = Size*2;
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001902:	fbb2 f3f3 	udiv	r3, r2, r3
 8001906:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800190c:	fbb3 f2f2 	udiv	r2, r3, r2
 8001910:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001912:	fb01 f202 	mul.w	r2, r1, r2
 8001916:	1a9b      	subs	r3, r3, r2
 8001918:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d010      	beq.n	8001942 <ILI9341_Draw_Colour_Burst+0x102>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001920:	2300      	movs	r3, #0
 8001922:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001924:	e009      	b.n	800193a <ILI9341_Draw_Colour_Burst+0xfa>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001926:	69b9      	ldr	r1, [r7, #24]
 8001928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192a:	b29a      	uxth	r2, r3
 800192c:	230a      	movs	r3, #10
 800192e:	480f      	ldr	r0, [pc, #60]	; (800196c <ILI9341_Draw_Colour_Burst+0x12c>)
 8001930:	f002 f8dd 	bl	8003aee <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001936:	3301      	adds	r3, #1
 8001938:	62fb      	str	r3, [r7, #44]	; 0x2c
 800193a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	429a      	cmp	r2, r3
 8001940:	d3f1      	bcc.n	8001926 <ILI9341_Draw_Colour_Burst+0xe6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001942:	69b9      	ldr	r1, [r7, #24]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	b29a      	uxth	r2, r3
 8001948:	230a      	movs	r3, #10
 800194a:	4808      	ldr	r0, [pc, #32]	; (800196c <ILI9341_Draw_Colour_Burst+0x12c>)
 800194c:	f002 f8cf 	bl	8003aee <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001950:	2201      	movs	r2, #1
 8001952:	2110      	movs	r1, #16
 8001954:	4804      	ldr	r0, [pc, #16]	; (8001968 <ILI9341_Draw_Colour_Burst+0x128>)
 8001956:	f001 faf4 	bl	8002f42 <HAL_GPIO_WritePin>
 800195a:	46ad      	mov	sp, r5
}
 800195c:	bf00      	nop
 800195e:	3730      	adds	r7, #48	; 0x30
 8001960:	46bd      	mov	sp, r7
 8001962:	bdb0      	pop	{r4, r5, r7, pc}
 8001964:	40010c00 	.word	0x40010c00
 8001968:	40010800 	.word	0x40010800
 800196c:	20000a14 	.word	0x20000a14

08001970 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <ILI9341_Fill_Screen+0x44>)
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	b29a      	uxth	r2, r3
 8001980:	4b0d      	ldr	r3, [pc, #52]	; (80019b8 <ILI9341_Fill_Screen+0x48>)
 8001982:	881b      	ldrh	r3, [r3, #0]
 8001984:	b29b      	uxth	r3, r3
 8001986:	2100      	movs	r1, #0
 8001988:	2000      	movs	r0, #0
 800198a:	f7ff fd83 	bl	8001494 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <ILI9341_Fill_Screen+0x44>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	b29b      	uxth	r3, r3
 8001994:	461a      	mov	r2, r3
 8001996:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <ILI9341_Fill_Screen+0x48>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	b29b      	uxth	r3, r3
 800199c:	fb03 f302 	mul.w	r3, r3, r2
 80019a0:	461a      	mov	r2, r3
 80019a2:	88fb      	ldrh	r3, [r7, #6]
 80019a4:	4611      	mov	r1, r2
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ff4a 	bl	8001840 <ILI9341_Draw_Colour_Burst>
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20000002 	.word	0x20000002
 80019b8:	20000000 	.word	0x20000000

080019bc <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	80fb      	strh	r3, [r7, #6]
 80019c6:	460b      	mov	r3, r1
 80019c8:	80bb      	strh	r3, [r7, #4]
 80019ca:	4613      	mov	r3, r2
 80019cc:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80019ce:	4b5b      	ldr	r3, [pc, #364]	; (8001b3c <ILI9341_Draw_Pixel+0x180>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	88fa      	ldrh	r2, [r7, #6]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	f080 80ac 	bcs.w	8001b34 <ILI9341_Draw_Pixel+0x178>
 80019dc:	4b58      	ldr	r3, [pc, #352]	; (8001b40 <ILI9341_Draw_Pixel+0x184>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	88ba      	ldrh	r2, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	f080 80a5 	bcs.w	8001b34 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80019ea:	2200      	movs	r2, #0
 80019ec:	2102      	movs	r1, #2
 80019ee:	4855      	ldr	r0, [pc, #340]	; (8001b44 <ILI9341_Draw_Pixel+0x188>)
 80019f0:	f001 faa7 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2110      	movs	r1, #16
 80019f8:	4853      	ldr	r0, [pc, #332]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 80019fa:	f001 faa2 	bl	8002f42 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 80019fe:	202a      	movs	r0, #42	; 0x2a
 8001a00:	f7ff fcf6 	bl	80013f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001a04:	2201      	movs	r2, #1
 8001a06:	2102      	movs	r1, #2
 8001a08:	484e      	ldr	r0, [pc, #312]	; (8001b44 <ILI9341_Draw_Pixel+0x188>)
 8001a0a:	f001 fa9a 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001a0e:	2201      	movs	r2, #1
 8001a10:	2110      	movs	r1, #16
 8001a12:	484d      	ldr	r0, [pc, #308]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001a14:	f001 fa95 	bl	8002f42 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2110      	movs	r1, #16
 8001a1c:	484a      	ldr	r0, [pc, #296]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001a1e:	f001 fa90 	bl	8002f42 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8001a22:	88fb      	ldrh	r3, [r7, #6]
 8001a24:	0a1b      	lsrs	r3, r3, #8
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	753b      	strb	r3, [r7, #20]
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	757b      	strb	r3, [r7, #21]
 8001a32:	88fb      	ldrh	r3, [r7, #6]
 8001a34:	3301      	adds	r3, #1
 8001a36:	121b      	asrs	r3, r3, #8
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	75bb      	strb	r3, [r7, #22]
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	3301      	adds	r3, #1
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8001a46:	f107 0114 	add.w	r1, r7, #20
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	2204      	movs	r2, #4
 8001a4e:	483f      	ldr	r0, [pc, #252]	; (8001b4c <ILI9341_Draw_Pixel+0x190>)
 8001a50:	f002 f84d 	bl	8003aee <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a54:	2201      	movs	r2, #1
 8001a56:	2110      	movs	r1, #16
 8001a58:	483b      	ldr	r0, [pc, #236]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001a5a:	f001 fa72 	bl	8002f42 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2102      	movs	r1, #2
 8001a62:	4838      	ldr	r0, [pc, #224]	; (8001b44 <ILI9341_Draw_Pixel+0x188>)
 8001a64:	f001 fa6d 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2110      	movs	r1, #16
 8001a6c:	4836      	ldr	r0, [pc, #216]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001a6e:	f001 fa68 	bl	8002f42 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8001a72:	202b      	movs	r0, #43	; 0x2b
 8001a74:	f7ff fcbc 	bl	80013f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001a78:	2201      	movs	r2, #1
 8001a7a:	2102      	movs	r1, #2
 8001a7c:	4831      	ldr	r0, [pc, #196]	; (8001b44 <ILI9341_Draw_Pixel+0x188>)
 8001a7e:	f001 fa60 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001a82:	2201      	movs	r2, #1
 8001a84:	2110      	movs	r1, #16
 8001a86:	4830      	ldr	r0, [pc, #192]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001a88:	f001 fa5b 	bl	8002f42 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2110      	movs	r1, #16
 8001a90:	482d      	ldr	r0, [pc, #180]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001a92:	f001 fa56 	bl	8002f42 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8001a96:	88bb      	ldrh	r3, [r7, #4]
 8001a98:	0a1b      	lsrs	r3, r3, #8
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	743b      	strb	r3, [r7, #16]
 8001aa0:	88bb      	ldrh	r3, [r7, #4]
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	747b      	strb	r3, [r7, #17]
 8001aa6:	88bb      	ldrh	r3, [r7, #4]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	121b      	asrs	r3, r3, #8
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	74bb      	strb	r3, [r7, #18]
 8001ab0:	88bb      	ldrh	r3, [r7, #4]
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001aba:	f107 0110 	add.w	r1, r7, #16
 8001abe:	2301      	movs	r3, #1
 8001ac0:	2204      	movs	r2, #4
 8001ac2:	4822      	ldr	r0, [pc, #136]	; (8001b4c <ILI9341_Draw_Pixel+0x190>)
 8001ac4:	f002 f813 	bl	8003aee <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	2110      	movs	r1, #16
 8001acc:	481e      	ldr	r0, [pc, #120]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001ace:	f001 fa38 	bl	8002f42 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2102      	movs	r1, #2
 8001ad6:	481b      	ldr	r0, [pc, #108]	; (8001b44 <ILI9341_Draw_Pixel+0x188>)
 8001ad8:	f001 fa33 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001adc:	2200      	movs	r2, #0
 8001ade:	2110      	movs	r1, #16
 8001ae0:	4819      	ldr	r0, [pc, #100]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001ae2:	f001 fa2e 	bl	8002f42 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8001ae6:	202c      	movs	r0, #44	; 0x2c
 8001ae8:	f7ff fc82 	bl	80013f0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001aec:	2201      	movs	r2, #1
 8001aee:	2102      	movs	r1, #2
 8001af0:	4814      	ldr	r0, [pc, #80]	; (8001b44 <ILI9341_Draw_Pixel+0x188>)
 8001af2:	f001 fa26 	bl	8002f42 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001af6:	2201      	movs	r2, #1
 8001af8:	2110      	movs	r1, #16
 8001afa:	4813      	ldr	r0, [pc, #76]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001afc:	f001 fa21 	bl	8002f42 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001b00:	2200      	movs	r2, #0
 8001b02:	2110      	movs	r1, #16
 8001b04:	4810      	ldr	r0, [pc, #64]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001b06:	f001 fa1c 	bl	8002f42 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8001b0a:	887b      	ldrh	r3, [r7, #2]
 8001b0c:	0a1b      	lsrs	r3, r3, #8
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	733b      	strb	r3, [r7, #12]
 8001b14:	887b      	ldrh	r3, [r7, #2]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8001b1a:	f107 010c 	add.w	r1, r7, #12
 8001b1e:	2301      	movs	r3, #1
 8001b20:	2202      	movs	r2, #2
 8001b22:	480a      	ldr	r0, [pc, #40]	; (8001b4c <ILI9341_Draw_Pixel+0x190>)
 8001b24:	f001 ffe3 	bl	8003aee <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	2110      	movs	r1, #16
 8001b2c:	4806      	ldr	r0, [pc, #24]	; (8001b48 <ILI9341_Draw_Pixel+0x18c>)
 8001b2e:	f001 fa08 	bl	8002f42 <HAL_GPIO_WritePin>
 8001b32:	e000      	b.n	8001b36 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001b34:	bf00      	nop
	
}
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20000002 	.word	0x20000002
 8001b40:	20000000 	.word	0x20000000
 8001b44:	40010c00 	.word	0x40010c00
 8001b48:	40010800 	.word	0x40010800
 8001b4c:	20000a14 	.word	0x20000a14

08001b50 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4604      	mov	r4, r0
 8001b58:	4608      	mov	r0, r1
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4623      	mov	r3, r4
 8001b60:	80fb      	strh	r3, [r7, #6]
 8001b62:	4603      	mov	r3, r0
 8001b64:	80bb      	strh	r3, [r7, #4]
 8001b66:	460b      	mov	r3, r1
 8001b68:	807b      	strh	r3, [r7, #2]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001b6e:	4b25      	ldr	r3, [pc, #148]	; (8001c04 <ILI9341_Draw_Rectangle+0xb4>)
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	88fa      	ldrh	r2, [r7, #6]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d23f      	bcs.n	8001bfa <ILI9341_Draw_Rectangle+0xaa>
 8001b7a:	4b23      	ldr	r3, [pc, #140]	; (8001c08 <ILI9341_Draw_Rectangle+0xb8>)
 8001b7c:	881b      	ldrh	r3, [r3, #0]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	88ba      	ldrh	r2, [r7, #4]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d239      	bcs.n	8001bfa <ILI9341_Draw_Rectangle+0xaa>
if((X+Width-1)>=LCD_WIDTH)
 8001b86:	88fa      	ldrh	r2, [r7, #6]
 8001b88:	887b      	ldrh	r3, [r7, #2]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	4a1d      	ldr	r2, [pc, #116]	; (8001c04 <ILI9341_Draw_Rectangle+0xb4>)
 8001b90:	8812      	ldrh	r2, [r2, #0]
 8001b92:	b292      	uxth	r2, r2
 8001b94:	4293      	cmp	r3, r2
 8001b96:	db05      	blt.n	8001ba4 <ILI9341_Draw_Rectangle+0x54>
	{
		Width=LCD_WIDTH-X;
 8001b98:	4b1a      	ldr	r3, [pc, #104]	; (8001c04 <ILI9341_Draw_Rectangle+0xb4>)
 8001b9a:	881b      	ldrh	r3, [r3, #0]
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8001ba4:	88ba      	ldrh	r2, [r7, #4]
 8001ba6:	883b      	ldrh	r3, [r7, #0]
 8001ba8:	4413      	add	r3, r2
 8001baa:	3b01      	subs	r3, #1
 8001bac:	4a16      	ldr	r2, [pc, #88]	; (8001c08 <ILI9341_Draw_Rectangle+0xb8>)
 8001bae:	8812      	ldrh	r2, [r2, #0]
 8001bb0:	b292      	uxth	r2, r2
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	db05      	blt.n	8001bc2 <ILI9341_Draw_Rectangle+0x72>
	{
		Height=LCD_HEIGHT-Y;
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <ILI9341_Draw_Rectangle+0xb8>)
 8001bb8:	881b      	ldrh	r3, [r3, #0]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	88bb      	ldrh	r3, [r7, #4]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001bc2:	88fa      	ldrh	r2, [r7, #6]
 8001bc4:	887b      	ldrh	r3, [r7, #2]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	b29c      	uxth	r4, r3
 8001bce:	88ba      	ldrh	r2, [r7, #4]
 8001bd0:	883b      	ldrh	r3, [r7, #0]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	88b9      	ldrh	r1, [r7, #4]
 8001bdc:	88f8      	ldrh	r0, [r7, #6]
 8001bde:	4622      	mov	r2, r4
 8001be0:	f7ff fc58 	bl	8001494 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8001be4:	883b      	ldrh	r3, [r7, #0]
 8001be6:	887a      	ldrh	r2, [r7, #2]
 8001be8:	fb02 f303 	mul.w	r3, r2, r3
 8001bec:	461a      	mov	r2, r3
 8001bee:	8b3b      	ldrh	r3, [r7, #24]
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fe24 	bl	8001840 <ILI9341_Draw_Colour_Burst>
 8001bf8:	e000      	b.n	8001bfc <ILI9341_Draw_Rectangle+0xac>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001bfa:	bf00      	nop
}
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd90      	pop	{r4, r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20000002 	.word	0x20000002
 8001c08:	20000000 	.word	0x20000000

08001c0c <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001c10:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <DWT_Delay_Init+0x58>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	4a13      	ldr	r2, [pc, #76]	; (8001c64 <DWT_Delay_Init+0x58>)
 8001c16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c1a:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <DWT_Delay_Init+0x58>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	4a10      	ldr	r2, [pc, #64]	; (8001c64 <DWT_Delay_Init+0x58>)
 8001c22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c26:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <DWT_Delay_Init+0x5c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <DWT_Delay_Init+0x5c>)
 8001c2e:	f023 0301 	bic.w	r3, r3, #1
 8001c32:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <DWT_Delay_Init+0x5c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0b      	ldr	r2, [pc, #44]	; (8001c68 <DWT_Delay_Init+0x5c>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001c40:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <DWT_Delay_Init+0x5c>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001c46:	bf00      	nop
     __ASM volatile ("NOP");
 8001c48:	bf00      	nop
  __ASM volatile ("NOP");
 8001c4a:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <DWT_Delay_Init+0x5c>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8001c54:	2300      	movs	r3, #0
 8001c56:	e000      	b.n	8001c5a <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001c58:	2301      	movs	r3, #1
  }
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000edf0 	.word	0xe000edf0
 8001c68:	e0001000 	.word	0xe0001000

08001c6c <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <DWT_Delay_us+0x3c>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001c7a:	f001 fe87 	bl	800398c <HAL_RCC_GetHCLKFreq>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <DWT_Delay_us+0x40>)
 8001c82:	fba3 2302 	umull	r2, r3, r3, r2
 8001c86:	0c9b      	lsrs	r3, r3, #18
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	fb02 f303 	mul.w	r3, r2, r3
 8001c8e:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001c90:	bf00      	nop
 8001c92:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <DWT_Delay_us+0x3c>)
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	1ad2      	subs	r2, r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d3f8      	bcc.n	8001c92 <DWT_Delay_us+0x26>
}
 8001ca0:	bf00      	nop
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	e0001000 	.word	0xe0001000
 8001cac:	431bde83 	.word	0x431bde83

08001cb0 <gpio_set_input>:
/* USER CODE BEGIN 0 */
//DS18B20
GPIO_InitTypeDef GPIO_InitStruct;

void gpio_set_input (void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cb4:	4b07      	ldr	r3, [pc, #28]	; (8001cd4 <gpio_set_input+0x24>)
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cba:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <gpio_set_input+0x24>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc0:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <gpio_set_input+0x24>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc6:	4903      	ldr	r1, [pc, #12]	; (8001cd4 <gpio_set_input+0x24>)
 8001cc8:	4803      	ldr	r0, [pc, #12]	; (8001cd8 <gpio_set_input+0x28>)
 8001cca:	f000 ffc9 	bl	8002c60 <HAL_GPIO_Init>
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000b0c 	.word	0x20000b0c
 8001cd8:	40010800 	.word	0x40010800

08001cdc <gpio_set_output>:


void gpio_set_output (void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ce0:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <gpio_set_output+0x28>)
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce6:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <gpio_set_output+0x28>)
 8001ce8:	2201      	movs	r2, #1
 8001cea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <gpio_set_output+0x28>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf2:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <gpio_set_output+0x28>)
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	4902      	ldr	r1, [pc, #8]	; (8001d04 <gpio_set_output+0x28>)
 8001cfa:	4803      	ldr	r0, [pc, #12]	; (8001d08 <gpio_set_output+0x2c>)
 8001cfc:	f000 ffb0 	bl	8002c60 <HAL_GPIO_Init>
}
 8001d00:	bf00      	nop
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000b0c 	.word	0x20000b0c
 8001d08:	40010800 	.word	0x40010800

08001d0c <ds18b20_init>:
uint16_t temp;
float temperature;


uint8_t ds18b20_init (void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	gpio_set_output ();   // set the pin as output
 8001d10:	f7ff ffe4 	bl	8001cdc <gpio_set_output>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the pin low
 8001d14:	2200      	movs	r2, #0
 8001d16:	2102      	movs	r1, #2
 8001d18:	480f      	ldr	r0, [pc, #60]	; (8001d58 <ds18b20_init+0x4c>)
 8001d1a:	f001 f912 	bl	8002f42 <HAL_GPIO_WritePin>
	DWT_Delay_us (480);   // delay according to datasheet
 8001d1e:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001d22:	f7ff ffa3 	bl	8001c6c <DWT_Delay_us>

	gpio_set_input ();    // set the pin as input
 8001d26:	f7ff ffc3 	bl	8001cb0 <gpio_set_input>
	DWT_Delay_us (80);    // delay according to datasheet
 8001d2a:	2050      	movs	r0, #80	; 0x50
 8001d2c:	f7ff ff9e 	bl	8001c6c <DWT_Delay_us>

	if (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1)))    // if the pin is low i.e the presence pulse is there
 8001d30:	2102      	movs	r1, #2
 8001d32:	4809      	ldr	r0, [pc, #36]	; (8001d58 <ds18b20_init+0x4c>)
 8001d34:	f001 f8ee 	bl	8002f14 <HAL_GPIO_ReadPin>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d105      	bne.n	8001d4a <ds18b20_init+0x3e>
	{
		DWT_Delay_us (400);  // wait for 400 us
 8001d3e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001d42:	f7ff ff93 	bl	8001c6c <DWT_Delay_us>
		return 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	e004      	b.n	8001d54 <ds18b20_init+0x48>
	}

	else
	{
		DWT_Delay_us (400);
 8001d4a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001d4e:	f7ff ff8d 	bl	8001c6c <DWT_Delay_us>
		return 1;
 8001d52:	2301      	movs	r3, #1
	}
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40010800 	.word	0x40010800

08001d5c <write>:

void write (uint8_t data)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
	gpio_set_output ();   // set as output
 8001d66:	f7ff ffb9 	bl	8001cdc <gpio_set_output>

	for (int i=0; i<8; i++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	e026      	b.n	8001dbe <write+0x62>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 8001d70:	79fa      	ldrb	r2, [r7, #7]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	fa42 f303 	asr.w	r3, r2, r3
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d00f      	beq.n	8001da0 <write+0x44>
		{
			// write 1

			gpio_set_output ();  // set as output
 8001d80:	f7ff ffac 	bl	8001cdc <gpio_set_output>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the pin LOW
 8001d84:	2200      	movs	r2, #0
 8001d86:	2102      	movs	r1, #2
 8001d88:	4810      	ldr	r0, [pc, #64]	; (8001dcc <write+0x70>)
 8001d8a:	f001 f8da 	bl	8002f42 <HAL_GPIO_WritePin>
			DWT_Delay_us (1);  // wait for  us
 8001d8e:	2001      	movs	r0, #1
 8001d90:	f7ff ff6c 	bl	8001c6c <DWT_Delay_us>

			gpio_set_input ();  // set as input
 8001d94:	f7ff ff8c 	bl	8001cb0 <gpio_set_input>
			DWT_Delay_us (60);  // wait for 60 us
 8001d98:	203c      	movs	r0, #60	; 0x3c
 8001d9a:	f7ff ff67 	bl	8001c6c <DWT_Delay_us>
 8001d9e:	e00b      	b.n	8001db8 <write+0x5c>

		else  // if the bit is low
		{
			// write 0

			gpio_set_output ();
 8001da0:	f7ff ff9c 	bl	8001cdc <gpio_set_output>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the pin LOW
 8001da4:	2200      	movs	r2, #0
 8001da6:	2102      	movs	r1, #2
 8001da8:	4808      	ldr	r0, [pc, #32]	; (8001dcc <write+0x70>)
 8001daa:	f001 f8ca 	bl	8002f42 <HAL_GPIO_WritePin>
			DWT_Delay_us (60);  // wait for 60 us
 8001dae:	203c      	movs	r0, #60	; 0x3c
 8001db0:	f7ff ff5c 	bl	8001c6c <DWT_Delay_us>

			gpio_set_input ();
 8001db4:	f7ff ff7c 	bl	8001cb0 <gpio_set_input>
	for (int i=0; i<8; i++)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2b07      	cmp	r3, #7
 8001dc2:	ddd5      	ble.n	8001d70 <write+0x14>
		}
	}
}
 8001dc4:	bf00      	nop
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40010800 	.word	0x40010800

08001dd0 <read>:

uint8_t read (void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	71fb      	strb	r3, [r7, #7]
	gpio_set_input ();
 8001dda:	f7ff ff69 	bl	8001cb0 <gpio_set_input>

	for (int i=0;i<8;i++)
 8001dde:	2300      	movs	r3, #0
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	e022      	b.n	8001e2a <read+0x5a>
	{
		gpio_set_output ();   // set as output
 8001de4:	f7ff ff7a 	bl	8001cdc <gpio_set_output>

		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the data pin LOW
 8001de8:	2200      	movs	r2, #0
 8001dea:	2102      	movs	r1, #2
 8001dec:	4813      	ldr	r0, [pc, #76]	; (8001e3c <read+0x6c>)
 8001dee:	f001 f8a8 	bl	8002f42 <HAL_GPIO_WritePin>
		DWT_Delay_us (2);  // wait for 2 us
 8001df2:	2002      	movs	r0, #2
 8001df4:	f7ff ff3a 	bl	8001c6c <DWT_Delay_us>

		gpio_set_input ();  // set as input
 8001df8:	f7ff ff5a 	bl	8001cb0 <gpio_set_input>
		if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1))  // if the pin is HIGH
 8001dfc:	2102      	movs	r1, #2
 8001dfe:	480f      	ldr	r0, [pc, #60]	; (8001e3c <read+0x6c>)
 8001e00:	f001 f888 	bl	8002f14 <HAL_GPIO_ReadPin>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d009      	beq.n	8001e1e <read+0x4e>
		{
			value |= 1<<i;  // read = 1
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	b25a      	sxtb	r2, r3
 8001e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	b25b      	sxtb	r3, r3
 8001e1c:	71fb      	strb	r3, [r7, #7]
		}
		DWT_Delay_us (60);  // wait for 60 us
 8001e1e:	203c      	movs	r0, #60	; 0x3c
 8001e20:	f7ff ff24 	bl	8001c6c <DWT_Delay_us>
	for (int i=0;i<8;i++)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	3301      	adds	r3, #1
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	2b07      	cmp	r3, #7
 8001e2e:	ddd9      	ble.n	8001de4 <read+0x14>
	}
	return value;
 8001e30:	79fb      	ldrb	r3, [r7, #7]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40010800 	.word	0x40010800

08001e40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e40:	b590      	push	{r4, r7, lr}
 8001e42:	b097      	sub	sp, #92	; 0x5c
 8001e44:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e46:	f000 fda3 	bl	8002990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e4a:	f000 f9a5 	bl	8002198 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e4e:	f000 fa91 	bl	8002374 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001e52:	f000 f9e7 	bl	8002224 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001e56:	f000 fb27 	bl	80024a8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001e5a:	f000 fa61 	bl	8002320 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001e5e:	f000 fa0f 	bl	8002280 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8001e62:	f7ff fbdf 	bl	8001624 <ILI9341_Init>
  printf("\n\r UART Printf Example: retarget the C library printf function to the UART\n\r");
 8001e66:	48b6      	ldr	r0, [pc, #728]	; (8002140 <main+0x300>)
 8001e68:	f002 fca4 	bl	80047b4 <printf>
  printf("** Test finished successfully. ** \n\r");
 8001e6c:	48b5      	ldr	r0, [pc, #724]	; (8002144 <main+0x304>)
 8001e6e:	f002 fca1 	bl	80047b4 <printf>
  DWT_Delay_Init();
 8001e72:	f7ff fecb 	bl	8001c0c <DWT_Delay_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	/* temperautre*/
	check = ds18b20_init ();
 8001e76:	f7ff ff49 	bl	8001d0c <ds18b20_init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4bb2      	ldr	r3, [pc, #712]	; (8002148 <main+0x308>)
 8001e80:	701a      	strb	r2, [r3, #0]
	write (0xCC);  // skip ROM
 8001e82:	20cc      	movs	r0, #204	; 0xcc
 8001e84:	f7ff ff6a 	bl	8001d5c <write>
	write (0x44);  // convert t
 8001e88:	2044      	movs	r0, #68	; 0x44
 8001e8a:	f7ff ff67 	bl	8001d5c <write>

	HAL_Delay (800);
 8001e8e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e92:	f000 fddf 	bl	8002a54 <HAL_Delay>

	ds18b20_init ();
 8001e96:	f7ff ff39 	bl	8001d0c <ds18b20_init>
	write (0xCC);  // skip ROM
 8001e9a:	20cc      	movs	r0, #204	; 0xcc
 8001e9c:	f7ff ff5e 	bl	8001d5c <write>
	write (0xBE);  // Read Scratchpad
 8001ea0:	20be      	movs	r0, #190	; 0xbe
 8001ea2:	f7ff ff5b 	bl	8001d5c <write>

	temp_l = read();
 8001ea6:	f7ff ff93 	bl	8001dd0 <read>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	4ba7      	ldr	r3, [pc, #668]	; (800214c <main+0x30c>)
 8001eb0:	701a      	strb	r2, [r3, #0]
	temp_h = read();
 8001eb2:	f7ff ff8d 	bl	8001dd0 <read>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	461a      	mov	r2, r3
 8001eba:	4ba5      	ldr	r3, [pc, #660]	; (8002150 <main+0x310>)
 8001ebc:	701a      	strb	r2, [r3, #0]
	temp = (temp_h<<8)|temp_l;
 8001ebe:	4ba4      	ldr	r3, [pc, #656]	; (8002150 <main+0x310>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	021b      	lsls	r3, r3, #8
 8001ec4:	b21a      	sxth	r2, r3
 8001ec6:	4ba1      	ldr	r3, [pc, #644]	; (800214c <main+0x30c>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	b21b      	sxth	r3, r3
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	4ba0      	ldr	r3, [pc, #640]	; (8002154 <main+0x314>)
 8001ed4:	801a      	strh	r2, [r3, #0]
	temperature = (float)temp/16;
 8001ed6:	4b9f      	ldr	r3, [pc, #636]	; (8002154 <main+0x314>)
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe fe8a 	bl	8000bf4 <__aeabi_ui2f>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe ff90 	bl	8000e0c <__aeabi_fdiv>
 8001eec:	4603      	mov	r3, r0
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4b99      	ldr	r3, [pc, #612]	; (8002158 <main+0x318>)
 8001ef2:	601a      	str	r2, [r3, #0]

	printf("%f \n\r", temperature);
 8001ef4:	4b98      	ldr	r3, [pc, #608]	; (8002158 <main+0x318>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fa95 	bl	8000428 <__aeabi_f2d>
 8001efe:	4603      	mov	r3, r0
 8001f00:	460c      	mov	r4, r1
 8001f02:	461a      	mov	r2, r3
 8001f04:	4623      	mov	r3, r4
 8001f06:	4895      	ldr	r0, [pc, #596]	; (800215c <main+0x31c>)
 8001f08:	f002 fc54 	bl	80047b4 <printf>
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8001f0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f10:	4893      	ldr	r0, [pc, #588]	; (8002160 <main+0x320>)
 8001f12:	f001 f82e 	bl	8002f72 <HAL_GPIO_TogglePin>


	/*screen test*/
	ILI9341_Fill_Screen(WHITE);
 8001f16:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f1a:	f7ff fd29 	bl	8001970 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8001f1e:	2003      	movs	r0, #3
 8001f20:	f7ff fb22 	bl	8001568 <ILI9341_Set_Rotation>
	ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8001f24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f28:	9301      	str	r3, [sp, #4]
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	220a      	movs	r2, #10
 8001f32:	210a      	movs	r1, #10
 8001f34:	488b      	ldr	r0, [pc, #556]	; (8002164 <main+0x324>)
 8001f36:	f7ff fa21 	bl	800137c <ILI9341_Draw_Text>
	HAL_Delay(2000);
 8001f3a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001f3e:	f000 fd89 	bl	8002a54 <HAL_Delay>
	ILI9341_Fill_Screen(WHITE);
 8001f42:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f46:	f7ff fd13 	bl	8001970 <ILI9341_Fill_Screen>

	uint32_t Timer_Counter = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	64fb      	str	r3, [r7, #76]	; 0x4c
	for(uint32_t j = 0; j < 2; j++)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f52:	e026      	b.n	8001fa2 <main+0x162>
	{
		HAL_TIM_Base_Start(&htim1);
 8001f54:	4884      	ldr	r0, [pc, #528]	; (8002168 <main+0x328>)
 8001f56:	f001 ffb1 	bl	8003ebc <HAL_TIM_Base_Start>
		for(uint16_t i = 0; i < 10; i++)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001f60:	e00b      	b.n	8001f7a <main+0x13a>
		{
			ILI9341_Fill_Screen(WHITE);
 8001f62:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f66:	f7ff fd03 	bl	8001970 <ILI9341_Fill_Screen>
			ILI9341_Fill_Screen(BLACK);
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f7ff fd00 	bl	8001970 <ILI9341_Fill_Screen>
		for(uint16_t i = 0; i < 10; i++)
 8001f70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001f74:	3301      	adds	r3, #1
 8001f76:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001f7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001f7e:	2b09      	cmp	r3, #9
 8001f80:	d9ef      	bls.n	8001f62 <main+0x122>
		}

		//20.000 per second!
		HAL_TIM_Base_Stop(&htim1);
 8001f82:	4879      	ldr	r0, [pc, #484]	; (8002168 <main+0x328>)
 8001f84:	f001 ffbd 	bl	8003f02 <HAL_TIM_Base_Stop>
		Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 8001f88:	4b77      	ldr	r3, [pc, #476]	; (8002168 <main+0x328>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f90:	4413      	add	r3, r2
 8001f92:	64fb      	str	r3, [r7, #76]	; 0x4c
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001f94:	4b74      	ldr	r3, [pc, #464]	; (8002168 <main+0x328>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	625a      	str	r2, [r3, #36]	; 0x24
	for(uint32_t j = 0; j < 2; j++)
 8001f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d9d5      	bls.n	8001f54 <main+0x114>
	}
	Timer_Counter /= 2;
 8001fa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001faa:	085b      	lsrs	r3, r3, #1
 8001fac:	64fb      	str	r3, [r7, #76]	; 0x4c

	char counter_buff[30];
	ILI9341_Fill_Screen(WHITE);
 8001fae:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001fb2:	f7ff fcdd 	bl	8001970 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8001fb6:	2003      	movs	r0, #3
 8001fb8:	f7ff fad6 	bl	8001568 <ILI9341_Set_Rotation>
	printf(counter_buff, "Timer counter value: %d", Timer_Counter*2);
 8001fbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fbe:	005a      	lsls	r2, r3, #1
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	496a      	ldr	r1, [pc, #424]	; (800216c <main+0x32c>)
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f002 fbf5 	bl	80047b4 <printf>
	ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8001fca:	4638      	mov	r0, r7
 8001fcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fd0:	9301      	str	r3, [sp, #4]
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	220a      	movs	r2, #10
 8001fda:	210a      	movs	r1, #10
 8001fdc:	f7ff f9ce 	bl	800137c <ILI9341_Draw_Text>

	double seconds_passed = 2*((float)Timer_Counter / 20000);
 8001fe0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001fe2:	f7fe fe07 	bl	8000bf4 <__aeabi_ui2f>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	4961      	ldr	r1, [pc, #388]	; (8002170 <main+0x330>)
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7fe ff0e 	bl	8000e0c <__aeabi_fdiv>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe fd4d 	bl	8000a94 <__addsf3>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe fa13 	bl	8000428 <__aeabi_f2d>
 8002002:	4603      	mov	r3, r0
 8002004:	460c      	mov	r4, r1
 8002006:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	printf(counter_buff, "Time: %.3f Sec", seconds_passed);
 800200a:	4638      	mov	r0, r7
 800200c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002010:	4958      	ldr	r1, [pc, #352]	; (8002174 <main+0x334>)
 8002012:	f002 fbcf 	bl	80047b4 <printf>
	ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8002016:	4638      	mov	r0, r7
 8002018:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	2302      	movs	r3, #2
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	2300      	movs	r3, #0
 8002024:	221e      	movs	r2, #30
 8002026:	210a      	movs	r1, #10
 8002028:	f7ff f9a8 	bl	800137c <ILI9341_Draw_Text>

	double timer_float = 20/(((float)Timer_Counter)/20000);	//Frames per sec
 800202c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800202e:	f7fe fde1 	bl	8000bf4 <__aeabi_ui2f>
 8002032:	4603      	mov	r3, r0
 8002034:	494e      	ldr	r1, [pc, #312]	; (8002170 <main+0x330>)
 8002036:	4618      	mov	r0, r3
 8002038:	f7fe fee8 	bl	8000e0c <__aeabi_fdiv>
 800203c:	4603      	mov	r3, r0
 800203e:	4619      	mov	r1, r3
 8002040:	484d      	ldr	r0, [pc, #308]	; (8002178 <main+0x338>)
 8002042:	f7fe fee3 	bl	8000e0c <__aeabi_fdiv>
 8002046:	4603      	mov	r3, r0
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe f9ed 	bl	8000428 <__aeabi_f2d>
 800204e:	4603      	mov	r3, r0
 8002050:	460c      	mov	r4, r1
 8002052:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

	printf(counter_buff, "FPS:  %.2f", timer_float);
 8002056:	4638      	mov	r0, r7
 8002058:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800205c:	4947      	ldr	r1, [pc, #284]	; (800217c <main+0x33c>)
 800205e:	f002 fba9 	bl	80047b4 <printf>
	ILI9341_Draw_Text(counter_buff, 10, 50, BLACK, 2, WHITE);
 8002062:	4638      	mov	r0, r7
 8002064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002068:	9301      	str	r3, [sp, #4]
 800206a:	2302      	movs	r3, #2
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	2300      	movs	r3, #0
 8002070:	2232      	movs	r2, #50	; 0x32
 8002072:	210a      	movs	r1, #10
 8002074:	f7ff f982 	bl	800137c <ILI9341_Draw_Text>
	double MB_PS = timer_float*240*320*2/1000000;
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	4b40      	ldr	r3, [pc, #256]	; (8002180 <main+0x340>)
 800207e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002082:	f7fe fa29 	bl	80004d8 <__aeabi_dmul>
 8002086:	4603      	mov	r3, r0
 8002088:	460c      	mov	r4, r1
 800208a:	4618      	mov	r0, r3
 800208c:	4621      	mov	r1, r4
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	4b3c      	ldr	r3, [pc, #240]	; (8002184 <main+0x344>)
 8002094:	f7fe fa20 	bl	80004d8 <__aeabi_dmul>
 8002098:	4603      	mov	r3, r0
 800209a:	460c      	mov	r4, r1
 800209c:	4618      	mov	r0, r3
 800209e:	4621      	mov	r1, r4
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	f7fe f862 	bl	800016c <__adddf3>
 80020a8:	4603      	mov	r3, r0
 80020aa:	460c      	mov	r4, r1
 80020ac:	4618      	mov	r0, r3
 80020ae:	4621      	mov	r1, r4
 80020b0:	a321      	add	r3, pc, #132	; (adr r3, 8002138 <main+0x2f8>)
 80020b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b6:	f7fe fb39 	bl	800072c <__aeabi_ddiv>
 80020ba:	4603      	mov	r3, r0
 80020bc:	460c      	mov	r4, r1
 80020be:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	printf(counter_buff, "MB/S: %.2f", MB_PS);
 80020c2:	4638      	mov	r0, r7
 80020c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020c8:	492f      	ldr	r1, [pc, #188]	; (8002188 <main+0x348>)
 80020ca:	f002 fb73 	bl	80047b4 <printf>
	ILI9341_Draw_Text(counter_buff, 10, 70, BLACK, 2, WHITE);
 80020ce:	4638      	mov	r0, r7
 80020d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d4:	9301      	str	r3, [sp, #4]
 80020d6:	2302      	movs	r3, #2
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2300      	movs	r3, #0
 80020dc:	2246      	movs	r2, #70	; 0x46
 80020de:	210a      	movs	r1, #10
 80020e0:	f7ff f94c 	bl	800137c <ILI9341_Draw_Text>
	double SPI_utilized_percentage = (MB_PS/(6.25 ))*100;		//50mbits / 8 bits
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4b28      	ldr	r3, [pc, #160]	; (800218c <main+0x34c>)
 80020ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80020ee:	f7fe fb1d 	bl	800072c <__aeabi_ddiv>
 80020f2:	4603      	mov	r3, r0
 80020f4:	460c      	mov	r4, r1
 80020f6:	4618      	mov	r0, r3
 80020f8:	4621      	mov	r1, r4
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	4b24      	ldr	r3, [pc, #144]	; (8002190 <main+0x350>)
 8002100:	f7fe f9ea 	bl	80004d8 <__aeabi_dmul>
 8002104:	4603      	mov	r3, r0
 8002106:	460c      	mov	r4, r1
 8002108:	e9c7 3408 	strd	r3, r4, [r7, #32]
	printf(counter_buff, "SPI Utilized: %.2f", SPI_utilized_percentage);
 800210c:	4638      	mov	r0, r7
 800210e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002112:	4920      	ldr	r1, [pc, #128]	; (8002194 <main+0x354>)
 8002114:	f002 fb4e 	bl	80047b4 <printf>
	ILI9341_Draw_Text(counter_buff, 10, 90, BLACK, 2, WHITE);
 8002118:	4638      	mov	r0, r7
 800211a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	2302      	movs	r3, #2
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	2300      	movs	r3, #0
 8002126:	225a      	movs	r2, #90	; 0x5a
 8002128:	210a      	movs	r1, #10
 800212a:	f7ff f927 	bl	800137c <ILI9341_Draw_Text>
	HAL_Delay(10000);
 800212e:	f242 7010 	movw	r0, #10000	; 0x2710
 8002132:	f000 fc8f 	bl	8002a54 <HAL_Delay>
  {
 8002136:	e69e      	b.n	8001e76 <main+0x36>
 8002138:	00000000 	.word	0x00000000
 800213c:	412e8480 	.word	0x412e8480
 8002140:	080086c0 	.word	0x080086c0
 8002144:	08008710 	.word	0x08008710
 8002148:	20000004 	.word	0x20000004
 800214c:	20000ac0 	.word	0x20000ac0
 8002150:	20000ac8 	.word	0x20000ac8
 8002154:	20000ac2 	.word	0x20000ac2
 8002158:	20000ac4 	.word	0x20000ac4
 800215c:	08008738 	.word	0x08008738
 8002160:	40011000 	.word	0x40011000
 8002164:	08008740 	.word	0x08008740
 8002168:	20000b1c 	.word	0x20000b1c
 800216c:	0800875c 	.word	0x0800875c
 8002170:	469c4000 	.word	0x469c4000
 8002174:	08008774 	.word	0x08008774
 8002178:	41a00000 	.word	0x41a00000
 800217c:	08008784 	.word	0x08008784
 8002180:	406e0000 	.word	0x406e0000
 8002184:	40740000 	.word	0x40740000
 8002188:	08008790 	.word	0x08008790
 800218c:	40190000 	.word	0x40190000
 8002190:	40590000 	.word	0x40590000
 8002194:	0800879c 	.word	0x0800879c

08002198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b090      	sub	sp, #64	; 0x40
 800219c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800219e:	f107 0318 	add.w	r3, r7, #24
 80021a2:	2228      	movs	r2, #40	; 0x28
 80021a4:	2100      	movs	r1, #0
 80021a6:	4618      	mov	r0, r3
 80021a8:	f002 fafc 	bl	80047a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021ac:	1d3b      	adds	r3, r7, #4
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	60da      	str	r2, [r3, #12]
 80021b8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021ba:	2301      	movs	r3, #1
 80021bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80021c4:	2300      	movs	r3, #0
 80021c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021c8:	2301      	movs	r3, #1
 80021ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021cc:	2302      	movs	r3, #2
 80021ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80021da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021dc:	f107 0318 	add.w	r3, r7, #24
 80021e0:	4618      	mov	r0, r3
 80021e2:	f001 f807 	bl	80031f4 <HAL_RCC_OscConfig>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80021ec:	f000 f956 	bl	800249c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021f0:	230f      	movs	r3, #15
 80021f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021f4:	2302      	movs	r3, #2
 80021f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002200:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002202:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002206:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002208:	1d3b      	adds	r3, r7, #4
 800220a:	2102      	movs	r1, #2
 800220c:	4618      	mov	r0, r3
 800220e:	f001 fa71 	bl	80036f4 <HAL_RCC_ClockConfig>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002218:	f000 f940 	bl	800249c <Error_Handler>
  }
}
 800221c:	bf00      	nop
 800221e:	3740      	adds	r7, #64	; 0x40
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <MX_I2C1_Init+0x50>)
 800222a:	4a13      	ldr	r2, [pc, #76]	; (8002278 <MX_I2C1_Init+0x54>)
 800222c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <MX_I2C1_Init+0x50>)
 8002230:	4a12      	ldr	r2, [pc, #72]	; (800227c <MX_I2C1_Init+0x58>)
 8002232:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <MX_I2C1_Init+0x50>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <MX_I2C1_Init+0x50>)
 800223c:	2200      	movs	r2, #0
 800223e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <MX_I2C1_Init+0x50>)
 8002242:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002246:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002248:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <MX_I2C1_Init+0x50>)
 800224a:	2200      	movs	r2, #0
 800224c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800224e:	4b09      	ldr	r3, [pc, #36]	; (8002274 <MX_I2C1_Init+0x50>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <MX_I2C1_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <MX_I2C1_Init+0x50>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002260:	4804      	ldr	r0, [pc, #16]	; (8002274 <MX_I2C1_Init+0x50>)
 8002262:	f000 fe9f 	bl	8002fa4 <HAL_I2C_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800226c:	f000 f916 	bl	800249c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000a6c 	.word	0x20000a6c
 8002278:	40005400 	.word	0x40005400
 800227c:	000186a0 	.word	0x000186a0

08002280 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002286:	f107 0308 	add.w	r3, r7, #8
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
 8002292:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002294:	463b      	mov	r3, r7
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800229c:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <MX_TIM1_Init+0x98>)
 800229e:	4a1f      	ldr	r2, [pc, #124]	; (800231c <MX_TIM1_Init+0x9c>)
 80022a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80022a2:	4b1d      	ldr	r3, [pc, #116]	; (8002318 <MX_TIM1_Init+0x98>)
 80022a4:	2247      	movs	r2, #71	; 0x47
 80022a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022a8:	4b1b      	ldr	r3, [pc, #108]	; (8002318 <MX_TIM1_Init+0x98>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80022ae:	4b1a      	ldr	r3, [pc, #104]	; (8002318 <MX_TIM1_Init+0x98>)
 80022b0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80022b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022b6:	4b18      	ldr	r3, [pc, #96]	; (8002318 <MX_TIM1_Init+0x98>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022bc:	4b16      	ldr	r3, [pc, #88]	; (8002318 <MX_TIM1_Init+0x98>)
 80022be:	2200      	movs	r2, #0
 80022c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c2:	4b15      	ldr	r3, [pc, #84]	; (8002318 <MX_TIM1_Init+0x98>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022c8:	4813      	ldr	r0, [pc, #76]	; (8002318 <MX_TIM1_Init+0x98>)
 80022ca:	f001 fdcc 	bl	8003e66 <HAL_TIM_Base_Init>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80022d4:	f000 f8e2 	bl	800249c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022de:	f107 0308 	add.w	r3, r7, #8
 80022e2:	4619      	mov	r1, r3
 80022e4:	480c      	ldr	r0, [pc, #48]	; (8002318 <MX_TIM1_Init+0x98>)
 80022e6:	f001 fe36 	bl	8003f56 <HAL_TIM_ConfigClockSource>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80022f0:	f000 f8d4 	bl	800249c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f4:	2300      	movs	r3, #0
 80022f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f8:	2300      	movs	r3, #0
 80022fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80022fc:	463b      	mov	r3, r7
 80022fe:	4619      	mov	r1, r3
 8002300:	4805      	ldr	r0, [pc, #20]	; (8002318 <MX_TIM1_Init+0x98>)
 8002302:	f001 ffd7 	bl	80042b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800230c:	f000 f8c6 	bl	800249c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002310:	bf00      	nop
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000b1c 	.word	0x20000b1c
 800231c:	40012c00 	.word	0x40012c00

08002320 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <MX_USART1_UART_Init+0x4c>)
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <MX_USART1_UART_Init+0x50>)
 8002328:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <MX_USART1_UART_Init+0x4c>)
 800232c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002330:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002332:	4b0e      	ldr	r3, [pc, #56]	; (800236c <MX_USART1_UART_Init+0x4c>)
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <MX_USART1_UART_Init+0x4c>)
 800233a:	2200      	movs	r2, #0
 800233c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800233e:	4b0b      	ldr	r3, [pc, #44]	; (800236c <MX_USART1_UART_Init+0x4c>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <MX_USART1_UART_Init+0x4c>)
 8002346:	220c      	movs	r2, #12
 8002348:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800234a:	4b08      	ldr	r3, [pc, #32]	; (800236c <MX_USART1_UART_Init+0x4c>)
 800234c:	2200      	movs	r2, #0
 800234e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <MX_USART1_UART_Init+0x4c>)
 8002352:	2200      	movs	r2, #0
 8002354:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002356:	4805      	ldr	r0, [pc, #20]	; (800236c <MX_USART1_UART_Init+0x4c>)
 8002358:	f001 fff0 	bl	800433c <HAL_UART_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002362:	f000 f89b 	bl	800249c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000acc 	.word	0x20000acc
 8002370:	40013800 	.word	0x40013800

08002374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b088      	sub	sp, #32
 8002378:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237a:	f107 0310 	add.w	r3, r7, #16
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	609a      	str	r2, [r3, #8]
 8002386:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002388:	4b37      	ldr	r3, [pc, #220]	; (8002468 <MX_GPIO_Init+0xf4>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	4a36      	ldr	r2, [pc, #216]	; (8002468 <MX_GPIO_Init+0xf4>)
 800238e:	f043 0310 	orr.w	r3, r3, #16
 8002392:	6193      	str	r3, [r2, #24]
 8002394:	4b34      	ldr	r3, [pc, #208]	; (8002468 <MX_GPIO_Init+0xf4>)
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	f003 0310 	and.w	r3, r3, #16
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a0:	4b31      	ldr	r3, [pc, #196]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	4a30      	ldr	r2, [pc, #192]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023a6:	f043 0320 	orr.w	r3, r3, #32
 80023aa:	6193      	str	r3, [r2, #24]
 80023ac:	4b2e      	ldr	r3, [pc, #184]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f003 0320 	and.w	r3, r3, #32
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b8:	4b2b      	ldr	r3, [pc, #172]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	4a2a      	ldr	r2, [pc, #168]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023be:	f043 0304 	orr.w	r3, r3, #4
 80023c2:	6193      	str	r3, [r2, #24]
 80023c4:	4b28      	ldr	r3, [pc, #160]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	607b      	str	r3, [r7, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d0:	4b25      	ldr	r3, [pc, #148]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	4a24      	ldr	r2, [pc, #144]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023d6:	f043 0308 	orr.w	r3, r3, #8
 80023da:	6193      	str	r3, [r2, #24]
 80023dc:	4b22      	ldr	r3, [pc, #136]	; (8002468 <MX_GPIO_Init+0xf4>)
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	603b      	str	r3, [r7, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80023e8:	2200      	movs	r2, #0
 80023ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023ee:	481f      	ldr	r0, [pc, #124]	; (800246c <MX_GPIO_Init+0xf8>)
 80023f0:	f000 fda7 	bl	8002f42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80023f4:	2200      	movs	r2, #0
 80023f6:	2102      	movs	r1, #2
 80023f8:	481d      	ldr	r0, [pc, #116]	; (8002470 <MX_GPIO_Init+0xfc>)
 80023fa:	f000 fda2 	bl	8002f42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 80023fe:	2200      	movs	r2, #0
 8002400:	210b      	movs	r1, #11
 8002402:	481c      	ldr	r0, [pc, #112]	; (8002474 <MX_GPIO_Init+0x100>)
 8002404:	f000 fd9d 	bl	8002f42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002408:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800240c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240e:	2301      	movs	r3, #1
 8002410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002412:	2300      	movs	r3, #0
 8002414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002416:	2302      	movs	r3, #2
 8002418:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241a:	f107 0310 	add.w	r3, r7, #16
 800241e:	4619      	mov	r1, r3
 8002420:	4812      	ldr	r0, [pc, #72]	; (800246c <MX_GPIO_Init+0xf8>)
 8002422:	f000 fc1d 	bl	8002c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002426:	2302      	movs	r3, #2
 8002428:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800242a:	2301      	movs	r3, #1
 800242c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002432:	2302      	movs	r3, #2
 8002434:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002436:	f107 0310 	add.w	r3, r7, #16
 800243a:	4619      	mov	r1, r3
 800243c:	480c      	ldr	r0, [pc, #48]	; (8002470 <MX_GPIO_Init+0xfc>)
 800243e:	f000 fc0f 	bl	8002c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8002442:	230b      	movs	r3, #11
 8002444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002446:	2301      	movs	r3, #1
 8002448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244e:	2302      	movs	r3, #2
 8002450:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002452:	f107 0310 	add.w	r3, r7, #16
 8002456:	4619      	mov	r1, r3
 8002458:	4806      	ldr	r0, [pc, #24]	; (8002474 <MX_GPIO_Init+0x100>)
 800245a:	f000 fc01 	bl	8002c60 <HAL_GPIO_Init>

}
 800245e:	bf00      	nop
 8002460:	3720      	adds	r7, #32
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40021000 	.word	0x40021000
 800246c:	40011000 	.word	0x40011000
 8002470:	40010800 	.word	0x40010800
 8002474:	40010c00 	.word	0x40010c00

08002478 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002480:	1d39      	adds	r1, r7, #4
 8002482:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002486:	2201      	movs	r2, #1
 8002488:	4803      	ldr	r0, [pc, #12]	; (8002498 <__io_putchar+0x20>)
 800248a:	f001 ffa4 	bl	80043d6 <HAL_UART_Transmit>
  return ch;
 800248e:	687b      	ldr	r3, [r7, #4]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000acc 	.word	0x20000acc

0800249c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <MX_SPI1_Init>:
#include "spi.h"

SPI_HandleTypeDef hspi1;

 void MX_SPI1_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024ac:	4b17      	ldr	r3, [pc, #92]	; (800250c <MX_SPI1_Init+0x64>)
 80024ae:	4a18      	ldr	r2, [pc, #96]	; (8002510 <MX_SPI1_Init+0x68>)
 80024b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024b2:	4b16      	ldr	r3, [pc, #88]	; (800250c <MX_SPI1_Init+0x64>)
 80024b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80024b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024ba:	4b14      	ldr	r3, [pc, #80]	; (800250c <MX_SPI1_Init+0x64>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024c0:	4b12      	ldr	r3, [pc, #72]	; (800250c <MX_SPI1_Init+0x64>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024c6:	4b11      	ldr	r3, [pc, #68]	; (800250c <MX_SPI1_Init+0x64>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024cc:	4b0f      	ldr	r3, [pc, #60]	; (800250c <MX_SPI1_Init+0x64>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80024d2:	4b0e      	ldr	r3, [pc, #56]	; (800250c <MX_SPI1_Init+0x64>)
 80024d4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80024d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024da:	4b0c      	ldr	r3, [pc, #48]	; (800250c <MX_SPI1_Init+0x64>)
 80024dc:	2200      	movs	r2, #0
 80024de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <MX_SPI1_Init+0x64>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024e6:	4b09      	ldr	r3, [pc, #36]	; (800250c <MX_SPI1_Init+0x64>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <MX_SPI1_Init+0x64>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80024f2:	4b06      	ldr	r3, [pc, #24]	; (800250c <MX_SPI1_Init+0x64>)
 80024f4:	220a      	movs	r2, #10
 80024f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024f8:	4804      	ldr	r0, [pc, #16]	; (800250c <MX_SPI1_Init+0x64>)
 80024fa:	f001 fa97 	bl	8003a2c <HAL_SPI_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002504:	f7ff ffca 	bl	800249c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002508:	bf00      	nop
 800250a:	bd80      	pop	{r7, pc}
 800250c:	20000a14 	.word	0x20000a14
 8002510:	40013000 	.word	0x40013000

08002514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800251a:	4b15      	ldr	r3, [pc, #84]	; (8002570 <HAL_MspInit+0x5c>)
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	4a14      	ldr	r2, [pc, #80]	; (8002570 <HAL_MspInit+0x5c>)
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	6193      	str	r3, [r2, #24]
 8002526:	4b12      	ldr	r3, [pc, #72]	; (8002570 <HAL_MspInit+0x5c>)
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002532:	4b0f      	ldr	r3, [pc, #60]	; (8002570 <HAL_MspInit+0x5c>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	4a0e      	ldr	r2, [pc, #56]	; (8002570 <HAL_MspInit+0x5c>)
 8002538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800253c:	61d3      	str	r3, [r2, #28]
 800253e:	4b0c      	ldr	r3, [pc, #48]	; (8002570 <HAL_MspInit+0x5c>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800254a:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <HAL_MspInit+0x60>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	4a04      	ldr	r2, [pc, #16]	; (8002574 <HAL_MspInit+0x60>)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr
 8002570:	40021000 	.word	0x40021000
 8002574:	40010000 	.word	0x40010000

08002578 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b088      	sub	sp, #32
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 0310 	add.w	r3, r7, #16
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a15      	ldr	r2, [pc, #84]	; (80025e8 <HAL_I2C_MspInit+0x70>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d123      	bne.n	80025e0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002598:	4b14      	ldr	r3, [pc, #80]	; (80025ec <HAL_I2C_MspInit+0x74>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	4a13      	ldr	r2, [pc, #76]	; (80025ec <HAL_I2C_MspInit+0x74>)
 800259e:	f043 0308 	orr.w	r3, r3, #8
 80025a2:	6193      	str	r3, [r2, #24]
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <HAL_I2C_MspInit+0x74>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025b0:	23c0      	movs	r3, #192	; 0xc0
 80025b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025b4:	2312      	movs	r3, #18
 80025b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025b8:	2303      	movs	r3, #3
 80025ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025bc:	f107 0310 	add.w	r3, r7, #16
 80025c0:	4619      	mov	r1, r3
 80025c2:	480b      	ldr	r0, [pc, #44]	; (80025f0 <HAL_I2C_MspInit+0x78>)
 80025c4:	f000 fb4c 	bl	8002c60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025c8:	4b08      	ldr	r3, [pc, #32]	; (80025ec <HAL_I2C_MspInit+0x74>)
 80025ca:	69db      	ldr	r3, [r3, #28]
 80025cc:	4a07      	ldr	r2, [pc, #28]	; (80025ec <HAL_I2C_MspInit+0x74>)
 80025ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025d2:	61d3      	str	r3, [r2, #28]
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <HAL_I2C_MspInit+0x74>)
 80025d6:	69db      	ldr	r3, [r3, #28]
 80025d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80025e0:	bf00      	nop
 80025e2:	3720      	adds	r7, #32
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40005400 	.word	0x40005400
 80025ec:	40021000 	.word	0x40021000
 80025f0:	40010c00 	.word	0x40010c00

080025f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b088      	sub	sp, #32
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025fc:	f107 0310 	add.w	r3, r7, #16
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a1b      	ldr	r2, [pc, #108]	; (800267c <HAL_SPI_MspInit+0x88>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d12f      	bne.n	8002674 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002614:	4b1a      	ldr	r3, [pc, #104]	; (8002680 <HAL_SPI_MspInit+0x8c>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	4a19      	ldr	r2, [pc, #100]	; (8002680 <HAL_SPI_MspInit+0x8c>)
 800261a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800261e:	6193      	str	r3, [r2, #24]
 8002620:	4b17      	ldr	r3, [pc, #92]	; (8002680 <HAL_SPI_MspInit+0x8c>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262c:	4b14      	ldr	r3, [pc, #80]	; (8002680 <HAL_SPI_MspInit+0x8c>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	4a13      	ldr	r2, [pc, #76]	; (8002680 <HAL_SPI_MspInit+0x8c>)
 8002632:	f043 0304 	orr.w	r3, r3, #4
 8002636:	6193      	str	r3, [r2, #24]
 8002638:	4b11      	ldr	r3, [pc, #68]	; (8002680 <HAL_SPI_MspInit+0x8c>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	60bb      	str	r3, [r7, #8]
 8002642:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8002644:	23b0      	movs	r3, #176	; 0xb0
 8002646:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800264c:	2303      	movs	r3, #3
 800264e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002650:	f107 0310 	add.w	r3, r7, #16
 8002654:	4619      	mov	r1, r3
 8002656:	480b      	ldr	r0, [pc, #44]	; (8002684 <HAL_SPI_MspInit+0x90>)
 8002658:	f000 fb02 	bl	8002c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800265c:	2340      	movs	r3, #64	; 0x40
 800265e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002668:	f107 0310 	add.w	r3, r7, #16
 800266c:	4619      	mov	r1, r3
 800266e:	4805      	ldr	r0, [pc, #20]	; (8002684 <HAL_SPI_MspInit+0x90>)
 8002670:	f000 faf6 	bl	8002c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002674:	bf00      	nop
 8002676:	3720      	adds	r7, #32
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40013000 	.word	0x40013000
 8002680:	40021000 	.word	0x40021000
 8002684:	40010800 	.word	0x40010800

08002688 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_TIM_Base_MspInit+0x34>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d10b      	bne.n	80026b2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_TIM_Base_MspInit+0x38>)
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	4a08      	ldr	r2, [pc, #32]	; (80026c0 <HAL_TIM_Base_MspInit+0x38>)
 80026a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026a4:	6193      	str	r3, [r2, #24]
 80026a6:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <HAL_TIM_Base_MspInit+0x38>)
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80026b2:	bf00      	nop
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	40012c00 	.word	0x40012c00
 80026c0:	40021000 	.word	0x40021000

080026c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 0310 	add.w	r3, r7, #16
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a1c      	ldr	r2, [pc, #112]	; (8002750 <HAL_UART_MspInit+0x8c>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d131      	bne.n	8002748 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026e4:	4b1b      	ldr	r3, [pc, #108]	; (8002754 <HAL_UART_MspInit+0x90>)
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	4a1a      	ldr	r2, [pc, #104]	; (8002754 <HAL_UART_MspInit+0x90>)
 80026ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026ee:	6193      	str	r3, [r2, #24]
 80026f0:	4b18      	ldr	r3, [pc, #96]	; (8002754 <HAL_UART_MspInit+0x90>)
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fc:	4b15      	ldr	r3, [pc, #84]	; (8002754 <HAL_UART_MspInit+0x90>)
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	4a14      	ldr	r2, [pc, #80]	; (8002754 <HAL_UART_MspInit+0x90>)
 8002702:	f043 0304 	orr.w	r3, r3, #4
 8002706:	6193      	str	r3, [r2, #24]
 8002708:	4b12      	ldr	r3, [pc, #72]	; (8002754 <HAL_UART_MspInit+0x90>)
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002714:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002718:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271a:	2302      	movs	r3, #2
 800271c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800271e:	2303      	movs	r3, #3
 8002720:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002722:	f107 0310 	add.w	r3, r7, #16
 8002726:	4619      	mov	r1, r3
 8002728:	480b      	ldr	r0, [pc, #44]	; (8002758 <HAL_UART_MspInit+0x94>)
 800272a:	f000 fa99 	bl	8002c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800272e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002732:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002738:	2300      	movs	r3, #0
 800273a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273c:	f107 0310 	add.w	r3, r7, #16
 8002740:	4619      	mov	r1, r3
 8002742:	4805      	ldr	r0, [pc, #20]	; (8002758 <HAL_UART_MspInit+0x94>)
 8002744:	f000 fa8c 	bl	8002c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002748:	bf00      	nop
 800274a:	3720      	adds	r7, #32
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40013800 	.word	0x40013800
 8002754:	40021000 	.word	0x40021000
 8002758:	40010800 	.word	0x40010800

0800275c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800276c:	e7fe      	b.n	800276c <HardFault_Handler+0x4>

0800276e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800276e:	b480      	push	{r7}
 8002770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002772:	e7fe      	b.n	8002772 <MemManage_Handler+0x4>

08002774 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002778:	e7fe      	b.n	8002778 <BusFault_Handler+0x4>

0800277a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800277a:	b480      	push	{r7}
 800277c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800277e:	e7fe      	b.n	800277e <UsageFault_Handler+0x4>

08002780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr

0800278c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027a8:	f000 f938 	bl	8002a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ac:	bf00      	nop
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
 80027c0:	e00a      	b.n	80027d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027c2:	f3af 8000 	nop.w
 80027c6:	4601      	mov	r1, r0
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	1c5a      	adds	r2, r3, #1
 80027cc:	60ba      	str	r2, [r7, #8]
 80027ce:	b2ca      	uxtb	r2, r1
 80027d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	3301      	adds	r3, #1
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	429a      	cmp	r2, r3
 80027de:	dbf0      	blt.n	80027c2 <_read+0x12>
	}

return len;
 80027e0:	687b      	ldr	r3, [r7, #4]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3718      	adds	r7, #24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b086      	sub	sp, #24
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	60f8      	str	r0, [r7, #12]
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
 80027fa:	e009      	b.n	8002810 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	60ba      	str	r2, [r7, #8]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff fe37 	bl	8002478 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	3301      	adds	r3, #1
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	429a      	cmp	r2, r3
 8002816:	dbf1      	blt.n	80027fc <_write+0x12>
	}
	return len;
 8002818:	687b      	ldr	r3, [r7, #4]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <_close>:

int _close(int file)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
	return -1;
 800282a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800282e:	4618      	mov	r0, r3
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002848:	605a      	str	r2, [r3, #4]
	return 0;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr

08002856 <_isatty>:

int _isatty(int file)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
	return 1;
 800285e:	2301      	movs	r3, #1
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr

0800286a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800286a:	b480      	push	{r7}
 800286c:	b085      	sub	sp, #20
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
	return 0;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr
	...

08002884 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800288c:	4b11      	ldr	r3, [pc, #68]	; (80028d4 <_sbrk+0x50>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d102      	bne.n	800289a <_sbrk+0x16>
		heap_end = &end;
 8002894:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <_sbrk+0x50>)
 8002896:	4a10      	ldr	r2, [pc, #64]	; (80028d8 <_sbrk+0x54>)
 8002898:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800289a:	4b0e      	ldr	r3, [pc, #56]	; (80028d4 <_sbrk+0x50>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028a0:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <_sbrk+0x50>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4413      	add	r3, r2
 80028a8:	466a      	mov	r2, sp
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d907      	bls.n	80028be <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80028ae:	f001 ff4f 	bl	8004750 <__errno>
 80028b2:	4602      	mov	r2, r0
 80028b4:	230c      	movs	r3, #12
 80028b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80028b8:	f04f 33ff 	mov.w	r3, #4294967295
 80028bc:	e006      	b.n	80028cc <_sbrk+0x48>
	}

	heap_end += incr;
 80028be:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <_sbrk+0x50>)
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4413      	add	r3, r2
 80028c6:	4a03      	ldr	r2, [pc, #12]	; (80028d4 <_sbrk+0x50>)
 80028c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80028ca:	68fb      	ldr	r3, [r7, #12]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	200009dc 	.word	0x200009dc
 80028d8:	20000b70 	.word	0x20000b70

080028dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80028e0:	4b15      	ldr	r3, [pc, #84]	; (8002938 <SystemInit+0x5c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a14      	ldr	r2, [pc, #80]	; (8002938 <SystemInit+0x5c>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80028ec:	4b12      	ldr	r3, [pc, #72]	; (8002938 <SystemInit+0x5c>)
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	4911      	ldr	r1, [pc, #68]	; (8002938 <SystemInit+0x5c>)
 80028f2:	4b12      	ldr	r3, [pc, #72]	; (800293c <SystemInit+0x60>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80028f8:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <SystemInit+0x5c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a0e      	ldr	r2, [pc, #56]	; (8002938 <SystemInit+0x5c>)
 80028fe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002906:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002908:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <SystemInit+0x5c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a0a      	ldr	r2, [pc, #40]	; (8002938 <SystemInit+0x5c>)
 800290e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002912:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002914:	4b08      	ldr	r3, [pc, #32]	; (8002938 <SystemInit+0x5c>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	4a07      	ldr	r2, [pc, #28]	; (8002938 <SystemInit+0x5c>)
 800291a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800291e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <SystemInit+0x5c>)
 8002922:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002926:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002928:	4b05      	ldr	r3, [pc, #20]	; (8002940 <SystemInit+0x64>)
 800292a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800292e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002930:	bf00      	nop
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr
 8002938:	40021000 	.word	0x40021000
 800293c:	f8ff0000 	.word	0xf8ff0000
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002944:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002946:	e003      	b.n	8002950 <LoopCopyDataInit>

08002948 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002948:	4b0b      	ldr	r3, [pc, #44]	; (8002978 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800294a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800294c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800294e:	3104      	adds	r1, #4

08002950 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002950:	480a      	ldr	r0, [pc, #40]	; (800297c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002952:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002954:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002956:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002958:	d3f6      	bcc.n	8002948 <CopyDataInit>
  ldr r2, =_sbss
 800295a:	4a0a      	ldr	r2, [pc, #40]	; (8002984 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800295c:	e002      	b.n	8002964 <LoopFillZerobss>

0800295e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800295e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002960:	f842 3b04 	str.w	r3, [r2], #4

08002964 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002964:	4b08      	ldr	r3, [pc, #32]	; (8002988 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002966:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002968:	d3f9      	bcc.n	800295e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800296a:	f7ff ffb7 	bl	80028dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800296e:	f001 fef5 	bl	800475c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002972:	f7ff fa65 	bl	8001e40 <main>
  bx lr
 8002976:	4770      	bx	lr
  ldr r3, =_sidata
 8002978:	08008ca4 	.word	0x08008ca4
  ldr r0, =_sdata
 800297c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002980:	200009c0 	.word	0x200009c0
  ldr r2, =_sbss
 8002984:	200009c0 	.word	0x200009c0
  ldr r3, = _ebss
 8002988:	20000b70 	.word	0x20000b70

0800298c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800298c:	e7fe      	b.n	800298c <ADC1_2_IRQHandler>
	...

08002990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002994:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <HAL_Init+0x28>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a07      	ldr	r2, [pc, #28]	; (80029b8 <HAL_Init+0x28>)
 800299a:	f043 0310 	orr.w	r3, r3, #16
 800299e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029a0:	2003      	movs	r0, #3
 80029a2:	f000 f929 	bl	8002bf8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029a6:	2000      	movs	r0, #0
 80029a8:	f000 f808 	bl	80029bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029ac:	f7ff fdb2 	bl	8002514 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40022000 	.word	0x40022000

080029bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029c4:	4b12      	ldr	r3, [pc, #72]	; (8002a10 <HAL_InitTick+0x54>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <HAL_InitTick+0x58>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	4619      	mov	r1, r3
 80029ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 f933 	bl	8002c46 <HAL_SYSTICK_Config>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e00e      	b.n	8002a08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2b0f      	cmp	r3, #15
 80029ee:	d80a      	bhi.n	8002a06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029f0:	2200      	movs	r2, #0
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	f04f 30ff 	mov.w	r0, #4294967295
 80029f8:	f000 f909 	bl	8002c0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029fc:	4a06      	ldr	r2, [pc, #24]	; (8002a18 <HAL_InitTick+0x5c>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e000      	b.n	8002a08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000008 	.word	0x20000008
 8002a14:	20000010 	.word	0x20000010
 8002a18:	2000000c 	.word	0x2000000c

08002a1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a20:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <HAL_IncTick+0x1c>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	461a      	mov	r2, r3
 8002a26:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <HAL_IncTick+0x20>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	4a03      	ldr	r2, [pc, #12]	; (8002a3c <HAL_IncTick+0x20>)
 8002a2e:	6013      	str	r3, [r2, #0]
}
 8002a30:	bf00      	nop
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr
 8002a38:	20000010 	.word	0x20000010
 8002a3c:	20000b5c 	.word	0x20000b5c

08002a40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return uwTick;
 8002a44:	4b02      	ldr	r3, [pc, #8]	; (8002a50 <HAL_GetTick+0x10>)
 8002a46:	681b      	ldr	r3, [r3, #0]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr
 8002a50:	20000b5c 	.word	0x20000b5c

08002a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a5c:	f7ff fff0 	bl	8002a40 <HAL_GetTick>
 8002a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6c:	d005      	beq.n	8002a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a6e:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <HAL_Delay+0x40>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4413      	add	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a7a:	bf00      	nop
 8002a7c:	f7ff ffe0 	bl	8002a40 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d8f7      	bhi.n	8002a7c <HAL_Delay+0x28>
  {
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	3710      	adds	r7, #16
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20000010 	.word	0x20000010

08002a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa8:	4b0c      	ldr	r3, [pc, #48]	; (8002adc <__NVIC_SetPriorityGrouping+0x44>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ac4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aca:	4a04      	ldr	r2, [pc, #16]	; (8002adc <__NVIC_SetPriorityGrouping+0x44>)
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	60d3      	str	r3, [r2, #12]
}
 8002ad0:	bf00      	nop
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae4:	4b04      	ldr	r3, [pc, #16]	; (8002af8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	0a1b      	lsrs	r3, r3, #8
 8002aea:	f003 0307 	and.w	r3, r3, #7
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	6039      	str	r1, [r7, #0]
 8002b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	db0a      	blt.n	8002b26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	b2da      	uxtb	r2, r3
 8002b14:	490c      	ldr	r1, [pc, #48]	; (8002b48 <__NVIC_SetPriority+0x4c>)
 8002b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1a:	0112      	lsls	r2, r2, #4
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	440b      	add	r3, r1
 8002b20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b24:	e00a      	b.n	8002b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	4908      	ldr	r1, [pc, #32]	; (8002b4c <__NVIC_SetPriority+0x50>)
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	f003 030f 	and.w	r3, r3, #15
 8002b32:	3b04      	subs	r3, #4
 8002b34:	0112      	lsls	r2, r2, #4
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	440b      	add	r3, r1
 8002b3a:	761a      	strb	r2, [r3, #24]
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	e000e100 	.word	0xe000e100
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b089      	sub	sp, #36	; 0x24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f1c3 0307 	rsb	r3, r3, #7
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	bf28      	it	cs
 8002b6e:	2304      	movcs	r3, #4
 8002b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	3304      	adds	r3, #4
 8002b76:	2b06      	cmp	r3, #6
 8002b78:	d902      	bls.n	8002b80 <NVIC_EncodePriority+0x30>
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	3b03      	subs	r3, #3
 8002b7e:	e000      	b.n	8002b82 <NVIC_EncodePriority+0x32>
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b84:	f04f 32ff 	mov.w	r2, #4294967295
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43da      	mvns	r2, r3
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	401a      	ands	r2, r3
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b98:	f04f 31ff 	mov.w	r1, #4294967295
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba2:	43d9      	mvns	r1, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	4313      	orrs	r3, r2
         );
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3724      	adds	r7, #36	; 0x24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr

08002bb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bc4:	d301      	bcc.n	8002bca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e00f      	b.n	8002bea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bca:	4a0a      	ldr	r2, [pc, #40]	; (8002bf4 <SysTick_Config+0x40>)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bd2:	210f      	movs	r1, #15
 8002bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd8:	f7ff ff90 	bl	8002afc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bdc:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <SysTick_Config+0x40>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002be2:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <SysTick_Config+0x40>)
 8002be4:	2207      	movs	r2, #7
 8002be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	e000e010 	.word	0xe000e010

08002bf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f7ff ff49 	bl	8002a98 <__NVIC_SetPriorityGrouping>
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b086      	sub	sp, #24
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	4603      	mov	r3, r0
 8002c16:	60b9      	str	r1, [r7, #8]
 8002c18:	607a      	str	r2, [r7, #4]
 8002c1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c20:	f7ff ff5e 	bl	8002ae0 <__NVIC_GetPriorityGrouping>
 8002c24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	68b9      	ldr	r1, [r7, #8]
 8002c2a:	6978      	ldr	r0, [r7, #20]
 8002c2c:	f7ff ff90 	bl	8002b50 <NVIC_EncodePriority>
 8002c30:	4602      	mov	r2, r0
 8002c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c36:	4611      	mov	r1, r2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff ff5f 	bl	8002afc <__NVIC_SetPriority>
}
 8002c3e:	bf00      	nop
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b082      	sub	sp, #8
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f7ff ffb0 	bl	8002bb4 <SysTick_Config>
 8002c54:	4603      	mov	r3, r0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b08b      	sub	sp, #44	; 0x2c
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c72:	e127      	b.n	8002ec4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c74:	2201      	movs	r2, #1
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	69fa      	ldr	r2, [r7, #28]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	f040 8116 	bne.w	8002ebe <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b12      	cmp	r3, #18
 8002c98:	d034      	beq.n	8002d04 <HAL_GPIO_Init+0xa4>
 8002c9a:	2b12      	cmp	r3, #18
 8002c9c:	d80d      	bhi.n	8002cba <HAL_GPIO_Init+0x5a>
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d02b      	beq.n	8002cfa <HAL_GPIO_Init+0x9a>
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d804      	bhi.n	8002cb0 <HAL_GPIO_Init+0x50>
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d031      	beq.n	8002d0e <HAL_GPIO_Init+0xae>
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d01c      	beq.n	8002ce8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002cae:	e048      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d043      	beq.n	8002d3c <HAL_GPIO_Init+0xdc>
 8002cb4:	2b11      	cmp	r3, #17
 8002cb6:	d01b      	beq.n	8002cf0 <HAL_GPIO_Init+0x90>
          break;
 8002cb8:	e043      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002cba:	4a89      	ldr	r2, [pc, #548]	; (8002ee0 <HAL_GPIO_Init+0x280>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d026      	beq.n	8002d0e <HAL_GPIO_Init+0xae>
 8002cc0:	4a87      	ldr	r2, [pc, #540]	; (8002ee0 <HAL_GPIO_Init+0x280>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d806      	bhi.n	8002cd4 <HAL_GPIO_Init+0x74>
 8002cc6:	4a87      	ldr	r2, [pc, #540]	; (8002ee4 <HAL_GPIO_Init+0x284>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d020      	beq.n	8002d0e <HAL_GPIO_Init+0xae>
 8002ccc:	4a86      	ldr	r2, [pc, #536]	; (8002ee8 <HAL_GPIO_Init+0x288>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d01d      	beq.n	8002d0e <HAL_GPIO_Init+0xae>
          break;
 8002cd2:	e036      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002cd4:	4a85      	ldr	r2, [pc, #532]	; (8002eec <HAL_GPIO_Init+0x28c>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d019      	beq.n	8002d0e <HAL_GPIO_Init+0xae>
 8002cda:	4a85      	ldr	r2, [pc, #532]	; (8002ef0 <HAL_GPIO_Init+0x290>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d016      	beq.n	8002d0e <HAL_GPIO_Init+0xae>
 8002ce0:	4a84      	ldr	r2, [pc, #528]	; (8002ef4 <HAL_GPIO_Init+0x294>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d013      	beq.n	8002d0e <HAL_GPIO_Init+0xae>
          break;
 8002ce6:	e02c      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	623b      	str	r3, [r7, #32]
          break;
 8002cee:	e028      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	623b      	str	r3, [r7, #32]
          break;
 8002cf8:	e023      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	3308      	adds	r3, #8
 8002d00:	623b      	str	r3, [r7, #32]
          break;
 8002d02:	e01e      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	330c      	adds	r3, #12
 8002d0a:	623b      	str	r3, [r7, #32]
          break;
 8002d0c:	e019      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d102      	bne.n	8002d1c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d16:	2304      	movs	r3, #4
 8002d18:	623b      	str	r3, [r7, #32]
          break;
 8002d1a:	e012      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d105      	bne.n	8002d30 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d24:	2308      	movs	r3, #8
 8002d26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	69fa      	ldr	r2, [r7, #28]
 8002d2c:	611a      	str	r2, [r3, #16]
          break;
 8002d2e:	e008      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d30:	2308      	movs	r3, #8
 8002d32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69fa      	ldr	r2, [r7, #28]
 8002d38:	615a      	str	r2, [r3, #20]
          break;
 8002d3a:	e002      	b.n	8002d42 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	623b      	str	r3, [r7, #32]
          break;
 8002d40:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	2bff      	cmp	r3, #255	; 0xff
 8002d46:	d801      	bhi.n	8002d4c <HAL_GPIO_Init+0xec>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	e001      	b.n	8002d50 <HAL_GPIO_Init+0xf0>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3304      	adds	r3, #4
 8002d50:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	2bff      	cmp	r3, #255	; 0xff
 8002d56:	d802      	bhi.n	8002d5e <HAL_GPIO_Init+0xfe>
 8002d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	e002      	b.n	8002d64 <HAL_GPIO_Init+0x104>
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d60:	3b08      	subs	r3, #8
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	210f      	movs	r1, #15
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d72:	43db      	mvns	r3, r3
 8002d74:	401a      	ands	r2, r3
 8002d76:	6a39      	ldr	r1, [r7, #32]
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8096 	beq.w	8002ebe <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d92:	4b59      	ldr	r3, [pc, #356]	; (8002ef8 <HAL_GPIO_Init+0x298>)
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	4a58      	ldr	r2, [pc, #352]	; (8002ef8 <HAL_GPIO_Init+0x298>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	6193      	str	r3, [r2, #24]
 8002d9e:	4b56      	ldr	r3, [pc, #344]	; (8002ef8 <HAL_GPIO_Init+0x298>)
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	60bb      	str	r3, [r7, #8]
 8002da8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002daa:	4a54      	ldr	r2, [pc, #336]	; (8002efc <HAL_GPIO_Init+0x29c>)
 8002dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	3302      	adds	r3, #2
 8002db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002db6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dba:	f003 0303 	and.w	r3, r3, #3
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	220f      	movs	r2, #15
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	43db      	mvns	r3, r3
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a4b      	ldr	r2, [pc, #300]	; (8002f00 <HAL_GPIO_Init+0x2a0>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d013      	beq.n	8002dfe <HAL_GPIO_Init+0x19e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a4a      	ldr	r2, [pc, #296]	; (8002f04 <HAL_GPIO_Init+0x2a4>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00d      	beq.n	8002dfa <HAL_GPIO_Init+0x19a>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a49      	ldr	r2, [pc, #292]	; (8002f08 <HAL_GPIO_Init+0x2a8>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d007      	beq.n	8002df6 <HAL_GPIO_Init+0x196>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a48      	ldr	r2, [pc, #288]	; (8002f0c <HAL_GPIO_Init+0x2ac>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d101      	bne.n	8002df2 <HAL_GPIO_Init+0x192>
 8002dee:	2303      	movs	r3, #3
 8002df0:	e006      	b.n	8002e00 <HAL_GPIO_Init+0x1a0>
 8002df2:	2304      	movs	r3, #4
 8002df4:	e004      	b.n	8002e00 <HAL_GPIO_Init+0x1a0>
 8002df6:	2302      	movs	r3, #2
 8002df8:	e002      	b.n	8002e00 <HAL_GPIO_Init+0x1a0>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e000      	b.n	8002e00 <HAL_GPIO_Init+0x1a0>
 8002dfe:	2300      	movs	r3, #0
 8002e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e02:	f002 0203 	and.w	r2, r2, #3
 8002e06:	0092      	lsls	r2, r2, #2
 8002e08:	4093      	lsls	r3, r2
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e10:	493a      	ldr	r1, [pc, #232]	; (8002efc <HAL_GPIO_Init+0x29c>)
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	089b      	lsrs	r3, r3, #2
 8002e16:	3302      	adds	r3, #2
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d006      	beq.n	8002e38 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e2a:	4b39      	ldr	r3, [pc, #228]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	4938      	ldr	r1, [pc, #224]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	600b      	str	r3, [r1, #0]
 8002e36:	e006      	b.n	8002e46 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e38:	4b35      	ldr	r3, [pc, #212]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	4933      	ldr	r1, [pc, #204]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d006      	beq.n	8002e60 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e52:	4b2f      	ldr	r3, [pc, #188]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	492e      	ldr	r1, [pc, #184]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	604b      	str	r3, [r1, #4]
 8002e5e:	e006      	b.n	8002e6e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e60:	4b2b      	ldr	r3, [pc, #172]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	43db      	mvns	r3, r3
 8002e68:	4929      	ldr	r1, [pc, #164]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d006      	beq.n	8002e88 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e7a:	4b25      	ldr	r3, [pc, #148]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	4924      	ldr	r1, [pc, #144]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	608b      	str	r3, [r1, #8]
 8002e86:	e006      	b.n	8002e96 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e88:	4b21      	ldr	r3, [pc, #132]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	491f      	ldr	r1, [pc, #124]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d006      	beq.n	8002eb0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ea2:	4b1b      	ldr	r3, [pc, #108]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	491a      	ldr	r1, [pc, #104]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	60cb      	str	r3, [r1, #12]
 8002eae:	e006      	b.n	8002ebe <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002eb0:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	4915      	ldr	r1, [pc, #84]	; (8002f10 <HAL_GPIO_Init+0x2b0>)
 8002eba:	4013      	ands	r3, r2
 8002ebc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eca:	fa22 f303 	lsr.w	r3, r2, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f47f aed0 	bne.w	8002c74 <HAL_GPIO_Init+0x14>
  }
}
 8002ed4:	bf00      	nop
 8002ed6:	372c      	adds	r7, #44	; 0x2c
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	10210000 	.word	0x10210000
 8002ee4:	10110000 	.word	0x10110000
 8002ee8:	10120000 	.word	0x10120000
 8002eec:	10310000 	.word	0x10310000
 8002ef0:	10320000 	.word	0x10320000
 8002ef4:	10220000 	.word	0x10220000
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	40010000 	.word	0x40010000
 8002f00:	40010800 	.word	0x40010800
 8002f04:	40010c00 	.word	0x40010c00
 8002f08:	40011000 	.word	0x40011000
 8002f0c:	40011400 	.word	0x40011400
 8002f10:	40010400 	.word	0x40010400

08002f14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	887b      	ldrh	r3, [r7, #2]
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d002      	beq.n	8002f32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
 8002f30:	e001      	b.n	8002f36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f32:	2300      	movs	r3, #0
 8002f34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr

08002f42 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
 8002f4a:	460b      	mov	r3, r1
 8002f4c:	807b      	strh	r3, [r7, #2]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f52:	787b      	ldrb	r3, [r7, #1]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d003      	beq.n	8002f60 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f58:	887a      	ldrh	r2, [r7, #2]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f5e:	e003      	b.n	8002f68 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f60:	887b      	ldrh	r3, [r7, #2]
 8002f62:	041a      	lsls	r2, r3, #16
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	611a      	str	r2, [r3, #16]
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr

08002f72 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	887b      	ldrh	r3, [r7, #2]
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d003      	beq.n	8002f92 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f8a:	887a      	ldrh	r2, [r7, #2]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002f90:	e002      	b.n	8002f98 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f92:	887a      	ldrh	r2, [r7, #2]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	611a      	str	r2, [r3, #16]
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bc80      	pop	{r7}
 8002fa0:	4770      	bx	lr
	...

08002fa4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e10f      	b.n	80031d6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d106      	bne.n	8002fd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff fad4 	bl	8002578 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2224      	movs	r2, #36	; 0x24
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0201 	bic.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fe8:	f000 fcda 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8002fec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	4a7b      	ldr	r2, [pc, #492]	; (80031e0 <HAL_I2C_Init+0x23c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d807      	bhi.n	8003008 <HAL_I2C_Init+0x64>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	4a7a      	ldr	r2, [pc, #488]	; (80031e4 <HAL_I2C_Init+0x240>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	bf94      	ite	ls
 8003000:	2301      	movls	r3, #1
 8003002:	2300      	movhi	r3, #0
 8003004:	b2db      	uxtb	r3, r3
 8003006:	e006      	b.n	8003016 <HAL_I2C_Init+0x72>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4a77      	ldr	r2, [pc, #476]	; (80031e8 <HAL_I2C_Init+0x244>)
 800300c:	4293      	cmp	r3, r2
 800300e:	bf94      	ite	ls
 8003010:	2301      	movls	r3, #1
 8003012:	2300      	movhi	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e0db      	b.n	80031d6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4a72      	ldr	r2, [pc, #456]	; (80031ec <HAL_I2C_Init+0x248>)
 8003022:	fba2 2303 	umull	r2, r3, r2, r3
 8003026:	0c9b      	lsrs	r3, r3, #18
 8003028:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	430a      	orrs	r2, r1
 800303c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	4a64      	ldr	r2, [pc, #400]	; (80031e0 <HAL_I2C_Init+0x23c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d802      	bhi.n	8003058 <HAL_I2C_Init+0xb4>
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	3301      	adds	r3, #1
 8003056:	e009      	b.n	800306c <HAL_I2C_Init+0xc8>
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	4a63      	ldr	r2, [pc, #396]	; (80031f0 <HAL_I2C_Init+0x24c>)
 8003064:	fba2 2303 	umull	r2, r3, r2, r3
 8003068:	099b      	lsrs	r3, r3, #6
 800306a:	3301      	adds	r3, #1
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	430b      	orrs	r3, r1
 8003072:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800307e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	4956      	ldr	r1, [pc, #344]	; (80031e0 <HAL_I2C_Init+0x23c>)
 8003088:	428b      	cmp	r3, r1
 800308a:	d80d      	bhi.n	80030a8 <HAL_I2C_Init+0x104>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	1e59      	subs	r1, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	fbb1 f3f3 	udiv	r3, r1, r3
 800309a:	3301      	adds	r3, #1
 800309c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	bf38      	it	cc
 80030a4:	2304      	movcc	r3, #4
 80030a6:	e04f      	b.n	8003148 <HAL_I2C_Init+0x1a4>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d111      	bne.n	80030d4 <HAL_I2C_Init+0x130>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	1e58      	subs	r0, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6859      	ldr	r1, [r3, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	440b      	add	r3, r1
 80030be:	fbb0 f3f3 	udiv	r3, r0, r3
 80030c2:	3301      	adds	r3, #1
 80030c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	bf0c      	ite	eq
 80030cc:	2301      	moveq	r3, #1
 80030ce:	2300      	movne	r3, #0
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	e012      	b.n	80030fa <HAL_I2C_Init+0x156>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1e58      	subs	r0, r3, #1
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6859      	ldr	r1, [r3, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	440b      	add	r3, r1
 80030e2:	0099      	lsls	r1, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf0c      	ite	eq
 80030f4:	2301      	moveq	r3, #1
 80030f6:	2300      	movne	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_I2C_Init+0x15e>
 80030fe:	2301      	movs	r3, #1
 8003100:	e022      	b.n	8003148 <HAL_I2C_Init+0x1a4>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10e      	bne.n	8003128 <HAL_I2C_Init+0x184>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	1e58      	subs	r0, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6859      	ldr	r1, [r3, #4]
 8003112:	460b      	mov	r3, r1
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	440b      	add	r3, r1
 8003118:	fbb0 f3f3 	udiv	r3, r0, r3
 800311c:	3301      	adds	r3, #1
 800311e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003122:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003126:	e00f      	b.n	8003148 <HAL_I2C_Init+0x1a4>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	1e58      	subs	r0, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6859      	ldr	r1, [r3, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	0099      	lsls	r1, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	fbb0 f3f3 	udiv	r3, r0, r3
 800313e:	3301      	adds	r3, #1
 8003140:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003144:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	6809      	ldr	r1, [r1, #0]
 800314c:	4313      	orrs	r3, r2
 800314e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69da      	ldr	r2, [r3, #28]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	431a      	orrs	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003176:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6911      	ldr	r1, [r2, #16]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	68d2      	ldr	r2, [r2, #12]
 8003182:	4311      	orrs	r1, r2
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6812      	ldr	r2, [r2, #0]
 8003188:	430b      	orrs	r3, r1
 800318a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	695a      	ldr	r2, [r3, #20]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 0201 	orr.w	r2, r2, #1
 80031b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2220      	movs	r2, #32
 80031c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3710      	adds	r7, #16
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	000186a0 	.word	0x000186a0
 80031e4:	001e847f 	.word	0x001e847f
 80031e8:	003d08ff 	.word	0x003d08ff
 80031ec:	431bde83 	.word	0x431bde83
 80031f0:	10624dd3 	.word	0x10624dd3

080031f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e26c      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 8087 	beq.w	8003322 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003214:	4b92      	ldr	r3, [pc, #584]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f003 030c 	and.w	r3, r3, #12
 800321c:	2b04      	cmp	r3, #4
 800321e:	d00c      	beq.n	800323a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003220:	4b8f      	ldr	r3, [pc, #572]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 030c 	and.w	r3, r3, #12
 8003228:	2b08      	cmp	r3, #8
 800322a:	d112      	bne.n	8003252 <HAL_RCC_OscConfig+0x5e>
 800322c:	4b8c      	ldr	r3, [pc, #560]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003238:	d10b      	bne.n	8003252 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800323a:	4b89      	ldr	r3, [pc, #548]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d06c      	beq.n	8003320 <HAL_RCC_OscConfig+0x12c>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d168      	bne.n	8003320 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e246      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800325a:	d106      	bne.n	800326a <HAL_RCC_OscConfig+0x76>
 800325c:	4b80      	ldr	r3, [pc, #512]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a7f      	ldr	r2, [pc, #508]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003266:	6013      	str	r3, [r2, #0]
 8003268:	e02e      	b.n	80032c8 <HAL_RCC_OscConfig+0xd4>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10c      	bne.n	800328c <HAL_RCC_OscConfig+0x98>
 8003272:	4b7b      	ldr	r3, [pc, #492]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a7a      	ldr	r2, [pc, #488]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	4b78      	ldr	r3, [pc, #480]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a77      	ldr	r2, [pc, #476]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003288:	6013      	str	r3, [r2, #0]
 800328a:	e01d      	b.n	80032c8 <HAL_RCC_OscConfig+0xd4>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003294:	d10c      	bne.n	80032b0 <HAL_RCC_OscConfig+0xbc>
 8003296:	4b72      	ldr	r3, [pc, #456]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a71      	ldr	r2, [pc, #452]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800329c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032a0:	6013      	str	r3, [r2, #0]
 80032a2:	4b6f      	ldr	r3, [pc, #444]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a6e      	ldr	r2, [pc, #440]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	e00b      	b.n	80032c8 <HAL_RCC_OscConfig+0xd4>
 80032b0:	4b6b      	ldr	r3, [pc, #428]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a6a      	ldr	r2, [pc, #424]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ba:	6013      	str	r3, [r2, #0]
 80032bc:	4b68      	ldr	r3, [pc, #416]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a67      	ldr	r2, [pc, #412]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d013      	beq.n	80032f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d0:	f7ff fbb6 	bl	8002a40 <HAL_GetTick>
 80032d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032d6:	e008      	b.n	80032ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d8:	f7ff fbb2 	bl	8002a40 <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b64      	cmp	r3, #100	; 0x64
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e1fa      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ea:	4b5d      	ldr	r3, [pc, #372]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d0f0      	beq.n	80032d8 <HAL_RCC_OscConfig+0xe4>
 80032f6:	e014      	b.n	8003322 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f8:	f7ff fba2 	bl	8002a40 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003300:	f7ff fb9e 	bl	8002a40 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b64      	cmp	r3, #100	; 0x64
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e1e6      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003312:	4b53      	ldr	r3, [pc, #332]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1f0      	bne.n	8003300 <HAL_RCC_OscConfig+0x10c>
 800331e:	e000      	b.n	8003322 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d063      	beq.n	80033f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800332e:	4b4c      	ldr	r3, [pc, #304]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 030c 	and.w	r3, r3, #12
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00b      	beq.n	8003352 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800333a:	4b49      	ldr	r3, [pc, #292]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	2b08      	cmp	r3, #8
 8003344:	d11c      	bne.n	8003380 <HAL_RCC_OscConfig+0x18c>
 8003346:	4b46      	ldr	r3, [pc, #280]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d116      	bne.n	8003380 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003352:	4b43      	ldr	r3, [pc, #268]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <HAL_RCC_OscConfig+0x176>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d001      	beq.n	800336a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e1ba      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800336a:	4b3d      	ldr	r3, [pc, #244]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	4939      	ldr	r1, [pc, #228]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800337a:	4313      	orrs	r3, r2
 800337c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800337e:	e03a      	b.n	80033f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d020      	beq.n	80033ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003388:	4b36      	ldr	r3, [pc, #216]	; (8003464 <HAL_RCC_OscConfig+0x270>)
 800338a:	2201      	movs	r2, #1
 800338c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338e:	f7ff fb57 	bl	8002a40 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003396:	f7ff fb53 	bl	8002a40 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e19b      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a8:	4b2d      	ldr	r3, [pc, #180]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b4:	4b2a      	ldr	r3, [pc, #168]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	4927      	ldr	r1, [pc, #156]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	600b      	str	r3, [r1, #0]
 80033c8:	e015      	b.n	80033f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ca:	4b26      	ldr	r3, [pc, #152]	; (8003464 <HAL_RCC_OscConfig+0x270>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d0:	f7ff fb36 	bl	8002a40 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d8:	f7ff fb32 	bl	8002a40 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e17a      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ea:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0308 	and.w	r3, r3, #8
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d03a      	beq.n	8003478 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d019      	beq.n	800343e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800340a:	4b17      	ldr	r3, [pc, #92]	; (8003468 <HAL_RCC_OscConfig+0x274>)
 800340c:	2201      	movs	r2, #1
 800340e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003410:	f7ff fb16 	bl	8002a40 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003418:	f7ff fb12 	bl	8002a40 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e15a      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800342a:	4b0d      	ldr	r3, [pc, #52]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d0f0      	beq.n	8003418 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003436:	2001      	movs	r0, #1
 8003438:	f000 fada 	bl	80039f0 <RCC_Delay>
 800343c:	e01c      	b.n	8003478 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800343e:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <HAL_RCC_OscConfig+0x274>)
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003444:	f7ff fafc 	bl	8002a40 <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800344a:	e00f      	b.n	800346c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800344c:	f7ff faf8 	bl	8002a40 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d908      	bls.n	800346c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e140      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000
 8003464:	42420000 	.word	0x42420000
 8003468:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800346c:	4b9e      	ldr	r3, [pc, #632]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1e9      	bne.n	800344c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80a6 	beq.w	80035d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003486:	2300      	movs	r3, #0
 8003488:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800348a:	4b97      	ldr	r3, [pc, #604]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10d      	bne.n	80034b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	4b94      	ldr	r3, [pc, #592]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	4a93      	ldr	r2, [pc, #588]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800349c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034a0:	61d3      	str	r3, [r2, #28]
 80034a2:	4b91      	ldr	r3, [pc, #580]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034aa:	60bb      	str	r3, [r7, #8]
 80034ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ae:	2301      	movs	r3, #1
 80034b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b2:	4b8e      	ldr	r3, [pc, #568]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d118      	bne.n	80034f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034be:	4b8b      	ldr	r3, [pc, #556]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a8a      	ldr	r2, [pc, #552]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ca:	f7ff fab9 	bl	8002a40 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d2:	f7ff fab5 	bl	8002a40 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b64      	cmp	r3, #100	; 0x64
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e0fd      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e4:	4b81      	ldr	r3, [pc, #516]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0f0      	beq.n	80034d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d106      	bne.n	8003506 <HAL_RCC_OscConfig+0x312>
 80034f8:	4b7b      	ldr	r3, [pc, #492]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	4a7a      	ldr	r2, [pc, #488]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	6213      	str	r3, [r2, #32]
 8003504:	e02d      	b.n	8003562 <HAL_RCC_OscConfig+0x36e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10c      	bne.n	8003528 <HAL_RCC_OscConfig+0x334>
 800350e:	4b76      	ldr	r3, [pc, #472]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	4a75      	ldr	r2, [pc, #468]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003514:	f023 0301 	bic.w	r3, r3, #1
 8003518:	6213      	str	r3, [r2, #32]
 800351a:	4b73      	ldr	r3, [pc, #460]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	4a72      	ldr	r2, [pc, #456]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003520:	f023 0304 	bic.w	r3, r3, #4
 8003524:	6213      	str	r3, [r2, #32]
 8003526:	e01c      	b.n	8003562 <HAL_RCC_OscConfig+0x36e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	2b05      	cmp	r3, #5
 800352e:	d10c      	bne.n	800354a <HAL_RCC_OscConfig+0x356>
 8003530:	4b6d      	ldr	r3, [pc, #436]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	4a6c      	ldr	r2, [pc, #432]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003536:	f043 0304 	orr.w	r3, r3, #4
 800353a:	6213      	str	r3, [r2, #32]
 800353c:	4b6a      	ldr	r3, [pc, #424]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	4a69      	ldr	r2, [pc, #420]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003542:	f043 0301 	orr.w	r3, r3, #1
 8003546:	6213      	str	r3, [r2, #32]
 8003548:	e00b      	b.n	8003562 <HAL_RCC_OscConfig+0x36e>
 800354a:	4b67      	ldr	r3, [pc, #412]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	4a66      	ldr	r2, [pc, #408]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003550:	f023 0301 	bic.w	r3, r3, #1
 8003554:	6213      	str	r3, [r2, #32]
 8003556:	4b64      	ldr	r3, [pc, #400]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	4a63      	ldr	r2, [pc, #396]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800355c:	f023 0304 	bic.w	r3, r3, #4
 8003560:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d015      	beq.n	8003596 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800356a:	f7ff fa69 	bl	8002a40 <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003570:	e00a      	b.n	8003588 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003572:	f7ff fa65 	bl	8002a40 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003580:	4293      	cmp	r3, r2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e0ab      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003588:	4b57      	ldr	r3, [pc, #348]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0ee      	beq.n	8003572 <HAL_RCC_OscConfig+0x37e>
 8003594:	e014      	b.n	80035c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003596:	f7ff fa53 	bl	8002a40 <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800359c:	e00a      	b.n	80035b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359e:	f7ff fa4f 	bl	8002a40 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d901      	bls.n	80035b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e095      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b4:	4b4c      	ldr	r3, [pc, #304]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1ee      	bne.n	800359e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035c0:	7dfb      	ldrb	r3, [r7, #23]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d105      	bne.n	80035d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035c6:	4b48      	ldr	r3, [pc, #288]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	4a47      	ldr	r2, [pc, #284]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 8081 	beq.w	80036de <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035dc:	4b42      	ldr	r3, [pc, #264]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f003 030c 	and.w	r3, r3, #12
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	d061      	beq.n	80036ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d146      	bne.n	800367e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035f0:	4b3f      	ldr	r3, [pc, #252]	; (80036f0 <HAL_RCC_OscConfig+0x4fc>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f6:	f7ff fa23 	bl	8002a40 <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035fe:	f7ff fa1f 	bl	8002a40 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e067      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003610:	4b35      	ldr	r3, [pc, #212]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f0      	bne.n	80035fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003624:	d108      	bne.n	8003638 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003626:	4b30      	ldr	r3, [pc, #192]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	492d      	ldr	r1, [pc, #180]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003634:	4313      	orrs	r3, r2
 8003636:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003638:	4b2b      	ldr	r3, [pc, #172]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a19      	ldr	r1, [r3, #32]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	430b      	orrs	r3, r1
 800364a:	4927      	ldr	r1, [pc, #156]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800364c:	4313      	orrs	r3, r2
 800364e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003650:	4b27      	ldr	r3, [pc, #156]	; (80036f0 <HAL_RCC_OscConfig+0x4fc>)
 8003652:	2201      	movs	r2, #1
 8003654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003656:	f7ff f9f3 	bl	8002a40 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800365e:	f7ff f9ef 	bl	8002a40 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e037      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003670:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x46a>
 800367c:	e02f      	b.n	80036de <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800367e:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <HAL_RCC_OscConfig+0x4fc>)
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003684:	f7ff f9dc 	bl	8002a40 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800368c:	f7ff f9d8 	bl	8002a40 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e020      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0x498>
 80036aa:	e018      	b.n	80036de <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	69db      	ldr	r3, [r3, #28]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d101      	bne.n	80036b8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e013      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d106      	bne.n	80036da <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d001      	beq.n	80036de <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40007000 	.word	0x40007000
 80036f0:	42420060 	.word	0x42420060

080036f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e0d0      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003708:	4b6a      	ldr	r3, [pc, #424]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	d910      	bls.n	8003738 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003716:	4b67      	ldr	r3, [pc, #412]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 0207 	bic.w	r2, r3, #7
 800371e:	4965      	ldr	r1, [pc, #404]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003726:	4b63      	ldr	r3, [pc, #396]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e0b8      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d020      	beq.n	8003786 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d005      	beq.n	800375c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003750:	4b59      	ldr	r3, [pc, #356]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4a58      	ldr	r2, [pc, #352]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003756:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800375a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0308 	and.w	r3, r3, #8
 8003764:	2b00      	cmp	r3, #0
 8003766:	d005      	beq.n	8003774 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003768:	4b53      	ldr	r3, [pc, #332]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	4a52      	ldr	r2, [pc, #328]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800376e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003772:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003774:	4b50      	ldr	r3, [pc, #320]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	494d      	ldr	r1, [pc, #308]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003782:	4313      	orrs	r3, r2
 8003784:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	d040      	beq.n	8003814 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d107      	bne.n	80037aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b47      	ldr	r3, [pc, #284]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d115      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e07f      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d107      	bne.n	80037c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037b2:	4b41      	ldr	r3, [pc, #260]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e073      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c2:	4b3d      	ldr	r3, [pc, #244]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e06b      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037d2:	4b39      	ldr	r3, [pc, #228]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f023 0203 	bic.w	r2, r3, #3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	4936      	ldr	r1, [pc, #216]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e4:	f7ff f92c 	bl	8002a40 <HAL_GetTick>
 80037e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ea:	e00a      	b.n	8003802 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037ec:	f7ff f928 	bl	8002a40 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e053      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003802:	4b2d      	ldr	r3, [pc, #180]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f003 020c 	and.w	r2, r3, #12
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	429a      	cmp	r2, r3
 8003812:	d1eb      	bne.n	80037ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003814:	4b27      	ldr	r3, [pc, #156]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	683a      	ldr	r2, [r7, #0]
 800381e:	429a      	cmp	r2, r3
 8003820:	d210      	bcs.n	8003844 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003822:	4b24      	ldr	r3, [pc, #144]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f023 0207 	bic.w	r2, r3, #7
 800382a:	4922      	ldr	r1, [pc, #136]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	4313      	orrs	r3, r2
 8003830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003832:	4b20      	ldr	r3, [pc, #128]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	429a      	cmp	r2, r3
 800383e:	d001      	beq.n	8003844 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e032      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0304 	and.w	r3, r3, #4
 800384c:	2b00      	cmp	r3, #0
 800384e:	d008      	beq.n	8003862 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003850:	4b19      	ldr	r3, [pc, #100]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4916      	ldr	r1, [pc, #88]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800385e:	4313      	orrs	r3, r2
 8003860:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d009      	beq.n	8003882 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800386e:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	490e      	ldr	r1, [pc, #56]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003882:	f000 f821 	bl	80038c8 <HAL_RCC_GetSysClockFreq>
 8003886:	4601      	mov	r1, r0
 8003888:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	091b      	lsrs	r3, r3, #4
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	4a0a      	ldr	r2, [pc, #40]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003894:	5cd3      	ldrb	r3, [r2, r3]
 8003896:	fa21 f303 	lsr.w	r3, r1, r3
 800389a:	4a09      	ldr	r2, [pc, #36]	; (80038c0 <HAL_RCC_ClockConfig+0x1cc>)
 800389c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800389e:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <HAL_RCC_ClockConfig+0x1d0>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff f88a 	bl	80029bc <HAL_InitTick>

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	40022000 	.word	0x40022000
 80038b8:	40021000 	.word	0x40021000
 80038bc:	08008a04 	.word	0x08008a04
 80038c0:	20000008 	.word	0x20000008
 80038c4:	2000000c 	.word	0x2000000c

080038c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c8:	b490      	push	{r4, r7}
 80038ca:	b08a      	sub	sp, #40	; 0x28
 80038cc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80038ce:	4b2a      	ldr	r3, [pc, #168]	; (8003978 <HAL_RCC_GetSysClockFreq+0xb0>)
 80038d0:	1d3c      	adds	r4, r7, #4
 80038d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80038d8:	4b28      	ldr	r3, [pc, #160]	; (800397c <HAL_RCC_GetSysClockFreq+0xb4>)
 80038da:	881b      	ldrh	r3, [r3, #0]
 80038dc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038de:	2300      	movs	r3, #0
 80038e0:	61fb      	str	r3, [r7, #28]
 80038e2:	2300      	movs	r3, #0
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	2300      	movs	r3, #0
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24
 80038ea:	2300      	movs	r3, #0
 80038ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038f2:	4b23      	ldr	r3, [pc, #140]	; (8003980 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	f003 030c 	and.w	r3, r3, #12
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d002      	beq.n	8003908 <HAL_RCC_GetSysClockFreq+0x40>
 8003902:	2b08      	cmp	r3, #8
 8003904:	d003      	beq.n	800390e <HAL_RCC_GetSysClockFreq+0x46>
 8003906:	e02d      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003908:	4b1e      	ldr	r3, [pc, #120]	; (8003984 <HAL_RCC_GetSysClockFreq+0xbc>)
 800390a:	623b      	str	r3, [r7, #32]
      break;
 800390c:	e02d      	b.n	800396a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	0c9b      	lsrs	r3, r3, #18
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800391a:	4413      	add	r3, r2
 800391c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003920:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d013      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800392c:	4b14      	ldr	r3, [pc, #80]	; (8003980 <HAL_RCC_GetSysClockFreq+0xb8>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	0c5b      	lsrs	r3, r3, #17
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800393a:	4413      	add	r3, r2
 800393c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003940:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	4a0f      	ldr	r2, [pc, #60]	; (8003984 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003946:	fb02 f203 	mul.w	r2, r2, r3
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003950:	627b      	str	r3, [r7, #36]	; 0x24
 8003952:	e004      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	4a0c      	ldr	r2, [pc, #48]	; (8003988 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003958:	fb02 f303 	mul.w	r3, r2, r3
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003960:	623b      	str	r3, [r7, #32]
      break;
 8003962:	e002      	b.n	800396a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003964:	4b07      	ldr	r3, [pc, #28]	; (8003984 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003966:	623b      	str	r3, [r7, #32]
      break;
 8003968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800396a:	6a3b      	ldr	r3, [r7, #32]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3728      	adds	r7, #40	; 0x28
 8003970:	46bd      	mov	sp, r7
 8003972:	bc90      	pop	{r4, r7}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	080087b0 	.word	0x080087b0
 800397c:	080087c0 	.word	0x080087c0
 8003980:	40021000 	.word	0x40021000
 8003984:	007a1200 	.word	0x007a1200
 8003988:	003d0900 	.word	0x003d0900

0800398c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003990:	4b02      	ldr	r3, [pc, #8]	; (800399c <HAL_RCC_GetHCLKFreq+0x10>)
 8003992:	681b      	ldr	r3, [r3, #0]
}
 8003994:	4618      	mov	r0, r3
 8003996:	46bd      	mov	sp, r7
 8003998:	bc80      	pop	{r7}
 800399a:	4770      	bx	lr
 800399c:	20000008 	.word	0x20000008

080039a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039a4:	f7ff fff2 	bl	800398c <HAL_RCC_GetHCLKFreq>
 80039a8:	4601      	mov	r1, r0
 80039aa:	4b05      	ldr	r3, [pc, #20]	; (80039c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	0a1b      	lsrs	r3, r3, #8
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	4a03      	ldr	r2, [pc, #12]	; (80039c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039b6:	5cd3      	ldrb	r3, [r2, r3]
 80039b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039bc:	4618      	mov	r0, r3
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40021000 	.word	0x40021000
 80039c4:	08008a14 	.word	0x08008a14

080039c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039cc:	f7ff ffde 	bl	800398c <HAL_RCC_GetHCLKFreq>
 80039d0:	4601      	mov	r1, r0
 80039d2:	4b05      	ldr	r3, [pc, #20]	; (80039e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	0adb      	lsrs	r3, r3, #11
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	4a03      	ldr	r2, [pc, #12]	; (80039ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80039de:	5cd3      	ldrb	r3, [r2, r3]
 80039e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40021000 	.word	0x40021000
 80039ec:	08008a14 	.word	0x08008a14

080039f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039f8:	4b0a      	ldr	r3, [pc, #40]	; (8003a24 <RCC_Delay+0x34>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a0a      	ldr	r2, [pc, #40]	; (8003a28 <RCC_Delay+0x38>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	0a5b      	lsrs	r3, r3, #9
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	fb02 f303 	mul.w	r3, r2, r3
 8003a0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a0c:	bf00      	nop
  }
  while (Delay --);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	1e5a      	subs	r2, r3, #1
 8003a12:	60fa      	str	r2, [r7, #12]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d1f9      	bne.n	8003a0c <RCC_Delay+0x1c>
}
 8003a18:	bf00      	nop
 8003a1a:	3714      	adds	r7, #20
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	20000008 	.word	0x20000008
 8003a28:	10624dd3 	.word	0x10624dd3

08003a2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e053      	b.n	8003ae6 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d106      	bne.n	8003a5e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7fe fdcb 	bl	80025f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2202      	movs	r2, #2
 8003a62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a74:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	69db      	ldr	r3, [r3, #28]
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	ea42 0103 	orr.w	r1, r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	0c1a      	lsrs	r2, r3, #16
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f002 0204 	and.w	r2, r2, #4
 8003ac4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	69da      	ldr	r2, [r3, #28]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ad4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b088      	sub	sp, #32
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	603b      	str	r3, [r7, #0]
 8003afa:	4613      	mov	r3, r2
 8003afc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d101      	bne.n	8003b10 <HAL_SPI_Transmit+0x22>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e11e      	b.n	8003d4e <HAL_SPI_Transmit+0x260>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b18:	f7fe ff92 	bl	8002a40 <HAL_GetTick>
 8003b1c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b1e:	88fb      	ldrh	r3, [r7, #6]
 8003b20:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d002      	beq.n	8003b34 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b2e:	2302      	movs	r3, #2
 8003b30:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b32:	e103      	b.n	8003d3c <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d002      	beq.n	8003b40 <HAL_SPI_Transmit+0x52>
 8003b3a:	88fb      	ldrh	r3, [r7, #6]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d102      	bne.n	8003b46 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b44:	e0fa      	b.n	8003d3c <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2203      	movs	r2, #3
 8003b4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	88fa      	ldrh	r2, [r7, #6]
 8003b5e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	88fa      	ldrh	r2, [r7, #6]
 8003b64:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b8c:	d107      	bne.n	8003b9e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b9c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba8:	2b40      	cmp	r3, #64	; 0x40
 8003baa:	d007      	beq.n	8003bbc <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bc4:	d14b      	bne.n	8003c5e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <HAL_SPI_Transmit+0xe6>
 8003bce:	8afb      	ldrh	r3, [r7, #22]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d13e      	bne.n	8003c52 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	881a      	ldrh	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	1c9a      	adds	r2, r3, #2
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bf8:	e02b      	b.n	8003c52 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d112      	bne.n	8003c2e <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0c:	881a      	ldrh	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c18:	1c9a      	adds	r2, r3, #2
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c2c:	e011      	b.n	8003c52 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c2e:	f7fe ff07 	bl	8002a40 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d803      	bhi.n	8003c46 <HAL_SPI_Transmit+0x158>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c44:	d102      	bne.n	8003c4c <HAL_SPI_Transmit+0x15e>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d102      	bne.n	8003c52 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c50:	e074      	b.n	8003d3c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1ce      	bne.n	8003bfa <HAL_SPI_Transmit+0x10c>
 8003c5c:	e04c      	b.n	8003cf8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <HAL_SPI_Transmit+0x17e>
 8003c66:	8afb      	ldrh	r3, [r7, #22]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d140      	bne.n	8003cee <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	330c      	adds	r3, #12
 8003c76:	7812      	ldrb	r2, [r2, #0]
 8003c78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c92:	e02c      	b.n	8003cee <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d113      	bne.n	8003cca <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	330c      	adds	r3, #12
 8003cac:	7812      	ldrb	r2, [r2, #0]
 8003cae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb4:	1c5a      	adds	r2, r3, #1
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	86da      	strh	r2, [r3, #54]	; 0x36
 8003cc8:	e011      	b.n	8003cee <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cca:	f7fe feb9 	bl	8002a40 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d803      	bhi.n	8003ce2 <HAL_SPI_Transmit+0x1f4>
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce0:	d102      	bne.n	8003ce8 <HAL_SPI_Transmit+0x1fa>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d102      	bne.n	8003cee <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003cec:	e026      	b.n	8003d3c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1cd      	bne.n	8003c94 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	6839      	ldr	r1, [r7, #0]
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f000 f894 	bl	8003e2a <SPI_EndRxTxTransaction>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10a      	bne.n	8003d2c <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d16:	2300      	movs	r3, #0
 8003d18:	613b      	str	r3, [r7, #16]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	613b      	str	r3, [r7, #16]
 8003d2a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d002      	beq.n	8003d3a <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	77fb      	strb	r3, [r7, #31]
 8003d38:	e000      	b.n	8003d3c <HAL_SPI_Transmit+0x24e>
  }

error:
 8003d3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3720      	adds	r7, #32
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b084      	sub	sp, #16
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	60f8      	str	r0, [r7, #12]
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	603b      	str	r3, [r7, #0]
 8003d62:	4613      	mov	r3, r2
 8003d64:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d66:	e04c      	b.n	8003e02 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6e:	d048      	beq.n	8003e02 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003d70:	f7fe fe66 	bl	8002a40 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d902      	bls.n	8003d86 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d13d      	bne.n	8003e02 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d9e:	d111      	bne.n	8003dc4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003da8:	d004      	beq.n	8003db4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003db2:	d107      	bne.n	8003dc4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dcc:	d10f      	bne.n	8003dee <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003dec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e00f      	b.n	8003e22 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	bf0c      	ite	eq
 8003e12:	2301      	moveq	r3, #1
 8003e14:	2300      	movne	r3, #0
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	461a      	mov	r2, r3
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d1a3      	bne.n	8003d68 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b086      	sub	sp, #24
 8003e2e:	af02      	add	r7, sp, #8
 8003e30:	60f8      	str	r0, [r7, #12]
 8003e32:	60b9      	str	r1, [r7, #8]
 8003e34:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2180      	movs	r1, #128	; 0x80
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f7ff ff88 	bl	8003d56 <SPI_WaitFlagStateUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d007      	beq.n	8003e5c <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e50:	f043 0220 	orr.w	r2, r3, #32
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e000      	b.n	8003e5e <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b082      	sub	sp, #8
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e01d      	b.n	8003eb4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d106      	bne.n	8003e92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f7fe fbfb 	bl	8002688 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2202      	movs	r2, #2
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	f000 f90d 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 0307 	and.w	r3, r3, #7
 8003ed6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2b06      	cmp	r3, #6
 8003edc:	d007      	beq.n	8003eee <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f042 0201 	orr.w	r2, r2, #1
 8003eec:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3714      	adds	r7, #20
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr

08003f02 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b083      	sub	sp, #12
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6a1a      	ldr	r2, [r3, #32]
 8003f18:	f241 1311 	movw	r3, #4369	; 0x1111
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10f      	bne.n	8003f42 <HAL_TIM_Base_Stop+0x40>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6a1a      	ldr	r2, [r3, #32]
 8003f28:	f240 4344 	movw	r3, #1092	; 0x444
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d107      	bne.n	8003f42 <HAL_TIM_Base_Stop+0x40>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 0201 	bic.w	r2, r2, #1
 8003f40:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bc80      	pop	{r7}
 8003f54:	4770      	bx	lr

08003f56 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
 8003f5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_TIM_ConfigClockSource+0x18>
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e0a6      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x166>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2202      	movs	r2, #2
 8003f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f8c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f94:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2b40      	cmp	r3, #64	; 0x40
 8003fa4:	d067      	beq.n	8004076 <HAL_TIM_ConfigClockSource+0x120>
 8003fa6:	2b40      	cmp	r3, #64	; 0x40
 8003fa8:	d80b      	bhi.n	8003fc2 <HAL_TIM_ConfigClockSource+0x6c>
 8003faa:	2b10      	cmp	r3, #16
 8003fac:	d073      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x140>
 8003fae:	2b10      	cmp	r3, #16
 8003fb0:	d802      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x62>
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d06f      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003fb6:	e078      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fb8:	2b20      	cmp	r3, #32
 8003fba:	d06c      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x140>
 8003fbc:	2b30      	cmp	r3, #48	; 0x30
 8003fbe:	d06a      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003fc0:	e073      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fc2:	2b70      	cmp	r3, #112	; 0x70
 8003fc4:	d00d      	beq.n	8003fe2 <HAL_TIM_ConfigClockSource+0x8c>
 8003fc6:	2b70      	cmp	r3, #112	; 0x70
 8003fc8:	d804      	bhi.n	8003fd4 <HAL_TIM_ConfigClockSource+0x7e>
 8003fca:	2b50      	cmp	r3, #80	; 0x50
 8003fcc:	d033      	beq.n	8004036 <HAL_TIM_ConfigClockSource+0xe0>
 8003fce:	2b60      	cmp	r3, #96	; 0x60
 8003fd0:	d041      	beq.n	8004056 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003fd2:	e06a      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fd8:	d066      	beq.n	80040a8 <HAL_TIM_ConfigClockSource+0x152>
 8003fda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fde:	d017      	beq.n	8004010 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003fe0:	e063      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6818      	ldr	r0, [r3, #0]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	6899      	ldr	r1, [r3, #8]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f000 f940 	bl	8004276 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004004:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	609a      	str	r2, [r3, #8]
      break;
 800400e:	e04c      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6818      	ldr	r0, [r3, #0]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	6899      	ldr	r1, [r3, #8]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	f000 f929 	bl	8004276 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004032:	609a      	str	r2, [r3, #8]
      break;
 8004034:	e039      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6818      	ldr	r0, [r3, #0]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	6859      	ldr	r1, [r3, #4]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	461a      	mov	r2, r3
 8004044:	f000 f8a0 	bl	8004188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2150      	movs	r1, #80	; 0x50
 800404e:	4618      	mov	r0, r3
 8004050:	f000 f8f7 	bl	8004242 <TIM_ITRx_SetConfig>
      break;
 8004054:	e029      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6818      	ldr	r0, [r3, #0]
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	6859      	ldr	r1, [r3, #4]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	461a      	mov	r2, r3
 8004064:	f000 f8be 	bl	80041e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2160      	movs	r1, #96	; 0x60
 800406e:	4618      	mov	r0, r3
 8004070:	f000 f8e7 	bl	8004242 <TIM_ITRx_SetConfig>
      break;
 8004074:	e019      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6818      	ldr	r0, [r3, #0]
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	6859      	ldr	r1, [r3, #4]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	461a      	mov	r2, r3
 8004084:	f000 f880 	bl	8004188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2140      	movs	r1, #64	; 0x40
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f8d7 	bl	8004242 <TIM_ITRx_SetConfig>
      break;
 8004094:	e009      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4619      	mov	r1, r3
 80040a0:	4610      	mov	r0, r2
 80040a2:	f000 f8ce 	bl	8004242 <TIM_ITRx_SetConfig>
      break;
 80040a6:	e000      	b.n	80040aa <HAL_TIM_ConfigClockSource+0x154>
      break;
 80040a8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3710      	adds	r7, #16
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a29      	ldr	r2, [pc, #164]	; (800417c <TIM_Base_SetConfig+0xb8>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00b      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e2:	d007      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a26      	ldr	r2, [pc, #152]	; (8004180 <TIM_Base_SetConfig+0xbc>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d003      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a25      	ldr	r2, [pc, #148]	; (8004184 <TIM_Base_SetConfig+0xc0>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d108      	bne.n	8004106 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4313      	orrs	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a1c      	ldr	r2, [pc, #112]	; (800417c <TIM_Base_SetConfig+0xb8>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00b      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004114:	d007      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a19      	ldr	r2, [pc, #100]	; (8004180 <TIM_Base_SetConfig+0xbc>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d003      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a18      	ldr	r2, [pc, #96]	; (8004184 <TIM_Base_SetConfig+0xc0>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d108      	bne.n	8004138 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800412c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	4313      	orrs	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a07      	ldr	r2, [pc, #28]	; (800417c <TIM_Base_SetConfig+0xb8>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d103      	bne.n	800416c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	691a      	ldr	r2, [r3, #16]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	615a      	str	r2, [r3, #20]
}
 8004172:	bf00      	nop
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr
 800417c:	40012c00 	.word	0x40012c00
 8004180:	40000400 	.word	0x40000400
 8004184:	40000800 	.word	0x40000800

08004188 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004188:	b480      	push	{r7}
 800418a:	b087      	sub	sp, #28
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	f023 0201 	bic.w	r2, r3, #1
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	011b      	lsls	r3, r3, #4
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f023 030a 	bic.w	r3, r3, #10
 80041c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	621a      	str	r2, [r3, #32]
}
 80041da:	bf00      	nop
 80041dc:	371c      	adds	r7, #28
 80041de:	46bd      	mov	sp, r7
 80041e0:	bc80      	pop	{r7}
 80041e2:	4770      	bx	lr

080041e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	f023 0210 	bic.w	r2, r3, #16
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800420e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	031b      	lsls	r3, r3, #12
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	4313      	orrs	r3, r2
 8004218:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004220:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4313      	orrs	r3, r2
 800422a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	621a      	str	r2, [r3, #32]
}
 8004238:	bf00      	nop
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr

08004242 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004242:	b480      	push	{r7}
 8004244:	b085      	sub	sp, #20
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004258:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4313      	orrs	r3, r2
 8004260:	f043 0307 	orr.w	r3, r3, #7
 8004264:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	609a      	str	r2, [r3, #8]
}
 800426c:	bf00      	nop
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	bc80      	pop	{r7}
 8004274:	4770      	bx	lr

08004276 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004276:	b480      	push	{r7}
 8004278:	b087      	sub	sp, #28
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
 8004282:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004290:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	021a      	lsls	r2, r3, #8
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	431a      	orrs	r2, r3
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	4313      	orrs	r3, r2
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	697a      	ldr	r2, [r7, #20]
 80042a8:	609a      	str	r2, [r3, #8]
}
 80042aa:	bf00      	nop
 80042ac:	371c      	adds	r7, #28
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bc80      	pop	{r7}
 80042b2:	4770      	bx	lr

080042b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042c8:	2302      	movs	r3, #2
 80042ca:	e032      	b.n	8004332 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004304:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	4313      	orrs	r3, r2
 800430e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68ba      	ldr	r2, [r7, #8]
 800431e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr

0800433c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e03f      	b.n	80043ce <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fe f9ae 	bl	80026c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2224      	movs	r2, #36	; 0x24
 800436c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800437e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 f90b 	bl	800459c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	691a      	ldr	r2, [r3, #16]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695a      	ldr	r2, [r3, #20]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2220      	movs	r2, #32
 80043c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2220      	movs	r2, #32
 80043c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b088      	sub	sp, #32
 80043da:	af02      	add	r7, sp, #8
 80043dc:	60f8      	str	r0, [r7, #12]
 80043de:	60b9      	str	r1, [r7, #8]
 80043e0:	603b      	str	r3, [r7, #0]
 80043e2:	4613      	mov	r3, r2
 80043e4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b20      	cmp	r3, #32
 80043f4:	f040 8083 	bne.w	80044fe <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <HAL_UART_Transmit+0x2e>
 80043fe:	88fb      	ldrh	r3, [r7, #6]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e07b      	b.n	8004500 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800440e:	2b01      	cmp	r3, #1
 8004410:	d101      	bne.n	8004416 <HAL_UART_Transmit+0x40>
 8004412:	2302      	movs	r3, #2
 8004414:	e074      	b.n	8004500 <HAL_UART_Transmit+0x12a>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2221      	movs	r2, #33	; 0x21
 8004428:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800442c:	f7fe fb08 	bl	8002a40 <HAL_GetTick>
 8004430:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	88fa      	ldrh	r2, [r7, #6]
 8004436:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	88fa      	ldrh	r2, [r7, #6]
 800443c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800443e:	e042      	b.n	80044c6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004444:	b29b      	uxth	r3, r3
 8004446:	3b01      	subs	r3, #1
 8004448:	b29a      	uxth	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004456:	d122      	bne.n	800449e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	9300      	str	r3, [sp, #0]
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	2200      	movs	r2, #0
 8004460:	2180      	movs	r1, #128	; 0x80
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 f850 	bl	8004508 <UART_WaitOnFlagUntilTimeout>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d001      	beq.n	8004472 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e046      	b.n	8004500 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	881b      	ldrh	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004484:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d103      	bne.n	8004496 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	3302      	adds	r3, #2
 8004492:	60bb      	str	r3, [r7, #8]
 8004494:	e017      	b.n	80044c6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	3301      	adds	r3, #1
 800449a:	60bb      	str	r3, [r7, #8]
 800449c:	e013      	b.n	80044c6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	9300      	str	r3, [sp, #0]
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2200      	movs	r2, #0
 80044a6:	2180      	movs	r1, #128	; 0x80
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f000 f82d 	bl	8004508 <UART_WaitOnFlagUntilTimeout>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e023      	b.n	8004500 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	60ba      	str	r2, [r7, #8]
 80044be:	781a      	ldrb	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1b7      	bne.n	8004440 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2200      	movs	r2, #0
 80044d8:	2140      	movs	r1, #64	; 0x40
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f000 f814 	bl	8004508 <UART_WaitOnFlagUntilTimeout>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d001      	beq.n	80044ea <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e00a      	b.n	8004500 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2220      	movs	r2, #32
 80044ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e000      	b.n	8004500 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80044fe:	2302      	movs	r3, #2
  }
}
 8004500:	4618      	mov	r0, r3
 8004502:	3718      	adds	r7, #24
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	603b      	str	r3, [r7, #0]
 8004514:	4613      	mov	r3, r2
 8004516:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004518:	e02c      	b.n	8004574 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004520:	d028      	beq.n	8004574 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d007      	beq.n	8004538 <UART_WaitOnFlagUntilTimeout+0x30>
 8004528:	f7fe fa8a 	bl	8002a40 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	429a      	cmp	r2, r3
 8004536:	d21d      	bcs.n	8004574 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68da      	ldr	r2, [r3, #12]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004546:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0201 	bic.w	r2, r2, #1
 8004556:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2220      	movs	r2, #32
 800455c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e00f      	b.n	8004594 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	4013      	ands	r3, r2
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	429a      	cmp	r2, r3
 8004582:	bf0c      	ite	eq
 8004584:	2301      	moveq	r3, #1
 8004586:	2300      	movne	r3, #0
 8004588:	b2db      	uxtb	r3, r3
 800458a:	461a      	mov	r2, r3
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	429a      	cmp	r2, r3
 8004590:	d0c3      	beq.n	800451a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	430a      	orrs	r2, r1
 80045b8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	695b      	ldr	r3, [r3, #20]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80045d6:	f023 030c 	bic.w	r3, r3, #12
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6812      	ldr	r2, [r2, #0]
 80045de:	68f9      	ldr	r1, [r7, #12]
 80045e0:	430b      	orrs	r3, r1
 80045e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	699a      	ldr	r2, [r3, #24]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	430a      	orrs	r2, r1
 80045f8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a52      	ldr	r2, [pc, #328]	; (8004748 <UART_SetConfig+0x1ac>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d14e      	bne.n	80046a2 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004604:	f7ff f9e0 	bl	80039c8 <HAL_RCC_GetPCLK2Freq>
 8004608:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	4613      	mov	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	009a      	lsls	r2, r3, #2
 8004614:	441a      	add	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004620:	4a4a      	ldr	r2, [pc, #296]	; (800474c <UART_SetConfig+0x1b0>)
 8004622:	fba2 2303 	umull	r2, r3, r2, r3
 8004626:	095b      	lsrs	r3, r3, #5
 8004628:	0119      	lsls	r1, r3, #4
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	4613      	mov	r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	4413      	add	r3, r2
 8004632:	009a      	lsls	r2, r3, #2
 8004634:	441a      	add	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004640:	4b42      	ldr	r3, [pc, #264]	; (800474c <UART_SetConfig+0x1b0>)
 8004642:	fba3 0302 	umull	r0, r3, r3, r2
 8004646:	095b      	lsrs	r3, r3, #5
 8004648:	2064      	movs	r0, #100	; 0x64
 800464a:	fb00 f303 	mul.w	r3, r0, r3
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	3332      	adds	r3, #50	; 0x32
 8004654:	4a3d      	ldr	r2, [pc, #244]	; (800474c <UART_SetConfig+0x1b0>)
 8004656:	fba2 2303 	umull	r2, r3, r2, r3
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004660:	4419      	add	r1, r3
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	4613      	mov	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4413      	add	r3, r2
 800466a:	009a      	lsls	r2, r3, #2
 800466c:	441a      	add	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	fbb2 f2f3 	udiv	r2, r2, r3
 8004678:	4b34      	ldr	r3, [pc, #208]	; (800474c <UART_SetConfig+0x1b0>)
 800467a:	fba3 0302 	umull	r0, r3, r3, r2
 800467e:	095b      	lsrs	r3, r3, #5
 8004680:	2064      	movs	r0, #100	; 0x64
 8004682:	fb00 f303 	mul.w	r3, r0, r3
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	3332      	adds	r3, #50	; 0x32
 800468c:	4a2f      	ldr	r2, [pc, #188]	; (800474c <UART_SetConfig+0x1b0>)
 800468e:	fba2 2303 	umull	r2, r3, r2, r3
 8004692:	095b      	lsrs	r3, r3, #5
 8004694:	f003 020f 	and.w	r2, r3, #15
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	440a      	add	r2, r1
 800469e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80046a0:	e04d      	b.n	800473e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80046a2:	f7ff f97d 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 80046a6:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046a8:	68ba      	ldr	r2, [r7, #8]
 80046aa:	4613      	mov	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	009a      	lsls	r2, r3, #2
 80046b2:	441a      	add	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80046be:	4a23      	ldr	r2, [pc, #140]	; (800474c <UART_SetConfig+0x1b0>)
 80046c0:	fba2 2303 	umull	r2, r3, r2, r3
 80046c4:	095b      	lsrs	r3, r3, #5
 80046c6:	0119      	lsls	r1, r3, #4
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	4613      	mov	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	4413      	add	r3, r2
 80046d0:	009a      	lsls	r2, r3, #2
 80046d2:	441a      	add	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	fbb2 f2f3 	udiv	r2, r2, r3
 80046de:	4b1b      	ldr	r3, [pc, #108]	; (800474c <UART_SetConfig+0x1b0>)
 80046e0:	fba3 0302 	umull	r0, r3, r3, r2
 80046e4:	095b      	lsrs	r3, r3, #5
 80046e6:	2064      	movs	r0, #100	; 0x64
 80046e8:	fb00 f303 	mul.w	r3, r0, r3
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	3332      	adds	r3, #50	; 0x32
 80046f2:	4a16      	ldr	r2, [pc, #88]	; (800474c <UART_SetConfig+0x1b0>)
 80046f4:	fba2 2303 	umull	r2, r3, r2, r3
 80046f8:	095b      	lsrs	r3, r3, #5
 80046fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046fe:	4419      	add	r1, r3
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	4613      	mov	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	4413      	add	r3, r2
 8004708:	009a      	lsls	r2, r3, #2
 800470a:	441a      	add	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	fbb2 f2f3 	udiv	r2, r2, r3
 8004716:	4b0d      	ldr	r3, [pc, #52]	; (800474c <UART_SetConfig+0x1b0>)
 8004718:	fba3 0302 	umull	r0, r3, r3, r2
 800471c:	095b      	lsrs	r3, r3, #5
 800471e:	2064      	movs	r0, #100	; 0x64
 8004720:	fb00 f303 	mul.w	r3, r0, r3
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	011b      	lsls	r3, r3, #4
 8004728:	3332      	adds	r3, #50	; 0x32
 800472a:	4a08      	ldr	r2, [pc, #32]	; (800474c <UART_SetConfig+0x1b0>)
 800472c:	fba2 2303 	umull	r2, r3, r2, r3
 8004730:	095b      	lsrs	r3, r3, #5
 8004732:	f003 020f 	and.w	r2, r3, #15
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	440a      	add	r2, r1
 800473c:	609a      	str	r2, [r3, #8]
}
 800473e:	bf00      	nop
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	40013800 	.word	0x40013800
 800474c:	51eb851f 	.word	0x51eb851f

08004750 <__errno>:
 8004750:	4b01      	ldr	r3, [pc, #4]	; (8004758 <__errno+0x8>)
 8004752:	6818      	ldr	r0, [r3, #0]
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	20000014 	.word	0x20000014

0800475c <__libc_init_array>:
 800475c:	b570      	push	{r4, r5, r6, lr}
 800475e:	2500      	movs	r5, #0
 8004760:	4e0c      	ldr	r6, [pc, #48]	; (8004794 <__libc_init_array+0x38>)
 8004762:	4c0d      	ldr	r4, [pc, #52]	; (8004798 <__libc_init_array+0x3c>)
 8004764:	1ba4      	subs	r4, r4, r6
 8004766:	10a4      	asrs	r4, r4, #2
 8004768:	42a5      	cmp	r5, r4
 800476a:	d109      	bne.n	8004780 <__libc_init_array+0x24>
 800476c:	f003 ff9a 	bl	80086a4 <_init>
 8004770:	2500      	movs	r5, #0
 8004772:	4e0a      	ldr	r6, [pc, #40]	; (800479c <__libc_init_array+0x40>)
 8004774:	4c0a      	ldr	r4, [pc, #40]	; (80047a0 <__libc_init_array+0x44>)
 8004776:	1ba4      	subs	r4, r4, r6
 8004778:	10a4      	asrs	r4, r4, #2
 800477a:	42a5      	cmp	r5, r4
 800477c:	d105      	bne.n	800478a <__libc_init_array+0x2e>
 800477e:	bd70      	pop	{r4, r5, r6, pc}
 8004780:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004784:	4798      	blx	r3
 8004786:	3501      	adds	r5, #1
 8004788:	e7ee      	b.n	8004768 <__libc_init_array+0xc>
 800478a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800478e:	4798      	blx	r3
 8004790:	3501      	adds	r5, #1
 8004792:	e7f2      	b.n	800477a <__libc_init_array+0x1e>
 8004794:	08008c98 	.word	0x08008c98
 8004798:	08008c98 	.word	0x08008c98
 800479c:	08008c98 	.word	0x08008c98
 80047a0:	08008ca0 	.word	0x08008ca0

080047a4 <memset>:
 80047a4:	4603      	mov	r3, r0
 80047a6:	4402      	add	r2, r0
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d100      	bne.n	80047ae <memset+0xa>
 80047ac:	4770      	bx	lr
 80047ae:	f803 1b01 	strb.w	r1, [r3], #1
 80047b2:	e7f9      	b.n	80047a8 <memset+0x4>

080047b4 <printf>:
 80047b4:	b40f      	push	{r0, r1, r2, r3}
 80047b6:	b507      	push	{r0, r1, r2, lr}
 80047b8:	4906      	ldr	r1, [pc, #24]	; (80047d4 <printf+0x20>)
 80047ba:	ab04      	add	r3, sp, #16
 80047bc:	6808      	ldr	r0, [r1, #0]
 80047be:	f853 2b04 	ldr.w	r2, [r3], #4
 80047c2:	6881      	ldr	r1, [r0, #8]
 80047c4:	9301      	str	r3, [sp, #4]
 80047c6:	f000 f807 	bl	80047d8 <_vfprintf_r>
 80047ca:	b003      	add	sp, #12
 80047cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80047d0:	b004      	add	sp, #16
 80047d2:	4770      	bx	lr
 80047d4:	20000014 	.word	0x20000014

080047d8 <_vfprintf_r>:
 80047d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047dc:	b0d5      	sub	sp, #340	; 0x154
 80047de:	4689      	mov	r9, r1
 80047e0:	9207      	str	r2, [sp, #28]
 80047e2:	461c      	mov	r4, r3
 80047e4:	461e      	mov	r6, r3
 80047e6:	4683      	mov	fp, r0
 80047e8:	f002 fb98 	bl	8006f1c <_localeconv_r>
 80047ec:	6803      	ldr	r3, [r0, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	931a      	str	r3, [sp, #104]	; 0x68
 80047f2:	f7fb fcad 	bl	8000150 <strlen>
 80047f6:	900f      	str	r0, [sp, #60]	; 0x3c
 80047f8:	f1bb 0f00 	cmp.w	fp, #0
 80047fc:	d005      	beq.n	800480a <_vfprintf_r+0x32>
 80047fe:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8004802:	b913      	cbnz	r3, 800480a <_vfprintf_r+0x32>
 8004804:	4658      	mov	r0, fp
 8004806:	f002 fa1f 	bl	8006c48 <__sinit>
 800480a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 800480e:	07d8      	lsls	r0, r3, #31
 8004810:	d407      	bmi.n	8004822 <_vfprintf_r+0x4a>
 8004812:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004816:	0599      	lsls	r1, r3, #22
 8004818:	d403      	bmi.n	8004822 <_vfprintf_r+0x4a>
 800481a:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 800481e:	f002 fb8d 	bl	8006f3c <__retarget_lock_acquire_recursive>
 8004822:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 8004826:	049a      	lsls	r2, r3, #18
 8004828:	d409      	bmi.n	800483e <_vfprintf_r+0x66>
 800482a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800482e:	f8a9 300c 	strh.w	r3, [r9, #12]
 8004832:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8004836:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800483a:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 800483e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004842:	071f      	lsls	r7, r3, #28
 8004844:	d502      	bpl.n	800484c <_vfprintf_r+0x74>
 8004846:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800484a:	b9a3      	cbnz	r3, 8004876 <_vfprintf_r+0x9e>
 800484c:	4649      	mov	r1, r9
 800484e:	4658      	mov	r0, fp
 8004850:	f001 fa66 	bl	8005d20 <__swsetup_r>
 8004854:	b178      	cbz	r0, 8004876 <_vfprintf_r+0x9e>
 8004856:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 800485a:	07dd      	lsls	r5, r3, #31
 800485c:	d407      	bmi.n	800486e <_vfprintf_r+0x96>
 800485e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004862:	059c      	lsls	r4, r3, #22
 8004864:	d403      	bmi.n	800486e <_vfprintf_r+0x96>
 8004866:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 800486a:	f002 fb68 	bl	8006f3e <__retarget_lock_release_recursive>
 800486e:	f04f 33ff 	mov.w	r3, #4294967295
 8004872:	9310      	str	r3, [sp, #64]	; 0x40
 8004874:	e01a      	b.n	80048ac <_vfprintf_r+0xd4>
 8004876:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800487a:	f003 021a 	and.w	r2, r3, #26
 800487e:	2a0a      	cmp	r2, #10
 8004880:	d118      	bne.n	80048b4 <_vfprintf_r+0xdc>
 8004882:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 8004886:	2a00      	cmp	r2, #0
 8004888:	db14      	blt.n	80048b4 <_vfprintf_r+0xdc>
 800488a:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 800488e:	07d0      	lsls	r0, r2, #31
 8004890:	d405      	bmi.n	800489e <_vfprintf_r+0xc6>
 8004892:	0599      	lsls	r1, r3, #22
 8004894:	d403      	bmi.n	800489e <_vfprintf_r+0xc6>
 8004896:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 800489a:	f002 fb50 	bl	8006f3e <__retarget_lock_release_recursive>
 800489e:	4623      	mov	r3, r4
 80048a0:	9a07      	ldr	r2, [sp, #28]
 80048a2:	4649      	mov	r1, r9
 80048a4:	4658      	mov	r0, fp
 80048a6:	f001 f9fb 	bl	8005ca0 <__sbprintf>
 80048aa:	9010      	str	r0, [sp, #64]	; 0x40
 80048ac:	9810      	ldr	r0, [sp, #64]	; 0x40
 80048ae:	b055      	add	sp, #340	; 0x154
 80048b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048b4:	2300      	movs	r3, #0
 80048b6:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 80048ba:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 80048be:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 80048c2:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 80048c6:	ac2b      	add	r4, sp, #172	; 0xac
 80048c8:	9428      	str	r4, [sp, #160]	; 0xa0
 80048ca:	9308      	str	r3, [sp, #32]
 80048cc:	930c      	str	r3, [sp, #48]	; 0x30
 80048ce:	9316      	str	r3, [sp, #88]	; 0x58
 80048d0:	931d      	str	r3, [sp, #116]	; 0x74
 80048d2:	9310      	str	r3, [sp, #64]	; 0x40
 80048d4:	9d07      	ldr	r5, [sp, #28]
 80048d6:	462b      	mov	r3, r5
 80048d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048dc:	b112      	cbz	r2, 80048e4 <_vfprintf_r+0x10c>
 80048de:	2a25      	cmp	r2, #37	; 0x25
 80048e0:	f040 80e4 	bne.w	8004aac <_vfprintf_r+0x2d4>
 80048e4:	9b07      	ldr	r3, [sp, #28]
 80048e6:	1aef      	subs	r7, r5, r3
 80048e8:	d00e      	beq.n	8004908 <_vfprintf_r+0x130>
 80048ea:	e9c4 3700 	strd	r3, r7, [r4]
 80048ee:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80048f0:	443b      	add	r3, r7
 80048f2:	932a      	str	r3, [sp, #168]	; 0xa8
 80048f4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80048f6:	3301      	adds	r3, #1
 80048f8:	2b07      	cmp	r3, #7
 80048fa:	9329      	str	r3, [sp, #164]	; 0xa4
 80048fc:	f300 80d8 	bgt.w	8004ab0 <_vfprintf_r+0x2d8>
 8004900:	3408      	adds	r4, #8
 8004902:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004904:	443b      	add	r3, r7
 8004906:	9310      	str	r3, [sp, #64]	; 0x40
 8004908:	782b      	ldrb	r3, [r5, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	f001 81b5 	beq.w	8005c7a <_vfprintf_r+0x14a2>
 8004910:	1c6b      	adds	r3, r5, #1
 8004912:	930e      	str	r3, [sp, #56]	; 0x38
 8004914:	2300      	movs	r3, #0
 8004916:	f04f 35ff 	mov.w	r5, #4294967295
 800491a:	469a      	mov	sl, r3
 800491c:	270a      	movs	r7, #10
 800491e:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004922:	9311      	str	r3, [sp, #68]	; 0x44
 8004924:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	930a      	str	r3, [sp, #40]	; 0x28
 800492a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800492c:	3301      	adds	r3, #1
 800492e:	930e      	str	r3, [sp, #56]	; 0x38
 8004930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004932:	3b20      	subs	r3, #32
 8004934:	2b5a      	cmp	r3, #90	; 0x5a
 8004936:	f200 8627 	bhi.w	8005588 <_vfprintf_r+0xdb0>
 800493a:	a201      	add	r2, pc, #4	; (adr r2, 8004940 <_vfprintf_r+0x168>)
 800493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004940:	08004b43 	.word	0x08004b43
 8004944:	08005589 	.word	0x08005589
 8004948:	08005589 	.word	0x08005589
 800494c:	08004b55 	.word	0x08004b55
 8004950:	08005589 	.word	0x08005589
 8004954:	08005589 	.word	0x08005589
 8004958:	08005589 	.word	0x08005589
 800495c:	08004b09 	.word	0x08004b09
 8004960:	08005589 	.word	0x08005589
 8004964:	08005589 	.word	0x08005589
 8004968:	08004b5b 	.word	0x08004b5b
 800496c:	08004b71 	.word	0x08004b71
 8004970:	08005589 	.word	0x08005589
 8004974:	08004b6b 	.word	0x08004b6b
 8004978:	08004b75 	.word	0x08004b75
 800497c:	08005589 	.word	0x08005589
 8004980:	08004ba7 	.word	0x08004ba7
 8004984:	08004bad 	.word	0x08004bad
 8004988:	08004bad 	.word	0x08004bad
 800498c:	08004bad 	.word	0x08004bad
 8004990:	08004bad 	.word	0x08004bad
 8004994:	08004bad 	.word	0x08004bad
 8004998:	08004bad 	.word	0x08004bad
 800499c:	08004bad 	.word	0x08004bad
 80049a0:	08004bad 	.word	0x08004bad
 80049a4:	08004bad 	.word	0x08004bad
 80049a8:	08005589 	.word	0x08005589
 80049ac:	08005589 	.word	0x08005589
 80049b0:	08005589 	.word	0x08005589
 80049b4:	08005589 	.word	0x08005589
 80049b8:	08005589 	.word	0x08005589
 80049bc:	08005589 	.word	0x08005589
 80049c0:	08005589 	.word	0x08005589
 80049c4:	08004c99 	.word	0x08004c99
 80049c8:	08005589 	.word	0x08005589
 80049cc:	08004c07 	.word	0x08004c07
 80049d0:	08004c29 	.word	0x08004c29
 80049d4:	08004c99 	.word	0x08004c99
 80049d8:	08004c99 	.word	0x08004c99
 80049dc:	08004c99 	.word	0x08004c99
 80049e0:	08005589 	.word	0x08005589
 80049e4:	08005589 	.word	0x08005589
 80049e8:	08005589 	.word	0x08005589
 80049ec:	08005589 	.word	0x08005589
 80049f0:	08004bcd 	.word	0x08004bcd
 80049f4:	08005589 	.word	0x08005589
 80049f8:	08005589 	.word	0x08005589
 80049fc:	0800517d 	.word	0x0800517d
 8004a00:	08005589 	.word	0x08005589
 8004a04:	08005589 	.word	0x08005589
 8004a08:	08005589 	.word	0x08005589
 8004a0c:	08005209 	.word	0x08005209
 8004a10:	08005589 	.word	0x08005589
 8004a14:	080053e9 	.word	0x080053e9
 8004a18:	08005589 	.word	0x08005589
 8004a1c:	08005589 	.word	0x08005589
 8004a20:	08004ac9 	.word	0x08004ac9
 8004a24:	08005589 	.word	0x08005589
 8004a28:	08005589 	.word	0x08005589
 8004a2c:	08005589 	.word	0x08005589
 8004a30:	08005589 	.word	0x08005589
 8004a34:	08005589 	.word	0x08005589
 8004a38:	08005589 	.word	0x08005589
 8004a3c:	08005589 	.word	0x08005589
 8004a40:	08005589 	.word	0x08005589
 8004a44:	08004c99 	.word	0x08004c99
 8004a48:	08005589 	.word	0x08005589
 8004a4c:	08004c07 	.word	0x08004c07
 8004a50:	08004c2d 	.word	0x08004c2d
 8004a54:	08004c99 	.word	0x08004c99
 8004a58:	08004c99 	.word	0x08004c99
 8004a5c:	08004c99 	.word	0x08004c99
 8004a60:	08004bd3 	.word	0x08004bd3
 8004a64:	08004c2d 	.word	0x08004c2d
 8004a68:	08004bfb 	.word	0x08004bfb
 8004a6c:	08005589 	.word	0x08005589
 8004a70:	08004bed 	.word	0x08004bed
 8004a74:	08005589 	.word	0x08005589
 8004a78:	08005137 	.word	0x08005137
 8004a7c:	08005181 	.word	0x08005181
 8004a80:	080051e9 	.word	0x080051e9
 8004a84:	08004bfb 	.word	0x08004bfb
 8004a88:	08005589 	.word	0x08005589
 8004a8c:	08005209 	.word	0x08005209
 8004a90:	08004925 	.word	0x08004925
 8004a94:	080053ed 	.word	0x080053ed
 8004a98:	08005589 	.word	0x08005589
 8004a9c:	08005589 	.word	0x08005589
 8004aa0:	0800542b 	.word	0x0800542b
 8004aa4:	08005589 	.word	0x08005589
 8004aa8:	08004925 	.word	0x08004925
 8004aac:	461d      	mov	r5, r3
 8004aae:	e712      	b.n	80048d6 <_vfprintf_r+0xfe>
 8004ab0:	aa28      	add	r2, sp, #160	; 0xa0
 8004ab2:	4649      	mov	r1, r9
 8004ab4:	4658      	mov	r0, fp
 8004ab6:	f003 f864 	bl	8007b82 <__sprint_r>
 8004aba:	2800      	cmp	r0, #0
 8004abc:	f040 8157 	bne.w	8004d6e <_vfprintf_r+0x596>
 8004ac0:	ac2b      	add	r4, sp, #172	; 0xac
 8004ac2:	e71e      	b.n	8004902 <_vfprintf_r+0x12a>
 8004ac4:	461e      	mov	r6, r3
 8004ac6:	e72d      	b.n	8004924 <_vfprintf_r+0x14c>
 8004ac8:	4bb2      	ldr	r3, [pc, #712]	; (8004d94 <_vfprintf_r+0x5bc>)
 8004aca:	f01a 0f20 	tst.w	sl, #32
 8004ace:	931c      	str	r3, [sp, #112]	; 0x70
 8004ad0:	f000 84ae 	beq.w	8005430 <_vfprintf_r+0xc58>
 8004ad4:	3607      	adds	r6, #7
 8004ad6:	f026 0607 	bic.w	r6, r6, #7
 8004ada:	f106 0308 	add.w	r3, r6, #8
 8004ade:	930d      	str	r3, [sp, #52]	; 0x34
 8004ae0:	e9d6 6700 	ldrd	r6, r7, [r6]
 8004ae4:	f01a 0f01 	tst.w	sl, #1
 8004ae8:	d00a      	beq.n	8004b00 <_vfprintf_r+0x328>
 8004aea:	ea56 0307 	orrs.w	r3, r6, r7
 8004aee:	d007      	beq.n	8004b00 <_vfprintf_r+0x328>
 8004af0:	2330      	movs	r3, #48	; 0x30
 8004af2:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8004af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004af8:	f04a 0a02 	orr.w	sl, sl, #2
 8004afc:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8004b00:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004b04:	2302      	movs	r3, #2
 8004b06:	e349      	b.n	800519c <_vfprintf_r+0x9c4>
 8004b08:	4658      	mov	r0, fp
 8004b0a:	f002 fa07 	bl	8006f1c <_localeconv_r>
 8004b0e:	6843      	ldr	r3, [r0, #4]
 8004b10:	4618      	mov	r0, r3
 8004b12:	931d      	str	r3, [sp, #116]	; 0x74
 8004b14:	f7fb fb1c 	bl	8000150 <strlen>
 8004b18:	9016      	str	r0, [sp, #88]	; 0x58
 8004b1a:	4658      	mov	r0, fp
 8004b1c:	f002 f9fe 	bl	8006f1c <_localeconv_r>
 8004b20:	6883      	ldr	r3, [r0, #8]
 8004b22:	930c      	str	r3, [sp, #48]	; 0x30
 8004b24:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f43f aefc 	beq.w	8004924 <_vfprintf_r+0x14c>
 8004b2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f43f aef8 	beq.w	8004924 <_vfprintf_r+0x14c>
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	f43f aef4 	beq.w	8004924 <_vfprintf_r+0x14c>
 8004b3c:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8004b40:	e6f0      	b.n	8004924 <_vfprintf_r+0x14c>
 8004b42:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f47f aeec 	bne.w	8004924 <_vfprintf_r+0x14c>
 8004b4c:	2320      	movs	r3, #32
 8004b4e:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004b52:	e6e7      	b.n	8004924 <_vfprintf_r+0x14c>
 8004b54:	f04a 0a01 	orr.w	sl, sl, #1
 8004b58:	e6e4      	b.n	8004924 <_vfprintf_r+0x14c>
 8004b5a:	6832      	ldr	r2, [r6, #0]
 8004b5c:	1d33      	adds	r3, r6, #4
 8004b5e:	2a00      	cmp	r2, #0
 8004b60:	9211      	str	r2, [sp, #68]	; 0x44
 8004b62:	daaf      	bge.n	8004ac4 <_vfprintf_r+0x2ec>
 8004b64:	461e      	mov	r6, r3
 8004b66:	4252      	negs	r2, r2
 8004b68:	9211      	str	r2, [sp, #68]	; 0x44
 8004b6a:	f04a 0a04 	orr.w	sl, sl, #4
 8004b6e:	e6d9      	b.n	8004924 <_vfprintf_r+0x14c>
 8004b70:	232b      	movs	r3, #43	; 0x2b
 8004b72:	e7ec      	b.n	8004b4e <_vfprintf_r+0x376>
 8004b74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b78:	7812      	ldrb	r2, [r2, #0]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	2a2a      	cmp	r2, #42	; 0x2a
 8004b7e:	920a      	str	r2, [sp, #40]	; 0x28
 8004b80:	d10f      	bne.n	8004ba2 <_vfprintf_r+0x3ca>
 8004b82:	6835      	ldr	r5, [r6, #0]
 8004b84:	930e      	str	r3, [sp, #56]	; 0x38
 8004b86:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8004b8a:	3604      	adds	r6, #4
 8004b8c:	e6ca      	b.n	8004924 <_vfprintf_r+0x14c>
 8004b8e:	fb07 2505 	mla	r5, r7, r5, r2
 8004b92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b96:	920a      	str	r2, [sp, #40]	; 0x28
 8004b98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b9a:	3a30      	subs	r2, #48	; 0x30
 8004b9c:	2a09      	cmp	r2, #9
 8004b9e:	d9f6      	bls.n	8004b8e <_vfprintf_r+0x3b6>
 8004ba0:	e6c5      	b.n	800492e <_vfprintf_r+0x156>
 8004ba2:	2500      	movs	r5, #0
 8004ba4:	e7f8      	b.n	8004b98 <_vfprintf_r+0x3c0>
 8004ba6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8004baa:	e6bb      	b.n	8004924 <_vfprintf_r+0x14c>
 8004bac:	2200      	movs	r2, #0
 8004bae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bb0:	9211      	str	r2, [sp, #68]	; 0x44
 8004bb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bb4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004bb6:	3a30      	subs	r2, #48	; 0x30
 8004bb8:	fb07 2201 	mla	r2, r7, r1, r2
 8004bbc:	9211      	str	r2, [sp, #68]	; 0x44
 8004bbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bc2:	920a      	str	r2, [sp, #40]	; 0x28
 8004bc4:	3a30      	subs	r2, #48	; 0x30
 8004bc6:	2a09      	cmp	r2, #9
 8004bc8:	d9f3      	bls.n	8004bb2 <_vfprintf_r+0x3da>
 8004bca:	e6b0      	b.n	800492e <_vfprintf_r+0x156>
 8004bcc:	f04a 0a08 	orr.w	sl, sl, #8
 8004bd0:	e6a8      	b.n	8004924 <_vfprintf_r+0x14c>
 8004bd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	2b68      	cmp	r3, #104	; 0x68
 8004bd8:	bf01      	itttt	eq
 8004bda:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8004bdc:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8004be0:	3301      	addeq	r3, #1
 8004be2:	930e      	streq	r3, [sp, #56]	; 0x38
 8004be4:	bf18      	it	ne
 8004be6:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8004bea:	e69b      	b.n	8004924 <_vfprintf_r+0x14c>
 8004bec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	2b6c      	cmp	r3, #108	; 0x6c
 8004bf2:	d105      	bne.n	8004c00 <_vfprintf_r+0x428>
 8004bf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	930e      	str	r3, [sp, #56]	; 0x38
 8004bfa:	f04a 0a20 	orr.w	sl, sl, #32
 8004bfe:	e691      	b.n	8004924 <_vfprintf_r+0x14c>
 8004c00:	f04a 0a10 	orr.w	sl, sl, #16
 8004c04:	e68e      	b.n	8004924 <_vfprintf_r+0x14c>
 8004c06:	2000      	movs	r0, #0
 8004c08:	1d33      	adds	r3, r6, #4
 8004c0a:	930d      	str	r3, [sp, #52]	; 0x34
 8004c0c:	6833      	ldr	r3, [r6, #0]
 8004c0e:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8004c12:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004c16:	ab3b      	add	r3, sp, #236	; 0xec
 8004c18:	4680      	mov	r8, r0
 8004c1a:	2501      	movs	r5, #1
 8004c1c:	9012      	str	r0, [sp, #72]	; 0x48
 8004c1e:	4607      	mov	r7, r0
 8004c20:	900b      	str	r0, [sp, #44]	; 0x2c
 8004c22:	4606      	mov	r6, r0
 8004c24:	9307      	str	r3, [sp, #28]
 8004c26:	e308      	b.n	800523a <_vfprintf_r+0xa62>
 8004c28:	f04a 0a10 	orr.w	sl, sl, #16
 8004c2c:	f01a 0f20 	tst.w	sl, #32
 8004c30:	d01f      	beq.n	8004c72 <_vfprintf_r+0x49a>
 8004c32:	3607      	adds	r6, #7
 8004c34:	f026 0607 	bic.w	r6, r6, #7
 8004c38:	f106 0308 	add.w	r3, r6, #8
 8004c3c:	930d      	str	r3, [sp, #52]	; 0x34
 8004c3e:	e9d6 6700 	ldrd	r6, r7, [r6]
 8004c42:	2e00      	cmp	r6, #0
 8004c44:	f177 0300 	sbcs.w	r3, r7, #0
 8004c48:	da05      	bge.n	8004c56 <_vfprintf_r+0x47e>
 8004c4a:	232d      	movs	r3, #45	; 0x2d
 8004c4c:	4276      	negs	r6, r6
 8004c4e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004c52:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004c56:	1c6b      	adds	r3, r5, #1
 8004c58:	f040 83fd 	bne.w	8005456 <_vfprintf_r+0xc7e>
 8004c5c:	2f00      	cmp	r7, #0
 8004c5e:	bf08      	it	eq
 8004c60:	2e0a      	cmpeq	r6, #10
 8004c62:	f080 8425 	bcs.w	80054b0 <_vfprintf_r+0xcd8>
 8004c66:	3630      	adds	r6, #48	; 0x30
 8004c68:	ab54      	add	r3, sp, #336	; 0x150
 8004c6a:	f803 6d01 	strb.w	r6, [r3, #-1]!
 8004c6e:	f000 bc15 	b.w	800549c <_vfprintf_r+0xcc4>
 8004c72:	1d33      	adds	r3, r6, #4
 8004c74:	f01a 0f10 	tst.w	sl, #16
 8004c78:	930d      	str	r3, [sp, #52]	; 0x34
 8004c7a:	d002      	beq.n	8004c82 <_vfprintf_r+0x4aa>
 8004c7c:	6836      	ldr	r6, [r6, #0]
 8004c7e:	17f7      	asrs	r7, r6, #31
 8004c80:	e7df      	b.n	8004c42 <_vfprintf_r+0x46a>
 8004c82:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004c86:	6836      	ldr	r6, [r6, #0]
 8004c88:	d001      	beq.n	8004c8e <_vfprintf_r+0x4b6>
 8004c8a:	b236      	sxth	r6, r6
 8004c8c:	e7f7      	b.n	8004c7e <_vfprintf_r+0x4a6>
 8004c8e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004c92:	bf18      	it	ne
 8004c94:	b276      	sxtbne	r6, r6
 8004c96:	e7f2      	b.n	8004c7e <_vfprintf_r+0x4a6>
 8004c98:	3607      	adds	r6, #7
 8004c9a:	f026 0607 	bic.w	r6, r6, #7
 8004c9e:	f106 0308 	add.w	r3, r6, #8
 8004ca2:	930d      	str	r3, [sp, #52]	; 0x34
 8004ca4:	6833      	ldr	r3, [r6, #0]
 8004ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8004caa:	9314      	str	r3, [sp, #80]	; 0x50
 8004cac:	6873      	ldr	r3, [r6, #4]
 8004cae:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004cb0:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8004cb4:	9313      	str	r3, [sp, #76]	; 0x4c
 8004cb6:	4638      	mov	r0, r7
 8004cb8:	4b37      	ldr	r3, [pc, #220]	; (8004d98 <_vfprintf_r+0x5c0>)
 8004cba:	4631      	mov	r1, r6
 8004cbc:	f7fb fea6 	bl	8000a0c <__aeabi_dcmpun>
 8004cc0:	bb08      	cbnz	r0, 8004d06 <_vfprintf_r+0x52e>
 8004cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8004cc6:	4b34      	ldr	r3, [pc, #208]	; (8004d98 <_vfprintf_r+0x5c0>)
 8004cc8:	4638      	mov	r0, r7
 8004cca:	4631      	mov	r1, r6
 8004ccc:	f7fb fe80 	bl	80009d0 <__aeabi_dcmple>
 8004cd0:	b9c8      	cbnz	r0, 8004d06 <_vfprintf_r+0x52e>
 8004cd2:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004cd6:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8004cda:	f7fb fe6f 	bl	80009bc <__aeabi_dcmplt>
 8004cde:	b110      	cbz	r0, 8004ce6 <_vfprintf_r+0x50e>
 8004ce0:	232d      	movs	r3, #45	; 0x2d
 8004ce2:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004ce6:	4a2d      	ldr	r2, [pc, #180]	; (8004d9c <_vfprintf_r+0x5c4>)
 8004ce8:	4b2d      	ldr	r3, [pc, #180]	; (8004da0 <_vfprintf_r+0x5c8>)
 8004cea:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004cec:	f04f 0800 	mov.w	r8, #0
 8004cf0:	2947      	cmp	r1, #71	; 0x47
 8004cf2:	bfd8      	it	le
 8004cf4:	461a      	movle	r2, r3
 8004cf6:	2503      	movs	r5, #3
 8004cf8:	9207      	str	r2, [sp, #28]
 8004cfa:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004cfe:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8004d02:	f000 bc19 	b.w	8005538 <_vfprintf_r+0xd60>
 8004d06:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8004d0a:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8004d0e:	f7fb fe7d 	bl	8000a0c <__aeabi_dcmpun>
 8004d12:	4680      	mov	r8, r0
 8004d14:	b140      	cbz	r0, 8004d28 <_vfprintf_r+0x550>
 8004d16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004d18:	4a22      	ldr	r2, [pc, #136]	; (8004da4 <_vfprintf_r+0x5cc>)
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	bfbc      	itt	lt
 8004d1e:	232d      	movlt	r3, #45	; 0x2d
 8004d20:	f88d 3083 	strblt.w	r3, [sp, #131]	; 0x83
 8004d24:	4b20      	ldr	r3, [pc, #128]	; (8004da8 <_vfprintf_r+0x5d0>)
 8004d26:	e7e0      	b.n	8004cea <_vfprintf_r+0x512>
 8004d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d2a:	f023 0320 	bic.w	r3, r3, #32
 8004d2e:	2b41      	cmp	r3, #65	; 0x41
 8004d30:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d32:	d13b      	bne.n	8004dac <_vfprintf_r+0x5d4>
 8004d34:	2330      	movs	r3, #48	; 0x30
 8004d36:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8004d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d3c:	f04a 0a02 	orr.w	sl, sl, #2
 8004d40:	2b61      	cmp	r3, #97	; 0x61
 8004d42:	bf14      	ite	ne
 8004d44:	2358      	movne	r3, #88	; 0x58
 8004d46:	2378      	moveq	r3, #120	; 0x78
 8004d48:	2d63      	cmp	r5, #99	; 0x63
 8004d4a:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8004d4e:	f340 811b 	ble.w	8004f88 <_vfprintf_r+0x7b0>
 8004d52:	1c69      	adds	r1, r5, #1
 8004d54:	4658      	mov	r0, fp
 8004d56:	f002 f95f 	bl	8007018 <_malloc_r>
 8004d5a:	9007      	str	r0, [sp, #28]
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	f040 8116 	bne.w	8004f8e <_vfprintf_r+0x7b6>
 8004d62:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d6a:	f8a9 300c 	strh.w	r3, [r9, #12]
 8004d6e:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8004d72:	07d8      	lsls	r0, r3, #31
 8004d74:	d407      	bmi.n	8004d86 <_vfprintf_r+0x5ae>
 8004d76:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004d7a:	0599      	lsls	r1, r3, #22
 8004d7c:	d403      	bmi.n	8004d86 <_vfprintf_r+0x5ae>
 8004d7e:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8004d82:	f002 f8dc 	bl	8006f3e <__retarget_lock_release_recursive>
 8004d86:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004d8a:	065a      	lsls	r2, r3, #25
 8004d8c:	f57f ad8e 	bpl.w	80048ac <_vfprintf_r+0xd4>
 8004d90:	e56d      	b.n	800486e <_vfprintf_r+0x96>
 8004d92:	bf00      	nop
 8004d94:	08008a41 	.word	0x08008a41
 8004d98:	7fefffff 	.word	0x7fefffff
 8004d9c:	08008a24 	.word	0x08008a24
 8004da0:	08008a20 	.word	0x08008a20
 8004da4:	08008a2c 	.word	0x08008a2c
 8004da8:	08008a28 	.word	0x08008a28
 8004dac:	1c6a      	adds	r2, r5, #1
 8004dae:	f000 80f1 	beq.w	8004f94 <_vfprintf_r+0x7bc>
 8004db2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004db4:	2b47      	cmp	r3, #71	; 0x47
 8004db6:	d102      	bne.n	8004dbe <_vfprintf_r+0x5e6>
 8004db8:	2d00      	cmp	r5, #0
 8004dba:	f000 80ed 	beq.w	8004f98 <_vfprintf_r+0x7c0>
 8004dbe:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8004dc2:	9315      	str	r3, [sp, #84]	; 0x54
 8004dc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004dc6:	1e1e      	subs	r6, r3, #0
 8004dc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004dca:	9308      	str	r3, [sp, #32]
 8004dcc:	bfb7      	itett	lt
 8004dce:	4633      	movlt	r3, r6
 8004dd0:	2300      	movge	r3, #0
 8004dd2:	f103 4600 	addlt.w	r6, r3, #2147483648	; 0x80000000
 8004dd6:	232d      	movlt	r3, #45	; 0x2d
 8004dd8:	9319      	str	r3, [sp, #100]	; 0x64
 8004dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ddc:	2b41      	cmp	r3, #65	; 0x41
 8004dde:	f040 80ec 	bne.w	8004fba <_vfprintf_r+0x7e2>
 8004de2:	aa22      	add	r2, sp, #136	; 0x88
 8004de4:	9808      	ldr	r0, [sp, #32]
 8004de6:	4631      	mov	r1, r6
 8004de8:	f002 fe24 	bl	8007a34 <frexp>
 8004dec:	2200      	movs	r2, #0
 8004dee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004df2:	f7fb fb71 	bl	80004d8 <__aeabi_dmul>
 8004df6:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004dfa:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004dfe:	f7fb fdd3 	bl	80009a8 <__aeabi_dcmpeq>
 8004e02:	b108      	cbz	r0, 8004e08 <_vfprintf_r+0x630>
 8004e04:	2301      	movs	r3, #1
 8004e06:	9322      	str	r3, [sp, #136]	; 0x88
 8004e08:	4fa7      	ldr	r7, [pc, #668]	; (80050a8 <_vfprintf_r+0x8d0>)
 8004e0a:	4ba8      	ldr	r3, [pc, #672]	; (80050ac <_vfprintf_r+0x8d4>)
 8004e0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e0e:	9e07      	ldr	r6, [sp, #28]
 8004e10:	2a61      	cmp	r2, #97	; 0x61
 8004e12:	bf08      	it	eq
 8004e14:	461f      	moveq	r7, r3
 8004e16:	9712      	str	r7, [sp, #72]	; 0x48
 8004e18:	1e6f      	subs	r7, r5, #1
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004e20:	4ba3      	ldr	r3, [pc, #652]	; (80050b0 <_vfprintf_r+0x8d8>)
 8004e22:	f7fb fb59 	bl	80004d8 <__aeabi_dmul>
 8004e26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004e2a:	f7fb fe05 	bl	8000a38 <__aeabi_d2iz>
 8004e2e:	901e      	str	r0, [sp, #120]	; 0x78
 8004e30:	f7fb fae8 	bl	8000404 <__aeabi_i2d>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004e3c:	f7fb f994 	bl	8000168 <__aeabi_dsub>
 8004e40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e42:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004e44:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004e48:	5c9b      	ldrb	r3, [r3, r2]
 8004e4a:	971f      	str	r7, [sp, #124]	; 0x7c
 8004e4c:	f806 3b01 	strb.w	r3, [r6], #1
 8004e50:	1c7b      	adds	r3, r7, #1
 8004e52:	d006      	beq.n	8004e62 <_vfprintf_r+0x68a>
 8004e54:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004e58:	3f01      	subs	r7, #1
 8004e5a:	f7fb fda5 	bl	80009a8 <__aeabi_dcmpeq>
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	d0db      	beq.n	8004e1a <_vfprintf_r+0x642>
 8004e62:	2200      	movs	r2, #0
 8004e64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004e68:	4b92      	ldr	r3, [pc, #584]	; (80050b4 <_vfprintf_r+0x8dc>)
 8004e6a:	f7fb fdc5 	bl	80009f8 <__aeabi_dcmpgt>
 8004e6e:	b960      	cbnz	r0, 8004e8a <_vfprintf_r+0x6b2>
 8004e70:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004e74:	2200      	movs	r2, #0
 8004e76:	4b8f      	ldr	r3, [pc, #572]	; (80050b4 <_vfprintf_r+0x8dc>)
 8004e78:	f7fb fd96 	bl	80009a8 <__aeabi_dcmpeq>
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	f000 8097 	beq.w	8004fb0 <_vfprintf_r+0x7d8>
 8004e82:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004e84:	07df      	lsls	r7, r3, #31
 8004e86:	f140 8093 	bpl.w	8004fb0 <_vfprintf_r+0x7d8>
 8004e8a:	2030      	movs	r0, #48	; 0x30
 8004e8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e8e:	9626      	str	r6, [sp, #152]	; 0x98
 8004e90:	7bd9      	ldrb	r1, [r3, #15]
 8004e92:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004e94:	1e53      	subs	r3, r2, #1
 8004e96:	9326      	str	r3, [sp, #152]	; 0x98
 8004e98:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8004e9c:	428b      	cmp	r3, r1
 8004e9e:	d07e      	beq.n	8004f9e <_vfprintf_r+0x7c6>
 8004ea0:	2b39      	cmp	r3, #57	; 0x39
 8004ea2:	bf0b      	itete	eq
 8004ea4:	9b12      	ldreq	r3, [sp, #72]	; 0x48
 8004ea6:	3301      	addne	r3, #1
 8004ea8:	7a9b      	ldrbeq	r3, [r3, #10]
 8004eaa:	b2db      	uxtbne	r3, r3
 8004eac:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004eb0:	4633      	mov	r3, r6
 8004eb2:	9a07      	ldr	r2, [sp, #28]
 8004eb4:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8004eb6:	1a9b      	subs	r3, r3, r2
 8004eb8:	9308      	str	r3, [sp, #32]
 8004eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ebc:	2b47      	cmp	r3, #71	; 0x47
 8004ebe:	f040 80c8 	bne.w	8005052 <_vfprintf_r+0x87a>
 8004ec2:	1cf0      	adds	r0, r6, #3
 8004ec4:	db02      	blt.n	8004ecc <_vfprintf_r+0x6f4>
 8004ec6:	42b5      	cmp	r5, r6
 8004ec8:	f280 80f6 	bge.w	80050b8 <_vfprintf_r+0x8e0>
 8004ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ece:	3b02      	subs	r3, #2
 8004ed0:	930a      	str	r3, [sp, #40]	; 0x28
 8004ed2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004ed4:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8004ed8:	f021 0120 	bic.w	r1, r1, #32
 8004edc:	2941      	cmp	r1, #65	; 0x41
 8004ede:	bf08      	it	eq
 8004ee0:	320f      	addeq	r2, #15
 8004ee2:	f106 33ff 	add.w	r3, r6, #4294967295
 8004ee6:	bf06      	itte	eq
 8004ee8:	b2d2      	uxtbeq	r2, r2
 8004eea:	2101      	moveq	r1, #1
 8004eec:	2100      	movne	r1, #0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8004ef4:	bfb4      	ite	lt
 8004ef6:	222d      	movlt	r2, #45	; 0x2d
 8004ef8:	222b      	movge	r2, #43	; 0x2b
 8004efa:	9322      	str	r3, [sp, #136]	; 0x88
 8004efc:	bfb8      	it	lt
 8004efe:	f1c6 0301 	rsblt	r3, r6, #1
 8004f02:	2b09      	cmp	r3, #9
 8004f04:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8004f08:	f340 80ba 	ble.w	8005080 <_vfprintf_r+0x8a8>
 8004f0c:	250a      	movs	r5, #10
 8004f0e:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 8004f12:	fb93 f0f5 	sdiv	r0, r3, r5
 8004f16:	fb05 3310 	mls	r3, r5, r0, r3
 8004f1a:	2809      	cmp	r0, #9
 8004f1c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004f20:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004f24:	f102 31ff 	add.w	r1, r2, #4294967295
 8004f28:	4603      	mov	r3, r0
 8004f2a:	f300 80a2 	bgt.w	8005072 <_vfprintf_r+0x89a>
 8004f2e:	3330      	adds	r3, #48	; 0x30
 8004f30:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004f34:	3a02      	subs	r2, #2
 8004f36:	f10d 0392 	add.w	r3, sp, #146	; 0x92
 8004f3a:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 8004f3e:	4282      	cmp	r2, r0
 8004f40:	4619      	mov	r1, r3
 8004f42:	f0c0 8098 	bcc.w	8005076 <_vfprintf_r+0x89e>
 8004f46:	9a08      	ldr	r2, [sp, #32]
 8004f48:	ab24      	add	r3, sp, #144	; 0x90
 8004f4a:	1acb      	subs	r3, r1, r3
 8004f4c:	2a01      	cmp	r2, #1
 8004f4e:	931b      	str	r3, [sp, #108]	; 0x6c
 8004f50:	eb03 0502 	add.w	r5, r3, r2
 8004f54:	dc02      	bgt.n	8004f5c <_vfprintf_r+0x784>
 8004f56:	f01a 0f01 	tst.w	sl, #1
 8004f5a:	d001      	beq.n	8004f60 <_vfprintf_r+0x788>
 8004f5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f5e:	441d      	add	r5, r3
 8004f60:	2700      	movs	r7, #0
 8004f62:	463e      	mov	r6, r7
 8004f64:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8004f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f6c:	9315      	str	r3, [sp, #84]	; 0x54
 8004f6e:	970b      	str	r7, [sp, #44]	; 0x2c
 8004f70:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f000 8314 	beq.w	80055a0 <_vfprintf_r+0xdc8>
 8004f78:	232d      	movs	r3, #45	; 0x2d
 8004f7a:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004f7e:	2300      	movs	r3, #0
 8004f80:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8004f84:	9312      	str	r3, [sp, #72]	; 0x48
 8004f86:	e158      	b.n	800523a <_vfprintf_r+0xa62>
 8004f88:	ab3b      	add	r3, sp, #236	; 0xec
 8004f8a:	9307      	str	r3, [sp, #28]
 8004f8c:	e717      	b.n	8004dbe <_vfprintf_r+0x5e6>
 8004f8e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004f92:	e714      	b.n	8004dbe <_vfprintf_r+0x5e6>
 8004f94:	2506      	movs	r5, #6
 8004f96:	e712      	b.n	8004dbe <_vfprintf_r+0x5e6>
 8004f98:	46a8      	mov	r8, r5
 8004f9a:	2501      	movs	r5, #1
 8004f9c:	e70f      	b.n	8004dbe <_vfprintf_r+0x5e6>
 8004f9e:	f802 0c01 	strb.w	r0, [r2, #-1]
 8004fa2:	e776      	b.n	8004e92 <_vfprintf_r+0x6ba>
 8004fa4:	f803 1b01 	strb.w	r1, [r3], #1
 8004fa8:	1af2      	subs	r2, r6, r3
 8004faa:	2a00      	cmp	r2, #0
 8004fac:	dafa      	bge.n	8004fa4 <_vfprintf_r+0x7cc>
 8004fae:	e780      	b.n	8004eb2 <_vfprintf_r+0x6da>
 8004fb0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004fb2:	4633      	mov	r3, r6
 8004fb4:	2130      	movs	r1, #48	; 0x30
 8004fb6:	4416      	add	r6, r2
 8004fb8:	e7f6      	b.n	8004fa8 <_vfprintf_r+0x7d0>
 8004fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fbc:	2b46      	cmp	r3, #70	; 0x46
 8004fbe:	d004      	beq.n	8004fca <_vfprintf_r+0x7f2>
 8004fc0:	2b45      	cmp	r3, #69	; 0x45
 8004fc2:	d140      	bne.n	8005046 <_vfprintf_r+0x86e>
 8004fc4:	1c6f      	adds	r7, r5, #1
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e001      	b.n	8004fce <_vfprintf_r+0x7f6>
 8004fca:	462f      	mov	r7, r5
 8004fcc:	2303      	movs	r3, #3
 8004fce:	aa26      	add	r2, sp, #152	; 0x98
 8004fd0:	9204      	str	r2, [sp, #16]
 8004fd2:	aa23      	add	r2, sp, #140	; 0x8c
 8004fd4:	9203      	str	r2, [sp, #12]
 8004fd6:	aa22      	add	r2, sp, #136	; 0x88
 8004fd8:	e9cd 7201 	strd	r7, r2, [sp, #4]
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	9a08      	ldr	r2, [sp, #32]
 8004fe0:	4633      	mov	r3, r6
 8004fe2:	4658      	mov	r0, fp
 8004fe4:	f000 ff94 	bl	8005f10 <_dtoa_r>
 8004fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fea:	9007      	str	r0, [sp, #28]
 8004fec:	2b47      	cmp	r3, #71	; 0x47
 8004fee:	d102      	bne.n	8004ff6 <_vfprintf_r+0x81e>
 8004ff0:	f01a 0f01 	tst.w	sl, #1
 8004ff4:	d02b      	beq.n	800504e <_vfprintf_r+0x876>
 8004ff6:	9b07      	ldr	r3, [sp, #28]
 8004ff8:	443b      	add	r3, r7
 8004ffa:	9312      	str	r3, [sp, #72]	; 0x48
 8004ffc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ffe:	2b46      	cmp	r3, #70	; 0x46
 8005000:	d111      	bne.n	8005026 <_vfprintf_r+0x84e>
 8005002:	9b07      	ldr	r3, [sp, #28]
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	2b30      	cmp	r3, #48	; 0x30
 8005008:	d109      	bne.n	800501e <_vfprintf_r+0x846>
 800500a:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 800500e:	9808      	ldr	r0, [sp, #32]
 8005010:	4631      	mov	r1, r6
 8005012:	f7fb fcc9 	bl	80009a8 <__aeabi_dcmpeq>
 8005016:	b910      	cbnz	r0, 800501e <_vfprintf_r+0x846>
 8005018:	f1c7 0701 	rsb	r7, r7, #1
 800501c:	9722      	str	r7, [sp, #136]	; 0x88
 800501e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005020:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005022:	441a      	add	r2, r3
 8005024:	9212      	str	r2, [sp, #72]	; 0x48
 8005026:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 800502a:	9808      	ldr	r0, [sp, #32]
 800502c:	4631      	mov	r1, r6
 800502e:	f7fb fcbb 	bl	80009a8 <__aeabi_dcmpeq>
 8005032:	b950      	cbnz	r0, 800504a <_vfprintf_r+0x872>
 8005034:	2230      	movs	r2, #48	; 0x30
 8005036:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005038:	9912      	ldr	r1, [sp, #72]	; 0x48
 800503a:	4299      	cmp	r1, r3
 800503c:	d907      	bls.n	800504e <_vfprintf_r+0x876>
 800503e:	1c59      	adds	r1, r3, #1
 8005040:	9126      	str	r1, [sp, #152]	; 0x98
 8005042:	701a      	strb	r2, [r3, #0]
 8005044:	e7f7      	b.n	8005036 <_vfprintf_r+0x85e>
 8005046:	462f      	mov	r7, r5
 8005048:	e7bd      	b.n	8004fc6 <_vfprintf_r+0x7ee>
 800504a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800504c:	9326      	str	r3, [sp, #152]	; 0x98
 800504e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005050:	e72f      	b.n	8004eb2 <_vfprintf_r+0x6da>
 8005052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005054:	2b46      	cmp	r3, #70	; 0x46
 8005056:	f47f af3c 	bne.w	8004ed2 <_vfprintf_r+0x6fa>
 800505a:	2e00      	cmp	r6, #0
 800505c:	dd1d      	ble.n	800509a <_vfprintf_r+0x8c2>
 800505e:	b915      	cbnz	r5, 8005066 <_vfprintf_r+0x88e>
 8005060:	f01a 0f01 	tst.w	sl, #1
 8005064:	d03c      	beq.n	80050e0 <_vfprintf_r+0x908>
 8005066:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005068:	18f3      	adds	r3, r6, r3
 800506a:	441d      	add	r5, r3
 800506c:	2366      	movs	r3, #102	; 0x66
 800506e:	930a      	str	r3, [sp, #40]	; 0x28
 8005070:	e03b      	b.n	80050ea <_vfprintf_r+0x912>
 8005072:	460a      	mov	r2, r1
 8005074:	e74d      	b.n	8004f12 <_vfprintf_r+0x73a>
 8005076:	f812 1b01 	ldrb.w	r1, [r2], #1
 800507a:	f803 1b01 	strb.w	r1, [r3], #1
 800507e:	e75e      	b.n	8004f3e <_vfprintf_r+0x766>
 8005080:	b941      	cbnz	r1, 8005094 <_vfprintf_r+0x8bc>
 8005082:	2230      	movs	r2, #48	; 0x30
 8005084:	f88d 2092 	strb.w	r2, [sp, #146]	; 0x92
 8005088:	f10d 0293 	add.w	r2, sp, #147	; 0x93
 800508c:	3330      	adds	r3, #48	; 0x30
 800508e:	1c51      	adds	r1, r2, #1
 8005090:	7013      	strb	r3, [r2, #0]
 8005092:	e758      	b.n	8004f46 <_vfprintf_r+0x76e>
 8005094:	f10d 0292 	add.w	r2, sp, #146	; 0x92
 8005098:	e7f8      	b.n	800508c <_vfprintf_r+0x8b4>
 800509a:	b915      	cbnz	r5, 80050a2 <_vfprintf_r+0x8ca>
 800509c:	f01a 0f01 	tst.w	sl, #1
 80050a0:	d020      	beq.n	80050e4 <_vfprintf_r+0x90c>
 80050a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050a4:	3301      	adds	r3, #1
 80050a6:	e7e0      	b.n	800506a <_vfprintf_r+0x892>
 80050a8:	08008a41 	.word	0x08008a41
 80050ac:	08008a30 	.word	0x08008a30
 80050b0:	40300000 	.word	0x40300000
 80050b4:	3fe00000 	.word	0x3fe00000
 80050b8:	9b08      	ldr	r3, [sp, #32]
 80050ba:	42b3      	cmp	r3, r6
 80050bc:	dc06      	bgt.n	80050cc <_vfprintf_r+0x8f4>
 80050be:	f01a 0f01 	tst.w	sl, #1
 80050c2:	d025      	beq.n	8005110 <_vfprintf_r+0x938>
 80050c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050c6:	18f5      	adds	r5, r6, r3
 80050c8:	2367      	movs	r3, #103	; 0x67
 80050ca:	e7d0      	b.n	800506e <_vfprintf_r+0x896>
 80050cc:	9b08      	ldr	r3, [sp, #32]
 80050ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80050d0:	2e00      	cmp	r6, #0
 80050d2:	eb03 0502 	add.w	r5, r3, r2
 80050d6:	dcf7      	bgt.n	80050c8 <_vfprintf_r+0x8f0>
 80050d8:	f1c6 0301 	rsb	r3, r6, #1
 80050dc:	441d      	add	r5, r3
 80050de:	e7f3      	b.n	80050c8 <_vfprintf_r+0x8f0>
 80050e0:	4635      	mov	r5, r6
 80050e2:	e7c3      	b.n	800506c <_vfprintf_r+0x894>
 80050e4:	2366      	movs	r3, #102	; 0x66
 80050e6:	2501      	movs	r5, #1
 80050e8:	930a      	str	r3, [sp, #40]	; 0x28
 80050ea:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80050ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80050f0:	d01f      	beq.n	8005132 <_vfprintf_r+0x95a>
 80050f2:	2700      	movs	r7, #0
 80050f4:	2e00      	cmp	r6, #0
 80050f6:	970b      	str	r7, [sp, #44]	; 0x2c
 80050f8:	f77f af3a 	ble.w	8004f70 <_vfprintf_r+0x798>
 80050fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	2bff      	cmp	r3, #255	; 0xff
 8005102:	d107      	bne.n	8005114 <_vfprintf_r+0x93c>
 8005104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005106:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005108:	443b      	add	r3, r7
 800510a:	fb02 5503 	mla	r5, r2, r3, r5
 800510e:	e72f      	b.n	8004f70 <_vfprintf_r+0x798>
 8005110:	4635      	mov	r5, r6
 8005112:	e7d9      	b.n	80050c8 <_vfprintf_r+0x8f0>
 8005114:	42b3      	cmp	r3, r6
 8005116:	daf5      	bge.n	8005104 <_vfprintf_r+0x92c>
 8005118:	1af6      	subs	r6, r6, r3
 800511a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800511c:	785b      	ldrb	r3, [r3, #1]
 800511e:	b133      	cbz	r3, 800512e <_vfprintf_r+0x956>
 8005120:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005122:	3301      	adds	r3, #1
 8005124:	930b      	str	r3, [sp, #44]	; 0x2c
 8005126:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005128:	3301      	adds	r3, #1
 800512a:	930c      	str	r3, [sp, #48]	; 0x30
 800512c:	e7e6      	b.n	80050fc <_vfprintf_r+0x924>
 800512e:	3701      	adds	r7, #1
 8005130:	e7e4      	b.n	80050fc <_vfprintf_r+0x924>
 8005132:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8005134:	e71c      	b.n	8004f70 <_vfprintf_r+0x798>
 8005136:	4632      	mov	r2, r6
 8005138:	f852 3b04 	ldr.w	r3, [r2], #4
 800513c:	f01a 0f20 	tst.w	sl, #32
 8005140:	920d      	str	r2, [sp, #52]	; 0x34
 8005142:	d009      	beq.n	8005158 <_vfprintf_r+0x980>
 8005144:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005146:	4610      	mov	r0, r2
 8005148:	17d1      	asrs	r1, r2, #31
 800514a:	e9c3 0100 	strd	r0, r1, [r3]
 800514e:	e9dd 630d 	ldrd	r6, r3, [sp, #52]	; 0x34
 8005152:	9307      	str	r3, [sp, #28]
 8005154:	f7ff bbbe 	b.w	80048d4 <_vfprintf_r+0xfc>
 8005158:	f01a 0f10 	tst.w	sl, #16
 800515c:	d002      	beq.n	8005164 <_vfprintf_r+0x98c>
 800515e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005160:	601a      	str	r2, [r3, #0]
 8005162:	e7f4      	b.n	800514e <_vfprintf_r+0x976>
 8005164:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005168:	d002      	beq.n	8005170 <_vfprintf_r+0x998>
 800516a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800516c:	801a      	strh	r2, [r3, #0]
 800516e:	e7ee      	b.n	800514e <_vfprintf_r+0x976>
 8005170:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005174:	d0f3      	beq.n	800515e <_vfprintf_r+0x986>
 8005176:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005178:	701a      	strb	r2, [r3, #0]
 800517a:	e7e8      	b.n	800514e <_vfprintf_r+0x976>
 800517c:	f04a 0a10 	orr.w	sl, sl, #16
 8005180:	f01a 0f20 	tst.w	sl, #32
 8005184:	d01e      	beq.n	80051c4 <_vfprintf_r+0x9ec>
 8005186:	3607      	adds	r6, #7
 8005188:	f026 0607 	bic.w	r6, r6, #7
 800518c:	f106 0308 	add.w	r3, r6, #8
 8005190:	930d      	str	r3, [sp, #52]	; 0x34
 8005192:	e9d6 6700 	ldrd	r6, r7, [r6]
 8005196:	2300      	movs	r3, #0
 8005198:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800519c:	2200      	movs	r2, #0
 800519e:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
 80051a2:	1c6a      	adds	r2, r5, #1
 80051a4:	f000 815a 	beq.w	800545c <_vfprintf_r+0xc84>
 80051a8:	4652      	mov	r2, sl
 80051aa:	ea56 0107 	orrs.w	r1, r6, r7
 80051ae:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80051b2:	f040 8153 	bne.w	800545c <_vfprintf_r+0xc84>
 80051b6:	2d00      	cmp	r5, #0
 80051b8:	f000 81d9 	beq.w	800556e <_vfprintf_r+0xd96>
 80051bc:	2b01      	cmp	r3, #1
 80051be:	f040 8150 	bne.w	8005462 <_vfprintf_r+0xc8a>
 80051c2:	e550      	b.n	8004c66 <_vfprintf_r+0x48e>
 80051c4:	1d33      	adds	r3, r6, #4
 80051c6:	f01a 0f10 	tst.w	sl, #16
 80051ca:	930d      	str	r3, [sp, #52]	; 0x34
 80051cc:	d001      	beq.n	80051d2 <_vfprintf_r+0x9fa>
 80051ce:	6836      	ldr	r6, [r6, #0]
 80051d0:	e003      	b.n	80051da <_vfprintf_r+0xa02>
 80051d2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80051d6:	d002      	beq.n	80051de <_vfprintf_r+0xa06>
 80051d8:	8836      	ldrh	r6, [r6, #0]
 80051da:	2700      	movs	r7, #0
 80051dc:	e7db      	b.n	8005196 <_vfprintf_r+0x9be>
 80051de:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80051e2:	d0f4      	beq.n	80051ce <_vfprintf_r+0x9f6>
 80051e4:	7836      	ldrb	r6, [r6, #0]
 80051e6:	e7f8      	b.n	80051da <_vfprintf_r+0xa02>
 80051e8:	1d33      	adds	r3, r6, #4
 80051ea:	930d      	str	r3, [sp, #52]	; 0x34
 80051ec:	f647 0330 	movw	r3, #30768	; 0x7830
 80051f0:	2278      	movs	r2, #120	; 0x78
 80051f2:	f8ad 3084 	strh.w	r3, [sp, #132]	; 0x84
 80051f6:	4bab      	ldr	r3, [pc, #684]	; (80054a4 <_vfprintf_r+0xccc>)
 80051f8:	6836      	ldr	r6, [r6, #0]
 80051fa:	931c      	str	r3, [sp, #112]	; 0x70
 80051fc:	2700      	movs	r7, #0
 80051fe:	f04a 0a02 	orr.w	sl, sl, #2
 8005202:	2302      	movs	r3, #2
 8005204:	920a      	str	r2, [sp, #40]	; 0x28
 8005206:	e7c9      	b.n	800519c <_vfprintf_r+0x9c4>
 8005208:	1d33      	adds	r3, r6, #4
 800520a:	930d      	str	r3, [sp, #52]	; 0x34
 800520c:	6833      	ldr	r3, [r6, #0]
 800520e:	2600      	movs	r6, #0
 8005210:	1c69      	adds	r1, r5, #1
 8005212:	9307      	str	r3, [sp, #28]
 8005214:	f88d 6083 	strb.w	r6, [sp, #131]	; 0x83
 8005218:	f000 80e0 	beq.w	80053dc <_vfprintf_r+0xc04>
 800521c:	462a      	mov	r2, r5
 800521e:	4631      	mov	r1, r6
 8005220:	4618      	mov	r0, r3
 8005222:	f002 f92f 	bl	8007484 <memchr>
 8005226:	4680      	mov	r8, r0
 8005228:	2800      	cmp	r0, #0
 800522a:	f43f ad68 	beq.w	8004cfe <_vfprintf_r+0x526>
 800522e:	46b0      	mov	r8, r6
 8005230:	4637      	mov	r7, r6
 8005232:	9b07      	ldr	r3, [sp, #28]
 8005234:	9612      	str	r6, [sp, #72]	; 0x48
 8005236:	1ac5      	subs	r5, r0, r3
 8005238:	960b      	str	r6, [sp, #44]	; 0x2c
 800523a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800523c:	42ab      	cmp	r3, r5
 800523e:	bfb8      	it	lt
 8005240:	462b      	movlt	r3, r5
 8005242:	9315      	str	r3, [sp, #84]	; 0x54
 8005244:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8005248:	b113      	cbz	r3, 8005250 <_vfprintf_r+0xa78>
 800524a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800524c:	3301      	adds	r3, #1
 800524e:	9315      	str	r3, [sp, #84]	; 0x54
 8005250:	f01a 0302 	ands.w	r3, sl, #2
 8005254:	931e      	str	r3, [sp, #120]	; 0x78
 8005256:	bf1e      	ittt	ne
 8005258:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800525a:	3302      	addne	r3, #2
 800525c:	9315      	strne	r3, [sp, #84]	; 0x54
 800525e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8005262:	931f      	str	r3, [sp, #124]	; 0x7c
 8005264:	d121      	bne.n	80052aa <_vfprintf_r+0xad2>
 8005266:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005268:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800526a:	1a9b      	subs	r3, r3, r2
 800526c:	2b00      	cmp	r3, #0
 800526e:	9319      	str	r3, [sp, #100]	; 0x64
 8005270:	dd1b      	ble.n	80052aa <_vfprintf_r+0xad2>
 8005272:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005276:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005278:	3201      	adds	r2, #1
 800527a:	2810      	cmp	r0, #16
 800527c:	488a      	ldr	r0, [pc, #552]	; (80054a8 <_vfprintf_r+0xcd0>)
 800527e:	f104 0108 	add.w	r1, r4, #8
 8005282:	6020      	str	r0, [r4, #0]
 8005284:	f300 8190 	bgt.w	80055a8 <_vfprintf_r+0xdd0>
 8005288:	9819      	ldr	r0, [sp, #100]	; 0x64
 800528a:	2a07      	cmp	r2, #7
 800528c:	4403      	add	r3, r0
 800528e:	6060      	str	r0, [r4, #4]
 8005290:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005294:	f340 819d 	ble.w	80055d2 <_vfprintf_r+0xdfa>
 8005298:	aa28      	add	r2, sp, #160	; 0xa0
 800529a:	4649      	mov	r1, r9
 800529c:	4658      	mov	r0, fp
 800529e:	f002 fc70 	bl	8007b82 <__sprint_r>
 80052a2:	2800      	cmp	r0, #0
 80052a4:	f040 84c7 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80052a8:	ac2b      	add	r4, sp, #172	; 0xac
 80052aa:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 80052ae:	b173      	cbz	r3, 80052ce <_vfprintf_r+0xaf6>
 80052b0:	f10d 0383 	add.w	r3, sp, #131	; 0x83
 80052b4:	6023      	str	r3, [r4, #0]
 80052b6:	2301      	movs	r3, #1
 80052b8:	6063      	str	r3, [r4, #4]
 80052ba:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80052bc:	3301      	adds	r3, #1
 80052be:	932a      	str	r3, [sp, #168]	; 0xa8
 80052c0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80052c2:	3301      	adds	r3, #1
 80052c4:	2b07      	cmp	r3, #7
 80052c6:	9329      	str	r3, [sp, #164]	; 0xa4
 80052c8:	f300 8185 	bgt.w	80055d6 <_vfprintf_r+0xdfe>
 80052cc:	3408      	adds	r4, #8
 80052ce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80052d0:	b16b      	cbz	r3, 80052ee <_vfprintf_r+0xb16>
 80052d2:	ab21      	add	r3, sp, #132	; 0x84
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	2302      	movs	r3, #2
 80052d8:	6063      	str	r3, [r4, #4]
 80052da:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80052dc:	3302      	adds	r3, #2
 80052de:	932a      	str	r3, [sp, #168]	; 0xa8
 80052e0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80052e2:	3301      	adds	r3, #1
 80052e4:	2b07      	cmp	r3, #7
 80052e6:	9329      	str	r3, [sp, #164]	; 0xa4
 80052e8:	f300 817f 	bgt.w	80055ea <_vfprintf_r+0xe12>
 80052ec:	3408      	adds	r4, #8
 80052ee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80052f0:	2b80      	cmp	r3, #128	; 0x80
 80052f2:	d121      	bne.n	8005338 <_vfprintf_r+0xb60>
 80052f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80052f8:	1a9b      	subs	r3, r3, r2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	9319      	str	r3, [sp, #100]	; 0x64
 80052fe:	dd1b      	ble.n	8005338 <_vfprintf_r+0xb60>
 8005300:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005304:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005306:	3201      	adds	r2, #1
 8005308:	2810      	cmp	r0, #16
 800530a:	4868      	ldr	r0, [pc, #416]	; (80054ac <_vfprintf_r+0xcd4>)
 800530c:	f104 0108 	add.w	r1, r4, #8
 8005310:	6020      	str	r0, [r4, #0]
 8005312:	f300 8174 	bgt.w	80055fe <_vfprintf_r+0xe26>
 8005316:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005318:	2a07      	cmp	r2, #7
 800531a:	4403      	add	r3, r0
 800531c:	6060      	str	r0, [r4, #4]
 800531e:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005322:	f340 8181 	ble.w	8005628 <_vfprintf_r+0xe50>
 8005326:	aa28      	add	r2, sp, #160	; 0xa0
 8005328:	4649      	mov	r1, r9
 800532a:	4658      	mov	r0, fp
 800532c:	f002 fc29 	bl	8007b82 <__sprint_r>
 8005330:	2800      	cmp	r0, #0
 8005332:	f040 8480 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005336:	ac2b      	add	r4, sp, #172	; 0xac
 8005338:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800533a:	1b5b      	subs	r3, r3, r5
 800533c:	2b00      	cmp	r3, #0
 800533e:	9312      	str	r3, [sp, #72]	; 0x48
 8005340:	dd1b      	ble.n	800537a <_vfprintf_r+0xba2>
 8005342:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005346:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005348:	3201      	adds	r2, #1
 800534a:	2810      	cmp	r0, #16
 800534c:	4857      	ldr	r0, [pc, #348]	; (80054ac <_vfprintf_r+0xcd4>)
 800534e:	f104 0108 	add.w	r1, r4, #8
 8005352:	6020      	str	r0, [r4, #0]
 8005354:	f300 816a 	bgt.w	800562c <_vfprintf_r+0xe54>
 8005358:	9812      	ldr	r0, [sp, #72]	; 0x48
 800535a:	2a07      	cmp	r2, #7
 800535c:	4403      	add	r3, r0
 800535e:	6060      	str	r0, [r4, #4]
 8005360:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005364:	f340 8177 	ble.w	8005656 <_vfprintf_r+0xe7e>
 8005368:	aa28      	add	r2, sp, #160	; 0xa0
 800536a:	4649      	mov	r1, r9
 800536c:	4658      	mov	r0, fp
 800536e:	f002 fc08 	bl	8007b82 <__sprint_r>
 8005372:	2800      	cmp	r0, #0
 8005374:	f040 845f 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005378:	ac2b      	add	r4, sp, #172	; 0xac
 800537a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800537c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005380:	9312      	str	r3, [sp, #72]	; 0x48
 8005382:	f040 816a 	bne.w	800565a <_vfprintf_r+0xe82>
 8005386:	9b07      	ldr	r3, [sp, #28]
 8005388:	e9c4 3500 	strd	r3, r5, [r4]
 800538c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800538e:	441d      	add	r5, r3
 8005390:	952a      	str	r5, [sp, #168]	; 0xa8
 8005392:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005394:	3301      	adds	r3, #1
 8005396:	2b07      	cmp	r3, #7
 8005398:	9329      	str	r3, [sp, #164]	; 0xa4
 800539a:	f300 81a4 	bgt.w	80056e6 <_vfprintf_r+0xf0e>
 800539e:	3408      	adds	r4, #8
 80053a0:	f01a 0f04 	tst.w	sl, #4
 80053a4:	f040 8429 	bne.w	8005bfa <_vfprintf_r+0x1422>
 80053a8:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 80053ac:	9915      	ldr	r1, [sp, #84]	; 0x54
 80053ae:	428a      	cmp	r2, r1
 80053b0:	bfac      	ite	ge
 80053b2:	189b      	addge	r3, r3, r2
 80053b4:	185b      	addlt	r3, r3, r1
 80053b6:	9310      	str	r3, [sp, #64]	; 0x40
 80053b8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80053ba:	b13b      	cbz	r3, 80053cc <_vfprintf_r+0xbf4>
 80053bc:	aa28      	add	r2, sp, #160	; 0xa0
 80053be:	4649      	mov	r1, r9
 80053c0:	4658      	mov	r0, fp
 80053c2:	f002 fbde 	bl	8007b82 <__sprint_r>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	f040 8435 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80053cc:	2300      	movs	r3, #0
 80053ce:	9329      	str	r3, [sp, #164]	; 0xa4
 80053d0:	f1b8 0f00 	cmp.w	r8, #0
 80053d4:	f040 844b 	bne.w	8005c6e <_vfprintf_r+0x1496>
 80053d8:	ac2b      	add	r4, sp, #172	; 0xac
 80053da:	e6b8      	b.n	800514e <_vfprintf_r+0x976>
 80053dc:	9807      	ldr	r0, [sp, #28]
 80053de:	f7fa feb7 	bl	8000150 <strlen>
 80053e2:	46b0      	mov	r8, r6
 80053e4:	4605      	mov	r5, r0
 80053e6:	e48a      	b.n	8004cfe <_vfprintf_r+0x526>
 80053e8:	f04a 0a10 	orr.w	sl, sl, #16
 80053ec:	f01a 0f20 	tst.w	sl, #32
 80053f0:	d009      	beq.n	8005406 <_vfprintf_r+0xc2e>
 80053f2:	3607      	adds	r6, #7
 80053f4:	f026 0607 	bic.w	r6, r6, #7
 80053f8:	f106 0308 	add.w	r3, r6, #8
 80053fc:	930d      	str	r3, [sp, #52]	; 0x34
 80053fe:	e9d6 6700 	ldrd	r6, r7, [r6]
 8005402:	2301      	movs	r3, #1
 8005404:	e6ca      	b.n	800519c <_vfprintf_r+0x9c4>
 8005406:	1d33      	adds	r3, r6, #4
 8005408:	f01a 0f10 	tst.w	sl, #16
 800540c:	930d      	str	r3, [sp, #52]	; 0x34
 800540e:	d001      	beq.n	8005414 <_vfprintf_r+0xc3c>
 8005410:	6836      	ldr	r6, [r6, #0]
 8005412:	e003      	b.n	800541c <_vfprintf_r+0xc44>
 8005414:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005418:	d002      	beq.n	8005420 <_vfprintf_r+0xc48>
 800541a:	8836      	ldrh	r6, [r6, #0]
 800541c:	2700      	movs	r7, #0
 800541e:	e7f0      	b.n	8005402 <_vfprintf_r+0xc2a>
 8005420:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005424:	d0f4      	beq.n	8005410 <_vfprintf_r+0xc38>
 8005426:	7836      	ldrb	r6, [r6, #0]
 8005428:	e7f8      	b.n	800541c <_vfprintf_r+0xc44>
 800542a:	4b1e      	ldr	r3, [pc, #120]	; (80054a4 <_vfprintf_r+0xccc>)
 800542c:	f7ff bb4d 	b.w	8004aca <_vfprintf_r+0x2f2>
 8005430:	1d33      	adds	r3, r6, #4
 8005432:	f01a 0f10 	tst.w	sl, #16
 8005436:	930d      	str	r3, [sp, #52]	; 0x34
 8005438:	d001      	beq.n	800543e <_vfprintf_r+0xc66>
 800543a:	6836      	ldr	r6, [r6, #0]
 800543c:	e003      	b.n	8005446 <_vfprintf_r+0xc6e>
 800543e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005442:	d003      	beq.n	800544c <_vfprintf_r+0xc74>
 8005444:	8836      	ldrh	r6, [r6, #0]
 8005446:	2700      	movs	r7, #0
 8005448:	f7ff bb4c 	b.w	8004ae4 <_vfprintf_r+0x30c>
 800544c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005450:	d0f3      	beq.n	800543a <_vfprintf_r+0xc62>
 8005452:	7836      	ldrb	r6, [r6, #0]
 8005454:	e7f7      	b.n	8005446 <_vfprintf_r+0xc6e>
 8005456:	4652      	mov	r2, sl
 8005458:	2301      	movs	r3, #1
 800545a:	e6a6      	b.n	80051aa <_vfprintf_r+0x9d2>
 800545c:	2b01      	cmp	r3, #1
 800545e:	f43f abfd 	beq.w	8004c5c <_vfprintf_r+0x484>
 8005462:	2b02      	cmp	r3, #2
 8005464:	ab54      	add	r3, sp, #336	; 0x150
 8005466:	d06f      	beq.n	8005548 <_vfprintf_r+0xd70>
 8005468:	08f1      	lsrs	r1, r6, #3
 800546a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800546e:	1e5a      	subs	r2, r3, #1
 8005470:	08f8      	lsrs	r0, r7, #3
 8005472:	9207      	str	r2, [sp, #28]
 8005474:	4607      	mov	r7, r0
 8005476:	f006 0207 	and.w	r2, r6, #7
 800547a:	460e      	mov	r6, r1
 800547c:	3230      	adds	r2, #48	; 0x30
 800547e:	ea56 0107 	orrs.w	r1, r6, r7
 8005482:	f803 2c01 	strb.w	r2, [r3, #-1]
 8005486:	d10b      	bne.n	80054a0 <_vfprintf_r+0xcc8>
 8005488:	f01a 0f01 	tst.w	sl, #1
 800548c:	d04e      	beq.n	800552c <_vfprintf_r+0xd54>
 800548e:	2a30      	cmp	r2, #48	; 0x30
 8005490:	d04c      	beq.n	800552c <_vfprintf_r+0xd54>
 8005492:	2230      	movs	r2, #48	; 0x30
 8005494:	9907      	ldr	r1, [sp, #28]
 8005496:	3b02      	subs	r3, #2
 8005498:	f801 2c01 	strb.w	r2, [r1, #-1]
 800549c:	9307      	str	r3, [sp, #28]
 800549e:	e045      	b.n	800552c <_vfprintf_r+0xd54>
 80054a0:	9b07      	ldr	r3, [sp, #28]
 80054a2:	e7e1      	b.n	8005468 <_vfprintf_r+0xc90>
 80054a4:	08008a30 	.word	0x08008a30
 80054a8:	08008a54 	.word	0x08008a54
 80054ac:	08008a64 	.word	0x08008a64
 80054b0:	2300      	movs	r3, #0
 80054b2:	9308      	str	r3, [sp, #32]
 80054b4:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 80054b8:	f50d 78a8 	add.w	r8, sp, #336	; 0x150
 80054bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80054be:	f108 33ff 	add.w	r3, r8, #4294967295
 80054c2:	9307      	str	r3, [sp, #28]
 80054c4:	220a      	movs	r2, #10
 80054c6:	2300      	movs	r3, #0
 80054c8:	4630      	mov	r0, r6
 80054ca:	4639      	mov	r1, r7
 80054cc:	f7fb fd3a 	bl	8000f44 <__aeabi_uldivmod>
 80054d0:	9b08      	ldr	r3, [sp, #32]
 80054d2:	3230      	adds	r2, #48	; 0x30
 80054d4:	3301      	adds	r3, #1
 80054d6:	9308      	str	r3, [sp, #32]
 80054d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054da:	f808 2c01 	strb.w	r2, [r8, #-1]
 80054de:	b1d3      	cbz	r3, 8005516 <_vfprintf_r+0xd3e>
 80054e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054e2:	9a08      	ldr	r2, [sp, #32]
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d115      	bne.n	8005516 <_vfprintf_r+0xd3e>
 80054ea:	2aff      	cmp	r2, #255	; 0xff
 80054ec:	d013      	beq.n	8005516 <_vfprintf_r+0xd3e>
 80054ee:	2f00      	cmp	r7, #0
 80054f0:	bf08      	it	eq
 80054f2:	2e0a      	cmpeq	r6, #10
 80054f4:	d30f      	bcc.n	8005516 <_vfprintf_r+0xd3e>
 80054f6:	9b07      	ldr	r3, [sp, #28]
 80054f8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80054fa:	991d      	ldr	r1, [sp, #116]	; 0x74
 80054fc:	1a9b      	subs	r3, r3, r2
 80054fe:	4618      	mov	r0, r3
 8005500:	9307      	str	r3, [sp, #28]
 8005502:	f002 fb1c 	bl	8007b3e <strncpy>
 8005506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005508:	785b      	ldrb	r3, [r3, #1]
 800550a:	b11b      	cbz	r3, 8005514 <_vfprintf_r+0xd3c>
 800550c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800550e:	3301      	adds	r3, #1
 8005510:	930c      	str	r3, [sp, #48]	; 0x30
 8005512:	2300      	movs	r3, #0
 8005514:	9308      	str	r3, [sp, #32]
 8005516:	2300      	movs	r3, #0
 8005518:	4630      	mov	r0, r6
 800551a:	4639      	mov	r1, r7
 800551c:	220a      	movs	r2, #10
 800551e:	f7fb fd11 	bl	8000f44 <__aeabi_uldivmod>
 8005522:	4606      	mov	r6, r0
 8005524:	460f      	mov	r7, r1
 8005526:	ea56 0307 	orrs.w	r3, r6, r7
 800552a:	d10a      	bne.n	8005542 <_vfprintf_r+0xd6a>
 800552c:	f04f 0800 	mov.w	r8, #0
 8005530:	9a07      	ldr	r2, [sp, #28]
 8005532:	ab54      	add	r3, sp, #336	; 0x150
 8005534:	9512      	str	r5, [sp, #72]	; 0x48
 8005536:	1a9d      	subs	r5, r3, r2
 8005538:	4647      	mov	r7, r8
 800553a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800553e:	4646      	mov	r6, r8
 8005540:	e67b      	b.n	800523a <_vfprintf_r+0xa62>
 8005542:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005546:	e7ba      	b.n	80054be <_vfprintf_r+0xce6>
 8005548:	9307      	str	r3, [sp, #28]
 800554a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800554c:	f006 030f 	and.w	r3, r6, #15
 8005550:	5cd3      	ldrb	r3, [r2, r3]
 8005552:	9a07      	ldr	r2, [sp, #28]
 8005554:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8005558:	0933      	lsrs	r3, r6, #4
 800555a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800555e:	9207      	str	r2, [sp, #28]
 8005560:	093a      	lsrs	r2, r7, #4
 8005562:	461e      	mov	r6, r3
 8005564:	4617      	mov	r7, r2
 8005566:	ea56 0307 	orrs.w	r3, r6, r7
 800556a:	d1ee      	bne.n	800554a <_vfprintf_r+0xd72>
 800556c:	e7de      	b.n	800552c <_vfprintf_r+0xd54>
 800556e:	b94b      	cbnz	r3, 8005584 <_vfprintf_r+0xdac>
 8005570:	ab54      	add	r3, sp, #336	; 0x150
 8005572:	07d6      	lsls	r6, r2, #31
 8005574:	9307      	str	r3, [sp, #28]
 8005576:	d5d9      	bpl.n	800552c <_vfprintf_r+0xd54>
 8005578:	2330      	movs	r3, #48	; 0x30
 800557a:	9a07      	ldr	r2, [sp, #28]
 800557c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8005580:	4613      	mov	r3, r2
 8005582:	e78b      	b.n	800549c <_vfprintf_r+0xcc4>
 8005584:	ab54      	add	r3, sp, #336	; 0x150
 8005586:	e789      	b.n	800549c <_vfprintf_r+0xcc4>
 8005588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 8375 	beq.w	8005c7a <_vfprintf_r+0x14a2>
 8005590:	2000      	movs	r0, #0
 8005592:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8005596:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 800559a:	960d      	str	r6, [sp, #52]	; 0x34
 800559c:	f7ff bb3b 	b.w	8004c16 <_vfprintf_r+0x43e>
 80055a0:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80055a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055a6:	e4ed      	b.n	8004f84 <_vfprintf_r+0x7ac>
 80055a8:	2010      	movs	r0, #16
 80055aa:	2a07      	cmp	r2, #7
 80055ac:	4403      	add	r3, r0
 80055ae:	6060      	str	r0, [r4, #4]
 80055b0:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80055b4:	dd08      	ble.n	80055c8 <_vfprintf_r+0xdf0>
 80055b6:	aa28      	add	r2, sp, #160	; 0xa0
 80055b8:	4649      	mov	r1, r9
 80055ba:	4658      	mov	r0, fp
 80055bc:	f002 fae1 	bl	8007b82 <__sprint_r>
 80055c0:	2800      	cmp	r0, #0
 80055c2:	f040 8338 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80055c6:	a92b      	add	r1, sp, #172	; 0xac
 80055c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055ca:	460c      	mov	r4, r1
 80055cc:	3b10      	subs	r3, #16
 80055ce:	9319      	str	r3, [sp, #100]	; 0x64
 80055d0:	e64f      	b.n	8005272 <_vfprintf_r+0xa9a>
 80055d2:	460c      	mov	r4, r1
 80055d4:	e669      	b.n	80052aa <_vfprintf_r+0xad2>
 80055d6:	aa28      	add	r2, sp, #160	; 0xa0
 80055d8:	4649      	mov	r1, r9
 80055da:	4658      	mov	r0, fp
 80055dc:	f002 fad1 	bl	8007b82 <__sprint_r>
 80055e0:	2800      	cmp	r0, #0
 80055e2:	f040 8328 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80055e6:	ac2b      	add	r4, sp, #172	; 0xac
 80055e8:	e671      	b.n	80052ce <_vfprintf_r+0xaf6>
 80055ea:	aa28      	add	r2, sp, #160	; 0xa0
 80055ec:	4649      	mov	r1, r9
 80055ee:	4658      	mov	r0, fp
 80055f0:	f002 fac7 	bl	8007b82 <__sprint_r>
 80055f4:	2800      	cmp	r0, #0
 80055f6:	f040 831e 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80055fa:	ac2b      	add	r4, sp, #172	; 0xac
 80055fc:	e677      	b.n	80052ee <_vfprintf_r+0xb16>
 80055fe:	2010      	movs	r0, #16
 8005600:	2a07      	cmp	r2, #7
 8005602:	4403      	add	r3, r0
 8005604:	6060      	str	r0, [r4, #4]
 8005606:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800560a:	dd08      	ble.n	800561e <_vfprintf_r+0xe46>
 800560c:	aa28      	add	r2, sp, #160	; 0xa0
 800560e:	4649      	mov	r1, r9
 8005610:	4658      	mov	r0, fp
 8005612:	f002 fab6 	bl	8007b82 <__sprint_r>
 8005616:	2800      	cmp	r0, #0
 8005618:	f040 830d 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800561c:	a92b      	add	r1, sp, #172	; 0xac
 800561e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005620:	460c      	mov	r4, r1
 8005622:	3b10      	subs	r3, #16
 8005624:	9319      	str	r3, [sp, #100]	; 0x64
 8005626:	e66b      	b.n	8005300 <_vfprintf_r+0xb28>
 8005628:	460c      	mov	r4, r1
 800562a:	e685      	b.n	8005338 <_vfprintf_r+0xb60>
 800562c:	2010      	movs	r0, #16
 800562e:	2a07      	cmp	r2, #7
 8005630:	4403      	add	r3, r0
 8005632:	6060      	str	r0, [r4, #4]
 8005634:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005638:	dd08      	ble.n	800564c <_vfprintf_r+0xe74>
 800563a:	aa28      	add	r2, sp, #160	; 0xa0
 800563c:	4649      	mov	r1, r9
 800563e:	4658      	mov	r0, fp
 8005640:	f002 fa9f 	bl	8007b82 <__sprint_r>
 8005644:	2800      	cmp	r0, #0
 8005646:	f040 82f6 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800564a:	a92b      	add	r1, sp, #172	; 0xac
 800564c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800564e:	460c      	mov	r4, r1
 8005650:	3b10      	subs	r3, #16
 8005652:	9312      	str	r3, [sp, #72]	; 0x48
 8005654:	e675      	b.n	8005342 <_vfprintf_r+0xb6a>
 8005656:	460c      	mov	r4, r1
 8005658:	e68f      	b.n	800537a <_vfprintf_r+0xba2>
 800565a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800565c:	2b65      	cmp	r3, #101	; 0x65
 800565e:	f340 8237 	ble.w	8005ad0 <_vfprintf_r+0x12f8>
 8005662:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005666:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 800566a:	f7fb f99d 	bl	80009a8 <__aeabi_dcmpeq>
 800566e:	2800      	cmp	r0, #0
 8005670:	d069      	beq.n	8005746 <_vfprintf_r+0xf6e>
 8005672:	4b6f      	ldr	r3, [pc, #444]	; (8005830 <_vfprintf_r+0x1058>)
 8005674:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	2301      	movs	r3, #1
 800567a:	441d      	add	r5, r3
 800567c:	6063      	str	r3, [r4, #4]
 800567e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005680:	952a      	str	r5, [sp, #168]	; 0xa8
 8005682:	3301      	adds	r3, #1
 8005684:	2b07      	cmp	r3, #7
 8005686:	9329      	str	r3, [sp, #164]	; 0xa4
 8005688:	dc37      	bgt.n	80056fa <_vfprintf_r+0xf22>
 800568a:	3408      	adds	r4, #8
 800568c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800568e:	9a08      	ldr	r2, [sp, #32]
 8005690:	4293      	cmp	r3, r2
 8005692:	db03      	blt.n	800569c <_vfprintf_r+0xec4>
 8005694:	f01a 0f01 	tst.w	sl, #1
 8005698:	f43f ae82 	beq.w	80053a0 <_vfprintf_r+0xbc8>
 800569c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800569e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80056a0:	6023      	str	r3, [r4, #0]
 80056a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80056a4:	6063      	str	r3, [r4, #4]
 80056a6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80056a8:	4413      	add	r3, r2
 80056aa:	932a      	str	r3, [sp, #168]	; 0xa8
 80056ac:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80056ae:	3301      	adds	r3, #1
 80056b0:	2b07      	cmp	r3, #7
 80056b2:	9329      	str	r3, [sp, #164]	; 0xa4
 80056b4:	dc2b      	bgt.n	800570e <_vfprintf_r+0xf36>
 80056b6:	3408      	adds	r4, #8
 80056b8:	9b08      	ldr	r3, [sp, #32]
 80056ba:	1e5d      	subs	r5, r3, #1
 80056bc:	2d00      	cmp	r5, #0
 80056be:	f77f ae6f 	ble.w	80053a0 <_vfprintf_r+0xbc8>
 80056c2:	2710      	movs	r7, #16
 80056c4:	4e5b      	ldr	r6, [pc, #364]	; (8005834 <_vfprintf_r+0x105c>)
 80056c6:	2d10      	cmp	r5, #16
 80056c8:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80056cc:	f104 0108 	add.w	r1, r4, #8
 80056d0:	f103 0301 	add.w	r3, r3, #1
 80056d4:	6026      	str	r6, [r4, #0]
 80056d6:	dc24      	bgt.n	8005722 <_vfprintf_r+0xf4a>
 80056d8:	6065      	str	r5, [r4, #4]
 80056da:	2b07      	cmp	r3, #7
 80056dc:	4415      	add	r5, r2
 80056de:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 80056e2:	f340 8287 	ble.w	8005bf4 <_vfprintf_r+0x141c>
 80056e6:	aa28      	add	r2, sp, #160	; 0xa0
 80056e8:	4649      	mov	r1, r9
 80056ea:	4658      	mov	r0, fp
 80056ec:	f002 fa49 	bl	8007b82 <__sprint_r>
 80056f0:	2800      	cmp	r0, #0
 80056f2:	f040 82a0 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80056f6:	ac2b      	add	r4, sp, #172	; 0xac
 80056f8:	e652      	b.n	80053a0 <_vfprintf_r+0xbc8>
 80056fa:	aa28      	add	r2, sp, #160	; 0xa0
 80056fc:	4649      	mov	r1, r9
 80056fe:	4658      	mov	r0, fp
 8005700:	f002 fa3f 	bl	8007b82 <__sprint_r>
 8005704:	2800      	cmp	r0, #0
 8005706:	f040 8296 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800570a:	ac2b      	add	r4, sp, #172	; 0xac
 800570c:	e7be      	b.n	800568c <_vfprintf_r+0xeb4>
 800570e:	aa28      	add	r2, sp, #160	; 0xa0
 8005710:	4649      	mov	r1, r9
 8005712:	4658      	mov	r0, fp
 8005714:	f002 fa35 	bl	8007b82 <__sprint_r>
 8005718:	2800      	cmp	r0, #0
 800571a:	f040 828c 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800571e:	ac2b      	add	r4, sp, #172	; 0xac
 8005720:	e7ca      	b.n	80056b8 <_vfprintf_r+0xee0>
 8005722:	3210      	adds	r2, #16
 8005724:	2b07      	cmp	r3, #7
 8005726:	6067      	str	r7, [r4, #4]
 8005728:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800572c:	dd08      	ble.n	8005740 <_vfprintf_r+0xf68>
 800572e:	aa28      	add	r2, sp, #160	; 0xa0
 8005730:	4649      	mov	r1, r9
 8005732:	4658      	mov	r0, fp
 8005734:	f002 fa25 	bl	8007b82 <__sprint_r>
 8005738:	2800      	cmp	r0, #0
 800573a:	f040 827c 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800573e:	a92b      	add	r1, sp, #172	; 0xac
 8005740:	3d10      	subs	r5, #16
 8005742:	460c      	mov	r4, r1
 8005744:	e7bf      	b.n	80056c6 <_vfprintf_r+0xeee>
 8005746:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005748:	2b00      	cmp	r3, #0
 800574a:	dc75      	bgt.n	8005838 <_vfprintf_r+0x1060>
 800574c:	4b38      	ldr	r3, [pc, #224]	; (8005830 <_vfprintf_r+0x1058>)
 800574e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005750:	6023      	str	r3, [r4, #0]
 8005752:	2301      	movs	r3, #1
 8005754:	441d      	add	r5, r3
 8005756:	6063      	str	r3, [r4, #4]
 8005758:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800575a:	952a      	str	r5, [sp, #168]	; 0xa8
 800575c:	3301      	adds	r3, #1
 800575e:	2b07      	cmp	r3, #7
 8005760:	9329      	str	r3, [sp, #164]	; 0xa4
 8005762:	dc3e      	bgt.n	80057e2 <_vfprintf_r+0x100a>
 8005764:	3408      	adds	r4, #8
 8005766:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005768:	b92b      	cbnz	r3, 8005776 <_vfprintf_r+0xf9e>
 800576a:	9b08      	ldr	r3, [sp, #32]
 800576c:	b91b      	cbnz	r3, 8005776 <_vfprintf_r+0xf9e>
 800576e:	f01a 0f01 	tst.w	sl, #1
 8005772:	f43f ae15 	beq.w	80053a0 <_vfprintf_r+0xbc8>
 8005776:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005778:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800577a:	6023      	str	r3, [r4, #0]
 800577c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800577e:	6063      	str	r3, [r4, #4]
 8005780:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005782:	4413      	add	r3, r2
 8005784:	932a      	str	r3, [sp, #168]	; 0xa8
 8005786:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005788:	3301      	adds	r3, #1
 800578a:	2b07      	cmp	r3, #7
 800578c:	9329      	str	r3, [sp, #164]	; 0xa4
 800578e:	dc32      	bgt.n	80057f6 <_vfprintf_r+0x101e>
 8005790:	3408      	adds	r4, #8
 8005792:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8005794:	2d00      	cmp	r5, #0
 8005796:	da1b      	bge.n	80057d0 <_vfprintf_r+0xff8>
 8005798:	4623      	mov	r3, r4
 800579a:	2710      	movs	r7, #16
 800579c:	4e25      	ldr	r6, [pc, #148]	; (8005834 <_vfprintf_r+0x105c>)
 800579e:	426d      	negs	r5, r5
 80057a0:	2d10      	cmp	r5, #16
 80057a2:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
 80057a6:	f104 0408 	add.w	r4, r4, #8
 80057aa:	f102 0201 	add.w	r2, r2, #1
 80057ae:	601e      	str	r6, [r3, #0]
 80057b0:	dc2b      	bgt.n	800580a <_vfprintf_r+0x1032>
 80057b2:	605d      	str	r5, [r3, #4]
 80057b4:	2a07      	cmp	r2, #7
 80057b6:	440d      	add	r5, r1
 80057b8:	e9cd 2529 	strd	r2, r5, [sp, #164]	; 0xa4
 80057bc:	dd08      	ble.n	80057d0 <_vfprintf_r+0xff8>
 80057be:	aa28      	add	r2, sp, #160	; 0xa0
 80057c0:	4649      	mov	r1, r9
 80057c2:	4658      	mov	r0, fp
 80057c4:	f002 f9dd 	bl	8007b82 <__sprint_r>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	f040 8234 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80057ce:	ac2b      	add	r4, sp, #172	; 0xac
 80057d0:	9b07      	ldr	r3, [sp, #28]
 80057d2:	9a08      	ldr	r2, [sp, #32]
 80057d4:	6023      	str	r3, [r4, #0]
 80057d6:	9b08      	ldr	r3, [sp, #32]
 80057d8:	6063      	str	r3, [r4, #4]
 80057da:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80057dc:	4413      	add	r3, r2
 80057de:	932a      	str	r3, [sp, #168]	; 0xa8
 80057e0:	e5d7      	b.n	8005392 <_vfprintf_r+0xbba>
 80057e2:	aa28      	add	r2, sp, #160	; 0xa0
 80057e4:	4649      	mov	r1, r9
 80057e6:	4658      	mov	r0, fp
 80057e8:	f002 f9cb 	bl	8007b82 <__sprint_r>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	f040 8222 	bne.w	8005c36 <_vfprintf_r+0x145e>
 80057f2:	ac2b      	add	r4, sp, #172	; 0xac
 80057f4:	e7b7      	b.n	8005766 <_vfprintf_r+0xf8e>
 80057f6:	aa28      	add	r2, sp, #160	; 0xa0
 80057f8:	4649      	mov	r1, r9
 80057fa:	4658      	mov	r0, fp
 80057fc:	f002 f9c1 	bl	8007b82 <__sprint_r>
 8005800:	2800      	cmp	r0, #0
 8005802:	f040 8218 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005806:	ac2b      	add	r4, sp, #172	; 0xac
 8005808:	e7c3      	b.n	8005792 <_vfprintf_r+0xfba>
 800580a:	3110      	adds	r1, #16
 800580c:	2a07      	cmp	r2, #7
 800580e:	605f      	str	r7, [r3, #4]
 8005810:	e9cd 2129 	strd	r2, r1, [sp, #164]	; 0xa4
 8005814:	dd08      	ble.n	8005828 <_vfprintf_r+0x1050>
 8005816:	aa28      	add	r2, sp, #160	; 0xa0
 8005818:	4649      	mov	r1, r9
 800581a:	4658      	mov	r0, fp
 800581c:	f002 f9b1 	bl	8007b82 <__sprint_r>
 8005820:	2800      	cmp	r0, #0
 8005822:	f040 8208 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005826:	ac2b      	add	r4, sp, #172	; 0xac
 8005828:	3d10      	subs	r5, #16
 800582a:	4623      	mov	r3, r4
 800582c:	e7b8      	b.n	80057a0 <_vfprintf_r+0xfc8>
 800582e:	bf00      	nop
 8005830:	08008a52 	.word	0x08008a52
 8005834:	08008a64 	.word	0x08008a64
 8005838:	9b08      	ldr	r3, [sp, #32]
 800583a:	42b3      	cmp	r3, r6
 800583c:	bfa8      	it	ge
 800583e:	4633      	movge	r3, r6
 8005840:	2b00      	cmp	r3, #0
 8005842:	461d      	mov	r5, r3
 8005844:	dd0c      	ble.n	8005860 <_vfprintf_r+0x1088>
 8005846:	9b07      	ldr	r3, [sp, #28]
 8005848:	e9c4 3500 	strd	r3, r5, [r4]
 800584c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800584e:	442b      	add	r3, r5
 8005850:	932a      	str	r3, [sp, #168]	; 0xa8
 8005852:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005854:	3301      	adds	r3, #1
 8005856:	2b07      	cmp	r3, #7
 8005858:	9329      	str	r3, [sp, #164]	; 0xa4
 800585a:	f300 8087 	bgt.w	800596c <_vfprintf_r+0x1194>
 800585e:	3408      	adds	r4, #8
 8005860:	2d00      	cmp	r5, #0
 8005862:	bfb4      	ite	lt
 8005864:	4635      	movlt	r5, r6
 8005866:	1b75      	subge	r5, r6, r5
 8005868:	2d00      	cmp	r5, #0
 800586a:	dd19      	ble.n	80058a0 <_vfprintf_r+0x10c8>
 800586c:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005870:	4896      	ldr	r0, [pc, #600]	; (8005acc <_vfprintf_r+0x12f4>)
 8005872:	2d10      	cmp	r5, #16
 8005874:	f103 0301 	add.w	r3, r3, #1
 8005878:	f104 0108 	add.w	r1, r4, #8
 800587c:	6020      	str	r0, [r4, #0]
 800587e:	dc7f      	bgt.n	8005980 <_vfprintf_r+0x11a8>
 8005880:	6065      	str	r5, [r4, #4]
 8005882:	2b07      	cmp	r3, #7
 8005884:	4415      	add	r5, r2
 8005886:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 800588a:	f340 808c 	ble.w	80059a6 <_vfprintf_r+0x11ce>
 800588e:	aa28      	add	r2, sp, #160	; 0xa0
 8005890:	4649      	mov	r1, r9
 8005892:	4658      	mov	r0, fp
 8005894:	f002 f975 	bl	8007b82 <__sprint_r>
 8005898:	2800      	cmp	r0, #0
 800589a:	f040 81cc 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800589e:	ac2b      	add	r4, sp, #172	; 0xac
 80058a0:	9b07      	ldr	r3, [sp, #28]
 80058a2:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80058a6:	441e      	add	r6, r3
 80058a8:	d00a      	beq.n	80058c0 <_vfprintf_r+0x10e8>
 80058aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d17c      	bne.n	80059aa <_vfprintf_r+0x11d2>
 80058b0:	2f00      	cmp	r7, #0
 80058b2:	d17c      	bne.n	80059ae <_vfprintf_r+0x11d6>
 80058b4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80058b8:	4413      	add	r3, r2
 80058ba:	429e      	cmp	r6, r3
 80058bc:	bf28      	it	cs
 80058be:	461e      	movcs	r6, r3
 80058c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058c2:	9a08      	ldr	r2, [sp, #32]
 80058c4:	4293      	cmp	r3, r2
 80058c6:	db02      	blt.n	80058ce <_vfprintf_r+0x10f6>
 80058c8:	f01a 0f01 	tst.w	sl, #1
 80058cc:	d00e      	beq.n	80058ec <_vfprintf_r+0x1114>
 80058ce:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80058d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80058d2:	6023      	str	r3, [r4, #0]
 80058d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058d6:	6063      	str	r3, [r4, #4]
 80058d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80058da:	4413      	add	r3, r2
 80058dc:	932a      	str	r3, [sp, #168]	; 0xa8
 80058de:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80058e0:	3301      	adds	r3, #1
 80058e2:	2b07      	cmp	r3, #7
 80058e4:	9329      	str	r3, [sp, #164]	; 0xa4
 80058e6:	f300 80dd 	bgt.w	8005aa4 <_vfprintf_r+0x12cc>
 80058ea:	3408      	adds	r4, #8
 80058ec:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80058ee:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80058f2:	4413      	add	r3, r2
 80058f4:	1b55      	subs	r5, r2, r5
 80058f6:	1b9b      	subs	r3, r3, r6
 80058f8:	429d      	cmp	r5, r3
 80058fa:	bfa8      	it	ge
 80058fc:	461d      	movge	r5, r3
 80058fe:	2d00      	cmp	r5, #0
 8005900:	dd0b      	ble.n	800591a <_vfprintf_r+0x1142>
 8005902:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005904:	e9c4 6500 	strd	r6, r5, [r4]
 8005908:	442b      	add	r3, r5
 800590a:	932a      	str	r3, [sp, #168]	; 0xa8
 800590c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800590e:	3301      	adds	r3, #1
 8005910:	2b07      	cmp	r3, #7
 8005912:	9329      	str	r3, [sp, #164]	; 0xa4
 8005914:	f300 80d0 	bgt.w	8005ab8 <_vfprintf_r+0x12e0>
 8005918:	3408      	adds	r4, #8
 800591a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800591c:	9a08      	ldr	r2, [sp, #32]
 800591e:	2d00      	cmp	r5, #0
 8005920:	eba2 0303 	sub.w	r3, r2, r3
 8005924:	bfb4      	ite	lt
 8005926:	461d      	movlt	r5, r3
 8005928:	1b5d      	subge	r5, r3, r5
 800592a:	2d00      	cmp	r5, #0
 800592c:	f77f ad38 	ble.w	80053a0 <_vfprintf_r+0xbc8>
 8005930:	2710      	movs	r7, #16
 8005932:	4e66      	ldr	r6, [pc, #408]	; (8005acc <_vfprintf_r+0x12f4>)
 8005934:	2d10      	cmp	r5, #16
 8005936:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 800593a:	f104 0108 	add.w	r1, r4, #8
 800593e:	f103 0301 	add.w	r3, r3, #1
 8005942:	6026      	str	r6, [r4, #0]
 8005944:	f77f aec8 	ble.w	80056d8 <_vfprintf_r+0xf00>
 8005948:	3210      	adds	r2, #16
 800594a:	2b07      	cmp	r3, #7
 800594c:	6067      	str	r7, [r4, #4]
 800594e:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005952:	dd08      	ble.n	8005966 <_vfprintf_r+0x118e>
 8005954:	aa28      	add	r2, sp, #160	; 0xa0
 8005956:	4649      	mov	r1, r9
 8005958:	4658      	mov	r0, fp
 800595a:	f002 f912 	bl	8007b82 <__sprint_r>
 800595e:	2800      	cmp	r0, #0
 8005960:	f040 8169 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005964:	a92b      	add	r1, sp, #172	; 0xac
 8005966:	3d10      	subs	r5, #16
 8005968:	460c      	mov	r4, r1
 800596a:	e7e3      	b.n	8005934 <_vfprintf_r+0x115c>
 800596c:	aa28      	add	r2, sp, #160	; 0xa0
 800596e:	4649      	mov	r1, r9
 8005970:	4658      	mov	r0, fp
 8005972:	f002 f906 	bl	8007b82 <__sprint_r>
 8005976:	2800      	cmp	r0, #0
 8005978:	f040 815d 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800597c:	ac2b      	add	r4, sp, #172	; 0xac
 800597e:	e76f      	b.n	8005860 <_vfprintf_r+0x1088>
 8005980:	2010      	movs	r0, #16
 8005982:	2b07      	cmp	r3, #7
 8005984:	4402      	add	r2, r0
 8005986:	6060      	str	r0, [r4, #4]
 8005988:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800598c:	dd08      	ble.n	80059a0 <_vfprintf_r+0x11c8>
 800598e:	aa28      	add	r2, sp, #160	; 0xa0
 8005990:	4649      	mov	r1, r9
 8005992:	4658      	mov	r0, fp
 8005994:	f002 f8f5 	bl	8007b82 <__sprint_r>
 8005998:	2800      	cmp	r0, #0
 800599a:	f040 814c 	bne.w	8005c36 <_vfprintf_r+0x145e>
 800599e:	a92b      	add	r1, sp, #172	; 0xac
 80059a0:	3d10      	subs	r5, #16
 80059a2:	460c      	mov	r4, r1
 80059a4:	e762      	b.n	800586c <_vfprintf_r+0x1094>
 80059a6:	460c      	mov	r4, r1
 80059a8:	e77a      	b.n	80058a0 <_vfprintf_r+0x10c8>
 80059aa:	2f00      	cmp	r7, #0
 80059ac:	d04a      	beq.n	8005a44 <_vfprintf_r+0x126c>
 80059ae:	3f01      	subs	r7, #1
 80059b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059b2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80059b4:	6023      	str	r3, [r4, #0]
 80059b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80059b8:	6063      	str	r3, [r4, #4]
 80059ba:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80059bc:	4413      	add	r3, r2
 80059be:	932a      	str	r3, [sp, #168]	; 0xa8
 80059c0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80059c2:	3301      	adds	r3, #1
 80059c4:	2b07      	cmp	r3, #7
 80059c6:	9329      	str	r3, [sp, #164]	; 0xa4
 80059c8:	dc43      	bgt.n	8005a52 <_vfprintf_r+0x127a>
 80059ca:	3408      	adds	r4, #8
 80059cc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80059d0:	4413      	add	r3, r2
 80059d2:	1b9a      	subs	r2, r3, r6
 80059d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	4293      	cmp	r3, r2
 80059da:	bfa8      	it	ge
 80059dc:	4613      	movge	r3, r2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	461d      	mov	r5, r3
 80059e2:	dd0a      	ble.n	80059fa <_vfprintf_r+0x1222>
 80059e4:	e9c4 6300 	strd	r6, r3, [r4]
 80059e8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80059ea:	442b      	add	r3, r5
 80059ec:	932a      	str	r3, [sp, #168]	; 0xa8
 80059ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80059f0:	3301      	adds	r3, #1
 80059f2:	2b07      	cmp	r3, #7
 80059f4:	9329      	str	r3, [sp, #164]	; 0xa4
 80059f6:	dc36      	bgt.n	8005a66 <_vfprintf_r+0x128e>
 80059f8:	3408      	adds	r4, #8
 80059fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059fc:	2d00      	cmp	r5, #0
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	bfb4      	ite	lt
 8005a02:	461d      	movlt	r5, r3
 8005a04:	1b5d      	subge	r5, r3, r5
 8005a06:	2d00      	cmp	r5, #0
 8005a08:	dd18      	ble.n	8005a3c <_vfprintf_r+0x1264>
 8005a0a:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005a0e:	482f      	ldr	r0, [pc, #188]	; (8005acc <_vfprintf_r+0x12f4>)
 8005a10:	2d10      	cmp	r5, #16
 8005a12:	f102 0201 	add.w	r2, r2, #1
 8005a16:	f104 0108 	add.w	r1, r4, #8
 8005a1a:	6020      	str	r0, [r4, #0]
 8005a1c:	dc2d      	bgt.n	8005a7a <_vfprintf_r+0x12a2>
 8005a1e:	442b      	add	r3, r5
 8005a20:	2a07      	cmp	r2, #7
 8005a22:	6065      	str	r5, [r4, #4]
 8005a24:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005a28:	dd3a      	ble.n	8005aa0 <_vfprintf_r+0x12c8>
 8005a2a:	aa28      	add	r2, sp, #160	; 0xa0
 8005a2c:	4649      	mov	r1, r9
 8005a2e:	4658      	mov	r0, fp
 8005a30:	f002 f8a7 	bl	8007b82 <__sprint_r>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	f040 80fe 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005a3a:	ac2b      	add	r4, sp, #172	; 0xac
 8005a3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	441e      	add	r6, r3
 8005a42:	e732      	b.n	80058aa <_vfprintf_r+0x10d2>
 8005a44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a46:	3b01      	subs	r3, #1
 8005a48:	930c      	str	r3, [sp, #48]	; 0x30
 8005a4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a50:	e7ae      	b.n	80059b0 <_vfprintf_r+0x11d8>
 8005a52:	aa28      	add	r2, sp, #160	; 0xa0
 8005a54:	4649      	mov	r1, r9
 8005a56:	4658      	mov	r0, fp
 8005a58:	f002 f893 	bl	8007b82 <__sprint_r>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	f040 80ea 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005a62:	ac2b      	add	r4, sp, #172	; 0xac
 8005a64:	e7b2      	b.n	80059cc <_vfprintf_r+0x11f4>
 8005a66:	aa28      	add	r2, sp, #160	; 0xa0
 8005a68:	4649      	mov	r1, r9
 8005a6a:	4658      	mov	r0, fp
 8005a6c:	f002 f889 	bl	8007b82 <__sprint_r>
 8005a70:	2800      	cmp	r0, #0
 8005a72:	f040 80e0 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005a76:	ac2b      	add	r4, sp, #172	; 0xac
 8005a78:	e7bf      	b.n	80059fa <_vfprintf_r+0x1222>
 8005a7a:	2010      	movs	r0, #16
 8005a7c:	2a07      	cmp	r2, #7
 8005a7e:	4403      	add	r3, r0
 8005a80:	6060      	str	r0, [r4, #4]
 8005a82:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005a86:	dd08      	ble.n	8005a9a <_vfprintf_r+0x12c2>
 8005a88:	aa28      	add	r2, sp, #160	; 0xa0
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	4658      	mov	r0, fp
 8005a8e:	f002 f878 	bl	8007b82 <__sprint_r>
 8005a92:	2800      	cmp	r0, #0
 8005a94:	f040 80cf 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005a98:	a92b      	add	r1, sp, #172	; 0xac
 8005a9a:	3d10      	subs	r5, #16
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	e7b4      	b.n	8005a0a <_vfprintf_r+0x1232>
 8005aa0:	460c      	mov	r4, r1
 8005aa2:	e7cb      	b.n	8005a3c <_vfprintf_r+0x1264>
 8005aa4:	aa28      	add	r2, sp, #160	; 0xa0
 8005aa6:	4649      	mov	r1, r9
 8005aa8:	4658      	mov	r0, fp
 8005aaa:	f002 f86a 	bl	8007b82 <__sprint_r>
 8005aae:	2800      	cmp	r0, #0
 8005ab0:	f040 80c1 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005ab4:	ac2b      	add	r4, sp, #172	; 0xac
 8005ab6:	e719      	b.n	80058ec <_vfprintf_r+0x1114>
 8005ab8:	aa28      	add	r2, sp, #160	; 0xa0
 8005aba:	4649      	mov	r1, r9
 8005abc:	4658      	mov	r0, fp
 8005abe:	f002 f860 	bl	8007b82 <__sprint_r>
 8005ac2:	2800      	cmp	r0, #0
 8005ac4:	f040 80b7 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005ac8:	ac2b      	add	r4, sp, #172	; 0xac
 8005aca:	e726      	b.n	800591a <_vfprintf_r+0x1142>
 8005acc:	08008a64 	.word	0x08008a64
 8005ad0:	9a08      	ldr	r2, [sp, #32]
 8005ad2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005ad4:	2a01      	cmp	r2, #1
 8005ad6:	9a07      	ldr	r2, [sp, #28]
 8005ad8:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005ada:	6022      	str	r2, [r4, #0]
 8005adc:	f04f 0201 	mov.w	r2, #1
 8005ae0:	f105 0501 	add.w	r5, r5, #1
 8005ae4:	f103 0301 	add.w	r3, r3, #1
 8005ae8:	f104 0608 	add.w	r6, r4, #8
 8005aec:	6062      	str	r2, [r4, #4]
 8005aee:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005af2:	dc02      	bgt.n	8005afa <_vfprintf_r+0x1322>
 8005af4:	f01a 0f01 	tst.w	sl, #1
 8005af8:	d077      	beq.n	8005bea <_vfprintf_r+0x1412>
 8005afa:	2b07      	cmp	r3, #7
 8005afc:	dd08      	ble.n	8005b10 <_vfprintf_r+0x1338>
 8005afe:	aa28      	add	r2, sp, #160	; 0xa0
 8005b00:	4649      	mov	r1, r9
 8005b02:	4658      	mov	r0, fp
 8005b04:	f002 f83d 	bl	8007b82 <__sprint_r>
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	f040 8094 	bne.w	8005c36 <_vfprintf_r+0x145e>
 8005b0e:	ae2b      	add	r6, sp, #172	; 0xac
 8005b10:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005b12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b14:	6033      	str	r3, [r6, #0]
 8005b16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b18:	6073      	str	r3, [r6, #4]
 8005b1a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005b1c:	4413      	add	r3, r2
 8005b1e:	932a      	str	r3, [sp, #168]	; 0xa8
 8005b20:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005b22:	3301      	adds	r3, #1
 8005b24:	2b07      	cmp	r3, #7
 8005b26:	9329      	str	r3, [sp, #164]	; 0xa4
 8005b28:	dc31      	bgt.n	8005b8e <_vfprintf_r+0x13b6>
 8005b2a:	3608      	adds	r6, #8
 8005b2c:	9b08      	ldr	r3, [sp, #32]
 8005b2e:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8005b32:	1e5c      	subs	r4, r3, #1
 8005b34:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005b38:	f7fa ff36 	bl	80009a8 <__aeabi_dcmpeq>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	d12f      	bne.n	8005ba0 <_vfprintf_r+0x13c8>
 8005b40:	9b07      	ldr	r3, [sp, #28]
 8005b42:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8005b44:	3301      	adds	r3, #1
 8005b46:	e9c6 3400 	strd	r3, r4, [r6]
 8005b4a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005b4c:	9908      	ldr	r1, [sp, #32]
 8005b4e:	3201      	adds	r2, #1
 8005b50:	3b01      	subs	r3, #1
 8005b52:	440b      	add	r3, r1
 8005b54:	2a07      	cmp	r2, #7
 8005b56:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005b5a:	dd49      	ble.n	8005bf0 <_vfprintf_r+0x1418>
 8005b5c:	aa28      	add	r2, sp, #160	; 0xa0
 8005b5e:	4649      	mov	r1, r9
 8005b60:	4658      	mov	r0, fp
 8005b62:	f002 f80e 	bl	8007b82 <__sprint_r>
 8005b66:	2800      	cmp	r0, #0
 8005b68:	d165      	bne.n	8005c36 <_vfprintf_r+0x145e>
 8005b6a:	ae2b      	add	r6, sp, #172	; 0xac
 8005b6c:	ab24      	add	r3, sp, #144	; 0x90
 8005b6e:	6033      	str	r3, [r6, #0]
 8005b70:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b72:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005b74:	6073      	str	r3, [r6, #4]
 8005b76:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005b78:	4413      	add	r3, r2
 8005b7a:	932a      	str	r3, [sp, #168]	; 0xa8
 8005b7c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005b7e:	3301      	adds	r3, #1
 8005b80:	2b07      	cmp	r3, #7
 8005b82:	9329      	str	r3, [sp, #164]	; 0xa4
 8005b84:	f73f adaf 	bgt.w	80056e6 <_vfprintf_r+0xf0e>
 8005b88:	f106 0408 	add.w	r4, r6, #8
 8005b8c:	e408      	b.n	80053a0 <_vfprintf_r+0xbc8>
 8005b8e:	aa28      	add	r2, sp, #160	; 0xa0
 8005b90:	4649      	mov	r1, r9
 8005b92:	4658      	mov	r0, fp
 8005b94:	f001 fff5 	bl	8007b82 <__sprint_r>
 8005b98:	2800      	cmp	r0, #0
 8005b9a:	d14c      	bne.n	8005c36 <_vfprintf_r+0x145e>
 8005b9c:	ae2b      	add	r6, sp, #172	; 0xac
 8005b9e:	e7c5      	b.n	8005b2c <_vfprintf_r+0x1354>
 8005ba0:	2c00      	cmp	r4, #0
 8005ba2:	dde3      	ble.n	8005b6c <_vfprintf_r+0x1394>
 8005ba4:	2710      	movs	r7, #16
 8005ba6:	4d3c      	ldr	r5, [pc, #240]	; (8005c98 <_vfprintf_r+0x14c0>)
 8005ba8:	2c10      	cmp	r4, #16
 8005baa:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005bae:	f106 0108 	add.w	r1, r6, #8
 8005bb2:	f103 0301 	add.w	r3, r3, #1
 8005bb6:	6035      	str	r5, [r6, #0]
 8005bb8:	dc07      	bgt.n	8005bca <_vfprintf_r+0x13f2>
 8005bba:	6074      	str	r4, [r6, #4]
 8005bbc:	2b07      	cmp	r3, #7
 8005bbe:	4414      	add	r4, r2
 8005bc0:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
 8005bc4:	dcca      	bgt.n	8005b5c <_vfprintf_r+0x1384>
 8005bc6:	460e      	mov	r6, r1
 8005bc8:	e7d0      	b.n	8005b6c <_vfprintf_r+0x1394>
 8005bca:	3210      	adds	r2, #16
 8005bcc:	2b07      	cmp	r3, #7
 8005bce:	6077      	str	r7, [r6, #4]
 8005bd0:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005bd4:	dd06      	ble.n	8005be4 <_vfprintf_r+0x140c>
 8005bd6:	aa28      	add	r2, sp, #160	; 0xa0
 8005bd8:	4649      	mov	r1, r9
 8005bda:	4658      	mov	r0, fp
 8005bdc:	f001 ffd1 	bl	8007b82 <__sprint_r>
 8005be0:	bb48      	cbnz	r0, 8005c36 <_vfprintf_r+0x145e>
 8005be2:	a92b      	add	r1, sp, #172	; 0xac
 8005be4:	3c10      	subs	r4, #16
 8005be6:	460e      	mov	r6, r1
 8005be8:	e7de      	b.n	8005ba8 <_vfprintf_r+0x13d0>
 8005bea:	2b07      	cmp	r3, #7
 8005bec:	ddbe      	ble.n	8005b6c <_vfprintf_r+0x1394>
 8005bee:	e7b5      	b.n	8005b5c <_vfprintf_r+0x1384>
 8005bf0:	3608      	adds	r6, #8
 8005bf2:	e7bb      	b.n	8005b6c <_vfprintf_r+0x1394>
 8005bf4:	460c      	mov	r4, r1
 8005bf6:	f7ff bbd3 	b.w	80053a0 <_vfprintf_r+0xbc8>
 8005bfa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005bfc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005bfe:	1a9d      	subs	r5, r3, r2
 8005c00:	2d00      	cmp	r5, #0
 8005c02:	f77f abd1 	ble.w	80053a8 <_vfprintf_r+0xbd0>
 8005c06:	2710      	movs	r7, #16
 8005c08:	4e24      	ldr	r6, [pc, #144]	; (8005c9c <_vfprintf_r+0x14c4>)
 8005c0a:	2d10      	cmp	r5, #16
 8005c0c:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005c10:	6026      	str	r6, [r4, #0]
 8005c12:	f103 0301 	add.w	r3, r3, #1
 8005c16:	dc18      	bgt.n	8005c4a <_vfprintf_r+0x1472>
 8005c18:	6065      	str	r5, [r4, #4]
 8005c1a:	2b07      	cmp	r3, #7
 8005c1c:	4415      	add	r5, r2
 8005c1e:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005c22:	f77f abc1 	ble.w	80053a8 <_vfprintf_r+0xbd0>
 8005c26:	aa28      	add	r2, sp, #160	; 0xa0
 8005c28:	4649      	mov	r1, r9
 8005c2a:	4658      	mov	r0, fp
 8005c2c:	f001 ffa9 	bl	8007b82 <__sprint_r>
 8005c30:	2800      	cmp	r0, #0
 8005c32:	f43f abb9 	beq.w	80053a8 <_vfprintf_r+0xbd0>
 8005c36:	f1b8 0f00 	cmp.w	r8, #0
 8005c3a:	f43f a898 	beq.w	8004d6e <_vfprintf_r+0x596>
 8005c3e:	4641      	mov	r1, r8
 8005c40:	4658      	mov	r0, fp
 8005c42:	f001 f891 	bl	8006d68 <_free_r>
 8005c46:	f7ff b892 	b.w	8004d6e <_vfprintf_r+0x596>
 8005c4a:	3210      	adds	r2, #16
 8005c4c:	2b07      	cmp	r3, #7
 8005c4e:	6067      	str	r7, [r4, #4]
 8005c50:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005c54:	dc02      	bgt.n	8005c5c <_vfprintf_r+0x1484>
 8005c56:	3408      	adds	r4, #8
 8005c58:	3d10      	subs	r5, #16
 8005c5a:	e7d6      	b.n	8005c0a <_vfprintf_r+0x1432>
 8005c5c:	aa28      	add	r2, sp, #160	; 0xa0
 8005c5e:	4649      	mov	r1, r9
 8005c60:	4658      	mov	r0, fp
 8005c62:	f001 ff8e 	bl	8007b82 <__sprint_r>
 8005c66:	2800      	cmp	r0, #0
 8005c68:	d1e5      	bne.n	8005c36 <_vfprintf_r+0x145e>
 8005c6a:	ac2b      	add	r4, sp, #172	; 0xac
 8005c6c:	e7f4      	b.n	8005c58 <_vfprintf_r+0x1480>
 8005c6e:	4641      	mov	r1, r8
 8005c70:	4658      	mov	r0, fp
 8005c72:	f001 f879 	bl	8006d68 <_free_r>
 8005c76:	f7ff bbaf 	b.w	80053d8 <_vfprintf_r+0xc00>
 8005c7a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005c7c:	b91b      	cbnz	r3, 8005c86 <_vfprintf_r+0x14ae>
 8005c7e:	2300      	movs	r3, #0
 8005c80:	9329      	str	r3, [sp, #164]	; 0xa4
 8005c82:	f7ff b874 	b.w	8004d6e <_vfprintf_r+0x596>
 8005c86:	aa28      	add	r2, sp, #160	; 0xa0
 8005c88:	4649      	mov	r1, r9
 8005c8a:	4658      	mov	r0, fp
 8005c8c:	f001 ff79 	bl	8007b82 <__sprint_r>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	f47f a86c 	bne.w	8004d6e <_vfprintf_r+0x596>
 8005c96:	e7f2      	b.n	8005c7e <_vfprintf_r+0x14a6>
 8005c98:	08008a64 	.word	0x08008a64
 8005c9c:	08008a54 	.word	0x08008a54

08005ca0 <__sbprintf>:
 8005ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	461f      	mov	r7, r3
 8005ca6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ca8:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8005cac:	9319      	str	r3, [sp, #100]	; 0x64
 8005cae:	89e3      	ldrh	r3, [r4, #14]
 8005cb0:	8989      	ldrh	r1, [r1, #12]
 8005cb2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005cb6:	69e3      	ldr	r3, [r4, #28]
 8005cb8:	f021 0102 	bic.w	r1, r1, #2
 8005cbc:	9307      	str	r3, [sp, #28]
 8005cbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cc0:	f8ad 100c 	strh.w	r1, [sp, #12]
 8005cc4:	a91a      	add	r1, sp, #104	; 0x68
 8005cc6:	4615      	mov	r5, r2
 8005cc8:	4606      	mov	r6, r0
 8005cca:	9309      	str	r3, [sp, #36]	; 0x24
 8005ccc:	9100      	str	r1, [sp, #0]
 8005cce:	2300      	movs	r3, #0
 8005cd0:	9104      	str	r1, [sp, #16]
 8005cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005cd6:	a816      	add	r0, sp, #88	; 0x58
 8005cd8:	9102      	str	r1, [sp, #8]
 8005cda:	9105      	str	r1, [sp, #20]
 8005cdc:	9306      	str	r3, [sp, #24]
 8005cde:	f001 f92b 	bl	8006f38 <__retarget_lock_init_recursive>
 8005ce2:	462a      	mov	r2, r5
 8005ce4:	463b      	mov	r3, r7
 8005ce6:	4669      	mov	r1, sp
 8005ce8:	4630      	mov	r0, r6
 8005cea:	f7fe fd75 	bl	80047d8 <_vfprintf_r>
 8005cee:	1e05      	subs	r5, r0, #0
 8005cf0:	db07      	blt.n	8005d02 <__sbprintf+0x62>
 8005cf2:	4669      	mov	r1, sp
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	f000 ff3b 	bl	8006b70 <_fflush_r>
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	bf18      	it	ne
 8005cfe:	f04f 35ff 	movne.w	r5, #4294967295
 8005d02:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005d06:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005d08:	065b      	lsls	r3, r3, #25
 8005d0a:	bf42      	ittt	mi
 8005d0c:	89a3      	ldrhmi	r3, [r4, #12]
 8005d0e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005d12:	81a3      	strhmi	r3, [r4, #12]
 8005d14:	f001 f911 	bl	8006f3a <__retarget_lock_close_recursive>
 8005d18:	4628      	mov	r0, r5
 8005d1a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8005d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d20 <__swsetup_r>:
 8005d20:	b538      	push	{r3, r4, r5, lr}
 8005d22:	4b2a      	ldr	r3, [pc, #168]	; (8005dcc <__swsetup_r+0xac>)
 8005d24:	4605      	mov	r5, r0
 8005d26:	6818      	ldr	r0, [r3, #0]
 8005d28:	460c      	mov	r4, r1
 8005d2a:	b118      	cbz	r0, 8005d34 <__swsetup_r+0x14>
 8005d2c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005d2e:	b90b      	cbnz	r3, 8005d34 <__swsetup_r+0x14>
 8005d30:	f000 ff8a 	bl	8006c48 <__sinit>
 8005d34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	0711      	lsls	r1, r2, #28
 8005d3c:	d422      	bmi.n	8005d84 <__swsetup_r+0x64>
 8005d3e:	06d0      	lsls	r0, r2, #27
 8005d40:	d407      	bmi.n	8005d52 <__swsetup_r+0x32>
 8005d42:	2209      	movs	r2, #9
 8005d44:	602a      	str	r2, [r5, #0]
 8005d46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d4a:	81a3      	strh	r3, [r4, #12]
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d50:	e034      	b.n	8005dbc <__swsetup_r+0x9c>
 8005d52:	0751      	lsls	r1, r2, #29
 8005d54:	d512      	bpl.n	8005d7c <__swsetup_r+0x5c>
 8005d56:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005d58:	b141      	cbz	r1, 8005d6c <__swsetup_r+0x4c>
 8005d5a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005d5e:	4299      	cmp	r1, r3
 8005d60:	d002      	beq.n	8005d68 <__swsetup_r+0x48>
 8005d62:	4628      	mov	r0, r5
 8005d64:	f001 f800 	bl	8006d68 <_free_r>
 8005d68:	2300      	movs	r3, #0
 8005d6a:	6323      	str	r3, [r4, #48]	; 0x30
 8005d6c:	89a3      	ldrh	r3, [r4, #12]
 8005d6e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d72:	81a3      	strh	r3, [r4, #12]
 8005d74:	2300      	movs	r3, #0
 8005d76:	6063      	str	r3, [r4, #4]
 8005d78:	6923      	ldr	r3, [r4, #16]
 8005d7a:	6023      	str	r3, [r4, #0]
 8005d7c:	89a3      	ldrh	r3, [r4, #12]
 8005d7e:	f043 0308 	orr.w	r3, r3, #8
 8005d82:	81a3      	strh	r3, [r4, #12]
 8005d84:	6923      	ldr	r3, [r4, #16]
 8005d86:	b94b      	cbnz	r3, 8005d9c <__swsetup_r+0x7c>
 8005d88:	89a3      	ldrh	r3, [r4, #12]
 8005d8a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d92:	d003      	beq.n	8005d9c <__swsetup_r+0x7c>
 8005d94:	4621      	mov	r1, r4
 8005d96:	4628      	mov	r0, r5
 8005d98:	f001 f8fe 	bl	8006f98 <__smakebuf_r>
 8005d9c:	89a2      	ldrh	r2, [r4, #12]
 8005d9e:	f012 0301 	ands.w	r3, r2, #1
 8005da2:	d00c      	beq.n	8005dbe <__swsetup_r+0x9e>
 8005da4:	2300      	movs	r3, #0
 8005da6:	60a3      	str	r3, [r4, #8]
 8005da8:	6963      	ldr	r3, [r4, #20]
 8005daa:	425b      	negs	r3, r3
 8005dac:	61a3      	str	r3, [r4, #24]
 8005dae:	6923      	ldr	r3, [r4, #16]
 8005db0:	b953      	cbnz	r3, 8005dc8 <__swsetup_r+0xa8>
 8005db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005db6:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005dba:	d1c4      	bne.n	8005d46 <__swsetup_r+0x26>
 8005dbc:	bd38      	pop	{r3, r4, r5, pc}
 8005dbe:	0792      	lsls	r2, r2, #30
 8005dc0:	bf58      	it	pl
 8005dc2:	6963      	ldrpl	r3, [r4, #20]
 8005dc4:	60a3      	str	r3, [r4, #8]
 8005dc6:	e7f2      	b.n	8005dae <__swsetup_r+0x8e>
 8005dc8:	2000      	movs	r0, #0
 8005dca:	e7f7      	b.n	8005dbc <__swsetup_r+0x9c>
 8005dcc:	20000014 	.word	0x20000014

08005dd0 <register_fini>:
 8005dd0:	4b02      	ldr	r3, [pc, #8]	; (8005ddc <register_fini+0xc>)
 8005dd2:	b113      	cbz	r3, 8005dda <register_fini+0xa>
 8005dd4:	4802      	ldr	r0, [pc, #8]	; (8005de0 <register_fini+0x10>)
 8005dd6:	f000 b805 	b.w	8005de4 <atexit>
 8005dda:	4770      	bx	lr
 8005ddc:	00000000 	.word	0x00000000
 8005de0:	08006c99 	.word	0x08006c99

08005de4 <atexit>:
 8005de4:	2300      	movs	r3, #0
 8005de6:	4601      	mov	r1, r0
 8005de8:	461a      	mov	r2, r3
 8005dea:	4618      	mov	r0, r3
 8005dec:	f001 bf0e 	b.w	8007c0c <__register_exitproc>

08005df0 <quorem>:
 8005df0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df4:	6903      	ldr	r3, [r0, #16]
 8005df6:	690c      	ldr	r4, [r1, #16]
 8005df8:	4680      	mov	r8, r0
 8005dfa:	42a3      	cmp	r3, r4
 8005dfc:	f2c0 8084 	blt.w	8005f08 <quorem+0x118>
 8005e00:	3c01      	subs	r4, #1
 8005e02:	f101 0714 	add.w	r7, r1, #20
 8005e06:	f100 0614 	add.w	r6, r0, #20
 8005e0a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005e0e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005e12:	3501      	adds	r5, #1
 8005e14:	fbb0 f5f5 	udiv	r5, r0, r5
 8005e18:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005e1c:	eb06 030c 	add.w	r3, r6, ip
 8005e20:	eb07 090c 	add.w	r9, r7, ip
 8005e24:	9301      	str	r3, [sp, #4]
 8005e26:	b39d      	cbz	r5, 8005e90 <quorem+0xa0>
 8005e28:	f04f 0a00 	mov.w	sl, #0
 8005e2c:	4638      	mov	r0, r7
 8005e2e:	46b6      	mov	lr, r6
 8005e30:	46d3      	mov	fp, sl
 8005e32:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e36:	b293      	uxth	r3, r2
 8005e38:	fb05 a303 	mla	r3, r5, r3, sl
 8005e3c:	0c12      	lsrs	r2, r2, #16
 8005e3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e42:	fb05 a202 	mla	r2, r5, r2, sl
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	ebab 0303 	sub.w	r3, fp, r3
 8005e4c:	f8de b000 	ldr.w	fp, [lr]
 8005e50:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005e54:	fa1f fb8b 	uxth.w	fp, fp
 8005e58:	445b      	add	r3, fp
 8005e5a:	fa1f fb82 	uxth.w	fp, r2
 8005e5e:	f8de 2000 	ldr.w	r2, [lr]
 8005e62:	4581      	cmp	r9, r0
 8005e64:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005e68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e72:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005e76:	f84e 3b04 	str.w	r3, [lr], #4
 8005e7a:	d2da      	bcs.n	8005e32 <quorem+0x42>
 8005e7c:	f856 300c 	ldr.w	r3, [r6, ip]
 8005e80:	b933      	cbnz	r3, 8005e90 <quorem+0xa0>
 8005e82:	9b01      	ldr	r3, [sp, #4]
 8005e84:	3b04      	subs	r3, #4
 8005e86:	429e      	cmp	r6, r3
 8005e88:	461a      	mov	r2, r3
 8005e8a:	d331      	bcc.n	8005ef0 <quorem+0x100>
 8005e8c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005e90:	4640      	mov	r0, r8
 8005e92:	f001 fd07 	bl	80078a4 <__mcmp>
 8005e96:	2800      	cmp	r0, #0
 8005e98:	db26      	blt.n	8005ee8 <quorem+0xf8>
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	f04f 0c00 	mov.w	ip, #0
 8005ea0:	3501      	adds	r5, #1
 8005ea2:	f857 1b04 	ldr.w	r1, [r7], #4
 8005ea6:	f8d0 e000 	ldr.w	lr, [r0]
 8005eaa:	b28b      	uxth	r3, r1
 8005eac:	ebac 0303 	sub.w	r3, ip, r3
 8005eb0:	fa1f f28e 	uxth.w	r2, lr
 8005eb4:	4413      	add	r3, r2
 8005eb6:	0c0a      	lsrs	r2, r1, #16
 8005eb8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005ebc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ec6:	45b9      	cmp	r9, r7
 8005ec8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005ecc:	f840 3b04 	str.w	r3, [r0], #4
 8005ed0:	d2e7      	bcs.n	8005ea2 <quorem+0xb2>
 8005ed2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005ed6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005eda:	b92a      	cbnz	r2, 8005ee8 <quorem+0xf8>
 8005edc:	3b04      	subs	r3, #4
 8005ede:	429e      	cmp	r6, r3
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	d30b      	bcc.n	8005efc <quorem+0x10c>
 8005ee4:	f8c8 4010 	str.w	r4, [r8, #16]
 8005ee8:	4628      	mov	r0, r5
 8005eea:	b003      	add	sp, #12
 8005eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef0:	6812      	ldr	r2, [r2, #0]
 8005ef2:	3b04      	subs	r3, #4
 8005ef4:	2a00      	cmp	r2, #0
 8005ef6:	d1c9      	bne.n	8005e8c <quorem+0x9c>
 8005ef8:	3c01      	subs	r4, #1
 8005efa:	e7c4      	b.n	8005e86 <quorem+0x96>
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	3b04      	subs	r3, #4
 8005f00:	2a00      	cmp	r2, #0
 8005f02:	d1ef      	bne.n	8005ee4 <quorem+0xf4>
 8005f04:	3c01      	subs	r4, #1
 8005f06:	e7ea      	b.n	8005ede <quorem+0xee>
 8005f08:	2000      	movs	r0, #0
 8005f0a:	e7ee      	b.n	8005eea <quorem+0xfa>
 8005f0c:	0000      	movs	r0, r0
	...

08005f10 <_dtoa_r>:
 8005f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f14:	4616      	mov	r6, r2
 8005f16:	461f      	mov	r7, r3
 8005f18:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005f1a:	b095      	sub	sp, #84	; 0x54
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8005f20:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005f24:	b141      	cbz	r1, 8005f38 <_dtoa_r+0x28>
 8005f26:	2301      	movs	r3, #1
 8005f28:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005f2a:	4093      	lsls	r3, r2
 8005f2c:	608b      	str	r3, [r1, #8]
 8005f2e:	604a      	str	r2, [r1, #4]
 8005f30:	f001 faf3 	bl	800751a <_Bfree>
 8005f34:	2300      	movs	r3, #0
 8005f36:	6423      	str	r3, [r4, #64]	; 0x40
 8005f38:	1e3b      	subs	r3, r7, #0
 8005f3a:	bfaf      	iteee	ge
 8005f3c:	2300      	movge	r3, #0
 8005f3e:	2201      	movlt	r2, #1
 8005f40:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f44:	9303      	strlt	r3, [sp, #12]
 8005f46:	bfa8      	it	ge
 8005f48:	602b      	strge	r3, [r5, #0]
 8005f4a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f4e:	4bb0      	ldr	r3, [pc, #704]	; (8006210 <_dtoa_r+0x300>)
 8005f50:	bfb8      	it	lt
 8005f52:	602a      	strlt	r2, [r5, #0]
 8005f54:	ea33 0308 	bics.w	r3, r3, r8
 8005f58:	d116      	bne.n	8005f88 <_dtoa_r+0x78>
 8005f5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f5e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f60:	6013      	str	r3, [r2, #0]
 8005f62:	9b02      	ldr	r3, [sp, #8]
 8005f64:	b923      	cbnz	r3, 8005f70 <_dtoa_r+0x60>
 8005f66:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	f000 853f 	beq.w	80069ee <_dtoa_r+0xade>
 8005f70:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f72:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 8006224 <_dtoa_r+0x314>
 8005f76:	b11b      	cbz	r3, 8005f80 <_dtoa_r+0x70>
 8005f78:	f10b 0303 	add.w	r3, fp, #3
 8005f7c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005f7e:	6013      	str	r3, [r2, #0]
 8005f80:	4658      	mov	r0, fp
 8005f82:	b015      	add	sp, #84	; 0x54
 8005f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	2300      	movs	r3, #0
 8005f90:	4630      	mov	r0, r6
 8005f92:	4639      	mov	r1, r7
 8005f94:	f7fa fd08 	bl	80009a8 <__aeabi_dcmpeq>
 8005f98:	4682      	mov	sl, r0
 8005f9a:	b160      	cbz	r0, 8005fb6 <_dtoa_r+0xa6>
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005fa0:	6013      	str	r3, [r2, #0]
 8005fa2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f000 851e 	beq.w	80069e6 <_dtoa_r+0xad6>
 8005faa:	4b9a      	ldr	r3, [pc, #616]	; (8006214 <_dtoa_r+0x304>)
 8005fac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005fae:	f103 3bff 	add.w	fp, r3, #4294967295
 8005fb2:	6013      	str	r3, [r2, #0]
 8005fb4:	e7e4      	b.n	8005f80 <_dtoa_r+0x70>
 8005fb6:	ab12      	add	r3, sp, #72	; 0x48
 8005fb8:	9301      	str	r3, [sp, #4]
 8005fba:	ab13      	add	r3, sp, #76	; 0x4c
 8005fbc:	9300      	str	r3, [sp, #0]
 8005fbe:	4632      	mov	r2, r6
 8005fc0:	463b      	mov	r3, r7
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	f001 fce6 	bl	8007994 <__d2b>
 8005fc8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005fcc:	9006      	str	r0, [sp, #24]
 8005fce:	2d00      	cmp	r5, #0
 8005fd0:	d07d      	beq.n	80060ce <_dtoa_r+0x1be>
 8005fd2:	46b0      	mov	r8, r6
 8005fd4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fd8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005fdc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005fe0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fe4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005fe8:	2200      	movs	r2, #0
 8005fea:	4b8b      	ldr	r3, [pc, #556]	; (8006218 <_dtoa_r+0x308>)
 8005fec:	4640      	mov	r0, r8
 8005fee:	4649      	mov	r1, r9
 8005ff0:	f7fa f8ba 	bl	8000168 <__aeabi_dsub>
 8005ff4:	a380      	add	r3, pc, #512	; (adr r3, 80061f8 <_dtoa_r+0x2e8>)
 8005ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffa:	f7fa fa6d 	bl	80004d8 <__aeabi_dmul>
 8005ffe:	a380      	add	r3, pc, #512	; (adr r3, 8006200 <_dtoa_r+0x2f0>)
 8006000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006004:	f7fa f8b2 	bl	800016c <__adddf3>
 8006008:	4606      	mov	r6, r0
 800600a:	4628      	mov	r0, r5
 800600c:	460f      	mov	r7, r1
 800600e:	f7fa f9f9 	bl	8000404 <__aeabi_i2d>
 8006012:	a37d      	add	r3, pc, #500	; (adr r3, 8006208 <_dtoa_r+0x2f8>)
 8006014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006018:	f7fa fa5e 	bl	80004d8 <__aeabi_dmul>
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	4630      	mov	r0, r6
 8006022:	4639      	mov	r1, r7
 8006024:	f7fa f8a2 	bl	800016c <__adddf3>
 8006028:	4606      	mov	r6, r0
 800602a:	460f      	mov	r7, r1
 800602c:	f7fa fd04 	bl	8000a38 <__aeabi_d2iz>
 8006030:	2200      	movs	r2, #0
 8006032:	4682      	mov	sl, r0
 8006034:	2300      	movs	r3, #0
 8006036:	4630      	mov	r0, r6
 8006038:	4639      	mov	r1, r7
 800603a:	f7fa fcbf 	bl	80009bc <__aeabi_dcmplt>
 800603e:	b148      	cbz	r0, 8006054 <_dtoa_r+0x144>
 8006040:	4650      	mov	r0, sl
 8006042:	f7fa f9df 	bl	8000404 <__aeabi_i2d>
 8006046:	4632      	mov	r2, r6
 8006048:	463b      	mov	r3, r7
 800604a:	f7fa fcad 	bl	80009a8 <__aeabi_dcmpeq>
 800604e:	b908      	cbnz	r0, 8006054 <_dtoa_r+0x144>
 8006050:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006054:	f1ba 0f16 	cmp.w	sl, #22
 8006058:	d85a      	bhi.n	8006110 <_dtoa_r+0x200>
 800605a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800605e:	496f      	ldr	r1, [pc, #444]	; (800621c <_dtoa_r+0x30c>)
 8006060:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006064:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006068:	f7fa fcc6 	bl	80009f8 <__aeabi_dcmpgt>
 800606c:	2800      	cmp	r0, #0
 800606e:	d051      	beq.n	8006114 <_dtoa_r+0x204>
 8006070:	2300      	movs	r3, #0
 8006072:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006076:	930d      	str	r3, [sp, #52]	; 0x34
 8006078:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800607a:	1b5d      	subs	r5, r3, r5
 800607c:	1e6b      	subs	r3, r5, #1
 800607e:	9307      	str	r3, [sp, #28]
 8006080:	bf43      	ittte	mi
 8006082:	2300      	movmi	r3, #0
 8006084:	f1c5 0901 	rsbmi	r9, r5, #1
 8006088:	9307      	strmi	r3, [sp, #28]
 800608a:	f04f 0900 	movpl.w	r9, #0
 800608e:	f1ba 0f00 	cmp.w	sl, #0
 8006092:	db41      	blt.n	8006118 <_dtoa_r+0x208>
 8006094:	9b07      	ldr	r3, [sp, #28]
 8006096:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800609a:	4453      	add	r3, sl
 800609c:	9307      	str	r3, [sp, #28]
 800609e:	2300      	movs	r3, #0
 80060a0:	9308      	str	r3, [sp, #32]
 80060a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80060a4:	2b09      	cmp	r3, #9
 80060a6:	f200 808c 	bhi.w	80061c2 <_dtoa_r+0x2b2>
 80060aa:	2b05      	cmp	r3, #5
 80060ac:	bfc4      	itt	gt
 80060ae:	3b04      	subgt	r3, #4
 80060b0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80060b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80060b4:	bfc8      	it	gt
 80060b6:	2500      	movgt	r5, #0
 80060b8:	f1a3 0302 	sub.w	r3, r3, #2
 80060bc:	bfd8      	it	le
 80060be:	2501      	movle	r5, #1
 80060c0:	2b03      	cmp	r3, #3
 80060c2:	f200 808a 	bhi.w	80061da <_dtoa_r+0x2ca>
 80060c6:	e8df f003 	tbb	[pc, r3]
 80060ca:	7a78      	.short	0x7a78
 80060cc:	6c2f      	.short	0x6c2f
 80060ce:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80060d2:	441d      	add	r5, r3
 80060d4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80060d8:	2820      	cmp	r0, #32
 80060da:	dd13      	ble.n	8006104 <_dtoa_r+0x1f4>
 80060dc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80060e0:	9b02      	ldr	r3, [sp, #8]
 80060e2:	fa08 f800 	lsl.w	r8, r8, r0
 80060e6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80060ea:	fa23 f000 	lsr.w	r0, r3, r0
 80060ee:	ea48 0000 	orr.w	r0, r8, r0
 80060f2:	f7fa f977 	bl	80003e4 <__aeabi_ui2d>
 80060f6:	2301      	movs	r3, #1
 80060f8:	4680      	mov	r8, r0
 80060fa:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80060fe:	3d01      	subs	r5, #1
 8006100:	9310      	str	r3, [sp, #64]	; 0x40
 8006102:	e771      	b.n	8005fe8 <_dtoa_r+0xd8>
 8006104:	9b02      	ldr	r3, [sp, #8]
 8006106:	f1c0 0020 	rsb	r0, r0, #32
 800610a:	fa03 f000 	lsl.w	r0, r3, r0
 800610e:	e7f0      	b.n	80060f2 <_dtoa_r+0x1e2>
 8006110:	2301      	movs	r3, #1
 8006112:	e7b0      	b.n	8006076 <_dtoa_r+0x166>
 8006114:	900d      	str	r0, [sp, #52]	; 0x34
 8006116:	e7af      	b.n	8006078 <_dtoa_r+0x168>
 8006118:	f1ca 0300 	rsb	r3, sl, #0
 800611c:	9308      	str	r3, [sp, #32]
 800611e:	2300      	movs	r3, #0
 8006120:	eba9 090a 	sub.w	r9, r9, sl
 8006124:	930c      	str	r3, [sp, #48]	; 0x30
 8006126:	e7bc      	b.n	80060a2 <_dtoa_r+0x192>
 8006128:	2301      	movs	r3, #1
 800612a:	9309      	str	r3, [sp, #36]	; 0x24
 800612c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800612e:	2b00      	cmp	r3, #0
 8006130:	dd56      	ble.n	80061e0 <_dtoa_r+0x2d0>
 8006132:	4698      	mov	r8, r3
 8006134:	9304      	str	r3, [sp, #16]
 8006136:	2200      	movs	r2, #0
 8006138:	6462      	str	r2, [r4, #68]	; 0x44
 800613a:	2204      	movs	r2, #4
 800613c:	f102 0014 	add.w	r0, r2, #20
 8006140:	4298      	cmp	r0, r3
 8006142:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006144:	d951      	bls.n	80061ea <_dtoa_r+0x2da>
 8006146:	4620      	mov	r0, r4
 8006148:	f001 f9c2 	bl	80074d0 <_Balloc>
 800614c:	f1b8 0f0e 	cmp.w	r8, #14
 8006150:	4683      	mov	fp, r0
 8006152:	6420      	str	r0, [r4, #64]	; 0x40
 8006154:	f200 80ed 	bhi.w	8006332 <_dtoa_r+0x422>
 8006158:	2d00      	cmp	r5, #0
 800615a:	f000 80ea 	beq.w	8006332 <_dtoa_r+0x422>
 800615e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006162:	f1ba 0f00 	cmp.w	sl, #0
 8006166:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800616a:	dd77      	ble.n	800625c <_dtoa_r+0x34c>
 800616c:	4a2b      	ldr	r2, [pc, #172]	; (800621c <_dtoa_r+0x30c>)
 800616e:	f00a 030f 	and.w	r3, sl, #15
 8006172:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006176:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800617a:	06f0      	lsls	r0, r6, #27
 800617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006180:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006184:	d568      	bpl.n	8006258 <_dtoa_r+0x348>
 8006186:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800618a:	4b25      	ldr	r3, [pc, #148]	; (8006220 <_dtoa_r+0x310>)
 800618c:	2503      	movs	r5, #3
 800618e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006192:	f7fa facb 	bl	800072c <__aeabi_ddiv>
 8006196:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800619a:	f006 060f 	and.w	r6, r6, #15
 800619e:	4f20      	ldr	r7, [pc, #128]	; (8006220 <_dtoa_r+0x310>)
 80061a0:	e04f      	b.n	8006242 <_dtoa_r+0x332>
 80061a2:	2301      	movs	r3, #1
 80061a4:	9309      	str	r3, [sp, #36]	; 0x24
 80061a6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80061a8:	4453      	add	r3, sl
 80061aa:	f103 0801 	add.w	r8, r3, #1
 80061ae:	9304      	str	r3, [sp, #16]
 80061b0:	4643      	mov	r3, r8
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	bfb8      	it	lt
 80061b6:	2301      	movlt	r3, #1
 80061b8:	e7bd      	b.n	8006136 <_dtoa_r+0x226>
 80061ba:	2300      	movs	r3, #0
 80061bc:	e7b5      	b.n	800612a <_dtoa_r+0x21a>
 80061be:	2300      	movs	r3, #0
 80061c0:	e7f0      	b.n	80061a4 <_dtoa_r+0x294>
 80061c2:	2501      	movs	r5, #1
 80061c4:	2300      	movs	r3, #0
 80061c6:	9509      	str	r5, [sp, #36]	; 0x24
 80061c8:	931e      	str	r3, [sp, #120]	; 0x78
 80061ca:	f04f 33ff 	mov.w	r3, #4294967295
 80061ce:	2200      	movs	r2, #0
 80061d0:	9304      	str	r3, [sp, #16]
 80061d2:	4698      	mov	r8, r3
 80061d4:	2312      	movs	r3, #18
 80061d6:	921f      	str	r2, [sp, #124]	; 0x7c
 80061d8:	e7ad      	b.n	8006136 <_dtoa_r+0x226>
 80061da:	2301      	movs	r3, #1
 80061dc:	9309      	str	r3, [sp, #36]	; 0x24
 80061de:	e7f4      	b.n	80061ca <_dtoa_r+0x2ba>
 80061e0:	2301      	movs	r3, #1
 80061e2:	9304      	str	r3, [sp, #16]
 80061e4:	4698      	mov	r8, r3
 80061e6:	461a      	mov	r2, r3
 80061e8:	e7f5      	b.n	80061d6 <_dtoa_r+0x2c6>
 80061ea:	3101      	adds	r1, #1
 80061ec:	6461      	str	r1, [r4, #68]	; 0x44
 80061ee:	0052      	lsls	r2, r2, #1
 80061f0:	e7a4      	b.n	800613c <_dtoa_r+0x22c>
 80061f2:	bf00      	nop
 80061f4:	f3af 8000 	nop.w
 80061f8:	636f4361 	.word	0x636f4361
 80061fc:	3fd287a7 	.word	0x3fd287a7
 8006200:	8b60c8b3 	.word	0x8b60c8b3
 8006204:	3fc68a28 	.word	0x3fc68a28
 8006208:	509f79fb 	.word	0x509f79fb
 800620c:	3fd34413 	.word	0x3fd34413
 8006210:	7ff00000 	.word	0x7ff00000
 8006214:	08008a53 	.word	0x08008a53
 8006218:	3ff80000 	.word	0x3ff80000
 800621c:	08008ab0 	.word	0x08008ab0
 8006220:	08008a88 	.word	0x08008a88
 8006224:	08008a7d 	.word	0x08008a7d
 8006228:	07f1      	lsls	r1, r6, #31
 800622a:	d508      	bpl.n	800623e <_dtoa_r+0x32e>
 800622c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006234:	f7fa f950 	bl	80004d8 <__aeabi_dmul>
 8006238:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800623c:	3501      	adds	r5, #1
 800623e:	1076      	asrs	r6, r6, #1
 8006240:	3708      	adds	r7, #8
 8006242:	2e00      	cmp	r6, #0
 8006244:	d1f0      	bne.n	8006228 <_dtoa_r+0x318>
 8006246:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800624a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800624e:	f7fa fa6d 	bl	800072c <__aeabi_ddiv>
 8006252:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006256:	e01b      	b.n	8006290 <_dtoa_r+0x380>
 8006258:	2502      	movs	r5, #2
 800625a:	e7a0      	b.n	800619e <_dtoa_r+0x28e>
 800625c:	f000 80a4 	beq.w	80063a8 <_dtoa_r+0x498>
 8006260:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006264:	f1ca 0600 	rsb	r6, sl, #0
 8006268:	4ba0      	ldr	r3, [pc, #640]	; (80064ec <_dtoa_r+0x5dc>)
 800626a:	f006 020f 	and.w	r2, r6, #15
 800626e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006276:	f7fa f92f 	bl	80004d8 <__aeabi_dmul>
 800627a:	2502      	movs	r5, #2
 800627c:	2300      	movs	r3, #0
 800627e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006282:	4f9b      	ldr	r7, [pc, #620]	; (80064f0 <_dtoa_r+0x5e0>)
 8006284:	1136      	asrs	r6, r6, #4
 8006286:	2e00      	cmp	r6, #0
 8006288:	f040 8083 	bne.w	8006392 <_dtoa_r+0x482>
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1e0      	bne.n	8006252 <_dtoa_r+0x342>
 8006290:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006292:	2b00      	cmp	r3, #0
 8006294:	f000 808a 	beq.w	80063ac <_dtoa_r+0x49c>
 8006298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800629c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80062a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80062a4:	2200      	movs	r2, #0
 80062a6:	4b93      	ldr	r3, [pc, #588]	; (80064f4 <_dtoa_r+0x5e4>)
 80062a8:	f7fa fb88 	bl	80009bc <__aeabi_dcmplt>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d07d      	beq.n	80063ac <_dtoa_r+0x49c>
 80062b0:	f1b8 0f00 	cmp.w	r8, #0
 80062b4:	d07a      	beq.n	80063ac <_dtoa_r+0x49c>
 80062b6:	9b04      	ldr	r3, [sp, #16]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	dd36      	ble.n	800632a <_dtoa_r+0x41a>
 80062bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80062c0:	2200      	movs	r2, #0
 80062c2:	4b8d      	ldr	r3, [pc, #564]	; (80064f8 <_dtoa_r+0x5e8>)
 80062c4:	f7fa f908 	bl	80004d8 <__aeabi_dmul>
 80062c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062cc:	9e04      	ldr	r6, [sp, #16]
 80062ce:	f10a 37ff 	add.w	r7, sl, #4294967295
 80062d2:	3501      	adds	r5, #1
 80062d4:	4628      	mov	r0, r5
 80062d6:	f7fa f895 	bl	8000404 <__aeabi_i2d>
 80062da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062de:	f7fa f8fb 	bl	80004d8 <__aeabi_dmul>
 80062e2:	2200      	movs	r2, #0
 80062e4:	4b85      	ldr	r3, [pc, #532]	; (80064fc <_dtoa_r+0x5ec>)
 80062e6:	f7f9 ff41 	bl	800016c <__adddf3>
 80062ea:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80062ee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80062f2:	950b      	str	r5, [sp, #44]	; 0x2c
 80062f4:	2e00      	cmp	r6, #0
 80062f6:	d15c      	bne.n	80063b2 <_dtoa_r+0x4a2>
 80062f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062fc:	2200      	movs	r2, #0
 80062fe:	4b80      	ldr	r3, [pc, #512]	; (8006500 <_dtoa_r+0x5f0>)
 8006300:	f7f9 ff32 	bl	8000168 <__aeabi_dsub>
 8006304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006306:	462b      	mov	r3, r5
 8006308:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800630c:	f7fa fb74 	bl	80009f8 <__aeabi_dcmpgt>
 8006310:	2800      	cmp	r0, #0
 8006312:	f040 8282 	bne.w	800681a <_dtoa_r+0x90a>
 8006316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800631a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800631c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006320:	f7fa fb4c 	bl	80009bc <__aeabi_dcmplt>
 8006324:	2800      	cmp	r0, #0
 8006326:	f040 8276 	bne.w	8006816 <_dtoa_r+0x906>
 800632a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800632e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006332:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006334:	2b00      	cmp	r3, #0
 8006336:	f2c0 814c 	blt.w	80065d2 <_dtoa_r+0x6c2>
 800633a:	f1ba 0f0e 	cmp.w	sl, #14
 800633e:	f300 8148 	bgt.w	80065d2 <_dtoa_r+0x6c2>
 8006342:	4b6a      	ldr	r3, [pc, #424]	; (80064ec <_dtoa_r+0x5dc>)
 8006344:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006350:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006352:	2b00      	cmp	r3, #0
 8006354:	f280 80d8 	bge.w	8006508 <_dtoa_r+0x5f8>
 8006358:	f1b8 0f00 	cmp.w	r8, #0
 800635c:	f300 80d4 	bgt.w	8006508 <_dtoa_r+0x5f8>
 8006360:	f040 8258 	bne.w	8006814 <_dtoa_r+0x904>
 8006364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006368:	2200      	movs	r2, #0
 800636a:	4b65      	ldr	r3, [pc, #404]	; (8006500 <_dtoa_r+0x5f0>)
 800636c:	f7fa f8b4 	bl	80004d8 <__aeabi_dmul>
 8006370:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006374:	f7fa fb36 	bl	80009e4 <__aeabi_dcmpge>
 8006378:	4646      	mov	r6, r8
 800637a:	4647      	mov	r7, r8
 800637c:	2800      	cmp	r0, #0
 800637e:	f040 822e 	bne.w	80067de <_dtoa_r+0x8ce>
 8006382:	2331      	movs	r3, #49	; 0x31
 8006384:	f10b 0501 	add.w	r5, fp, #1
 8006388:	f88b 3000 	strb.w	r3, [fp]
 800638c:	f10a 0a01 	add.w	sl, sl, #1
 8006390:	e229      	b.n	80067e6 <_dtoa_r+0x8d6>
 8006392:	07f2      	lsls	r2, r6, #31
 8006394:	d505      	bpl.n	80063a2 <_dtoa_r+0x492>
 8006396:	e9d7 2300 	ldrd	r2, r3, [r7]
 800639a:	f7fa f89d 	bl	80004d8 <__aeabi_dmul>
 800639e:	2301      	movs	r3, #1
 80063a0:	3501      	adds	r5, #1
 80063a2:	1076      	asrs	r6, r6, #1
 80063a4:	3708      	adds	r7, #8
 80063a6:	e76e      	b.n	8006286 <_dtoa_r+0x376>
 80063a8:	2502      	movs	r5, #2
 80063aa:	e771      	b.n	8006290 <_dtoa_r+0x380>
 80063ac:	4657      	mov	r7, sl
 80063ae:	4646      	mov	r6, r8
 80063b0:	e790      	b.n	80062d4 <_dtoa_r+0x3c4>
 80063b2:	4b4e      	ldr	r3, [pc, #312]	; (80064ec <_dtoa_r+0x5dc>)
 80063b4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80063b8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80063bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d048      	beq.n	8006454 <_dtoa_r+0x544>
 80063c2:	4602      	mov	r2, r0
 80063c4:	460b      	mov	r3, r1
 80063c6:	2000      	movs	r0, #0
 80063c8:	494e      	ldr	r1, [pc, #312]	; (8006504 <_dtoa_r+0x5f4>)
 80063ca:	f7fa f9af 	bl	800072c <__aeabi_ddiv>
 80063ce:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80063d2:	f7f9 fec9 	bl	8000168 <__aeabi_dsub>
 80063d6:	465d      	mov	r5, fp
 80063d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80063dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063e0:	f7fa fb2a 	bl	8000a38 <__aeabi_d2iz>
 80063e4:	9011      	str	r0, [sp, #68]	; 0x44
 80063e6:	f7fa f80d 	bl	8000404 <__aeabi_i2d>
 80063ea:	4602      	mov	r2, r0
 80063ec:	460b      	mov	r3, r1
 80063ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063f2:	f7f9 feb9 	bl	8000168 <__aeabi_dsub>
 80063f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063fc:	3330      	adds	r3, #48	; 0x30
 80063fe:	f805 3b01 	strb.w	r3, [r5], #1
 8006402:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006406:	f7fa fad9 	bl	80009bc <__aeabi_dcmplt>
 800640a:	2800      	cmp	r0, #0
 800640c:	d163      	bne.n	80064d6 <_dtoa_r+0x5c6>
 800640e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006412:	2000      	movs	r0, #0
 8006414:	4937      	ldr	r1, [pc, #220]	; (80064f4 <_dtoa_r+0x5e4>)
 8006416:	f7f9 fea7 	bl	8000168 <__aeabi_dsub>
 800641a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800641e:	f7fa facd 	bl	80009bc <__aeabi_dcmplt>
 8006422:	2800      	cmp	r0, #0
 8006424:	f040 80b6 	bne.w	8006594 <_dtoa_r+0x684>
 8006428:	eba5 030b 	sub.w	r3, r5, fp
 800642c:	429e      	cmp	r6, r3
 800642e:	f77f af7c 	ble.w	800632a <_dtoa_r+0x41a>
 8006432:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006436:	2200      	movs	r2, #0
 8006438:	4b2f      	ldr	r3, [pc, #188]	; (80064f8 <_dtoa_r+0x5e8>)
 800643a:	f7fa f84d 	bl	80004d8 <__aeabi_dmul>
 800643e:	2200      	movs	r2, #0
 8006440:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006444:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006448:	4b2b      	ldr	r3, [pc, #172]	; (80064f8 <_dtoa_r+0x5e8>)
 800644a:	f7fa f845 	bl	80004d8 <__aeabi_dmul>
 800644e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006452:	e7c3      	b.n	80063dc <_dtoa_r+0x4cc>
 8006454:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006458:	f7fa f83e 	bl	80004d8 <__aeabi_dmul>
 800645c:	eb0b 0506 	add.w	r5, fp, r6
 8006460:	465e      	mov	r6, fp
 8006462:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006466:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800646a:	f7fa fae5 	bl	8000a38 <__aeabi_d2iz>
 800646e:	9011      	str	r0, [sp, #68]	; 0x44
 8006470:	f7f9 ffc8 	bl	8000404 <__aeabi_i2d>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800647c:	f7f9 fe74 	bl	8000168 <__aeabi_dsub>
 8006480:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006486:	3330      	adds	r3, #48	; 0x30
 8006488:	f806 3b01 	strb.w	r3, [r6], #1
 800648c:	42ae      	cmp	r6, r5
 800648e:	f04f 0200 	mov.w	r2, #0
 8006492:	d124      	bne.n	80064de <_dtoa_r+0x5ce>
 8006494:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006498:	4b1a      	ldr	r3, [pc, #104]	; (8006504 <_dtoa_r+0x5f4>)
 800649a:	f7f9 fe67 	bl	800016c <__adddf3>
 800649e:	4602      	mov	r2, r0
 80064a0:	460b      	mov	r3, r1
 80064a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064a6:	f7fa faa7 	bl	80009f8 <__aeabi_dcmpgt>
 80064aa:	2800      	cmp	r0, #0
 80064ac:	d172      	bne.n	8006594 <_dtoa_r+0x684>
 80064ae:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80064b2:	2000      	movs	r0, #0
 80064b4:	4913      	ldr	r1, [pc, #76]	; (8006504 <_dtoa_r+0x5f4>)
 80064b6:	f7f9 fe57 	bl	8000168 <__aeabi_dsub>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064c2:	f7fa fa7b 	bl	80009bc <__aeabi_dcmplt>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f43f af2f 	beq.w	800632a <_dtoa_r+0x41a>
 80064cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064d0:	1e6a      	subs	r2, r5, #1
 80064d2:	2b30      	cmp	r3, #48	; 0x30
 80064d4:	d001      	beq.n	80064da <_dtoa_r+0x5ca>
 80064d6:	46ba      	mov	sl, r7
 80064d8:	e04b      	b.n	8006572 <_dtoa_r+0x662>
 80064da:	4615      	mov	r5, r2
 80064dc:	e7f6      	b.n	80064cc <_dtoa_r+0x5bc>
 80064de:	4b06      	ldr	r3, [pc, #24]	; (80064f8 <_dtoa_r+0x5e8>)
 80064e0:	f7f9 fffa 	bl	80004d8 <__aeabi_dmul>
 80064e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064e8:	e7bd      	b.n	8006466 <_dtoa_r+0x556>
 80064ea:	bf00      	nop
 80064ec:	08008ab0 	.word	0x08008ab0
 80064f0:	08008a88 	.word	0x08008a88
 80064f4:	3ff00000 	.word	0x3ff00000
 80064f8:	40240000 	.word	0x40240000
 80064fc:	401c0000 	.word	0x401c0000
 8006500:	40140000 	.word	0x40140000
 8006504:	3fe00000 	.word	0x3fe00000
 8006508:	465d      	mov	r5, fp
 800650a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800650e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006512:	4630      	mov	r0, r6
 8006514:	4639      	mov	r1, r7
 8006516:	f7fa f909 	bl	800072c <__aeabi_ddiv>
 800651a:	f7fa fa8d 	bl	8000a38 <__aeabi_d2iz>
 800651e:	4681      	mov	r9, r0
 8006520:	f7f9 ff70 	bl	8000404 <__aeabi_i2d>
 8006524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006528:	f7f9 ffd6 	bl	80004d8 <__aeabi_dmul>
 800652c:	4602      	mov	r2, r0
 800652e:	460b      	mov	r3, r1
 8006530:	4630      	mov	r0, r6
 8006532:	4639      	mov	r1, r7
 8006534:	f7f9 fe18 	bl	8000168 <__aeabi_dsub>
 8006538:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800653c:	f805 6b01 	strb.w	r6, [r5], #1
 8006540:	eba5 060b 	sub.w	r6, r5, fp
 8006544:	45b0      	cmp	r8, r6
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	d135      	bne.n	80065b8 <_dtoa_r+0x6a8>
 800654c:	f7f9 fe0e 	bl	800016c <__adddf3>
 8006550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006554:	4606      	mov	r6, r0
 8006556:	460f      	mov	r7, r1
 8006558:	f7fa fa4e 	bl	80009f8 <__aeabi_dcmpgt>
 800655c:	b9c8      	cbnz	r0, 8006592 <_dtoa_r+0x682>
 800655e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006562:	4630      	mov	r0, r6
 8006564:	4639      	mov	r1, r7
 8006566:	f7fa fa1f 	bl	80009a8 <__aeabi_dcmpeq>
 800656a:	b110      	cbz	r0, 8006572 <_dtoa_r+0x662>
 800656c:	f019 0f01 	tst.w	r9, #1
 8006570:	d10f      	bne.n	8006592 <_dtoa_r+0x682>
 8006572:	9906      	ldr	r1, [sp, #24]
 8006574:	4620      	mov	r0, r4
 8006576:	f000 ffd0 	bl	800751a <_Bfree>
 800657a:	2300      	movs	r3, #0
 800657c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800657e:	702b      	strb	r3, [r5, #0]
 8006580:	f10a 0301 	add.w	r3, sl, #1
 8006584:	6013      	str	r3, [r2, #0]
 8006586:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006588:	2b00      	cmp	r3, #0
 800658a:	f43f acf9 	beq.w	8005f80 <_dtoa_r+0x70>
 800658e:	601d      	str	r5, [r3, #0]
 8006590:	e4f6      	b.n	8005f80 <_dtoa_r+0x70>
 8006592:	4657      	mov	r7, sl
 8006594:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006598:	1e6b      	subs	r3, r5, #1
 800659a:	2a39      	cmp	r2, #57	; 0x39
 800659c:	d106      	bne.n	80065ac <_dtoa_r+0x69c>
 800659e:	459b      	cmp	fp, r3
 80065a0:	d108      	bne.n	80065b4 <_dtoa_r+0x6a4>
 80065a2:	2330      	movs	r3, #48	; 0x30
 80065a4:	f88b 3000 	strb.w	r3, [fp]
 80065a8:	465b      	mov	r3, fp
 80065aa:	3701      	adds	r7, #1
 80065ac:	781a      	ldrb	r2, [r3, #0]
 80065ae:	3201      	adds	r2, #1
 80065b0:	701a      	strb	r2, [r3, #0]
 80065b2:	e790      	b.n	80064d6 <_dtoa_r+0x5c6>
 80065b4:	461d      	mov	r5, r3
 80065b6:	e7ed      	b.n	8006594 <_dtoa_r+0x684>
 80065b8:	2200      	movs	r2, #0
 80065ba:	4b99      	ldr	r3, [pc, #612]	; (8006820 <_dtoa_r+0x910>)
 80065bc:	f7f9 ff8c 	bl	80004d8 <__aeabi_dmul>
 80065c0:	2200      	movs	r2, #0
 80065c2:	2300      	movs	r3, #0
 80065c4:	4606      	mov	r6, r0
 80065c6:	460f      	mov	r7, r1
 80065c8:	f7fa f9ee 	bl	80009a8 <__aeabi_dcmpeq>
 80065cc:	2800      	cmp	r0, #0
 80065ce:	d09e      	beq.n	800650e <_dtoa_r+0x5fe>
 80065d0:	e7cf      	b.n	8006572 <_dtoa_r+0x662>
 80065d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065d4:	2a00      	cmp	r2, #0
 80065d6:	f000 8088 	beq.w	80066ea <_dtoa_r+0x7da>
 80065da:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80065dc:	2a01      	cmp	r2, #1
 80065de:	dc6d      	bgt.n	80066bc <_dtoa_r+0x7ac>
 80065e0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065e2:	2a00      	cmp	r2, #0
 80065e4:	d066      	beq.n	80066b4 <_dtoa_r+0x7a4>
 80065e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065ea:	464d      	mov	r5, r9
 80065ec:	9e08      	ldr	r6, [sp, #32]
 80065ee:	9a07      	ldr	r2, [sp, #28]
 80065f0:	2101      	movs	r1, #1
 80065f2:	441a      	add	r2, r3
 80065f4:	4620      	mov	r0, r4
 80065f6:	4499      	add	r9, r3
 80065f8:	9207      	str	r2, [sp, #28]
 80065fa:	f001 f820 	bl	800763e <__i2b>
 80065fe:	4607      	mov	r7, r0
 8006600:	2d00      	cmp	r5, #0
 8006602:	dd0b      	ble.n	800661c <_dtoa_r+0x70c>
 8006604:	9b07      	ldr	r3, [sp, #28]
 8006606:	2b00      	cmp	r3, #0
 8006608:	dd08      	ble.n	800661c <_dtoa_r+0x70c>
 800660a:	42ab      	cmp	r3, r5
 800660c:	bfa8      	it	ge
 800660e:	462b      	movge	r3, r5
 8006610:	9a07      	ldr	r2, [sp, #28]
 8006612:	eba9 0903 	sub.w	r9, r9, r3
 8006616:	1aed      	subs	r5, r5, r3
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	9307      	str	r3, [sp, #28]
 800661c:	9b08      	ldr	r3, [sp, #32]
 800661e:	b1eb      	cbz	r3, 800665c <_dtoa_r+0x74c>
 8006620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006622:	2b00      	cmp	r3, #0
 8006624:	d065      	beq.n	80066f2 <_dtoa_r+0x7e2>
 8006626:	b18e      	cbz	r6, 800664c <_dtoa_r+0x73c>
 8006628:	4639      	mov	r1, r7
 800662a:	4632      	mov	r2, r6
 800662c:	4620      	mov	r0, r4
 800662e:	f001 f8a5 	bl	800777c <__pow5mult>
 8006632:	9a06      	ldr	r2, [sp, #24]
 8006634:	4601      	mov	r1, r0
 8006636:	4607      	mov	r7, r0
 8006638:	4620      	mov	r0, r4
 800663a:	f001 f809 	bl	8007650 <__multiply>
 800663e:	9906      	ldr	r1, [sp, #24]
 8006640:	900a      	str	r0, [sp, #40]	; 0x28
 8006642:	4620      	mov	r0, r4
 8006644:	f000 ff69 	bl	800751a <_Bfree>
 8006648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664a:	9306      	str	r3, [sp, #24]
 800664c:	9b08      	ldr	r3, [sp, #32]
 800664e:	1b9a      	subs	r2, r3, r6
 8006650:	d004      	beq.n	800665c <_dtoa_r+0x74c>
 8006652:	9906      	ldr	r1, [sp, #24]
 8006654:	4620      	mov	r0, r4
 8006656:	f001 f891 	bl	800777c <__pow5mult>
 800665a:	9006      	str	r0, [sp, #24]
 800665c:	2101      	movs	r1, #1
 800665e:	4620      	mov	r0, r4
 8006660:	f000 ffed 	bl	800763e <__i2b>
 8006664:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006666:	4606      	mov	r6, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	f000 81ca 	beq.w	8006a02 <_dtoa_r+0xaf2>
 800666e:	461a      	mov	r2, r3
 8006670:	4601      	mov	r1, r0
 8006672:	4620      	mov	r0, r4
 8006674:	f001 f882 	bl	800777c <__pow5mult>
 8006678:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800667a:	4606      	mov	r6, r0
 800667c:	2b01      	cmp	r3, #1
 800667e:	dc3e      	bgt.n	80066fe <_dtoa_r+0x7ee>
 8006680:	9b02      	ldr	r3, [sp, #8]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d137      	bne.n	80066f6 <_dtoa_r+0x7e6>
 8006686:	9b03      	ldr	r3, [sp, #12]
 8006688:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800668c:	2b00      	cmp	r3, #0
 800668e:	d134      	bne.n	80066fa <_dtoa_r+0x7ea>
 8006690:	9b03      	ldr	r3, [sp, #12]
 8006692:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006696:	0d1b      	lsrs	r3, r3, #20
 8006698:	051b      	lsls	r3, r3, #20
 800669a:	b12b      	cbz	r3, 80066a8 <_dtoa_r+0x798>
 800669c:	9b07      	ldr	r3, [sp, #28]
 800669e:	f109 0901 	add.w	r9, r9, #1
 80066a2:	3301      	adds	r3, #1
 80066a4:	9307      	str	r3, [sp, #28]
 80066a6:	2301      	movs	r3, #1
 80066a8:	9308      	str	r3, [sp, #32]
 80066aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d128      	bne.n	8006702 <_dtoa_r+0x7f2>
 80066b0:	2001      	movs	r0, #1
 80066b2:	e02e      	b.n	8006712 <_dtoa_r+0x802>
 80066b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066ba:	e796      	b.n	80065ea <_dtoa_r+0x6da>
 80066bc:	9b08      	ldr	r3, [sp, #32]
 80066be:	f108 36ff 	add.w	r6, r8, #4294967295
 80066c2:	42b3      	cmp	r3, r6
 80066c4:	bfb7      	itett	lt
 80066c6:	9b08      	ldrlt	r3, [sp, #32]
 80066c8:	1b9e      	subge	r6, r3, r6
 80066ca:	1af2      	sublt	r2, r6, r3
 80066cc:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80066ce:	bfbf      	itttt	lt
 80066d0:	9608      	strlt	r6, [sp, #32]
 80066d2:	189b      	addlt	r3, r3, r2
 80066d4:	930c      	strlt	r3, [sp, #48]	; 0x30
 80066d6:	2600      	movlt	r6, #0
 80066d8:	f1b8 0f00 	cmp.w	r8, #0
 80066dc:	bfb9      	ittee	lt
 80066de:	eba9 0508 	sublt.w	r5, r9, r8
 80066e2:	2300      	movlt	r3, #0
 80066e4:	464d      	movge	r5, r9
 80066e6:	4643      	movge	r3, r8
 80066e8:	e781      	b.n	80065ee <_dtoa_r+0x6de>
 80066ea:	9e08      	ldr	r6, [sp, #32]
 80066ec:	464d      	mov	r5, r9
 80066ee:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80066f0:	e786      	b.n	8006600 <_dtoa_r+0x6f0>
 80066f2:	9a08      	ldr	r2, [sp, #32]
 80066f4:	e7ad      	b.n	8006652 <_dtoa_r+0x742>
 80066f6:	2300      	movs	r3, #0
 80066f8:	e7d6      	b.n	80066a8 <_dtoa_r+0x798>
 80066fa:	9b02      	ldr	r3, [sp, #8]
 80066fc:	e7d4      	b.n	80066a8 <_dtoa_r+0x798>
 80066fe:	2300      	movs	r3, #0
 8006700:	9308      	str	r3, [sp, #32]
 8006702:	6933      	ldr	r3, [r6, #16]
 8006704:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006708:	6918      	ldr	r0, [r3, #16]
 800670a:	f000 ff4a 	bl	80075a2 <__hi0bits>
 800670e:	f1c0 0020 	rsb	r0, r0, #32
 8006712:	9b07      	ldr	r3, [sp, #28]
 8006714:	4418      	add	r0, r3
 8006716:	f010 001f 	ands.w	r0, r0, #31
 800671a:	d047      	beq.n	80067ac <_dtoa_r+0x89c>
 800671c:	f1c0 0320 	rsb	r3, r0, #32
 8006720:	2b04      	cmp	r3, #4
 8006722:	dd3b      	ble.n	800679c <_dtoa_r+0x88c>
 8006724:	9b07      	ldr	r3, [sp, #28]
 8006726:	f1c0 001c 	rsb	r0, r0, #28
 800672a:	4481      	add	r9, r0
 800672c:	4405      	add	r5, r0
 800672e:	4403      	add	r3, r0
 8006730:	9307      	str	r3, [sp, #28]
 8006732:	f1b9 0f00 	cmp.w	r9, #0
 8006736:	dd05      	ble.n	8006744 <_dtoa_r+0x834>
 8006738:	464a      	mov	r2, r9
 800673a:	9906      	ldr	r1, [sp, #24]
 800673c:	4620      	mov	r0, r4
 800673e:	f001 f85d 	bl	80077fc <__lshift>
 8006742:	9006      	str	r0, [sp, #24]
 8006744:	9b07      	ldr	r3, [sp, #28]
 8006746:	2b00      	cmp	r3, #0
 8006748:	dd05      	ble.n	8006756 <_dtoa_r+0x846>
 800674a:	4631      	mov	r1, r6
 800674c:	461a      	mov	r2, r3
 800674e:	4620      	mov	r0, r4
 8006750:	f001 f854 	bl	80077fc <__lshift>
 8006754:	4606      	mov	r6, r0
 8006756:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006758:	b353      	cbz	r3, 80067b0 <_dtoa_r+0x8a0>
 800675a:	4631      	mov	r1, r6
 800675c:	9806      	ldr	r0, [sp, #24]
 800675e:	f001 f8a1 	bl	80078a4 <__mcmp>
 8006762:	2800      	cmp	r0, #0
 8006764:	da24      	bge.n	80067b0 <_dtoa_r+0x8a0>
 8006766:	2300      	movs	r3, #0
 8006768:	220a      	movs	r2, #10
 800676a:	9906      	ldr	r1, [sp, #24]
 800676c:	4620      	mov	r0, r4
 800676e:	f000 fedd 	bl	800752c <__multadd>
 8006772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006774:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006778:	9006      	str	r0, [sp, #24]
 800677a:	2b00      	cmp	r3, #0
 800677c:	f000 8148 	beq.w	8006a10 <_dtoa_r+0xb00>
 8006780:	2300      	movs	r3, #0
 8006782:	4639      	mov	r1, r7
 8006784:	220a      	movs	r2, #10
 8006786:	4620      	mov	r0, r4
 8006788:	f000 fed0 	bl	800752c <__multadd>
 800678c:	9b04      	ldr	r3, [sp, #16]
 800678e:	4607      	mov	r7, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	dc4d      	bgt.n	8006830 <_dtoa_r+0x920>
 8006794:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006796:	2b02      	cmp	r3, #2
 8006798:	dd4a      	ble.n	8006830 <_dtoa_r+0x920>
 800679a:	e011      	b.n	80067c0 <_dtoa_r+0x8b0>
 800679c:	d0c9      	beq.n	8006732 <_dtoa_r+0x822>
 800679e:	9a07      	ldr	r2, [sp, #28]
 80067a0:	331c      	adds	r3, #28
 80067a2:	441a      	add	r2, r3
 80067a4:	4499      	add	r9, r3
 80067a6:	441d      	add	r5, r3
 80067a8:	4613      	mov	r3, r2
 80067aa:	e7c1      	b.n	8006730 <_dtoa_r+0x820>
 80067ac:	4603      	mov	r3, r0
 80067ae:	e7f6      	b.n	800679e <_dtoa_r+0x88e>
 80067b0:	f1b8 0f00 	cmp.w	r8, #0
 80067b4:	dc36      	bgt.n	8006824 <_dtoa_r+0x914>
 80067b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	dd33      	ble.n	8006824 <_dtoa_r+0x914>
 80067bc:	f8cd 8010 	str.w	r8, [sp, #16]
 80067c0:	9b04      	ldr	r3, [sp, #16]
 80067c2:	b963      	cbnz	r3, 80067de <_dtoa_r+0x8ce>
 80067c4:	4631      	mov	r1, r6
 80067c6:	2205      	movs	r2, #5
 80067c8:	4620      	mov	r0, r4
 80067ca:	f000 feaf 	bl	800752c <__multadd>
 80067ce:	4601      	mov	r1, r0
 80067d0:	4606      	mov	r6, r0
 80067d2:	9806      	ldr	r0, [sp, #24]
 80067d4:	f001 f866 	bl	80078a4 <__mcmp>
 80067d8:	2800      	cmp	r0, #0
 80067da:	f73f add2 	bgt.w	8006382 <_dtoa_r+0x472>
 80067de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80067e0:	465d      	mov	r5, fp
 80067e2:	ea6f 0a03 	mvn.w	sl, r3
 80067e6:	f04f 0900 	mov.w	r9, #0
 80067ea:	4631      	mov	r1, r6
 80067ec:	4620      	mov	r0, r4
 80067ee:	f000 fe94 	bl	800751a <_Bfree>
 80067f2:	2f00      	cmp	r7, #0
 80067f4:	f43f aebd 	beq.w	8006572 <_dtoa_r+0x662>
 80067f8:	f1b9 0f00 	cmp.w	r9, #0
 80067fc:	d005      	beq.n	800680a <_dtoa_r+0x8fa>
 80067fe:	45b9      	cmp	r9, r7
 8006800:	d003      	beq.n	800680a <_dtoa_r+0x8fa>
 8006802:	4649      	mov	r1, r9
 8006804:	4620      	mov	r0, r4
 8006806:	f000 fe88 	bl	800751a <_Bfree>
 800680a:	4639      	mov	r1, r7
 800680c:	4620      	mov	r0, r4
 800680e:	f000 fe84 	bl	800751a <_Bfree>
 8006812:	e6ae      	b.n	8006572 <_dtoa_r+0x662>
 8006814:	2600      	movs	r6, #0
 8006816:	4637      	mov	r7, r6
 8006818:	e7e1      	b.n	80067de <_dtoa_r+0x8ce>
 800681a:	46ba      	mov	sl, r7
 800681c:	4637      	mov	r7, r6
 800681e:	e5b0      	b.n	8006382 <_dtoa_r+0x472>
 8006820:	40240000 	.word	0x40240000
 8006824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006826:	f8cd 8010 	str.w	r8, [sp, #16]
 800682a:	2b00      	cmp	r3, #0
 800682c:	f000 80f7 	beq.w	8006a1e <_dtoa_r+0xb0e>
 8006830:	2d00      	cmp	r5, #0
 8006832:	dd05      	ble.n	8006840 <_dtoa_r+0x930>
 8006834:	4639      	mov	r1, r7
 8006836:	462a      	mov	r2, r5
 8006838:	4620      	mov	r0, r4
 800683a:	f000 ffdf 	bl	80077fc <__lshift>
 800683e:	4607      	mov	r7, r0
 8006840:	9b08      	ldr	r3, [sp, #32]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d04c      	beq.n	80068e0 <_dtoa_r+0x9d0>
 8006846:	6879      	ldr	r1, [r7, #4]
 8006848:	4620      	mov	r0, r4
 800684a:	f000 fe41 	bl	80074d0 <_Balloc>
 800684e:	4605      	mov	r5, r0
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	f107 010c 	add.w	r1, r7, #12
 8006856:	3202      	adds	r2, #2
 8006858:	0092      	lsls	r2, r2, #2
 800685a:	300c      	adds	r0, #12
 800685c:	f000 fe20 	bl	80074a0 <memcpy>
 8006860:	2201      	movs	r2, #1
 8006862:	4629      	mov	r1, r5
 8006864:	4620      	mov	r0, r4
 8006866:	f000 ffc9 	bl	80077fc <__lshift>
 800686a:	46b9      	mov	r9, r7
 800686c:	4607      	mov	r7, r0
 800686e:	9b02      	ldr	r3, [sp, #8]
 8006870:	f8cd b01c 	str.w	fp, [sp, #28]
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	9308      	str	r3, [sp, #32]
 800687a:	4631      	mov	r1, r6
 800687c:	9806      	ldr	r0, [sp, #24]
 800687e:	f7ff fab7 	bl	8005df0 <quorem>
 8006882:	4649      	mov	r1, r9
 8006884:	4605      	mov	r5, r0
 8006886:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800688a:	9806      	ldr	r0, [sp, #24]
 800688c:	f001 f80a 	bl	80078a4 <__mcmp>
 8006890:	463a      	mov	r2, r7
 8006892:	9002      	str	r0, [sp, #8]
 8006894:	4631      	mov	r1, r6
 8006896:	4620      	mov	r0, r4
 8006898:	f001 f81e 	bl	80078d8 <__mdiff>
 800689c:	68c3      	ldr	r3, [r0, #12]
 800689e:	4602      	mov	r2, r0
 80068a0:	bb03      	cbnz	r3, 80068e4 <_dtoa_r+0x9d4>
 80068a2:	4601      	mov	r1, r0
 80068a4:	9009      	str	r0, [sp, #36]	; 0x24
 80068a6:	9806      	ldr	r0, [sp, #24]
 80068a8:	f000 fffc 	bl	80078a4 <__mcmp>
 80068ac:	4603      	mov	r3, r0
 80068ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068b0:	4611      	mov	r1, r2
 80068b2:	4620      	mov	r0, r4
 80068b4:	9309      	str	r3, [sp, #36]	; 0x24
 80068b6:	f000 fe30 	bl	800751a <_Bfree>
 80068ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068bc:	b9a3      	cbnz	r3, 80068e8 <_dtoa_r+0x9d8>
 80068be:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80068c0:	b992      	cbnz	r2, 80068e8 <_dtoa_r+0x9d8>
 80068c2:	9a08      	ldr	r2, [sp, #32]
 80068c4:	b982      	cbnz	r2, 80068e8 <_dtoa_r+0x9d8>
 80068c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068ca:	d029      	beq.n	8006920 <_dtoa_r+0xa10>
 80068cc:	9b02      	ldr	r3, [sp, #8]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	dd01      	ble.n	80068d6 <_dtoa_r+0x9c6>
 80068d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80068d6:	9b07      	ldr	r3, [sp, #28]
 80068d8:	1c5d      	adds	r5, r3, #1
 80068da:	f883 8000 	strb.w	r8, [r3]
 80068de:	e784      	b.n	80067ea <_dtoa_r+0x8da>
 80068e0:	4638      	mov	r0, r7
 80068e2:	e7c2      	b.n	800686a <_dtoa_r+0x95a>
 80068e4:	2301      	movs	r3, #1
 80068e6:	e7e3      	b.n	80068b0 <_dtoa_r+0x9a0>
 80068e8:	9a02      	ldr	r2, [sp, #8]
 80068ea:	2a00      	cmp	r2, #0
 80068ec:	db04      	blt.n	80068f8 <_dtoa_r+0x9e8>
 80068ee:	d124      	bne.n	800693a <_dtoa_r+0xa2a>
 80068f0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80068f2:	bb12      	cbnz	r2, 800693a <_dtoa_r+0xa2a>
 80068f4:	9a08      	ldr	r2, [sp, #32]
 80068f6:	bb02      	cbnz	r2, 800693a <_dtoa_r+0xa2a>
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	ddec      	ble.n	80068d6 <_dtoa_r+0x9c6>
 80068fc:	2201      	movs	r2, #1
 80068fe:	9906      	ldr	r1, [sp, #24]
 8006900:	4620      	mov	r0, r4
 8006902:	f000 ff7b 	bl	80077fc <__lshift>
 8006906:	4631      	mov	r1, r6
 8006908:	9006      	str	r0, [sp, #24]
 800690a:	f000 ffcb 	bl	80078a4 <__mcmp>
 800690e:	2800      	cmp	r0, #0
 8006910:	dc03      	bgt.n	800691a <_dtoa_r+0xa0a>
 8006912:	d1e0      	bne.n	80068d6 <_dtoa_r+0x9c6>
 8006914:	f018 0f01 	tst.w	r8, #1
 8006918:	d0dd      	beq.n	80068d6 <_dtoa_r+0x9c6>
 800691a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800691e:	d1d8      	bne.n	80068d2 <_dtoa_r+0x9c2>
 8006920:	9b07      	ldr	r3, [sp, #28]
 8006922:	9a07      	ldr	r2, [sp, #28]
 8006924:	1c5d      	adds	r5, r3, #1
 8006926:	2339      	movs	r3, #57	; 0x39
 8006928:	7013      	strb	r3, [r2, #0]
 800692a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800692e:	1e6a      	subs	r2, r5, #1
 8006930:	2b39      	cmp	r3, #57	; 0x39
 8006932:	d04e      	beq.n	80069d2 <_dtoa_r+0xac2>
 8006934:	3301      	adds	r3, #1
 8006936:	7013      	strb	r3, [r2, #0]
 8006938:	e757      	b.n	80067ea <_dtoa_r+0x8da>
 800693a:	9a07      	ldr	r2, [sp, #28]
 800693c:	2b00      	cmp	r3, #0
 800693e:	f102 0501 	add.w	r5, r2, #1
 8006942:	dd06      	ble.n	8006952 <_dtoa_r+0xa42>
 8006944:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006948:	d0ea      	beq.n	8006920 <_dtoa_r+0xa10>
 800694a:	f108 0801 	add.w	r8, r8, #1
 800694e:	9b07      	ldr	r3, [sp, #28]
 8006950:	e7c3      	b.n	80068da <_dtoa_r+0x9ca>
 8006952:	9a04      	ldr	r2, [sp, #16]
 8006954:	eba5 030b 	sub.w	r3, r5, fp
 8006958:	4293      	cmp	r3, r2
 800695a:	f805 8c01 	strb.w	r8, [r5, #-1]
 800695e:	d021      	beq.n	80069a4 <_dtoa_r+0xa94>
 8006960:	2300      	movs	r3, #0
 8006962:	220a      	movs	r2, #10
 8006964:	9906      	ldr	r1, [sp, #24]
 8006966:	4620      	mov	r0, r4
 8006968:	f000 fde0 	bl	800752c <__multadd>
 800696c:	45b9      	cmp	r9, r7
 800696e:	9006      	str	r0, [sp, #24]
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	f04f 020a 	mov.w	r2, #10
 8006978:	4649      	mov	r1, r9
 800697a:	4620      	mov	r0, r4
 800697c:	d105      	bne.n	800698a <_dtoa_r+0xa7a>
 800697e:	f000 fdd5 	bl	800752c <__multadd>
 8006982:	4681      	mov	r9, r0
 8006984:	4607      	mov	r7, r0
 8006986:	9507      	str	r5, [sp, #28]
 8006988:	e777      	b.n	800687a <_dtoa_r+0x96a>
 800698a:	f000 fdcf 	bl	800752c <__multadd>
 800698e:	4639      	mov	r1, r7
 8006990:	4681      	mov	r9, r0
 8006992:	2300      	movs	r3, #0
 8006994:	220a      	movs	r2, #10
 8006996:	4620      	mov	r0, r4
 8006998:	f000 fdc8 	bl	800752c <__multadd>
 800699c:	4607      	mov	r7, r0
 800699e:	e7f2      	b.n	8006986 <_dtoa_r+0xa76>
 80069a0:	f04f 0900 	mov.w	r9, #0
 80069a4:	2201      	movs	r2, #1
 80069a6:	9906      	ldr	r1, [sp, #24]
 80069a8:	4620      	mov	r0, r4
 80069aa:	f000 ff27 	bl	80077fc <__lshift>
 80069ae:	4631      	mov	r1, r6
 80069b0:	9006      	str	r0, [sp, #24]
 80069b2:	f000 ff77 	bl	80078a4 <__mcmp>
 80069b6:	2800      	cmp	r0, #0
 80069b8:	dcb7      	bgt.n	800692a <_dtoa_r+0xa1a>
 80069ba:	d102      	bne.n	80069c2 <_dtoa_r+0xab2>
 80069bc:	f018 0f01 	tst.w	r8, #1
 80069c0:	d1b3      	bne.n	800692a <_dtoa_r+0xa1a>
 80069c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069c6:	1e6a      	subs	r2, r5, #1
 80069c8:	2b30      	cmp	r3, #48	; 0x30
 80069ca:	f47f af0e 	bne.w	80067ea <_dtoa_r+0x8da>
 80069ce:	4615      	mov	r5, r2
 80069d0:	e7f7      	b.n	80069c2 <_dtoa_r+0xab2>
 80069d2:	4593      	cmp	fp, r2
 80069d4:	d105      	bne.n	80069e2 <_dtoa_r+0xad2>
 80069d6:	2331      	movs	r3, #49	; 0x31
 80069d8:	f10a 0a01 	add.w	sl, sl, #1
 80069dc:	f88b 3000 	strb.w	r3, [fp]
 80069e0:	e703      	b.n	80067ea <_dtoa_r+0x8da>
 80069e2:	4615      	mov	r5, r2
 80069e4:	e7a1      	b.n	800692a <_dtoa_r+0xa1a>
 80069e6:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006a4c <_dtoa_r+0xb3c>
 80069ea:	f7ff bac9 	b.w	8005f80 <_dtoa_r+0x70>
 80069ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069f0:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8006a50 <_dtoa_r+0xb40>
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f43f aac3 	beq.w	8005f80 <_dtoa_r+0x70>
 80069fa:	f10b 0308 	add.w	r3, fp, #8
 80069fe:	f7ff babd 	b.w	8005f7c <_dtoa_r+0x6c>
 8006a02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	f77f ae3b 	ble.w	8006680 <_dtoa_r+0x770>
 8006a0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a0c:	9308      	str	r3, [sp, #32]
 8006a0e:	e64f      	b.n	80066b0 <_dtoa_r+0x7a0>
 8006a10:	9b04      	ldr	r3, [sp, #16]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	dc03      	bgt.n	8006a1e <_dtoa_r+0xb0e>
 8006a16:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	f73f aed1 	bgt.w	80067c0 <_dtoa_r+0x8b0>
 8006a1e:	465d      	mov	r5, fp
 8006a20:	4631      	mov	r1, r6
 8006a22:	9806      	ldr	r0, [sp, #24]
 8006a24:	f7ff f9e4 	bl	8005df0 <quorem>
 8006a28:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006a2c:	f805 8b01 	strb.w	r8, [r5], #1
 8006a30:	9a04      	ldr	r2, [sp, #16]
 8006a32:	eba5 030b 	sub.w	r3, r5, fp
 8006a36:	429a      	cmp	r2, r3
 8006a38:	ddb2      	ble.n	80069a0 <_dtoa_r+0xa90>
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	220a      	movs	r2, #10
 8006a3e:	9906      	ldr	r1, [sp, #24]
 8006a40:	4620      	mov	r0, r4
 8006a42:	f000 fd73 	bl	800752c <__multadd>
 8006a46:	9006      	str	r0, [sp, #24]
 8006a48:	e7ea      	b.n	8006a20 <_dtoa_r+0xb10>
 8006a4a:	bf00      	nop
 8006a4c:	08008a52 	.word	0x08008a52
 8006a50:	08008a74 	.word	0x08008a74

08006a54 <__sflush_r>:
 8006a54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a5c:	b293      	uxth	r3, r2
 8006a5e:	4605      	mov	r5, r0
 8006a60:	0718      	lsls	r0, r3, #28
 8006a62:	460c      	mov	r4, r1
 8006a64:	d45f      	bmi.n	8006b26 <__sflush_r+0xd2>
 8006a66:	684b      	ldr	r3, [r1, #4]
 8006a68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	818a      	strh	r2, [r1, #12]
 8006a70:	dc05      	bgt.n	8006a7e <__sflush_r+0x2a>
 8006a72:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	dc02      	bgt.n	8006a7e <__sflush_r+0x2a>
 8006a78:	2000      	movs	r0, #0
 8006a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a80:	2e00      	cmp	r6, #0
 8006a82:	d0f9      	beq.n	8006a78 <__sflush_r+0x24>
 8006a84:	2300      	movs	r3, #0
 8006a86:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a8a:	682f      	ldr	r7, [r5, #0]
 8006a8c:	69e1      	ldr	r1, [r4, #28]
 8006a8e:	602b      	str	r3, [r5, #0]
 8006a90:	d036      	beq.n	8006b00 <__sflush_r+0xac>
 8006a92:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8006a94:	89a3      	ldrh	r3, [r4, #12]
 8006a96:	075a      	lsls	r2, r3, #29
 8006a98:	d505      	bpl.n	8006aa6 <__sflush_r+0x52>
 8006a9a:	6863      	ldr	r3, [r4, #4]
 8006a9c:	1ac0      	subs	r0, r0, r3
 8006a9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006aa0:	b10b      	cbz	r3, 8006aa6 <__sflush_r+0x52>
 8006aa2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006aa4:	1ac0      	subs	r0, r0, r3
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006aac:	69e1      	ldr	r1, [r4, #28]
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b0      	blx	r6
 8006ab2:	1c43      	adds	r3, r0, #1
 8006ab4:	89a3      	ldrh	r3, [r4, #12]
 8006ab6:	d106      	bne.n	8006ac6 <__sflush_r+0x72>
 8006ab8:	6829      	ldr	r1, [r5, #0]
 8006aba:	291d      	cmp	r1, #29
 8006abc:	d84c      	bhi.n	8006b58 <__sflush_r+0x104>
 8006abe:	4a2b      	ldr	r2, [pc, #172]	; (8006b6c <__sflush_r+0x118>)
 8006ac0:	40ca      	lsrs	r2, r1
 8006ac2:	07d6      	lsls	r6, r2, #31
 8006ac4:	d548      	bpl.n	8006b58 <__sflush_r+0x104>
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006acc:	b21b      	sxth	r3, r3
 8006ace:	6062      	str	r2, [r4, #4]
 8006ad0:	6922      	ldr	r2, [r4, #16]
 8006ad2:	04d9      	lsls	r1, r3, #19
 8006ad4:	81a3      	strh	r3, [r4, #12]
 8006ad6:	6022      	str	r2, [r4, #0]
 8006ad8:	d504      	bpl.n	8006ae4 <__sflush_r+0x90>
 8006ada:	1c42      	adds	r2, r0, #1
 8006adc:	d101      	bne.n	8006ae2 <__sflush_r+0x8e>
 8006ade:	682b      	ldr	r3, [r5, #0]
 8006ae0:	b903      	cbnz	r3, 8006ae4 <__sflush_r+0x90>
 8006ae2:	6520      	str	r0, [r4, #80]	; 0x50
 8006ae4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006ae6:	602f      	str	r7, [r5, #0]
 8006ae8:	2900      	cmp	r1, #0
 8006aea:	d0c5      	beq.n	8006a78 <__sflush_r+0x24>
 8006aec:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006af0:	4299      	cmp	r1, r3
 8006af2:	d002      	beq.n	8006afa <__sflush_r+0xa6>
 8006af4:	4628      	mov	r0, r5
 8006af6:	f000 f937 	bl	8006d68 <_free_r>
 8006afa:	2000      	movs	r0, #0
 8006afc:	6320      	str	r0, [r4, #48]	; 0x30
 8006afe:	e7bc      	b.n	8006a7a <__sflush_r+0x26>
 8006b00:	2301      	movs	r3, #1
 8006b02:	4628      	mov	r0, r5
 8006b04:	47b0      	blx	r6
 8006b06:	1c41      	adds	r1, r0, #1
 8006b08:	d1c4      	bne.n	8006a94 <__sflush_r+0x40>
 8006b0a:	682b      	ldr	r3, [r5, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0c1      	beq.n	8006a94 <__sflush_r+0x40>
 8006b10:	2b1d      	cmp	r3, #29
 8006b12:	d001      	beq.n	8006b18 <__sflush_r+0xc4>
 8006b14:	2b16      	cmp	r3, #22
 8006b16:	d101      	bne.n	8006b1c <__sflush_r+0xc8>
 8006b18:	602f      	str	r7, [r5, #0]
 8006b1a:	e7ad      	b.n	8006a78 <__sflush_r+0x24>
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b22:	81a3      	strh	r3, [r4, #12]
 8006b24:	e7a9      	b.n	8006a7a <__sflush_r+0x26>
 8006b26:	690f      	ldr	r7, [r1, #16]
 8006b28:	2f00      	cmp	r7, #0
 8006b2a:	d0a5      	beq.n	8006a78 <__sflush_r+0x24>
 8006b2c:	079b      	lsls	r3, r3, #30
 8006b2e:	bf18      	it	ne
 8006b30:	2300      	movne	r3, #0
 8006b32:	680e      	ldr	r6, [r1, #0]
 8006b34:	bf08      	it	eq
 8006b36:	694b      	ldreq	r3, [r1, #20]
 8006b38:	eba6 0807 	sub.w	r8, r6, r7
 8006b3c:	600f      	str	r7, [r1, #0]
 8006b3e:	608b      	str	r3, [r1, #8]
 8006b40:	f1b8 0f00 	cmp.w	r8, #0
 8006b44:	dd98      	ble.n	8006a78 <__sflush_r+0x24>
 8006b46:	4643      	mov	r3, r8
 8006b48:	463a      	mov	r2, r7
 8006b4a:	69e1      	ldr	r1, [r4, #28]
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b50:	47b0      	blx	r6
 8006b52:	2800      	cmp	r0, #0
 8006b54:	dc06      	bgt.n	8006b64 <__sflush_r+0x110>
 8006b56:	89a3      	ldrh	r3, [r4, #12]
 8006b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b5c:	81a3      	strh	r3, [r4, #12]
 8006b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b62:	e78a      	b.n	8006a7a <__sflush_r+0x26>
 8006b64:	4407      	add	r7, r0
 8006b66:	eba8 0800 	sub.w	r8, r8, r0
 8006b6a:	e7e9      	b.n	8006b40 <__sflush_r+0xec>
 8006b6c:	20400001 	.word	0x20400001

08006b70 <_fflush_r>:
 8006b70:	b538      	push	{r3, r4, r5, lr}
 8006b72:	460c      	mov	r4, r1
 8006b74:	4605      	mov	r5, r0
 8006b76:	b118      	cbz	r0, 8006b80 <_fflush_r+0x10>
 8006b78:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006b7a:	b90b      	cbnz	r3, 8006b80 <_fflush_r+0x10>
 8006b7c:	f000 f864 	bl	8006c48 <__sinit>
 8006b80:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8006b84:	b1b8      	cbz	r0, 8006bb6 <_fflush_r+0x46>
 8006b86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b88:	07db      	lsls	r3, r3, #31
 8006b8a:	d404      	bmi.n	8006b96 <_fflush_r+0x26>
 8006b8c:	0581      	lsls	r1, r0, #22
 8006b8e:	d402      	bmi.n	8006b96 <_fflush_r+0x26>
 8006b90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b92:	f000 f9d3 	bl	8006f3c <__retarget_lock_acquire_recursive>
 8006b96:	4628      	mov	r0, r5
 8006b98:	4621      	mov	r1, r4
 8006b9a:	f7ff ff5b 	bl	8006a54 <__sflush_r>
 8006b9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ba0:	4605      	mov	r5, r0
 8006ba2:	07da      	lsls	r2, r3, #31
 8006ba4:	d405      	bmi.n	8006bb2 <_fflush_r+0x42>
 8006ba6:	89a3      	ldrh	r3, [r4, #12]
 8006ba8:	059b      	lsls	r3, r3, #22
 8006baa:	d402      	bmi.n	8006bb2 <_fflush_r+0x42>
 8006bac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bae:	f000 f9c6 	bl	8006f3e <__retarget_lock_release_recursive>
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	bd38      	pop	{r3, r4, r5, pc}
 8006bb6:	4605      	mov	r5, r0
 8006bb8:	e7fb      	b.n	8006bb2 <_fflush_r+0x42>
	...

08006bbc <std>:
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	b510      	push	{r4, lr}
 8006bc0:	4604      	mov	r4, r0
 8006bc2:	e9c0 3300 	strd	r3, r3, [r0]
 8006bc6:	6083      	str	r3, [r0, #8]
 8006bc8:	8181      	strh	r1, [r0, #12]
 8006bca:	6643      	str	r3, [r0, #100]	; 0x64
 8006bcc:	81c2      	strh	r2, [r0, #14]
 8006bce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bd2:	6183      	str	r3, [r0, #24]
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	2208      	movs	r2, #8
 8006bd8:	305c      	adds	r0, #92	; 0x5c
 8006bda:	f7fd fde3 	bl	80047a4 <memset>
 8006bde:	4b07      	ldr	r3, [pc, #28]	; (8006bfc <std+0x40>)
 8006be0:	61e4      	str	r4, [r4, #28]
 8006be2:	6223      	str	r3, [r4, #32]
 8006be4:	4b06      	ldr	r3, [pc, #24]	; (8006c00 <std+0x44>)
 8006be6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006bea:	6263      	str	r3, [r4, #36]	; 0x24
 8006bec:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <std+0x48>)
 8006bee:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bf0:	4b05      	ldr	r3, [pc, #20]	; (8006c08 <std+0x4c>)
 8006bf2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bf8:	f000 b99e 	b.w	8006f38 <__retarget_lock_init_recursive>
 8006bfc:	08007ab9 	.word	0x08007ab9
 8006c00:	08007adb 	.word	0x08007adb
 8006c04:	08007b13 	.word	0x08007b13
 8006c08:	08007b37 	.word	0x08007b37

08006c0c <_cleanup_r>:
 8006c0c:	4901      	ldr	r1, [pc, #4]	; (8006c14 <_cleanup_r+0x8>)
 8006c0e:	f000 b967 	b.w	8006ee0 <_fwalk_reent>
 8006c12:	bf00      	nop
 8006c14:	08007d35 	.word	0x08007d35

08006c18 <__sfp_lock_acquire>:
 8006c18:	4801      	ldr	r0, [pc, #4]	; (8006c20 <__sfp_lock_acquire+0x8>)
 8006c1a:	f000 b98f 	b.w	8006f3c <__retarget_lock_acquire_recursive>
 8006c1e:	bf00      	nop
 8006c20:	20000b68 	.word	0x20000b68

08006c24 <__sfp_lock_release>:
 8006c24:	4801      	ldr	r0, [pc, #4]	; (8006c2c <__sfp_lock_release+0x8>)
 8006c26:	f000 b98a 	b.w	8006f3e <__retarget_lock_release_recursive>
 8006c2a:	bf00      	nop
 8006c2c:	20000b68 	.word	0x20000b68

08006c30 <__sinit_lock_acquire>:
 8006c30:	4801      	ldr	r0, [pc, #4]	; (8006c38 <__sinit_lock_acquire+0x8>)
 8006c32:	f000 b983 	b.w	8006f3c <__retarget_lock_acquire_recursive>
 8006c36:	bf00      	nop
 8006c38:	20000b63 	.word	0x20000b63

08006c3c <__sinit_lock_release>:
 8006c3c:	4801      	ldr	r0, [pc, #4]	; (8006c44 <__sinit_lock_release+0x8>)
 8006c3e:	f000 b97e 	b.w	8006f3e <__retarget_lock_release_recursive>
 8006c42:	bf00      	nop
 8006c44:	20000b63 	.word	0x20000b63

08006c48 <__sinit>:
 8006c48:	b510      	push	{r4, lr}
 8006c4a:	4604      	mov	r4, r0
 8006c4c:	f7ff fff0 	bl	8006c30 <__sinit_lock_acquire>
 8006c50:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006c52:	b11a      	cbz	r2, 8006c5c <__sinit+0x14>
 8006c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c58:	f7ff bff0 	b.w	8006c3c <__sinit_lock_release>
 8006c5c:	4b0d      	ldr	r3, [pc, #52]	; (8006c94 <__sinit+0x4c>)
 8006c5e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8006c62:	63e3      	str	r3, [r4, #60]	; 0x3c
 8006c64:	2303      	movs	r3, #3
 8006c66:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8006c6a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8006c6e:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8006c72:	2104      	movs	r1, #4
 8006c74:	6860      	ldr	r0, [r4, #4]
 8006c76:	f7ff ffa1 	bl	8006bbc <std>
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	2109      	movs	r1, #9
 8006c7e:	68a0      	ldr	r0, [r4, #8]
 8006c80:	f7ff ff9c 	bl	8006bbc <std>
 8006c84:	2202      	movs	r2, #2
 8006c86:	2112      	movs	r1, #18
 8006c88:	68e0      	ldr	r0, [r4, #12]
 8006c8a:	f7ff ff97 	bl	8006bbc <std>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	63a3      	str	r3, [r4, #56]	; 0x38
 8006c92:	e7df      	b.n	8006c54 <__sinit+0xc>
 8006c94:	08006c0d 	.word	0x08006c0d

08006c98 <__libc_fini_array>:
 8006c98:	b538      	push	{r3, r4, r5, lr}
 8006c9a:	4d07      	ldr	r5, [pc, #28]	; (8006cb8 <__libc_fini_array+0x20>)
 8006c9c:	4c07      	ldr	r4, [pc, #28]	; (8006cbc <__libc_fini_array+0x24>)
 8006c9e:	1b64      	subs	r4, r4, r5
 8006ca0:	10a4      	asrs	r4, r4, #2
 8006ca2:	b91c      	cbnz	r4, 8006cac <__libc_fini_array+0x14>
 8006ca4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ca8:	f001 bd02 	b.w	80086b0 <_fini>
 8006cac:	3c01      	subs	r4, #1
 8006cae:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006cb2:	4798      	blx	r3
 8006cb4:	e7f5      	b.n	8006ca2 <__libc_fini_array+0xa>
 8006cb6:	bf00      	nop
 8006cb8:	08008ca0 	.word	0x08008ca0
 8006cbc:	08008ca4 	.word	0x08008ca4

08006cc0 <_malloc_trim_r>:
 8006cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cc4:	4605      	mov	r5, r0
 8006cc6:	2008      	movs	r0, #8
 8006cc8:	460c      	mov	r4, r1
 8006cca:	f000 ff4d 	bl	8007b68 <sysconf>
 8006cce:	4680      	mov	r8, r0
 8006cd0:	4f22      	ldr	r7, [pc, #136]	; (8006d5c <_malloc_trim_r+0x9c>)
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	f000 fbf0 	bl	80074b8 <__malloc_lock>
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	685e      	ldr	r6, [r3, #4]
 8006cdc:	f026 0603 	bic.w	r6, r6, #3
 8006ce0:	1b34      	subs	r4, r6, r4
 8006ce2:	3c11      	subs	r4, #17
 8006ce4:	4444      	add	r4, r8
 8006ce6:	fbb4 f4f8 	udiv	r4, r4, r8
 8006cea:	3c01      	subs	r4, #1
 8006cec:	fb08 f404 	mul.w	r4, r8, r4
 8006cf0:	45a0      	cmp	r8, r4
 8006cf2:	dd05      	ble.n	8006d00 <_malloc_trim_r+0x40>
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	f000 fbe5 	bl	80074c4 <__malloc_unlock>
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d00:	2100      	movs	r1, #0
 8006d02:	4628      	mov	r0, r5
 8006d04:	f000 fec8 	bl	8007a98 <_sbrk_r>
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	4433      	add	r3, r6
 8006d0c:	4298      	cmp	r0, r3
 8006d0e:	d1f1      	bne.n	8006cf4 <_malloc_trim_r+0x34>
 8006d10:	4261      	negs	r1, r4
 8006d12:	4628      	mov	r0, r5
 8006d14:	f000 fec0 	bl	8007a98 <_sbrk_r>
 8006d18:	3001      	adds	r0, #1
 8006d1a:	d110      	bne.n	8006d3e <_malloc_trim_r+0x7e>
 8006d1c:	2100      	movs	r1, #0
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f000 feba 	bl	8007a98 <_sbrk_r>
 8006d24:	68ba      	ldr	r2, [r7, #8]
 8006d26:	1a83      	subs	r3, r0, r2
 8006d28:	2b0f      	cmp	r3, #15
 8006d2a:	dde3      	ble.n	8006cf4 <_malloc_trim_r+0x34>
 8006d2c:	490c      	ldr	r1, [pc, #48]	; (8006d60 <_malloc_trim_r+0xa0>)
 8006d2e:	f043 0301 	orr.w	r3, r3, #1
 8006d32:	6809      	ldr	r1, [r1, #0]
 8006d34:	6053      	str	r3, [r2, #4]
 8006d36:	1a40      	subs	r0, r0, r1
 8006d38:	490a      	ldr	r1, [pc, #40]	; (8006d64 <_malloc_trim_r+0xa4>)
 8006d3a:	6008      	str	r0, [r1, #0]
 8006d3c:	e7da      	b.n	8006cf4 <_malloc_trim_r+0x34>
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	4a08      	ldr	r2, [pc, #32]	; (8006d64 <_malloc_trim_r+0xa4>)
 8006d42:	1b36      	subs	r6, r6, r4
 8006d44:	f046 0601 	orr.w	r6, r6, #1
 8006d48:	605e      	str	r6, [r3, #4]
 8006d4a:	6813      	ldr	r3, [r2, #0]
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	1b1c      	subs	r4, r3, r4
 8006d50:	6014      	str	r4, [r2, #0]
 8006d52:	f000 fbb7 	bl	80074c4 <__malloc_unlock>
 8006d56:	2001      	movs	r0, #1
 8006d58:	e7d0      	b.n	8006cfc <_malloc_trim_r+0x3c>
 8006d5a:	bf00      	nop
 8006d5c:	20000444 	.word	0x20000444
 8006d60:	2000084c 	.word	0x2000084c
 8006d64:	200009e0 	.word	0x200009e0

08006d68 <_free_r>:
 8006d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6c:	4604      	mov	r4, r0
 8006d6e:	4688      	mov	r8, r1
 8006d70:	2900      	cmp	r1, #0
 8006d72:	f000 80ab 	beq.w	8006ecc <_free_r+0x164>
 8006d76:	f000 fb9f 	bl	80074b8 <__malloc_lock>
 8006d7a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8006d7e:	4d54      	ldr	r5, [pc, #336]	; (8006ed0 <_free_r+0x168>)
 8006d80:	f022 0001 	bic.w	r0, r2, #1
 8006d84:	f1a8 0308 	sub.w	r3, r8, #8
 8006d88:	181f      	adds	r7, r3, r0
 8006d8a:	68a9      	ldr	r1, [r5, #8]
 8006d8c:	687e      	ldr	r6, [r7, #4]
 8006d8e:	42b9      	cmp	r1, r7
 8006d90:	f026 0603 	bic.w	r6, r6, #3
 8006d94:	f002 0201 	and.w	r2, r2, #1
 8006d98:	d11b      	bne.n	8006dd2 <_free_r+0x6a>
 8006d9a:	4430      	add	r0, r6
 8006d9c:	b93a      	cbnz	r2, 8006dae <_free_r+0x46>
 8006d9e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8006da2:	1a9b      	subs	r3, r3, r2
 8006da4:	4410      	add	r0, r2
 8006da6:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8006daa:	60ca      	str	r2, [r1, #12]
 8006dac:	6091      	str	r1, [r2, #8]
 8006dae:	f040 0201 	orr.w	r2, r0, #1
 8006db2:	605a      	str	r2, [r3, #4]
 8006db4:	60ab      	str	r3, [r5, #8]
 8006db6:	4b47      	ldr	r3, [pc, #284]	; (8006ed4 <_free_r+0x16c>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4283      	cmp	r3, r0
 8006dbc:	d804      	bhi.n	8006dc8 <_free_r+0x60>
 8006dbe:	4b46      	ldr	r3, [pc, #280]	; (8006ed8 <_free_r+0x170>)
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	6819      	ldr	r1, [r3, #0]
 8006dc4:	f7ff ff7c 	bl	8006cc0 <_malloc_trim_r>
 8006dc8:	4620      	mov	r0, r4
 8006dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dce:	f000 bb79 	b.w	80074c4 <__malloc_unlock>
 8006dd2:	607e      	str	r6, [r7, #4]
 8006dd4:	2a00      	cmp	r2, #0
 8006dd6:	d139      	bne.n	8006e4c <_free_r+0xe4>
 8006dd8:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006ddc:	f105 0c08 	add.w	ip, r5, #8
 8006de0:	1a5b      	subs	r3, r3, r1
 8006de2:	4408      	add	r0, r1
 8006de4:	6899      	ldr	r1, [r3, #8]
 8006de6:	4561      	cmp	r1, ip
 8006de8:	d032      	beq.n	8006e50 <_free_r+0xe8>
 8006dea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8006dee:	f8c1 c00c 	str.w	ip, [r1, #12]
 8006df2:	f8cc 1008 	str.w	r1, [ip, #8]
 8006df6:	19b9      	adds	r1, r7, r6
 8006df8:	6849      	ldr	r1, [r1, #4]
 8006dfa:	07c9      	lsls	r1, r1, #31
 8006dfc:	d40a      	bmi.n	8006e14 <_free_r+0xac>
 8006dfe:	4430      	add	r0, r6
 8006e00:	68b9      	ldr	r1, [r7, #8]
 8006e02:	bb3a      	cbnz	r2, 8006e54 <_free_r+0xec>
 8006e04:	4e35      	ldr	r6, [pc, #212]	; (8006edc <_free_r+0x174>)
 8006e06:	42b1      	cmp	r1, r6
 8006e08:	d124      	bne.n	8006e54 <_free_r+0xec>
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8006e10:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8006e14:	f040 0101 	orr.w	r1, r0, #1
 8006e18:	6059      	str	r1, [r3, #4]
 8006e1a:	5018      	str	r0, [r3, r0]
 8006e1c:	2a00      	cmp	r2, #0
 8006e1e:	d1d3      	bne.n	8006dc8 <_free_r+0x60>
 8006e20:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006e24:	d21a      	bcs.n	8006e5c <_free_r+0xf4>
 8006e26:	2201      	movs	r2, #1
 8006e28:	08c0      	lsrs	r0, r0, #3
 8006e2a:	1081      	asrs	r1, r0, #2
 8006e2c:	408a      	lsls	r2, r1
 8006e2e:	6869      	ldr	r1, [r5, #4]
 8006e30:	3001      	adds	r0, #1
 8006e32:	430a      	orrs	r2, r1
 8006e34:	606a      	str	r2, [r5, #4]
 8006e36:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8006e3a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8006e3e:	3a08      	subs	r2, #8
 8006e40:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8006e44:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8006e48:	60cb      	str	r3, [r1, #12]
 8006e4a:	e7bd      	b.n	8006dc8 <_free_r+0x60>
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	e7d2      	b.n	8006df6 <_free_r+0x8e>
 8006e50:	2201      	movs	r2, #1
 8006e52:	e7d0      	b.n	8006df6 <_free_r+0x8e>
 8006e54:	68fe      	ldr	r6, [r7, #12]
 8006e56:	60ce      	str	r6, [r1, #12]
 8006e58:	60b1      	str	r1, [r6, #8]
 8006e5a:	e7db      	b.n	8006e14 <_free_r+0xac>
 8006e5c:	0a42      	lsrs	r2, r0, #9
 8006e5e:	2a04      	cmp	r2, #4
 8006e60:	d813      	bhi.n	8006e8a <_free_r+0x122>
 8006e62:	0982      	lsrs	r2, r0, #6
 8006e64:	3238      	adds	r2, #56	; 0x38
 8006e66:	1c51      	adds	r1, r2, #1
 8006e68:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006e6c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8006e70:	428e      	cmp	r6, r1
 8006e72:	d124      	bne.n	8006ebe <_free_r+0x156>
 8006e74:	2001      	movs	r0, #1
 8006e76:	1092      	asrs	r2, r2, #2
 8006e78:	fa00 f202 	lsl.w	r2, r0, r2
 8006e7c:	6868      	ldr	r0, [r5, #4]
 8006e7e:	4302      	orrs	r2, r0
 8006e80:	606a      	str	r2, [r5, #4]
 8006e82:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8006e86:	60b3      	str	r3, [r6, #8]
 8006e88:	e7de      	b.n	8006e48 <_free_r+0xe0>
 8006e8a:	2a14      	cmp	r2, #20
 8006e8c:	d801      	bhi.n	8006e92 <_free_r+0x12a>
 8006e8e:	325b      	adds	r2, #91	; 0x5b
 8006e90:	e7e9      	b.n	8006e66 <_free_r+0xfe>
 8006e92:	2a54      	cmp	r2, #84	; 0x54
 8006e94:	d802      	bhi.n	8006e9c <_free_r+0x134>
 8006e96:	0b02      	lsrs	r2, r0, #12
 8006e98:	326e      	adds	r2, #110	; 0x6e
 8006e9a:	e7e4      	b.n	8006e66 <_free_r+0xfe>
 8006e9c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006ea0:	d802      	bhi.n	8006ea8 <_free_r+0x140>
 8006ea2:	0bc2      	lsrs	r2, r0, #15
 8006ea4:	3277      	adds	r2, #119	; 0x77
 8006ea6:	e7de      	b.n	8006e66 <_free_r+0xfe>
 8006ea8:	f240 5154 	movw	r1, #1364	; 0x554
 8006eac:	428a      	cmp	r2, r1
 8006eae:	bf9a      	itte	ls
 8006eb0:	0c82      	lsrls	r2, r0, #18
 8006eb2:	327c      	addls	r2, #124	; 0x7c
 8006eb4:	227e      	movhi	r2, #126	; 0x7e
 8006eb6:	e7d6      	b.n	8006e66 <_free_r+0xfe>
 8006eb8:	6889      	ldr	r1, [r1, #8]
 8006eba:	428e      	cmp	r6, r1
 8006ebc:	d004      	beq.n	8006ec8 <_free_r+0x160>
 8006ebe:	684a      	ldr	r2, [r1, #4]
 8006ec0:	f022 0203 	bic.w	r2, r2, #3
 8006ec4:	4282      	cmp	r2, r0
 8006ec6:	d8f7      	bhi.n	8006eb8 <_free_r+0x150>
 8006ec8:	68ce      	ldr	r6, [r1, #12]
 8006eca:	e7da      	b.n	8006e82 <_free_r+0x11a>
 8006ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ed0:	20000444 	.word	0x20000444
 8006ed4:	20000850 	.word	0x20000850
 8006ed8:	20000a10 	.word	0x20000a10
 8006edc:	2000044c 	.word	0x2000044c

08006ee0 <_fwalk_reent>:
 8006ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ee4:	4680      	mov	r8, r0
 8006ee6:	4689      	mov	r9, r1
 8006ee8:	2600      	movs	r6, #0
 8006eea:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8006eee:	b914      	cbnz	r4, 8006ef6 <_fwalk_reent+0x16>
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ef6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006efa:	3f01      	subs	r7, #1
 8006efc:	d501      	bpl.n	8006f02 <_fwalk_reent+0x22>
 8006efe:	6824      	ldr	r4, [r4, #0]
 8006f00:	e7f5      	b.n	8006eee <_fwalk_reent+0xe>
 8006f02:	89ab      	ldrh	r3, [r5, #12]
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d907      	bls.n	8006f18 <_fwalk_reent+0x38>
 8006f08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	d003      	beq.n	8006f18 <_fwalk_reent+0x38>
 8006f10:	4629      	mov	r1, r5
 8006f12:	4640      	mov	r0, r8
 8006f14:	47c8      	blx	r9
 8006f16:	4306      	orrs	r6, r0
 8006f18:	3568      	adds	r5, #104	; 0x68
 8006f1a:	e7ee      	b.n	8006efa <_fwalk_reent+0x1a>

08006f1c <_localeconv_r>:
 8006f1c:	4b04      	ldr	r3, [pc, #16]	; (8006f30 <_localeconv_r+0x14>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006f22:	4b04      	ldr	r3, [pc, #16]	; (8006f34 <_localeconv_r+0x18>)
 8006f24:	2800      	cmp	r0, #0
 8006f26:	bf08      	it	eq
 8006f28:	4618      	moveq	r0, r3
 8006f2a:	30f0      	adds	r0, #240	; 0xf0
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	20000014 	.word	0x20000014
 8006f34:	20000854 	.word	0x20000854

08006f38 <__retarget_lock_init_recursive>:
 8006f38:	4770      	bx	lr

08006f3a <__retarget_lock_close_recursive>:
 8006f3a:	4770      	bx	lr

08006f3c <__retarget_lock_acquire_recursive>:
 8006f3c:	4770      	bx	lr

08006f3e <__retarget_lock_release_recursive>:
 8006f3e:	4770      	bx	lr

08006f40 <__swhatbuf_r>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	460e      	mov	r6, r1
 8006f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f48:	b096      	sub	sp, #88	; 0x58
 8006f4a:	2900      	cmp	r1, #0
 8006f4c:	4614      	mov	r4, r2
 8006f4e:	461d      	mov	r5, r3
 8006f50:	da09      	bge.n	8006f66 <__swhatbuf_r+0x26>
 8006f52:	2200      	movs	r2, #0
 8006f54:	89b3      	ldrh	r3, [r6, #12]
 8006f56:	602a      	str	r2, [r5, #0]
 8006f58:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006f5c:	d116      	bne.n	8006f8c <__swhatbuf_r+0x4c>
 8006f5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f62:	6023      	str	r3, [r4, #0]
 8006f64:	e015      	b.n	8006f92 <__swhatbuf_r+0x52>
 8006f66:	466a      	mov	r2, sp
 8006f68:	f000 ffa6 	bl	8007eb8 <_fstat_r>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	dbf0      	blt.n	8006f52 <__swhatbuf_r+0x12>
 8006f70:	9a01      	ldr	r2, [sp, #4]
 8006f72:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006f76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006f7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006f7e:	425a      	negs	r2, r3
 8006f80:	415a      	adcs	r2, r3
 8006f82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f86:	602a      	str	r2, [r5, #0]
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	e002      	b.n	8006f92 <__swhatbuf_r+0x52>
 8006f8c:	2340      	movs	r3, #64	; 0x40
 8006f8e:	4610      	mov	r0, r2
 8006f90:	6023      	str	r3, [r4, #0]
 8006f92:	b016      	add	sp, #88	; 0x58
 8006f94:	bd70      	pop	{r4, r5, r6, pc}
	...

08006f98 <__smakebuf_r>:
 8006f98:	898b      	ldrh	r3, [r1, #12]
 8006f9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f9c:	079d      	lsls	r5, r3, #30
 8006f9e:	4606      	mov	r6, r0
 8006fa0:	460c      	mov	r4, r1
 8006fa2:	d507      	bpl.n	8006fb4 <__smakebuf_r+0x1c>
 8006fa4:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	6123      	str	r3, [r4, #16]
 8006fac:	2301      	movs	r3, #1
 8006fae:	6163      	str	r3, [r4, #20]
 8006fb0:	b002      	add	sp, #8
 8006fb2:	bd70      	pop	{r4, r5, r6, pc}
 8006fb4:	ab01      	add	r3, sp, #4
 8006fb6:	466a      	mov	r2, sp
 8006fb8:	f7ff ffc2 	bl	8006f40 <__swhatbuf_r>
 8006fbc:	9900      	ldr	r1, [sp, #0]
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f000 f829 	bl	8007018 <_malloc_r>
 8006fc6:	b948      	cbnz	r0, 8006fdc <__smakebuf_r+0x44>
 8006fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fcc:	059a      	lsls	r2, r3, #22
 8006fce:	d4ef      	bmi.n	8006fb0 <__smakebuf_r+0x18>
 8006fd0:	f023 0303 	bic.w	r3, r3, #3
 8006fd4:	f043 0302 	orr.w	r3, r3, #2
 8006fd8:	81a3      	strh	r3, [r4, #12]
 8006fda:	e7e3      	b.n	8006fa4 <__smakebuf_r+0xc>
 8006fdc:	4b0d      	ldr	r3, [pc, #52]	; (8007014 <__smakebuf_r+0x7c>)
 8006fde:	63f3      	str	r3, [r6, #60]	; 0x3c
 8006fe0:	89a3      	ldrh	r3, [r4, #12]
 8006fe2:	6020      	str	r0, [r4, #0]
 8006fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fe8:	81a3      	strh	r3, [r4, #12]
 8006fea:	9b00      	ldr	r3, [sp, #0]
 8006fec:	6120      	str	r0, [r4, #16]
 8006fee:	6163      	str	r3, [r4, #20]
 8006ff0:	9b01      	ldr	r3, [sp, #4]
 8006ff2:	b15b      	cbz	r3, 800700c <__smakebuf_r+0x74>
 8006ff4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	f001 f8bd 	bl	8008178 <_isatty_r>
 8006ffe:	b128      	cbz	r0, 800700c <__smakebuf_r+0x74>
 8007000:	89a3      	ldrh	r3, [r4, #12]
 8007002:	f023 0303 	bic.w	r3, r3, #3
 8007006:	f043 0301 	orr.w	r3, r3, #1
 800700a:	81a3      	strh	r3, [r4, #12]
 800700c:	89a3      	ldrh	r3, [r4, #12]
 800700e:	431d      	orrs	r5, r3
 8007010:	81a5      	strh	r5, [r4, #12]
 8007012:	e7cd      	b.n	8006fb0 <__smakebuf_r+0x18>
 8007014:	08006c0d 	.word	0x08006c0d

08007018 <_malloc_r>:
 8007018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	f101 050b 	add.w	r5, r1, #11
 8007020:	2d16      	cmp	r5, #22
 8007022:	4606      	mov	r6, r0
 8007024:	d906      	bls.n	8007034 <_malloc_r+0x1c>
 8007026:	f035 0507 	bics.w	r5, r5, #7
 800702a:	d504      	bpl.n	8007036 <_malloc_r+0x1e>
 800702c:	230c      	movs	r3, #12
 800702e:	6033      	str	r3, [r6, #0]
 8007030:	2400      	movs	r4, #0
 8007032:	e1a8      	b.n	8007386 <_malloc_r+0x36e>
 8007034:	2510      	movs	r5, #16
 8007036:	428d      	cmp	r5, r1
 8007038:	d3f8      	bcc.n	800702c <_malloc_r+0x14>
 800703a:	4630      	mov	r0, r6
 800703c:	f000 fa3c 	bl	80074b8 <__malloc_lock>
 8007040:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8007044:	4fc0      	ldr	r7, [pc, #768]	; (8007348 <_malloc_r+0x330>)
 8007046:	d238      	bcs.n	80070ba <_malloc_r+0xa2>
 8007048:	f105 0208 	add.w	r2, r5, #8
 800704c:	443a      	add	r2, r7
 800704e:	6854      	ldr	r4, [r2, #4]
 8007050:	f1a2 0108 	sub.w	r1, r2, #8
 8007054:	428c      	cmp	r4, r1
 8007056:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 800705a:	d102      	bne.n	8007062 <_malloc_r+0x4a>
 800705c:	68d4      	ldr	r4, [r2, #12]
 800705e:	42a2      	cmp	r2, r4
 8007060:	d010      	beq.n	8007084 <_malloc_r+0x6c>
 8007062:	6863      	ldr	r3, [r4, #4]
 8007064:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8007068:	f023 0303 	bic.w	r3, r3, #3
 800706c:	60ca      	str	r2, [r1, #12]
 800706e:	4423      	add	r3, r4
 8007070:	6091      	str	r1, [r2, #8]
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	f042 0201 	orr.w	r2, r2, #1
 8007078:	605a      	str	r2, [r3, #4]
 800707a:	4630      	mov	r0, r6
 800707c:	f000 fa22 	bl	80074c4 <__malloc_unlock>
 8007080:	3408      	adds	r4, #8
 8007082:	e180      	b.n	8007386 <_malloc_r+0x36e>
 8007084:	3302      	adds	r3, #2
 8007086:	4ab1      	ldr	r2, [pc, #708]	; (800734c <_malloc_r+0x334>)
 8007088:	693c      	ldr	r4, [r7, #16]
 800708a:	4611      	mov	r1, r2
 800708c:	4294      	cmp	r4, r2
 800708e:	d075      	beq.n	800717c <_malloc_r+0x164>
 8007090:	6860      	ldr	r0, [r4, #4]
 8007092:	f020 0c03 	bic.w	ip, r0, #3
 8007096:	ebac 0005 	sub.w	r0, ip, r5
 800709a:	280f      	cmp	r0, #15
 800709c:	dd48      	ble.n	8007130 <_malloc_r+0x118>
 800709e:	1963      	adds	r3, r4, r5
 80070a0:	f045 0501 	orr.w	r5, r5, #1
 80070a4:	6065      	str	r5, [r4, #4]
 80070a6:	e9c7 3304 	strd	r3, r3, [r7, #16]
 80070aa:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80070ae:	f040 0201 	orr.w	r2, r0, #1
 80070b2:	605a      	str	r2, [r3, #4]
 80070b4:	f844 000c 	str.w	r0, [r4, ip]
 80070b8:	e7df      	b.n	800707a <_malloc_r+0x62>
 80070ba:	0a6b      	lsrs	r3, r5, #9
 80070bc:	d02a      	beq.n	8007114 <_malloc_r+0xfc>
 80070be:	2b04      	cmp	r3, #4
 80070c0:	d812      	bhi.n	80070e8 <_malloc_r+0xd0>
 80070c2:	09ab      	lsrs	r3, r5, #6
 80070c4:	3338      	adds	r3, #56	; 0x38
 80070c6:	1c5a      	adds	r2, r3, #1
 80070c8:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 80070cc:	6854      	ldr	r4, [r2, #4]
 80070ce:	f1a2 0c08 	sub.w	ip, r2, #8
 80070d2:	4564      	cmp	r4, ip
 80070d4:	d006      	beq.n	80070e4 <_malloc_r+0xcc>
 80070d6:	6862      	ldr	r2, [r4, #4]
 80070d8:	f022 0203 	bic.w	r2, r2, #3
 80070dc:	1b50      	subs	r0, r2, r5
 80070de:	280f      	cmp	r0, #15
 80070e0:	dd1c      	ble.n	800711c <_malloc_r+0x104>
 80070e2:	3b01      	subs	r3, #1
 80070e4:	3301      	adds	r3, #1
 80070e6:	e7ce      	b.n	8007086 <_malloc_r+0x6e>
 80070e8:	2b14      	cmp	r3, #20
 80070ea:	d801      	bhi.n	80070f0 <_malloc_r+0xd8>
 80070ec:	335b      	adds	r3, #91	; 0x5b
 80070ee:	e7ea      	b.n	80070c6 <_malloc_r+0xae>
 80070f0:	2b54      	cmp	r3, #84	; 0x54
 80070f2:	d802      	bhi.n	80070fa <_malloc_r+0xe2>
 80070f4:	0b2b      	lsrs	r3, r5, #12
 80070f6:	336e      	adds	r3, #110	; 0x6e
 80070f8:	e7e5      	b.n	80070c6 <_malloc_r+0xae>
 80070fa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80070fe:	d802      	bhi.n	8007106 <_malloc_r+0xee>
 8007100:	0beb      	lsrs	r3, r5, #15
 8007102:	3377      	adds	r3, #119	; 0x77
 8007104:	e7df      	b.n	80070c6 <_malloc_r+0xae>
 8007106:	f240 5254 	movw	r2, #1364	; 0x554
 800710a:	4293      	cmp	r3, r2
 800710c:	d804      	bhi.n	8007118 <_malloc_r+0x100>
 800710e:	0cab      	lsrs	r3, r5, #18
 8007110:	337c      	adds	r3, #124	; 0x7c
 8007112:	e7d8      	b.n	80070c6 <_malloc_r+0xae>
 8007114:	233f      	movs	r3, #63	; 0x3f
 8007116:	e7d6      	b.n	80070c6 <_malloc_r+0xae>
 8007118:	237e      	movs	r3, #126	; 0x7e
 800711a:	e7d4      	b.n	80070c6 <_malloc_r+0xae>
 800711c:	2800      	cmp	r0, #0
 800711e:	68e1      	ldr	r1, [r4, #12]
 8007120:	db04      	blt.n	800712c <_malloc_r+0x114>
 8007122:	68a3      	ldr	r3, [r4, #8]
 8007124:	60d9      	str	r1, [r3, #12]
 8007126:	608b      	str	r3, [r1, #8]
 8007128:	18a3      	adds	r3, r4, r2
 800712a:	e7a2      	b.n	8007072 <_malloc_r+0x5a>
 800712c:	460c      	mov	r4, r1
 800712e:	e7d0      	b.n	80070d2 <_malloc_r+0xba>
 8007130:	2800      	cmp	r0, #0
 8007132:	e9c7 2204 	strd	r2, r2, [r7, #16]
 8007136:	db07      	blt.n	8007148 <_malloc_r+0x130>
 8007138:	44a4      	add	ip, r4
 800713a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800713e:	f043 0301 	orr.w	r3, r3, #1
 8007142:	f8cc 3004 	str.w	r3, [ip, #4]
 8007146:	e798      	b.n	800707a <_malloc_r+0x62>
 8007148:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f080 8099 	bcs.w	8007284 <_malloc_r+0x26c>
 8007152:	2201      	movs	r2, #1
 8007154:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8007158:	ea4f 0eac 	mov.w	lr, ip, asr #2
 800715c:	fa02 f20e 	lsl.w	r2, r2, lr
 8007160:	4310      	orrs	r0, r2
 8007162:	f10c 0c01 	add.w	ip, ip, #1
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 800716c:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 8007170:	3a08      	subs	r2, #8
 8007172:	e9c4 0202 	strd	r0, r2, [r4, #8]
 8007176:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 800717a:	60c4      	str	r4, [r0, #12]
 800717c:	2001      	movs	r0, #1
 800717e:	109a      	asrs	r2, r3, #2
 8007180:	fa00 f202 	lsl.w	r2, r0, r2
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	4290      	cmp	r0, r2
 8007188:	d326      	bcc.n	80071d8 <_malloc_r+0x1c0>
 800718a:	4210      	tst	r0, r2
 800718c:	d106      	bne.n	800719c <_malloc_r+0x184>
 800718e:	f023 0303 	bic.w	r3, r3, #3
 8007192:	0052      	lsls	r2, r2, #1
 8007194:	4210      	tst	r0, r2
 8007196:	f103 0304 	add.w	r3, r3, #4
 800719a:	d0fa      	beq.n	8007192 <_malloc_r+0x17a>
 800719c:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 80071a0:	46e1      	mov	r9, ip
 80071a2:	4698      	mov	r8, r3
 80071a4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80071a8:	454c      	cmp	r4, r9
 80071aa:	f040 80af 	bne.w	800730c <_malloc_r+0x2f4>
 80071ae:	f108 0801 	add.w	r8, r8, #1
 80071b2:	f018 0f03 	tst.w	r8, #3
 80071b6:	f109 0908 	add.w	r9, r9, #8
 80071ba:	d1f3      	bne.n	80071a4 <_malloc_r+0x18c>
 80071bc:	0798      	lsls	r0, r3, #30
 80071be:	f040 80e8 	bne.w	8007392 <_malloc_r+0x37a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	ea23 0302 	bic.w	r3, r3, r2
 80071c8:	607b      	str	r3, [r7, #4]
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	0052      	lsls	r2, r2, #1
 80071ce:	4290      	cmp	r0, r2
 80071d0:	d302      	bcc.n	80071d8 <_malloc_r+0x1c0>
 80071d2:	2a00      	cmp	r2, #0
 80071d4:	f040 80eb 	bne.w	80073ae <_malloc_r+0x396>
 80071d8:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80071dc:	f8da 4004 	ldr.w	r4, [sl, #4]
 80071e0:	f024 0203 	bic.w	r2, r4, #3
 80071e4:	42aa      	cmp	r2, r5
 80071e6:	d303      	bcc.n	80071f0 <_malloc_r+0x1d8>
 80071e8:	1b53      	subs	r3, r2, r5
 80071ea:	2b0f      	cmp	r3, #15
 80071ec:	f300 813f 	bgt.w	800746e <_malloc_r+0x456>
 80071f0:	4b57      	ldr	r3, [pc, #348]	; (8007350 <_malloc_r+0x338>)
 80071f2:	2008      	movs	r0, #8
 80071f4:	681c      	ldr	r4, [r3, #0]
 80071f6:	9200      	str	r2, [sp, #0]
 80071f8:	f000 fcb6 	bl	8007b68 <sysconf>
 80071fc:	4b55      	ldr	r3, [pc, #340]	; (8007354 <_malloc_r+0x33c>)
 80071fe:	3410      	adds	r4, #16
 8007200:	6819      	ldr	r1, [r3, #0]
 8007202:	442c      	add	r4, r5
 8007204:	3101      	adds	r1, #1
 8007206:	bf1f      	itttt	ne
 8007208:	f104 34ff 	addne.w	r4, r4, #4294967295
 800720c:	1824      	addne	r4, r4, r0
 800720e:	4241      	negne	r1, r0
 8007210:	400c      	andne	r4, r1
 8007212:	9a00      	ldr	r2, [sp, #0]
 8007214:	4680      	mov	r8, r0
 8007216:	4621      	mov	r1, r4
 8007218:	4630      	mov	r0, r6
 800721a:	e9cd 2300 	strd	r2, r3, [sp]
 800721e:	f000 fc3b 	bl	8007a98 <_sbrk_r>
 8007222:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007226:	4683      	mov	fp, r0
 8007228:	f000 80fa 	beq.w	8007420 <_malloc_r+0x408>
 800722c:	9a00      	ldr	r2, [sp, #0]
 800722e:	9b01      	ldr	r3, [sp, #4]
 8007230:	eb0a 0102 	add.w	r1, sl, r2
 8007234:	4281      	cmp	r1, r0
 8007236:	d902      	bls.n	800723e <_malloc_r+0x226>
 8007238:	45ba      	cmp	sl, r7
 800723a:	f040 80f1 	bne.w	8007420 <_malloc_r+0x408>
 800723e:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8007360 <_malloc_r+0x348>
 8007242:	4559      	cmp	r1, fp
 8007244:	f8d9 0000 	ldr.w	r0, [r9]
 8007248:	f108 3cff 	add.w	ip, r8, #4294967295
 800724c:	eb00 0e04 	add.w	lr, r0, r4
 8007250:	f8c9 e000 	str.w	lr, [r9]
 8007254:	f040 80ad 	bne.w	80073b2 <_malloc_r+0x39a>
 8007258:	ea11 0f0c 	tst.w	r1, ip
 800725c:	f040 80a9 	bne.w	80073b2 <_malloc_r+0x39a>
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	4414      	add	r4, r2
 8007264:	f044 0401 	orr.w	r4, r4, #1
 8007268:	605c      	str	r4, [r3, #4]
 800726a:	4a3b      	ldr	r2, [pc, #236]	; (8007358 <_malloc_r+0x340>)
 800726c:	f8d9 3000 	ldr.w	r3, [r9]
 8007270:	6811      	ldr	r1, [r2, #0]
 8007272:	428b      	cmp	r3, r1
 8007274:	bf88      	it	hi
 8007276:	6013      	strhi	r3, [r2, #0]
 8007278:	4a38      	ldr	r2, [pc, #224]	; (800735c <_malloc_r+0x344>)
 800727a:	6811      	ldr	r1, [r2, #0]
 800727c:	428b      	cmp	r3, r1
 800727e:	bf88      	it	hi
 8007280:	6013      	strhi	r3, [r2, #0]
 8007282:	e0cd      	b.n	8007420 <_malloc_r+0x408>
 8007284:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8007288:	2a04      	cmp	r2, #4
 800728a:	d818      	bhi.n	80072be <_malloc_r+0x2a6>
 800728c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007290:	3238      	adds	r2, #56	; 0x38
 8007292:	f102 0e01 	add.w	lr, r2, #1
 8007296:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 800729a:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 800729e:	45f0      	cmp	r8, lr
 80072a0:	d12b      	bne.n	80072fa <_malloc_r+0x2e2>
 80072a2:	f04f 0c01 	mov.w	ip, #1
 80072a6:	1092      	asrs	r2, r2, #2
 80072a8:	fa0c f202 	lsl.w	r2, ip, r2
 80072ac:	4310      	orrs	r0, r2
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80072b4:	f8c8 4008 	str.w	r4, [r8, #8]
 80072b8:	f8ce 400c 	str.w	r4, [lr, #12]
 80072bc:	e75e      	b.n	800717c <_malloc_r+0x164>
 80072be:	2a14      	cmp	r2, #20
 80072c0:	d801      	bhi.n	80072c6 <_malloc_r+0x2ae>
 80072c2:	325b      	adds	r2, #91	; 0x5b
 80072c4:	e7e5      	b.n	8007292 <_malloc_r+0x27a>
 80072c6:	2a54      	cmp	r2, #84	; 0x54
 80072c8:	d803      	bhi.n	80072d2 <_malloc_r+0x2ba>
 80072ca:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80072ce:	326e      	adds	r2, #110	; 0x6e
 80072d0:	e7df      	b.n	8007292 <_malloc_r+0x27a>
 80072d2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80072d6:	d803      	bhi.n	80072e0 <_malloc_r+0x2c8>
 80072d8:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80072dc:	3277      	adds	r2, #119	; 0x77
 80072de:	e7d8      	b.n	8007292 <_malloc_r+0x27a>
 80072e0:	f240 5e54 	movw	lr, #1364	; 0x554
 80072e4:	4572      	cmp	r2, lr
 80072e6:	bf9a      	itte	ls
 80072e8:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80072ec:	327c      	addls	r2, #124	; 0x7c
 80072ee:	227e      	movhi	r2, #126	; 0x7e
 80072f0:	e7cf      	b.n	8007292 <_malloc_r+0x27a>
 80072f2:	f8de e008 	ldr.w	lr, [lr, #8]
 80072f6:	45f0      	cmp	r8, lr
 80072f8:	d005      	beq.n	8007306 <_malloc_r+0x2ee>
 80072fa:	f8de 2004 	ldr.w	r2, [lr, #4]
 80072fe:	f022 0203 	bic.w	r2, r2, #3
 8007302:	4562      	cmp	r2, ip
 8007304:	d8f5      	bhi.n	80072f2 <_malloc_r+0x2da>
 8007306:	f8de 800c 	ldr.w	r8, [lr, #12]
 800730a:	e7d1      	b.n	80072b0 <_malloc_r+0x298>
 800730c:	6860      	ldr	r0, [r4, #4]
 800730e:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8007312:	f020 0003 	bic.w	r0, r0, #3
 8007316:	eba0 0a05 	sub.w	sl, r0, r5
 800731a:	f1ba 0f0f 	cmp.w	sl, #15
 800731e:	dd21      	ble.n	8007364 <_malloc_r+0x34c>
 8007320:	68a2      	ldr	r2, [r4, #8]
 8007322:	1963      	adds	r3, r4, r5
 8007324:	f045 0501 	orr.w	r5, r5, #1
 8007328:	6065      	str	r5, [r4, #4]
 800732a:	f8c2 e00c 	str.w	lr, [r2, #12]
 800732e:	f8ce 2008 	str.w	r2, [lr, #8]
 8007332:	f04a 0201 	orr.w	r2, sl, #1
 8007336:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800733a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800733e:	605a      	str	r2, [r3, #4]
 8007340:	f844 a000 	str.w	sl, [r4, r0]
 8007344:	e699      	b.n	800707a <_malloc_r+0x62>
 8007346:	bf00      	nop
 8007348:	20000444 	.word	0x20000444
 800734c:	2000044c 	.word	0x2000044c
 8007350:	20000a10 	.word	0x20000a10
 8007354:	2000084c 	.word	0x2000084c
 8007358:	20000a08 	.word	0x20000a08
 800735c:	20000a0c 	.word	0x20000a0c
 8007360:	200009e0 	.word	0x200009e0
 8007364:	f1ba 0f00 	cmp.w	sl, #0
 8007368:	db11      	blt.n	800738e <_malloc_r+0x376>
 800736a:	4420      	add	r0, r4
 800736c:	6843      	ldr	r3, [r0, #4]
 800736e:	f043 0301 	orr.w	r3, r3, #1
 8007372:	6043      	str	r3, [r0, #4]
 8007374:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8007378:	4630      	mov	r0, r6
 800737a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800737e:	f8ce 3008 	str.w	r3, [lr, #8]
 8007382:	f000 f89f 	bl	80074c4 <__malloc_unlock>
 8007386:	4620      	mov	r0, r4
 8007388:	b003      	add	sp, #12
 800738a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800738e:	4674      	mov	r4, lr
 8007390:	e70a      	b.n	80071a8 <_malloc_r+0x190>
 8007392:	f1ac 0008 	sub.w	r0, ip, #8
 8007396:	f8dc c000 	ldr.w	ip, [ip]
 800739a:	3b01      	subs	r3, #1
 800739c:	4584      	cmp	ip, r0
 800739e:	f43f af0d 	beq.w	80071bc <_malloc_r+0x1a4>
 80073a2:	e712      	b.n	80071ca <_malloc_r+0x1b2>
 80073a4:	3304      	adds	r3, #4
 80073a6:	0052      	lsls	r2, r2, #1
 80073a8:	4210      	tst	r0, r2
 80073aa:	d0fb      	beq.n	80073a4 <_malloc_r+0x38c>
 80073ac:	e6f6      	b.n	800719c <_malloc_r+0x184>
 80073ae:	4643      	mov	r3, r8
 80073b0:	e7fa      	b.n	80073a8 <_malloc_r+0x390>
 80073b2:	6818      	ldr	r0, [r3, #0]
 80073b4:	9200      	str	r2, [sp, #0]
 80073b6:	3001      	adds	r0, #1
 80073b8:	bf1b      	ittet	ne
 80073ba:	ebab 0101 	subne.w	r1, fp, r1
 80073be:	4471      	addne	r1, lr
 80073c0:	f8c3 b000 	streq.w	fp, [r3]
 80073c4:	f8c9 1000 	strne.w	r1, [r9]
 80073c8:	f01b 0307 	ands.w	r3, fp, #7
 80073cc:	bf1c      	itt	ne
 80073ce:	f1c3 0308 	rsbne	r3, r3, #8
 80073d2:	449b      	addne	fp, r3
 80073d4:	445c      	add	r4, fp
 80073d6:	4498      	add	r8, r3
 80073d8:	ea04 030c 	and.w	r3, r4, ip
 80073dc:	eba8 0803 	sub.w	r8, r8, r3
 80073e0:	4641      	mov	r1, r8
 80073e2:	4630      	mov	r0, r6
 80073e4:	f000 fb58 	bl	8007a98 <_sbrk_r>
 80073e8:	1c43      	adds	r3, r0, #1
 80073ea:	bf04      	itt	eq
 80073ec:	4658      	moveq	r0, fp
 80073ee:	f04f 0800 	moveq.w	r8, #0
 80073f2:	f8d9 3000 	ldr.w	r3, [r9]
 80073f6:	eba0 000b 	sub.w	r0, r0, fp
 80073fa:	4440      	add	r0, r8
 80073fc:	4443      	add	r3, r8
 80073fe:	f040 0001 	orr.w	r0, r0, #1
 8007402:	45ba      	cmp	sl, r7
 8007404:	f8c7 b008 	str.w	fp, [r7, #8]
 8007408:	9a00      	ldr	r2, [sp, #0]
 800740a:	f8c9 3000 	str.w	r3, [r9]
 800740e:	f8cb 0004 	str.w	r0, [fp, #4]
 8007412:	f43f af2a 	beq.w	800726a <_malloc_r+0x252>
 8007416:	2a0f      	cmp	r2, #15
 8007418:	d810      	bhi.n	800743c <_malloc_r+0x424>
 800741a:	2301      	movs	r3, #1
 800741c:	f8cb 3004 	str.w	r3, [fp, #4]
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	f022 0203 	bic.w	r2, r2, #3
 8007428:	42aa      	cmp	r2, r5
 800742a:	eba2 0305 	sub.w	r3, r2, r5
 800742e:	d301      	bcc.n	8007434 <_malloc_r+0x41c>
 8007430:	2b0f      	cmp	r3, #15
 8007432:	dc1c      	bgt.n	800746e <_malloc_r+0x456>
 8007434:	4630      	mov	r0, r6
 8007436:	f000 f845 	bl	80074c4 <__malloc_unlock>
 800743a:	e5f9      	b.n	8007030 <_malloc_r+0x18>
 800743c:	f1a2 040c 	sub.w	r4, r2, #12
 8007440:	2205      	movs	r2, #5
 8007442:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007446:	f024 0407 	bic.w	r4, r4, #7
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	4323      	orrs	r3, r4
 8007450:	f8ca 3004 	str.w	r3, [sl, #4]
 8007454:	2c0f      	cmp	r4, #15
 8007456:	eb0a 0304 	add.w	r3, sl, r4
 800745a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800745e:	f67f af04 	bls.w	800726a <_malloc_r+0x252>
 8007462:	f10a 0108 	add.w	r1, sl, #8
 8007466:	4630      	mov	r0, r6
 8007468:	f7ff fc7e 	bl	8006d68 <_free_r>
 800746c:	e6fd      	b.n	800726a <_malloc_r+0x252>
 800746e:	68bc      	ldr	r4, [r7, #8]
 8007470:	f045 0201 	orr.w	r2, r5, #1
 8007474:	f043 0301 	orr.w	r3, r3, #1
 8007478:	4425      	add	r5, r4
 800747a:	6062      	str	r2, [r4, #4]
 800747c:	60bd      	str	r5, [r7, #8]
 800747e:	606b      	str	r3, [r5, #4]
 8007480:	e5fb      	b.n	800707a <_malloc_r+0x62>
 8007482:	bf00      	nop

08007484 <memchr>:
 8007484:	b510      	push	{r4, lr}
 8007486:	b2c9      	uxtb	r1, r1
 8007488:	4402      	add	r2, r0
 800748a:	4290      	cmp	r0, r2
 800748c:	4603      	mov	r3, r0
 800748e:	d101      	bne.n	8007494 <memchr+0x10>
 8007490:	2300      	movs	r3, #0
 8007492:	e003      	b.n	800749c <memchr+0x18>
 8007494:	781c      	ldrb	r4, [r3, #0]
 8007496:	3001      	adds	r0, #1
 8007498:	428c      	cmp	r4, r1
 800749a:	d1f6      	bne.n	800748a <memchr+0x6>
 800749c:	4618      	mov	r0, r3
 800749e:	bd10      	pop	{r4, pc}

080074a0 <memcpy>:
 80074a0:	b510      	push	{r4, lr}
 80074a2:	1e43      	subs	r3, r0, #1
 80074a4:	440a      	add	r2, r1
 80074a6:	4291      	cmp	r1, r2
 80074a8:	d100      	bne.n	80074ac <memcpy+0xc>
 80074aa:	bd10      	pop	{r4, pc}
 80074ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074b4:	e7f7      	b.n	80074a6 <memcpy+0x6>
	...

080074b8 <__malloc_lock>:
 80074b8:	4801      	ldr	r0, [pc, #4]	; (80074c0 <__malloc_lock+0x8>)
 80074ba:	f7ff bd3f 	b.w	8006f3c <__retarget_lock_acquire_recursive>
 80074be:	bf00      	nop
 80074c0:	20000b64 	.word	0x20000b64

080074c4 <__malloc_unlock>:
 80074c4:	4801      	ldr	r0, [pc, #4]	; (80074cc <__malloc_unlock+0x8>)
 80074c6:	f7ff bd3a 	b.w	8006f3e <__retarget_lock_release_recursive>
 80074ca:	bf00      	nop
 80074cc:	20000b64 	.word	0x20000b64

080074d0 <_Balloc>:
 80074d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80074d2:	b570      	push	{r4, r5, r6, lr}
 80074d4:	4605      	mov	r5, r0
 80074d6:	460c      	mov	r4, r1
 80074d8:	b17b      	cbz	r3, 80074fa <_Balloc+0x2a>
 80074da:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80074dc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80074e0:	b9a0      	cbnz	r0, 800750c <_Balloc+0x3c>
 80074e2:	2101      	movs	r1, #1
 80074e4:	fa01 f604 	lsl.w	r6, r1, r4
 80074e8:	1d72      	adds	r2, r6, #5
 80074ea:	0092      	lsls	r2, r2, #2
 80074ec:	4628      	mov	r0, r5
 80074ee:	f000 fbe3 	bl	8007cb8 <_calloc_r>
 80074f2:	b148      	cbz	r0, 8007508 <_Balloc+0x38>
 80074f4:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80074f8:	e00b      	b.n	8007512 <_Balloc+0x42>
 80074fa:	2221      	movs	r2, #33	; 0x21
 80074fc:	2104      	movs	r1, #4
 80074fe:	f000 fbdb 	bl	8007cb8 <_calloc_r>
 8007502:	64e8      	str	r0, [r5, #76]	; 0x4c
 8007504:	2800      	cmp	r0, #0
 8007506:	d1e8      	bne.n	80074da <_Balloc+0xa>
 8007508:	2000      	movs	r0, #0
 800750a:	bd70      	pop	{r4, r5, r6, pc}
 800750c:	6802      	ldr	r2, [r0, #0]
 800750e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8007512:	2300      	movs	r3, #0
 8007514:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007518:	e7f7      	b.n	800750a <_Balloc+0x3a>

0800751a <_Bfree>:
 800751a:	b131      	cbz	r1, 800752a <_Bfree+0x10>
 800751c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800751e:	684a      	ldr	r2, [r1, #4]
 8007520:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007524:	6008      	str	r0, [r1, #0]
 8007526:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800752a:	4770      	bx	lr

0800752c <__multadd>:
 800752c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007530:	461f      	mov	r7, r3
 8007532:	4606      	mov	r6, r0
 8007534:	460c      	mov	r4, r1
 8007536:	2300      	movs	r3, #0
 8007538:	690d      	ldr	r5, [r1, #16]
 800753a:	f101 0c14 	add.w	ip, r1, #20
 800753e:	f8dc 0000 	ldr.w	r0, [ip]
 8007542:	3301      	adds	r3, #1
 8007544:	b281      	uxth	r1, r0
 8007546:	fb02 7101 	mla	r1, r2, r1, r7
 800754a:	0c00      	lsrs	r0, r0, #16
 800754c:	0c0f      	lsrs	r7, r1, #16
 800754e:	fb02 7000 	mla	r0, r2, r0, r7
 8007552:	b289      	uxth	r1, r1
 8007554:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007558:	429d      	cmp	r5, r3
 800755a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800755e:	f84c 1b04 	str.w	r1, [ip], #4
 8007562:	dcec      	bgt.n	800753e <__multadd+0x12>
 8007564:	b1d7      	cbz	r7, 800759c <__multadd+0x70>
 8007566:	68a3      	ldr	r3, [r4, #8]
 8007568:	42ab      	cmp	r3, r5
 800756a:	dc12      	bgt.n	8007592 <__multadd+0x66>
 800756c:	6861      	ldr	r1, [r4, #4]
 800756e:	4630      	mov	r0, r6
 8007570:	3101      	adds	r1, #1
 8007572:	f7ff ffad 	bl	80074d0 <_Balloc>
 8007576:	4680      	mov	r8, r0
 8007578:	6922      	ldr	r2, [r4, #16]
 800757a:	f104 010c 	add.w	r1, r4, #12
 800757e:	3202      	adds	r2, #2
 8007580:	0092      	lsls	r2, r2, #2
 8007582:	300c      	adds	r0, #12
 8007584:	f7ff ff8c 	bl	80074a0 <memcpy>
 8007588:	4621      	mov	r1, r4
 800758a:	4630      	mov	r0, r6
 800758c:	f7ff ffc5 	bl	800751a <_Bfree>
 8007590:	4644      	mov	r4, r8
 8007592:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007596:	3501      	adds	r5, #1
 8007598:	615f      	str	r7, [r3, #20]
 800759a:	6125      	str	r5, [r4, #16]
 800759c:	4620      	mov	r0, r4
 800759e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080075a2 <__hi0bits>:
 80075a2:	0c02      	lsrs	r2, r0, #16
 80075a4:	0412      	lsls	r2, r2, #16
 80075a6:	4603      	mov	r3, r0
 80075a8:	b9b2      	cbnz	r2, 80075d8 <__hi0bits+0x36>
 80075aa:	0403      	lsls	r3, r0, #16
 80075ac:	2010      	movs	r0, #16
 80075ae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80075b2:	bf04      	itt	eq
 80075b4:	021b      	lsleq	r3, r3, #8
 80075b6:	3008      	addeq	r0, #8
 80075b8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80075bc:	bf04      	itt	eq
 80075be:	011b      	lsleq	r3, r3, #4
 80075c0:	3004      	addeq	r0, #4
 80075c2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80075c6:	bf04      	itt	eq
 80075c8:	009b      	lsleq	r3, r3, #2
 80075ca:	3002      	addeq	r0, #2
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	db06      	blt.n	80075de <__hi0bits+0x3c>
 80075d0:	005b      	lsls	r3, r3, #1
 80075d2:	d503      	bpl.n	80075dc <__hi0bits+0x3a>
 80075d4:	3001      	adds	r0, #1
 80075d6:	4770      	bx	lr
 80075d8:	2000      	movs	r0, #0
 80075da:	e7e8      	b.n	80075ae <__hi0bits+0xc>
 80075dc:	2020      	movs	r0, #32
 80075de:	4770      	bx	lr

080075e0 <__lo0bits>:
 80075e0:	6803      	ldr	r3, [r0, #0]
 80075e2:	4601      	mov	r1, r0
 80075e4:	f013 0207 	ands.w	r2, r3, #7
 80075e8:	d00b      	beq.n	8007602 <__lo0bits+0x22>
 80075ea:	07da      	lsls	r2, r3, #31
 80075ec:	d423      	bmi.n	8007636 <__lo0bits+0x56>
 80075ee:	0798      	lsls	r0, r3, #30
 80075f0:	bf49      	itett	mi
 80075f2:	085b      	lsrmi	r3, r3, #1
 80075f4:	089b      	lsrpl	r3, r3, #2
 80075f6:	2001      	movmi	r0, #1
 80075f8:	600b      	strmi	r3, [r1, #0]
 80075fa:	bf5c      	itt	pl
 80075fc:	600b      	strpl	r3, [r1, #0]
 80075fe:	2002      	movpl	r0, #2
 8007600:	4770      	bx	lr
 8007602:	b298      	uxth	r0, r3
 8007604:	b9a8      	cbnz	r0, 8007632 <__lo0bits+0x52>
 8007606:	2010      	movs	r0, #16
 8007608:	0c1b      	lsrs	r3, r3, #16
 800760a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800760e:	bf04      	itt	eq
 8007610:	0a1b      	lsreq	r3, r3, #8
 8007612:	3008      	addeq	r0, #8
 8007614:	071a      	lsls	r2, r3, #28
 8007616:	bf04      	itt	eq
 8007618:	091b      	lsreq	r3, r3, #4
 800761a:	3004      	addeq	r0, #4
 800761c:	079a      	lsls	r2, r3, #30
 800761e:	bf04      	itt	eq
 8007620:	089b      	lsreq	r3, r3, #2
 8007622:	3002      	addeq	r0, #2
 8007624:	07da      	lsls	r2, r3, #31
 8007626:	d402      	bmi.n	800762e <__lo0bits+0x4e>
 8007628:	085b      	lsrs	r3, r3, #1
 800762a:	d006      	beq.n	800763a <__lo0bits+0x5a>
 800762c:	3001      	adds	r0, #1
 800762e:	600b      	str	r3, [r1, #0]
 8007630:	4770      	bx	lr
 8007632:	4610      	mov	r0, r2
 8007634:	e7e9      	b.n	800760a <__lo0bits+0x2a>
 8007636:	2000      	movs	r0, #0
 8007638:	4770      	bx	lr
 800763a:	2020      	movs	r0, #32
 800763c:	4770      	bx	lr

0800763e <__i2b>:
 800763e:	b510      	push	{r4, lr}
 8007640:	460c      	mov	r4, r1
 8007642:	2101      	movs	r1, #1
 8007644:	f7ff ff44 	bl	80074d0 <_Balloc>
 8007648:	2201      	movs	r2, #1
 800764a:	6144      	str	r4, [r0, #20]
 800764c:	6102      	str	r2, [r0, #16]
 800764e:	bd10      	pop	{r4, pc}

08007650 <__multiply>:
 8007650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007654:	4614      	mov	r4, r2
 8007656:	690a      	ldr	r2, [r1, #16]
 8007658:	6923      	ldr	r3, [r4, #16]
 800765a:	4688      	mov	r8, r1
 800765c:	429a      	cmp	r2, r3
 800765e:	bfbe      	ittt	lt
 8007660:	460b      	movlt	r3, r1
 8007662:	46a0      	movlt	r8, r4
 8007664:	461c      	movlt	r4, r3
 8007666:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800766a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800766e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007672:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007676:	eb07 0609 	add.w	r6, r7, r9
 800767a:	42b3      	cmp	r3, r6
 800767c:	bfb8      	it	lt
 800767e:	3101      	addlt	r1, #1
 8007680:	f7ff ff26 	bl	80074d0 <_Balloc>
 8007684:	f100 0514 	add.w	r5, r0, #20
 8007688:	462b      	mov	r3, r5
 800768a:	2200      	movs	r2, #0
 800768c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007690:	4573      	cmp	r3, lr
 8007692:	d316      	bcc.n	80076c2 <__multiply+0x72>
 8007694:	f104 0214 	add.w	r2, r4, #20
 8007698:	f108 0114 	add.w	r1, r8, #20
 800769c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80076a0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	9b00      	ldr	r3, [sp, #0]
 80076a8:	9201      	str	r2, [sp, #4]
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d80c      	bhi.n	80076c8 <__multiply+0x78>
 80076ae:	2e00      	cmp	r6, #0
 80076b0:	dd03      	ble.n	80076ba <__multiply+0x6a>
 80076b2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d05d      	beq.n	8007776 <__multiply+0x126>
 80076ba:	6106      	str	r6, [r0, #16]
 80076bc:	b003      	add	sp, #12
 80076be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c2:	f843 2b04 	str.w	r2, [r3], #4
 80076c6:	e7e3      	b.n	8007690 <__multiply+0x40>
 80076c8:	f8b2 b000 	ldrh.w	fp, [r2]
 80076cc:	f1bb 0f00 	cmp.w	fp, #0
 80076d0:	d023      	beq.n	800771a <__multiply+0xca>
 80076d2:	4689      	mov	r9, r1
 80076d4:	46ac      	mov	ip, r5
 80076d6:	f04f 0800 	mov.w	r8, #0
 80076da:	f859 4b04 	ldr.w	r4, [r9], #4
 80076de:	f8dc a000 	ldr.w	sl, [ip]
 80076e2:	b2a3      	uxth	r3, r4
 80076e4:	fa1f fa8a 	uxth.w	sl, sl
 80076e8:	fb0b a303 	mla	r3, fp, r3, sl
 80076ec:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80076f0:	f8dc 4000 	ldr.w	r4, [ip]
 80076f4:	4443      	add	r3, r8
 80076f6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80076fa:	fb0b 840a 	mla	r4, fp, sl, r8
 80076fe:	46e2      	mov	sl, ip
 8007700:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007704:	b29b      	uxth	r3, r3
 8007706:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800770a:	454f      	cmp	r7, r9
 800770c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007710:	f84a 3b04 	str.w	r3, [sl], #4
 8007714:	d82b      	bhi.n	800776e <__multiply+0x11e>
 8007716:	f8cc 8004 	str.w	r8, [ip, #4]
 800771a:	9b01      	ldr	r3, [sp, #4]
 800771c:	3204      	adds	r2, #4
 800771e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007722:	f1ba 0f00 	cmp.w	sl, #0
 8007726:	d020      	beq.n	800776a <__multiply+0x11a>
 8007728:	4689      	mov	r9, r1
 800772a:	46a8      	mov	r8, r5
 800772c:	f04f 0b00 	mov.w	fp, #0
 8007730:	682b      	ldr	r3, [r5, #0]
 8007732:	f8b9 c000 	ldrh.w	ip, [r9]
 8007736:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800773a:	b29b      	uxth	r3, r3
 800773c:	fb0a 440c 	mla	r4, sl, ip, r4
 8007740:	46c4      	mov	ip, r8
 8007742:	445c      	add	r4, fp
 8007744:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007748:	f84c 3b04 	str.w	r3, [ip], #4
 800774c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007750:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007754:	0c1b      	lsrs	r3, r3, #16
 8007756:	fb0a b303 	mla	r3, sl, r3, fp
 800775a:	454f      	cmp	r7, r9
 800775c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007760:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007764:	d805      	bhi.n	8007772 <__multiply+0x122>
 8007766:	f8c8 3004 	str.w	r3, [r8, #4]
 800776a:	3504      	adds	r5, #4
 800776c:	e79b      	b.n	80076a6 <__multiply+0x56>
 800776e:	46d4      	mov	ip, sl
 8007770:	e7b3      	b.n	80076da <__multiply+0x8a>
 8007772:	46e0      	mov	r8, ip
 8007774:	e7dd      	b.n	8007732 <__multiply+0xe2>
 8007776:	3e01      	subs	r6, #1
 8007778:	e799      	b.n	80076ae <__multiply+0x5e>
	...

0800777c <__pow5mult>:
 800777c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007780:	4615      	mov	r5, r2
 8007782:	f012 0203 	ands.w	r2, r2, #3
 8007786:	4606      	mov	r6, r0
 8007788:	460f      	mov	r7, r1
 800778a:	d007      	beq.n	800779c <__pow5mult+0x20>
 800778c:	4c1a      	ldr	r4, [pc, #104]	; (80077f8 <__pow5mult+0x7c>)
 800778e:	3a01      	subs	r2, #1
 8007790:	2300      	movs	r3, #0
 8007792:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007796:	f7ff fec9 	bl	800752c <__multadd>
 800779a:	4607      	mov	r7, r0
 800779c:	10ad      	asrs	r5, r5, #2
 800779e:	d027      	beq.n	80077f0 <__pow5mult+0x74>
 80077a0:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 80077a2:	b944      	cbnz	r4, 80077b6 <__pow5mult+0x3a>
 80077a4:	f240 2171 	movw	r1, #625	; 0x271
 80077a8:	4630      	mov	r0, r6
 80077aa:	f7ff ff48 	bl	800763e <__i2b>
 80077ae:	2300      	movs	r3, #0
 80077b0:	4604      	mov	r4, r0
 80077b2:	64b0      	str	r0, [r6, #72]	; 0x48
 80077b4:	6003      	str	r3, [r0, #0]
 80077b6:	f04f 0800 	mov.w	r8, #0
 80077ba:	07eb      	lsls	r3, r5, #31
 80077bc:	d50a      	bpl.n	80077d4 <__pow5mult+0x58>
 80077be:	4639      	mov	r1, r7
 80077c0:	4622      	mov	r2, r4
 80077c2:	4630      	mov	r0, r6
 80077c4:	f7ff ff44 	bl	8007650 <__multiply>
 80077c8:	4681      	mov	r9, r0
 80077ca:	4639      	mov	r1, r7
 80077cc:	4630      	mov	r0, r6
 80077ce:	f7ff fea4 	bl	800751a <_Bfree>
 80077d2:	464f      	mov	r7, r9
 80077d4:	106d      	asrs	r5, r5, #1
 80077d6:	d00b      	beq.n	80077f0 <__pow5mult+0x74>
 80077d8:	6820      	ldr	r0, [r4, #0]
 80077da:	b938      	cbnz	r0, 80077ec <__pow5mult+0x70>
 80077dc:	4622      	mov	r2, r4
 80077de:	4621      	mov	r1, r4
 80077e0:	4630      	mov	r0, r6
 80077e2:	f7ff ff35 	bl	8007650 <__multiply>
 80077e6:	6020      	str	r0, [r4, #0]
 80077e8:	f8c0 8000 	str.w	r8, [r0]
 80077ec:	4604      	mov	r4, r0
 80077ee:	e7e4      	b.n	80077ba <__pow5mult+0x3e>
 80077f0:	4638      	mov	r0, r7
 80077f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077f6:	bf00      	nop
 80077f8:	08008b78 	.word	0x08008b78

080077fc <__lshift>:
 80077fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007800:	460c      	mov	r4, r1
 8007802:	4607      	mov	r7, r0
 8007804:	4616      	mov	r6, r2
 8007806:	6923      	ldr	r3, [r4, #16]
 8007808:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800780c:	eb0a 0903 	add.w	r9, sl, r3
 8007810:	6849      	ldr	r1, [r1, #4]
 8007812:	68a3      	ldr	r3, [r4, #8]
 8007814:	f109 0501 	add.w	r5, r9, #1
 8007818:	42ab      	cmp	r3, r5
 800781a:	db32      	blt.n	8007882 <__lshift+0x86>
 800781c:	4638      	mov	r0, r7
 800781e:	f7ff fe57 	bl	80074d0 <_Balloc>
 8007822:	2300      	movs	r3, #0
 8007824:	4680      	mov	r8, r0
 8007826:	461a      	mov	r2, r3
 8007828:	f100 0114 	add.w	r1, r0, #20
 800782c:	4553      	cmp	r3, sl
 800782e:	db2b      	blt.n	8007888 <__lshift+0x8c>
 8007830:	6920      	ldr	r0, [r4, #16]
 8007832:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007836:	f104 0314 	add.w	r3, r4, #20
 800783a:	f016 021f 	ands.w	r2, r6, #31
 800783e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007842:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007846:	d025      	beq.n	8007894 <__lshift+0x98>
 8007848:	2000      	movs	r0, #0
 800784a:	f1c2 0e20 	rsb	lr, r2, #32
 800784e:	468a      	mov	sl, r1
 8007850:	681e      	ldr	r6, [r3, #0]
 8007852:	4096      	lsls	r6, r2
 8007854:	4330      	orrs	r0, r6
 8007856:	f84a 0b04 	str.w	r0, [sl], #4
 800785a:	f853 0b04 	ldr.w	r0, [r3], #4
 800785e:	459c      	cmp	ip, r3
 8007860:	fa20 f00e 	lsr.w	r0, r0, lr
 8007864:	d814      	bhi.n	8007890 <__lshift+0x94>
 8007866:	6048      	str	r0, [r1, #4]
 8007868:	b108      	cbz	r0, 800786e <__lshift+0x72>
 800786a:	f109 0502 	add.w	r5, r9, #2
 800786e:	3d01      	subs	r5, #1
 8007870:	4638      	mov	r0, r7
 8007872:	f8c8 5010 	str.w	r5, [r8, #16]
 8007876:	4621      	mov	r1, r4
 8007878:	f7ff fe4f 	bl	800751a <_Bfree>
 800787c:	4640      	mov	r0, r8
 800787e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007882:	3101      	adds	r1, #1
 8007884:	005b      	lsls	r3, r3, #1
 8007886:	e7c7      	b.n	8007818 <__lshift+0x1c>
 8007888:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800788c:	3301      	adds	r3, #1
 800788e:	e7cd      	b.n	800782c <__lshift+0x30>
 8007890:	4651      	mov	r1, sl
 8007892:	e7dc      	b.n	800784e <__lshift+0x52>
 8007894:	3904      	subs	r1, #4
 8007896:	f853 2b04 	ldr.w	r2, [r3], #4
 800789a:	459c      	cmp	ip, r3
 800789c:	f841 2f04 	str.w	r2, [r1, #4]!
 80078a0:	d8f9      	bhi.n	8007896 <__lshift+0x9a>
 80078a2:	e7e4      	b.n	800786e <__lshift+0x72>

080078a4 <__mcmp>:
 80078a4:	6903      	ldr	r3, [r0, #16]
 80078a6:	690a      	ldr	r2, [r1, #16]
 80078a8:	b530      	push	{r4, r5, lr}
 80078aa:	1a9b      	subs	r3, r3, r2
 80078ac:	d10c      	bne.n	80078c8 <__mcmp+0x24>
 80078ae:	0092      	lsls	r2, r2, #2
 80078b0:	3014      	adds	r0, #20
 80078b2:	3114      	adds	r1, #20
 80078b4:	1884      	adds	r4, r0, r2
 80078b6:	4411      	add	r1, r2
 80078b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80078bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80078c0:	4295      	cmp	r5, r2
 80078c2:	d003      	beq.n	80078cc <__mcmp+0x28>
 80078c4:	d305      	bcc.n	80078d2 <__mcmp+0x2e>
 80078c6:	2301      	movs	r3, #1
 80078c8:	4618      	mov	r0, r3
 80078ca:	bd30      	pop	{r4, r5, pc}
 80078cc:	42a0      	cmp	r0, r4
 80078ce:	d3f3      	bcc.n	80078b8 <__mcmp+0x14>
 80078d0:	e7fa      	b.n	80078c8 <__mcmp+0x24>
 80078d2:	f04f 33ff 	mov.w	r3, #4294967295
 80078d6:	e7f7      	b.n	80078c8 <__mcmp+0x24>

080078d8 <__mdiff>:
 80078d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078dc:	460d      	mov	r5, r1
 80078de:	4607      	mov	r7, r0
 80078e0:	4611      	mov	r1, r2
 80078e2:	4628      	mov	r0, r5
 80078e4:	4614      	mov	r4, r2
 80078e6:	f7ff ffdd 	bl	80078a4 <__mcmp>
 80078ea:	1e06      	subs	r6, r0, #0
 80078ec:	d108      	bne.n	8007900 <__mdiff+0x28>
 80078ee:	4631      	mov	r1, r6
 80078f0:	4638      	mov	r0, r7
 80078f2:	f7ff fded 	bl	80074d0 <_Balloc>
 80078f6:	2301      	movs	r3, #1
 80078f8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80078fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007900:	bfa4      	itt	ge
 8007902:	4623      	movge	r3, r4
 8007904:	462c      	movge	r4, r5
 8007906:	4638      	mov	r0, r7
 8007908:	6861      	ldr	r1, [r4, #4]
 800790a:	bfa6      	itte	ge
 800790c:	461d      	movge	r5, r3
 800790e:	2600      	movge	r6, #0
 8007910:	2601      	movlt	r6, #1
 8007912:	f7ff fddd 	bl	80074d0 <_Balloc>
 8007916:	f04f 0e00 	mov.w	lr, #0
 800791a:	60c6      	str	r6, [r0, #12]
 800791c:	692b      	ldr	r3, [r5, #16]
 800791e:	6926      	ldr	r6, [r4, #16]
 8007920:	f104 0214 	add.w	r2, r4, #20
 8007924:	f105 0914 	add.w	r9, r5, #20
 8007928:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800792c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007930:	f100 0114 	add.w	r1, r0, #20
 8007934:	f852 ab04 	ldr.w	sl, [r2], #4
 8007938:	f859 5b04 	ldr.w	r5, [r9], #4
 800793c:	fa1f f38a 	uxth.w	r3, sl
 8007940:	4473      	add	r3, lr
 8007942:	b2ac      	uxth	r4, r5
 8007944:	1b1b      	subs	r3, r3, r4
 8007946:	0c2c      	lsrs	r4, r5, #16
 8007948:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800794c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007950:	b29b      	uxth	r3, r3
 8007952:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8007956:	45c8      	cmp	r8, r9
 8007958:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800795c:	4694      	mov	ip, r2
 800795e:	f841 4b04 	str.w	r4, [r1], #4
 8007962:	d8e7      	bhi.n	8007934 <__mdiff+0x5c>
 8007964:	45bc      	cmp	ip, r7
 8007966:	d304      	bcc.n	8007972 <__mdiff+0x9a>
 8007968:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800796c:	b183      	cbz	r3, 8007990 <__mdiff+0xb8>
 800796e:	6106      	str	r6, [r0, #16]
 8007970:	e7c4      	b.n	80078fc <__mdiff+0x24>
 8007972:	f85c 4b04 	ldr.w	r4, [ip], #4
 8007976:	b2a2      	uxth	r2, r4
 8007978:	4472      	add	r2, lr
 800797a:	1413      	asrs	r3, r2, #16
 800797c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007980:	b292      	uxth	r2, r2
 8007982:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007986:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800798a:	f841 2b04 	str.w	r2, [r1], #4
 800798e:	e7e9      	b.n	8007964 <__mdiff+0x8c>
 8007990:	3e01      	subs	r6, #1
 8007992:	e7e9      	b.n	8007968 <__mdiff+0x90>

08007994 <__d2b>:
 8007994:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007998:	461c      	mov	r4, r3
 800799a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800799e:	2101      	movs	r1, #1
 80079a0:	4690      	mov	r8, r2
 80079a2:	f7ff fd95 	bl	80074d0 <_Balloc>
 80079a6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80079aa:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80079ae:	4607      	mov	r7, r0
 80079b0:	bb34      	cbnz	r4, 8007a00 <__d2b+0x6c>
 80079b2:	9201      	str	r2, [sp, #4]
 80079b4:	f1b8 0200 	subs.w	r2, r8, #0
 80079b8:	d027      	beq.n	8007a0a <__d2b+0x76>
 80079ba:	a802      	add	r0, sp, #8
 80079bc:	f840 2d08 	str.w	r2, [r0, #-8]!
 80079c0:	f7ff fe0e 	bl	80075e0 <__lo0bits>
 80079c4:	9900      	ldr	r1, [sp, #0]
 80079c6:	b1f0      	cbz	r0, 8007a06 <__d2b+0x72>
 80079c8:	9a01      	ldr	r2, [sp, #4]
 80079ca:	f1c0 0320 	rsb	r3, r0, #32
 80079ce:	fa02 f303 	lsl.w	r3, r2, r3
 80079d2:	430b      	orrs	r3, r1
 80079d4:	40c2      	lsrs	r2, r0
 80079d6:	617b      	str	r3, [r7, #20]
 80079d8:	9201      	str	r2, [sp, #4]
 80079da:	9b01      	ldr	r3, [sp, #4]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	bf14      	ite	ne
 80079e0:	2102      	movne	r1, #2
 80079e2:	2101      	moveq	r1, #1
 80079e4:	61bb      	str	r3, [r7, #24]
 80079e6:	6139      	str	r1, [r7, #16]
 80079e8:	b1c4      	cbz	r4, 8007a1c <__d2b+0x88>
 80079ea:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80079ee:	4404      	add	r4, r0
 80079f0:	6034      	str	r4, [r6, #0]
 80079f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079f6:	6028      	str	r0, [r5, #0]
 80079f8:	4638      	mov	r0, r7
 80079fa:	b002      	add	sp, #8
 80079fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a00:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007a04:	e7d5      	b.n	80079b2 <__d2b+0x1e>
 8007a06:	6179      	str	r1, [r7, #20]
 8007a08:	e7e7      	b.n	80079da <__d2b+0x46>
 8007a0a:	a801      	add	r0, sp, #4
 8007a0c:	f7ff fde8 	bl	80075e0 <__lo0bits>
 8007a10:	2101      	movs	r1, #1
 8007a12:	9b01      	ldr	r3, [sp, #4]
 8007a14:	6139      	str	r1, [r7, #16]
 8007a16:	617b      	str	r3, [r7, #20]
 8007a18:	3020      	adds	r0, #32
 8007a1a:	e7e5      	b.n	80079e8 <__d2b+0x54>
 8007a1c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a20:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007a24:	6030      	str	r0, [r6, #0]
 8007a26:	6918      	ldr	r0, [r3, #16]
 8007a28:	f7ff fdbb 	bl	80075a2 <__hi0bits>
 8007a2c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007a30:	e7e1      	b.n	80079f6 <__d2b+0x62>
	...

08007a34 <frexp>:
 8007a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a36:	4616      	mov	r6, r2
 8007a38:	2700      	movs	r7, #0
 8007a3a:	6037      	str	r7, [r6, #0]
 8007a3c:	4f14      	ldr	r7, [pc, #80]	; (8007a90 <frexp+0x5c>)
 8007a3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007a42:	42bb      	cmp	r3, r7
 8007a44:	4604      	mov	r4, r0
 8007a46:	460d      	mov	r5, r1
 8007a48:	460a      	mov	r2, r1
 8007a4a:	dc1e      	bgt.n	8007a8a <frexp+0x56>
 8007a4c:	4607      	mov	r7, r0
 8007a4e:	431f      	orrs	r7, r3
 8007a50:	d01b      	beq.n	8007a8a <frexp+0x56>
 8007a52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a56:	da0a      	bge.n	8007a6e <frexp+0x3a>
 8007a58:	2200      	movs	r2, #0
 8007a5a:	4b0e      	ldr	r3, [pc, #56]	; (8007a94 <frexp+0x60>)
 8007a5c:	f7f8 fd3c 	bl	80004d8 <__aeabi_dmul>
 8007a60:	460a      	mov	r2, r1
 8007a62:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007a66:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	6031      	str	r1, [r6, #0]
 8007a6e:	6831      	ldr	r1, [r6, #0]
 8007a70:	151b      	asrs	r3, r3, #20
 8007a72:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007a76:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007a7a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8007a7e:	440b      	add	r3, r1
 8007a80:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8007a84:	6033      	str	r3, [r6, #0]
 8007a86:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	4629      	mov	r1, r5
 8007a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a90:	7fefffff 	.word	0x7fefffff
 8007a94:	43500000 	.word	0x43500000

08007a98 <_sbrk_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	4c05      	ldr	r4, [pc, #20]	; (8007ab4 <_sbrk_r+0x1c>)
 8007a9e:	4605      	mov	r5, r0
 8007aa0:	4608      	mov	r0, r1
 8007aa2:	6023      	str	r3, [r4, #0]
 8007aa4:	f7fa feee 	bl	8002884 <_sbrk>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	d102      	bne.n	8007ab2 <_sbrk_r+0x1a>
 8007aac:	6823      	ldr	r3, [r4, #0]
 8007aae:	b103      	cbz	r3, 8007ab2 <_sbrk_r+0x1a>
 8007ab0:	602b      	str	r3, [r5, #0]
 8007ab2:	bd38      	pop	{r3, r4, r5, pc}
 8007ab4:	20000b6c 	.word	0x20000b6c

08007ab8 <__sread>:
 8007ab8:	b510      	push	{r4, lr}
 8007aba:	460c      	mov	r4, r1
 8007abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac0:	f000 fbb6 	bl	8008230 <_read_r>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	bfab      	itete	ge
 8007ac8:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8007aca:	89a3      	ldrhlt	r3, [r4, #12]
 8007acc:	181b      	addge	r3, r3, r0
 8007ace:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ad2:	bfac      	ite	ge
 8007ad4:	6523      	strge	r3, [r4, #80]	; 0x50
 8007ad6:	81a3      	strhlt	r3, [r4, #12]
 8007ad8:	bd10      	pop	{r4, pc}

08007ada <__swrite>:
 8007ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ade:	461f      	mov	r7, r3
 8007ae0:	898b      	ldrh	r3, [r1, #12]
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	05db      	lsls	r3, r3, #23
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	4616      	mov	r6, r2
 8007aea:	d505      	bpl.n	8007af8 <__swrite+0x1e>
 8007aec:	2302      	movs	r3, #2
 8007aee:	2200      	movs	r2, #0
 8007af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af4:	f000 fb5e 	bl	80081b4 <_lseek_r>
 8007af8:	89a3      	ldrh	r3, [r4, #12]
 8007afa:	4632      	mov	r2, r6
 8007afc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b00:	81a3      	strh	r3, [r4, #12]
 8007b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b06:	463b      	mov	r3, r7
 8007b08:	4628      	mov	r0, r5
 8007b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0e:	f000 b86b 	b.w	8007be8 <_write_r>

08007b12 <__sseek>:
 8007b12:	b510      	push	{r4, lr}
 8007b14:	460c      	mov	r4, r1
 8007b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b1a:	f000 fb4b 	bl	80081b4 <_lseek_r>
 8007b1e:	1c43      	adds	r3, r0, #1
 8007b20:	89a3      	ldrh	r3, [r4, #12]
 8007b22:	bf15      	itete	ne
 8007b24:	6520      	strne	r0, [r4, #80]	; 0x50
 8007b26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b2e:	81a3      	strheq	r3, [r4, #12]
 8007b30:	bf18      	it	ne
 8007b32:	81a3      	strhne	r3, [r4, #12]
 8007b34:	bd10      	pop	{r4, pc}

08007b36 <__sclose>:
 8007b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3a:	f000 b8eb 	b.w	8007d14 <_close_r>

08007b3e <strncpy>:
 8007b3e:	b570      	push	{r4, r5, r6, lr}
 8007b40:	4604      	mov	r4, r0
 8007b42:	3901      	subs	r1, #1
 8007b44:	b902      	cbnz	r2, 8007b48 <strncpy+0xa>
 8007b46:	bd70      	pop	{r4, r5, r6, pc}
 8007b48:	4623      	mov	r3, r4
 8007b4a:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8007b4e:	1e56      	subs	r6, r2, #1
 8007b50:	f803 5b01 	strb.w	r5, [r3], #1
 8007b54:	b92d      	cbnz	r5, 8007b62 <strncpy+0x24>
 8007b56:	4414      	add	r4, r2
 8007b58:	42a3      	cmp	r3, r4
 8007b5a:	d0f4      	beq.n	8007b46 <strncpy+0x8>
 8007b5c:	f803 5b01 	strb.w	r5, [r3], #1
 8007b60:	e7fa      	b.n	8007b58 <strncpy+0x1a>
 8007b62:	461c      	mov	r4, r3
 8007b64:	4632      	mov	r2, r6
 8007b66:	e7ed      	b.n	8007b44 <strncpy+0x6>

08007b68 <sysconf>:
 8007b68:	2808      	cmp	r0, #8
 8007b6a:	b508      	push	{r3, lr}
 8007b6c:	d006      	beq.n	8007b7c <sysconf+0x14>
 8007b6e:	f7fc fdef 	bl	8004750 <__errno>
 8007b72:	2316      	movs	r3, #22
 8007b74:	6003      	str	r3, [r0, #0]
 8007b76:	f04f 30ff 	mov.w	r0, #4294967295
 8007b7a:	bd08      	pop	{r3, pc}
 8007b7c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007b80:	e7fb      	b.n	8007b7a <sysconf+0x12>

08007b82 <__sprint_r>:
 8007b82:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b86:	6893      	ldr	r3, [r2, #8]
 8007b88:	4680      	mov	r8, r0
 8007b8a:	460f      	mov	r7, r1
 8007b8c:	4614      	mov	r4, r2
 8007b8e:	b91b      	cbnz	r3, 8007b98 <__sprint_r+0x16>
 8007b90:	4618      	mov	r0, r3
 8007b92:	6053      	str	r3, [r2, #4]
 8007b94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b98:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007b9a:	049d      	lsls	r5, r3, #18
 8007b9c:	d520      	bpl.n	8007be0 <__sprint_r+0x5e>
 8007b9e:	6815      	ldr	r5, [r2, #0]
 8007ba0:	68a0      	ldr	r0, [r4, #8]
 8007ba2:	3508      	adds	r5, #8
 8007ba4:	b918      	cbnz	r0, 8007bae <__sprint_r+0x2c>
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8007bac:	e7f2      	b.n	8007b94 <__sprint_r+0x12>
 8007bae:	f04f 0900 	mov.w	r9, #0
 8007bb2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8007bb6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8007bba:	45ca      	cmp	sl, r9
 8007bbc:	dc05      	bgt.n	8007bca <__sprint_r+0x48>
 8007bbe:	68a3      	ldr	r3, [r4, #8]
 8007bc0:	f026 0603 	bic.w	r6, r6, #3
 8007bc4:	1b9e      	subs	r6, r3, r6
 8007bc6:	60a6      	str	r6, [r4, #8]
 8007bc8:	e7ea      	b.n	8007ba0 <__sprint_r+0x1e>
 8007bca:	463a      	mov	r2, r7
 8007bcc:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8007bd0:	4640      	mov	r0, r8
 8007bd2:	f000 f947 	bl	8007e64 <_fputwc_r>
 8007bd6:	1c43      	adds	r3, r0, #1
 8007bd8:	d0e5      	beq.n	8007ba6 <__sprint_r+0x24>
 8007bda:	f109 0901 	add.w	r9, r9, #1
 8007bde:	e7ec      	b.n	8007bba <__sprint_r+0x38>
 8007be0:	f000 f97c 	bl	8007edc <__sfvwrite_r>
 8007be4:	e7df      	b.n	8007ba6 <__sprint_r+0x24>
	...

08007be8 <_write_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	4605      	mov	r5, r0
 8007bec:	4608      	mov	r0, r1
 8007bee:	4611      	mov	r1, r2
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	4c05      	ldr	r4, [pc, #20]	; (8007c08 <_write_r+0x20>)
 8007bf4:	6022      	str	r2, [r4, #0]
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	f7fa fdf7 	bl	80027ea <_write>
 8007bfc:	1c43      	adds	r3, r0, #1
 8007bfe:	d102      	bne.n	8007c06 <_write_r+0x1e>
 8007c00:	6823      	ldr	r3, [r4, #0]
 8007c02:	b103      	cbz	r3, 8007c06 <_write_r+0x1e>
 8007c04:	602b      	str	r3, [r5, #0]
 8007c06:	bd38      	pop	{r3, r4, r5, pc}
 8007c08:	20000b6c 	.word	0x20000b6c

08007c0c <__register_exitproc>:
 8007c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c10:	4c26      	ldr	r4, [pc, #152]	; (8007cac <__register_exitproc+0xa0>)
 8007c12:	4606      	mov	r6, r0
 8007c14:	6820      	ldr	r0, [r4, #0]
 8007c16:	4698      	mov	r8, r3
 8007c18:	460f      	mov	r7, r1
 8007c1a:	4691      	mov	r9, r2
 8007c1c:	f7ff f98e 	bl	8006f3c <__retarget_lock_acquire_recursive>
 8007c20:	4b23      	ldr	r3, [pc, #140]	; (8007cb0 <__register_exitproc+0xa4>)
 8007c22:	681d      	ldr	r5, [r3, #0]
 8007c24:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8007c28:	b918      	cbnz	r0, 8007c32 <__register_exitproc+0x26>
 8007c2a:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8007c2e:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8007c32:	6843      	ldr	r3, [r0, #4]
 8007c34:	2b1f      	cmp	r3, #31
 8007c36:	dd19      	ble.n	8007c6c <__register_exitproc+0x60>
 8007c38:	4b1e      	ldr	r3, [pc, #120]	; (8007cb4 <__register_exitproc+0xa8>)
 8007c3a:	b933      	cbnz	r3, 8007c4a <__register_exitproc+0x3e>
 8007c3c:	6820      	ldr	r0, [r4, #0]
 8007c3e:	f7ff f97e 	bl	8006f3e <__retarget_lock_release_recursive>
 8007c42:	f04f 30ff 	mov.w	r0, #4294967295
 8007c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c4a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8007c4e:	f3af 8000 	nop.w
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d0f2      	beq.n	8007c3c <__register_exitproc+0x30>
 8007c56:	2200      	movs	r2, #0
 8007c58:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8007c5c:	6042      	str	r2, [r0, #4]
 8007c5e:	6003      	str	r3, [r0, #0]
 8007c60:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8007c64:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8007c68:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8007c6c:	6843      	ldr	r3, [r0, #4]
 8007c6e:	b19e      	cbz	r6, 8007c98 <__register_exitproc+0x8c>
 8007c70:	2201      	movs	r2, #1
 8007c72:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8007c76:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8007c7a:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8007c7e:	409a      	lsls	r2, r3
 8007c80:	4311      	orrs	r1, r2
 8007c82:	2e02      	cmp	r6, #2
 8007c84:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8007c88:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8007c8c:	bf02      	ittt	eq
 8007c8e:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8007c92:	430a      	orreq	r2, r1
 8007c94:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8007c98:	1c5a      	adds	r2, r3, #1
 8007c9a:	3302      	adds	r3, #2
 8007c9c:	6042      	str	r2, [r0, #4]
 8007c9e:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8007ca2:	6820      	ldr	r0, [r4, #0]
 8007ca4:	f7ff f94b 	bl	8006f3e <__retarget_lock_release_recursive>
 8007ca8:	2000      	movs	r0, #0
 8007caa:	e7cc      	b.n	8007c46 <__register_exitproc+0x3a>
 8007cac:	20000440 	.word	0x20000440
 8007cb0:	08008a1c 	.word	0x08008a1c
 8007cb4:	00000000 	.word	0x00000000

08007cb8 <_calloc_r>:
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	4351      	muls	r1, r2
 8007cbc:	f7ff f9ac 	bl	8007018 <_malloc_r>
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	b198      	cbz	r0, 8007cec <_calloc_r+0x34>
 8007cc4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007cc8:	f022 0203 	bic.w	r2, r2, #3
 8007ccc:	3a04      	subs	r2, #4
 8007cce:	2a24      	cmp	r2, #36	; 0x24
 8007cd0:	d81b      	bhi.n	8007d0a <_calloc_r+0x52>
 8007cd2:	2a13      	cmp	r2, #19
 8007cd4:	d917      	bls.n	8007d06 <_calloc_r+0x4e>
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	2a1b      	cmp	r2, #27
 8007cda:	e9c0 1100 	strd	r1, r1, [r0]
 8007cde:	d807      	bhi.n	8007cf0 <_calloc_r+0x38>
 8007ce0:	f100 0308 	add.w	r3, r0, #8
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	e9c3 2200 	strd	r2, r2, [r3]
 8007cea:	609a      	str	r2, [r3, #8]
 8007cec:	4620      	mov	r0, r4
 8007cee:	bd10      	pop	{r4, pc}
 8007cf0:	2a24      	cmp	r2, #36	; 0x24
 8007cf2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 8007cf6:	bf11      	iteee	ne
 8007cf8:	f100 0310 	addne.w	r3, r0, #16
 8007cfc:	6101      	streq	r1, [r0, #16]
 8007cfe:	f100 0318 	addeq.w	r3, r0, #24
 8007d02:	6141      	streq	r1, [r0, #20]
 8007d04:	e7ee      	b.n	8007ce4 <_calloc_r+0x2c>
 8007d06:	4603      	mov	r3, r0
 8007d08:	e7ec      	b.n	8007ce4 <_calloc_r+0x2c>
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	f7fc fd4a 	bl	80047a4 <memset>
 8007d10:	e7ec      	b.n	8007cec <_calloc_r+0x34>
	...

08007d14 <_close_r>:
 8007d14:	b538      	push	{r3, r4, r5, lr}
 8007d16:	2300      	movs	r3, #0
 8007d18:	4c05      	ldr	r4, [pc, #20]	; (8007d30 <_close_r+0x1c>)
 8007d1a:	4605      	mov	r5, r0
 8007d1c:	4608      	mov	r0, r1
 8007d1e:	6023      	str	r3, [r4, #0]
 8007d20:	f7fa fd7f 	bl	8002822 <_close>
 8007d24:	1c43      	adds	r3, r0, #1
 8007d26:	d102      	bne.n	8007d2e <_close_r+0x1a>
 8007d28:	6823      	ldr	r3, [r4, #0]
 8007d2a:	b103      	cbz	r3, 8007d2e <_close_r+0x1a>
 8007d2c:	602b      	str	r3, [r5, #0]
 8007d2e:	bd38      	pop	{r3, r4, r5, pc}
 8007d30:	20000b6c 	.word	0x20000b6c

08007d34 <_fclose_r>:
 8007d34:	b570      	push	{r4, r5, r6, lr}
 8007d36:	4606      	mov	r6, r0
 8007d38:	460c      	mov	r4, r1
 8007d3a:	b911      	cbnz	r1, 8007d42 <_fclose_r+0xe>
 8007d3c:	2500      	movs	r5, #0
 8007d3e:	4628      	mov	r0, r5
 8007d40:	bd70      	pop	{r4, r5, r6, pc}
 8007d42:	b118      	cbz	r0, 8007d4c <_fclose_r+0x18>
 8007d44:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007d46:	b90b      	cbnz	r3, 8007d4c <_fclose_r+0x18>
 8007d48:	f7fe ff7e 	bl	8006c48 <__sinit>
 8007d4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d4e:	07d8      	lsls	r0, r3, #31
 8007d50:	d405      	bmi.n	8007d5e <_fclose_r+0x2a>
 8007d52:	89a3      	ldrh	r3, [r4, #12]
 8007d54:	0599      	lsls	r1, r3, #22
 8007d56:	d402      	bmi.n	8007d5e <_fclose_r+0x2a>
 8007d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d5a:	f7ff f8ef 	bl	8006f3c <__retarget_lock_acquire_recursive>
 8007d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d62:	b93b      	cbnz	r3, 8007d74 <_fclose_r+0x40>
 8007d64:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007d66:	f015 0501 	ands.w	r5, r5, #1
 8007d6a:	d1e7      	bne.n	8007d3c <_fclose_r+0x8>
 8007d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d6e:	f7ff f8e6 	bl	8006f3e <__retarget_lock_release_recursive>
 8007d72:	e7e4      	b.n	8007d3e <_fclose_r+0xa>
 8007d74:	4621      	mov	r1, r4
 8007d76:	4630      	mov	r0, r6
 8007d78:	f7fe fe6c 	bl	8006a54 <__sflush_r>
 8007d7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007d7e:	4605      	mov	r5, r0
 8007d80:	b133      	cbz	r3, 8007d90 <_fclose_r+0x5c>
 8007d82:	69e1      	ldr	r1, [r4, #28]
 8007d84:	4630      	mov	r0, r6
 8007d86:	4798      	blx	r3
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	bfb8      	it	lt
 8007d8c:	f04f 35ff 	movlt.w	r5, #4294967295
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	061a      	lsls	r2, r3, #24
 8007d94:	d503      	bpl.n	8007d9e <_fclose_r+0x6a>
 8007d96:	6921      	ldr	r1, [r4, #16]
 8007d98:	4630      	mov	r0, r6
 8007d9a:	f7fe ffe5 	bl	8006d68 <_free_r>
 8007d9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007da0:	b141      	cbz	r1, 8007db4 <_fclose_r+0x80>
 8007da2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007da6:	4299      	cmp	r1, r3
 8007da8:	d002      	beq.n	8007db0 <_fclose_r+0x7c>
 8007daa:	4630      	mov	r0, r6
 8007dac:	f7fe ffdc 	bl	8006d68 <_free_r>
 8007db0:	2300      	movs	r3, #0
 8007db2:	6323      	str	r3, [r4, #48]	; 0x30
 8007db4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007db6:	b121      	cbz	r1, 8007dc2 <_fclose_r+0x8e>
 8007db8:	4630      	mov	r0, r6
 8007dba:	f7fe ffd5 	bl	8006d68 <_free_r>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	6463      	str	r3, [r4, #68]	; 0x44
 8007dc2:	f7fe ff29 	bl	8006c18 <__sfp_lock_acquire>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	81a3      	strh	r3, [r4, #12]
 8007dca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dcc:	07db      	lsls	r3, r3, #31
 8007dce:	d402      	bmi.n	8007dd6 <_fclose_r+0xa2>
 8007dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dd2:	f7ff f8b4 	bl	8006f3e <__retarget_lock_release_recursive>
 8007dd6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dd8:	f7ff f8af 	bl	8006f3a <__retarget_lock_close_recursive>
 8007ddc:	f7fe ff22 	bl	8006c24 <__sfp_lock_release>
 8007de0:	e7ad      	b.n	8007d3e <_fclose_r+0xa>

08007de2 <__fputwc>:
 8007de2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007de6:	4680      	mov	r8, r0
 8007de8:	460e      	mov	r6, r1
 8007dea:	4614      	mov	r4, r2
 8007dec:	f000 f9d4 	bl	8008198 <__locale_mb_cur_max>
 8007df0:	2801      	cmp	r0, #1
 8007df2:	d11c      	bne.n	8007e2e <__fputwc+0x4c>
 8007df4:	1e73      	subs	r3, r6, #1
 8007df6:	2bfe      	cmp	r3, #254	; 0xfe
 8007df8:	d819      	bhi.n	8007e2e <__fputwc+0x4c>
 8007dfa:	4605      	mov	r5, r0
 8007dfc:	f88d 6004 	strb.w	r6, [sp, #4]
 8007e00:	2700      	movs	r7, #0
 8007e02:	f10d 0904 	add.w	r9, sp, #4
 8007e06:	42af      	cmp	r7, r5
 8007e08:	d020      	beq.n	8007e4c <__fputwc+0x6a>
 8007e0a:	68a3      	ldr	r3, [r4, #8]
 8007e0c:	f817 1009 	ldrb.w	r1, [r7, r9]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	60a3      	str	r3, [r4, #8]
 8007e16:	da04      	bge.n	8007e22 <__fputwc+0x40>
 8007e18:	69a2      	ldr	r2, [r4, #24]
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	db1a      	blt.n	8007e54 <__fputwc+0x72>
 8007e1e:	290a      	cmp	r1, #10
 8007e20:	d018      	beq.n	8007e54 <__fputwc+0x72>
 8007e22:	6823      	ldr	r3, [r4, #0]
 8007e24:	1c5a      	adds	r2, r3, #1
 8007e26:	6022      	str	r2, [r4, #0]
 8007e28:	7019      	strb	r1, [r3, #0]
 8007e2a:	3701      	adds	r7, #1
 8007e2c:	e7eb      	b.n	8007e06 <__fputwc+0x24>
 8007e2e:	4632      	mov	r2, r6
 8007e30:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8007e34:	a901      	add	r1, sp, #4
 8007e36:	4640      	mov	r0, r8
 8007e38:	f000 fc02 	bl	8008640 <_wcrtomb_r>
 8007e3c:	1c42      	adds	r2, r0, #1
 8007e3e:	4605      	mov	r5, r0
 8007e40:	d1de      	bne.n	8007e00 <__fputwc+0x1e>
 8007e42:	4606      	mov	r6, r0
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e4a:	81a3      	strh	r3, [r4, #12]
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	b003      	add	sp, #12
 8007e50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e54:	4622      	mov	r2, r4
 8007e56:	4640      	mov	r0, r8
 8007e58:	f000 fba8 	bl	80085ac <__swbuf_r>
 8007e5c:	1c43      	adds	r3, r0, #1
 8007e5e:	d1e4      	bne.n	8007e2a <__fputwc+0x48>
 8007e60:	4606      	mov	r6, r0
 8007e62:	e7f3      	b.n	8007e4c <__fputwc+0x6a>

08007e64 <_fputwc_r>:
 8007e64:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8007e66:	b570      	push	{r4, r5, r6, lr}
 8007e68:	07db      	lsls	r3, r3, #31
 8007e6a:	4605      	mov	r5, r0
 8007e6c:	460e      	mov	r6, r1
 8007e6e:	4614      	mov	r4, r2
 8007e70:	d405      	bmi.n	8007e7e <_fputwc_r+0x1a>
 8007e72:	8993      	ldrh	r3, [r2, #12]
 8007e74:	0598      	lsls	r0, r3, #22
 8007e76:	d402      	bmi.n	8007e7e <_fputwc_r+0x1a>
 8007e78:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8007e7a:	f7ff f85f 	bl	8006f3c <__retarget_lock_acquire_recursive>
 8007e7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e82:	0499      	lsls	r1, r3, #18
 8007e84:	d406      	bmi.n	8007e94 <_fputwc_r+0x30>
 8007e86:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007e8a:	81a3      	strh	r3, [r4, #12]
 8007e8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007e92:	6663      	str	r3, [r4, #100]	; 0x64
 8007e94:	4622      	mov	r2, r4
 8007e96:	4628      	mov	r0, r5
 8007e98:	4631      	mov	r1, r6
 8007e9a:	f7ff ffa2 	bl	8007de2 <__fputwc>
 8007e9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ea0:	4605      	mov	r5, r0
 8007ea2:	07da      	lsls	r2, r3, #31
 8007ea4:	d405      	bmi.n	8007eb2 <_fputwc_r+0x4e>
 8007ea6:	89a3      	ldrh	r3, [r4, #12]
 8007ea8:	059b      	lsls	r3, r3, #22
 8007eaa:	d402      	bmi.n	8007eb2 <_fputwc_r+0x4e>
 8007eac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eae:	f7ff f846 	bl	8006f3e <__retarget_lock_release_recursive>
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08007eb8 <_fstat_r>:
 8007eb8:	b538      	push	{r3, r4, r5, lr}
 8007eba:	2300      	movs	r3, #0
 8007ebc:	4c06      	ldr	r4, [pc, #24]	; (8007ed8 <_fstat_r+0x20>)
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	4608      	mov	r0, r1
 8007ec2:	4611      	mov	r1, r2
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	f7fa fcb7 	bl	8002838 <_fstat>
 8007eca:	1c43      	adds	r3, r0, #1
 8007ecc:	d102      	bne.n	8007ed4 <_fstat_r+0x1c>
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	b103      	cbz	r3, 8007ed4 <_fstat_r+0x1c>
 8007ed2:	602b      	str	r3, [r5, #0]
 8007ed4:	bd38      	pop	{r3, r4, r5, pc}
 8007ed6:	bf00      	nop
 8007ed8:	20000b6c 	.word	0x20000b6c

08007edc <__sfvwrite_r>:
 8007edc:	6893      	ldr	r3, [r2, #8]
 8007ede:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ee2:	4680      	mov	r8, r0
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	4691      	mov	r9, r2
 8007ee8:	b91b      	cbnz	r3, 8007ef2 <__sfvwrite_r+0x16>
 8007eea:	2000      	movs	r0, #0
 8007eec:	b003      	add	sp, #12
 8007eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef2:	898b      	ldrh	r3, [r1, #12]
 8007ef4:	0718      	lsls	r0, r3, #28
 8007ef6:	d54f      	bpl.n	8007f98 <__sfvwrite_r+0xbc>
 8007ef8:	690b      	ldr	r3, [r1, #16]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d04c      	beq.n	8007f98 <__sfvwrite_r+0xbc>
 8007efe:	89a5      	ldrh	r5, [r4, #12]
 8007f00:	f8d9 6000 	ldr.w	r6, [r9]
 8007f04:	f015 0702 	ands.w	r7, r5, #2
 8007f08:	d169      	bne.n	8007fde <__sfvwrite_r+0x102>
 8007f0a:	f015 0501 	ands.w	r5, r5, #1
 8007f0e:	f000 809a 	beq.w	8008046 <__sfvwrite_r+0x16a>
 8007f12:	4638      	mov	r0, r7
 8007f14:	46ba      	mov	sl, r7
 8007f16:	46bb      	mov	fp, r7
 8007f18:	f1bb 0f00 	cmp.w	fp, #0
 8007f1c:	f000 8103 	beq.w	8008126 <__sfvwrite_r+0x24a>
 8007f20:	b950      	cbnz	r0, 8007f38 <__sfvwrite_r+0x5c>
 8007f22:	465a      	mov	r2, fp
 8007f24:	210a      	movs	r1, #10
 8007f26:	4650      	mov	r0, sl
 8007f28:	f7ff faac 	bl	8007484 <memchr>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	f000 80ff 	beq.w	8008130 <__sfvwrite_r+0x254>
 8007f32:	3001      	adds	r0, #1
 8007f34:	eba0 070a 	sub.w	r7, r0, sl
 8007f38:	6820      	ldr	r0, [r4, #0]
 8007f3a:	6921      	ldr	r1, [r4, #16]
 8007f3c:	455f      	cmp	r7, fp
 8007f3e:	463b      	mov	r3, r7
 8007f40:	bf28      	it	cs
 8007f42:	465b      	movcs	r3, fp
 8007f44:	4288      	cmp	r0, r1
 8007f46:	6962      	ldr	r2, [r4, #20]
 8007f48:	f240 80f5 	bls.w	8008136 <__sfvwrite_r+0x25a>
 8007f4c:	68a5      	ldr	r5, [r4, #8]
 8007f4e:	4415      	add	r5, r2
 8007f50:	42ab      	cmp	r3, r5
 8007f52:	f340 80f0 	ble.w	8008136 <__sfvwrite_r+0x25a>
 8007f56:	4651      	mov	r1, sl
 8007f58:	462a      	mov	r2, r5
 8007f5a:	f000 f94f 	bl	80081fc <memmove>
 8007f5e:	6823      	ldr	r3, [r4, #0]
 8007f60:	4621      	mov	r1, r4
 8007f62:	442b      	add	r3, r5
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	4640      	mov	r0, r8
 8007f68:	f7fe fe02 	bl	8006b70 <_fflush_r>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d165      	bne.n	800803c <__sfvwrite_r+0x160>
 8007f70:	1b7f      	subs	r7, r7, r5
 8007f72:	f040 80fa 	bne.w	800816a <__sfvwrite_r+0x28e>
 8007f76:	4621      	mov	r1, r4
 8007f78:	4640      	mov	r0, r8
 8007f7a:	f7fe fdf9 	bl	8006b70 <_fflush_r>
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	d15c      	bne.n	800803c <__sfvwrite_r+0x160>
 8007f82:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007f86:	44aa      	add	sl, r5
 8007f88:	ebab 0b05 	sub.w	fp, fp, r5
 8007f8c:	1b5d      	subs	r5, r3, r5
 8007f8e:	f8c9 5008 	str.w	r5, [r9, #8]
 8007f92:	2d00      	cmp	r5, #0
 8007f94:	d1c0      	bne.n	8007f18 <__sfvwrite_r+0x3c>
 8007f96:	e7a8      	b.n	8007eea <__sfvwrite_r+0xe>
 8007f98:	4621      	mov	r1, r4
 8007f9a:	4640      	mov	r0, r8
 8007f9c:	f7fd fec0 	bl	8005d20 <__swsetup_r>
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	d0ac      	beq.n	8007efe <__sfvwrite_r+0x22>
 8007fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa8:	e7a0      	b.n	8007eec <__sfvwrite_r+0x10>
 8007faa:	e9d6 a700 	ldrd	sl, r7, [r6]
 8007fae:	3608      	adds	r6, #8
 8007fb0:	2f00      	cmp	r7, #0
 8007fb2:	d0fa      	beq.n	8007faa <__sfvwrite_r+0xce>
 8007fb4:	455f      	cmp	r7, fp
 8007fb6:	463b      	mov	r3, r7
 8007fb8:	4652      	mov	r2, sl
 8007fba:	bf28      	it	cs
 8007fbc:	465b      	movcs	r3, fp
 8007fbe:	69e1      	ldr	r1, [r4, #28]
 8007fc0:	4640      	mov	r0, r8
 8007fc2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007fc4:	47a8      	blx	r5
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	dd38      	ble.n	800803c <__sfvwrite_r+0x160>
 8007fca:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007fce:	4482      	add	sl, r0
 8007fd0:	1a3f      	subs	r7, r7, r0
 8007fd2:	1a18      	subs	r0, r3, r0
 8007fd4:	f8c9 0008 	str.w	r0, [r9, #8]
 8007fd8:	2800      	cmp	r0, #0
 8007fda:	d1e9      	bne.n	8007fb0 <__sfvwrite_r+0xd4>
 8007fdc:	e785      	b.n	8007eea <__sfvwrite_r+0xe>
 8007fde:	f04f 0a00 	mov.w	sl, #0
 8007fe2:	f8df b190 	ldr.w	fp, [pc, #400]	; 8008174 <__sfvwrite_r+0x298>
 8007fe6:	4657      	mov	r7, sl
 8007fe8:	e7e2      	b.n	8007fb0 <__sfvwrite_r+0xd4>
 8007fea:	e9d6 5a00 	ldrd	r5, sl, [r6]
 8007fee:	3608      	adds	r6, #8
 8007ff0:	f1ba 0f00 	cmp.w	sl, #0
 8007ff4:	d0f9      	beq.n	8007fea <__sfvwrite_r+0x10e>
 8007ff6:	89a2      	ldrh	r2, [r4, #12]
 8007ff8:	68a3      	ldr	r3, [r4, #8]
 8007ffa:	0591      	lsls	r1, r2, #22
 8007ffc:	6820      	ldr	r0, [r4, #0]
 8007ffe:	d564      	bpl.n	80080ca <__sfvwrite_r+0x1ee>
 8008000:	4553      	cmp	r3, sl
 8008002:	d836      	bhi.n	8008072 <__sfvwrite_r+0x196>
 8008004:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008008:	d033      	beq.n	8008072 <__sfvwrite_r+0x196>
 800800a:	2302      	movs	r3, #2
 800800c:	6967      	ldr	r7, [r4, #20]
 800800e:	6921      	ldr	r1, [r4, #16]
 8008010:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8008014:	fb97 f7f3 	sdiv	r7, r7, r3
 8008018:	eba0 0b01 	sub.w	fp, r0, r1
 800801c:	f10b 0301 	add.w	r3, fp, #1
 8008020:	4453      	add	r3, sl
 8008022:	429f      	cmp	r7, r3
 8008024:	bf38      	it	cc
 8008026:	461f      	movcc	r7, r3
 8008028:	0553      	lsls	r3, r2, #21
 800802a:	d53e      	bpl.n	80080aa <__sfvwrite_r+0x1ce>
 800802c:	4639      	mov	r1, r7
 800802e:	4640      	mov	r0, r8
 8008030:	f7fe fff2 	bl	8007018 <_malloc_r>
 8008034:	b948      	cbnz	r0, 800804a <__sfvwrite_r+0x16e>
 8008036:	230c      	movs	r3, #12
 8008038:	f8c8 3000 	str.w	r3, [r8]
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008042:	81a3      	strh	r3, [r4, #12]
 8008044:	e7ae      	b.n	8007fa4 <__sfvwrite_r+0xc8>
 8008046:	46aa      	mov	sl, r5
 8008048:	e7d2      	b.n	8007ff0 <__sfvwrite_r+0x114>
 800804a:	465a      	mov	r2, fp
 800804c:	6921      	ldr	r1, [r4, #16]
 800804e:	9001      	str	r0, [sp, #4]
 8008050:	f7ff fa26 	bl	80074a0 <memcpy>
 8008054:	89a2      	ldrh	r2, [r4, #12]
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800805c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008060:	81a2      	strh	r2, [r4, #12]
 8008062:	6123      	str	r3, [r4, #16]
 8008064:	445b      	add	r3, fp
 8008066:	6023      	str	r3, [r4, #0]
 8008068:	4653      	mov	r3, sl
 800806a:	6167      	str	r7, [r4, #20]
 800806c:	eba7 070b 	sub.w	r7, r7, fp
 8008070:	60a7      	str	r7, [r4, #8]
 8008072:	4553      	cmp	r3, sl
 8008074:	bf28      	it	cs
 8008076:	4653      	movcs	r3, sl
 8008078:	4657      	mov	r7, sl
 800807a:	461a      	mov	r2, r3
 800807c:	4629      	mov	r1, r5
 800807e:	6820      	ldr	r0, [r4, #0]
 8008080:	9301      	str	r3, [sp, #4]
 8008082:	f000 f8bb 	bl	80081fc <memmove>
 8008086:	68a2      	ldr	r2, [r4, #8]
 8008088:	9b01      	ldr	r3, [sp, #4]
 800808a:	1ad2      	subs	r2, r2, r3
 800808c:	60a2      	str	r2, [r4, #8]
 800808e:	6822      	ldr	r2, [r4, #0]
 8008090:	4413      	add	r3, r2
 8008092:	6023      	str	r3, [r4, #0]
 8008094:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008098:	443d      	add	r5, r7
 800809a:	ebaa 0a07 	sub.w	sl, sl, r7
 800809e:	1bdf      	subs	r7, r3, r7
 80080a0:	f8c9 7008 	str.w	r7, [r9, #8]
 80080a4:	2f00      	cmp	r7, #0
 80080a6:	d1a3      	bne.n	8007ff0 <__sfvwrite_r+0x114>
 80080a8:	e71f      	b.n	8007eea <__sfvwrite_r+0xe>
 80080aa:	463a      	mov	r2, r7
 80080ac:	4640      	mov	r0, r8
 80080ae:	f000 f8d1 	bl	8008254 <_realloc_r>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d1d4      	bne.n	8008062 <__sfvwrite_r+0x186>
 80080b8:	6921      	ldr	r1, [r4, #16]
 80080ba:	4640      	mov	r0, r8
 80080bc:	f7fe fe54 	bl	8006d68 <_free_r>
 80080c0:	89a3      	ldrh	r3, [r4, #12]
 80080c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080c6:	81a3      	strh	r3, [r4, #12]
 80080c8:	e7b5      	b.n	8008036 <__sfvwrite_r+0x15a>
 80080ca:	6922      	ldr	r2, [r4, #16]
 80080cc:	4282      	cmp	r2, r0
 80080ce:	d302      	bcc.n	80080d6 <__sfvwrite_r+0x1fa>
 80080d0:	6962      	ldr	r2, [r4, #20]
 80080d2:	4552      	cmp	r2, sl
 80080d4:	d916      	bls.n	8008104 <__sfvwrite_r+0x228>
 80080d6:	4553      	cmp	r3, sl
 80080d8:	bf28      	it	cs
 80080da:	4653      	movcs	r3, sl
 80080dc:	461f      	mov	r7, r3
 80080de:	461a      	mov	r2, r3
 80080e0:	4629      	mov	r1, r5
 80080e2:	f000 f88b 	bl	80081fc <memmove>
 80080e6:	68a3      	ldr	r3, [r4, #8]
 80080e8:	6822      	ldr	r2, [r4, #0]
 80080ea:	1bdb      	subs	r3, r3, r7
 80080ec:	443a      	add	r2, r7
 80080ee:	60a3      	str	r3, [r4, #8]
 80080f0:	6022      	str	r2, [r4, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d1ce      	bne.n	8008094 <__sfvwrite_r+0x1b8>
 80080f6:	4621      	mov	r1, r4
 80080f8:	4640      	mov	r0, r8
 80080fa:	f7fe fd39 	bl	8006b70 <_fflush_r>
 80080fe:	2800      	cmp	r0, #0
 8008100:	d0c8      	beq.n	8008094 <__sfvwrite_r+0x1b8>
 8008102:	e79b      	b.n	800803c <__sfvwrite_r+0x160>
 8008104:	4b1a      	ldr	r3, [pc, #104]	; (8008170 <__sfvwrite_r+0x294>)
 8008106:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8008108:	459a      	cmp	sl, r3
 800810a:	bf94      	ite	ls
 800810c:	4653      	movls	r3, sl
 800810e:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
 8008112:	fb93 f3f2 	sdiv	r3, r3, r2
 8008116:	69e1      	ldr	r1, [r4, #28]
 8008118:	4353      	muls	r3, r2
 800811a:	4640      	mov	r0, r8
 800811c:	462a      	mov	r2, r5
 800811e:	47b8      	blx	r7
 8008120:	1e07      	subs	r7, r0, #0
 8008122:	dcb7      	bgt.n	8008094 <__sfvwrite_r+0x1b8>
 8008124:	e78a      	b.n	800803c <__sfvwrite_r+0x160>
 8008126:	e9d6 ab00 	ldrd	sl, fp, [r6]
 800812a:	2000      	movs	r0, #0
 800812c:	3608      	adds	r6, #8
 800812e:	e6f3      	b.n	8007f18 <__sfvwrite_r+0x3c>
 8008130:	f10b 0701 	add.w	r7, fp, #1
 8008134:	e700      	b.n	8007f38 <__sfvwrite_r+0x5c>
 8008136:	429a      	cmp	r2, r3
 8008138:	dc09      	bgt.n	800814e <__sfvwrite_r+0x272>
 800813a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800813c:	4613      	mov	r3, r2
 800813e:	69e1      	ldr	r1, [r4, #28]
 8008140:	4652      	mov	r2, sl
 8008142:	4640      	mov	r0, r8
 8008144:	47a8      	blx	r5
 8008146:	1e05      	subs	r5, r0, #0
 8008148:	f73f af12 	bgt.w	8007f70 <__sfvwrite_r+0x94>
 800814c:	e776      	b.n	800803c <__sfvwrite_r+0x160>
 800814e:	461a      	mov	r2, r3
 8008150:	4651      	mov	r1, sl
 8008152:	9301      	str	r3, [sp, #4]
 8008154:	f000 f852 	bl	80081fc <memmove>
 8008158:	9b01      	ldr	r3, [sp, #4]
 800815a:	68a2      	ldr	r2, [r4, #8]
 800815c:	461d      	mov	r5, r3
 800815e:	1ad2      	subs	r2, r2, r3
 8008160:	60a2      	str	r2, [r4, #8]
 8008162:	6822      	ldr	r2, [r4, #0]
 8008164:	441a      	add	r2, r3
 8008166:	6022      	str	r2, [r4, #0]
 8008168:	e702      	b.n	8007f70 <__sfvwrite_r+0x94>
 800816a:	2001      	movs	r0, #1
 800816c:	e709      	b.n	8007f82 <__sfvwrite_r+0xa6>
 800816e:	bf00      	nop
 8008170:	7ffffffe 	.word	0x7ffffffe
 8008174:	7ffffc00 	.word	0x7ffffc00

08008178 <_isatty_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	2300      	movs	r3, #0
 800817c:	4c05      	ldr	r4, [pc, #20]	; (8008194 <_isatty_r+0x1c>)
 800817e:	4605      	mov	r5, r0
 8008180:	4608      	mov	r0, r1
 8008182:	6023      	str	r3, [r4, #0]
 8008184:	f7fa fb67 	bl	8002856 <_isatty>
 8008188:	1c43      	adds	r3, r0, #1
 800818a:	d102      	bne.n	8008192 <_isatty_r+0x1a>
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	b103      	cbz	r3, 8008192 <_isatty_r+0x1a>
 8008190:	602b      	str	r3, [r5, #0]
 8008192:	bd38      	pop	{r3, r4, r5, pc}
 8008194:	20000b6c 	.word	0x20000b6c

08008198 <__locale_mb_cur_max>:
 8008198:	4b04      	ldr	r3, [pc, #16]	; (80081ac <__locale_mb_cur_max+0x14>)
 800819a:	4a05      	ldr	r2, [pc, #20]	; (80081b0 <__locale_mb_cur_max+0x18>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	bf08      	it	eq
 80081a4:	4613      	moveq	r3, r2
 80081a6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80081aa:	4770      	bx	lr
 80081ac:	20000014 	.word	0x20000014
 80081b0:	20000854 	.word	0x20000854

080081b4 <_lseek_r>:
 80081b4:	b538      	push	{r3, r4, r5, lr}
 80081b6:	4605      	mov	r5, r0
 80081b8:	4608      	mov	r0, r1
 80081ba:	4611      	mov	r1, r2
 80081bc:	2200      	movs	r2, #0
 80081be:	4c05      	ldr	r4, [pc, #20]	; (80081d4 <_lseek_r+0x20>)
 80081c0:	6022      	str	r2, [r4, #0]
 80081c2:	461a      	mov	r2, r3
 80081c4:	f7fa fb51 	bl	800286a <_lseek>
 80081c8:	1c43      	adds	r3, r0, #1
 80081ca:	d102      	bne.n	80081d2 <_lseek_r+0x1e>
 80081cc:	6823      	ldr	r3, [r4, #0]
 80081ce:	b103      	cbz	r3, 80081d2 <_lseek_r+0x1e>
 80081d0:	602b      	str	r3, [r5, #0]
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	20000b6c 	.word	0x20000b6c

080081d8 <__ascii_mbtowc>:
 80081d8:	b082      	sub	sp, #8
 80081da:	b901      	cbnz	r1, 80081de <__ascii_mbtowc+0x6>
 80081dc:	a901      	add	r1, sp, #4
 80081de:	b142      	cbz	r2, 80081f2 <__ascii_mbtowc+0x1a>
 80081e0:	b14b      	cbz	r3, 80081f6 <__ascii_mbtowc+0x1e>
 80081e2:	7813      	ldrb	r3, [r2, #0]
 80081e4:	600b      	str	r3, [r1, #0]
 80081e6:	7812      	ldrb	r2, [r2, #0]
 80081e8:	1c10      	adds	r0, r2, #0
 80081ea:	bf18      	it	ne
 80081ec:	2001      	movne	r0, #1
 80081ee:	b002      	add	sp, #8
 80081f0:	4770      	bx	lr
 80081f2:	4610      	mov	r0, r2
 80081f4:	e7fb      	b.n	80081ee <__ascii_mbtowc+0x16>
 80081f6:	f06f 0001 	mvn.w	r0, #1
 80081fa:	e7f8      	b.n	80081ee <__ascii_mbtowc+0x16>

080081fc <memmove>:
 80081fc:	4288      	cmp	r0, r1
 80081fe:	b510      	push	{r4, lr}
 8008200:	eb01 0302 	add.w	r3, r1, r2
 8008204:	d807      	bhi.n	8008216 <memmove+0x1a>
 8008206:	1e42      	subs	r2, r0, #1
 8008208:	4299      	cmp	r1, r3
 800820a:	d00a      	beq.n	8008222 <memmove+0x26>
 800820c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008210:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008214:	e7f8      	b.n	8008208 <memmove+0xc>
 8008216:	4283      	cmp	r3, r0
 8008218:	d9f5      	bls.n	8008206 <memmove+0xa>
 800821a:	1881      	adds	r1, r0, r2
 800821c:	1ad2      	subs	r2, r2, r3
 800821e:	42d3      	cmn	r3, r2
 8008220:	d100      	bne.n	8008224 <memmove+0x28>
 8008222:	bd10      	pop	{r4, pc}
 8008224:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008228:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800822c:	e7f7      	b.n	800821e <memmove+0x22>
	...

08008230 <_read_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	4605      	mov	r5, r0
 8008234:	4608      	mov	r0, r1
 8008236:	4611      	mov	r1, r2
 8008238:	2200      	movs	r2, #0
 800823a:	4c05      	ldr	r4, [pc, #20]	; (8008250 <_read_r+0x20>)
 800823c:	6022      	str	r2, [r4, #0]
 800823e:	461a      	mov	r2, r3
 8008240:	f7fa fab6 	bl	80027b0 <_read>
 8008244:	1c43      	adds	r3, r0, #1
 8008246:	d102      	bne.n	800824e <_read_r+0x1e>
 8008248:	6823      	ldr	r3, [r4, #0]
 800824a:	b103      	cbz	r3, 800824e <_read_r+0x1e>
 800824c:	602b      	str	r3, [r5, #0]
 800824e:	bd38      	pop	{r3, r4, r5, pc}
 8008250:	20000b6c 	.word	0x20000b6c

08008254 <_realloc_r>:
 8008254:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008258:	4682      	mov	sl, r0
 800825a:	460c      	mov	r4, r1
 800825c:	b929      	cbnz	r1, 800826a <_realloc_r+0x16>
 800825e:	4611      	mov	r1, r2
 8008260:	b003      	add	sp, #12
 8008262:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008266:	f7fe bed7 	b.w	8007018 <_malloc_r>
 800826a:	9201      	str	r2, [sp, #4]
 800826c:	f7ff f924 	bl	80074b8 <__malloc_lock>
 8008270:	9a01      	ldr	r2, [sp, #4]
 8008272:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008276:	f102 080b 	add.w	r8, r2, #11
 800827a:	f1b8 0f16 	cmp.w	r8, #22
 800827e:	f1a4 0908 	sub.w	r9, r4, #8
 8008282:	f025 0603 	bic.w	r6, r5, #3
 8008286:	d90b      	bls.n	80082a0 <_realloc_r+0x4c>
 8008288:	f038 0807 	bics.w	r8, r8, #7
 800828c:	d50a      	bpl.n	80082a4 <_realloc_r+0x50>
 800828e:	230c      	movs	r3, #12
 8008290:	f04f 0b00 	mov.w	fp, #0
 8008294:	f8ca 3000 	str.w	r3, [sl]
 8008298:	4658      	mov	r0, fp
 800829a:	b003      	add	sp, #12
 800829c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a0:	f04f 0810 	mov.w	r8, #16
 80082a4:	4590      	cmp	r8, r2
 80082a6:	d3f2      	bcc.n	800828e <_realloc_r+0x3a>
 80082a8:	45b0      	cmp	r8, r6
 80082aa:	f340 8175 	ble.w	8008598 <_realloc_r+0x344>
 80082ae:	49ab      	ldr	r1, [pc, #684]	; (800855c <_realloc_r+0x308>)
 80082b0:	eb09 0306 	add.w	r3, r9, r6
 80082b4:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80082b8:	6858      	ldr	r0, [r3, #4]
 80082ba:	459c      	cmp	ip, r3
 80082bc:	9101      	str	r1, [sp, #4]
 80082be:	d005      	beq.n	80082cc <_realloc_r+0x78>
 80082c0:	f020 0101 	bic.w	r1, r0, #1
 80082c4:	4419      	add	r1, r3
 80082c6:	6849      	ldr	r1, [r1, #4]
 80082c8:	07cf      	lsls	r7, r1, #31
 80082ca:	d447      	bmi.n	800835c <_realloc_r+0x108>
 80082cc:	f020 0003 	bic.w	r0, r0, #3
 80082d0:	459c      	cmp	ip, r3
 80082d2:	eb06 0700 	add.w	r7, r6, r0
 80082d6:	d119      	bne.n	800830c <_realloc_r+0xb8>
 80082d8:	f108 0110 	add.w	r1, r8, #16
 80082dc:	42b9      	cmp	r1, r7
 80082de:	dc3f      	bgt.n	8008360 <_realloc_r+0x10c>
 80082e0:	9a01      	ldr	r2, [sp, #4]
 80082e2:	eba7 0708 	sub.w	r7, r7, r8
 80082e6:	eb09 0308 	add.w	r3, r9, r8
 80082ea:	f047 0701 	orr.w	r7, r7, #1
 80082ee:	6093      	str	r3, [r2, #8]
 80082f0:	605f      	str	r7, [r3, #4]
 80082f2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80082f6:	4650      	mov	r0, sl
 80082f8:	f003 0301 	and.w	r3, r3, #1
 80082fc:	ea43 0308 	orr.w	r3, r3, r8
 8008300:	f844 3c04 	str.w	r3, [r4, #-4]
 8008304:	f7ff f8de 	bl	80074c4 <__malloc_unlock>
 8008308:	46a3      	mov	fp, r4
 800830a:	e7c5      	b.n	8008298 <_realloc_r+0x44>
 800830c:	45b8      	cmp	r8, r7
 800830e:	dc27      	bgt.n	8008360 <_realloc_r+0x10c>
 8008310:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008314:	60da      	str	r2, [r3, #12]
 8008316:	6093      	str	r3, [r2, #8]
 8008318:	eba7 0008 	sub.w	r0, r7, r8
 800831c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8008320:	280f      	cmp	r0, #15
 8008322:	f002 0201 	and.w	r2, r2, #1
 8008326:	eb09 0307 	add.w	r3, r9, r7
 800832a:	f240 8137 	bls.w	800859c <_realloc_r+0x348>
 800832e:	eb09 0108 	add.w	r1, r9, r8
 8008332:	ea48 0202 	orr.w	r2, r8, r2
 8008336:	f040 0001 	orr.w	r0, r0, #1
 800833a:	f8c9 2004 	str.w	r2, [r9, #4]
 800833e:	6048      	str	r0, [r1, #4]
 8008340:	685a      	ldr	r2, [r3, #4]
 8008342:	3108      	adds	r1, #8
 8008344:	f042 0201 	orr.w	r2, r2, #1
 8008348:	605a      	str	r2, [r3, #4]
 800834a:	4650      	mov	r0, sl
 800834c:	f7fe fd0c 	bl	8006d68 <_free_r>
 8008350:	4650      	mov	r0, sl
 8008352:	f7ff f8b7 	bl	80074c4 <__malloc_unlock>
 8008356:	f109 0b08 	add.w	fp, r9, #8
 800835a:	e79d      	b.n	8008298 <_realloc_r+0x44>
 800835c:	2000      	movs	r0, #0
 800835e:	4603      	mov	r3, r0
 8008360:	07e9      	lsls	r1, r5, #31
 8008362:	f100 80c9 	bmi.w	80084f8 <_realloc_r+0x2a4>
 8008366:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800836a:	eba9 0505 	sub.w	r5, r9, r5
 800836e:	6869      	ldr	r1, [r5, #4]
 8008370:	f021 0103 	bic.w	r1, r1, #3
 8008374:	eb01 0b06 	add.w	fp, r1, r6
 8008378:	2b00      	cmp	r3, #0
 800837a:	f000 8088 	beq.w	800848e <_realloc_r+0x23a>
 800837e:	459c      	cmp	ip, r3
 8008380:	eb00 070b 	add.w	r7, r0, fp
 8008384:	d14a      	bne.n	800841c <_realloc_r+0x1c8>
 8008386:	f108 0310 	add.w	r3, r8, #16
 800838a:	42bb      	cmp	r3, r7
 800838c:	dc7f      	bgt.n	800848e <_realloc_r+0x23a>
 800838e:	46ab      	mov	fp, r5
 8008390:	68eb      	ldr	r3, [r5, #12]
 8008392:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8008396:	60d3      	str	r3, [r2, #12]
 8008398:	609a      	str	r2, [r3, #8]
 800839a:	1f32      	subs	r2, r6, #4
 800839c:	2a24      	cmp	r2, #36	; 0x24
 800839e:	d838      	bhi.n	8008412 <_realloc_r+0x1be>
 80083a0:	2a13      	cmp	r2, #19
 80083a2:	d934      	bls.n	800840e <_realloc_r+0x1ba>
 80083a4:	6823      	ldr	r3, [r4, #0]
 80083a6:	2a1b      	cmp	r2, #27
 80083a8:	60ab      	str	r3, [r5, #8]
 80083aa:	6863      	ldr	r3, [r4, #4]
 80083ac:	60eb      	str	r3, [r5, #12]
 80083ae:	d81b      	bhi.n	80083e8 <_realloc_r+0x194>
 80083b0:	3408      	adds	r4, #8
 80083b2:	f105 0310 	add.w	r3, r5, #16
 80083b6:	6822      	ldr	r2, [r4, #0]
 80083b8:	601a      	str	r2, [r3, #0]
 80083ba:	6862      	ldr	r2, [r4, #4]
 80083bc:	605a      	str	r2, [r3, #4]
 80083be:	68a2      	ldr	r2, [r4, #8]
 80083c0:	609a      	str	r2, [r3, #8]
 80083c2:	9a01      	ldr	r2, [sp, #4]
 80083c4:	eba7 0708 	sub.w	r7, r7, r8
 80083c8:	eb05 0308 	add.w	r3, r5, r8
 80083cc:	f047 0701 	orr.w	r7, r7, #1
 80083d0:	6093      	str	r3, [r2, #8]
 80083d2:	605f      	str	r7, [r3, #4]
 80083d4:	686b      	ldr	r3, [r5, #4]
 80083d6:	f003 0301 	and.w	r3, r3, #1
 80083da:	ea43 0308 	orr.w	r3, r3, r8
 80083de:	606b      	str	r3, [r5, #4]
 80083e0:	4650      	mov	r0, sl
 80083e2:	f7ff f86f 	bl	80074c4 <__malloc_unlock>
 80083e6:	e757      	b.n	8008298 <_realloc_r+0x44>
 80083e8:	68a3      	ldr	r3, [r4, #8]
 80083ea:	2a24      	cmp	r2, #36	; 0x24
 80083ec:	612b      	str	r3, [r5, #16]
 80083ee:	68e3      	ldr	r3, [r4, #12]
 80083f0:	bf18      	it	ne
 80083f2:	3410      	addne	r4, #16
 80083f4:	616b      	str	r3, [r5, #20]
 80083f6:	bf09      	itett	eq
 80083f8:	6923      	ldreq	r3, [r4, #16]
 80083fa:	f105 0318 	addne.w	r3, r5, #24
 80083fe:	61ab      	streq	r3, [r5, #24]
 8008400:	6962      	ldreq	r2, [r4, #20]
 8008402:	bf02      	ittt	eq
 8008404:	f105 0320 	addeq.w	r3, r5, #32
 8008408:	61ea      	streq	r2, [r5, #28]
 800840a:	3418      	addeq	r4, #24
 800840c:	e7d3      	b.n	80083b6 <_realloc_r+0x162>
 800840e:	465b      	mov	r3, fp
 8008410:	e7d1      	b.n	80083b6 <_realloc_r+0x162>
 8008412:	4621      	mov	r1, r4
 8008414:	4658      	mov	r0, fp
 8008416:	f7ff fef1 	bl	80081fc <memmove>
 800841a:	e7d2      	b.n	80083c2 <_realloc_r+0x16e>
 800841c:	45b8      	cmp	r8, r7
 800841e:	dc36      	bgt.n	800848e <_realloc_r+0x23a>
 8008420:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008424:	4628      	mov	r0, r5
 8008426:	60da      	str	r2, [r3, #12]
 8008428:	6093      	str	r3, [r2, #8]
 800842a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800842e:	68eb      	ldr	r3, [r5, #12]
 8008430:	60d3      	str	r3, [r2, #12]
 8008432:	609a      	str	r2, [r3, #8]
 8008434:	1f32      	subs	r2, r6, #4
 8008436:	2a24      	cmp	r2, #36	; 0x24
 8008438:	d825      	bhi.n	8008486 <_realloc_r+0x232>
 800843a:	2a13      	cmp	r2, #19
 800843c:	d908      	bls.n	8008450 <_realloc_r+0x1fc>
 800843e:	6823      	ldr	r3, [r4, #0]
 8008440:	2a1b      	cmp	r2, #27
 8008442:	60ab      	str	r3, [r5, #8]
 8008444:	6863      	ldr	r3, [r4, #4]
 8008446:	60eb      	str	r3, [r5, #12]
 8008448:	d80a      	bhi.n	8008460 <_realloc_r+0x20c>
 800844a:	3408      	adds	r4, #8
 800844c:	f105 0010 	add.w	r0, r5, #16
 8008450:	6823      	ldr	r3, [r4, #0]
 8008452:	6003      	str	r3, [r0, #0]
 8008454:	6863      	ldr	r3, [r4, #4]
 8008456:	6043      	str	r3, [r0, #4]
 8008458:	68a3      	ldr	r3, [r4, #8]
 800845a:	6083      	str	r3, [r0, #8]
 800845c:	46a9      	mov	r9, r5
 800845e:	e75b      	b.n	8008318 <_realloc_r+0xc4>
 8008460:	68a3      	ldr	r3, [r4, #8]
 8008462:	2a24      	cmp	r2, #36	; 0x24
 8008464:	612b      	str	r3, [r5, #16]
 8008466:	68e3      	ldr	r3, [r4, #12]
 8008468:	bf18      	it	ne
 800846a:	f105 0018 	addne.w	r0, r5, #24
 800846e:	616b      	str	r3, [r5, #20]
 8008470:	bf09      	itett	eq
 8008472:	6923      	ldreq	r3, [r4, #16]
 8008474:	3410      	addne	r4, #16
 8008476:	61ab      	streq	r3, [r5, #24]
 8008478:	6963      	ldreq	r3, [r4, #20]
 800847a:	bf02      	ittt	eq
 800847c:	f105 0020 	addeq.w	r0, r5, #32
 8008480:	61eb      	streq	r3, [r5, #28]
 8008482:	3418      	addeq	r4, #24
 8008484:	e7e4      	b.n	8008450 <_realloc_r+0x1fc>
 8008486:	4621      	mov	r1, r4
 8008488:	f7ff feb8 	bl	80081fc <memmove>
 800848c:	e7e6      	b.n	800845c <_realloc_r+0x208>
 800848e:	45d8      	cmp	r8, fp
 8008490:	dc32      	bgt.n	80084f8 <_realloc_r+0x2a4>
 8008492:	4628      	mov	r0, r5
 8008494:	68eb      	ldr	r3, [r5, #12]
 8008496:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800849a:	60d3      	str	r3, [r2, #12]
 800849c:	609a      	str	r2, [r3, #8]
 800849e:	1f32      	subs	r2, r6, #4
 80084a0:	2a24      	cmp	r2, #36	; 0x24
 80084a2:	d825      	bhi.n	80084f0 <_realloc_r+0x29c>
 80084a4:	2a13      	cmp	r2, #19
 80084a6:	d908      	bls.n	80084ba <_realloc_r+0x266>
 80084a8:	6823      	ldr	r3, [r4, #0]
 80084aa:	2a1b      	cmp	r2, #27
 80084ac:	60ab      	str	r3, [r5, #8]
 80084ae:	6863      	ldr	r3, [r4, #4]
 80084b0:	60eb      	str	r3, [r5, #12]
 80084b2:	d80a      	bhi.n	80084ca <_realloc_r+0x276>
 80084b4:	3408      	adds	r4, #8
 80084b6:	f105 0010 	add.w	r0, r5, #16
 80084ba:	6823      	ldr	r3, [r4, #0]
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	6863      	ldr	r3, [r4, #4]
 80084c0:	6043      	str	r3, [r0, #4]
 80084c2:	68a3      	ldr	r3, [r4, #8]
 80084c4:	6083      	str	r3, [r0, #8]
 80084c6:	465f      	mov	r7, fp
 80084c8:	e7c8      	b.n	800845c <_realloc_r+0x208>
 80084ca:	68a3      	ldr	r3, [r4, #8]
 80084cc:	2a24      	cmp	r2, #36	; 0x24
 80084ce:	612b      	str	r3, [r5, #16]
 80084d0:	68e3      	ldr	r3, [r4, #12]
 80084d2:	bf18      	it	ne
 80084d4:	f105 0018 	addne.w	r0, r5, #24
 80084d8:	616b      	str	r3, [r5, #20]
 80084da:	bf09      	itett	eq
 80084dc:	6923      	ldreq	r3, [r4, #16]
 80084de:	3410      	addne	r4, #16
 80084e0:	61ab      	streq	r3, [r5, #24]
 80084e2:	6963      	ldreq	r3, [r4, #20]
 80084e4:	bf02      	ittt	eq
 80084e6:	f105 0020 	addeq.w	r0, r5, #32
 80084ea:	61eb      	streq	r3, [r5, #28]
 80084ec:	3418      	addeq	r4, #24
 80084ee:	e7e4      	b.n	80084ba <_realloc_r+0x266>
 80084f0:	4621      	mov	r1, r4
 80084f2:	f7ff fe83 	bl	80081fc <memmove>
 80084f6:	e7e6      	b.n	80084c6 <_realloc_r+0x272>
 80084f8:	4611      	mov	r1, r2
 80084fa:	4650      	mov	r0, sl
 80084fc:	f7fe fd8c 	bl	8007018 <_malloc_r>
 8008500:	4683      	mov	fp, r0
 8008502:	2800      	cmp	r0, #0
 8008504:	f43f af6c 	beq.w	80083e0 <_realloc_r+0x18c>
 8008508:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800850c:	f1a0 0208 	sub.w	r2, r0, #8
 8008510:	f023 0301 	bic.w	r3, r3, #1
 8008514:	444b      	add	r3, r9
 8008516:	4293      	cmp	r3, r2
 8008518:	d105      	bne.n	8008526 <_realloc_r+0x2d2>
 800851a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800851e:	f027 0703 	bic.w	r7, r7, #3
 8008522:	4437      	add	r7, r6
 8008524:	e6f8      	b.n	8008318 <_realloc_r+0xc4>
 8008526:	1f32      	subs	r2, r6, #4
 8008528:	2a24      	cmp	r2, #36	; 0x24
 800852a:	d831      	bhi.n	8008590 <_realloc_r+0x33c>
 800852c:	2a13      	cmp	r2, #19
 800852e:	d92c      	bls.n	800858a <_realloc_r+0x336>
 8008530:	6823      	ldr	r3, [r4, #0]
 8008532:	2a1b      	cmp	r2, #27
 8008534:	6003      	str	r3, [r0, #0]
 8008536:	6863      	ldr	r3, [r4, #4]
 8008538:	6043      	str	r3, [r0, #4]
 800853a:	d811      	bhi.n	8008560 <_realloc_r+0x30c>
 800853c:	f104 0208 	add.w	r2, r4, #8
 8008540:	f100 0308 	add.w	r3, r0, #8
 8008544:	6811      	ldr	r1, [r2, #0]
 8008546:	6019      	str	r1, [r3, #0]
 8008548:	6851      	ldr	r1, [r2, #4]
 800854a:	6059      	str	r1, [r3, #4]
 800854c:	6892      	ldr	r2, [r2, #8]
 800854e:	609a      	str	r2, [r3, #8]
 8008550:	4621      	mov	r1, r4
 8008552:	4650      	mov	r0, sl
 8008554:	f7fe fc08 	bl	8006d68 <_free_r>
 8008558:	e742      	b.n	80083e0 <_realloc_r+0x18c>
 800855a:	bf00      	nop
 800855c:	20000444 	.word	0x20000444
 8008560:	68a3      	ldr	r3, [r4, #8]
 8008562:	2a24      	cmp	r2, #36	; 0x24
 8008564:	6083      	str	r3, [r0, #8]
 8008566:	68e3      	ldr	r3, [r4, #12]
 8008568:	bf18      	it	ne
 800856a:	f104 0210 	addne.w	r2, r4, #16
 800856e:	60c3      	str	r3, [r0, #12]
 8008570:	bf09      	itett	eq
 8008572:	6923      	ldreq	r3, [r4, #16]
 8008574:	f100 0310 	addne.w	r3, r0, #16
 8008578:	6103      	streq	r3, [r0, #16]
 800857a:	6961      	ldreq	r1, [r4, #20]
 800857c:	bf02      	ittt	eq
 800857e:	f104 0218 	addeq.w	r2, r4, #24
 8008582:	f100 0318 	addeq.w	r3, r0, #24
 8008586:	6141      	streq	r1, [r0, #20]
 8008588:	e7dc      	b.n	8008544 <_realloc_r+0x2f0>
 800858a:	4603      	mov	r3, r0
 800858c:	4622      	mov	r2, r4
 800858e:	e7d9      	b.n	8008544 <_realloc_r+0x2f0>
 8008590:	4621      	mov	r1, r4
 8008592:	f7ff fe33 	bl	80081fc <memmove>
 8008596:	e7db      	b.n	8008550 <_realloc_r+0x2fc>
 8008598:	4637      	mov	r7, r6
 800859a:	e6bd      	b.n	8008318 <_realloc_r+0xc4>
 800859c:	4317      	orrs	r7, r2
 800859e:	f8c9 7004 	str.w	r7, [r9, #4]
 80085a2:	685a      	ldr	r2, [r3, #4]
 80085a4:	f042 0201 	orr.w	r2, r2, #1
 80085a8:	605a      	str	r2, [r3, #4]
 80085aa:	e6d1      	b.n	8008350 <_realloc_r+0xfc>

080085ac <__swbuf_r>:
 80085ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ae:	460d      	mov	r5, r1
 80085b0:	4614      	mov	r4, r2
 80085b2:	4606      	mov	r6, r0
 80085b4:	b118      	cbz	r0, 80085be <__swbuf_r+0x12>
 80085b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80085b8:	b90b      	cbnz	r3, 80085be <__swbuf_r+0x12>
 80085ba:	f7fe fb45 	bl	8006c48 <__sinit>
 80085be:	69a3      	ldr	r3, [r4, #24]
 80085c0:	60a3      	str	r3, [r4, #8]
 80085c2:	89a3      	ldrh	r3, [r4, #12]
 80085c4:	0719      	lsls	r1, r3, #28
 80085c6:	d528      	bpl.n	800861a <__swbuf_r+0x6e>
 80085c8:	6923      	ldr	r3, [r4, #16]
 80085ca:	b333      	cbz	r3, 800861a <__swbuf_r+0x6e>
 80085cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085d0:	b2ed      	uxtb	r5, r5
 80085d2:	049a      	lsls	r2, r3, #18
 80085d4:	462f      	mov	r7, r5
 80085d6:	d52a      	bpl.n	800862e <__swbuf_r+0x82>
 80085d8:	6923      	ldr	r3, [r4, #16]
 80085da:	6820      	ldr	r0, [r4, #0]
 80085dc:	1ac0      	subs	r0, r0, r3
 80085de:	6963      	ldr	r3, [r4, #20]
 80085e0:	4283      	cmp	r3, r0
 80085e2:	dc04      	bgt.n	80085ee <__swbuf_r+0x42>
 80085e4:	4621      	mov	r1, r4
 80085e6:	4630      	mov	r0, r6
 80085e8:	f7fe fac2 	bl	8006b70 <_fflush_r>
 80085ec:	b9d8      	cbnz	r0, 8008626 <__swbuf_r+0x7a>
 80085ee:	68a3      	ldr	r3, [r4, #8]
 80085f0:	3001      	adds	r0, #1
 80085f2:	3b01      	subs	r3, #1
 80085f4:	60a3      	str	r3, [r4, #8]
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	1c5a      	adds	r2, r3, #1
 80085fa:	6022      	str	r2, [r4, #0]
 80085fc:	701d      	strb	r5, [r3, #0]
 80085fe:	6963      	ldr	r3, [r4, #20]
 8008600:	4283      	cmp	r3, r0
 8008602:	d004      	beq.n	800860e <__swbuf_r+0x62>
 8008604:	89a3      	ldrh	r3, [r4, #12]
 8008606:	07db      	lsls	r3, r3, #31
 8008608:	d50f      	bpl.n	800862a <__swbuf_r+0x7e>
 800860a:	2d0a      	cmp	r5, #10
 800860c:	d10d      	bne.n	800862a <__swbuf_r+0x7e>
 800860e:	4621      	mov	r1, r4
 8008610:	4630      	mov	r0, r6
 8008612:	f7fe faad 	bl	8006b70 <_fflush_r>
 8008616:	b140      	cbz	r0, 800862a <__swbuf_r+0x7e>
 8008618:	e005      	b.n	8008626 <__swbuf_r+0x7a>
 800861a:	4621      	mov	r1, r4
 800861c:	4630      	mov	r0, r6
 800861e:	f7fd fb7f 	bl	8005d20 <__swsetup_r>
 8008622:	2800      	cmp	r0, #0
 8008624:	d0d2      	beq.n	80085cc <__swbuf_r+0x20>
 8008626:	f04f 37ff 	mov.w	r7, #4294967295
 800862a:	4638      	mov	r0, r7
 800862c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800862e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008632:	81a3      	strh	r3, [r4, #12]
 8008634:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800863a:	6663      	str	r3, [r4, #100]	; 0x64
 800863c:	e7cc      	b.n	80085d8 <__swbuf_r+0x2c>
	...

08008640 <_wcrtomb_r>:
 8008640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008642:	4c0f      	ldr	r4, [pc, #60]	; (8008680 <_wcrtomb_r+0x40>)
 8008644:	b085      	sub	sp, #20
 8008646:	6824      	ldr	r4, [r4, #0]
 8008648:	4605      	mov	r5, r0
 800864a:	461e      	mov	r6, r3
 800864c:	6b64      	ldr	r4, [r4, #52]	; 0x34
 800864e:	b981      	cbnz	r1, 8008672 <_wcrtomb_r+0x32>
 8008650:	4a0c      	ldr	r2, [pc, #48]	; (8008684 <_wcrtomb_r+0x44>)
 8008652:	2c00      	cmp	r4, #0
 8008654:	bf08      	it	eq
 8008656:	4614      	moveq	r4, r2
 8008658:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800865c:	460a      	mov	r2, r1
 800865e:	a901      	add	r1, sp, #4
 8008660:	47a0      	blx	r4
 8008662:	1c43      	adds	r3, r0, #1
 8008664:	bf01      	itttt	eq
 8008666:	2300      	moveq	r3, #0
 8008668:	6033      	streq	r3, [r6, #0]
 800866a:	238a      	moveq	r3, #138	; 0x8a
 800866c:	602b      	streq	r3, [r5, #0]
 800866e:	b005      	add	sp, #20
 8008670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008672:	4f04      	ldr	r7, [pc, #16]	; (8008684 <_wcrtomb_r+0x44>)
 8008674:	2c00      	cmp	r4, #0
 8008676:	bf08      	it	eq
 8008678:	463c      	moveq	r4, r7
 800867a:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800867e:	e7ef      	b.n	8008660 <_wcrtomb_r+0x20>
 8008680:	20000014 	.word	0x20000014
 8008684:	20000854 	.word	0x20000854

08008688 <__ascii_wctomb>:
 8008688:	b149      	cbz	r1, 800869e <__ascii_wctomb+0x16>
 800868a:	2aff      	cmp	r2, #255	; 0xff
 800868c:	bf8b      	itete	hi
 800868e:	238a      	movhi	r3, #138	; 0x8a
 8008690:	700a      	strbls	r2, [r1, #0]
 8008692:	6003      	strhi	r3, [r0, #0]
 8008694:	2001      	movls	r0, #1
 8008696:	bf88      	it	hi
 8008698:	f04f 30ff 	movhi.w	r0, #4294967295
 800869c:	4770      	bx	lr
 800869e:	4608      	mov	r0, r1
 80086a0:	4770      	bx	lr
	...

080086a4 <_init>:
 80086a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086a6:	bf00      	nop
 80086a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086aa:	bc08      	pop	{r3}
 80086ac:	469e      	mov	lr, r3
 80086ae:	4770      	bx	lr

080086b0 <_fini>:
 80086b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b2:	bf00      	nop
 80086b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086b6:	bc08      	pop	{r3}
 80086b8:	469e      	mov	lr, r3
 80086ba:	4770      	bx	lr
