#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 15 21:22:22 2018
# Process ID: 24364
# Current directory: D:/verilog/hardware_exp/lab3/fpga_test/fpga_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23588 D:\verilog\hardware_exp\lab3\fpga_test\fpga_test\fpga_test.xpr
# Log file: D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/vivado.log
# Journal file: D:/verilog/hardware_exp/lab3/fpga_test/fpga_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 760.602 ; gain = 87.734
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ping_Pong_Counter_fpga_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ping_Pong_Counter_fpga_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module onepulse
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Parameterized_ping_pong_counter_fpga_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ping_Pong_Counter_fpga_t
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 31e8029cea6d4a53b44366ddc577b0ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ping_Pong_Counter_fpga_t_behav xil_defaultlib.Ping_Pong_Counter_fpga_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.onepulse
Compiling module xil_defaultlib.Parameterized_Ping_Pong_Counter
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.Ping_Pong_Counter_fpga_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ping_Pong_Counter_fpga_t_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim/xsim.dir/Ping_Pong_Counter_fpga_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim/xsim.dir/Ping_Pong_Counter_fpga_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 15 21:22:56 2018. For additional details about this file, please refer to the WebTalk help file at E:/XILINX/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 21:22:56 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 771.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ping_Pong_Counter_fpga_t_behav -key {Behavioral:sim_1:Functional:Ping_Pong_Counter_fpga_t} -tclbatch {Ping_Pong_Counter_fpga_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Ping_Pong_Counter_fpga_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 787.074 ; gain = 15.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ping_Pong_Counter_fpga_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 787.074 ; gain = 15.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ping_Pong_Counter_fpga_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ping_Pong_Counter_fpga_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module onepulse
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/lab3/Parameterized_ping_pong_counter_fpga_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ping_Pong_Counter_fpga_t
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 31e8029cea6d4a53b44366ddc577b0ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ping_Pong_Counter_fpga_t_behav xil_defaultlib.Ping_Pong_Counter_fpga_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.onepulse
Compiling module xil_defaultlib.Parameterized_Ping_Pong_Counter
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.Ping_Pong_Counter_fpga_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ping_Pong_Counter_fpga_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ping_Pong_Counter_fpga_t_behav -key {Behavioral:sim_1:Functional:Ping_Pong_Counter_fpga_t} -tclbatch {Ping_Pong_Counter_fpga_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Ping_Pong_Counter_fpga_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 809.773 ; gain = 2.027
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ping_Pong_Counter_fpga_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 809.773 ; gain = 2.027
close_sim

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim/xsim.dir/Ping_Pong_Counter_fpga_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/verilog/hardware_exp/lab3/fpga_test/fpga_test/fpga_test.sim/sim_1/behav/xsim/xsim.dir/Ping_Pong_Counter_fpga_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 18 19:07:31 2018. For additional details about this file, please refer to the WebTalk help file at E:/XILINX/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 53.695 ; gain = 1.273
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 18 19:07:31 2018...
