

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-b59af3f95cf1bd6710f57ba8441bced1b556b409_modified_44] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e7a6bab4e280bee14ebf6da798ca7435  /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_without/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_without/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_without/backprop "
Parsing file _cuobjdump_complete_output_vzlKCc
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TtDpaQ"
Running: cat _ptx_TtDpaQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PtP8Ht
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PtP8Ht --output-file  /dev/null 2> _ptx_TtDpaQinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TtDpaQ _ptx2_PtP8Ht _ptx_TtDpaQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 876485
gpu_sim_insn = 30888000
gpu_ipc =      35.2408
gpu_tot_sim_cycle = 1098635
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      28.1149
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11379
partiton_reqs_in_parallel = 19282670
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.5515
partiton_reqs_in_parallel_util = 19282670
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 876485
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =       5.9216 GB/Sec
L2_BW_total  =       4.7242 GB/Sec
gpu_total_sim_rate=8718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3249
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 639126
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3249
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1075, 858, 925, 858, 1011, 860, 932, 865, 895, 714, 769, 714, 841, 715, 777, 722, 894, 712, 769, 715, 840, 715, 776, 717, 895, 715, 769, 716, 842, 715, 777, 719, 895, 713, 770, 713, 844, 716, 777, 722, 894, 711, 769, 716, 842, 718, 777, 721, 895, 712, 770, 714, 843, 717, 777, 721, 715, 570, 615, 572, 675, 572, 620, 578, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 45444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5239
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58477	W0_Idle:3054818	W0_Scoreboard:44854302	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 158811 
averagemflatency = 40171 
max_icnt2mem_latency = 158551 
max_icnt2sh_latency = 1098634 
mrq_lat_table:9429 	533 	768 	1977 	3260 	3037 	495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19803 	769 	0 	32 	551 	1957 	1736 	8025 	7180 	10295 	4242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4199 	15876 	53 	0 	612 	0 	0 	0 	32 	574 	1934 	1736 	8153 	7052 	10373 	4164 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7474 	10474 	9037 	591 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	528 	7728 	16832 	1912 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	364 	11 	0 	0 	1 	3 	11 	57 	99 	131 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16       102       102       102       102        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16       102       102       102       102        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[7]:        17        17       102       102        94        99        16        16        16        16        16        16        16        16        16        16 
dram[8]:        17        17       102        93       102       102        16        16        16        16        16        16        16        16        16        16 
dram[9]:        17        17       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[10]:        17        17        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    265718    265710    208404    208402    257894    257895    278734    278736    268318    268317    255287    255287    208404    208405    247478    247474 
dram[1]:    265710    265711    208401    208407    257895    257892    278735    278731    268319    268319    255287    255288    208400    208400    247475    247475 
dram[2]:    265712    265715    208398    208397    257892    257894    278732    278731    268309    268316    255288    255276    208403    208400    247475    247475 
dram[3]:    265716    265717    208400    208399    257895    257892    278737    278734    268317    268313    255291    255291    208405    208407    247475    247480 
dram[4]:    265718    265722    208403    208402    257901    257894    278736    278736    268316    268317    255287    255288    208407    208409    247467    247461 
dram[5]:    265713    265713    208402    208404    257894    257894    278734    278740    268312    268316    255295    255295    208399    208401    247475    247476 
dram[6]:    265714    265714    208400    208400    257892    257913    278724    278724    268314    268315    255296    255289    208402    208403    247477    247477 
dram[7]:    265714    265725    208403    208396    257887    257892    278736    278737    268315    268316    255290    255290    208399    208399    247467    247475 
dram[8]:    265710    265711    208396    208394    257926    264289    278739    278739    268315    268315    255292    255294    208401    208401    247476    247475 
dram[9]:    265712    265714    208394    208388    272079    272212    278740    278739    268314    268321    255295    255301    208392    208394    247481    247481 
dram[10]:    265714    265720    208403    208403    269497    269500    278725    278726    268308    268302    255300    255301    208394    208396    247475    247474 
average row accesses per activate:
dram[0]: 16.250000 16.000000 32.000000 33.500000 31.428572 32.571430 16.000000 16.000000 16.000000 16.000000 12.500000 12.500000 10.666667  8.000000  9.000000  7.000000 
dram[1]: 16.000000 16.000000 32.000000 33.599998 25.333334 24.444445 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.000000  7.000000 
dram[2]: 16.000000 16.000000 32.799999 33.599998 31.428572 29.000000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.111111  7.111111 
dram[3]: 16.000000 16.000000 32.799999 32.799999 23.444445 23.444445 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.111111  7.111111 
dram[4]: 16.000000 16.000000 33.599998 32.799999 23.444445 22.555555 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000 10.666667  8.125000  8.125000 
dram[5]: 16.000000 16.000000 33.599998 32.799999 30.142857 30.142857 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  8.125000  7.222222 
dram[6]: 16.000000 16.000000 33.599998 33.599998 29.000000 30.142857 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.222222  7.222222 
dram[7]: 16.200001 16.200001 33.599998 33.599998 29.000000 29.714285 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.142858  9.000000 
dram[8]: 16.200001 16.200001 33.599998 32.700001 29.000000 30.142857 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
dram[9]: 16.200001 16.200001 32.799999 33.599998 27.857143 29.000000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
dram[10]: 16.200001 16.200001 32.799999 33.500000 28.857143 28.857143 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
average row locality = 19499/1027 = 18.986368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        64        80        80        68        68        48        48        48        48        50        50        64        64        63        63 
dram[1]:        64        64        80        80        68        68        48        48        48        48        51        51        64        64        63        63 
dram[2]:        64        64        80        80        68        67        48        48        48        48        51        51        64        64        64        64 
dram[3]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        64        64 
dram[4]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[5]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[6]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[7]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        64        63 
dram[8]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        63        63 
dram[9]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        63        63 
dram[10]:        65        65        80        80        66        66        48        48        48        48        51        51        64        64        63        63 
total reads: 10697
bank skew: 80/48 = 1.67
chip skew: 974/970 = 1.00
number of total write accesses:
dram[0]:         0         0       240       255       152       160         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0       240       256       160       152         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       248       256       152       136         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       248       248       144       144         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0       256       248       144       136         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0       256       248       144       144         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0       256       256       136       144         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16       256       256       136       141         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16       256       247       136       144         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16       248       256       128       136         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16       248       255       136       136         0         0         0         0         0         0         0         0         0         0 
total reads: 8802
min_bank_accesses = 0!
chip skew: 821/784 = 1.05
average mf latency per bank:
dram[0]:     147510    150133     93526     90316     75481     72221    161878    161454    147551    150163    124049    123794    187616    188414    176338    175466
dram[1]:     148528    148174     95063     87673     72709     72564    160837    166304    150476    149683    123206    123693    188866    188244    174533    172780
dram[2]:     148244    149191     88430     85919     71636     74687    163577    161748    150699    149624    123662    123267    189418    189406    169860    170108
dram[3]:     150443    150089     88163     85955     75254     76505    161167    159822    148577    147558    121858    121932    190293    189717    171737    171144
dram[4]:     150286    150216     83534     83755     76794     80193    160951    161348    150955    151297    124571    124421    195729    193913    169900    169132
dram[5]:     148253    149250     82308     84880     86805     85975    166029    162758    148623    148205    122369    122374    192330    191498    165234    165849
dram[6]:     149400    148649     82825     81039     85830     80633    163562    163902    148221    151115    123318    123757    195762    197154    167696    165551
dram[7]:     143693    142610     86677     83912     84782     81122    164123    167833    153873    151383    123783    123101    193467    190916    163690    164839
dram[8]:     144129    146882     81867     81869     84227     79116    166222    164824    146817    143207    123555    123156    195179    194707    166770    166690
dram[9]:     149021    146361     87013     83953     85400     81624    162830    159336    146181    146247    123909    125355    190901    190862    164652    165060
dram[10]:     147311    147195     85542     82889     83764     84139    164720    162322    145359    145542    126556    125252    193059    192620    165345    167588
maximum mf latency per bank:
dram[0]:     153589    153604    157215    156188    156214    156211    154673    154689    156222    156231    122332    122350    153577    153579    156170    156187
dram[1]:     153603    153657    156183    156180    156222    156235    154674    154689    158788    158797    122329    122347    153588    153593    156181    156187
dram[2]:     153637    153647    156193    156238    156223    156225    154672    154687    158785    158794    122333    122351    153606    153623    156180    156186
dram[3]:     153628    153620    156207    156241    156225    156227    154678    154675    158786    158786    122327    122329    153604    153622    156197    156241
dram[4]:     153625    153638    156209    156206    156217    156218    154656    152089    158792    158811    122295    122345    153624    153624    156194    156239
dram[5]:     153607    153623    156207    156203    156226    156239    154650    154658    158795    158807    122345    122360    153609    153621    156191    156199
dram[6]:     153596    153622    156185    141674    156226    156239    154648    154670    158791    158803    122346    122358    153609    153584    156195    156186
dram[7]:     153624    153609    144994    142441    156240    156225    154649    154661    158788    158803    122358    122359    153577    153591    156154    156187
dram[8]:     153603    153586    142351    147621    156237    156242    154653    154666    158791    156220    122353    122323    153577    153590    156179    156179
dram[9]:     153593    153604    147611    152835    156213    156225    154647    152127    156221    156232    122333    122345    153580    153594    156166    156167
dram[10]:     153587    153609    156184    156192    156227    156228    154661    154679    156218    156231    122339    122342    153575    153575    156169    156170
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622642 n_act=93 n_pre=77 n_req=1778 n_rd=3884 n_write=807 bw_util=0.005765
n_activity=15269 dram_eff=0.6144
bk0: 260a 1626904i bk1: 256a 1626565i bk2: 320a 1625627i bk3: 320a 1624984i bk4: 272a 1626295i bk5: 272a 1625748i bk6: 192a 1627063i bk7: 192a 1626806i bk8: 192a 1627091i bk9: 192a 1626810i bk10: 200a 1627037i bk11: 200a 1626766i bk12: 256a 1626879i bk13: 256a 1626506i bk14: 252a 1626870i bk15: 252a 1626511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.028309
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622623 n_act=100 n_pre=84 n_req=1780 n_rd=3888 n_write=808 bw_util=0.005771
n_activity=15188 dram_eff=0.6184
bk0: 256a 1626927i bk1: 256a 1626598i bk2: 320a 1625617i bk3: 320a 1624954i bk4: 272a 1626172i bk5: 272a 1625694i bk6: 192a 1627049i bk7: 192a 1626821i bk8: 192a 1627079i bk9: 192a 1626826i bk10: 204a 1627049i bk11: 204a 1626732i bk12: 256a 1626847i bk13: 256a 1626512i bk14: 252a 1626819i bk15: 252a 1626454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0288731
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622643 n_act=96 n_pre=80 n_req=1765 n_rd=3892 n_write=792 bw_util=0.005756
n_activity=15298 dram_eff=0.6124
bk0: 256a 1626908i bk1: 256a 1626601i bk2: 320a 1625605i bk3: 320a 1625000i bk4: 272a 1626256i bk5: 268a 1625904i bk6: 192a 1627077i bk7: 192a 1626800i bk8: 192a 1627066i bk9: 192a 1626825i bk10: 204a 1627036i bk11: 204a 1626752i bk12: 256a 1626815i bk13: 256a 1626541i bk14: 256a 1626817i bk15: 256a 1626493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0255938
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622647 n_act=100 n_pre=84 n_req=1756 n_rd=3888 n_write=784 bw_util=0.005741
n_activity=15146 dram_eff=0.6169
bk0: 256a 1626934i bk1: 256a 1626574i bk2: 320a 1625649i bk3: 320a 1625035i bk4: 268a 1626211i bk5: 268a 1625747i bk6: 192a 1627053i bk7: 192a 1626807i bk8: 192a 1627069i bk9: 192a 1626820i bk10: 204a 1627032i bk11: 204a 1626743i bk12: 256a 1626833i bk13: 256a 1626513i bk14: 256a 1626818i bk15: 256a 1626487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0271993
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622647 n_act=96 n_pre=80 n_req=1758 n_rd=3896 n_write=784 bw_util=0.005751
n_activity=15059 dram_eff=0.6216
bk0: 256a 1626930i bk1: 256a 1626609i bk2: 320a 1625655i bk3: 320a 1624952i bk4: 268a 1626152i bk5: 268a 1625784i bk6: 192a 1627048i bk7: 192a 1626812i bk8: 192a 1627079i bk9: 192a 1626811i bk10: 204a 1627028i bk11: 204a 1626765i bk12: 256a 1626834i bk13: 256a 1626529i bk14: 260a 1626832i bk15: 260a 1626460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0253038
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622649 n_act=91 n_pre=75 n_req=1766 n_rd=3896 n_write=792 bw_util=0.005761
n_activity=15019 dram_eff=0.6243
bk0: 256a 1626940i bk1: 256a 1626598i bk2: 320a 1625615i bk3: 320a 1625013i bk4: 268a 1626242i bk5: 268a 1625699i bk6: 192a 1627045i bk7: 192a 1626827i bk8: 192a 1627083i bk9: 192a 1626804i bk10: 204a 1627042i bk11: 204a 1626735i bk12: 256a 1626887i bk13: 256a 1626585i bk14: 260a 1626832i bk15: 260a 1626484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0294764
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622647 n_act=92 n_pre=76 n_req=1766 n_rd=3896 n_write=792 bw_util=0.005761
n_activity=14931 dram_eff=0.628
bk0: 256a 1626943i bk1: 256a 1626592i bk2: 320a 1625617i bk3: 320a 1624947i bk4: 268a 1626302i bk5: 268a 1625826i bk6: 192a 1627064i bk7: 192a 1626818i bk8: 192a 1627077i bk9: 192a 1626821i bk10: 204a 1627025i bk11: 204a 1626751i bk12: 256a 1626896i bk13: 256a 1626550i bk14: 260a 1626804i bk15: 260a 1626462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0286039
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622626 n_act=90 n_pre=74 n_req=1794 n_rd=3892 n_write=821 bw_util=0.005792
n_activity=14965 dram_eff=0.6299
bk0: 260a 1626828i bk1: 260a 1626461i bk2: 320a 1625591i bk3: 320a 1624930i bk4: 268a 1626307i bk5: 268a 1625812i bk6: 192a 1627058i bk7: 192a 1626815i bk8: 192a 1627067i bk9: 192a 1626811i bk10: 204a 1627020i bk11: 204a 1626750i bk12: 256a 1626899i bk13: 256a 1626557i bk14: 256a 1626850i bk15: 252a 1626533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0322512
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622636 n_act=90 n_pre=74 n_req=1787 n_rd=3888 n_write=815 bw_util=0.005779
n_activity=15069 dram_eff=0.6242
bk0: 260a 1626842i bk1: 260a 1626489i bk2: 320a 1625641i bk3: 320a 1625005i bk4: 268a 1626257i bk5: 268a 1625831i bk6: 192a 1627065i bk7: 192a 1626805i bk8: 192a 1627089i bk9: 192a 1626818i bk10: 204a 1627025i bk11: 204a 1626764i bk12: 256a 1626894i bk13: 256a 1626565i bk14: 252a 1626865i bk15: 252a 1626537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0275268
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622651 n_act=90 n_pre=74 n_req=1772 n_rd=3888 n_write=800 bw_util=0.005761
n_activity=14959 dram_eff=0.6268
bk0: 260a 1626815i bk1: 260a 1626470i bk2: 320a 1625612i bk3: 320a 1624942i bk4: 268a 1626342i bk5: 268a 1625811i bk6: 192a 1627075i bk7: 192a 1626806i bk8: 192a 1627089i bk9: 192a 1626830i bk10: 204a 1627030i bk11: 204a 1626748i bk12: 256a 1626860i bk13: 256a 1626534i bk14: 252a 1626878i bk15: 252a 1626543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0294912
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627503 n_nop=1622652 n_act=90 n_pre=74 n_req=1777 n_rd=3880 n_write=807 bw_util=0.00576
n_activity=15078 dram_eff=0.6217
bk0: 260a 1626803i bk1: 260a 1626503i bk2: 320a 1625600i bk3: 320a 1624980i bk4: 264a 1626263i bk5: 264a 1625849i bk6: 192a 1627058i bk7: 192a 1626835i bk8: 192a 1627082i bk9: 192a 1626814i bk10: 204a 1627038i bk11: 204a 1626750i bk12: 256a 1626890i bk13: 256a 1626557i bk14: 252a 1626870i bk15: 252a 1626513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0283379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2503, Miss = 486, Miss_rate = 0.194, Pending_hits = 1122, Reservation_fails = 0
L2_cache_bank[1]: Access = 2473, Miss = 485, Miss_rate = 0.196, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[2]: Access = 2491, Miss = 486, Miss_rate = 0.195, Pending_hits = 1156, Reservation_fails = 0
L2_cache_bank[3]: Access = 2492, Miss = 486, Miss_rate = 0.195, Pending_hits = 1150, Reservation_fails = 0
L2_cache_bank[4]: Access = 2486, Miss = 487, Miss_rate = 0.196, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[5]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1159, Reservation_fails = 0
L2_cache_bank[6]: Access = 2478, Miss = 486, Miss_rate = 0.196, Pending_hits = 1160, Reservation_fails = 0
L2_cache_bank[7]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[8]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1184, Reservation_fails = 0
L2_cache_bank[9]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1186, Reservation_fails = 0
L2_cache_bank[10]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1199, Reservation_fails = 0
L2_cache_bank[11]: Access = 2506, Miss = 487, Miss_rate = 0.194, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[12]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[14]: Access = 2488, Miss = 487, Miss_rate = 0.196, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[15]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1162, Reservation_fails = 0
L2_cache_bank[16]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1157, Reservation_fails = 0
L2_cache_bank[17]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1145, Reservation_fails = 0
L2_cache_bank[18]: Access = 2477, Miss = 486, Miss_rate = 0.196, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[19]: Access = 2477, Miss = 486, Miss_rate = 0.196, Pending_hits = 1148, Reservation_fails = 0
L2_cache_bank[20]: Access = 2475, Miss = 485, Miss_rate = 0.196, Pending_hits = 1147, Reservation_fails = 0
L2_cache_bank[21]: Access = 2475, Miss = 485, Miss_rate = 0.196, Pending_hits = 1147, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 25457
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.4107
	minimum = 6
	maximum = 141
Network latency average = 13.7853
	minimum = 6
	maximum = 141
Slowest packet = 75693
Flit latency average = 14.7917
	minimum = 6
	maximum = 137
Slowest flit = 158919
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00124949
	minimum = 0.00105649 (at node 15)
	maximum = 0.00143072 (at node 36)
Accepted packet rate average = 0.00124949
	minimum = 0.00105649 (at node 15)
	maximum = 0.00143072 (at node 36)
Injected flit rate average = 0.00263117
	minimum = 0.00218601 (at node 15)
	maximum = 0.00310616 (at node 36)
Accepted flit rate average= 0.00263117
	minimum = 0.00226359 (at node 15)
	maximum = 0.00294643 (at node 28)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4107 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Network latency average = 13.7853 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Flit latency average = 14.7917 (1 samples)
	minimum = 6 (1 samples)
	maximum = 137 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00124949 (1 samples)
	minimum = 0.00105649 (1 samples)
	maximum = 0.00143072 (1 samples)
Accepted packet rate average = 0.00124949 (1 samples)
	minimum = 0.00105649 (1 samples)
	maximum = 0.00143072 (1 samples)
Injected flit rate average = 0.00263117 (1 samples)
	minimum = 0.00218601 (1 samples)
	maximum = 0.00310616 (1 samples)
Accepted flit rate average = 0.00263117 (1 samples)
	minimum = 0.00226359 (1 samples)
	maximum = 0.00294643 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 3 sec (3543 sec)
gpgpu_simulation_rate = 8718 (inst/sec)
gpgpu_simulation_rate = 310 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1573227
gpu_sim_insn = 15552352
gpu_ipc =       9.8856
gpu_tot_sim_cycle = 3063629
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      15.1586
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 35670
gpu_stall_icnt2sh    = 17321
partiton_reqs_in_parallel = 34575324
partiton_reqs_in_parallel_total    = 19282670
partiton_level_parallism =      21.9773
partiton_level_parallism_total  =      17.5798
partiton_reqs_in_parallel_util = 34575324
partiton_reqs_in_parallel_util_total    = 19282670
gpu_sim_cycle_parition_util = 1573227
gpu_tot_sim_cycle_parition_util    = 876485
partiton_level_parallism_util =      21.9773
partiton_level_parallism_util_total  =      21.9854
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =       7.6662 GB/Sec
L2_BW_total  =       5.6309 GB/Sec
gpu_total_sim_rate=5593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6353
	L1I_total_cache_miss_rate = 0.0071
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61366
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 888033
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6353
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61366
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1445, 1229, 1292, 1224, 1382, 1231, 1303, 1236, 1204, 1024, 1075, 1021, 1150, 1025, 1086, 1031, 1203, 1022, 1074, 1019, 1149, 1024, 1085, 1025, 1204, 1024, 1074, 1020, 1151, 1024, 1086, 1027, 1204, 1022, 1075, 1019, 1153, 1025, 1086, 1031, 1203, 1021, 1074, 1023, 1151, 1028, 1086, 1031, 1204, 1022, 1075, 1020, 1153, 1027, 1087, 1031, 1024, 880, 919, 879, 984, 882, 928, 888, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 254422
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92187
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 157349
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84861	W0_Idle:3137765	W0_Scoreboard:131504035	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 182330 
averagemflatency = 41059 
max_icnt2mem_latency = 182068 
max_icnt2sh_latency = 3063628 
mrq_lat_table:27730 	1278 	1748 	3798 	6682 	3830 	495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109070 	925 	0 	163 	1143 	2973 	2508 	8386 	7927 	11996 	36630 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72423 	34763 	1687 	411 	960 	4 	0 	0 	163 	1250 	2999 	2403 	8514 	7799 	12074 	36552 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	69260 	22412 	25151 	1875 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	528 	7728 	16832 	14582 	23332 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1025 	15 	1 	1 	8 	18 	26 	74 	252 	218 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16       102       102       102       102        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16       102       102       102       102        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[7]:        17        17       102       102        94        99        16        16        16        16        16        16        16        16        16        16 
dram[8]:        17        17       102        93       102       102        16        16        16        16        16        16        16        16        16        16 
dram[9]:        17        17       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[10]:        17        17        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    281336    281336    474110    474109    372511    372510    278734    278736    406381    406381    255287    255287    388145    388146    406381    406381 
dram[1]:    281334    281334    474108    474113    372513    372509    278735    278731    406381    406380    255287    255288    388148    388144    406383    406380 
dram[2]:    281328    281340    474112    474113    372518    372515    278732    278731    406380    406380    255288    255276    388145    388144    406379    406379 
dram[3]:    281340    281339    474109    474107    372516    372522    278737    278734    406377    406381    255291    255291    388148    388148    406379    406386 
dram[4]:    281341    281343    474111    474110    372520    372521    278736    278736    406381    406381    255287    255288    388143    388144    406387    406386 
dram[5]:    281340    281338    474106    474114    372522    372526    278734    278740    406381    406377    255295    255295    388133    388148    406383    406377 
dram[6]:    281341    281345    474113    474115    372514    372514    278724    278724    406376    406375    255296    255289    388148    388148    406376    406381 
dram[7]:    281346    281346    474114    474106    372514    372520    278736    278737    406376    406384    255290    255290    388148    388148    406382    406368 
dram[8]:    281348    281349    474106    474112    372513    372516    278739    278739    406384    406384    255292    255294    388153    388139    406383    406383 
dram[9]:    281354    281339    474112    474098    372516    372515    278740    278739    406385    406377    255295    255301    388140    388147    406383    406383 
dram[10]:    281338    281339    474113    474112    372514    372514    278725    278726    406376    406378    255300    255301    388147    388147    406377    406376 
average row accesses per activate:
dram[0]: 10.227273 10.181818  8.218182  8.792453  7.420000  7.714286  4.422222  4.422222 12.800000 12.800000  3.592592  3.592592  4.695652  4.500000  4.886364  4.673913 
dram[1]: 10.181818 10.181818  8.547170  9.530612  7.411765  7.134615  4.422222  4.422222 12.800000 12.800000  3.750000  3.750000  4.500000  4.500000  4.673913  4.673913 
dram[2]: 10.181818 10.181818  9.019608  9.530612  7.872340  7.844444  4.422222  4.422222 12.800000 12.800000  3.750000  3.750000  4.695652  4.886364  4.717391  4.717391 
dram[3]: 10.181818 10.181818  9.019608  9.019608  7.680851  7.680851  4.627907  4.627907 12.800000 12.800000  3.750000  3.750000  4.886364  4.886364  4.931818  4.931818 
dram[4]: 10.181818 10.181818  9.530612  9.019608  7.680851  7.375000  4.627907  4.627907 12.800000 12.800000  3.611111  3.611111  4.886364  5.119048  5.069767  5.069767 
dram[5]: 10.090909 10.090909  9.530612  9.019608  8.022223  8.022223  4.627907  4.627907 12.000000 12.000000  3.611111  3.611111  5.142857  5.142857  5.069767  4.954545 
dram[6]:  9.652174  9.652174  9.530612  9.530612  7.844444  8.022223  4.627907  4.627907 12.000000 12.000000  3.545455  3.611111  5.142857  5.142857  4.954545  4.954545 
dram[7]:  9.958333  9.958333  9.530612  9.530612  7.844444  7.955555  4.422222  4.604651 12.000000 12.000000  3.592592  3.592592  5.142857  5.142857  4.760870  4.954545 
dram[8]:  9.560000  9.560000  9.156863  8.363636  7.080000  7.367347  4.604651  4.604651 12.000000 12.000000  3.482143  3.482143  4.695652  4.695652  4.954545  4.954545 
dram[9]:  9.560000  9.560000  8.679245  9.156863  6.920000  7.080000  4.604651  4.400000 11.294118 12.000000  3.611111  3.611111  4.695652  4.695652  4.954545  4.909091 
dram[10]:  8.851851  9.958333  8.679245  8.811320  7.080000  7.204082  4.627907  4.400000 11.294118 12.000000  3.611111  3.611111  4.695652  4.695652  5.046512  4.909091 
average row locality = 45561/7131 = 6.389146
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       177       176       176       176       170       170       160       160       160       160       162       162       176       176       175       175 
dram[1]:       176       176       176       176       170       170       160       160       160       160       163       163       176       176       175       175 
dram[2]:       176       176       176       176       170       169       160       160       160       160       163       163       176       176       176       176 
dram[3]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       176 
dram[4]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[5]:       175       175       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[6]:       175       175       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[7]:       176       176       176       176       169       169       160       160       160       160       162       162       176       176       177       176 
dram[8]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       176 
dram[9]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       175 
dram[10]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       175 
total reads: 29831
bank skew: 177/160 = 1.11
chip skew: 2714/2711 = 1.00
number of total write accesses:
dram[0]:        48        48       276       290       201       208        39        39        32        32        32        32        40        40        40        40 
dram[1]:        48        48       277       291       208       201        39        39        32        32        32        32        40        40        40        40 
dram[2]:        48        48       284       291       200       184        39        39        32        32        32        32        40        39        41        41 
dram[3]:        48        48       284       284       192       192        39        39        32        32        32        32        39        39        41        41 
dram[4]:        48        48       291       284       192       185        39        39        32        32        32        32        39        39        41        41 
dram[5]:        47        47       291       284       192       192        39        39        32        32        32        32        40        40        41        41 
dram[6]:        47        47       291       291       184       192        39        39        32        32        32        32        40        40        41        41 
dram[7]:        63        63       291       291       184       189        39        38        32        32        32        32        40        40        42        42 
dram[8]:        63        63       291       284       185       192        38        38        32        32        32        32        40        40        42        42 
dram[9]:        63        63       284       291       177       185        38        38        32        32        32        32        40        40        42        41 
dram[10]:        63        63       284       291       185       184        39        38        32        32        32        32        40        40        41        41 
total reads: 15730
bank skew: 291/32 = 9.09
chip skew: 1450/1414 = 1.03
average mf latency per bank:
dram[0]:     174455    175728    123134    120333    122718    119971    195569    195448    206699    206376    194393    194679    188031    189163    192143    191543
dram[1]:     177445    177104    124623    118269    119141    119843    195488    196716    207218    207465    194607    194343    189379    189584    192053    191946
dram[2]:     175403    175518    119029    117291    120905    124645    196918    196309    207797    206505    195232    194223    189372    188619    189052    188761
dram[3]:     176278    176632    119320    117427    123749    124449    195944    193826    205644    205250    192314    193378    189468    190934    190123    190437
dram[4]:     176531    174490    115388    115925    124378    127630    196359    197170    206932    207134    194167    194939    192870    190862    190507    190047
dram[5]:     174921    175155    114747    116656    130779    130530    198395    196869    206900    206697    194102    193116    190188    189769    188267    188146
dram[6]:     174409    173761    115099    114024    130772    126460    197921    197767    205434    206072    193594    193993    191405    191597    189948    189564
dram[7]:     170148    168844    117588    115368    129955    127492    198665    200280    208218    208135    195145    194510    189834    188757    187399    187446
dram[8]:     168971    170375    114161    114437    130122    125903    198969    197913    206870    205815    194670    193820    189182    188908    187341    187696
dram[9]:     171521    170417    118391    115808    131489    127773    197562    197038    205874    206442    193691    194773    190335    190332    186598    188147
dram[10]:     172673    171914    117112    114616    129327    131351    198184    197585    205947    206329    194851    194262    191051    190416    256264    188901
maximum mf latency per bank:
dram[0]:     169260    161493    158867    158875    174472    174477    164065    164073    174486    174487    179699    179703    182309    182313    182296    182315
dram[1]:     161484    161485    158860    158869    174477    174479    166661    166670    171889    171894    179700    179708    182303    182324    179704    179696
dram[2]:     161480    161492    158848    158854    177069    177079    164083    164073    179694    179700    179709    179709    182298    182307    179705    179713
dram[3]:     161482    161492    158860    158868    169281    169281    179688    179692    174488    174494    179702    179713    182305    182310    179699    179712
dram[4]:     161479    161490    158857    158865    169278    169280    166681    166675    169268    169270    179703    179705    182294    182308    179698    179710
dram[5]:     161444    158865    158860    158880    169262    169271    164073    164081    182283    182292    179693    179705    182308    182311    182301    182303
dram[6]:     158832    158842    158847    158847    169261    169271    166666    166687    169258    169272    179702    179720    182307    182302    179695    179703
dram[7]:     158853    158861    158855    158850    177068    177073    164069    164083    182300    182330    179703    179708    182303    182304    182299    182306
dram[8]:     158840    158842    158857    158859    169275    169277    164071    164072    177069    177069    179712    179714    182304    182305    179700    179720
dram[9]:     158855    158860    158861    158890    169273    169275    174459    164087    169269    169272    182296    182294    182310    182306    179702    179701
dram[10]:     158854    158880    158859    158865    174474    174476    166670    166683    169264    169268    179700    179703    182308    182318    179702    179703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533271 n_act=664 n_pre=648 n_req=4148 n_rd=10844 n_write=3327 bw_util=0.006231
n_activity=47933 dram_eff=0.5913
bk0: 708a 4545523i bk1: 704a 4544283i bk2: 704a 4544543i bk3: 704a 4543369i bk4: 680a 4544635i bk5: 680a 4543474i bk6: 640a 4545553i bk7: 640a 4544546i bk8: 640a 4546327i bk9: 640a 4545245i bk10: 648a 4545840i bk11: 648a 4544942i bk12: 704a 4545475i bk13: 704a 4544324i bk14: 700a 4545421i bk15: 700a 4544347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.015096
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533268 n_act=661 n_pre=645 n_req=4151 n_rd=10848 n_write=3332 bw_util=0.006235
n_activity=47834 dram_eff=0.5929
bk0: 704a 4545533i bk1: 704a 4544366i bk2: 704a 4544621i bk3: 704a 4543417i bk4: 680a 4544619i bk5: 680a 4543350i bk6: 640a 4545524i bk7: 640a 4544574i bk8: 640a 4546272i bk9: 640a 4545270i bk10: 652a 4545937i bk11: 652a 4544983i bk12: 704a 4545392i bk13: 704a 4544349i bk14: 700a 4545316i bk15: 700a 4544264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0154436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533322 n_act=642 n_pre=626 n_req=4135 n_rd=10852 n_write=3312 bw_util=0.006228
n_activity=47851 dram_eff=0.592
bk0: 704a 4545515i bk1: 704a 4544304i bk2: 704a 4544602i bk3: 704a 4543492i bk4: 680a 4544741i bk5: 676a 4543675i bk6: 640a 4545542i bk7: 640a 4544530i bk8: 640a 4546290i bk9: 640a 4545347i bk10: 652a 4545944i bk11: 652a 4544941i bk12: 704a 4545442i bk13: 704a 4544573i bk14: 704a 4545316i bk15: 704a 4544230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0142881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533346 n_act=636 n_pre=620 n_req=4126 n_rd=10848 n_write=3304 bw_util=0.006222
n_activity=47583 dram_eff=0.5948
bk0: 704a 4545384i bk1: 704a 4544222i bk2: 704a 4544677i bk3: 704a 4543492i bk4: 676a 4544782i bk5: 676a 4543573i bk6: 640a 4545622i bk7: 640a 4544648i bk8: 640a 4546403i bk9: 640a 4545292i bk10: 652a 4545910i bk11: 652a 4544986i bk12: 704a 4545573i bk13: 704a 4544454i bk14: 704a 4545421i bk15: 704a 4544314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0149069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533340 n_act=635 n_pre=619 n_req=4128 n_rd=10856 n_write=3304 bw_util=0.006226
n_activity=47595 dram_eff=0.595
bk0: 704a 4545498i bk1: 704a 4544319i bk2: 704a 4544777i bk3: 704a 4543370i bk4: 676a 4544658i bk5: 676a 4543583i bk6: 640a 4545617i bk7: 640a 4544645i bk8: 640a 4546308i bk9: 640a 4545277i bk10: 652a 4545848i bk11: 652a 4544969i bk12: 704a 4545563i bk13: 704a 4544514i bk14: 708a 4545384i bk15: 708a 4544285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0143219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533352 n_act=631 n_pre=615 n_req=4133 n_rd=10848 n_write=3308 bw_util=0.006224
n_activity=47675 dram_eff=0.5939
bk0: 700a 4545576i bk1: 700a 4544392i bk2: 704a 4544700i bk3: 704a 4543353i bk4: 676a 4544788i bk5: 676a 4543508i bk6: 640a 4545599i bk7: 640a 4544666i bk8: 640a 4546281i bk9: 640a 4545272i bk10: 652a 4545884i bk11: 652a 4544914i bk12: 704a 4545606i bk13: 704a 4544493i bk14: 708a 4545435i bk15: 708a 4544313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0152897
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533352 n_act=633 n_pre=617 n_req=4132 n_rd=10848 n_write=3304 bw_util=0.006222
n_activity=47831 dram_eff=0.5918
bk0: 700a 4545558i bk1: 700a 4544336i bk2: 704a 4544701i bk3: 704a 4543432i bk4: 676a 4544888i bk5: 676a 4543651i bk6: 640a 4545639i bk7: 640a 4544622i bk8: 640a 4546221i bk9: 640a 4545229i bk10: 652a 4545814i bk11: 652a 4544988i bk12: 704a 4545581i bk13: 704a 4544476i bk14: 708a 4545334i bk15: 708a 4544311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0149236
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533313 n_act=638 n_pre=622 n_req=4161 n_rd=10844 n_write=3337 bw_util=0.006235
n_activity=47904 dram_eff=0.5921
bk0: 704a 4545407i bk1: 704a 4544185i bk2: 704a 4544665i bk3: 704a 4543424i bk4: 676a 4544876i bk5: 676a 4543601i bk6: 640a 4545410i bk7: 640a 4544563i bk8: 640a 4546276i bk9: 640a 4545323i bk10: 648a 4545852i bk11: 648a 4544966i bk12: 704a 4545564i bk13: 704a 4544500i bk14: 708a 4545330i bk15: 704a 4544325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.016036
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533253 n_act=665 n_pre=649 n_req=4158 n_rd=10848 n_write=3339 bw_util=0.006238
n_activity=48204 dram_eff=0.5886
bk0: 704a 4545478i bk1: 704a 4544295i bk2: 704a 4544728i bk3: 704a 4543289i bk4: 676a 4544603i bk5: 676a 4543537i bk6: 640a 4545564i bk7: 640a 4544521i bk8: 640a 4546293i bk9: 640a 4545262i bk10: 652a 4545749i bk11: 652a 4544843i bk12: 704a 4545378i bk13: 704a 4544358i bk14: 704a 4545384i bk15: 704a 4544221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0141788
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533280 n_act=663 n_pre=647 n_req=4141 n_rd=10844 n_write=3320 bw_util=0.006228
n_activity=48243 dram_eff=0.5872
bk0: 704a 4545380i bk1: 704a 4544166i bk2: 704a 4544590i bk3: 704a 4543419i bk4: 676a 4544618i bk5: 676a 4543464i bk6: 640a 4545611i bk7: 640a 4544610i bk8: 640a 4546333i bk9: 640a 4545359i bk10: 652a 4545799i bk11: 652a 4544879i bk12: 704a 4545384i bk13: 704a 4544345i bk14: 704a 4545384i bk15: 700a 4544371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0149678
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4548754 n_nop=4533271 n_act=664 n_pre=648 n_req=4148 n_rd=10844 n_write=3327 bw_util=0.006231
n_activity=48263 dram_eff=0.5872
bk0: 704a 4545262i bk1: 704a 4544260i bk2: 704a 4544597i bk3: 704a 4543322i bk4: 676a 4544588i bk5: 676a 4543558i bk6: 640a 4545647i bk7: 640a 4544603i bk8: 640a 4546267i bk9: 640a 4545287i bk10: 652a 4545834i bk11: 652a 4544895i bk12: 704a 4545440i bk13: 704a 4544384i bk14: 704a 4545451i bk15: 700a 4544218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0146014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7446, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1889, Reservation_fails = 0
L2_cache_bank[1]: Access = 7415, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1920, Reservation_fails = 0
L2_cache_bank[2]: Access = 7468, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1924, Reservation_fails = 0
L2_cache_bank[3]: Access = 7471, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1918, Reservation_fails = 0
L2_cache_bank[4]: Access = 7465, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1892, Reservation_fails = 0
L2_cache_bank[5]: Access = 7457, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1926, Reservation_fails = 0
L2_cache_bank[6]: Access = 7457, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1927, Reservation_fails = 0
L2_cache_bank[7]: Access = 7459, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1934, Reservation_fails = 0
L2_cache_bank[8]: Access = 7484, Miss = 1357, Miss_rate = 0.181, Pending_hits = 1951, Reservation_fails = 0
L2_cache_bank[9]: Access = 7484, Miss = 1357, Miss_rate = 0.181, Pending_hits = 1953, Reservation_fails = 0
L2_cache_bank[10]: Access = 7481, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1966, Reservation_fails = 0
L2_cache_bank[11]: Access = 7479, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1934, Reservation_fails = 0
L2_cache_bank[12]: Access = 7479, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1932, Reservation_fails = 0
L2_cache_bank[13]: Access = 7476, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1941, Reservation_fails = 0
L2_cache_bank[14]: Access = 7469, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1951, Reservation_fails = 0
L2_cache_bank[15]: Access = 7442, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1954, Reservation_fails = 0
L2_cache_bank[16]: Access = 7448, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1926, Reservation_fails = 0
L2_cache_bank[17]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1911, Reservation_fails = 0
L2_cache_bank[18]: Access = 7443, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1891, Reservation_fails = 0
L2_cache_bank[19]: Access = 7418, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1915, Reservation_fails = 0
L2_cache_bank[20]: Access = 25422, Miss = 1356, Miss_rate = 0.053, Pending_hits = 2039, Reservation_fails = 0
L2_cache_bank[21]: Access = 7420, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1915, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 42509
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.6456
	minimum = 6
	maximum = 5481
Network latency average = 24.8789
	minimum = 6
	maximum = 3045
Slowest packet = 109979
Flit latency average = 17.0618
	minimum = 6
	maximum = 3045
Slowest flit = 231193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00161762
	minimum = 0.00143018 (at node 15)
	maximum = 0.00729298 (at node 48)
Accepted packet rate average = 0.00161762
	minimum = 0.00143018 (at node 15)
	maximum = 0.00729298 (at node 48)
Injected flit rate average = 0.00380883
	minimum = 0.00253365 (at node 15)
	maximum = 0.0326762 (at node 48)
Accepted flit rate average= 0.00380883
	minimum = 0.00299925 (at node 45)
	maximum = 0.00872507 (at node 48)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.5282 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2811 (2 samples)
Network latency average = 19.3321 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593 (2 samples)
Flit latency average = 15.9267 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1591 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00143356 (2 samples)
	minimum = 0.00124334 (2 samples)
	maximum = 0.00436185 (2 samples)
Accepted packet rate average = 0.00143356 (2 samples)
	minimum = 0.00124334 (2 samples)
	maximum = 0.00436185 (2 samples)
Injected flit rate average = 0.00322 (2 samples)
	minimum = 0.00235983 (2 samples)
	maximum = 0.0178912 (2 samples)
Accepted flit rate average = 0.00322 (2 samples)
	minimum = 0.00263142 (2 samples)
	maximum = 0.00583575 (2 samples)
Injected packet size average = 2.24616 (2 samples)
Accepted packet size average = 2.24616 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 23 sec (8303 sec)
gpgpu_simulation_rate = 5593 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6591 Tlb_hit: 3985 Tlb_miss: 2606 Tlb_hit_rate: 0.604612
Shader1: Tlb_access: 6563 Tlb_hit: 3988 Tlb_miss: 2575 Tlb_hit_rate: 0.607649
Shader2: Tlb_access: 6632 Tlb_hit: 3983 Tlb_miss: 2649 Tlb_hit_rate: 0.600573
Shader3: Tlb_access: 6492 Tlb_hit: 3885 Tlb_miss: 2607 Tlb_hit_rate: 0.598429
Shader4: Tlb_access: 6640 Tlb_hit: 3958 Tlb_miss: 2682 Tlb_hit_rate: 0.596084
Shader5: Tlb_access: 6604 Tlb_hit: 3961 Tlb_miss: 2643 Tlb_hit_rate: 0.599788
Shader6: Tlb_access: 6531 Tlb_hit: 3856 Tlb_miss: 2675 Tlb_hit_rate: 0.590415
Shader7: Tlb_access: 6456 Tlb_hit: 3883 Tlb_miss: 2573 Tlb_hit_rate: 0.601456
Shader8: Tlb_access: 6414 Tlb_hit: 3849 Tlb_miss: 2565 Tlb_hit_rate: 0.600094
Shader9: Tlb_access: 6497 Tlb_hit: 3927 Tlb_miss: 2570 Tlb_hit_rate: 0.604433
Shader10: Tlb_access: 6521 Tlb_hit: 3886 Tlb_miss: 2635 Tlb_hit_rate: 0.595921
Shader11: Tlb_access: 6447 Tlb_hit: 3871 Tlb_miss: 2576 Tlb_hit_rate: 0.600434
Shader12: Tlb_access: 6476 Tlb_hit: 3904 Tlb_miss: 2572 Tlb_hit_rate: 0.602841
Shader13: Tlb_access: 6514 Tlb_hit: 3930 Tlb_miss: 2584 Tlb_hit_rate: 0.603316
Shader14: Tlb_access: 6411 Tlb_hit: 3882 Tlb_miss: 2529 Tlb_hit_rate: 0.605522
Shader15: Tlb_access: 6341 Tlb_hit: 3827 Tlb_miss: 2514 Tlb_hit_rate: 0.603533
Shader16: Tlb_access: 6468 Tlb_hit: 3896 Tlb_miss: 2572 Tlb_hit_rate: 0.602350
Shader17: Tlb_access: 6513 Tlb_hit: 3880 Tlb_miss: 2633 Tlb_hit_rate: 0.595732
Shader18: Tlb_access: 6574 Tlb_hit: 3912 Tlb_miss: 2662 Tlb_hit_rate: 0.595071
Shader19: Tlb_access: 6440 Tlb_hit: 3844 Tlb_miss: 2596 Tlb_hit_rate: 0.596894
Shader20: Tlb_access: 6425 Tlb_hit: 3887 Tlb_miss: 2538 Tlb_hit_rate: 0.604981
Shader21: Tlb_access: 6438 Tlb_hit: 3915 Tlb_miss: 2523 Tlb_hit_rate: 0.608108
Shader22: Tlb_access: 6460 Tlb_hit: 3900 Tlb_miss: 2560 Tlb_hit_rate: 0.603715
Shader23: Tlb_access: 6458 Tlb_hit: 3892 Tlb_miss: 2566 Tlb_hit_rate: 0.602663
Shader24: Tlb_access: 6470 Tlb_hit: 3879 Tlb_miss: 2591 Tlb_hit_rate: 0.599536
Shader25: Tlb_access: 6447 Tlb_hit: 3886 Tlb_miss: 2561 Tlb_hit_rate: 0.602761
Shader26: Tlb_access: 6481 Tlb_hit: 3888 Tlb_miss: 2593 Tlb_hit_rate: 0.599907
Shader27: Tlb_access: 6389 Tlb_hit: 3861 Tlb_miss: 2528 Tlb_hit_rate: 0.604320
Tlb_tot_access: 181693 Tlb_tot_hit: 109215, Tlb_tot_miss: 72478, Tlb_tot_hit_rate: 0.601096
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 182 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader1: Tlb_validate: 183 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader2: Tlb_validate: 191 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader3: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader4: Tlb_validate: 193 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader5: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader6: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader7: Tlb_validate: 186 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader8: Tlb_validate: 174 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader9: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader10: Tlb_validate: 183 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader11: Tlb_validate: 179 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader12: Tlb_validate: 186 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader13: Tlb_validate: 202 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader14: Tlb_validate: 177 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader15: Tlb_validate: 187 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader16: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader17: Tlb_validate: 188 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader18: Tlb_validate: 191 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader19: Tlb_validate: 177 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader20: Tlb_validate: 176 Tlb_invalidate: 158 Tlb_evict: 0 Tlb_page_evict: 158
Shader21: Tlb_validate: 186 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader22: Tlb_validate: 189 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader23: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader24: Tlb_validate: 195 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader25: Tlb_validate: 178 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader26: Tlb_validate: 184 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader27: Tlb_validate: 190 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Tlb_tot_valiate: 5216 Tlb_invalidate: 4714, Tlb_tot_evict: 0, Tlb_tot_evict page: 4714
========================================TLB statistics(threshing)==============================
Shader0: Page: 786449 Treshed: 1 | Total 1
Shader1: Page: 786449 Treshed: 1 | Page: 787346 Treshed: 1 | Total 2
Shader2: Page: 786449 Treshed: 1 | Total 1
Shader3: Page: 786449 Treshed: 1 | Total 1
Shader4: Page: 786449 Treshed: 1 | Page: 787346 Treshed: 1 | Total 2
Shader5: Total 0
Shader6: Page: 786449 Treshed: 1 | Total 1
Shader7: Page: 786449 Treshed: 1 | Total 1
Shader8: Page: 786449 Treshed: 1 | Total 1
Shader9: Page: 786449 Treshed: 1 | Total 1
Shader10: Page: 786449 Treshed: 1 | Total 1
Shader11: Page: 786449 Treshed: 1 | Total 1
Shader12: Page: 786449 Treshed: 1 | Total 1
Shader13: Page: 786449 Treshed: 1 | Total 1
Shader14: Page: 786449 Treshed: 1 | Total 1
Shader15: Page: 786449 Treshed: 1 | Total 1
Shader16: Page: 786449 Treshed: 1 | Total 1
Shader17: Page: 786449 Treshed: 1 | Total 1
Shader18: Page: 786449 Treshed: 1 | Total 1
Shader19: Page: 786449 Treshed: 1 | Total 1
Shader20: Total 0
Shader21: Page: 786449 Treshed: 1 | Total 1
Shader22: Total 0
Shader23: Page: 786449 Treshed: 1 | Total 1
Shader24: Page: 786449 Treshed: 1 | Total 1
Shader25: Total 0
Shader26: Page: 786449 Treshed: 1 | Total 1
Shader27: Page: 786449 Treshed: 1 | Total 1
Tlb_tot_thresh: 26
========================================Page fault statistics==============================
Shader0: Page_table_access:2606 Page_hit: 41 Page_miss: 2565 Page_hit_rate: 0.015733 Page_fault: 36 Page_pending: 2529
Shader1: Page_table_access:2575 Page_hit: 57 Page_miss: 2518 Page_hit_rate: 0.022136 Page_fault: 40 Page_pending: 2478
Shader2: Page_table_access:2649 Page_hit: 49 Page_miss: 2600 Page_hit_rate: 0.018498 Page_fault: 36 Page_pending: 2564
Shader3: Page_table_access:2607 Page_hit: 25 Page_miss: 2582 Page_hit_rate: 0.009590 Page_fault: 35 Page_pending: 2547
Shader4: Page_table_access:2682 Page_hit: 49 Page_miss: 2633 Page_hit_rate: 0.018270 Page_fault: 32 Page_pending: 2601
Shader5: Page_table_access:2643 Page_hit: 32 Page_miss: 2611 Page_hit_rate: 0.012107 Page_fault: 38 Page_pending: 2573
Shader6: Page_table_access:2675 Page_hit: 51 Page_miss: 2624 Page_hit_rate: 0.019065 Page_fault: 29 Page_pending: 2595
Shader7: Page_table_access:2573 Page_hit: 34 Page_miss: 2539 Page_hit_rate: 0.013214 Page_fault: 28 Page_pending: 2511
Shader8: Page_table_access:2565 Page_hit: 33 Page_miss: 2532 Page_hit_rate: 0.012865 Page_fault: 31 Page_pending: 2501
Shader9: Page_table_access:2570 Page_hit: 18 Page_miss: 2552 Page_hit_rate: 0.007004 Page_fault: 29 Page_pending: 2523
Shader10: Page_table_access:2635 Page_hit: 43 Page_miss: 2592 Page_hit_rate: 0.016319 Page_fault: 30 Page_pending: 2562
Shader11: Page_table_access:2576 Page_hit: 26 Page_miss: 2550 Page_hit_rate: 0.010093 Page_fault: 31 Page_pending: 2519
Shader12: Page_table_access:2572 Page_hit: 24 Page_miss: 2548 Page_hit_rate: 0.009331 Page_fault: 37 Page_pending: 2511
Shader13: Page_table_access:2584 Page_hit: 17 Page_miss: 2567 Page_hit_rate: 0.006579 Page_fault: 41 Page_pending: 2526
Shader14: Page_table_access:2529 Page_hit: 17 Page_miss: 2512 Page_hit_rate: 0.006722 Page_fault: 26 Page_pending: 2486
Shader15: Page_table_access:2514 Page_hit: 25 Page_miss: 2489 Page_hit_rate: 0.009944 Page_fault: 27 Page_pending: 2462
Shader16: Page_table_access:2572 Page_hit: 8 Page_miss: 2564 Page_hit_rate: 0.003110 Page_fault: 42 Page_pending: 2522
Shader17: Page_table_access:2633 Page_hit: 25 Page_miss: 2608 Page_hit_rate: 0.009495 Page_fault: 40 Page_pending: 2568
Shader18: Page_table_access:2662 Page_hit: 33 Page_miss: 2629 Page_hit_rate: 0.012397 Page_fault: 30 Page_pending: 2599
Shader19: Page_table_access:2596 Page_hit: 34 Page_miss: 2562 Page_hit_rate: 0.013097 Page_fault: 29 Page_pending: 2533
Shader20: Page_table_access:2538 Page_hit: 0 Page_miss: 2538 Page_hit_rate: 0.000000 Page_fault: 29 Page_pending: 2509
Shader21: Page_table_access:2523 Page_hit: 8 Page_miss: 2515 Page_hit_rate: 0.003171 Page_fault: 46 Page_pending: 2469
Shader22: Page_table_access:2560 Page_hit: 8 Page_miss: 2552 Page_hit_rate: 0.003125 Page_fault: 31 Page_pending: 2521
Shader23: Page_table_access:2566 Page_hit: 17 Page_miss: 2549 Page_hit_rate: 0.006625 Page_fault: 42 Page_pending: 2507
Shader24: Page_table_access:2591 Page_hit: 17 Page_miss: 2574 Page_hit_rate: 0.006561 Page_fault: 28 Page_pending: 2546
Shader25: Page_table_access:2561 Page_hit: 0 Page_miss: 2561 Page_hit_rate: 0.000000 Page_fault: 28 Page_pending: 2533
Shader26: Page_table_access:2593 Page_hit: 34 Page_miss: 2559 Page_hit_rate: 0.013112 Page_fault: 35 Page_pending: 2524
Shader27: Page_table_access:2528 Page_hit: 27 Page_miss: 2501 Page_hit_rate: 0.010680 Page_fault: 30 Page_pending: 2471
Page_talbe_tot_access: 72478 Page_tot_hit: 752, Page_tot_miss 71726, Page_tot_hit_rate: 0.010376 Page_tot_fault: 936 Page_tot_pending: 70790
Total_memory_access_page_fault: 936, Average_latency: 1700714.375000
========================================Page threshing statistics==============================
Page_validate: 936 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.134316
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1098635 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(591.819702)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   228273 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228273----T:   230878 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230878----T:   233483 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233483----T:   236088 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236088----T:   238693 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238693----T:   241298 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241298----T:   243903 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243903----T:   246508 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246508----T:   249113 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249113----T:   251718 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251718----T:   254323 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254323----T:   256928 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256928----T:   259533 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259533----T:   262138 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262138----T:   264743 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264743----T:   267348 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267348----T:   269953 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269953----T:   272558 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272558----T:   275163 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275163----T:   277768 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   277768----T:   280373 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280373----T:   282978 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   282978----T:   285583 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   285583----T:   288188 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288188----T:   290793 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290793----T:   293398 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293398----T:   296003 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296003----T:   298608 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298608----T:   301213 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301213----T:   303818 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   303818----T:   306423 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306423----T:   309028 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309028----T:   311633 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311633----T:   314238 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314238----T:   316843 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   316843----T:   319448 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319448----T:   322053 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322053----T:   324658 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324658----T:   327263 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327263----T:   329868 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   329868----T:   332473 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332473----T:   335078 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335078----T:   337683 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   337683----T:   340288 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340288----T:   342893 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342893----T:   345498 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345498----T:   348103 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348103----T:   350708 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   350708----T:   353313 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353313----T:   355918 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   355918----T:   358523 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   358523----T:   361128 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361128----T:   363733 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   363733----T:   366338 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366338----T:   368943 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   368943----T:   371548 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   371548----T:   374153 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374153----T:   376758 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376758----T:   379363 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379363----T:   381968 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381968----T:   384573 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384573----T:   387178 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387178----T:   389783 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   389783----T:   392388 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392388----T:   394993 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   394993----T:   397598 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   397598----T:   400203 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400203----T:   402808 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   402808----T:   405413 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405413----T:   408018 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408018----T:   410623 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   410623----T:   413228 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413228----T:   415833 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   415833----T:   418438 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418438----T:   421043 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421043----T:   423648 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423648----T:   426253 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   426253----T:   428858 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   428858----T:   431463 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   431463----T:   434068 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434068----T:   436673 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436673----T:   439278 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439278----T:   441883 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   441883----T:   444488 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444488----T:   447093 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447093----T:   449698 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   449698----T:   452303 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452303----T:   454908 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   454908----T:   457513 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   457513----T:   460118 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460118----T:   462723 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   462723----T:   465328 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   465328----T:   467933 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   467933----T:   470538 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   470538----T:   473143 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473143----T:   475748 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   475748----T:   478353 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   478353----T:   480958 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   480958----T:   483563 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   483563----T:   486168 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486168----T:   488773 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   488773----T:   491378 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   491378----T:   493983 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   493983----T:   496588 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   496588----T:   499193 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499193----T:   501798 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   501798----T:   504403 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   504403----T:   507008 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507008----T:   509613 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   509613----T:   512218 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   512218----T:   514823 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514823----T:   517428 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517428----T:   520033 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   520033----T:   522638 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   522638----T:   525243 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   525243----T:   527848 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527848----T:   530453 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530453----T:   533058 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533058----T:   535663 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   535663----T:   538268 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538268----T:   540873 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   540873----T:   543478 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543478----T:   546083 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546083----T:   548688 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   548688----T:   551293 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551293----T:   553898 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   553898----T:   556503 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556503----T:   559108 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559108----T:   561713 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   561713----T:   564318 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564318----T:   566923 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   566923----T:   569528 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569528----T:   572133 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572133----T:   574738 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   574738----T:   577343 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577343----T:   579948 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   579948----T:   582553 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582553----T:   585158 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585158----T:   587763 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   587763----T:   590368 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   590368----T:   592973 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   592973----T:   595578 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595578----T:   598183 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598183----T:   600788 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   600788----T:   603393 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603393----T:   605998 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   605998----T:   608603 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   608603----T:   611208 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611208----T:   613813 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613813----T:   616418 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616418----T:   619023 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619023----T:   621628 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   621628----T:   624233 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624233----T:   626838 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626838----T:   629443 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   629443----T:   632048 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632048----T:   634653 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634653----T:   637258 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637258----T:   639863 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   639863----T:   642468 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642468----T:   645073 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645073----T:   647678 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647678----T:   650283 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650283----T:   652888 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   652888----T:   655493 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655493----T:   658098 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658098----T:   660703 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   660703----T:   663308 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663308----T:   665913 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   665913----T:   668518 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   668518----T:   671123 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671123----T:   673728 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   673728----T:   676333 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676333----T:   678938 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   678938----T:   681543 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   681543----T:   684148 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684148----T:   686753 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   686753----T:   689358 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689358----T:   691963 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691963----T:   694568 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   694568----T:   697173 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697173----T:   699778 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699778----T:   702383 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702383----T:   704988 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   704988----T:   707593 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   707593----T:   710198 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710198----T:   712803 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712803----T:   715408 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715408----T:   718013 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718013----T:   720618 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720618----T:   723223 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723223----T:   725828 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   725828----T:   728433 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728433----T:   731038 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731038----T:   733643 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733643----T:   736248 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736248----T:   738853 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   738853----T:   741458 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741458----T:   744063 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744063----T:   746668 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746668----T:   749273 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749273----T:   751878 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   751878----T:   754483 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754483----T:   757088 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757088----T:   759693 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   759693----T:   762298 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762298----T:   764903 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   764903----T:   767508 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767508----T:   770113 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770113----T:   772718 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   772718----T:   775323 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775323----T:   777928 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   777928----T:   780533 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780533----T:   783138 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783138----T:   785743 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   785743----T:   788348 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788348----T:   790953 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   790953----T:   793558 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   793558----T:   796163 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796163----T:   798768 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   798768----T:   801373 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801373----T:   803978 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   803978----T:   806583 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   806583----T:   809188 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809188----T:   811793 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   811793----T:   814398 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814398----T:   817003 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817003----T:   819608 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   819608----T:   822213 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822213----T:   824818 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824818----T:   827423 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827423----T:   830028 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830028----T:   832633 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832633----T:   835238 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   835238----T:   837843 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837843----T:   840448 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840448----T:   843053 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843053----T:   845658 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845658----T:   848263 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848263----T:   850868 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850868----T:   853473 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853473----T:   856078 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856078----T:   858683 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858683----T:   861288 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861288----T:   863893 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863893----T:   866498 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866498----T:   869103 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869103----T:   871708 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871708----T:   874313 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874313----T:   876918 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876918----T:   879523 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   879523----T:   882128 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882128----T:   884733 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   884733----T:   887338 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887338----T:   889943 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889943----T:   892548 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   892548----T:   895153 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895153----T:   897758 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897758----T:   900363 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900363----T:   902968 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902968----T:   905573 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   905573----T:   908178 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908178----T:   910783 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   910783----T:   913388 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913388----T:   915993 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   915993----T:   918598 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   918598----T:   921203 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921203----T:   923808 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   923808----T:   926413 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926413----T:   929018 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929018----T:   931623 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   931623----T:   934228 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934228----T:   936833 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936833----T:   939438 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939438----T:   942043 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942043----T:   944648 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   944648----T:   947253 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947253----T:   949858 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   949858----T:   952463 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952463----T:   955068 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955068----T:   957673 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   957673----T:   960278 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960278----T:   962883 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   962883----T:   965488 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965488----T:   968093 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968093----T:   970698 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   970698----T:   973303 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973303----T:   975908 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   975908----T:   978513 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978513----T:   981118 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981118----T:   983723 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983723----T:   986328 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986328----T:   988933 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   988933----T:   991538 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   991538----T:   994143 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994143----T:   996748 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   996748----T:   999353 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999353----T:  1001958 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1001958----T:  1004563 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1004563----T:  1007168 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007168----T:  1009773 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1009773----T:  1012378 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012378----T:  1014983 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1014983----T:  1017588 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1017588----T:  1020193 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020193----T:  1022798 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1022798----T:  1025403 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025403----T:  1028008 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028008----T:  1030613 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1030613----T:  1033218 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033218----T:  1035823 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1035823----T:  1038428 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038428----T:  1041033 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041033----T:  1043638 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1043638----T:  1046243 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046243----T:  1048848 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1048848----T:  1051453 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051453----T:  1054058 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054058----T:  1056663 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1056663----T:  1059268 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059268----T:  1061873 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1061873----T:  1064478 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064478----T:  1067083 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067083----T:  1069688 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1069688----T:  1072293 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072293----T:  1074898 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1074898----T:  1077503 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077503----T:  1080108 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080108----T:  1082713 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1082713----T:  1085318 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085318----T:  1087923 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1087923----T:  1090528 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1090528----T:  1093133 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093133----T:  1095738 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095738----T:  1098343 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098635----T:  1101240 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1098635----T:  1106875 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1109480----T:  1112085 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1109480----T:  1117720 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1120325----T:  1122930 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1120325----T:  1136020 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1138625----T:  1141230 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1138625----T:  1169348 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1171953----T:  1174558 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1171953----T:  1232789 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1235394----T:  1237999 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1235394----T:  1265647 	 St: 0 Sz: 253952 	 Sm: 0 	 T: device_sync(20.427414)
F:  1490402----T:  3063629 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1062.273438)
F:  1491175----T:  1493780 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502206----T:  1504811 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1504811----T:  1507416 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507416----T:  1510021 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1510021----T:  1512626 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1512626----T:  1515231 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515231----T:  1517836 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1517836----T:  1520441 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520441----T:  1523046 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523046----T:  1525651 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1525651----T:  1528256 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528256----T:  1530861 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1530861----T:  1533466 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533466----T:  1536071 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1536071----T:  1538676 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538676----T:  1541281 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541281----T:  1543886 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1543886----T:  1546491 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546491----T:  1549096 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549096----T:  1551701 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1551701----T:  1554306 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554306----T:  1556911 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1556911----T:  1559516 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559516----T:  1562121 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1562121----T:  1564726 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564726----T:  1567331 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567331----T:  1569936 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1569936----T:  1572541 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572541----T:  1575146 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575146----T:  1577751 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1577751----T:  1580356 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580356----T:  1582961 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1582961----T:  1585566 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585566----T:  1588171 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588171----T:  1590776 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1590776----T:  1593381 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593381----T:  1595986 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1595986----T:  1598591 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598591----T:  1601196 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1601196----T:  1603801 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1603801----T:  1606406 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606406----T:  1609011 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1609011----T:  1611616 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1611616----T:  1614221 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614221----T:  1616826 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1616826----T:  1619431 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619431----T:  1622036 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1622036----T:  1624641 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624641----T:  1627246 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627246----T:  1629851 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1629851----T:  1632456 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632456----T:  1635061 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1635061----T:  1637666 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637666----T:  1640271 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640271----T:  1642876 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1642876----T:  1645481 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645481----T:  1648086 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1648086----T:  1650691 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650691----T:  1653296 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653296----T:  1655901 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1655901----T:  1658506 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658506----T:  1661111 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1661111----T:  1663716 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1663716----T:  1666321 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666321----T:  1668926 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1668926----T:  1671531 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671531----T:  1674136 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1674136----T:  1676741 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676741----T:  1679346 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679346----T:  1681951 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1681951----T:  1684556 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684556----T:  1687161 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687161----T:  1689766 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1689766----T:  1692371 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692371----T:  1694976 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1694976----T:  1697581 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697581----T:  1700186 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700186----T:  1702791 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702791----T:  1705396 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705396----T:  1708001 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708001----T:  1710606 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1710606----T:  1713211 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713211----T:  1715816 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1715816----T:  1718421 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718421----T:  1721026 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721026----T:  1723631 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1723631----T:  1726236 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726236----T:  1728841 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1728841----T:  1731446 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731446----T:  1734051 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734051----T:  1736656 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1736656----T:  1739261 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739261----T:  1741866 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1741866----T:  1744471 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744471----T:  1747076 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1747076----T:  1749681 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1749681----T:  1752286 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752286----T:  1754891 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1754891----T:  1757496 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757496----T:  1760101 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760101----T:  1762706 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1762706----T:  1765311 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765311----T:  1767916 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1767916----T:  1770521 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770521----T:  1773126 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1773126----T:  1775731 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1775731----T:  1778336 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778336----T:  1780941 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1780941----T:  1783546 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783546----T:  1786151 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786151----T:  1788756 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1788756----T:  1791361 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791361----T:  1793966 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1793966----T:  1796571 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796571----T:  1799176 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1799176----T:  1801781 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1801781----T:  1804386 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804386----T:  1806991 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1806991----T:  1809596 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809596----T:  1812201 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812201----T:  1814806 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1814806----T:  1817411 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817411----T:  1820016 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820016----T:  1822621 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1822621----T:  1825226 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825226----T:  1827831 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1827831----T:  1830436 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830436----T:  1833041 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833041----T:  1835646 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1835646----T:  1838251 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838251----T:  1840856 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1840856----T:  1843461 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843461----T:  1846066 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846066----T:  1848671 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1848671----T:  1851276 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851276----T:  1853881 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1853881----T:  1856486 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856486----T:  1859091 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1859091----T:  1861696 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1861696----T:  1864301 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864301----T:  1866906 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1866906----T:  1869511 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869511----T:  1872116 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1872116----T:  1874721 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1874721----T:  1877326 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1877326----T:  1879931 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1879931----T:  1882536 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1882536----T:  1885141 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1885141----T:  1887746 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1887746----T:  1890351 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1890351----T:  1892956 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1892956----T:  1895561 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1895561----T:  1898166 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1898166----T:  1900771 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1900771----T:  1903376 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1903376----T:  1905981 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1905981----T:  1908586 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908586----T:  1911191 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1911191----T:  1913796 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1913796----T:  1916401 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1916401----T:  1919006 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919006----T:  1921611 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921611----T:  1924216 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924216----T:  1926821 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926821----T:  1929426 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1929426----T:  1932031 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1932031----T:  1934636 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934636----T:  1937241 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1937241----T:  1939846 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939846----T:  1942451 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1942451----T:  1945056 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945056----T:  1947661 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947661----T:  1950266 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1950266----T:  1952871 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952871----T:  1955476 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955476----T:  1958081 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1958081----T:  1960686 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960686----T:  1963291 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1963291----T:  1965896 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965896----T:  1968501 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968501----T:  1971106 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1971106----T:  1973711 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973711----T:  1976316 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1976316----T:  1978921 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978921----T:  1981526 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981526----T:  1984131 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1984131----T:  1986736 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986736----T:  1989341 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1989341----T:  1991946 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991946----T:  1994551 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994551----T:  1997156 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1997156----T:  1999761 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999761----T:  2002366 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2002366----T:  2004971 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004971----T:  2007576 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007576----T:  2010181 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2010181----T:  2012786 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012786----T:  2015391 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2015391----T:  2017996 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017996----T:  2020601 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020601----T:  2023206 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2023206----T:  2025811 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025811----T:  2028416 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2028416----T:  2031021 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2031021----T:  2033626 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033626----T:  2036231 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2036231----T:  2038836 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038836----T:  2041441 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2041441----T:  2044046 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2044046----T:  2046651 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2046651----T:  2049256 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2049256----T:  2051861 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051861----T:  2054466 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2054466----T:  2057071 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2057071----T:  2059676 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2059676----T:  2062281 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2062281----T:  2064886 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2064886----T:  2067491 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2067491----T:  2070096 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2070096----T:  2072701 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2072701----T:  2075306 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2075306----T:  2077911 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2077911----T:  2080516 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2080516----T:  2083121 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2083121----T:  2085726 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2085726----T:  2088331 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2088331----T:  2090936 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2090936----T:  2093541 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093541----T:  2096146 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096146----T:  2098751 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098751----T:  2101356 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101356----T:  2103961 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2103961----T:  2106566 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106566----T:  2109171 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109171----T:  2111776 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2111776----T:  2114381 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114381----T:  2116986 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2116986----T:  2119591 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119591----T:  2122196 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122196----T:  2124801 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2124801----T:  2127406 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2127406----T:  2130011 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2130011----T:  2132616 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2132616----T:  2135221 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135221----T:  2137826 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2137826----T:  2140431 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2140431----T:  2143036 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143036----T:  2145641 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2145641----T:  2148246 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148246----T:  2150851 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2150851----T:  2153456 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2153456----T:  2156061 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156061----T:  2158666 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2158666----T:  2161271 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2161271----T:  2163876 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2163876----T:  2166481 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2166481----T:  2169086 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169086----T:  2171691 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2171691----T:  2174296 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2174296----T:  2176901 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2176901----T:  2179506 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2179506----T:  2182111 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182111----T:  2184716 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2184716----T:  2187321 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2187321----T:  2189926 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2189926----T:  2192531 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2192531----T:  2195136 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195136----T:  2197741 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2197741----T:  2200346 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2200346----T:  2202951 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2202951----T:  2205556 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205556----T:  2208161 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208161----T:  2210766 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2210766----T:  2213371 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2213371----T:  2215976 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2215976----T:  2218581 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218581----T:  2221186 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221186----T:  2223791 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2223791----T:  2226396 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2226396----T:  2229001 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229001----T:  2231606 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2231606----T:  2234211 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234211----T:  2236816 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2236816----T:  2239421 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2239421----T:  2242026 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242026----T:  2244631 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2244631----T:  2247236 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247236----T:  2249841 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2249841----T:  2252446 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2252446----T:  2255051 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255051----T:  2257656 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2257656----T:  2260261 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2260261----T:  2262866 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2262866----T:  2265471 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265471----T:  2268076 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268076----T:  2270681 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2270681----T:  2273286 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2273286----T:  2275891 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2275891----T:  2278496 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2278496----T:  2281101 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281101----T:  2283706 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2283706----T:  2286311 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2286311----T:  2288916 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2288916----T:  2291521 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2291521----T:  2294126 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294126----T:  2296731 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296731----T:  2299336 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2299336----T:  2301941 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2301941----T:  2304546 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2304546----T:  2307151 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307151----T:  2309756 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2309756----T:  2312361 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2312361----T:  2314966 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2314966----T:  2317571 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317571----T:  2320176 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320176----T:  2322781 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2322781----T:  2325386 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2325386----T:  2327991 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2327991----T:  2330596 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330596----T:  2333201 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333201----T:  2335806 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2335806----T:  2338411 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2338411----T:  2341016 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341016----T:  2343621 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2343621----T:  2346226 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346226----T:  2348831 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2348831----T:  2351436 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2351436----T:  2354041 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354041----T:  2356646 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2356646----T:  2359251 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2359251----T:  2361856 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2361856----T:  2364461 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364461----T:  2367066 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367066----T:  2369671 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2369671----T:  2372276 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2372276----T:  2374881 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2374881----T:  2377486 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2377486----T:  2380091 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380091----T:  2382696 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2382696----T:  2385301 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2385301----T:  2387906 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2387906----T:  2390511 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2390511----T:  2393116 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393116----T:  2395721 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2395721----T:  2398326 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2398326----T:  2400931 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2400931----T:  2403536 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403536----T:  2406141 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406141----T:  2408746 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2408746----T:  2411351 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411351----T:  2413956 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2413956----T:  2416561 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2416561----T:  2419166 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419166----T:  2421771 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2421771----T:  2424376 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2424376----T:  2426981 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2426981----T:  2429586 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429586----T:  2432191 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432191----T:  2434796 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2434796----T:  2437401 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2437401----T:  2440006 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440006----T:  2442611 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2442611----T:  2445216 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445216----T:  2447821 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2447821----T:  2450426 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450426----T:  2453031 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453031----T:  2455636 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455636----T:  2458241 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458241----T:  2460846 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2460846----T:  2463451 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463451----T:  2466056 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466056----T:  2468661 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2468661----T:  2471266 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471266----T:  2473871 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2473871----T:  2476476 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476476----T:  2479081 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479081----T:  2481686 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2481686----T:  2484291 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484291----T:  2486896 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2486896----T:  2489501 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489501----T:  2492106 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492106----T:  2494711 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2494711----T:  2497316 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2497316----T:  2499921 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2499921----T:  2502526 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502526----T:  2505131 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505131----T:  2507736 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2507736----T:  2510341 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2510341----T:  2512946 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2512946----T:  2515551 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515551----T:  2518156 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518156----T:  2520761 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2520761----T:  2523366 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523366----T:  2525971 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2525971----T:  2528576 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528576----T:  2531181 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531181----T:  2533786 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2533786----T:  2536391 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536391----T:  2538996 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538996----T:  2541601 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541601----T:  2544206 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544206----T:  2546811 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2546811----T:  2549416 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549416----T:  2552021 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552021----T:  2554626 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554626----T:  2557231 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557231----T:  2559836 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559836----T:  2562441 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562441----T:  2565046 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565046----T:  2567651 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567651----T:  2570256 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570256----T:  2572861 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2572861----T:  2575466 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575466----T:  2578071 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578071----T:  2580676 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580676----T:  2583281 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583281----T:  2585886 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2585886----T:  2588491 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588491----T:  2591096 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591096----T:  2593701 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593701----T:  2596306 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596306----T:  2598911 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598911----T:  2601516 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601516----T:  2604121 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604121----T:  2606726 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606726----T:  2609331 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609331----T:  2611936 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611936----T:  2614541 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614541----T:  2617146 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617146----T:  2619751 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619751----T:  2622356 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622356----T:  2624961 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624961----T:  2627566 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627566----T:  2630171 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630171----T:  2632776 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632776----T:  2635381 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635381----T:  2637986 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637986----T:  2640591 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640591----T:  2643196 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643196----T:  2645801 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645801----T:  2648406 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648406----T:  2651011 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651011----T:  2653616 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653616----T:  2656221 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656221----T:  2658826 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658826----T:  2661431 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661431----T:  2664036 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664036----T:  2666641 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666641----T:  2669246 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669246----T:  2671851 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2671851----T:  2674456 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674456----T:  2677061 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677061----T:  2679666 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679666----T:  2682271 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682271----T:  2684876 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684876----T:  2687481 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687481----T:  2690086 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690086----T:  2692691 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692691----T:  2695296 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695296----T:  2697901 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2697901----T:  2700506 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700506----T:  2703111 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703111----T:  2705716 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705716----T:  2708321 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708321----T:  2710926 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2710926----T:  2713531 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713531----T:  2716136 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716136----T:  2718741 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718741----T:  2721346 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721346----T:  2723951 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723951----T:  2726556 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726556----T:  2729161 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729161----T:  2731766 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731766----T:  2734371 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734371----T:  2736976 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2736976----T:  2739581 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739581----T:  2742186 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742186----T:  2744791 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744791----T:  2747396 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747396----T:  2750001 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750001----T:  2752606 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752606----T:  2755211 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755211----T:  2757816 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757816----T:  2760421 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760421----T:  2763026 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763026----T:  2765631 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765631----T:  2768236 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768236----T:  2770841 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770841----T:  2773446 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773446----T:  2776051 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776051----T:  2778656 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778656----T:  2781261 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781261----T:  2783866 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783866----T:  2786471 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786471----T:  2789076 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789076----T:  2791681 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791681----T:  2794286 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794286----T:  2796891 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796891----T:  2799496 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799496----T:  2802101 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802101----T:  2804706 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804706----T:  2807311 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807311----T:  2809916 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809916----T:  2812521 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812521----T:  2815126 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2815126----T:  2817731 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817731----T:  2820336 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820336----T:  2822941 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822941----T:  2825546 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825546----T:  2828151 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828151----T:  2830756 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830756----T:  2833361 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833361----T:  2835966 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835966----T:  2838571 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838571----T:  2841176 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2841176----T:  2843781 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843781----T:  2846386 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846386----T:  2848991 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848991----T:  2851596 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851596----T:  2854201 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2854201----T:  2856806 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856806----T:  2859411 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2859411----T:  2862016 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2862016----T:  2864621 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864621----T:  2867226 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2867226----T:  2869831 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869831----T:  2872436 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2872436----T:  2875041 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2875041----T:  2877646 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2877646----T:  2880251 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2880251----T:  2882856 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2882856----T:  2885461 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2885461----T:  2888066 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2888066----T:  2890671 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890671----T:  2893276 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2893276----T:  2895881 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2895881----T:  2898486 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2898486----T:  2901091 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2901091----T:  2903696 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903696----T:  2906301 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2906301----T:  2908906 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2908906----T:  2911511 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2911511----T:  2914116 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2914116----T:  2916721 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2916721----T:  2919326 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2919326----T:  2921931 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2921931----T:  2924536 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924536----T:  2927141 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2927141----T:  2929746 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929746----T:  2932351 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2932351----T:  2934956 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2934956----T:  2937561 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2937561----T:  2940166 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2940166----T:  2942771 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942771----T:  2945376 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2945376----T:  2947981 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2947981----T:  2950586 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2950586----T:  2953191 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2953191----T:  2955796 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955796----T:  2958401 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2958401----T:  2961006 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2961006----T:  2963611 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2963611----T:  2966216 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2966216----T:  2968821 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968821----T:  2971426 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2971426----T:  2974031 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2974031----T:  2976636 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2976636----T:  2979241 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2979241----T:  2981846 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981846----T:  2984451 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2984451----T:  2987056 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2987056----T:  2989661 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2989661----T:  2992266 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2992266----T:  2994871 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994871----T:  2997476 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2997476----T:  3000081 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3000081----T:  3002686 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3002686----T:  3005291 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3005291----T:  3007896 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3007896----T:  3010501 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3010501----T:  3013106 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3013106----T:  3015711 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3015711----T:  3018316 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3018316----T:  3020921 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3020921----T:  3023526 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3023526----T:  3026131 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3026131----T:  3028736 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028736----T:  3031341 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3031341----T:  3033946 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033946----T:  3036551 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3036551----T:  3039156 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3039156----T:  3041761 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041761----T:  3044366 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3044366----T:  3046971 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046971----T:  3049576 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3049576----T:  3052181 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3052181----T:  3054786 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3054786----T:  3057391 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3057391----T:  3059996 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3059996----T:  3062601 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3063629----T:  3066234 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3063629----T:  3071869 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3074474----T:  3077079 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3074474----T:  3082714 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3085319----T:  3087924 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3085319----T:  3101014 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3103619----T:  3106224 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3103619----T:  3134342 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3136947----T:  3139552 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3136947----T:  3197783 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3200388----T:  3202993 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3200388----T:  3321477 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  3324082----T:  3326687 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3324082----T:  3332322 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3334927----T:  3337532 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3334927----T:  3343167 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3345772----T:  3348377 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3345772----T:  3361467 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3364072----T:  3366677 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3364072----T:  3375560 	 St: 0 Sz: 90112 	 Sm: 0 	 T: device_sync(7.756921)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2449712(cycle), 1654.093140(us)
Tot_kernel_exec_time_and_fault_time: 64829432(cycle), 43774.093750(us)
Tot_memcpy_h2d_time: 2438280(cycle), 1646.374023(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2438280(cycle), 1646.374023(us)
Tot_devicesync_time: 484153(cycle), 326.909515(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 484153(cycle), 326.909515(us)
GPGPU-Sim: *** exit detected ***
