// Seed: 2391552340
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7
);
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    output tri1 id_8,
    output wand id_9,
    input wor id_10,
    input tri1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output tri0 id_14,
    input wand id_15,
    output wire id_16
);
  assign id_8 = (id_4);
  wire id_18;
  assign id_9 = 1'h0;
  module_0(
      id_14, id_2, id_6, id_2, id_2, id_3, id_4, id_10
  );
endmodule
