// Seed: 18940987
module module_0 (
    output id_0,
    input id_1,
    output wire id_2
);
  logic id_3;
  assign id_2[1] = 1'b0 ? id_1 : (1);
endmodule
