

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 14:55:30 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       WCp_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      289|      289| 11.560 us | 11.560 us |  289|  289|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |      288|      288|        24|          -|          -|    12|    no    |
        | + W_Row_Loop_W_Col_Loop          |       20|       20|         5|          2|          1|     9|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     387|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     444|    -|
|Memory           |        0|      -|      64|      28|    -|
|Multiplexer      |        -|      -|       -|     230|    -|
|Register         |        -|      -|     159|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     528|    1089|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_dEe_U1  |conv_1_fadd_32ns_dEe  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_fYi_U3  |conv_1_fcmp_32ns_fYi  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_eOg_U2  |conv_1_fmul_32ns_eOg  |        0|      3|  128|  138|    0|
    |conv_1_mux_42_32_g8j_U4  |conv_1_mux_42_32_g8j  |        0|      0|    0|   21|    0|
    |conv_1_mux_42_32_g8j_U5  |conv_1_mux_42_32_g8j  |        0|      0|    0|   21|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  444|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|  14|    0|    27|   32|     1|          864|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|  14|    0|    27|   32|     1|          864|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  64|  28|    0|    54|   64|     2|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_794_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_534_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln26_1_fu_666_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_637_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_655_p2     |     +    |      0|  0|   7|           6|           6|
    |add_ln26_fu_594_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln34_fu_516_p2       |     +    |      0|  0|   7|           4|           4|
    |add_ln8_fu_388_p2        |     +    |      0|  0|  13|           4|           1|
    |c_fu_468_p2              |     +    |      0|  0|  10|           1|           2|
    |f_fu_789_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_394_p2              |     +    |      0|  0|  10|           1|           2|
    |wc_fu_699_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_540_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_649_p2     |     -    |      0|  0|   7|           6|           6|
    |sub_ln26_fu_584_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_434_p2       |     -    |      0|  0|   7|           4|           4|
    |and_ln33_fu_773_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_1_fu_462_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_450_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_400_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_456_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_528_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_546_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_1_fu_761_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_755_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_709_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_704_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_382_p2       |   icmp   |      0|  0|   9|           4|           4|
    |empty_5_fu_722_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_615_p2        |    or    |      0|  0|   3|           3|           1|
    |or_ln33_fu_767_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_474_p2        |    or    |      0|  0|   2|           1|           1|
    |merge_i_fu_728_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln11_1_fu_800_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln11_fu_500_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln26_1_fu_560_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_fu_552_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln34_1_fu_414_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_480_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_3_fu_492_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_fu_406_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln7_i_fu_714_p3   |  select  |      0|  0|  31|           1|          31|
    |w_sum_2_fu_779_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_440_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 387|         126|         184|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_318_p4  |   9|          2|    4|          8|
    |ap_phi_mux_w_sum_1_phi_fu_340_p4         |   9|          2|   32|         64|
    |ap_phi_mux_wc_0_phi_fu_352_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_329_p4            |   9|          2|    2|          4|
    |c_0_reg_292                              |   9|          2|    2|          4|
    |f_0_reg_303                              |   9|          2|    2|          4|
    |grp_fu_359_p0                            |  21|          4|   32|        128|
    |grp_fu_359_p1                            |  15|          3|   32|         96|
    |grp_fu_365_p0                            |  15|          3|   32|         96|
    |grp_fu_365_p1                            |  15|          3|   32|         96|
    |indvar_flatten15_reg_280                 |   9|          2|    4|          8|
    |indvar_flatten29_reg_258                 |   9|          2|    4|          8|
    |indvar_flatten_reg_314                   |   9|          2|    4|          8|
    |r_0_reg_269                              |   9|          2|    2|          4|
    |w_sum_1_reg_336                          |   9|          2|   32|         64|
    |wc_0_reg_348                             |   9|          2|    2|          4|
    |wr_0_reg_325                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 230|         48|  224|        613|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_reg_863                 |   4|   0|    4|          0|
    |add_ln8_reg_811                  |   4|   0|    4|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_292                      |   2|   0|    2|          0|
    |conv_out_0_addr_reg_849          |   3|   0|    3|          0|
    |conv_out_1_addr_reg_854          |   3|   0|    3|          0|
    |conv_weights_1_load_reg_939      |  32|   0|   32|          0|
    |f_0_reg_303                      |   2|   0|    2|          0|
    |icmp_ln11_reg_816                |   1|   0|    1|          0|
    |icmp_ln18_reg_859                |   1|   0|    1|          0|
    |icmp_ln18_reg_859_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten15_reg_280         |   4|   0|    4|          0|
    |indvar_flatten29_reg_258         |   4|   0|    4|          0|
    |indvar_flatten_reg_314           |   4|   0|    4|          0|
    |r_0_reg_269                      |   2|   0|    2|          0|
    |select_ln11_reg_838              |   2|   0|    2|          0|
    |select_ln26_1_reg_874            |   2|   0|    2|          0|
    |select_ln26_reg_868              |   2|   0|    2|          0|
    |select_ln34_1_reg_821            |   2|   0|    2|          0|
    |select_ln34_2_reg_827            |   2|   0|    2|          0|
    |select_ln34_3_reg_834            |   1|   0|    1|          0|
    |tmp_8_reg_944                    |  32|   0|   32|          0|
    |w_sum_1_reg_336                  |  32|   0|   32|          0|
    |wc_0_reg_348                     |   2|   0|    2|          0|
    |wc_reg_949                       |   2|   0|    2|          0|
    |wr_0_reg_325                     |   2|   0|    2|          0|
    |zext_ln34_1_reg_844              |   2|   0|    6|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 159|   0|  163|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce1          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce1          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1           |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0           |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce1          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1           |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0           |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce1          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1           |  in |   32|  ap_memory |    input_3   |     array    |
|conv_out_0_address0  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_3), !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_2), !map !15"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_1), !map !21"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_0), !map !27"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_1), !map !33"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_0), !map !39"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i4 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i4 [ 0, %0 ], [ %select_ln11_1, %Filter1_Loop_end ]" [conv.cpp:11]   --->   Operation 20 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv.cpp:11]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 22 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.12ns)   --->   "%icmp_ln8 = icmp eq i4 %indvar_flatten29, -4" [conv.cpp:8]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%add_ln8 = add i4 %indvar_flatten29, 1" [conv.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %Filter1_Loop_begin" [conv.cpp:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.00ns)   --->   "%r = add i2 1, %r_0" [conv.cpp:8]   --->   Operation 26 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 28 'speclooptripcount' 'empty_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten15, 6" [conv.cpp:11]   --->   Operation 29 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0" [conv.cpp:34]   --->   Operation 30 'select' 'select_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%select_ln34_1 = select i1 %icmp_ln11, i2 %r, i2 %r_0" [conv.cpp:34]   --->   Operation 31 'select' 'select_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1 to i4" [conv.cpp:34]   --->   Operation 32 'zext' 'zext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln34_1, i2 0)" [conv.cpp:34]   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i4 %tmp_1, %zext_ln34" [conv.cpp:34]   --->   Operation 34 'sub' 'sub_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%xor_ln34 = xor i1 %icmp_ln11, true" [conv.cpp:34]   --->   Operation 35 'xor' 'xor_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%trunc_ln34 = trunc i2 %c_0 to i1" [conv.cpp:34]   --->   Operation 36 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34 = and i1 %trunc_ln34, %xor_ln34" [conv.cpp:34]   --->   Operation 37 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.61ns)   --->   "%and_ln34_1 = and i1 %icmp_ln14, %xor_ln34" [conv.cpp:34]   --->   Operation 39 'and' 'and_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln34" [conv.cpp:11]   --->   Operation 40 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34 = or i1 %and_ln34_1, %icmp_ln11" [conv.cpp:34]   --->   Operation 42 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %or_ln34, i2 0, i2 %f_0" [conv.cpp:34]   --->   Operation 43 'select' 'select_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%trunc_ln34_1 = trunc i2 %c to i1" [conv.cpp:34]   --->   Operation 44 'trunc' 'trunc_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_1, i1 %trunc_ln34_1, i1 %and_ln34" [conv.cpp:34]   --->   Operation 45 'select' 'select_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.62ns)   --->   "%select_ln11 = select i1 %and_ln34_1, i2 %c, i2 %select_ln34" [conv.cpp:11]   --->   Operation 46 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 48 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln34_2 to i6" [conv.cpp:34]   --->   Operation 49 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %select_ln34_2 to i4" [conv.cpp:34]   --->   Operation 50 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i4 %zext_ln34_2, %sub_ln34" [conv.cpp:34]   --->   Operation 51 'add' 'add_ln34' <Predicate = (!icmp_ln8)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i4 %add_ln34 to i64" [conv.cpp:34]   --->   Operation 52 'sext' 'sext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [6 x float]* %conv_out_0, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 53 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [6 x float]* %conv_out_1, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 54 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:18]   --->   Operation 55 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 56 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.9>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Col_Loop ]" [conv.cpp:18]   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln26_1, %W_Col_Loop ]" [conv.cpp:26]   --->   Operation 58 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3_1, %W_Col_Loop ]" [conv.cpp:26]   --->   Operation 59 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wc, %W_Col_Loop ]"   --->   Operation 60 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.12ns)   --->   "%icmp_ln18 = icmp eq i4 %indvar_flatten, -7" [conv.cpp:18]   --->   Operation 61 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.36ns)   --->   "%add_ln18 = add i4 %indvar_flatten, 1" [conv.cpp:18]   --->   Operation 62 'add' 'add_ln18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %W_Col_Loop" [conv.cpp:18]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.00ns)   --->   "%wr = add i2 1, %wr_0" [conv.cpp:18]   --->   Operation 64 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv.cpp:21]   --->   Operation 65 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.62ns)   --->   "%select_ln26 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [conv.cpp:26]   --->   Operation 66 'select' 'select_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.62ns)   --->   "%select_ln26_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv.cpp:26]   --->   Operation 67 'select' 'select_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_1 to i5" [conv.cpp:26]   --->   Operation 68 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln26_1, i2 0)" [conv.cpp:26]   --->   Operation 69 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_2 to i5" [conv.cpp:26]   --->   Operation 70 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 71 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 72 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %select_ln26_1, %select_ln34_1" [conv.cpp:26]   --->   Operation 73 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %add_ln26, i1 false)" [conv.cpp:26]   --->   Operation 74 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i3 %tmp_5 to i64" [conv.cpp:26]   --->   Operation 75 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 76 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln26 = or i3 %tmp_5, 1" [conv.cpp:26]   --->   Operation 77 'or' 'or_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln26)" [conv.cpp:26]   --->   Operation 78 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [8 x float]* %input_0, i64 0, i64 %tmp_9" [conv.cpp:26]   --->   Operation 79 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 80 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [8 x float]* %input_1, i64 0, i64 %tmp_9" [conv.cpp:26]   --->   Operation 81 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 82 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [8 x float]* %input_2, i64 0, i64 %tmp_9" [conv.cpp:26]   --->   Operation 83 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 84 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr [8 x float]* %input_3, i64 0, i64 %tmp_9" [conv.cpp:26]   --->   Operation 85 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %select_ln26 to i6" [conv.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.36ns)   --->   "%add_ln26_2 = add i6 %sext_ln26, %zext_ln26_3" [conv.cpp:26]   --->   Operation 87 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i6 %add_ln26_2, 2" [conv.cpp:26]   --->   Operation 88 'shl' 'shl_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i6 %shl_ln26, %add_ln26_2" [conv.cpp:26]   --->   Operation 89 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_3 = add i6 %sub_ln26_1, %zext_ln34_1" [conv.cpp:26]   --->   Operation 90 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %add_ln26_3 to i64" [conv.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [27 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_4" [conv.cpp:26]   --->   Operation 92 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [27 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_4" [conv.cpp:26]   --->   Operation 93 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 94 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_3 : Operation 95 [2/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 95 'load' 'input_0_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 96 [2/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 96 'load' 'input_1_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 97 [2/2] (1.42ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv.cpp:26]   --->   Operation 97 'load' 'input_2_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 98 [2/2] (1.42ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv.cpp:26]   --->   Operation 98 'load' 'input_3_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 99 [2/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 99 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_3 : Operation 100 [2/2] (1.42ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv.cpp:26]   --->   Operation 100 'load' 'input_0_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 101 [2/2] (1.42ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv.cpp:26]   --->   Operation 101 'load' 'input_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 102 [2/2] (1.42ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv.cpp:26]   --->   Operation 102 'load' 'input_2_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 103 [2/2] (1.42ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv.cpp:26]   --->   Operation 103 'load' 'input_3_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 12.8>
ST_4 : Operation 104 [1/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 104 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_4 : Operation 105 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %select_ln26, %select_ln11" [conv.cpp:26]   --->   Operation 105 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 106 'load' 'input_0_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 107 [1/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 107 'load' 'input_1_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 108 [1/2] (1.42ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv.cpp:26]   --->   Operation 108 'load' 'input_2_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 109 [1/2] (1.42ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv.cpp:26]   --->   Operation 109 'load' 'input_3_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 110 [1/1] (1.26ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %input_0_load, float %input_1_load, float %input_2_load, float %input_3_load, i2 %add_ln26_1)" [conv.cpp:26]   --->   Operation 110 'mux' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %tmp_7" [conv.cpp:26]   --->   Operation 111 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 112 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_4 : Operation 113 [1/2] (1.42ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv.cpp:26]   --->   Operation 113 'load' 'input_0_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 114 [1/2] (1.42ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv.cpp:26]   --->   Operation 114 'load' 'input_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 115 [1/2] (1.42ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv.cpp:26]   --->   Operation 115 'load' 'input_2_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 116 [1/2] (1.42ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv.cpp:26]   --->   Operation 116 'load' 'input_3_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 117 [1/1] (1.26ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %input_0_load_1, float %input_1_load_1, float %input_2_load_1, float %input_3_load_1, i2 %add_ln26_1)" [conv.cpp:26]   --->   Operation 117 'mux' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.00ns)   --->   "%wc = add i2 1, %select_ln26" [conv.cpp:21]   --->   Operation 118 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 26.1>
ST_5 : Operation 119 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %tmp_7" [conv.cpp:26]   --->   Operation 119 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv.cpp:26]   --->   Operation 120 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [2/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %tmp_8" [conv.cpp:26]   --->   Operation 121 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 31.9>
ST_6 : Operation 122 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv.cpp:26]   --->   Operation 122 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %tmp_8" [conv.cpp:26]   --->   Operation 123 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv.cpp:26]   --->   Operation 124 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 31.9>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 125 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 126 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 127 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 128 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:23]   --->   Operation 129 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 130 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_6) nounwind" [conv.cpp:28]   --->   Operation 131 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 132 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 17.2>
ST_8 : Operation 133 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %select_ln34_2, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 133 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %select_ln34_2, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 134 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 135 'select' 'select_ln7_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_5 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 136 'or' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_5, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 137 'select' 'merge_i' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_1, %merge_i" [conv.cpp:30]   --->   Operation 138 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 33.7>
ST_9 : Operation 139 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_1, %merge_i" [conv.cpp:30]   --->   Operation 139 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 140 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 141 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 142 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 143 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 144 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 145 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (15.7ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 146 'fcmp' 'tmp_4' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_4" [conv.cpp:33]   --->   Operation 147 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 148 'select' 'w_sum_2' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %select_ln34_3, label %branch1, label %branch0" [conv.cpp:34]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.42ns)   --->   "store float %w_sum_2, float* %conv_out_0_addr, align 4" [conv.cpp:34]   --->   Operation 150 'store' <Predicate = (!select_ln34_3)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 151 'br' <Predicate = (!select_ln34_3)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.42ns)   --->   "store float %w_sum_2, float* %conv_out_1_addr, align 4" [conv.cpp:34]   --->   Operation 152 'store' <Predicate = (select_ln34_3)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 153 'br' <Predicate = (select_ln34_3)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv.cpp:38]   --->   Operation 154 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (1.00ns)   --->   "%f = add i2 %select_ln34_2, 1" [conv.cpp:14]   --->   Operation 155 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (1.36ns)   --->   "%add_ln11_1 = add i4 %indvar_flatten15, 1" [conv.cpp:11]   --->   Operation 156 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.65ns)   --->   "%select_ln11_1 = select i1 %icmp_ln11, i4 1, i4 %add_ln11_1" [conv.cpp:11]   --->   Operation 157 'select' 'select_ln11_1' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:14]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000]
br_ln8              (br               ) [ 0111111111]
indvar_flatten29    (phi              ) [ 0010000000]
r_0                 (phi              ) [ 0010000000]
indvar_flatten15    (phi              ) [ 0011111111]
c_0                 (phi              ) [ 0010000000]
f_0                 (phi              ) [ 0010000000]
icmp_ln8            (icmp             ) [ 0011111111]
add_ln8             (add              ) [ 0111111111]
br_ln8              (br               ) [ 0000000000]
r                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty_7             (speclooptripcount) [ 0000000000]
icmp_ln11           (icmp             ) [ 0001111111]
select_ln34         (select           ) [ 0000000000]
select_ln34_1       (select           ) [ 0111111111]
zext_ln34           (zext             ) [ 0000000000]
tmp_1               (bitconcatenate   ) [ 0000000000]
sub_ln34            (sub              ) [ 0000000000]
xor_ln34            (xor              ) [ 0000000000]
trunc_ln34          (trunc            ) [ 0000000000]
and_ln34            (and              ) [ 0000000000]
icmp_ln14           (icmp             ) [ 0000000000]
and_ln34_1          (and              ) [ 0000000000]
c                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
or_ln34             (or               ) [ 0000000000]
select_ln34_2       (select           ) [ 0001111111]
trunc_ln34_1        (trunc            ) [ 0000000000]
select_ln34_3       (select           ) [ 0001111111]
select_ln11         (select           ) [ 0111111111]
specloopname_ln15   (specloopname     ) [ 0000000000]
tmp_3               (specregionbegin  ) [ 0001111111]
zext_ln34_1         (zext             ) [ 0001111100]
zext_ln34_2         (zext             ) [ 0000000000]
add_ln34            (add              ) [ 0000000000]
sext_ln34           (sext             ) [ 0000000000]
conv_out_0_addr     (getelementptr    ) [ 0001111111]
conv_out_1_addr     (getelementptr    ) [ 0001111111]
br_ln18             (br               ) [ 0011111111]
ret_ln41            (ret              ) [ 0000000000]
indvar_flatten      (phi              ) [ 0001000000]
wr_0                (phi              ) [ 0001000000]
w_sum_1             (phi              ) [ 0001111011]
wc_0                (phi              ) [ 0001000000]
icmp_ln18           (icmp             ) [ 0011111111]
add_ln18            (add              ) [ 0011111111]
br_ln18             (br               ) [ 0000000000]
wr                  (add              ) [ 0000000000]
icmp_ln21           (icmp             ) [ 0000000000]
select_ln26         (select           ) [ 0000100000]
select_ln26_1       (select           ) [ 0011111111]
zext_ln26           (zext             ) [ 0000000000]
tmp_2               (bitconcatenate   ) [ 0000000000]
zext_ln26_1         (zext             ) [ 0000000000]
sub_ln26            (sub              ) [ 0000000000]
sext_ln26           (sext             ) [ 0000000000]
add_ln26            (add              ) [ 0000000000]
tmp_5               (bitconcatenate   ) [ 0000000000]
zext_ln26_2         (zext             ) [ 0000000000]
input_0_addr        (getelementptr    ) [ 0000100000]
or_ln26             (or               ) [ 0000000000]
tmp_9               (bitconcatenate   ) [ 0000000000]
input_0_addr_1      (getelementptr    ) [ 0000100000]
input_1_addr        (getelementptr    ) [ 0000100000]
input_1_addr_1      (getelementptr    ) [ 0000100000]
input_2_addr        (getelementptr    ) [ 0000100000]
input_2_addr_1      (getelementptr    ) [ 0000100000]
input_3_addr        (getelementptr    ) [ 0000100000]
input_3_addr_1      (getelementptr    ) [ 0000100000]
zext_ln26_3         (zext             ) [ 0000000000]
add_ln26_2          (add              ) [ 0000000000]
shl_ln26            (shl              ) [ 0000000000]
sub_ln26_1          (sub              ) [ 0000000000]
add_ln26_3          (add              ) [ 0000000000]
zext_ln26_4         (zext             ) [ 0000000000]
conv_weights_0_addr (getelementptr    ) [ 0000100000]
conv_weights_1_addr (getelementptr    ) [ 0000100000]
conv_weights_0_load (load             ) [ 0001010000]
add_ln26_1          (add              ) [ 0000000000]
input_0_load        (load             ) [ 0000000000]
input_1_load        (load             ) [ 0000000000]
input_2_load        (load             ) [ 0000000000]
input_3_load        (load             ) [ 0000000000]
tmp_7               (mux              ) [ 0001010000]
conv_weights_1_load (load             ) [ 0001111000]
input_0_load_1      (load             ) [ 0000000000]
input_1_load_1      (load             ) [ 0000000000]
input_2_load_1      (load             ) [ 0000000000]
input_3_load_1      (load             ) [ 0000000000]
tmp_8               (mux              ) [ 0001111000]
wc                  (add              ) [ 0011111111]
tmp_s               (fmul             ) [ 0000101000]
w_sum_3             (fadd             ) [ 0001000100]
tmp_1_1             (fmul             ) [ 0001000100]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
specloopname_ln22   (specloopname     ) [ 0000000000]
tmp_6               (specregionbegin  ) [ 0000000000]
specpipeline_ln23   (specpipeline     ) [ 0000000000]
w_sum_3_1           (fadd             ) [ 0011111111]
empty_4             (specregionend    ) [ 0000000000]
br_ln0              (br               ) [ 0011111111]
icmp_ln7            (icmp             ) [ 0000000000]
icmp_ln7_1          (icmp             ) [ 0000000000]
select_ln7_i        (select           ) [ 0000000000]
empty_5             (or               ) [ 0000000000]
merge_i             (select           ) [ 0000000001]
w_sum               (fadd             ) [ 0000000000]
bitcast_ln33        (bitcast          ) [ 0000000000]
tmp                 (partselect       ) [ 0000000000]
trunc_ln33          (trunc            ) [ 0000000000]
icmp_ln33           (icmp             ) [ 0000000000]
icmp_ln33_1         (icmp             ) [ 0000000000]
or_ln33             (or               ) [ 0000000000]
tmp_4               (fcmp             ) [ 0000000000]
and_ln33            (and              ) [ 0000000000]
w_sum_2             (select           ) [ 0000000000]
br_ln34             (br               ) [ 0000000000]
store_ln34          (store            ) [ 0000000000]
br_ln34             (br               ) [ 0000000000]
store_ln34          (store            ) [ 0000000000]
br_ln34             (br               ) [ 0000000000]
empty_6             (specregionend    ) [ 0000000000]
f                   (add              ) [ 0111111111]
add_ln11_1          (add              ) [ 0000000000]
select_ln11_1       (select           ) [ 0111111111]
br_ln14             (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_out_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="conv_out_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_out_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="input_0_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="0"/>
<pin id="133" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="input_1_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="input_2_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_3_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="input_3_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="64" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv_weights_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="conv_weights_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="229" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
<pin id="231" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/3 input_0_load_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
<pin id="236" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/3 input_1_load_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="239" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
<pin id="241" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/3 input_2_load_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="244" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
<pin id="246" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/3 input_3_load_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln34_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="3"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln34_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="3"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/9 "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten29_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="1"/>
<pin id="260" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten29_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="r_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="r_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="2" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="indvar_flatten15_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten15_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="4" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="c_0_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="c_0_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="2" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="f_0_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="f_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="2" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar_flatten_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="indvar_flatten_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="325" class="1005" name="wr_0_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="wr_0_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="w_sum_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="w_sum_1_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="32" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="wc_0_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="1"/>
<pin id="350" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="wc_0_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="2" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum_3_1/6 w_sum/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_1/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="377" class="1005" name="reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="r_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln11_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln34_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="0" index="2" bw="2" slack="0"/>
<pin id="410" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln34_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="0" index="2" bw="2" slack="0"/>
<pin id="418" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln34_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sub_ln34_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln34_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln34_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln34_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln14_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln34_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="c_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln34_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln34_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln34_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln34_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln11_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="0" index="2" bw="2" slack="0"/>
<pin id="504" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln34_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln34_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln34_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="4" slack="0"/>
<pin id="519" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln34_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln18_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln18_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="wr_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln21_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="0" index="1" bw="2" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln26_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="2" slack="0"/>
<pin id="556" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln26_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="2" slack="0"/>
<pin id="563" dir="0" index="2" bw="2" slack="0"/>
<pin id="564" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln26_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln26_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sub_ln26_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln26_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln26_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="1"/>
<pin id="597" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="0"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln26_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln26_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_9_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="0" index="2" bw="3" slack="0"/>
<pin id="625" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln26_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln26_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="0" index="1" bw="2" slack="0"/>
<pin id="640" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="shl_ln26_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sub_ln26_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="0"/>
<pin id="651" dir="0" index="1" bw="6" slack="0"/>
<pin id="652" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln26_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="1"/>
<pin id="658" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln26_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln26_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="1"/>
<pin id="668" dir="0" index="1" bw="2" slack="2"/>
<pin id="669" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_7_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="2" bw="32" slack="0"/>
<pin id="674" dir="0" index="3" bw="32" slack="0"/>
<pin id="675" dir="0" index="4" bw="32" slack="0"/>
<pin id="676" dir="0" index="5" bw="2" slack="0"/>
<pin id="677" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="0" index="3" bw="32" slack="0"/>
<pin id="690" dir="0" index="4" bw="32" slack="0"/>
<pin id="691" dir="0" index="5" bw="2" slack="0"/>
<pin id="692" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="wc_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="2" slack="1"/>
<pin id="702" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln7_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="2"/>
<pin id="706" dir="0" index="1" bw="2" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln7_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="2"/>
<pin id="711" dir="0" index="1" bw="2" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln7_i_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="32" slack="0"/>
<pin id="718" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="empty_5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_5/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="merge_i_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="bitcast_ln33_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="0" index="2" bw="6" slack="0"/>
<pin id="745" dir="0" index="3" bw="6" slack="0"/>
<pin id="746" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln33_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln33_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln33_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="23" slack="0"/>
<pin id="763" dir="0" index="1" bw="23" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln33_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln33_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="w_sum_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="32" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_2/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="f_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="3"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln11_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="3"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln11_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="3"/>
<pin id="802" dir="0" index="1" bw="4" slack="0"/>
<pin id="803" dir="0" index="2" bw="4" slack="0"/>
<pin id="804" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/9 "/>
</bind>
</comp>

<comp id="807" class="1005" name="icmp_ln8_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="811" class="1005" name="add_ln8_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="0"/>
<pin id="813" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln11_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="3"/>
<pin id="818" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="821" class="1005" name="select_ln34_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="0"/>
<pin id="823" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="select_ln34_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="2"/>
<pin id="829" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln34_2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="select_ln34_3_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="3"/>
<pin id="836" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln34_3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln11_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln34_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="1"/>
<pin id="846" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="conv_out_0_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="3" slack="3"/>
<pin id="851" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_0_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="conv_out_1_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="3"/>
<pin id="856" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_1_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="icmp_ln18_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln18_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="868" class="1005" name="select_ln26_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="2" slack="1"/>
<pin id="870" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="874" class="1005" name="select_ln26_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="0"/>
<pin id="876" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="input_0_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="1"/>
<pin id="881" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="input_0_addr_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="1"/>
<pin id="886" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="input_1_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="1"/>
<pin id="891" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="input_1_addr_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="1"/>
<pin id="896" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="input_2_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="1"/>
<pin id="901" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="904" class="1005" name="input_2_addr_1_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="3" slack="1"/>
<pin id="906" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="input_3_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="3" slack="1"/>
<pin id="911" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="input_3_addr_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="1"/>
<pin id="916" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="conv_weights_0_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="1"/>
<pin id="921" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="924" class="1005" name="conv_weights_1_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="5" slack="1"/>
<pin id="926" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="conv_weights_0_load_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_7_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="939" class="1005" name="conv_weights_1_load_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_8_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="949" class="1005" name="wc_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="2" slack="1"/>
<pin id="951" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="954" class="1005" name="w_sum_3_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="959" class="1005" name="w_sum_3_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="merge_i_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="969" class="1005" name="f_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="1"/>
<pin id="971" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="974" class="1005" name="select_ln11_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="1"/>
<pin id="976" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="122" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="136" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="150" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="164" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="185" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="129" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="237"><net_src comp="143" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="242"><net_src comp="157" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="247"><net_src comp="171" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="336" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="359" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="365" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="192" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="386"><net_src comp="262" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="262" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="273" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="284" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="296" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="400" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="394" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="273" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="414" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="400" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="296" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="440" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="307" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="440" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="30" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="406" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="462" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="400" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="24" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="307" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="468" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="462" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="450" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="462" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="468" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="406" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="480" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="480" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="434" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="532"><net_src comp="318" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="58" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="318" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="28" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="329" pin="4"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="352" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="46" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="24" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="352" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="565"><net_src comp="546" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="540" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="329" pin="4"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="560" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="24" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="568" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="560" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="62" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="619"><net_src comp="599" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="66" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="68" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="615" pin="2"/><net_sink comp="621" pin=2"/></net>

<net id="629"><net_src comp="621" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="630"><net_src comp="621" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="631"><net_src comp="621" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="636"><net_src comp="552" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="590" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="70" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="637" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="678"><net_src comp="72" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="198" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="204" pin="3"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="210" pin="3"/><net_sink comp="670" pin=3"/></net>

<net id="682"><net_src comp="216" pin="3"/><net_sink comp="670" pin=4"/></net>

<net id="683"><net_src comp="666" pin="2"/><net_sink comp="670" pin=5"/></net>

<net id="684"><net_src comp="670" pin="6"/><net_sink comp="365" pin=1"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="198" pin="7"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="204" pin="7"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="210" pin="7"/><net_sink comp="685" pin=3"/></net>

<net id="697"><net_src comp="216" pin="7"/><net_sink comp="685" pin=4"/></net>

<net id="698"><net_src comp="666" pin="2"/><net_sink comp="685" pin=5"/></net>

<net id="703"><net_src comp="30" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="24" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="30" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="92" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="94" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="709" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="704" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="714" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="96" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="736"><net_src comp="728" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="740"><net_src comp="359" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="747"><net_src comp="98" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="100" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="102" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="754"><net_src comp="737" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="741" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="104" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="751" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="106" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="755" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="371" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="359" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="56" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="779" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="788"><net_src comp="779" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="793"><net_src comp="30" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="280" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="28" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="28" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="794" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="810"><net_src comp="382" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="388" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="819"><net_src comp="400" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="824"><net_src comp="414" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="830"><net_src comp="480" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="837"><net_src comp="492" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="500" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="847"><net_src comp="508" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="852"><net_src comp="108" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="857"><net_src comp="115" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="862"><net_src comp="528" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="534" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="871"><net_src comp="552" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="877"><net_src comp="560" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="882"><net_src comp="122" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="887"><net_src comp="129" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="892"><net_src comp="136" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="897"><net_src comp="143" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="902"><net_src comp="150" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="907"><net_src comp="157" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="912"><net_src comp="164" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="917"><net_src comp="171" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="922"><net_src comp="178" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="927"><net_src comp="185" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="932"><net_src comp="192" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="937"><net_src comp="670" pin="6"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="942"><net_src comp="222" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="947"><net_src comp="685" pin="6"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="952"><net_src comp="699" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="957"><net_src comp="359" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="962"><net_src comp="359" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="967"><net_src comp="728" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="972"><net_src comp="789" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="977"><net_src comp="800" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="284" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0 | {9 }
	Port: conv_out_1 | {9 }
 - Input state : 
	Port: conv_1 : input_0 | {3 4 }
	Port: conv_1 : input_1 | {3 4 }
	Port: conv_1 : input_2 | {3 4 }
	Port: conv_1 : input_3 | {3 4 }
	Port: conv_1 : conv_weights_0 | {3 4 }
	Port: conv_1 : conv_weights_1 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		zext_ln34 : 3
		tmp_1 : 3
		sub_ln34 : 4
		xor_ln34 : 2
		trunc_ln34 : 1
		and_ln34 : 2
		icmp_ln14 : 1
		and_ln34_1 : 2
		c : 3
		or_ln34 : 2
		select_ln34_2 : 2
		trunc_ln34_1 : 4
		select_ln34_3 : 5
		select_ln11 : 2
		zext_ln34_1 : 3
		zext_ln34_2 : 3
		add_ln34 : 4
		sext_ln34 : 5
		conv_out_0_addr : 6
		conv_out_1_addr : 6
	State 3
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln26 : 2
		select_ln26_1 : 2
		zext_ln26 : 3
		tmp_2 : 3
		zext_ln26_1 : 4
		sub_ln26 : 5
		sext_ln26 : 6
		add_ln26 : 3
		tmp_5 : 4
		zext_ln26_2 : 5
		input_0_addr : 6
		or_ln26 : 5
		tmp_9 : 5
		input_0_addr_1 : 6
		input_1_addr : 6
		input_1_addr_1 : 6
		input_2_addr : 6
		input_2_addr_1 : 6
		input_3_addr : 6
		input_3_addr_1 : 6
		zext_ln26_3 : 3
		add_ln26_2 : 7
		shl_ln26 : 8
		sub_ln26_1 : 8
		add_ln26_3 : 9
		zext_ln26_4 : 10
		conv_weights_0_addr : 11
		conv_weights_1_addr : 11
		conv_weights_0_load : 12
		input_0_load : 7
		input_1_load : 7
		input_2_load : 7
		input_3_load : 7
		conv_weights_1_load : 12
		input_0_load_1 : 7
		input_1_load_1 : 7
		input_2_load_1 : 7
		input_3_load_1 : 7
	State 4
		tmp_7 : 1
		tmp_s : 2
		tmp_8 : 1
	State 5
		w_sum_3 : 1
	State 6
		w_sum_3_1 : 1
	State 7
		empty_4 : 1
	State 8
		select_ln7_i : 1
		empty_5 : 1
		merge_i : 1
		w_sum : 2
	State 9
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_4 : 1
		and_ln33 : 4
		w_sum_2 : 4
		store_ln34 : 5
		store_ln34 : 5
		select_ln11_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_359      |    2    |   177   |   198   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_365      |    3    |   128   |   138   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_388    |    0    |    0    |    13   |
|          |       r_fu_394       |    0    |    0    |    10   |
|          |       c_fu_468       |    0    |    0    |    10   |
|          |    add_ln34_fu_516   |    0    |    0    |    7    |
|          |    add_ln18_fu_534   |    0    |    0    |    13   |
|          |       wr_fu_540      |    0    |    0    |    10   |
|    add   |    add_ln26_fu_594   |    0    |    0    |    10   |
|          |   add_ln26_2_fu_637  |    0    |    0    |    15   |
|          |   add_ln26_3_fu_655  |    0    |    0    |    7    |
|          |   add_ln26_1_fu_666  |    0    |    0    |    10   |
|          |       wc_fu_699      |    0    |    0    |    10   |
|          |       f_fu_789       |    0    |    0    |    10   |
|          |   add_ln11_1_fu_794  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_406  |    0    |    0    |    2    |
|          | select_ln34_1_fu_414 |    0    |    0    |    2    |
|          | select_ln34_2_fu_480 |    0    |    0    |    2    |
|          | select_ln34_3_fu_492 |    0    |    0    |    2    |
|          |  select_ln11_fu_500  |    0    |    0    |    2    |
|  select  |  select_ln26_fu_552  |    0    |    0    |    2    |
|          | select_ln26_1_fu_560 |    0    |    0    |    2    |
|          |  select_ln7_i_fu_714 |    0    |    0    |    32   |
|          |    merge_i_fu_728    |    0    |    0    |    32   |
|          |    w_sum_2_fu_779    |    0    |    0    |    32   |
|          | select_ln11_1_fu_800 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_382   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_400   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_456   |    0    |    0    |    8    |
|          |   icmp_ln18_fu_528   |    0    |    0    |    9    |
|   icmp   |   icmp_ln21_fu_546   |    0    |    0    |    8    |
|          |    icmp_ln7_fu_704   |    0    |    0    |    8    |
|          |   icmp_ln7_1_fu_709  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_755   |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_761  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_371     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|    mux   |     tmp_7_fu_670     |    0    |    0    |    21   |
|          |     tmp_8_fu_685     |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln34_fu_434   |    0    |    0    |    7    |
|    sub   |    sub_ln26_fu_584   |    0    |    0    |    13   |
|          |   sub_ln26_1_fu_649  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln34_fu_450   |    0    |    0    |    2    |
|    and   |   and_ln34_1_fu_462  |    0    |    0    |    2    |
|          |    and_ln33_fu_773   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln34_fu_474    |    0    |    0    |    2    |
|    or    |    or_ln26_fu_615    |    0    |    0    |    0    |
|          |    empty_5_fu_722    |    0    |    0    |    2    |
|          |    or_ln33_fu_767    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln34_fu_440   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln34_fu_422   |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_508  |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_512  |    0    |    0    |    0    |
|   zext   |   zext_ln26_fu_568   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_580  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_607  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_633  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_660  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_426     |    0    |    0    |    0    |
|bitconcatenate|     tmp_2_fu_572     |    0    |    0    |    0    |
|          |     tmp_5_fu_599     |    0    |    0    |    0    |
|          |     tmp_9_fu_621     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln34_fu_446  |    0    |    0    |    0    |
|   trunc  |  trunc_ln34_1_fu_488 |    0    |    0    |    0    |
|          |   trunc_ln33_fu_751  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln34_fu_522   |    0    |    0    |    0    |
|          |   sext_ln26_fu_590   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln26_fu_643   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_741      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   305   |   825   |
|----------|----------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|conv_weights_0|    0   |   32   |   14   |
|conv_weights_1|    0   |   32   |   14   |
+--------------+--------+--------+--------+
|     Total    |    0   |   64   |   28   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln18_reg_863     |    4   |
|      add_ln8_reg_811      |    4   |
|        c_0_reg_292        |    2   |
|  conv_out_0_addr_reg_849  |    3   |
|  conv_out_1_addr_reg_854  |    3   |
|conv_weights_0_addr_reg_919|    5   |
|conv_weights_0_load_reg_929|   32   |
|conv_weights_1_addr_reg_924|    5   |
|conv_weights_1_load_reg_939|   32   |
|        f_0_reg_303        |    2   |
|         f_reg_969         |    2   |
|     icmp_ln11_reg_816     |    1   |
|     icmp_ln18_reg_859     |    1   |
|      icmp_ln8_reg_807     |    1   |
|  indvar_flatten15_reg_280 |    4   |
|  indvar_flatten29_reg_258 |    4   |
|   indvar_flatten_reg_314  |    4   |
|   input_0_addr_1_reg_884  |    3   |
|    input_0_addr_reg_879   |    3   |
|   input_1_addr_1_reg_894  |    3   |
|    input_1_addr_reg_889   |    3   |
|   input_2_addr_1_reg_904  |    3   |
|    input_2_addr_reg_899   |    3   |
|   input_3_addr_1_reg_914  |    3   |
|    input_3_addr_reg_909   |    3   |
|      merge_i_reg_964      |   32   |
|        r_0_reg_269        |    2   |
|          reg_377          |   32   |
|   select_ln11_1_reg_974   |    4   |
|    select_ln11_reg_838    |    2   |
|   select_ln26_1_reg_874   |    2   |
|    select_ln26_reg_868    |    2   |
|   select_ln34_1_reg_821   |    2   |
|   select_ln34_2_reg_827   |    2   |
|   select_ln34_3_reg_834   |    1   |
|       tmp_7_reg_934       |   32   |
|       tmp_8_reg_944       |   32   |
|      w_sum_1_reg_336      |   32   |
|     w_sum_3_1_reg_959     |   32   |
|      w_sum_3_reg_954      |   32   |
|        wc_0_reg_348       |    2   |
|         wc_reg_949        |    2   |
|        wr_0_reg_325       |    2   |
|    zext_ln34_1_reg_844    |    6   |
+---------------------------+--------+
|           Total           |   386  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_192    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_198    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_198    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_204    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_204    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_210    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_210    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_216    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_216    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_222    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten15_reg_280 |  p0  |   2  |   4  |    8   ||    9    |
|      w_sum_1_reg_336     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_359        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_359        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_365        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_365        |  p1  |   3  |  32  |   96   ||    15   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   532  || 19.2105 ||   174   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   825  |
|   Memory  |    0   |    -   |    -   |   64   |   28   |
|Multiplexer|    -   |    -   |   19   |    -   |   174  |
|  Register |    -   |    -   |    -   |   386  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   19   |   755  |  1027  |
+-----------+--------+--------+--------+--------+--------+
