library ieee;
use ieee.std_logic_1164.all;

-- Controller of the sequential multiplier.
-- Find the used FSM in the project folder.

entity controller is
	port(
		pr_0: in std_logic;
		clk_mcand: out std_logic;
		clk_prod: out std_logic;
		mux: out std_logic;
		shift: out std_logic -- shifts the product register to the right
								   -- on the falling edge of the clk_prod.
	);
end controller;


architecture rtl of controller is
	signal clk: std_logic := '1';
	constant half_period: time := 10ns; -- This value depends on the prop. delay 
													-- of the longest path of the multiplier.
													-- In our case the longest path would be 
													-- shift -> pr_0 -> next_state/next_round. 
begin
	internal_clk: process(clk) is
	begin
		clk <= not clk after half_period;
		
		
		
		
	end process;
end rtl;
