{"vcs1":{"timestamp_begin":1696241531.608916879, "rt":17.72, "ut":15.74, "st":0.80}}
{"vcselab":{"timestamp_begin":1696241549.434095436, "rt":1.72, "ut":0.44, "st":0.19}}
{"link":{"timestamp_begin":1696241551.230120797, "rt":0.48, "ut":0.28, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696241530.743516729}
{"VCS_COMP_START_TIME": 1696241530.743516729}
{"VCS_COMP_END_TIME": 1696241551.896527449}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390396}}
{"stitch_vcselab": {"peak_mem": 227828}}
