# synopsys_internship_Naresh_lankalapalli
# Why Iâ€™m a Great Fit for the Synopsys R\&D Engineering Internship

Hello! Iâ€™m **Naresh Lankalapalli**, a final-year **B.Tech (ECE) student at RGUKT Srikakulam** with a strong foundation in **digital design, computer architecture, and hardwareâ€“software co-design**.
My passion lies in **building from the ground up** â€” whether itâ€™s designing a MIPS32 5-stage pipelined processor in Verilog, optimizing CNN inference on an FPGA, or deploying AI workloads on edge devices.

## ðŸŽ¯ Why Me?

* **Solid Computer Architecture Experience** â€“ Designed and verified a **MIPS32 5-stage pipelined processor** supporting R-, I-, and J-type instructions, applying hazard handling and pipeline optimization concepts directly from theory into working hardware.
* **Hands-On RTL Design Skills** â€“ Comfortable with **Verilog/SystemVerilog** for both design and verification, during my Maven Silicon internship.
* **FPGA & HLS Expertise** â€“ Built custom accelerators using **Vivado HLS** for AI workloads, integrating with Zynq MPSoCs (KV260) and deploying **DPU-based real-time inference pipelines**.
* **Linux & Toolchain Proficiency** â€“ Experienced in working with **Xilinx Vivado, PYNQ, Vitis HLS, and Synopsys tools**, with strong Git/Linux workflow.
* **End-to-End System Development** â€“ Skilled at moving from **algorithm â†’ RTL/HLS design â†’ FPGA prototyping â†’ real-time deployment**, making me comfortable in both hardware and software aspects.

---

## ðŸ› ï¸ Relevant Skills

* **Programming:** C, C++, Python (for ML), Verilog, SystemVerilog
* **Digital Design:** RTL design, pipelining, AMBA protocols (APB, AHB), FSM-based control
* **FPGA Platforms:** KV260, Basys3, NVIDIA Jetson Nano
* **Specialized Knowledge:** DPU acceleration, CNN hardware mapping, memory bandwidth optimization, BRAM utilization strategies
* **Tools & OS:** Xilinx Vivado, Vitis HLS, MATLAB, PYNQ, Linux (Ubuntu), Git

---

## ðŸ“Œ Highlight Projects

* **MIPS32 5-Stage Pipelined Processor** â€“ Designed from scratch in Verilog with instruction decoding, forwarding, and hazard detection.
* **Paddy Leaf Disease Detection Accelerator** â€“ CNN optimized with Genetic Algorithm, deployed on FPGA with >98% accuracy.
* **Real-Time Digit Recognition on Jetson Nano** â€“ Integrated a CNN model with USB camera for live inference.
* **Google Dino Game on FPGA** â€“ Fully hardware-implemented game using VGA output on Basys3.
* **APB to AHB Bridge** â€“ Designed and verified as part of Maven Silicon internship.

---

## ðŸš€ My Motivation

What excites me about Synopsys is the **opportunity to work at the intersection of cutting-edge VLSI design and real-world impact**. Iâ€™ve always enjoyed solving problems that require both deep technical knowledge and creative thinking, and I see Synopsys as the perfect environment to **refine my digital design skills, contribute to high-performance IP, and learn from the best minds in the industry**.

Iâ€™m confident my background in **processor design, FPGA acceleration, and AI-on-chip deployment** will allow me to contribute meaningfully to the R\&D Engineering team while continuing to grow as an engineer.

---
