{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740636361311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740636361311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 03:06:01 2025 " "Processing started: Thu Feb 27 03:06:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740636361311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636361311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cofre -c cofre " "Command: quartus_map --read_settings_files=on --write_settings_files=off cofre -c cofre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636361312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740636361517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740636361517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/display_controller.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/display_controller.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "modules/display_controller.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 13 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/up_down.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/up_down.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "modules/up_down.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/up_down.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/digit_selector.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/digit_selector.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 digit_selector " "Found entity 1: digit_selector" {  } { { "modules/digit_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/digit_selector.tdf" 15 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/debouncer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/debouncer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "modules/debouncer.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/debouncer.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cnt_modn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/cnt_modn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_modn " "Found entity 1: cnt_modn" {  } { { "modules/cnt_modn.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/cnt_modn.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clk_500m_1s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/clk_500m_1s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_500m_1s " "Found entity 1: clk_500m_1s" {  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/bcd2ss.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/bcd2ss.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2ss " "Found entity 1: bcd2ss" {  } { { "modules/bcd2ss.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/bcd2ss.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cofre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cofre.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cofre " "Found entity 1: cofre" {  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/display_selector.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/display_selector.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_selector " "Found entity 1: display_selector" {  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 8 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/lucid_ram.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/lucid_ram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lucid_ram " "Found entity 1: lucid_ram" {  } { { "modules/lucid_ram.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/lucid_ram.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reset.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/reset.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "modules/reset.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/reset.tdf" 12 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_up_down.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_up_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_up_down " "Found entity 1: test_up_down" {  } { { "tests/test_up_down.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/tests/test_up_down.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ram_io.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/ram_io.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram_io " "Found entity 1: ram_io" {  } { { "modules/ram_io.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 11 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mode.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/mode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode " "Found entity 1: mode" {  } { { "modules/mode.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/mode.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375057 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "ss " "Group name \"ss\" is missing brackets (\[ \])" {  } { { "modules/eq_checker.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/eq_checker.tdf" 43 13 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1740636375058 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "pass " "Group name \"pass\" is missing brackets (\[ \])" {  } { { "modules/eq_checker.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/eq_checker.tdf" 43 19 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1740636375058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eq_checker.tdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/eq_checker.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 eq_checker " "Found entity 1: eq_checker" {  } { { "modules/eq_checker.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/eq_checker.tdf" 18 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cofre " "Elaborating entity \"cofre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740636375206 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND g1 " "Primitive \"GND\" of instance \"g1\" not used" {  } { { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 392 176 208 424 "g1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1740636375207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:inst8 " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:inst8\"" {  } { { "output_files/cofre.bdf" "inst8" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 0 336 504 80 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode display_controller:inst8\|lpm_decode:decode " "Elaborating entity \"lpm_decode\" for hierarchy \"display_controller:inst8\|lpm_decode:decode\"" {  } { { "modules/display_controller.tdf" "decode" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 19 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_controller:inst8\|lpm_decode:decode " "Elaborated megafunction instantiation \"display_controller:inst8\|lpm_decode:decode\"" {  } { { "modules/display_controller.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 19 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_controller:inst8\|lpm_decode:decode " "Instantiated megafunction \"display_controller:inst8\|lpm_decode:decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375233 ""}  } { { "modules/display_controller.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 19 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740636375233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpe " "Found entity 1: decode_gpe" {  } { { "db/decode_gpe.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/decode_gpe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpe display_controller:inst8\|lpm_decode:decode\|decode_gpe:auto_generated " "Elaborating entity \"decode_gpe\" for hierarchy \"display_controller:inst8\|lpm_decode:decode\|decode_gpe:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_selector display_controller:inst8\|display_selector:dspl_sel " "Elaborating entity \"display_selector\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\"" {  } { { "modules/display_controller.tdf" "dspl_sel" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_controller.tdf" 24 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst " "Elaborating entity \"lpm_counter\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\"" {  } { { "modules/display_selector.tdf" "cnt_inst" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 14 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst " "Elaborated megafunction instantiation \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\"" {  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 14 5 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst " "Instantiated megafunction \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 5000 " "Parameter \"LPM_AVALUE\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375300 ""}  } { { "modules/display_selector.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 14 5 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740636375300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jti " "Found entity 1: cntr_jti" {  } { { "db/cntr_jti.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/cntr_jti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jti display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated " "Elaborating entity \"cntr_jti\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\|lpm_counter:cnt_inst\|cntr_jti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_modn display_controller:inst8\|display_selector:dspl_sel\|cnt_modn:cnt_mod4 " "Elaborating entity \"cnt_modn\" for hierarchy \"display_controller:inst8\|display_selector:dspl_sel\|cnt_modn:cnt_mod4\"" {  } { { "modules/display_selector.tdf" "cnt_mod4" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/display_selector.tdf" 20 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_io ram_io:ram_pass " "Elaborating entity \"ram_io\" for hierarchy \"ram_io:ram_pass\"" {  } { { "output_files/cofre.bdf" "ram_pass" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 472 1528 1712 616 "ram_pass" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lucid_ram ram_io:ram_pass\|lucid_ram:ram " "Elaborating entity \"lucid_ram\" for hierarchy \"ram_io:ram_pass\|lucid_ram:ram\"" {  } { { "modules/ram_io.tdf" "ram" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 18 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ram_io:ram_pass\|lpm_mux:mux\[2\] " "Elaborating entity \"lpm_mux\" for hierarchy \"ram_io:ram_pass\|lpm_mux:mux\[2\]\"" {  } { { "modules/ram_io.tdf" "mux\[2\]" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 19 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_io:ram_pass\|lpm_mux:mux\[2\] " "Elaborated megafunction instantiation \"ram_io:ram_pass\|lpm_mux:mux\[2\]\"" {  } { { "modules/ram_io.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 19 5 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_io:ram_pass\|lpm_mux:mux\[2\] " "Instantiated megafunction \"ram_io:ram_pass\|lpm_mux:mux\[2\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375361 ""}  } { { "modules/ram_io.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/ram_io.tdf" 19 5 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740636375361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k9c " "Found entity 1: mux_k9c" {  } { { "db/mux_k9c.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/mux_k9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k9c ram_io:ram_pass\|lpm_mux:mux\[2\]\|mux_k9c:auto_generated " "Elaborating entity \"mux_k9c\" for hierarchy \"ram_io:ram_pass\|lpm_mux:mux\[2\]\|mux_k9c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode mode:inst " "Elaborating entity \"mode\" for hierarchy \"mode:inst\"" {  } { { "output_files/cofre.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 696 864 1040 776 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:db4 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:db4\"" {  } { { "output_files/cofre.bdf" "db4" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 696 672 792 808 "db4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_500m_1s clk_500m_1s:cl1 " "Elaborating entity \"clk_500m_1s\" for hierarchy \"clk_500m_1s:cl1\"" {  } { { "output_files/cofre.bdf" "cl1" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 136 208 392 248 "cl1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375412 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ena_500m " "Variable or input pin \"ena_500m\" is defined but never used." {  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 8 11 0 } } { "output_files/cofre.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 136 208 392 248 "cl1" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1740636375413 "|cofre|clk_500m_1s:cl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clk_500m_1s:cl1\|lpm_counter:cnt_inst " "Elaborating entity \"lpm_counter\" for hierarchy \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\"" {  } { { "modules/clk_500m_1s.tdf" "cnt_inst" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 12 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_500m_1s:cl1\|lpm_counter:cnt_inst " "Elaborated megafunction instantiation \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\"" {  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 12 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_500m_1s:cl1\|lpm_counter:cnt_inst " "Instantiated megafunction \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 3125000 " "Parameter \"LPM_AVALUE\" = \"3125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740636375417 ""}  } { { "modules/clk_500m_1s.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/clk_500m_1s.tdf" 12 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740636375417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_92j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_92j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_92j " "Found entity 1: cntr_92j" {  } { { "db/cntr_92j.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/db/cntr_92j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740636375463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636375463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_92j clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated " "Elaborating entity \"cntr_92j\" for hierarchy \"clk_500m_1s:cl1\|lpm_counter:cnt_inst\|cntr_92j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst1 " "Elaborating entity \"reset\" for hierarchy \"reset:inst1\"" {  } { { "output_files/cofre.bdf" "inst1" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 832 1160 1352 1008 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_modn cnt_modn:cnt_dig " "Elaborating entity \"cnt_modn\" for hierarchy \"cnt_modn:cnt_dig\"" {  } { { "output_files/cofre.bdf" "cnt_dig" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 496 992 1216 608 "cnt_dig" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_modn cnt_modn:cnt_rst5 " "Elaborating entity \"cnt_modn\" for hierarchy \"cnt_modn:cnt_rst5\"" {  } { { "output_files/cofre.bdf" "cnt_rst5" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 1096 1144 1368 1208 "cnt_rst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down up_down:ud1 " "Elaborating entity \"up_down\" for hierarchy \"up_down:ud1\"" {  } { { "output_files/cofre.bdf" "ud1" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 248 984 1128 360 "ud1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_checker eq_checker:inst2 " "Elaborating entity \"eq_checker\" for hierarchy \"eq_checker:inst2\"" {  } { { "output_files/cofre.bdf" "inst2" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 488 2048 2200 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_modn eq_checker:inst2\|cnt_modn:cnt4 " "Elaborating entity \"cnt_modn\" for hierarchy \"eq_checker:inst2\|cnt_modn:cnt4\"" {  } { { "modules/eq_checker.tdf" "cnt4" { Text "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/modules/eq_checker.tdf" 27 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_io ram_io:ram_show " "Elaborating entity \"ram_io\" for hierarchy \"ram_io:ram_show\"" {  } { { "output_files/cofre.bdf" "ram_show" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 240 1528 1712 384 "ram_show" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ss bcd2ss:inst11 " "Elaborating entity \"bcd2ss\" for hierarchy \"bcd2ss:inst11\"" {  } { { "output_files/cofre.bdf" "inst11" { Schematic "/mnt/caio/General/UFPE/ED/Projetos/P2/cofre/output_files/cofre.bdf" { { 248 1944 2112 360 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740636375479 ""}
{ "Info" "ISCL_SCL_DID_REM_USR_WIRE" "" "Removed the following redundant logic cells" { { "Info" "ISCL_SCL_CELL_NAME" "clk_500m_1s:cl1\|clk_62m " "Logic cell \"clk_500m_1s:cl1\|clk_62m\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1740636376128 ""}  } {  } 0 17017 "Removed the following redundant logic cells" 0 0 "Analysis & Synthesis" 0 -1 1740636376128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740636376131 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740636376131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740636376131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740636376131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740636376189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 03:06:16 2025 " "Processing ended: Thu Feb 27 03:06:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740636376189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740636376189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740636376189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740636376189 ""}
