-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xferode791 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    p_src_data_V_empty_n : IN STD_LOGIC;
    p_src_data_V_read : OUT STD_LOGIC;
    p_dst_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_V_full_n : IN STD_LOGIC;
    p_dst_data_V_write : OUT STD_LOGIC );
end;


architecture behav of xferode791 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_B5 : STD_LOGIC_VECTOR (7 downto 0) := "10110101";
    constant ap_const_lv8_B4 : STD_LOGIC_VECTOR (7 downto 0) := "10110100";
    constant ap_const_lv9_141 : STD_LOGIC_VECTOR (8 downto 0) := "101000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln272_reg_693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln887_3_reg_738 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_reg_747 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_2_reg_719 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal icmp_ln891_reg_769 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_assign_reg_248 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_V_1_0_reg_259 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_buf_1_1_0_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_0_1_0_reg_339 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_2_1_0_reg_351 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_2_reg_363 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_V_2_reg_363_pp1_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state8_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op109_read_state9 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal row_ind_2_V_load_reg_669 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal row_ind_2_V_5_load_reg_674 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_2_V_6_load_reg_679 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln259_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal init_row_ind_fu_405_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln272_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln278_fu_436_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal add_ln700_fu_447_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_col_V_fu_459_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln887_1_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln887_2_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_fu_482_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_reg_723 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_3_fu_486_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_3_reg_728 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_4_fu_490_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_4_reg_733 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln887_3_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_reg_738_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_reg_738_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_fu_500_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal col_V_reg_742 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal icmp_ln887_4_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_reg_747_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_reg_747_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal row_V_fu_645_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state8 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal buf_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_0_V_ce0 : STD_LOGIC;
    signal buf_0_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_0_V_ce1 : STD_LOGIC;
    signal buf_0_V_we1 : STD_LOGIC;
    signal buf_0_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_1_V_ce0 : STD_LOGIC;
    signal buf_1_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_1_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_1_V_ce1 : STD_LOGIC;
    signal buf_1_V_we1 : STD_LOGIC;
    signal buf_1_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_2_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_2_V_ce0 : STD_LOGIC;
    signal buf_2_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_2_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_2_V_ce1 : STD_LOGIC;
    signal buf_2_V_we1 : STD_LOGIC;
    signal buf_2_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_val1_V_read : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_val1_V_read : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_val1_V_read : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_val_assign_phi_fu_241_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal val_assign_reg_237 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_271 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln887_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_ind_1_V_1_reg_282 : STD_LOGIC_VECTOR (12 downto 0);
    signal zero_ind_V_reg_303 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_0_V_reg_292 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_1_reg_315 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_t_V_2_phi_fu_367_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln544_fu_442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_2_fu_512_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_0_V_addr_4_gep_fu_193_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_1_V_addr_4_gep_fu_199_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal buf_2_V_addr_gep_fu_205_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln544_3_fu_522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_ind_2_V_fu_90 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_0_V_4_fu_411_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_2_V_5_fu_94 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_2_V_6_fu_98 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal select_ln321_fu_535_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln321_1_fu_543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln321_2_fu_551_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_0_V_fu_559_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_570_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_597_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln887_5_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln62_fu_622_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln887_6_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_596 : BOOLEAN;

    component xfExtractPixels_1 IS
    port (
        ap_ready : OUT STD_LOGIC;
        val1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ip_accel_app_mux_yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component xferode791_buf_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    buf_0_V_U : component xferode791_buf_0_V
    generic map (
        DataWidth => 1,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_0_V_address0,
        ce0 => buf_0_V_ce0,
        q0 => buf_0_V_q0,
        address1 => buf_0_V_address1,
        ce1 => buf_0_V_ce1,
        we1 => buf_0_V_we1,
        d1 => buf_0_V_d1);

    buf_1_V_U : component xferode791_buf_0_V
    generic map (
        DataWidth => 1,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_1_V_address0,
        ce0 => buf_1_V_ce0,
        q0 => buf_1_V_q0,
        address1 => buf_1_V_address1,
        ce1 => buf_1_V_ce1,
        we1 => buf_1_V_we1,
        d1 => buf_1_V_d1);

    buf_2_V_U : component xferode791_buf_0_V
    generic map (
        DataWidth => 1,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2_V_address0,
        ce0 => buf_2_V_ce0,
        q0 => buf_2_V_q0,
        address1 => buf_2_V_address1,
        ce1 => buf_2_V_ce1,
        we1 => buf_2_V_we1,
        d1 => buf_2_V_d1);

    src_buf_temp_copy_ex_xfExtractPixels_1_fu_375 : component xfExtractPixels_1
    port map (
        ap_ready => src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_ap_ready,
        val1_V_read => src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_val1_V_read,
        ap_return => src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_ap_return);

    src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380 : component xfExtractPixels_1
    port map (
        ap_ready => src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_ap_ready,
        val1_V_read => src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_val1_V_read,
        ap_return => src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_ap_return);

    src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385 : component xfExtractPixels_1
    port map (
        ap_ready => src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_ap_ready,
        val1_V_read => src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_val1_V_read,
        ap_return => src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_ap_return);

    ip_accel_app_mux_yd2_U252 : component ip_accel_app_mux_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => select_ln321_fu_535_p3,
        din1 => select_ln321_1_fu_543_p3,
        din2 => select_ln321_2_fu_551_p3,
        din3 => trunc_ln321_3_reg_728,
        dout => buf_cop_0_V_fu_559_p5);

    ip_accel_app_mux_yd2_U253 : component ip_accel_app_mux_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => select_ln321_fu_535_p3,
        din1 => select_ln321_1_fu_543_p3,
        din2 => select_ln321_2_fu_551_p3,
        din3 => trunc_ln321_4_reg_733,
        dout => tmp_8_fu_570_p5);

    ip_accel_app_mux_yd2_U254 : component ip_accel_app_mux_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => select_ln321_fu_535_p3,
        din1 => select_ln321_1_fu_543_p3,
        din2 => select_ln321_2_fu_551_p3,
        din3 => trunc_ln321_reg_723,
        dout => tmp_9_fu_597_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln259_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln259_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state8);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    index_assign_reg_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln259_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                index_assign_reg_248 <= ap_const_lv9_0;
            elsif (((icmp_ln272_fu_430_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                index_assign_reg_248 <= add_ln278_fu_436_p2;
            end if; 
        end if;
    end process;

    row_ind_0_V_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                row_ind_0_V_reg_292 <= row_ind_1_V_1_reg_282;
            elsif (((icmp_ln887_fu_453_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_ind_0_V_reg_292 <= row_ind_2_V_5_load_reg_674;
            end if; 
        end if;
    end process;

    row_ind_1_V_1_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                row_ind_1_V_1_reg_282 <= zero_ind_V_reg_303;
            elsif (((icmp_ln887_fu_453_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_ind_1_V_1_reg_282 <= row_ind_2_V_6_load_reg_679;
            end if; 
        end if;
    end process;

    src_buf_0_1_0_reg_339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_3_reg_738_pp1_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                src_buf_0_1_0_reg_339 <= src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_ap_return;
            elsif (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                src_buf_0_1_0_reg_339 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    src_buf_1_1_0_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_3_reg_738_pp1_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                src_buf_1_1_0_reg_327 <= src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_ap_return;
            elsif (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                src_buf_1_1_0_reg_327 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    src_buf_2_1_0_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_3_reg_738_pp1_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                src_buf_2_1_0_reg_351 <= src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_ap_return;
            elsif (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                src_buf_2_1_0_reg_351 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    t_V_1_0_reg_259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln259_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_1_0_reg_259 <= ap_const_lv9_0;
            elsif (((icmp_ln272_reg_693 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_1_0_reg_259 <= add_ln700_fu_447_p2;
            end if; 
        end if;
    end process;

    t_V_1_reg_315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                t_V_1_reg_315 <= row_V_fu_645_p2;
            elsif (((icmp_ln887_fu_453_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                t_V_1_reg_315 <= ap_const_lv8_1;
            end if; 
        end if;
    end process;

    t_V_2_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                t_V_2_reg_363 <= col_V_reg_742;
            elsif (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                t_V_2_reg_363 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    t_V_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_fu_453_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                t_V_reg_271 <= i_col_V_fu_459_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_reg_271 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    val_assign_reg_237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln259_fu_399_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                val_assign_reg_237 <= init_row_ind_fu_405_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                val_assign_reg_237 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    zero_ind_V_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                zero_ind_V_reg_303 <= row_ind_0_V_reg_292;
            elsif (((icmp_ln887_fu_453_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                zero_ind_V_reg_303 <= row_ind_2_V_load_reg_669;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                col_V_reg_742 <= col_V_fu_500_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln272_reg_693 <= icmp_ln272_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                icmp_ln887_2_reg_719 <= icmp_ln887_2_fu_476_p2;
                trunc_ln321_3_reg_728 <= trunc_ln321_3_fu_486_p1;
                trunc_ln321_4_reg_733 <= trunc_ln321_4_fu_490_p1;
                trunc_ln321_reg_723 <= trunc_ln321_fu_482_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln887_3_reg_738 <= icmp_ln887_3_fu_494_p2;
                icmp_ln887_3_reg_738_pp1_iter1_reg <= icmp_ln887_3_reg_738;
                icmp_ln887_4_reg_747_pp1_iter1_reg <= icmp_ln887_4_reg_747;
                t_V_2_reg_363_pp1_iter1_reg <= t_V_2_reg_363;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                icmp_ln887_3_reg_738_pp1_iter2_reg <= icmp_ln887_3_reg_738_pp1_iter1_reg;
                icmp_ln887_4_reg_747_pp1_iter2_reg <= icmp_ln887_4_reg_747_pp1_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_3_fu_494_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln887_4_reg_747 <= icmp_ln887_4_fu_506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_3_reg_738_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln891_reg_769 <= icmp_ln891_fu_529_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln259_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_val_assign_phi_fu_241_p4 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_2_V_5_fu_94(1 downto 0) <= row_ind_0_V_4_fu_411_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    row_ind_2_V_5_load_reg_674(1 downto 0) <= row_ind_2_V_5_fu_94(1 downto 0);
                    row_ind_2_V_6_load_reg_679(1 downto 0) <= row_ind_2_V_6_fu_98(1 downto 0);
                    row_ind_2_V_load_reg_669(1 downto 0) <= row_ind_2_V_fu_90(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_phi_mux_val_assign_phi_fu_241_p4 = ap_const_lv2_1)) and not((ap_phi_mux_val_assign_phi_fu_241_p4 = ap_const_lv2_0)) and (icmp_ln259_fu_399_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_2_V_6_fu_98(1 downto 0) <= row_ind_0_V_4_fu_411_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln259_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_val_assign_phi_fu_241_p4 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_2_V_fu_90(1 downto 0) <= row_ind_0_V_4_fu_411_p1(1 downto 0);
            end if;
        end if;
    end process;
    row_ind_2_V_load_reg_669(12 downto 2) <= "00000000000";
    row_ind_2_V_5_load_reg_674(12 downto 2) <= "00000000000";
    row_ind_2_V_6_load_reg_679(12 downto 2) <= "00000000000";
    row_ind_2_V_fu_90(12 downto 2) <= "00000000000";
    row_ind_2_V_5_fu_94(12 downto 2) <= "00000000000";
    row_ind_2_V_6_fu_98(12 downto 2) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_CS_fsm_state2, icmp_ln259_fu_399_p2, icmp_ln272_fu_430_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state6, icmp_ln887_1_fu_470_p2, ap_CS_fsm_state7, icmp_ln887_3_fu_494_p2, ap_enable_reg_pp1_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, icmp_ln887_fu_453_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln259_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln272_fu_430_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln272_fu_430_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln887_fu_453_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln887_3_fu_494_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln887_3_fu_494_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln278_fu_436_p2 <= std_logic_vector(unsigned(index_assign_reg_248) + unsigned(ap_const_lv9_1));
    add_ln700_fu_447_p2 <= std_logic_vector(unsigned(t_V_1_0_reg_259) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(7);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_V_empty_n, ap_enable_reg_pp0_iter1, icmp_ln272_reg_693)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln272_reg_693 = ap_const_lv1_0) and (p_src_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_V_empty_n, ap_enable_reg_pp0_iter1, icmp_ln272_reg_693)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln272_reg_693 = ap_const_lv1_0) and (p_src_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(p_src_data_V_empty_n, p_dst_data_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, icmp_ln891_reg_769, ap_predicate_op109_read_state9)
    begin
                ap_block_pp1_stage0_01001 <= (((icmp_ln891_reg_769 = ap_const_lv1_0) and (p_dst_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((p_src_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_predicate_op109_read_state9 = ap_const_boolean_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(p_src_data_V_empty_n, p_dst_data_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, icmp_ln891_reg_769, ap_predicate_op109_read_state9)
    begin
                ap_block_pp1_stage0_11001 <= (((icmp_ln891_reg_769 = ap_const_lv1_0) and (p_dst_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((p_src_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_predicate_op109_read_state9 = ap_const_boolean_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(p_src_data_V_empty_n, p_dst_data_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, icmp_ln891_reg_769, ap_predicate_op109_read_state9)
    begin
                ap_block_pp1_stage0_subdone <= (((icmp_ln891_reg_769 = ap_const_lv1_0) and (p_dst_data_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((p_src_data_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_predicate_op109_read_state9 = ap_const_boolean_1)));
    end process;

        ap_block_state10_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp1_stage0_iter3_assign_proc : process(p_dst_data_V_full_n, icmp_ln891_reg_769)
    begin
                ap_block_state11_pp1_stage0_iter3 <= ((icmp_ln891_reg_769 = ap_const_lv1_0) and (p_dst_data_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_V_empty_n, icmp_ln272_reg_693)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((icmp_ln272_reg_693 = ap_const_lv1_0) and (p_src_data_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state8_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp1_stage0_iter1_assign_proc : process(p_src_data_V_empty_n, ap_predicate_op109_read_state9)
    begin
                ap_block_state9_pp1_stage0_iter1 <= ((p_src_data_V_empty_n = ap_const_logic_0) and (ap_predicate_op109_read_state9 = ap_const_boolean_1));
    end process;


    ap_condition_596_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, trunc_ln321_reg_723)
    begin
                ap_condition_596 <= (not((trunc_ln321_reg_723 = ap_const_lv2_0)) and not((trunc_ln321_reg_723 = ap_const_lv2_1)) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln272_fu_430_p2)
    begin
        if ((icmp_ln272_fu_430_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state8_assign_proc : process(icmp_ln887_3_fu_494_p2)
    begin
        if ((icmp_ln887_3_fu_494_p2 = ap_const_lv1_0)) then 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln887_1_fu_470_p2, ap_CS_fsm_state7)
    begin
        if ((((icmp_ln887_1_fu_470_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t_V_2_phi_fu_367_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln887_3_reg_738, t_V_2_reg_363, col_V_reg_742)
    begin
        if (((icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_t_V_2_phi_fu_367_p4 <= col_V_reg_742;
        else 
            ap_phi_mux_t_V_2_phi_fu_367_p4 <= t_V_2_reg_363;
        end if; 
    end process;

    ap_phi_mux_val_assign_phi_fu_241_p4 <= val_assign_reg_237;

    ap_predicate_op109_read_state9_assign_proc : process(icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719)
    begin
                ap_predicate_op109_read_state9 <= ((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(icmp_ln887_1_fu_470_p2, ap_CS_fsm_state7)
    begin
        if (((icmp_ln887_1_fu_470_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_V_addr_4_gep_fu_193_p3 <= zext_ln544_2_fu_512_p1(9 - 1 downto 0);
    buf_0_V_address0 <= zext_ln544_3_fu_522_p1(9 - 1 downto 0);

    buf_0_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_CS_fsm_state6, trunc_ln321_reg_723, zext_ln544_1_fu_465_p1, zext_ln544_2_fu_512_p1, buf_0_V_addr_4_gep_fu_193_p3)
    begin
        if (((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0))) then 
            buf_0_V_address1 <= buf_0_V_addr_4_gep_fu_193_p3;
        elsif (((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0))) then 
            buf_0_V_address1 <= zext_ln544_2_fu_512_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_0_V_address1 <= zext_ln544_1_fu_465_p1(9 - 1 downto 0);
        else 
            buf_0_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    buf_0_V_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            buf_0_V_ce0 <= ap_const_logic_1;
        else 
            buf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, trunc_ln321_reg_723)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_0_V_ce1 <= ap_const_logic_1;
        else 
            buf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_d1_assign_proc : process(p_src_data_V_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_CS_fsm_state6, trunc_ln321_reg_723)
    begin
        if (((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0))) then 
            buf_0_V_d1 <= p_src_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0)))) then 
            buf_0_V_d1 <= ap_const_lv1_1;
        else 
            buf_0_V_d1 <= "X";
        end if; 
    end process;


    buf_0_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, trunc_ln321_reg_723, icmp_ln887_fu_453_p2)
    begin
        if ((((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((icmp_ln887_fu_453_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            buf_0_V_we1 <= ap_const_logic_1;
        else 
            buf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_V_addr_4_gep_fu_199_p3 <= zext_ln544_2_fu_512_p1(9 - 1 downto 0);
    buf_1_V_address0 <= zext_ln544_3_fu_522_p1(9 - 1 downto 0);

    buf_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, trunc_ln321_reg_723, zext_ln544_fu_442_p1, zext_ln544_2_fu_512_p1, buf_1_V_addr_4_gep_fu_199_p3)
    begin
        if (((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1))) then 
            buf_1_V_address1 <= buf_1_V_addr_4_gep_fu_199_p3;
        elsif (((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1))) then 
            buf_1_V_address1 <= zext_ln544_2_fu_512_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_1_V_address1 <= zext_ln544_fu_442_p1(9 - 1 downto 0);
        else 
            buf_1_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    buf_1_V_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            buf_1_V_ce0 <= ap_const_logic_1;
        else 
            buf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln321_reg_723)
    begin
        if ((((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            buf_1_V_ce1 <= ap_const_logic_1;
        else 
            buf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_d1_assign_proc : process(p_src_data_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, trunc_ln321_reg_723)
    begin
        if (((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1))) then 
            buf_1_V_d1 <= ap_const_lv1_1;
        elsif ((((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_1_V_d1 <= p_src_data_V_dout;
        else 
            buf_1_V_d1 <= "X";
        end if; 
    end process;


    buf_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln272_reg_693, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, trunc_ln321_reg_723)
    begin
        if ((((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln321_reg_723 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((icmp_ln272_reg_693 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            buf_1_V_we1 <= ap_const_logic_1;
        else 
            buf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_V_addr_gep_fu_205_p3 <= zext_ln544_2_fu_512_p1(9 - 1 downto 0);
    buf_2_V_address0 <= zext_ln544_3_fu_522_p1(9 - 1 downto 0);

    buf_2_V_address1_assign_proc : process(icmp_ln887_2_reg_719, zext_ln544_2_fu_512_p1, buf_2_V_addr_gep_fu_205_p3, ap_condition_596)
    begin
        if ((ap_const_boolean_1 = ap_condition_596)) then
            if ((icmp_ln887_2_reg_719 = ap_const_lv1_1)) then 
                buf_2_V_address1 <= buf_2_V_addr_gep_fu_205_p3;
            elsif ((icmp_ln887_2_reg_719 = ap_const_lv1_0)) then 
                buf_2_V_address1 <= zext_ln544_2_fu_512_p1(9 - 1 downto 0);
            else 
                buf_2_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            buf_2_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    buf_2_V_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            buf_2_V_ce0 <= ap_const_logic_1;
        else 
            buf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_block_pp1_stage0_11001, trunc_ln321_reg_723)
    begin
        if (((not((trunc_ln321_reg_723 = ap_const_lv2_0)) and not((trunc_ln321_reg_723 = ap_const_lv2_1)) and (icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not((trunc_ln321_reg_723 = ap_const_lv2_0)) and not((trunc_ln321_reg_723 = ap_const_lv2_1)) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_2_V_ce1 <= ap_const_logic_1;
        else 
            buf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_d1_assign_proc : process(p_src_data_V_dout, icmp_ln887_2_reg_719, ap_condition_596)
    begin
        if ((ap_const_boolean_1 = ap_condition_596)) then
            if ((icmp_ln887_2_reg_719 = ap_const_lv1_1)) then 
                buf_2_V_d1 <= p_src_data_V_dout;
            elsif ((icmp_ln887_2_reg_719 = ap_const_lv1_0)) then 
                buf_2_V_d1 <= ap_const_lv1_1;
            else 
                buf_2_V_d1 <= "X";
            end if;
        else 
            buf_2_V_d1 <= "X";
        end if; 
    end process;


    buf_2_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719, ap_block_pp1_stage0_11001, trunc_ln321_reg_723)
    begin
        if (((not((trunc_ln321_reg_723 = ap_const_lv2_0)) and not((trunc_ln321_reg_723 = ap_const_lv2_1)) and (icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not((trunc_ln321_reg_723 = ap_const_lv2_0)) and not((trunc_ln321_reg_723 = ap_const_lv2_1)) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (icmp_ln887_2_reg_719 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_2_V_we1 <= ap_const_logic_1;
        else 
            buf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    col_V_fu_500_p2 <= std_logic_vector(unsigned(ap_phi_mux_t_V_2_phi_fu_367_p4) + unsigned(ap_const_lv9_1));
    i_col_V_fu_459_p2 <= std_logic_vector(unsigned(t_V_reg_271) + unsigned(ap_const_lv9_1));
    icmp_ln259_fu_399_p2 <= "1" when (val_assign_reg_237 = ap_const_lv2_3) else "0";
    icmp_ln272_fu_430_p2 <= "1" when (index_assign_reg_248 = ap_const_lv9_140) else "0";
    icmp_ln887_1_fu_470_p2 <= "1" when (unsigned(t_V_1_reg_315) < unsigned(ap_const_lv8_B5)) else "0";
    icmp_ln887_2_fu_476_p2 <= "1" when (unsigned(t_V_1_reg_315) < unsigned(ap_const_lv8_B4)) else "0";
    icmp_ln887_3_fu_494_p2 <= "1" when (unsigned(ap_phi_mux_t_V_2_phi_fu_367_p4) < unsigned(ap_const_lv9_141)) else "0";
    icmp_ln887_4_fu_506_p2 <= "1" when (unsigned(ap_phi_mux_t_V_2_phi_fu_367_p4) < unsigned(ap_const_lv9_140)) else "0";
    icmp_ln887_5_fu_616_p2 <= "1" when (unsigned(src_buf_1_1_0_reg_327) < unsigned(src_buf_0_1_0_reg_339)) else "0";
    icmp_ln887_6_fu_630_p2 <= "1" when (unsigned(src_buf_2_1_0_reg_351) < unsigned(select_ln62_fu_622_p3)) else "0";
    icmp_ln887_fu_453_p2 <= "1" when (unsigned(t_V_reg_271) < unsigned(ap_const_lv9_140)) else "0";
    icmp_ln891_fu_529_p2 <= "1" when (t_V_2_reg_363_pp1_iter1_reg = ap_const_lv9_0) else "0";
    init_row_ind_fu_405_p2 <= std_logic_vector(unsigned(val_assign_reg_237) + unsigned(ap_const_lv2_1));

    p_dst_data_V_blk_n_assign_proc : process(p_dst_data_V_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter3, icmp_ln891_reg_769)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln891_reg_769 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            p_dst_data_V_blk_n <= p_dst_data_V_full_n;
        else 
            p_dst_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_V_din <= 
        src_buf_2_1_0_reg_351 when (icmp_ln887_6_fu_630_p2(0) = '1') else 
        select_ln62_fu_622_p3;

    p_dst_data_V_write_assign_proc : process(ap_enable_reg_pp1_iter3, icmp_ln891_reg_769, ap_block_pp1_stage0_11001)
    begin
        if (((icmp_ln891_reg_769 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            p_dst_data_V_write <= ap_const_logic_1;
        else 
            p_dst_data_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_V_blk_n_assign_proc : process(p_src_data_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln272_reg_693, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln887_3_reg_738, icmp_ln887_4_reg_747, icmp_ln887_2_reg_719)
    begin
        if ((((icmp_ln887_2_reg_719 = ap_const_lv1_1) and (icmp_ln887_4_reg_747 = ap_const_lv1_1) and (icmp_ln887_3_reg_738 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln272_reg_693 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_V_blk_n <= p_src_data_V_empty_n;
        else 
            p_src_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln272_reg_693, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op109_read_state9, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op109_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((icmp_ln272_reg_693 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_V_read <= ap_const_logic_1;
        else 
            p_src_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    row_V_fu_645_p2 <= std_logic_vector(unsigned(t_V_1_reg_315) + unsigned(ap_const_lv8_1));
    row_ind_0_V_4_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_assign_reg_237),13));
    select_ln321_1_fu_543_p3 <= 
        ap_const_lv8_FF when (buf_1_V_q0(0) = '1') else 
        ap_const_lv8_0;
    select_ln321_2_fu_551_p3 <= 
        ap_const_lv8_FF when (buf_2_V_q0(0) = '1') else 
        ap_const_lv8_0;
    select_ln321_fu_535_p3 <= 
        ap_const_lv8_FF when (buf_0_V_q0(0) = '1') else 
        ap_const_lv8_0;
    select_ln62_fu_622_p3 <= 
        src_buf_1_1_0_reg_327 when (icmp_ln887_5_fu_616_p2(0) = '1') else 
        src_buf_0_1_0_reg_339;
    src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_val1_V_read <= 
        tmp_8_fu_570_p5 when (icmp_ln887_4_reg_747_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_FF;
    src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_val1_V_read <= 
        tmp_9_fu_597_p5 when (icmp_ln887_4_reg_747_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_FF;
    src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_val1_V_read <= 
        buf_cop_0_V_fu_559_p5 when (icmp_ln887_4_reg_747_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_FF;
    trunc_ln321_3_fu_486_p1 <= zero_ind_V_reg_303(2 - 1 downto 0);
    trunc_ln321_4_fu_490_p1 <= row_ind_0_V_reg_292(2 - 1 downto 0);
    trunc_ln321_fu_482_p1 <= row_ind_1_V_1_reg_282(2 - 1 downto 0);
    zext_ln544_1_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_271),64));
    zext_ln544_2_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_363),64));
    zext_ln544_3_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_363_pp1_iter1_reg),64));
    zext_ln544_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_1_0_reg_259),64));
end behav;
