;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
	SUB 20, @12
	SUB #72, @200
	JMP @72, #202
	SUB 12, @10
	JMP @72, #202
	ADD #270, 0
	SPL <127, 126
	DAT #12, <10
	SPL <127, 126
	SPL <-127, 100
	JMZ 210, 60
	ADD 3, @320
	JMZ 210, 60
	ADD 3, @320
	SUB @127, 106
	SPL 0, <-32
	SUB 200, 0
	ADD #270, <0
	ADD #270, <0
	SUB -7, <-20
	SUB @127, 106
	SUB -7, <-20
	SPL <-127, 100
	SLT 300, 90
	SPL <-127, 100
	SPL <-127, 100
	SPL <-127, 100
	MOV -7, <-20
	MOV -7, <-20
	ADD #12, @200
	ADD 3, @322
	DAT #0, #3
	SUB -7, <-120
	SUB 0, 15
	SUB 0, <150
	SUB <130, 9
	ADD #270, 0
	SPL 0, <-32
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	ADD #270, 0
	ADD #270, 0
	ADD #270, <0
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
