Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 28 15:36:18 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 32030 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.056   -31960.906                  28280                86022        0.042        0.000                      0                86022        3.000        0.000                       0                 31840  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.846}        7.692           130.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.846}        7.692           130.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -3.056   -31960.906                  28280                86022        0.163        0.000                      0                86022        3.346        0.000                       0                 31836  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -3.054   -31902.840                  28235                86022        0.163        0.000                      0                86022        3.346        0.000                       0                 31836  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -3.056   -31960.906                  28280                86022        0.042        0.000                      0                86022  
clk_out1_sys_clk    clk_out1_sys_clk_1       -3.056   -31960.906                  28280                86022        0.042        0.000                      0                86022  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :        28280  Failing Endpoints,  Worst Slack       -3.056ns,  Total Violation   -31960.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.056ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 5.875ns (55.417%)  route 4.726ns (44.583%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.825 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[0]
                         net (fo=4, routed)           0.660     9.485    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_7
    SLICE_X59Y169        LUT3 (Prop_lut3_I1_O)        0.209     9.694 r  sigma/Mat_mul88/mul_reg[0][37][28]_i_1/O
                         net (fo=2, routed)           0.514    10.208    sigma/Mat_mul88/mul_reg[0][37][28]_i_1_n_0
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.121     7.218    
    SLICE_X59Y166        FDRE (Setup_fdre_C_D)       -0.066     7.152    sigma/Mat_mul88/mul_reg_reg[5][37][28]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 -3.056    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 5.968ns (56.321%)  route 4.628ns (43.679%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.905 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[3]
                         net (fo=4, routed)           0.416     9.321    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_4
    SLICE_X58Y162        LUT3 (Prop_lut3_I1_O)        0.222     9.543 r  sigma/Mat_mul88/mul_reg[1][37][31]_i_1/O
                         net (fo=2, routed)           0.660    10.203    sigma/Mat_mul88/mul_reg[1][37][31]_i_1_n_0
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.121     7.218    
    SLICE_X59Y165        FDRE (Setup_fdre_C_D)       -0.064     7.154    sigma/Mat_mul88/mul_reg_reg[3][37][31]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -2.987ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 5.936ns (56.145%)  route 4.637ns (43.855%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.888     9.964    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X82Y105        LUT5 (Prop_lut5_I4_O)        0.216    10.180 r  sigma/Mat_mul88/mul_reg[1][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.180    sigma/Mat_mul88/mul_reg[1][8][29]_i_1_n_0
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.121     7.161    
    SLICE_X82Y105        FDRE (Setup_fdre_C_D)        0.032     7.193    sigma/Mat_mul88/mul_reg_reg[1][8][29]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 -2.987    

Slack (VIOLATED) :        -2.969ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 5.771ns (54.679%)  route 4.783ns (45.321%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 6.988 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.918 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[0]
                         net (fo=8, routed)           1.035     9.952    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_7
    SLICE_X82Y110        LUT5 (Prop_lut5_I3_O)        0.209    10.161 r  sigma/Mat_mul88/mul_reg[0][8][24]_i_1/O
                         net (fo=1, routed)           0.000    10.161    sigma/Mat_mul88/mul_reg[0][8][24]_i_1_n_0
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.199     6.988    sigma/Mat_mul88/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/C
                         clock pessimism              0.292     7.280    
                         clock uncertainty           -0.121     7.159    
    SLICE_X82Y110        FDRE (Setup_fdre_C_D)        0.033     7.192    sigma/Mat_mul88/mul_reg_reg[0][8][24]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 -2.969    

Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 5.936ns (56.313%)  route 4.605ns (43.687%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 6.983 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.856     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X79Y105        LUT5 (Prop_lut5_I3_O)        0.216    10.148 r  sigma/Mat_mul88/mul_reg[2][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.148    sigma/Mat_mul88/mul_reg[2][8][29]_i_1_n_0
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.194     6.983    sigma/Mat_mul88/clk_out1
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/C
                         clock pessimism              0.292     7.275    
                         clock uncertainty           -0.121     7.154    
    SLICE_X79Y105        FDRE (Setup_fdre_C_D)        0.032     7.186    sigma/Mat_mul88/mul_reg_reg[2][8][29]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 5.936ns (56.113%)  route 4.643ns (43.887%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 6.985 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.894     9.970    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.216    10.186 r  sigma/Mat_mul88/mul_reg[4][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.186    sigma/Mat_mul88/mul_reg[4][8][29]_i_1_n_0
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.196     6.985    sigma/Mat_mul88/clk_out1
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/C
                         clock pessimism              0.292     7.277    
                         clock uncertainty           -0.121     7.156    
    SLICE_X80Y106        FDRE (Setup_fdre_C_D)        0.070     7.226    sigma/Mat_mul88/mul_reg_reg[4][8][29]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.955ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 5.936ns (57.169%)  route 4.447ns (42.831%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.913 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.658     9.436    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X71Y148        LUT3 (Prop_lut3_I1_O)        0.216     9.652 r  sigma/Mat_mul88/mul_reg[4][5][29]_i_1/O
                         net (fo=3, routed)           0.338     9.990    sigma/Mat_mul88/mul_reg[4][5][29]_i_1_n_0
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.124     6.913    sigma/Mat_mul88/clk_out1
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/C
                         clock pessimism              0.292     7.205    
                         clock uncertainty           -0.121     7.084    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)       -0.049     7.035    sigma/Mat_mul88/mul_reg_reg[7][5][29]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.955    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.535ns  (logic 5.863ns (55.655%)  route 4.672ns (44.345%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.010 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[0]
                         net (fo=8, routed)           0.923     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_7
    SLICE_X82Y103        LUT5 (Prop_lut5_I3_O)        0.209    10.141 r  sigma/Mat_mul88/mul_reg[5][8][28]_i_1/O
                         net (fo=1, routed)           0.000    10.141    sigma/Mat_mul88/mul_reg[5][8][28]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.121     7.161    
    SLICE_X82Y103        FDRE (Setup_fdre_C_D)        0.033     7.194    sigma/Mat_mul88/mul_reg_reg[5][8][28]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.532ns  (logic 5.844ns (55.487%)  route 4.688ns (44.512%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 6.989 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.984 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[1]
                         net (fo=8, routed)           0.939     9.923    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_6
    SLICE_X82Y108        LUT5 (Prop_lut5_I4_O)        0.216    10.139 r  sigma/Mat_mul88/mul_reg[3][8][25]_i_1/O
                         net (fo=1, routed)           0.000    10.139    sigma/Mat_mul88/mul_reg[3][8][25]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.200     6.989    sigma/Mat_mul88/clk_out1
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/C
                         clock pessimism              0.292     7.281    
                         clock uncertainty           -0.121     7.160    
    SLICE_X82Y108        FDRE (Setup_fdre_C_D)        0.032     7.192    sigma/Mat_mul88/mul_reg_reg[3][8][25]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.937ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 5.936ns (56.857%)  route 4.504ns (43.143%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 6.977 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.614     9.392    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X72Y145        LUT3 (Prop_lut3_I1_O)        0.216     9.608 r  sigma/Mat_mul88/mul_reg[0][5][29]_i_1/O
                         net (fo=2, routed)           0.439    10.047    sigma/Mat_mul88/mul_reg[0][5][29]_i_1_n_0
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.188     6.977    sigma/Mat_mul88/clk_out1
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/C
                         clock pessimism              0.292     7.269    
                         clock uncertainty           -0.121     7.148    
    SLICE_X73Y145        FDRE (Setup_fdre_C_D)       -0.038     7.110    sigma/Mat_mul88/mul_reg_reg[0][5][29]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -2.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.629    -0.535    sigma/Mat_mul88/clk_out1
    SLICE_X61Y174        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/Q
                         net (fo=1, routed)           0.051    -0.343    sigma/Mat_mul88/mul_reg_reg[2][16]_602[8]
    SLICE_X60Y174        LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  sigma/Mat_mul88/MAC[0][2][8]_i_2/O
                         net (fo=1, routed)           0.000    -0.298    sigma/Mat_mul88/MAC[0][2][8]_i_2_n_0
    SLICE_X60Y174        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.225 r  sigma/Mat_mul88/MAC_reg[0][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    sigma/Mat_mul88/MAC_reg[0][2][8]_i_1_n_0
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.901    -0.772    sigma/Mat_mul88/clk_out1
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X60Y174        FDRE (Hold_fdre_C_D)         0.134    -0.388    sigma/Mat_mul88/MAC_reg[0][2][8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X85Y126        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[1][40]_416[20]
    SLICE_X84Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][5][20]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][5][20]_i_2_n_0
    SLICE_X84Y126        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][5][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][5][20]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.856    -0.816    sigma/Mat_mul88/clk_out1
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.134    -0.429    sigma/Mat_mul88/MAC_reg[0][5][20]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X79Y132        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[2][32]_484[1]
    SLICE_X78Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][4][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][4][1]_i_2_n_0
    SLICE_X78Y132        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][4][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][4][1]_i_1_n_0
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.858    -0.815    sigma/Mat_mul88/clk_out1
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X78Y132        FDRE (Hold_fdre_C_D)         0.134    -0.429    sigma/Mat_mul88/MAC_reg[0][4][1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][7][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.581    -0.583    sigma/Mat_mul88/clk_out1
    SLICE_X75Y122        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/Q
                         net (fo=1, routed)           0.051    -0.391    sigma/Mat_mul88/mul_reg_reg[0][56]_427[31]
    SLICE_X74Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  sigma/Mat_mul88/MAC[0][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.346    sigma/Mat_mul88/MAC[0][7][31]_i_2_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.273 r  sigma/Mat_mul88/MAC_reg[0][7][31]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/Mat_mul88/MAC_reg[0][7][31]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.851    -0.822    sigma/Mat_mul88/clk_out1
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X74Y122        FDRE (Hold_fdre_C_D)         0.134    -0.436    sigma/Mat_mul88/MAC_reg[0][7][31]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[58][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[58][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.670    -0.494    sigma/Mat_mul88/clk_out1
    SLICE_X1Y177         FDRE                                         r  sigma/Mat_mul88/C_reg[58][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  sigma/Mat_mul88/C_reg[58][5]/Q
                         net (fo=1, routed)           0.097    -0.256    sigma/Result_mul[58]_77[5]
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.942    -0.731    sigma/clk_out1
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/C
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.060    -0.423    sigma/C_reg[58][5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[45][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[45][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[45][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[45][3]/Q
                         net (fo=1, routed)           0.056    -0.372    sigma/Result_mul[45]_237[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.024    -0.539    sigma/C_reg[45][3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[7][17]/Q
                         net (fo=1, routed)           0.056    -0.281    sigma/Result_mul[7]_383[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/C
                         clock pessimism              0.245    -0.472    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.024    -0.448    sigma/C_reg[7][17]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[44][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[44][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[44][3]/Q
                         net (fo=1, routed)           0.055    -0.373    sigma/Result_mul[44]_236[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.023    -0.540    sigma/C_reg[44][3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[5][17]/Q
                         net (fo=1, routed)           0.055    -0.281    sigma/Result_mul[5]_539[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/C
                         clock pessimism              0.245    -0.472    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.023    -0.449    sigma/C_reg[5][17]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[61][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[61][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.782%)  route 0.055ns (27.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.651    -0.513    sigma/Mat_mul88/clk_out1
    SLICE_X14Y195        FDRE                                         r  sigma/Mat_mul88/C_reg[61][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y195        FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  sigma/Mat_mul88/C_reg[61][26]/Q
                         net (fo=1, routed)           0.055    -0.309    sigma/Result_mul[61]_540[26]
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.926    -0.747    sigma/clk_out1
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/C
                         clock pessimism              0.247    -0.500    
    SLICE_X15Y195        FDRE (Hold_fdre_C_D)         0.022    -0.478    sigma/C_reg[61][26]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X66Y126    sigma/A_reg[0][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X66Y126    sigma/A_reg[0][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :        28235  Failing Endpoints,  Worst Slack       -3.054ns,  Total Violation   -31902.840ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.054ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 5.875ns (55.417%)  route 4.726ns (44.583%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.825 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[0]
                         net (fo=4, routed)           0.660     9.485    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_7
    SLICE_X59Y169        LUT3 (Prop_lut3_I1_O)        0.209     9.694 r  sigma/Mat_mul88/mul_reg[0][37][28]_i_1/O
                         net (fo=2, routed)           0.514    10.208    sigma/Mat_mul88/mul_reg[0][37][28]_i_1_n_0
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.119     7.220    
    SLICE_X59Y166        FDRE (Setup_fdre_C_D)       -0.066     7.154    sigma/Mat_mul88/mul_reg_reg[5][37][28]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 -3.054    

Slack (VIOLATED) :        -3.047ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 5.968ns (56.321%)  route 4.628ns (43.679%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.905 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[3]
                         net (fo=4, routed)           0.416     9.321    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_4
    SLICE_X58Y162        LUT3 (Prop_lut3_I1_O)        0.222     9.543 r  sigma/Mat_mul88/mul_reg[1][37][31]_i_1/O
                         net (fo=2, routed)           0.660    10.203    sigma/Mat_mul88/mul_reg[1][37][31]_i_1_n_0
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.119     7.220    
    SLICE_X59Y165        FDRE (Setup_fdre_C_D)       -0.064     7.156    sigma/Mat_mul88/mul_reg_reg[3][37][31]
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 -3.047    

Slack (VIOLATED) :        -2.985ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 5.936ns (56.145%)  route 4.637ns (43.855%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.888     9.964    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X82Y105        LUT5 (Prop_lut5_I4_O)        0.216    10.180 r  sigma/Mat_mul88/mul_reg[1][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.180    sigma/Mat_mul88/mul_reg[1][8][29]_i_1_n_0
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.119     7.163    
    SLICE_X82Y105        FDRE (Setup_fdre_C_D)        0.032     7.195    sigma/Mat_mul88/mul_reg_reg[1][8][29]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 -2.985    

Slack (VIOLATED) :        -2.967ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 5.771ns (54.679%)  route 4.783ns (45.321%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 6.988 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.918 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[0]
                         net (fo=8, routed)           1.035     9.952    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_7
    SLICE_X82Y110        LUT5 (Prop_lut5_I3_O)        0.209    10.161 r  sigma/Mat_mul88/mul_reg[0][8][24]_i_1/O
                         net (fo=1, routed)           0.000    10.161    sigma/Mat_mul88/mul_reg[0][8][24]_i_1_n_0
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.199     6.988    sigma/Mat_mul88/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/C
                         clock pessimism              0.292     7.280    
                         clock uncertainty           -0.119     7.161    
    SLICE_X82Y110        FDRE (Setup_fdre_C_D)        0.033     7.194    sigma/Mat_mul88/mul_reg_reg[0][8][24]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 -2.967    

Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 5.936ns (56.313%)  route 4.605ns (43.687%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 6.983 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.856     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X79Y105        LUT5 (Prop_lut5_I3_O)        0.216    10.148 r  sigma/Mat_mul88/mul_reg[2][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.148    sigma/Mat_mul88/mul_reg[2][8][29]_i_1_n_0
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.194     6.983    sigma/Mat_mul88/clk_out1
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/C
                         clock pessimism              0.292     7.275    
                         clock uncertainty           -0.119     7.156    
    SLICE_X79Y105        FDRE (Setup_fdre_C_D)        0.032     7.188    sigma/Mat_mul88/mul_reg_reg[2][8][29]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.958ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 5.936ns (56.113%)  route 4.643ns (43.887%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 6.985 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.894     9.970    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.216    10.186 r  sigma/Mat_mul88/mul_reg[4][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.186    sigma/Mat_mul88/mul_reg[4][8][29]_i_1_n_0
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.196     6.985    sigma/Mat_mul88/clk_out1
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/C
                         clock pessimism              0.292     7.277    
                         clock uncertainty           -0.119     7.158    
    SLICE_X80Y106        FDRE (Setup_fdre_C_D)        0.070     7.228    sigma/Mat_mul88/mul_reg_reg[4][8][29]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 -2.958    

Slack (VIOLATED) :        -2.953ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 5.936ns (57.169%)  route 4.447ns (42.831%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.913 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.658     9.436    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X71Y148        LUT3 (Prop_lut3_I1_O)        0.216     9.652 r  sigma/Mat_mul88/mul_reg[4][5][29]_i_1/O
                         net (fo=3, routed)           0.338     9.990    sigma/Mat_mul88/mul_reg[4][5][29]_i_1_n_0
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.124     6.913    sigma/Mat_mul88/clk_out1
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/C
                         clock pessimism              0.292     7.205    
                         clock uncertainty           -0.119     7.086    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)       -0.049     7.037    sigma/Mat_mul88/mul_reg_reg[7][5][29]
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.953    

Slack (VIOLATED) :        -2.946ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.535ns  (logic 5.863ns (55.655%)  route 4.672ns (44.345%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.010 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[0]
                         net (fo=8, routed)           0.923     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_7
    SLICE_X82Y103        LUT5 (Prop_lut5_I3_O)        0.209    10.141 r  sigma/Mat_mul88/mul_reg[5][8][28]_i_1/O
                         net (fo=1, routed)           0.000    10.141    sigma/Mat_mul88/mul_reg[5][8][28]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.119     7.163    
    SLICE_X82Y103        FDRE (Setup_fdre_C_D)        0.033     7.196    sigma/Mat_mul88/mul_reg_reg[5][8][28]
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -2.946    

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.532ns  (logic 5.844ns (55.487%)  route 4.688ns (44.512%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 6.989 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.984 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[1]
                         net (fo=8, routed)           0.939     9.923    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_6
    SLICE_X82Y108        LUT5 (Prop_lut5_I4_O)        0.216    10.139 r  sigma/Mat_mul88/mul_reg[3][8][25]_i_1/O
                         net (fo=1, routed)           0.000    10.139    sigma/Mat_mul88/mul_reg[3][8][25]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.200     6.989    sigma/Mat_mul88/clk_out1
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/C
                         clock pessimism              0.292     7.281    
                         clock uncertainty           -0.119     7.162    
    SLICE_X82Y108        FDRE (Setup_fdre_C_D)        0.032     7.194    sigma/Mat_mul88/mul_reg_reg[3][8][25]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (VIOLATED) :        -2.935ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 5.936ns (56.857%)  route 4.504ns (43.143%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 6.977 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.614     9.392    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X72Y145        LUT3 (Prop_lut3_I1_O)        0.216     9.608 r  sigma/Mat_mul88/mul_reg[0][5][29]_i_1/O
                         net (fo=2, routed)           0.439    10.047    sigma/Mat_mul88/mul_reg[0][5][29]_i_1_n_0
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.188     6.977    sigma/Mat_mul88/clk_out1
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/C
                         clock pessimism              0.292     7.269    
                         clock uncertainty           -0.119     7.150    
    SLICE_X73Y145        FDRE (Setup_fdre_C_D)       -0.038     7.112    sigma/Mat_mul88/mul_reg_reg[0][5][29]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -2.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.629    -0.535    sigma/Mat_mul88/clk_out1
    SLICE_X61Y174        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/Q
                         net (fo=1, routed)           0.051    -0.343    sigma/Mat_mul88/mul_reg_reg[2][16]_602[8]
    SLICE_X60Y174        LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  sigma/Mat_mul88/MAC[0][2][8]_i_2/O
                         net (fo=1, routed)           0.000    -0.298    sigma/Mat_mul88/MAC[0][2][8]_i_2_n_0
    SLICE_X60Y174        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.225 r  sigma/Mat_mul88/MAC_reg[0][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    sigma/Mat_mul88/MAC_reg[0][2][8]_i_1_n_0
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.901    -0.772    sigma/Mat_mul88/clk_out1
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X60Y174        FDRE (Hold_fdre_C_D)         0.134    -0.388    sigma/Mat_mul88/MAC_reg[0][2][8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X85Y126        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[1][40]_416[20]
    SLICE_X84Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][5][20]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][5][20]_i_2_n_0
    SLICE_X84Y126        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][5][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][5][20]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.856    -0.816    sigma/Mat_mul88/clk_out1
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.134    -0.429    sigma/Mat_mul88/MAC_reg[0][5][20]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X79Y132        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[2][32]_484[1]
    SLICE_X78Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][4][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][4][1]_i_2_n_0
    SLICE_X78Y132        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][4][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][4][1]_i_1_n_0
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.858    -0.815    sigma/Mat_mul88/clk_out1
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X78Y132        FDRE (Hold_fdre_C_D)         0.134    -0.429    sigma/Mat_mul88/MAC_reg[0][4][1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][7][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.581    -0.583    sigma/Mat_mul88/clk_out1
    SLICE_X75Y122        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/Q
                         net (fo=1, routed)           0.051    -0.391    sigma/Mat_mul88/mul_reg_reg[0][56]_427[31]
    SLICE_X74Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  sigma/Mat_mul88/MAC[0][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.346    sigma/Mat_mul88/MAC[0][7][31]_i_2_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.273 r  sigma/Mat_mul88/MAC_reg[0][7][31]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/Mat_mul88/MAC_reg[0][7][31]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.851    -0.822    sigma/Mat_mul88/clk_out1
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X74Y122        FDRE (Hold_fdre_C_D)         0.134    -0.436    sigma/Mat_mul88/MAC_reg[0][7][31]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[58][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[58][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.670    -0.494    sigma/Mat_mul88/clk_out1
    SLICE_X1Y177         FDRE                                         r  sigma/Mat_mul88/C_reg[58][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  sigma/Mat_mul88/C_reg[58][5]/Q
                         net (fo=1, routed)           0.097    -0.256    sigma/Result_mul[58]_77[5]
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.942    -0.731    sigma/clk_out1
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/C
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.060    -0.423    sigma/C_reg[58][5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[45][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[45][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[45][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[45][3]/Q
                         net (fo=1, routed)           0.056    -0.372    sigma/Result_mul[45]_237[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.024    -0.539    sigma/C_reg[45][3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[7][17]/Q
                         net (fo=1, routed)           0.056    -0.281    sigma/Result_mul[7]_383[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/C
                         clock pessimism              0.245    -0.472    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.024    -0.448    sigma/C_reg[7][17]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[44][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[44][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[44][3]/Q
                         net (fo=1, routed)           0.055    -0.373    sigma/Result_mul[44]_236[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.023    -0.540    sigma/C_reg[44][3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[5][17]/Q
                         net (fo=1, routed)           0.055    -0.281    sigma/Result_mul[5]_539[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/C
                         clock pessimism              0.245    -0.472    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.023    -0.449    sigma/C_reg[5][17]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[61][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[61][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.782%)  route 0.055ns (27.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.651    -0.513    sigma/Mat_mul88/clk_out1
    SLICE_X14Y195        FDRE                                         r  sigma/Mat_mul88/C_reg[61][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y195        FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  sigma/Mat_mul88/C_reg[61][26]/Q
                         net (fo=1, routed)           0.055    -0.309    sigma/Result_mul[61]_540[26]
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.926    -0.747    sigma/clk_out1
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/C
                         clock pessimism              0.247    -0.500    
    SLICE_X15Y195        FDRE (Hold_fdre_C_D)         0.022    -0.478    sigma/C_reg[61][26]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X66Y126    sigma/A_reg[0][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X66Y126    sigma/A_reg[0][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X64Y125    sigma/A_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X49Y126    sigma/A_reg[11][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X44Y125    sigma/A_reg[11][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :        28280  Failing Endpoints,  Worst Slack       -3.056ns,  Total Violation   -31960.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.056ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 5.875ns (55.417%)  route 4.726ns (44.583%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.825 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[0]
                         net (fo=4, routed)           0.660     9.485    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_7
    SLICE_X59Y169        LUT3 (Prop_lut3_I1_O)        0.209     9.694 r  sigma/Mat_mul88/mul_reg[0][37][28]_i_1/O
                         net (fo=2, routed)           0.514    10.208    sigma/Mat_mul88/mul_reg[0][37][28]_i_1_n_0
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.121     7.218    
    SLICE_X59Y166        FDRE (Setup_fdre_C_D)       -0.066     7.152    sigma/Mat_mul88/mul_reg_reg[5][37][28]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 -3.056    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 5.968ns (56.321%)  route 4.628ns (43.679%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.905 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[3]
                         net (fo=4, routed)           0.416     9.321    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_4
    SLICE_X58Y162        LUT3 (Prop_lut3_I1_O)        0.222     9.543 r  sigma/Mat_mul88/mul_reg[1][37][31]_i_1/O
                         net (fo=2, routed)           0.660    10.203    sigma/Mat_mul88/mul_reg[1][37][31]_i_1_n_0
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.121     7.218    
    SLICE_X59Y165        FDRE (Setup_fdre_C_D)       -0.064     7.154    sigma/Mat_mul88/mul_reg_reg[3][37][31]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -2.987ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 5.936ns (56.145%)  route 4.637ns (43.855%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.888     9.964    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X82Y105        LUT5 (Prop_lut5_I4_O)        0.216    10.180 r  sigma/Mat_mul88/mul_reg[1][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.180    sigma/Mat_mul88/mul_reg[1][8][29]_i_1_n_0
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.121     7.161    
    SLICE_X82Y105        FDRE (Setup_fdre_C_D)        0.032     7.193    sigma/Mat_mul88/mul_reg_reg[1][8][29]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 -2.987    

Slack (VIOLATED) :        -2.969ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 5.771ns (54.679%)  route 4.783ns (45.321%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 6.988 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.918 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[0]
                         net (fo=8, routed)           1.035     9.952    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_7
    SLICE_X82Y110        LUT5 (Prop_lut5_I3_O)        0.209    10.161 r  sigma/Mat_mul88/mul_reg[0][8][24]_i_1/O
                         net (fo=1, routed)           0.000    10.161    sigma/Mat_mul88/mul_reg[0][8][24]_i_1_n_0
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.199     6.988    sigma/Mat_mul88/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/C
                         clock pessimism              0.292     7.280    
                         clock uncertainty           -0.121     7.159    
    SLICE_X82Y110        FDRE (Setup_fdre_C_D)        0.033     7.192    sigma/Mat_mul88/mul_reg_reg[0][8][24]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 -2.969    

Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 5.936ns (56.313%)  route 4.605ns (43.687%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 6.983 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.856     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X79Y105        LUT5 (Prop_lut5_I3_O)        0.216    10.148 r  sigma/Mat_mul88/mul_reg[2][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.148    sigma/Mat_mul88/mul_reg[2][8][29]_i_1_n_0
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.194     6.983    sigma/Mat_mul88/clk_out1
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/C
                         clock pessimism              0.292     7.275    
                         clock uncertainty           -0.121     7.154    
    SLICE_X79Y105        FDRE (Setup_fdre_C_D)        0.032     7.186    sigma/Mat_mul88/mul_reg_reg[2][8][29]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 5.936ns (56.113%)  route 4.643ns (43.887%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 6.985 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.894     9.970    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.216    10.186 r  sigma/Mat_mul88/mul_reg[4][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.186    sigma/Mat_mul88/mul_reg[4][8][29]_i_1_n_0
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.196     6.985    sigma/Mat_mul88/clk_out1
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/C
                         clock pessimism              0.292     7.277    
                         clock uncertainty           -0.121     7.156    
    SLICE_X80Y106        FDRE (Setup_fdre_C_D)        0.070     7.226    sigma/Mat_mul88/mul_reg_reg[4][8][29]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.955ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 5.936ns (57.169%)  route 4.447ns (42.831%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.913 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.658     9.436    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X71Y148        LUT3 (Prop_lut3_I1_O)        0.216     9.652 r  sigma/Mat_mul88/mul_reg[4][5][29]_i_1/O
                         net (fo=3, routed)           0.338     9.990    sigma/Mat_mul88/mul_reg[4][5][29]_i_1_n_0
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.124     6.913    sigma/Mat_mul88/clk_out1
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/C
                         clock pessimism              0.292     7.205    
                         clock uncertainty           -0.121     7.084    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)       -0.049     7.035    sigma/Mat_mul88/mul_reg_reg[7][5][29]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.955    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.535ns  (logic 5.863ns (55.655%)  route 4.672ns (44.345%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.010 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[0]
                         net (fo=8, routed)           0.923     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_7
    SLICE_X82Y103        LUT5 (Prop_lut5_I3_O)        0.209    10.141 r  sigma/Mat_mul88/mul_reg[5][8][28]_i_1/O
                         net (fo=1, routed)           0.000    10.141    sigma/Mat_mul88/mul_reg[5][8][28]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.121     7.161    
    SLICE_X82Y103        FDRE (Setup_fdre_C_D)        0.033     7.194    sigma/Mat_mul88/mul_reg_reg[5][8][28]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.532ns  (logic 5.844ns (55.487%)  route 4.688ns (44.512%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 6.989 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.984 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[1]
                         net (fo=8, routed)           0.939     9.923    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_6
    SLICE_X82Y108        LUT5 (Prop_lut5_I4_O)        0.216    10.139 r  sigma/Mat_mul88/mul_reg[3][8][25]_i_1/O
                         net (fo=1, routed)           0.000    10.139    sigma/Mat_mul88/mul_reg[3][8][25]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.200     6.989    sigma/Mat_mul88/clk_out1
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/C
                         clock pessimism              0.292     7.281    
                         clock uncertainty           -0.121     7.160    
    SLICE_X82Y108        FDRE (Setup_fdre_C_D)        0.032     7.192    sigma/Mat_mul88/mul_reg_reg[3][8][25]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.937ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 5.936ns (56.857%)  route 4.504ns (43.143%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 6.977 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.614     9.392    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X72Y145        LUT3 (Prop_lut3_I1_O)        0.216     9.608 r  sigma/Mat_mul88/mul_reg[0][5][29]_i_1/O
                         net (fo=2, routed)           0.439    10.047    sigma/Mat_mul88/mul_reg[0][5][29]_i_1_n_0
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.188     6.977    sigma/Mat_mul88/clk_out1
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/C
                         clock pessimism              0.292     7.269    
                         clock uncertainty           -0.121     7.148    
    SLICE_X73Y145        FDRE (Setup_fdre_C_D)       -0.038     7.110    sigma/Mat_mul88/mul_reg_reg[0][5][29]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -2.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.629    -0.535    sigma/Mat_mul88/clk_out1
    SLICE_X61Y174        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/Q
                         net (fo=1, routed)           0.051    -0.343    sigma/Mat_mul88/mul_reg_reg[2][16]_602[8]
    SLICE_X60Y174        LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  sigma/Mat_mul88/MAC[0][2][8]_i_2/O
                         net (fo=1, routed)           0.000    -0.298    sigma/Mat_mul88/MAC[0][2][8]_i_2_n_0
    SLICE_X60Y174        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.225 r  sigma/Mat_mul88/MAC_reg[0][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    sigma/Mat_mul88/MAC_reg[0][2][8]_i_1_n_0
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.901    -0.772    sigma/Mat_mul88/clk_out1
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.121    -0.401    
    SLICE_X60Y174        FDRE (Hold_fdre_C_D)         0.134    -0.267    sigma/Mat_mul88/MAC_reg[0][2][8]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X85Y126        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[1][40]_416[20]
    SLICE_X84Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][5][20]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][5][20]_i_2_n_0
    SLICE_X84Y126        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][5][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][5][20]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.856    -0.816    sigma/Mat_mul88/clk_out1
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.134    -0.308    sigma/Mat_mul88/MAC_reg[0][5][20]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X79Y132        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[2][32]_484[1]
    SLICE_X78Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][4][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][4][1]_i_2_n_0
    SLICE_X78Y132        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][4][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][4][1]_i_1_n_0
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.858    -0.815    sigma/Mat_mul88/clk_out1
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X78Y132        FDRE (Hold_fdre_C_D)         0.134    -0.308    sigma/Mat_mul88/MAC_reg[0][4][1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][7][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.581    -0.583    sigma/Mat_mul88/clk_out1
    SLICE_X75Y122        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/Q
                         net (fo=1, routed)           0.051    -0.391    sigma/Mat_mul88/mul_reg_reg[0][56]_427[31]
    SLICE_X74Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  sigma/Mat_mul88/MAC[0][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.346    sigma/Mat_mul88/MAC[0][7][31]_i_2_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.273 r  sigma/Mat_mul88/MAC_reg[0][7][31]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/Mat_mul88/MAC_reg[0][7][31]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.851    -0.822    sigma/Mat_mul88/clk_out1
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.121    -0.449    
    SLICE_X74Y122        FDRE (Hold_fdre_C_D)         0.134    -0.315    sigma/Mat_mul88/MAC_reg[0][7][31]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[58][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[58][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.670    -0.494    sigma/Mat_mul88/clk_out1
    SLICE_X1Y177         FDRE                                         r  sigma/Mat_mul88/C_reg[58][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  sigma/Mat_mul88/C_reg[58][5]/Q
                         net (fo=1, routed)           0.097    -0.256    sigma/Result_mul[58]_77[5]
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.942    -0.731    sigma/clk_out1
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/C
                         clock pessimism              0.248    -0.483    
                         clock uncertainty            0.121    -0.362    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.060    -0.302    sigma/C_reg[58][5]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[45][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[45][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[45][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[45][3]/Q
                         net (fo=1, routed)           0.056    -0.372    sigma/Result_mul[45]_237[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.024    -0.418    sigma/C_reg[45][3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[7][17]/Q
                         net (fo=1, routed)           0.056    -0.281    sigma/Result_mul[7]_383[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/C
                         clock pessimism              0.245    -0.472    
                         clock uncertainty            0.121    -0.351    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.024    -0.327    sigma/C_reg[7][17]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[44][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[44][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[44][3]/Q
                         net (fo=1, routed)           0.055    -0.373    sigma/Result_mul[44]_236[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.023    -0.419    sigma/C_reg[44][3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[5][17]/Q
                         net (fo=1, routed)           0.055    -0.281    sigma/Result_mul[5]_539[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/C
                         clock pessimism              0.245    -0.472    
                         clock uncertainty            0.121    -0.351    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.023    -0.328    sigma/C_reg[5][17]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[61][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[61][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.782%)  route 0.055ns (27.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.651    -0.513    sigma/Mat_mul88/clk_out1
    SLICE_X14Y195        FDRE                                         r  sigma/Mat_mul88/C_reg[61][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y195        FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  sigma/Mat_mul88/C_reg[61][26]/Q
                         net (fo=1, routed)           0.055    -0.309    sigma/Result_mul[61]_540[26]
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.926    -0.747    sigma/clk_out1
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/C
                         clock pessimism              0.247    -0.500    
                         clock uncertainty            0.121    -0.379    
    SLICE_X15Y195        FDRE (Hold_fdre_C_D)         0.022    -0.357    sigma/C_reg[61][26]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :        28280  Failing Endpoints,  Worst Slack       -3.056ns,  Total Violation   -31960.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.056ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 5.875ns (55.417%)  route 4.726ns (44.583%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.825 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[0]
                         net (fo=4, routed)           0.660     9.485    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_7
    SLICE_X59Y169        LUT3 (Prop_lut3_I1_O)        0.209     9.694 r  sigma/Mat_mul88/mul_reg[0][37][28]_i_1/O
                         net (fo=2, routed)           0.514    10.208    sigma/Mat_mul88/mul_reg[0][37][28]_i_1_n_0
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y166        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][37][28]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.121     7.218    
    SLICE_X59Y166        FDRE (Setup_fdre_C_D)       -0.066     7.152    sigma/Mat_mul88/mul_reg_reg[5][37][28]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 -3.056    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 5.968ns (56.321%)  route 4.628ns (43.679%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 7.047 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.398     1.346    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.097     1.443 r  sigma/Mat_mul88/p_1_out__0_i_42/O
                         net (fo=1, routed)           0.000     1.443    sigma/Mat_mul88/p_1_out__0_i_42_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.181     1.624 r  sigma/Mat_mul88/p_1_out__0_i_13/O
                         net (fo=16, routed)          1.007     2.631    sigma/Mat_mul88/p_1_out__0_i_13_n_0
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.100     5.731 r  sigma/Mat_mul88/p_1_out__51/PCOUT[47]
                         net (fo=1, routed)           0.002     5.733    sigma/Mat_mul88/p_1_out__51_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.840 r  sigma/Mat_mul88/p_1_out__52/P[0]
                         net (fo=2, routed)           1.145     7.985    sigma/Mat_mul88/p_1_out__52_n_105
    SLICE_X58Y156        LUT2 (Prop_lut2_I0_O)        0.097     8.082 r  sigma/Mat_mul88/mul_reg[0][37][19]_i_5/O
                         net (fo=1, routed)           0.000     8.082    sigma/Mat_mul88/mul_reg[0][37][19]_i_5_n_0
    SLICE_X58Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.484 r  sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.484    sigma/Mat_mul88/mul_reg_reg[0][37][19]_i_2_n_0
    SLICE_X58Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.576 r  sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.576    sigma/Mat_mul88/mul_reg_reg[0][37][23]_i_2_n_0
    SLICE_X58Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.668 r  sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    sigma/Mat_mul88/mul_reg_reg[0][37][27]_i_2_n_0
    SLICE_X58Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.905 r  sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2/O[3]
                         net (fo=4, routed)           0.416     9.321    sigma/Mat_mul88/mul_reg_reg[0][37][31]_i_2_n_4
    SLICE_X58Y162        LUT3 (Prop_lut3_I1_O)        0.222     9.543 r  sigma/Mat_mul88/mul_reg[1][37][31]_i_1/O
                         net (fo=2, routed)           0.660    10.203    sigma/Mat_mul88/mul_reg[1][37][31]_i_1_n_0
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.258     7.047    sigma/Mat_mul88/clk_out1
    SLICE_X59Y165        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][37][31]/C
                         clock pessimism              0.292     7.339    
                         clock uncertainty           -0.121     7.218    
    SLICE_X59Y165        FDRE (Setup_fdre_C_D)       -0.064     7.154    sigma/Mat_mul88/mul_reg_reg[3][37][31]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -2.987ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 5.936ns (56.145%)  route 4.637ns (43.855%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.888     9.964    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X82Y105        LUT5 (Prop_lut5_I4_O)        0.216    10.180 r  sigma/Mat_mul88/mul_reg[1][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.180    sigma/Mat_mul88/mul_reg[1][8][29]_i_1_n_0
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][8][29]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.121     7.161    
    SLICE_X82Y105        FDRE (Setup_fdre_C_D)        0.032     7.193    sigma/Mat_mul88/mul_reg_reg[1][8][29]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 -2.987    

Slack (VIOLATED) :        -2.969ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 5.771ns (54.679%)  route 4.783ns (45.321%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 6.988 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.918 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[0]
                         net (fo=8, routed)           1.035     9.952    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_7
    SLICE_X82Y110        LUT5 (Prop_lut5_I3_O)        0.209    10.161 r  sigma/Mat_mul88/mul_reg[0][8][24]_i_1/O
                         net (fo=1, routed)           0.000    10.161    sigma/Mat_mul88/mul_reg[0][8][24]_i_1_n_0
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.199     6.988    sigma/Mat_mul88/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][8][24]/C
                         clock pessimism              0.292     7.280    
                         clock uncertainty           -0.121     7.159    
    SLICE_X82Y110        FDRE (Setup_fdre_C_D)        0.033     7.192    sigma/Mat_mul88/mul_reg_reg[0][8][24]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 -2.969    

Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 5.936ns (56.313%)  route 4.605ns (43.687%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 6.983 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.856     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X79Y105        LUT5 (Prop_lut5_I3_O)        0.216    10.148 r  sigma/Mat_mul88/mul_reg[2][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.148    sigma/Mat_mul88/mul_reg[2][8][29]_i_1_n_0
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.194     6.983    sigma/Mat_mul88/clk_out1
    SLICE_X79Y105        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][8][29]/C
                         clock pessimism              0.292     7.275    
                         clock uncertainty           -0.121     7.154    
    SLICE_X79Y105        FDRE (Setup_fdre_C_D)        0.032     7.186    sigma/Mat_mul88/mul_reg_reg[2][8][29]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 5.936ns (56.113%)  route 4.643ns (43.887%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 6.985 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.076 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[1]
                         net (fo=8, routed)           0.894     9.970    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_6
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.216    10.186 r  sigma/Mat_mul88/mul_reg[4][8][29]_i_1/O
                         net (fo=1, routed)           0.000    10.186    sigma/Mat_mul88/mul_reg[4][8][29]_i_1_n_0
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.196     6.985    sigma/Mat_mul88/clk_out1
    SLICE_X80Y106        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[4][8][29]/C
                         clock pessimism              0.292     7.277    
                         clock uncertainty           -0.121     7.156    
    SLICE_X80Y106        FDRE (Setup_fdre_C_D)        0.070     7.226    sigma/Mat_mul88/mul_reg_reg[4][8][29]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.955ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 5.936ns (57.169%)  route 4.447ns (42.831%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.913 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.658     9.436    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X71Y148        LUT3 (Prop_lut3_I1_O)        0.216     9.652 r  sigma/Mat_mul88/mul_reg[4][5][29]_i_1/O
                         net (fo=3, routed)           0.338     9.990    sigma/Mat_mul88/mul_reg[4][5][29]_i_1_n_0
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.124     6.913    sigma/Mat_mul88/clk_out1
    SLICE_X67Y148        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[7][5][29]/C
                         clock pessimism              0.292     7.205    
                         clock uncertainty           -0.121     7.084    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)       -0.049     7.035    sigma/Mat_mul88/mul_reg_reg[7][5][29]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 -2.955    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.535ns  (logic 5.863ns (55.655%)  route 4.672ns (44.345%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 6.990 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.853 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_0
    SLICE_X78Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.010 r  sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2/O[0]
                         net (fo=8, routed)           0.923     9.932    sigma/Mat_mul88/mul_reg_reg[0][8][31]_i_2_n_7
    SLICE_X82Y103        LUT5 (Prop_lut5_I3_O)        0.209    10.141 r  sigma/Mat_mul88/mul_reg[5][8][28]_i_1/O
                         net (fo=1, routed)           0.000    10.141    sigma/Mat_mul88/mul_reg[5][8][28]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.201     6.990    sigma/Mat_mul88/clk_out1
    SLICE_X82Y103        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[5][8][28]/C
                         clock pessimism              0.292     7.282    
                         clock uncertainty           -0.121     7.161    
    SLICE_X82Y103        FDRE (Setup_fdre_C_D)        0.033     7.194    sigma/Mat_mul88/mul_reg_reg[5][8][28]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.532ns  (logic 5.844ns (55.487%)  route 4.688ns (44.512%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 6.989 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.066     1.014    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.097     1.111 r  sigma/Mat_mul88/p_1_out__18__0_i_41/O
                         net (fo=1, routed)           0.000     1.111    sigma/Mat_mul88/p_1_out__18__0_i_41_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I1_O)      0.167     1.278 r  sigma/Mat_mul88/p_1_out__18__0_i_12/O
                         net (fo=16, routed)          1.721     2.998    sigma/Mat_mul88/A_REG[5]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     6.100 r  sigma/Mat_mul88/p_1_out__57/PCOUT[47]
                         net (fo=1, routed)           0.002     6.102    sigma/Mat_mul88/p_1_out__57_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.209 r  sigma/Mat_mul88/p_1_out__58/P[0]
                         net (fo=2, routed)           0.960     8.170    sigma/Mat_mul88/p_1_out__58_n_105
    SLICE_X78Y84         LUT2 (Prop_lut2_I0_O)        0.097     8.267 r  sigma/Mat_mul88/mul_reg[0][8][19]_i_5/O
                         net (fo=1, routed)           0.000     8.267    sigma/Mat_mul88/mul_reg[0][8][19]_i_5_n_0
    SLICE_X78Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.669 r  sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.669    sigma/Mat_mul88/mul_reg_reg[0][8][19]_i_2_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.761 r  sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.761    sigma/Mat_mul88/mul_reg_reg[0][8][23]_i_2_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.984 r  sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2/O[1]
                         net (fo=8, routed)           0.939     9.923    sigma/Mat_mul88/mul_reg_reg[0][8][27]_i_2_n_6
    SLICE_X82Y108        LUT5 (Prop_lut5_I4_O)        0.216    10.139 r  sigma/Mat_mul88/mul_reg[3][8][25]_i_1/O
                         net (fo=1, routed)           0.000    10.139    sigma/Mat_mul88/mul_reg[3][8][25]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.200     6.989    sigma/Mat_mul88/clk_out1
    SLICE_X82Y108        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[3][8][25]/C
                         clock pessimism              0.292     7.281    
                         clock uncertainty           -0.121     7.160    
    SLICE_X82Y108        FDRE (Setup_fdre_C_D)        0.032     7.192    sigma/Mat_mul88/mul_reg_reg[3][8][25]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.937ns  (required time - arrival time)
  Source:                 sigma/Mat_mul88/cntr_mul_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 5.936ns (56.857%)  route 4.504ns (43.143%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 6.977 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.224    -0.393    sigma/Mat_mul88/clk_out1
    SLICE_X48Y110        FDRE                                         r  sigma/Mat_mul88/cntr_mul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  sigma/Mat_mul88/cntr_mul_reg[1]/Q
                         net (fo=980, routed)         1.187     1.135    sigma/Mat_mul88/cntr_mul[1]
    SLICE_X43Y132        LUT6 (Prop_lut6_I2_O)        0.097     1.232 r  sigma/Mat_mul88/p_1_out__0_i_41/O
                         net (fo=1, routed)           0.000     1.232    sigma/Mat_mul88/p_1_out__0_i_41_n_0
    SLICE_X43Y132        MUXF7 (Prop_muxf7_I1_O)      0.167     1.399 r  sigma/Mat_mul88/p_1_out__0_i_12/O
                         net (fo=16, routed)          1.491     2.890    sigma/Mat_mul88/p_1_out__0_i_12_n_0
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.102     5.992 r  sigma/Mat_mul88/p_1_out__12__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.994    sigma/Mat_mul88/p_1_out__12__1_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.101 r  sigma/Mat_mul88/p_1_out__13__1/P[0]
                         net (fo=2, routed)           0.771     7.872    sigma/Mat_mul88/p_1_out__13__1_n_105
    SLICE_X74Y151        LUT2 (Prop_lut2_I0_O)        0.097     7.969 r  sigma/Mat_mul88/mul_reg[0][5][19]_i_5/O
                         net (fo=1, routed)           0.000     7.969    sigma/Mat_mul88/mul_reg[0][5][19]_i_5_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.371 r  sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    sigma/Mat_mul88/mul_reg_reg[0][5][19]_i_2_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.463 r  sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.463    sigma/Mat_mul88/mul_reg_reg[0][5][23]_i_2_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.555 r  sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    sigma/Mat_mul88/mul_reg_reg[0][5][27]_i_2_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.778 r  sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2/O[1]
                         net (fo=4, routed)           0.614     9.392    sigma/Mat_mul88/mul_reg_reg[0][5][31]_i_2_n_6
    SLICE_X72Y145        LUT3 (Prop_lut3_I1_O)        0.216     9.608 r  sigma/Mat_mul88/mul_reg[0][5][29]_i_1/O
                         net (fo=2, routed)           0.439    10.047    sigma/Mat_mul88/mul_reg[0][5][29]_i_1_n_0
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       1.188     6.977    sigma/Mat_mul88/clk_out1
    SLICE_X73Y145        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][5][29]/C
                         clock pessimism              0.292     7.269    
                         clock uncertainty           -0.121     7.148    
    SLICE_X73Y145        FDRE (Setup_fdre_C_D)       -0.038     7.110    sigma/Mat_mul88/mul_reg_reg[0][5][29]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -2.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.629    -0.535    sigma/Mat_mul88/clk_out1
    SLICE_X61Y174        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/Mat_mul88/mul_reg_reg[2][16][8]/Q
                         net (fo=1, routed)           0.051    -0.343    sigma/Mat_mul88/mul_reg_reg[2][16]_602[8]
    SLICE_X60Y174        LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  sigma/Mat_mul88/MAC[0][2][8]_i_2/O
                         net (fo=1, routed)           0.000    -0.298    sigma/Mat_mul88/MAC[0][2][8]_i_2_n_0
    SLICE_X60Y174        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.225 r  sigma/Mat_mul88/MAC_reg[0][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    sigma/Mat_mul88/MAC_reg[0][2][8]_i_1_n_0
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.901    -0.772    sigma/Mat_mul88/clk_out1
    SLICE_X60Y174        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][2][8]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.121    -0.401    
    SLICE_X60Y174        FDRE (Hold_fdre_C_D)         0.134    -0.267    sigma/Mat_mul88/MAC_reg[0][2][8]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X85Y126        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[1][40][20]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[1][40]_416[20]
    SLICE_X84Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][5][20]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][5][20]_i_2_n_0
    SLICE_X84Y126        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][5][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][5][20]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.856    -0.816    sigma/Mat_mul88/clk_out1
    SLICE_X84Y126        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][5][20]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.134    -0.308    sigma/Mat_mul88/MAC_reg[0][5][20]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X79Y132        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sigma/Mat_mul88/mul_reg_reg[2][32][1]/Q
                         net (fo=1, routed)           0.051    -0.384    sigma/Mat_mul88/mul_reg_reg[2][32]_484[1]
    SLICE_X78Y132        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  sigma/Mat_mul88/MAC[0][4][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Mat_mul88/MAC[0][4][1]_i_2_n_0
    SLICE_X78Y132        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.266 r  sigma/Mat_mul88/MAC_reg[0][4][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/Mat_mul88/MAC_reg[0][4][1]_i_1_n_0
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.858    -0.815    sigma/Mat_mul88/clk_out1
    SLICE_X78Y132        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][4][1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X78Y132        FDRE (Hold_fdre_C_D)         0.134    -0.308    sigma/Mat_mul88/MAC_reg[0][4][1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/Mat_mul88/MAC_reg[0][7][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.259ns (83.547%)  route 0.051ns (16.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.581    -0.583    sigma/Mat_mul88/clk_out1
    SLICE_X75Y122        FDRE                                         r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  sigma/Mat_mul88/mul_reg_reg[0][56][31]/Q
                         net (fo=1, routed)           0.051    -0.391    sigma/Mat_mul88/mul_reg_reg[0][56]_427[31]
    SLICE_X74Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  sigma/Mat_mul88/MAC[0][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.346    sigma/Mat_mul88/MAC[0][7][31]_i_2_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.273 r  sigma/Mat_mul88/MAC_reg[0][7][31]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/Mat_mul88/MAC_reg[0][7][31]_i_1_n_0
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.851    -0.822    sigma/Mat_mul88/clk_out1
    SLICE_X74Y122        FDRE                                         r  sigma/Mat_mul88/MAC_reg[0][7][31]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.121    -0.449    
    SLICE_X74Y122        FDRE (Hold_fdre_C_D)         0.134    -0.315    sigma/Mat_mul88/MAC_reg[0][7][31]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[58][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[58][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.670    -0.494    sigma/Mat_mul88/clk_out1
    SLICE_X1Y177         FDRE                                         r  sigma/Mat_mul88/C_reg[58][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  sigma/Mat_mul88/C_reg[58][5]/Q
                         net (fo=1, routed)           0.097    -0.256    sigma/Result_mul[58]_77[5]
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.942    -0.731    sigma/clk_out1
    SLICE_X2Y176         FDRE                                         r  sigma/C_reg[58][5]/C
                         clock pessimism              0.248    -0.483    
                         clock uncertainty            0.121    -0.362    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.060    -0.302    sigma/C_reg[58][5]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[45][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[45][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[45][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[45][3]/Q
                         net (fo=1, routed)           0.056    -0.372    sigma/Result_mul[45]_237[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[45][3]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.024    -0.418    sigma/C_reg[45][3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[7][17]/Q
                         net (fo=1, routed)           0.056    -0.281    sigma/Result_mul[7]_383[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[7][17]/C
                         clock pessimism              0.245    -0.472    
                         clock uncertainty            0.121    -0.351    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.024    -0.327    sigma/C_reg[7][17]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[44][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.588    -0.576    sigma/Mat_mul88/clk_out1
    SLICE_X2Y128         FDRE                                         r  sigma/Mat_mul88/C_reg[44][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  sigma/Mat_mul88/C_reg[44][3]/Q
                         net (fo=1, routed)           0.055    -0.373    sigma/Result_mul[44]_236[3]
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X3Y128         FDRE                                         r  sigma/C_reg[44][3]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.121    -0.442    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.023    -0.419    sigma/C_reg[44][3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.764%)  route 0.055ns (27.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.679    -0.485    sigma/Mat_mul88/clk_out1
    SLICE_X6Y194         FDRE                                         r  sigma/Mat_mul88/C_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  sigma/Mat_mul88/C_reg[5][17]/Q
                         net (fo=1, routed)           0.055    -0.281    sigma/Result_mul[5]_539[17]
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.956    -0.717    sigma/clk_out1
    SLICE_X7Y194         FDRE                                         r  sigma/C_reg[5][17]/C
                         clock pessimism              0.245    -0.472    
                         clock uncertainty            0.121    -0.351    
    SLICE_X7Y194         FDRE (Hold_fdre_C_D)         0.023    -0.328    sigma/C_reg[5][17]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sigma/Mat_mul88/C_reg[61][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/C_reg[61][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.782%)  route 0.055ns (27.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.651    -0.513    sigma/Mat_mul88/clk_out1
    SLICE_X14Y195        FDRE                                         r  sigma/Mat_mul88/C_reg[61][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y195        FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  sigma/Mat_mul88/C_reg[61][26]/Q
                         net (fo=1, routed)           0.055    -0.309    sigma/Result_mul[61]_540[26]
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=32030, routed)       0.926    -0.747    sigma/clk_out1
    SLICE_X15Y195        FDRE                                         r  sigma/C_reg[61][26]/C
                         clock pessimism              0.247    -0.500    
                         clock uncertainty            0.121    -0.379    
    SLICE_X15Y195        FDRE (Hold_fdre_C_D)         0.022    -0.357    sigma/C_reg[61][26]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.048    





