// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/16/2020 23:20:56"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Fan (
	clk,
	sw,
	anjian,
	hang,
	red,
	green,
	segled,
	DSN,
	LCD_E,
	LCD_RS,
	LCD_DATA);
input 	clk;
input 	sw;
input 	[4:0] anjian;
output 	[7:0] hang;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] segled;
output 	[7:0] DSN;
output 	LCD_E;
output 	LCD_RS;
output 	[7:0] LCD_DATA;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ;
wire \c1|LessThan0~5 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \c1|LessThan0~10 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \c1|LessThan0~15 ;
wire \c1|LessThan0~20 ;
wire \c1|LessThan0~25 ;
wire \c1|LessThan0~30 ;
wire \c1|LessThan0~35 ;
wire \c1|LessThan0~40 ;
wire \clk~combout ;
wire \u1|WideOr0~1 ;
wire \u1|WideOr0~0 ;
wire \u1|WideOr0~2 ;
wire \u1|cnt[0]~5 ;
wire \u1|cnt[0]~5COUT1_11 ;
wire \u1|cnt[1]~3 ;
wire \u1|cnt[1]~3COUT1_12 ;
wire \u1|cnt[2]~7 ;
wire \u1|cnt[2]~7COUT1_13 ;
wire \u1|Equal0~0_combout ;
wire \u1|cnt[3]~9 ;
wire \u1|cnt[3]~9COUT1_14 ;
wire \u1|Equal0~1_combout ;
wire \sw~combout ;
wire \Add0~10_combout ;
wire \Add1~10_combout ;
wire \Add1~12 ;
wire \Add1~12COUT1_31 ;
wire \Add1~0_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_31 ;
wire \Add0~0_combout ;
wire \Add0~2 ;
wire \Add0~2COUT1_32 ;
wire \Add0~25_combout ;
wire \Add1~2 ;
wire \Add1~2COUT1_32 ;
wire \Add1~25_combout ;
wire \Tem~11_combout ;
wire \Add1~27 ;
wire \Add1~5_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_33 ;
wire \Add0~5_combout ;
wire \Add0~7 ;
wire \Add0~20_combout ;
wire \Add1~7 ;
wire \Add1~7COUT1 ;
wire \Add1~20_combout ;
wire \Tem~2_combout ;
wire \Tem~3 ;
wire \Tem[1]~12_combout ;
wire \Tem[1]~4 ;
wire \Tem[1]~5 ;
wire \Add0~22 ;
wire \Add0~22COUT1_34 ;
wire \Add0~15_combout ;
wire \Add1~22 ;
wire \Add1~22COUT1_33 ;
wire \Add1~15_combout ;
wire \Tem[5]~6_combout ;
wire \ft1|Equal0~0_combout ;
wire \ft1|time_model~0 ;
wire \ft1|Time~0 ;
wire \ft1|Add0~20_combout ;
wire \ft1|Add0~22 ;
wire \ft1|Add0~22COUT1_55 ;
wire \ft1|Add0~25_combout ;
wire \ft1|Add0~0_combout ;
wire \ft1|Add0~2 ;
wire \ft1|Add0~2COUT1_51 ;
wire \ft1|Add0~5_combout ;
wire \ft1|Add0~7 ;
wire \ft1|Add0~7COUT1_52 ;
wire \ft1|Add0~10_combout ;
wire \ft1|Add0~12 ;
wire \ft1|Add0~12COUT1_53 ;
wire \ft1|Add0~15_combout ;
wire \ft1|Add0~17 ;
wire \ft1|Add0~17COUT1_54 ;
wire \ft1|Add0~35_combout ;
wire \ft1|Add0~37 ;
wire \ft1|Add0~27 ;
wire \ft1|Add0~27COUT1_56 ;
wire \ft1|Add0~30_combout ;
wire \ft1|Equal1~1 ;
wire \ft1|Equal1~0 ;
wire \ft1|Add0~32 ;
wire \ft1|Add0~32COUT1_57 ;
wire \ft1|Add0~40_combout ;
wire \ft1|Add0~42 ;
wire \ft1|Add0~42COUT1_58 ;
wire \ft1|Add0~45_combout ;
wire \ft1|Equal1~2_combout ;
wire \ft1|Time~1_combout ;
wire \ft1|Add1~10_combout ;
wire \ft1|Add2~10_combout ;
wire \ft1|Time[5]~2 ;
wire \ft1|Add2~12COUT1_31 ;
wire \ft1|Add2~2 ;
wire \ft1|Add2~2COUT1_32 ;
wire \ft1|Add2~15_combout ;
wire \ft1|Add1~12 ;
wire \ft1|Add1~12COUT1_31 ;
wire \ft1|Add1~2 ;
wire \ft1|Add1~2COUT1_32 ;
wire \ft1|Add1~15_combout ;
wire \ft1|Add2~17 ;
wire \ft1|Add2~17COUT1_33 ;
wire \ft1|Add2~5_combout ;
wire \ft1|Add1~17 ;
wire \ft1|Add1~17COUT1 ;
wire \ft1|Add1~5_combout ;
wire \ft1|Add2~7 ;
wire \ft1|Add2~25_combout ;
wire \ft1|Add1~7 ;
wire \ft1|Add1~25_combout ;
wire \ft1|Add2~27 ;
wire \ft1|Add2~27COUT1_34 ;
wire \ft1|Add2~20_combout ;
wire \ft1|Add1~27 ;
wire \ft1|Add1~27COUT1_33 ;
wire \ft1|Add1~20_combout ;
wire \s1|Decoder3~0_combout ;
wire \ft1|Time[5]~3_combout ;
wire \ft1|Add2~12 ;
wire \ft1|Add2~0_combout ;
wire \ft1|Add1~0_combout ;
wire \ft1|LessThan0~0_combout ;
wire \ft1|LessThan0~1_combout ;
wire \ft1|time_model~1_combout ;
wire \D~9_combout ;
wire \s1|Decoder1~0_combout ;
wire \always1~2_combout ;
wire \LessThan9~1_combout ;
wire \LessThan9~0_combout ;
wire \D~0_combout ;
wire \D~1 ;
wire \always1~0_combout ;
wire \always1~1_combout ;
wire \D[1]~2_combout ;
wire \D[1]~3_combout ;
wire \D~5_combout ;
wire \D~4_combout ;
wire \D~6_combout ;
wire \D~7_combout ;
wire \n[1]~0_combout ;
wire \c1|Add2~47 ;
wire \c1|Add2~47COUT1_51 ;
wire \c1|Add2~2 ;
wire \c1|Add2~2COUT1_52 ;
wire \c1|Add2~7 ;
wire \c1|Add2~7COUT1_53 ;
wire \c1|Add2~17 ;
wire \c1|Add2~17COUT1_54 ;
wire \c1|Add2~12 ;
wire \c1|Add2~22 ;
wire \c1|Add2~22COUT1_55 ;
wire \c1|Add2~27 ;
wire \c1|Add2~27COUT1_56 ;
wire \c1|Add2~32 ;
wire \c1|Add2~32COUT1_57 ;
wire \c1|Add2~37 ;
wire \c1|Add2~37COUT1_58 ;
wire \c1|Add2~40_combout ;
wire \c1|Add2~45_combout ;
wire \c1|count[0]~3 ;
wire \c1|count[0]~3COUT1_22 ;
wire \c1|Add2~0_combout ;
wire \c1|Add2~5_combout ;
wire \c1|count[1]~1 ;
wire \c1|count[1]~1COUT1_23 ;
wire \c1|count[2]~7 ;
wire \c1|count[2]~7COUT1_24 ;
wire \c1|Equal0~0_combout ;
wire \c1|count[3]~5 ;
wire \c1|count[3]~5COUT1_25 ;
wire \c1|count[4]~11 ;
wire \c1|Add2~10_combout ;
wire \c1|Add2~15_combout ;
wire \c1|Equal1~0_combout ;
wire \c1|Equal0~1_combout ;
wire \c1|Add2~30_combout ;
wire \c1|count[5]~9 ;
wire \c1|count[5]~9COUT1_26 ;
wire \c1|count[6]~15 ;
wire \c1|count[6]~15COUT1_27 ;
wire \c1|count[7]~13 ;
wire \c1|count[7]~13COUT1_28 ;
wire \c1|Add2~35_combout ;
wire \c1|Equal0~3_combout ;
wire \c1|Add2~25_combout ;
wire \c1|Add2~20_combout ;
wire \c1|Equal0~2_combout ;
wire \c1|Equal0~4_combout ;
wire \c1|Equal0~5_combout ;
wire \c1|count~20_combout ;
wire \c1|count[8]~19 ;
wire \c1|count[8]~19COUT1_29 ;
wire \c1|LessThan0~42_cout0 ;
wire \c1|LessThan0~42COUT1_46 ;
wire \c1|LessThan0~37_cout0 ;
wire \c1|LessThan0~37COUT1_47 ;
wire \c1|LessThan0~32_cout0 ;
wire \c1|LessThan0~32COUT1_48 ;
wire \c1|LessThan0~27_cout0 ;
wire \c1|LessThan0~27COUT1_49 ;
wire \c1|LessThan0~22_cout ;
wire \c1|LessThan0~17_cout0 ;
wire \c1|LessThan0~17COUT1_50 ;
wire \c1|LessThan0~12_cout0 ;
wire \c1|LessThan0~12COUT1_51 ;
wire \c1|LessThan0~7_cout0 ;
wire \c1|LessThan0~7COUT1_52 ;
wire \c1|LessThan0~0_combout ;
wire \c1|clk_n~0_combout ;
wire \c1|clk_n~1_combout ;
wire \c1|clk_n~regout ;
wire \p1|Equal0~0_combout ;
wire \p1|Equal5~8_combout ;
wire \p1|Equal5~0_combout ;
wire \p1|hang[1]~14_combout ;
wire \p1|Equal5~1_combout ;
wire \p1|Equal5~2_combout ;
wire \p1|Equal5~3_combout ;
wire \p1|Equal5~4_combout ;
wire \p1|Equal5~5_combout ;
wire \p1|red~0_combout ;
wire \p1|Equal5~6_combout ;
wire \p1|red~1_combout ;
wire \p1|red~2_combout ;
wire \p1|green~2_combout ;
wire \p1|red~3_combout ;
wire \p1|red~5_combout ;
wire \p1|red~8_combout ;
wire \p1|red~7_combout ;
wire \p1|red~9_combout ;
wire \p1|red~11_combout ;
wire \p1|red~12_combout ;
wire \p1|red~14_combout ;
wire \p1|red~16_combout ;
wire \p1|red~18_combout ;
wire \p1|Equal5~7_combout ;
wire \p1|red~19_combout ;
wire \p1|red~20_combout ;
wire \p1|green~3_combout ;
wire \p1|green~5_combout ;
wire \p1|green~20_combout ;
wire \p1|green~7_combout ;
wire \p1|green~8_combout ;
wire \p1|green~9_combout ;
wire \p1|green~11_combout ;
wire \p1|green~12_combout ;
wire \p1|green~14_combout ;
wire \p1|green~16_combout ;
wire \p1|green~18_combout ;
wire \s1|segled[0]~39_combout ;
wire \s1|segled~32_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \s1|segled[0]~30_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ;
wire \s1|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ;
wire \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[23]~2_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[20]~13_combout ;
wire \s1|Div1|auto_generated|divider|divider|StageOut[20]~12_combout ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ;
wire \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \s1|segled[0]~29_combout ;
wire \s1|segled[0]~28_combout ;
wire \s1|segled~31_combout ;
wire \s1|segled~33_combout ;
wire \s1|segled[0]~36_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_30 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_31 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_34 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ;
wire \s1|segled[0]~37_combout ;
wire \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout ;
wire \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout ;
wire \s1|segled[0]~35_combout ;
wire \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout ;
wire \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ;
wire \s1|segled[0]~34_combout ;
wire \s1|segled~38_combout ;
wire \s1|segled[0]~40_combout ;
wire \s1|segled[0]~41_combout ;
wire \s1|segled~43_combout ;
wire \s1|segled~42_combout ;
wire \s1|segled~44_combout ;
wire \s1|segled~45_combout ;
wire \s1|segled~56_combout ;
wire \s1|segled~53_combout ;
wire \s1|segled~54_combout ;
wire \s1|segled~55_combout ;
wire \s1|segled~51 ;
wire \s1|segled~50_combout ;
wire \s1|segled~52_combout ;
wire \s1|segled~57_combout ;
wire \s1|segled~48_combout ;
wire \s1|segled~46_combout ;
wire \s1|segled~47_combout ;
wire \s1|segled~49_combout ;
wire \s1|segled~61_combout ;
wire \s1|segled~59_combout ;
wire \s1|segled~58_combout ;
wire \s1|segled~60_combout ;
wire \s1|segled~62_combout ;
wire \s1|segled~76_combout ;
wire \s1|segled~63_combout ;
wire \s1|segled~64_combout ;
wire \s1|segled~68_combout ;
wire \s1|segled~66_combout ;
wire \s1|segled~65_combout ;
wire \s1|segled~67_combout ;
wire \s1|segled~72_combout ;
wire \s1|segled~70_combout ;
wire \s1|segled~69_combout ;
wire \s1|segled~71_combout ;
wire \s1|segled~73_combout ;
wire \s1|segled~77_combout ;
wire \s1|segled~74_combout ;
wire \lcd1|cnt_20ms[1]~3 ;
wire \lcd1|cnt_20ms[1]~3COUT1_10 ;
wire \lcd1|cnt_20ms[2]~5 ;
wire \lcd1|cnt_20ms[2]~5COUT1_11 ;
wire \lcd1|cnt_20ms[3]~7 ;
wire \lcd1|cnt_20ms[3]~7COUT1_12 ;
wire \lcd1|Equal1~0_combout ;
wire \lcd1|Equal1~1_combout ;
wire \lcd1|delay_done~regout ;
wire \lcd1|n_state.IDLE~regout ;
wire \lcd1|c_state.IDLE~regout ;
wire \lcd1|n_state.SET_FUNCTION~regout ;
wire \lcd1|Add1~10_combout ;
wire \lcd1|Add1~12 ;
wire \lcd1|Add1~12COUT1_36 ;
wire \lcd1|Add1~15_combout ;
wire \lcd1|Add1~17 ;
wire \lcd1|Add1~17COUT1_37 ;
wire \lcd1|Add1~20_combout ;
wire \lcd1|Add1~22COUT1_38 ;
wire \lcd1|Add1~27 ;
wire \lcd1|Add1~30_combout ;
wire \lcd1|Add1~22 ;
wire \lcd1|Add1~25_combout ;
wire \lcd1|Equal0~0 ;
wire \lcd1|Add1~32 ;
wire \lcd1|Add1~32COUT1_39 ;
wire \lcd1|Add1~5_combout ;
wire \lcd1|Equal0~1 ;
wire \lcd1|Add1~7 ;
wire \lcd1|Add1~7COUT1_40 ;
wire \lcd1|Add1~0_combout ;
wire \lcd1|LessThan2~0 ;
wire \lcd1|n_state.ROW2_9~regout ;
wire \lcd1|count_off[0]~26 ;
wire \lcd1|count_off[1]~24 ;
wire \lcd1|count_off[1]~24COUT1_28 ;
wire \lcd1|count_off[2]~22 ;
wire \lcd1|count_off[2]~22COUT1_29 ;
wire \lcd1|count_off[3]~16 ;
wire \lcd1|count_off[3]~16COUT1_30 ;
wire \lcd1|count_off[4]~18 ;
wire \lcd1|count_off[4]~18COUT1_31 ;
wire \lcd1|count_off[5]~1 ;
wire \lcd1|count_off[6]~3 ;
wire \lcd1|count_off[6]~3COUT1_32 ;
wire \lcd1|count_off[7]~7 ;
wire \lcd1|count_off[7]~7COUT1_33 ;
wire \lcd1|count_off[8]~9 ;
wire \lcd1|count_off[8]~9COUT1_34 ;
wire \lcd1|count_off[9]~11 ;
wire \lcd1|count_off[9]~11COUT1_35 ;
wire \lcd1|count_off~14_combout ;
wire \lcd1|count_off~19_combout ;
wire \lcd1|count_off~20_combout ;
wire \lcd1|count_off[10]~13 ;
wire \lcd1|always1~0_combout ;
wire \lcd1|c_state.ROW2_9~regout ;
wire \lcd1|n_state.ROW2_A~regout ;
wire \lcd1|c_state.ROW2_A~regout ;
wire \lcd1|n_state.ROW2_B~regout ;
wire \lcd1|c_state.ROW2_2~regout ;
wire \lcd1|n_state.ROW2_3~regout ;
wire \lcd1|c_state.ROW2_3~regout ;
wire \lcd1|n_state.ROW2_4~regout ;
wire \lcd1|c_state.ROW2_4~regout ;
wire \lcd1|n_state.ROW2_5~regout ;
wire \lcd1|c_state.ROW2_5~regout ;
wire \lcd1|n_state.ROW2_6~regout ;
wire \lcd1|Selector6~6 ;
wire \lcd1|c_state.ROW2_B~regout ;
wire \lcd1|Selector4~0 ;
wire \lcd1|n_state.ROW2_C~regout ;
wire \lcd1|c_state.ENTRY_MODE~regout ;
wire \lcd1|n_state.DISP_ON~regout ;
wire \lcd1|c_state.SET_FUNCTION~regout ;
wire \lcd1|n_state.DISP_OFF~regout ;
wire \lcd1|c_state.ROW2_F~regout ;
wire \lcd1|c_state.DISP_ON~regout ;
wire \lcd1|n_state.ROW1_ADDR~regout ;
wire \lcd1|c_state.DISP_OFF~regout ;
wire \lcd1|Selector5~0 ;
wire \lcd1|n_state.DISP_CLEAR~regout ;
wire \lcd1|c_state.DISP_CLEAR~regout ;
wire \lcd1|n_state.ENTRY_MODE~regout ;
wire \lcd1|c_state.ROW2_6~regout ;
wire \lcd1|n_state.ROW2_7~regout ;
wire \lcd1|c_state.ROW2_7~regout ;
wire \lcd1|n_state.ROW2_8~regout ;
wire \lcd1|c_state.ROW2_8~regout ;
wire \lcd1|Selector1~1 ;
wire \lcd1|c_state.ROW2_C~regout ;
wire \lcd1|Selector7~4 ;
wire \lcd1|n_state.ROW2_D~regout ;
wire \lcd1|c_state.ROW2_D~regout ;
wire \lcd1|c_state.ROW2_E~regout ;
wire \lcd1|Selector1~3 ;
wire \lcd1|c_state.ROW1_6~regout ;
wire \lcd1|n_state.ROW1_7~regout ;
wire \lcd1|c_state.ROW1_7~regout ;
wire \lcd1|n_state.ROW1_8~regout ;
wire \lcd1|c_state.ROW1_8~regout ;
wire \lcd1|c_state.ROW1_A~regout ;
wire \lcd1|Selector2~0 ;
wire \lcd1|n_state.ROW1_B~regout ;
wire \lcd1|c_state.ROW1_B~regout ;
wire \lcd1|Selector1~2 ;
wire \lcd1|Selector3~0 ;
wire \lcd1|n_state.ROW1_9~regout ;
wire \lcd1|c_state.ROW1_9~regout ;
wire \lcd1|c_state.ROW2_ADDR~regout ;
wire \lcd1|n_state.ROW2_0~regout ;
wire \lcd1|n_state.ROW1_C~regout ;
wire \lcd1|c_state.ROW1_C~regout ;
wire \lcd1|n_state.ROW1_D~regout ;
wire \lcd1|Selector6~0 ;
wire \lcd1|n_state.ROW2_E~regout ;
wire \lcd1|n_state.ROW2_F~regout ;
wire \lcd1|n_state.ROW1_2~regout ;
wire \lcd1|c_state.ROW1_2~regout ;
wire \lcd1|n_state.ROW1_3~regout ;
wire \lcd1|c_state.ROW1_3~regout ;
wire \lcd1|n_state.ROW1_4~regout ;
wire \lcd1|c_state.ROW1_4~regout ;
wire \lcd1|n_state.ROW1_5~regout ;
wire \lcd1|c_state.ROW1_5~regout ;
wire \lcd1|n_state.ROW1_6~regout ;
wire \lcd1|c_state.ROW2_0~regout ;
wire \lcd1|Selector4~4 ;
wire \lcd1|n_state.ROW2_1~regout ;
wire \lcd1|c_state.ROW2_1~regout ;
wire \lcd1|n_state.ROW2_2~regout ;
wire \lcd1|n_state.ROW1_A~regout ;
wire \lcd1|Selector7~0 ;
wire \lcd1|c_state.ROW1_D~regout ;
wire \lcd1|n_state.ROW1_E~regout ;
wire \lcd1|c_state.ROW1_ADDR~regout ;
wire \lcd1|n_state.ROW1_0~regout ;
wire \lcd1|c_state.ROW1_0~regout ;
wire \lcd1|n_state.ROW1_1~regout ;
wire \lcd1|c_state.ROW1_1~regout ;
wire \lcd1|Selector3~2 ;
wire \lcd1|c_state.ROW1_E~regout ;
wire \lcd1|Selector1~4 ;
wire \lcd1|n_state.ROW1_F~regout ;
wire \lcd1|c_state.ROW1_F~regout ;
wire \lcd1|n_state.ROW2_ADDR~regout ;
wire \lcd1|LCD_RS~regout ;
wire \lcd1|Selector7~3_combout ;
wire \lcd1|Selector7~7_combout ;
wire \lcd1|Selector7~6 ;
wire \lcd1|Selector7~8_combout ;
wire \lcd1|Selector7~5 ;
wire \lcd1|Selector1~0 ;
wire \lcd1|Selector7~1 ;
wire \lcd1|Selector7~2_combout ;
wire \lcd1|Selector6~4_combout ;
wire \lcd1|Selector6~3 ;
wire \lcd1|Selector2~1_combout ;
wire \lcd1|Selector6~1 ;
wire \lcd1|Selector6~2_combout ;
wire \lcd1|Selector5~6 ;
wire \lcd1|Selector2~2 ;
wire \lcd1|Selector5~1 ;
wire \lcd1|Selector5~2 ;
wire \lcd1|Selector5~3_combout ;
wire \lcd1|Selector5~4 ;
wire \lcd1|Selector5~5_combout ;
wire \lcd1|Selector4~3_combout ;
wire \lcd1|Selector4~5 ;
wire \lcd1|Selector4~2_combout ;
wire \lcd1|Selector4~1 ;
wire \lcd1|Selector3~1 ;
wire \lcd1|Selector3~3 ;
wire \lcd1|Selector3~4 ;
wire \lcd1|Selector3~5_combout ;
wire \lcd1|Selector2~3_combout ;
wire \lcd1|Selector1~5_combout ;
wire \lcd1|Selector1~10 ;
wire \lcd1|Selector1~7 ;
wire \lcd1|Selector1~6 ;
wire \lcd1|Selector1~8 ;
wire \lcd1|Selector1~9_combout ;
wire [7:0] \p1|hang ;
wire [2:0] P;
wire [4:0] \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [5:0] Tem;
wire [7:0] \p1|red ;
wire [1:0] \lcd1|cnt_500hz ;
wire [7:0] \p1|green ;
wire [7:0] \lcd1|LCD_DATA ;
wire [4:0] \u1|key_rst_pre ;
wire [7:0] \s1|segled ;
wire [2:0] \p1|tem ;
wire [7:0] \s1|DSN ;
wire [5:0] \u1|key_sec ;
wire [4:0] \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [2:0] \s1|tem ;
wire [2:0] D;
wire [5:0] \ft1|Time ;
wire [3:0] \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [3:0] \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [127:0] \lcd1|row_2 ;
wire [4:0] \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [9:0] n;
wire [1:0] \ft1|time_model ;
wire [4:0] \u1|key_sec_pre ;
wire [9:0] \ft1|count ;
wire [4:0] \lcd1|cnt_20ms ;
wire [3:0] \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [6:0] \lcd1|count_row ;
wire [11:0] \lcd1|count_off ;
wire [9:0] \c1|count ;
wire [4:0] \anjian~combout ;
wire [4:0] \u1|cnt ;
wire [3:0] \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \u1|key_rst ;
wire [4:0] \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \anjian[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\anjian~combout [0]),
	.padio(anjian[0]));
// synopsys translate_off
defparam \anjian[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \anjian[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\anjian~combout [2]),
	.padio(anjian[2]));
// synopsys translate_off
defparam \anjian[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \u1|key_rst[2] (
// Equation(s):
// \u1|key_rst [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \anjian~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[2] .lut_mask = "0000";
defparam \u1|key_rst[2] .operation_mode = "normal";
defparam \u1|key_rst[2] .output_mode = "reg_only";
defparam \u1|key_rst[2] .register_cascade_mode = "off";
defparam \u1|key_rst[2] .sum_lutc_input = "datac";
defparam \u1|key_rst[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \anjian[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\anjian~combout [3]),
	.padio(anjian[3]));
// synopsys translate_off
defparam \anjian[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \u1|key_rst[3] (
// Equation(s):
// \u1|key_rst [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \anjian~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[3] .lut_mask = "0000";
defparam \u1|key_rst[3] .operation_mode = "normal";
defparam \u1|key_rst[3] .output_mode = "reg_only";
defparam \u1|key_rst[3] .register_cascade_mode = "off";
defparam \u1|key_rst[3] .sum_lutc_input = "datac";
defparam \u1|key_rst[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \u1|key_rst_pre[3] (
// Equation(s):
// \u1|key_rst_pre [3] = DFFEAS((((\u1|key_rst [3]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|key_rst [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst_pre [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[3] .lut_mask = "ff00";
defparam \u1|key_rst_pre[3] .operation_mode = "normal";
defparam \u1|key_rst_pre[3] .output_mode = "reg_only";
defparam \u1|key_rst_pre[3] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[3] .sum_lutc_input = "datac";
defparam \u1|key_rst_pre[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \u1|key_rst_pre[2] (
// Equation(s):
// \u1|WideOr0~1  = (\u1|key_rst [2] & (((!\u1|key_rst_pre [3] & \u1|key_rst [3])) # (!G1_key_rst_pre[2]))) # (!\u1|key_rst [2] & (!\u1|key_rst_pre [3] & ((\u1|key_rst [3]))))

	.clk(\clk~combout ),
	.dataa(\u1|key_rst [2]),
	.datab(\u1|key_rst_pre [3]),
	.datac(\u1|key_rst [2]),
	.datad(\u1|key_rst [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|WideOr0~1 ),
	.regout(\u1|key_rst_pre [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[2] .lut_mask = "3b0a";
defparam \u1|key_rst_pre[2] .operation_mode = "normal";
defparam \u1|key_rst_pre[2] .output_mode = "comb_only";
defparam \u1|key_rst_pre[2] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[2] .sum_lutc_input = "qfbk";
defparam \u1|key_rst_pre[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \anjian[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\anjian~combout [1]),
	.padio(anjian[1]));
// synopsys translate_off
defparam \anjian[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \u1|key_rst[1] (
// Equation(s):
// \u1|key_rst [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \anjian~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[1] .lut_mask = "0000";
defparam \u1|key_rst[1] .operation_mode = "normal";
defparam \u1|key_rst[1] .output_mode = "reg_only";
defparam \u1|key_rst[1] .register_cascade_mode = "off";
defparam \u1|key_rst[1] .sum_lutc_input = "datac";
defparam \u1|key_rst[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \u1|key_rst_pre[1] (
// Equation(s):
// \u1|key_rst_pre [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u1|key_rst [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_rst [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst_pre [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[1] .lut_mask = "0000";
defparam \u1|key_rst_pre[1] .operation_mode = "normal";
defparam \u1|key_rst_pre[1] .output_mode = "reg_only";
defparam \u1|key_rst_pre[1] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[1] .sum_lutc_input = "datac";
defparam \u1|key_rst_pre[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \u1|key_rst[0] (
// Equation(s):
// \u1|key_rst [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \anjian~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[0] .lut_mask = "0000";
defparam \u1|key_rst[0] .operation_mode = "normal";
defparam \u1|key_rst[0] .output_mode = "reg_only";
defparam \u1|key_rst[0] .register_cascade_mode = "off";
defparam \u1|key_rst[0] .sum_lutc_input = "datac";
defparam \u1|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \u1|key_rst_pre[0] (
// Equation(s):
// \u1|WideOr0~0  = (\u1|key_rst_pre [1] & (((!G1_key_rst_pre[0] & \u1|key_rst [0])))) # (!\u1|key_rst_pre [1] & ((\u1|key_rst [1]) # ((!G1_key_rst_pre[0] & \u1|key_rst [0]))))

	.clk(\clk~combout ),
	.dataa(\u1|key_rst_pre [1]),
	.datab(\u1|key_rst [1]),
	.datac(\u1|key_rst [0]),
	.datad(\u1|key_rst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|WideOr0~0 ),
	.regout(\u1|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[0] .lut_mask = "4f44";
defparam \u1|key_rst_pre[0] .operation_mode = "normal";
defparam \u1|key_rst_pre[0] .output_mode = "comb_only";
defparam \u1|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[0] .sum_lutc_input = "qfbk";
defparam \u1|key_rst_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \anjian[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\anjian~combout [4]),
	.padio(anjian[4]));
// synopsys translate_off
defparam \anjian[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \u1|key_rst[4] (
// Equation(s):
// \u1|key_rst [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \anjian~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[4] .lut_mask = "0000";
defparam \u1|key_rst[4] .operation_mode = "normal";
defparam \u1|key_rst[4] .output_mode = "reg_only";
defparam \u1|key_rst[4] .register_cascade_mode = "off";
defparam \u1|key_rst[4] .sum_lutc_input = "datac";
defparam \u1|key_rst[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \u1|key_rst_pre[4] (
// Equation(s):
// \u1|WideOr0~2  = (\u1|WideOr0~1 ) # ((\u1|WideOr0~0 ) # ((!G1_key_rst_pre[4] & \u1|key_rst [4])))

	.clk(\clk~combout ),
	.dataa(\u1|WideOr0~1 ),
	.datab(\u1|WideOr0~0 ),
	.datac(\u1|key_rst [4]),
	.datad(\u1|key_rst [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|WideOr0~2 ),
	.regout(\u1|key_rst_pre [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[4] .lut_mask = "efee";
defparam \u1|key_rst_pre[4] .operation_mode = "normal";
defparam \u1|key_rst_pre[4] .output_mode = "comb_only";
defparam \u1|key_rst_pre[4] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[4] .sum_lutc_input = "qfbk";
defparam \u1|key_rst_pre[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \u1|cnt[0] (
// Equation(s):
// \u1|cnt [0] = DFFEAS((!\u1|cnt [0]), GLOBAL(\clk~combout ), VCC, , , , , \u1|WideOr0~2 , )
// \u1|cnt[0]~5  = CARRY((\u1|cnt [0]))
// \u1|cnt[0]~5COUT1_11  = CARRY((\u1|cnt [0]))

	.clk(\clk~combout ),
	.dataa(\u1|cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u1|WideOr0~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [0]),
	.cout(),
	.cout0(\u1|cnt[0]~5 ),
	.cout1(\u1|cnt[0]~5COUT1_11 ));
// synopsys translate_off
defparam \u1|cnt[0] .lut_mask = "55aa";
defparam \u1|cnt[0] .operation_mode = "arithmetic";
defparam \u1|cnt[0] .output_mode = "reg_only";
defparam \u1|cnt[0] .register_cascade_mode = "off";
defparam \u1|cnt[0] .sum_lutc_input = "datac";
defparam \u1|cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \u1|cnt[1] (
// Equation(s):
// \u1|cnt [1] = DFFEAS(\u1|cnt [1] $ ((((\u1|cnt[0]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \u1|WideOr0~2 , )
// \u1|cnt[1]~3  = CARRY(((!\u1|cnt[0]~5 )) # (!\u1|cnt [1]))
// \u1|cnt[1]~3COUT1_12  = CARRY(((!\u1|cnt[0]~5COUT1_11 )) # (!\u1|cnt [1]))

	.clk(\clk~combout ),
	.dataa(\u1|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u1|WideOr0~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|cnt[0]~5 ),
	.cin1(\u1|cnt[0]~5COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [1]),
	.cout(),
	.cout0(\u1|cnt[1]~3 ),
	.cout1(\u1|cnt[1]~3COUT1_12 ));
// synopsys translate_off
defparam \u1|cnt[1] .cin0_used = "true";
defparam \u1|cnt[1] .cin1_used = "true";
defparam \u1|cnt[1] .lut_mask = "5a5f";
defparam \u1|cnt[1] .operation_mode = "arithmetic";
defparam \u1|cnt[1] .output_mode = "reg_only";
defparam \u1|cnt[1] .register_cascade_mode = "off";
defparam \u1|cnt[1] .sum_lutc_input = "cin";
defparam \u1|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \u1|cnt[2] (
// Equation(s):
// \u1|cnt [2] = DFFEAS((\u1|cnt [2] $ ((!\u1|cnt[1]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \u1|WideOr0~2 , )
// \u1|cnt[2]~7  = CARRY(((\u1|cnt [2] & !\u1|cnt[1]~3 )))
// \u1|cnt[2]~7COUT1_13  = CARRY(((\u1|cnt [2] & !\u1|cnt[1]~3COUT1_12 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u1|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u1|WideOr0~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|cnt[1]~3 ),
	.cin1(\u1|cnt[1]~3COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [2]),
	.cout(),
	.cout0(\u1|cnt[2]~7 ),
	.cout1(\u1|cnt[2]~7COUT1_13 ));
// synopsys translate_off
defparam \u1|cnt[2] .cin0_used = "true";
defparam \u1|cnt[2] .cin1_used = "true";
defparam \u1|cnt[2] .lut_mask = "c30c";
defparam \u1|cnt[2] .operation_mode = "arithmetic";
defparam \u1|cnt[2] .output_mode = "reg_only";
defparam \u1|cnt[2] .register_cascade_mode = "off";
defparam \u1|cnt[2] .sum_lutc_input = "cin";
defparam \u1|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \u1|cnt[3] (
// Equation(s):
// \u1|cnt [3] = DFFEAS(\u1|cnt [3] $ ((((\u1|cnt[2]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \u1|WideOr0~2 , )
// \u1|cnt[3]~9  = CARRY(((!\u1|cnt[2]~7 )) # (!\u1|cnt [3]))
// \u1|cnt[3]~9COUT1_14  = CARRY(((!\u1|cnt[2]~7COUT1_13 )) # (!\u1|cnt [3]))

	.clk(\clk~combout ),
	.dataa(\u1|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u1|WideOr0~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|cnt[2]~7 ),
	.cin1(\u1|cnt[2]~7COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [3]),
	.cout(),
	.cout0(\u1|cnt[3]~9 ),
	.cout1(\u1|cnt[3]~9COUT1_14 ));
// synopsys translate_off
defparam \u1|cnt[3] .cin0_used = "true";
defparam \u1|cnt[3] .cin1_used = "true";
defparam \u1|cnt[3] .lut_mask = "5a5f";
defparam \u1|cnt[3] .operation_mode = "arithmetic";
defparam \u1|cnt[3] .output_mode = "reg_only";
defparam \u1|cnt[3] .register_cascade_mode = "off";
defparam \u1|cnt[3] .sum_lutc_input = "cin";
defparam \u1|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (!\u1|cnt [0] & (((\u1|cnt [1]))))

	.clk(gnd),
	.dataa(\u1|cnt [0]),
	.datab(vcc),
	.datac(\u1|cnt [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = "5050";
defparam \u1|Equal0~0 .operation_mode = "normal";
defparam \u1|Equal0~0 .output_mode = "comb_only";
defparam \u1|Equal0~0 .register_cascade_mode = "off";
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
defparam \u1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \u1|cnt[4] (
// Equation(s):
// \u1|cnt [4] = DFFEAS(((\u1|cnt[3]~9  $ (!\u1|cnt [4]))), GLOBAL(\clk~combout ), VCC, , , , , \u1|WideOr0~2 , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u1|WideOr0~2 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|cnt[3]~9 ),
	.cin1(\u1|cnt[3]~9COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[4] .cin0_used = "true";
defparam \u1|cnt[4] .cin1_used = "true";
defparam \u1|cnt[4] .lut_mask = "f00f";
defparam \u1|cnt[4] .operation_mode = "normal";
defparam \u1|cnt[4] .output_mode = "reg_only";
defparam \u1|cnt[4] .register_cascade_mode = "off";
defparam \u1|cnt[4] .sum_lutc_input = "cin";
defparam \u1|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (!\u1|cnt [3] & (\u1|Equal0~0_combout  & (\u1|cnt [2] & \u1|cnt [4])))

	.clk(gnd),
	.dataa(\u1|cnt [3]),
	.datab(\u1|Equal0~0_combout ),
	.datac(\u1|cnt [2]),
	.datad(\u1|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = "4000";
defparam \u1|Equal0~1 .operation_mode = "normal";
defparam \u1|Equal0~1 .output_mode = "comb_only";
defparam \u1|Equal0~1 .register_cascade_mode = "off";
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
defparam \u1|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \u1|key_sec[0] (
// Equation(s):
// \u1|key_sec [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u1|Equal0~1_combout , \anjian~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[0] .lut_mask = "0000";
defparam \u1|key_sec[0] .operation_mode = "normal";
defparam \u1|key_sec[0] .output_mode = "reg_only";
defparam \u1|key_sec[0] .register_cascade_mode = "off";
defparam \u1|key_sec[0] .sum_lutc_input = "datac";
defparam \u1|key_sec[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sw~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sw~combout ),
	.padio(sw));
// synopsys translate_off
defparam \sw~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = ((!Tem[0]))
// \Add0~12  = CARRY(((Tem[0])))
// \Add0~12COUT1_31  = CARRY(((Tem[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_31 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = "33cc";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "datac";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = ((!Tem[0]))
// \Add1~12  = CARRY(((Tem[0])))
// \Add1~12COUT1_31  = CARRY(((Tem[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_31 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = "33cc";
defparam \Add1~10 .operation_mode = "arithmetic";
defparam \Add1~10 .output_mode = "comb_only";
defparam \Add1~10 .register_cascade_mode = "off";
defparam \Add1~10 .sum_lutc_input = "datac";
defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Tem[0] (
// Equation(s):
// Tem[0] = DFFEAS(((\Tem~3  & ((\Add1~10_combout ))) # (!\Tem~3  & (\Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , \Tem[1]~5 , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add0~10_combout ),
	.datac(\Add1~10_combout ),
	.datad(\Tem~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\Tem[1]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Tem[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[0] .lut_mask = "f0cc";
defparam \Tem[0] .operation_mode = "normal";
defparam \Tem[0] .output_mode = "reg_only";
defparam \Tem[0] .register_cascade_mode = "off";
defparam \Tem[0] .sum_lutc_input = "datac";
defparam \Tem[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (Tem[1] $ ((\Add1~12 )))
// \Add1~2  = CARRY(((!\Add1~12 ) # (!Tem[1])))
// \Add1~2COUT1_32  = CARRY(((!\Add1~12COUT1_31 ) # (!Tem[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~2 ),
	.cout1(\Add1~2COUT1_32 ));
// synopsys translate_off
defparam \Add1~0 .cin0_used = "true";
defparam \Add1~0 .cin1_used = "true";
defparam \Add1~0 .lut_mask = "3c3f";
defparam \Add1~0 .operation_mode = "arithmetic";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "cin";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = Tem[1] $ ((((!\Add0~12 ))))
// \Add0~2  = CARRY((!Tem[1] & ((!\Add0~12 ))))
// \Add0~2COUT1_32  = CARRY((!Tem[1] & ((!\Add0~12COUT1_31 ))))

	.clk(gnd),
	.dataa(Tem[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_32 ));
// synopsys translate_off
defparam \Add0~0 .cin0_used = "true";
defparam \Add0~0 .cin1_used = "true";
defparam \Add0~0 .lut_mask = "a505";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Tem[1] (
// Equation(s):
// Tem[1] = DFFEAS(((\Tem~3  & (\Add1~0_combout )) # (!\Tem~3  & ((\Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Tem[1]~5 , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Tem~3 ),
	.datac(\Add1~0_combout ),
	.datad(\Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\Tem[1]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Tem[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[1] .lut_mask = "f3c0";
defparam \Tem[1] .operation_mode = "normal";
defparam \Tem[1] .output_mode = "reg_only";
defparam \Tem[1] .register_cascade_mode = "off";
defparam \Tem[1] .sum_lutc_input = "datac";
defparam \Tem[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] $ ((((!\Add0~2 ))))
// \Add0~27  = CARRY(((!\Add0~2 )) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))
// \Add0~27COUT1_33  = CARRY(((!\Add0~2COUT1_32 )) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_33 ));
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .lut_mask = "a55f";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = (\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] $ ((\Add1~2 )))
// \Add1~27  = 

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~2 ),
	.cin1(\Add1~2COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(\Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~25 .cin0_used = "true";
defparam \Add1~25 .cin1_used = "true";
defparam \Add1~25 .lut_mask = "3c03";
defparam \Add1~25 .operation_mode = "arithmetic";
defparam \Add1~25 .output_mode = "comb_only";
defparam \Add1~25 .register_cascade_mode = "off";
defparam \Add1~25 .sum_lutc_input = "cin";
defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \Tem~11 (
// Equation(s):
// \Tem~11_combout  = ((\Tem~3  & ((\Add1~25_combout ))) # (!\Tem~3  & (\Add0~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add0~25_combout ),
	.datac(\Add1~25_combout ),
	.datad(\Tem~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Tem~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem~11 .lut_mask = "f0cc";
defparam \Tem~11 .operation_mode = "normal";
defparam \Tem~11 .output_mode = "comb_only";
defparam \Tem~11 .register_cascade_mode = "off";
defparam \Tem~11 .sum_lutc_input = "datac";
defparam \Tem~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \Tem[2] (
// Equation(s):
// Tem[2] = DFFEAS((((\sw~combout  & !\Tem~11_combout ))), GLOBAL(\clk~combout ), VCC, , \Tem[1]~5 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sw~combout ),
	.datad(\Tem~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tem[1]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Tem[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[2] .lut_mask = "00f0";
defparam \Tem[2] .operation_mode = "normal";
defparam \Tem[2] .output_mode = "reg_only";
defparam \Tem[2] .register_cascade_mode = "off";
defparam \Tem[2] .sum_lutc_input = "datac";
defparam \Tem[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((Tem[2]))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_30  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(Tem[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_30 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cc55";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = Tem[3] $ (((((!\Add1~27  & GND) # (\Add1~27  & VCC)))))
// \Add1~7  = CARRY(((!\Add1~27 )) # (!Tem[3]))
// \Add1~7COUT1  = CARRY(((!\Add1~27 )) # (!Tem[3]))

	.clk(gnd),
	.dataa(Tem[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~7 ),
	.cout1(\Add1~7COUT1 ));
// synopsys translate_off
defparam \Add1~5 .cin_used = "true";
defparam \Add1~5 .lut_mask = "5a5f";
defparam \Add1~5 .operation_mode = "arithmetic";
defparam \Add1~5 .output_mode = "comb_only";
defparam \Add1~5 .register_cascade_mode = "off";
defparam \Add1~5 .sum_lutc_input = "cin";
defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (Tem[3] $ ((!\Add0~27 )))
// \Add0~7  = CARRY(((!Tem[3] & !\Add0~27COUT1_33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(\Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "c303";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \Tem[3] (
// Equation(s):
// Tem[3] = DFFEAS(((\Tem~3  & (\Add1~5_combout )) # (!\Tem~3  & ((\Add0~5_combout )))), GLOBAL(\clk~combout ), VCC, , \Tem[1]~5 , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add1~5_combout ),
	.datac(\Add0~5_combout ),
	.datad(\Tem~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\Tem[1]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Tem[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[3] .lut_mask = "ccf0";
defparam \Tem[3] .operation_mode = "normal";
defparam \Tem[3] .output_mode = "reg_only";
defparam \Tem[3] .register_cascade_mode = "off";
defparam \Tem[3] .sum_lutc_input = "datac";
defparam \Tem[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (Tem[4] $ ((!\Add0~7 )))
// \Add0~22  = CARRY(((!\Add0~7 ) # (!Tem[4])))
// \Add0~22COUT1_34  = CARRY(((!\Add0~7 ) # (!Tem[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_34 ));
// synopsys translate_off
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "c33f";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = Tem[4] $ (((((!\Add1~27  & \Add1~7 ) # (\Add1~27  & \Add1~7COUT1 )))))
// \Add1~22  = CARRY((!Tem[4] & ((!\Add1~7 ))))
// \Add1~22COUT1_33  = CARRY((!Tem[4] & ((!\Add1~7COUT1 ))))

	.clk(gnd),
	.dataa(Tem[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(\Add1~7 ),
	.cin1(\Add1~7COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~22 ),
	.cout1(\Add1~22COUT1_33 ));
// synopsys translate_off
defparam \Add1~20 .cin0_used = "true";
defparam \Add1~20 .cin1_used = "true";
defparam \Add1~20 .cin_used = "true";
defparam \Add1~20 .lut_mask = "5a05";
defparam \Add1~20 .operation_mode = "arithmetic";
defparam \Add1~20 .output_mode = "comb_only";
defparam \Add1~20 .register_cascade_mode = "off";
defparam \Add1~20 .sum_lutc_input = "cin";
defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \Tem[4] (
// Equation(s):
// Tem[4] = DFFEAS((\sw~combout  & ((\Tem~3  & ((!\Add1~20_combout ))) # (!\Tem~3  & (!\Add0~20_combout )))), GLOBAL(\clk~combout ), VCC, , \Tem[1]~5 , , , , )

	.clk(\clk~combout ),
	.dataa(\Tem~3 ),
	.datab(\Add0~20_combout ),
	.datac(\Add1~20_combout ),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tem[1]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Tem[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[4] .lut_mask = "1b00";
defparam \Tem[4] .operation_mode = "normal";
defparam \Tem[4] .output_mode = "reg_only";
defparam \Tem[4] .register_cascade_mode = "off";
defparam \Tem[4] .sum_lutc_input = "datac";
defparam \Tem[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \Tem~2 (
// Equation(s):
// \Tem~2_combout  = (Tem[4] & (((!Tem[3]))))

	.clk(gnd),
	.dataa(Tem[4]),
	.datab(vcc),
	.datac(Tem[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Tem~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem~2 .lut_mask = "0a0a";
defparam \Tem~2 .operation_mode = "normal";
defparam \Tem~2 .output_mode = "comb_only";
defparam \Tem~2 .register_cascade_mode = "off";
defparam \Tem~2 .sum_lutc_input = "datac";
defparam \Tem~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \u1|key_sec_pre[0] (
// Equation(s):
// \Tem~3  = (\u1|key_sec [0] & (!G1_key_sec_pre[0] & ((\Tem~2_combout ) # (!Tem[5]))))

	.clk(\clk~combout ),
	.dataa(Tem[5]),
	.datab(\u1|key_sec [0]),
	.datac(\u1|key_sec [0]),
	.datad(\Tem~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Tem~3 ),
	.regout(\u1|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[0] .lut_mask = "0c04";
defparam \u1|key_sec_pre[0] .operation_mode = "normal";
defparam \u1|key_sec_pre[0] .output_mode = "comb_only";
defparam \u1|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \Tem[1]~12 (
// Equation(s):
// \Tem[1]~12_combout  = (Tem[3] & (((Tem[0] & Tem[1])) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])))

	.clk(gnd),
	.dataa(Tem[0]),
	.datab(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(Tem[3]),
	.datad(Tem[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Tem[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[1]~12 .lut_mask = "b030";
defparam \Tem[1]~12 .operation_mode = "normal";
defparam \Tem[1]~12 .output_mode = "comb_only";
defparam \Tem[1]~12 .register_cascade_mode = "off";
defparam \Tem[1]~12 .sum_lutc_input = "datac";
defparam \Tem[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \u1|key_sec[1] (
// Equation(s):
// \Tem[1]~5  = (\Tem~3 ) # (((!\Tem[1]~4  & G1_key_sec[1])) # (!\sw~combout ))
// \u1|key_sec [1] = DFFEAS(\Tem[1]~5 , GLOBAL(\clk~combout ), VCC, , \u1|Equal0~1_combout , \anjian~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Tem~3 ),
	.datab(\Tem[1]~4 ),
	.datac(\anjian~combout [1]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Tem[1]~5 ),
	.regout(\u1|key_sec [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[1] .lut_mask = "baff";
defparam \u1|key_sec[1] .operation_mode = "normal";
defparam \u1|key_sec[1] .output_mode = "reg_and_comb";
defparam \u1|key_sec[1] .register_cascade_mode = "off";
defparam \u1|key_sec[1] .sum_lutc_input = "qfbk";
defparam \u1|key_sec[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \u1|key_sec_pre[1] (
// Equation(s):
// \Tem[1]~4  = (G1_key_sec_pre[1]) # ((!\Tem[1]~12_combout  & (Tem[4] & !Tem[5])))

	.clk(\clk~combout ),
	.dataa(\Tem[1]~12_combout ),
	.datab(Tem[4]),
	.datac(\u1|key_sec [1]),
	.datad(Tem[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Tem[1]~4 ),
	.regout(\u1|key_sec_pre [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[1] .lut_mask = "f0f4";
defparam \u1|key_sec_pre[1] .operation_mode = "normal";
defparam \u1|key_sec_pre[1] .output_mode = "comb_only";
defparam \u1|key_sec_pre[1] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[1] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (((!\Add0~7  & \Add0~22 ) # (\Add0~7  & \Add0~22COUT1_34 ) $ (!Tem[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Tem[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "f00f";
defparam \Add0~15 .operation_mode = "normal";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = Tem[5] $ (((((!\Add1~27  & \Add1~22 ) # (\Add1~27  & \Add1~22COUT1_33 )))))

	.clk(gnd),
	.dataa(Tem[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(\Add1~22 ),
	.cin1(\Add1~22COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~15 .cin0_used = "true";
defparam \Add1~15 .cin1_used = "true";
defparam \Add1~15 .cin_used = "true";
defparam \Add1~15 .lut_mask = "5a5a";
defparam \Add1~15 .operation_mode = "normal";
defparam \Add1~15 .output_mode = "comb_only";
defparam \Add1~15 .register_cascade_mode = "off";
defparam \Add1~15 .sum_lutc_input = "cin";
defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Tem[5]~6 (
// Equation(s):
// \Tem[5]~6_combout  = ((\Tem~3  & ((\Add1~15_combout ))) # (!\Tem~3  & (\Add0~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Tem~3 ),
	.datac(\Add0~15_combout ),
	.datad(\Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Tem[5]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[5]~6 .lut_mask = "fc30";
defparam \Tem[5]~6 .operation_mode = "normal";
defparam \Tem[5]~6 .output_mode = "comb_only";
defparam \Tem[5]~6 .register_cascade_mode = "off";
defparam \Tem[5]~6 .sum_lutc_input = "datac";
defparam \Tem[5]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \Tem[5] (
// Equation(s):
// Tem[5] = DFFEAS((\Tem[1]~5  & (((\sw~combout  & \Tem[5]~6_combout )))) # (!\Tem[1]~5  & (Tem[5])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Tem[1]~5 ),
	.datab(Tem[5]),
	.datac(\sw~combout ),
	.datad(\Tem[5]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Tem[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Tem[5] .lut_mask = "e444";
defparam \Tem[5] .operation_mode = "normal";
defparam \Tem[5] .output_mode = "reg_only";
defparam \Tem[5] .register_cascade_mode = "off";
defparam \Tem[5] .sum_lutc_input = "datac";
defparam \Tem[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \ft1|time_model[0] (
// Equation(s):
// \ft1|time_model [0] = DFFEAS((\sw~combout  & ((\ft1|time_model~1_combout  & ((\ft1|time_model [1]) # (!\ft1|time_model [0]))) # (!\ft1|time_model~1_combout  & ((\ft1|time_model [0]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ft1|time_model~1_combout ),
	.datab(\ft1|time_model [1]),
	.datac(\ft1|time_model [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|time_model [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|time_model[0] .lut_mask = "da00";
defparam \ft1|time_model[0] .operation_mode = "normal";
defparam \ft1|time_model[0] .output_mode = "reg_only";
defparam \ft1|time_model[0] .register_cascade_mode = "off";
defparam \ft1|time_model[0] .sum_lutc_input = "datac";
defparam \ft1|time_model[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \ft1|Equal0~0 (
// Equation(s):
// \ft1|Equal0~0_combout  = (((\ft1|time_model [0] & !\ft1|time_model [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ft1|time_model [0]),
	.datad(\ft1|time_model [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Equal0~0 .lut_mask = "00f0";
defparam \ft1|Equal0~0 .operation_mode = "normal";
defparam \ft1|Equal0~0 .output_mode = "comb_only";
defparam \ft1|Equal0~0 .register_cascade_mode = "off";
defparam \ft1|Equal0~0 .sum_lutc_input = "datac";
defparam \ft1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \u1|key_sec[4] (
// Equation(s):
// \u1|key_sec [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u1|Equal0~1_combout , \anjian~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[4] .lut_mask = "0000";
defparam \u1|key_sec[4] .operation_mode = "normal";
defparam \u1|key_sec[4] .output_mode = "reg_only";
defparam \u1|key_sec[4] .register_cascade_mode = "off";
defparam \u1|key_sec[4] .sum_lutc_input = "datac";
defparam \u1|key_sec[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \u1|key_sec_pre[4] (
// Equation(s):
// \ft1|time_model~0  = (((!G1_key_sec_pre[4] & \u1|key_sec [4])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_sec [4]),
	.datad(\u1|key_sec [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|time_model~0 ),
	.regout(\u1|key_sec_pre [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[4] .lut_mask = "0f00";
defparam \u1|key_sec_pre[4] .operation_mode = "normal";
defparam \u1|key_sec_pre[4] .output_mode = "comb_only";
defparam \u1|key_sec_pre[4] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[4] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \u1|key_sec[3] (
// Equation(s):
// \u1|key_sec [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u1|Equal0~1_combout , \anjian~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[3] .lut_mask = "0000";
defparam \u1|key_sec[3] .operation_mode = "normal";
defparam \u1|key_sec[3] .output_mode = "reg_only";
defparam \u1|key_sec[3] .register_cascade_mode = "off";
defparam \u1|key_sec[3] .sum_lutc_input = "datac";
defparam \u1|key_sec[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \u1|key_sec_pre[3] (
// Equation(s):
// \ft1|Time~0  = (((G1_key_sec_pre[3]) # (!\u1|key_sec [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_sec [3]),
	.datad(\u1|key_sec [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Time~0 ),
	.regout(\u1|key_sec_pre [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[3] .lut_mask = "f0ff";
defparam \u1|key_sec_pre[3] .operation_mode = "normal";
defparam \u1|key_sec_pre[3] .output_mode = "comb_only";
defparam \u1|key_sec_pre[3] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[3] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxii_lcell \ft1|Add0~20 (
// Equation(s):
// \ft1|Add0~20_combout  = (\ft1|count [5] $ ((\ft1|Add0~37 )))
// \ft1|Add0~22  = CARRY(((!\ft1|Add0~37 ) # (!\ft1|count [5])))
// \ft1|Add0~22COUT1_55  = CARRY(((!\ft1|Add0~37 ) # (!\ft1|count [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~22 ),
	.cout1(\ft1|Add0~22COUT1_55 ));
// synopsys translate_off
defparam \ft1|Add0~20 .cin_used = "true";
defparam \ft1|Add0~20 .lut_mask = "3c3f";
defparam \ft1|Add0~20 .operation_mode = "arithmetic";
defparam \ft1|Add0~20 .output_mode = "comb_only";
defparam \ft1|Add0~20 .register_cascade_mode = "off";
defparam \ft1|Add0~20 .sum_lutc_input = "cin";
defparam \ft1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \ft1|count[5] (
// Equation(s):
// \ft1|count [5] = DFFEAS((((!\ft1|Equal1~2_combout  & \ft1|Add0~20_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ft1|Equal1~2_combout ),
	.datad(\ft1|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[5] .lut_mask = "0f00";
defparam \ft1|count[5] .operation_mode = "normal";
defparam \ft1|count[5] .output_mode = "reg_only";
defparam \ft1|count[5] .register_cascade_mode = "off";
defparam \ft1|count[5] .sum_lutc_input = "datac";
defparam \ft1|count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \ft1|Add0~25 (
// Equation(s):
// \ft1|Add0~25_combout  = (\ft1|count [6] $ ((!(!\ft1|Add0~37  & \ft1|Add0~22 ) # (\ft1|Add0~37  & \ft1|Add0~22COUT1_55 ))))
// \ft1|Add0~27  = CARRY(((\ft1|count [6] & !\ft1|Add0~22 )))
// \ft1|Add0~27COUT1_56  = CARRY(((\ft1|count [6] & !\ft1|Add0~22COUT1_55 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add0~37 ),
	.cin0(\ft1|Add0~22 ),
	.cin1(\ft1|Add0~22COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~27 ),
	.cout1(\ft1|Add0~27COUT1_56 ));
// synopsys translate_off
defparam \ft1|Add0~25 .cin0_used = "true";
defparam \ft1|Add0~25 .cin1_used = "true";
defparam \ft1|Add0~25 .cin_used = "true";
defparam \ft1|Add0~25 .lut_mask = "c30c";
defparam \ft1|Add0~25 .operation_mode = "arithmetic";
defparam \ft1|Add0~25 .output_mode = "comb_only";
defparam \ft1|Add0~25 .register_cascade_mode = "off";
defparam \ft1|Add0~25 .sum_lutc_input = "cin";
defparam \ft1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \ft1|count[6] (
// Equation(s):
// \ft1|count [6] = DFFEAS(((!\ft1|Equal1~2_combout  & (\ft1|Add0~25_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Equal1~2_combout ),
	.datac(\ft1|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[6] .lut_mask = "3030";
defparam \ft1|count[6] .operation_mode = "normal";
defparam \ft1|count[6] .output_mode = "reg_only";
defparam \ft1|count[6] .register_cascade_mode = "off";
defparam \ft1|count[6] .sum_lutc_input = "datac";
defparam \ft1|count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxii_lcell \ft1|Add0~0 (
// Equation(s):
// \ft1|Add0~0_combout  = (!\ft1|count [0])
// \ft1|Add0~2  = CARRY((\ft1|count [0]))
// \ft1|Add0~2COUT1_51  = CARRY((\ft1|count [0]))

	.clk(gnd),
	.dataa(\ft1|count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~2 ),
	.cout1(\ft1|Add0~2COUT1_51 ));
// synopsys translate_off
defparam \ft1|Add0~0 .lut_mask = "55aa";
defparam \ft1|Add0~0 .operation_mode = "arithmetic";
defparam \ft1|Add0~0 .output_mode = "comb_only";
defparam \ft1|Add0~0 .register_cascade_mode = "off";
defparam \ft1|Add0~0 .sum_lutc_input = "datac";
defparam \ft1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \ft1|count[0] (
// Equation(s):
// \ft1|Equal1~0  = (\ft1|count [1] & (\ft1|count [2] & (C1_count[0] & !\ft1|count [3])))
// \ft1|count [0] = DFFEAS(\ft1|Equal1~0 , GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , \ft1|Add0~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ft1|count [1]),
	.datab(\ft1|count [2]),
	.datac(\ft1|Add0~0_combout ),
	.datad(\ft1|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Equal1~0 ),
	.regout(\ft1|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[0] .lut_mask = "0080";
defparam \ft1|count[0] .operation_mode = "normal";
defparam \ft1|count[0] .output_mode = "reg_and_comb";
defparam \ft1|count[0] .register_cascade_mode = "off";
defparam \ft1|count[0] .sum_lutc_input = "qfbk";
defparam \ft1|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxii_lcell \ft1|Add0~5 (
// Equation(s):
// \ft1|Add0~5_combout  = (\ft1|count [1] $ ((\ft1|Add0~2 )))
// \ft1|Add0~7  = CARRY(((!\ft1|Add0~2 ) # (!\ft1|count [1])))
// \ft1|Add0~7COUT1_52  = CARRY(((!\ft1|Add0~2COUT1_51 ) # (!\ft1|count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add0~2 ),
	.cin1(\ft1|Add0~2COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~7 ),
	.cout1(\ft1|Add0~7COUT1_52 ));
// synopsys translate_off
defparam \ft1|Add0~5 .cin0_used = "true";
defparam \ft1|Add0~5 .cin1_used = "true";
defparam \ft1|Add0~5 .lut_mask = "3c3f";
defparam \ft1|Add0~5 .operation_mode = "arithmetic";
defparam \ft1|Add0~5 .output_mode = "comb_only";
defparam \ft1|Add0~5 .register_cascade_mode = "off";
defparam \ft1|Add0~5 .sum_lutc_input = "cin";
defparam \ft1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \ft1|count[1] (
// Equation(s):
// \ft1|count [1] = DFFEAS((((\ft1|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ft1|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[1] .lut_mask = "ff00";
defparam \ft1|count[1] .operation_mode = "normal";
defparam \ft1|count[1] .output_mode = "reg_only";
defparam \ft1|count[1] .register_cascade_mode = "off";
defparam \ft1|count[1] .sum_lutc_input = "datac";
defparam \ft1|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \ft1|Add0~10 (
// Equation(s):
// \ft1|Add0~10_combout  = \ft1|count [2] $ ((((!\ft1|Add0~7 ))))
// \ft1|Add0~12  = CARRY((\ft1|count [2] & ((!\ft1|Add0~7 ))))
// \ft1|Add0~12COUT1_53  = CARRY((\ft1|count [2] & ((!\ft1|Add0~7COUT1_52 ))))

	.clk(gnd),
	.dataa(\ft1|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add0~7 ),
	.cin1(\ft1|Add0~7COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~12 ),
	.cout1(\ft1|Add0~12COUT1_53 ));
// synopsys translate_off
defparam \ft1|Add0~10 .cin0_used = "true";
defparam \ft1|Add0~10 .cin1_used = "true";
defparam \ft1|Add0~10 .lut_mask = "a50a";
defparam \ft1|Add0~10 .operation_mode = "arithmetic";
defparam \ft1|Add0~10 .output_mode = "comb_only";
defparam \ft1|Add0~10 .register_cascade_mode = "off";
defparam \ft1|Add0~10 .sum_lutc_input = "cin";
defparam \ft1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \ft1|count[2] (
// Equation(s):
// \ft1|count [2] = DFFEAS((((\ft1|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ft1|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[2] .lut_mask = "ff00";
defparam \ft1|count[2] .operation_mode = "normal";
defparam \ft1|count[2] .output_mode = "reg_only";
defparam \ft1|count[2] .register_cascade_mode = "off";
defparam \ft1|count[2] .sum_lutc_input = "datac";
defparam \ft1|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxii_lcell \ft1|Add0~15 (
// Equation(s):
// \ft1|Add0~15_combout  = \ft1|count [3] $ ((((\ft1|Add0~12 ))))
// \ft1|Add0~17  = CARRY(((!\ft1|Add0~12 )) # (!\ft1|count [3]))
// \ft1|Add0~17COUT1_54  = CARRY(((!\ft1|Add0~12COUT1_53 )) # (!\ft1|count [3]))

	.clk(gnd),
	.dataa(\ft1|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add0~12 ),
	.cin1(\ft1|Add0~12COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~17 ),
	.cout1(\ft1|Add0~17COUT1_54 ));
// synopsys translate_off
defparam \ft1|Add0~15 .cin0_used = "true";
defparam \ft1|Add0~15 .cin1_used = "true";
defparam \ft1|Add0~15 .lut_mask = "5a5f";
defparam \ft1|Add0~15 .operation_mode = "arithmetic";
defparam \ft1|Add0~15 .output_mode = "comb_only";
defparam \ft1|Add0~15 .register_cascade_mode = "off";
defparam \ft1|Add0~15 .sum_lutc_input = "cin";
defparam \ft1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \ft1|count[3] (
// Equation(s):
// \ft1|count [3] = DFFEAS(((!\ft1|Equal1~2_combout  & (\ft1|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Equal1~2_combout ),
	.datac(\ft1|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[3] .lut_mask = "3030";
defparam \ft1|count[3] .operation_mode = "normal";
defparam \ft1|count[3] .output_mode = "reg_only";
defparam \ft1|count[3] .register_cascade_mode = "off";
defparam \ft1|count[3] .sum_lutc_input = "datac";
defparam \ft1|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \ft1|Add0~35 (
// Equation(s):
// \ft1|Add0~35_combout  = (\ft1|count [4] $ ((!\ft1|Add0~17 )))
// \ft1|Add0~37  = CARRY(((\ft1|count [4] & !\ft1|Add0~17COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add0~17 ),
	.cin1(\ft1|Add0~17COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~35_combout ),
	.regout(),
	.cout(\ft1|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Add0~35 .cin0_used = "true";
defparam \ft1|Add0~35 .cin1_used = "true";
defparam \ft1|Add0~35 .lut_mask = "c30c";
defparam \ft1|Add0~35 .operation_mode = "arithmetic";
defparam \ft1|Add0~35 .output_mode = "comb_only";
defparam \ft1|Add0~35 .register_cascade_mode = "off";
defparam \ft1|Add0~35 .sum_lutc_input = "cin";
defparam \ft1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \ft1|count[4] (
// Equation(s):
// \ft1|Equal1~1  = (\ft1|count [7] & (\ft1|count [6] & (!C1_count[4] & \ft1|count [5])))
// \ft1|count [4] = DFFEAS(\ft1|Equal1~1 , GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , \ft1|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ft1|count [7]),
	.datab(\ft1|count [6]),
	.datac(\ft1|Add0~35_combout ),
	.datad(\ft1|count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Equal1~1 ),
	.regout(\ft1|count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[4] .lut_mask = "0800";
defparam \ft1|count[4] .operation_mode = "normal";
defparam \ft1|count[4] .output_mode = "reg_and_comb";
defparam \ft1|count[4] .register_cascade_mode = "off";
defparam \ft1|count[4] .sum_lutc_input = "qfbk";
defparam \ft1|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \ft1|Add0~30 (
// Equation(s):
// \ft1|Add0~30_combout  = \ft1|count [7] $ (((((!\ft1|Add0~37  & \ft1|Add0~27 ) # (\ft1|Add0~37  & \ft1|Add0~27COUT1_56 )))))
// \ft1|Add0~32  = CARRY(((!\ft1|Add0~27 )) # (!\ft1|count [7]))
// \ft1|Add0~32COUT1_57  = CARRY(((!\ft1|Add0~27COUT1_56 )) # (!\ft1|count [7]))

	.clk(gnd),
	.dataa(\ft1|count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add0~37 ),
	.cin0(\ft1|Add0~27 ),
	.cin1(\ft1|Add0~27COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~32 ),
	.cout1(\ft1|Add0~32COUT1_57 ));
// synopsys translate_off
defparam \ft1|Add0~30 .cin0_used = "true";
defparam \ft1|Add0~30 .cin1_used = "true";
defparam \ft1|Add0~30 .cin_used = "true";
defparam \ft1|Add0~30 .lut_mask = "5a5f";
defparam \ft1|Add0~30 .operation_mode = "arithmetic";
defparam \ft1|Add0~30 .output_mode = "comb_only";
defparam \ft1|Add0~30 .register_cascade_mode = "off";
defparam \ft1|Add0~30 .sum_lutc_input = "cin";
defparam \ft1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \ft1|count[7] (
// Equation(s):
// \ft1|count [7] = DFFEAS((((!\ft1|Equal1~2_combout  & \ft1|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ft1|Equal1~2_combout ),
	.datad(\ft1|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[7] .lut_mask = "0f00";
defparam \ft1|count[7] .operation_mode = "normal";
defparam \ft1|count[7] .output_mode = "reg_only";
defparam \ft1|count[7] .register_cascade_mode = "off";
defparam \ft1|count[7] .sum_lutc_input = "datac";
defparam \ft1|count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \ft1|Add0~40 (
// Equation(s):
// \ft1|Add0~40_combout  = (\ft1|count [8] $ ((!(!\ft1|Add0~37  & \ft1|Add0~32 ) # (\ft1|Add0~37  & \ft1|Add0~32COUT1_57 ))))
// \ft1|Add0~42  = CARRY(((\ft1|count [8] & !\ft1|Add0~32 )))
// \ft1|Add0~42COUT1_58  = CARRY(((\ft1|count [8] & !\ft1|Add0~32COUT1_57 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|count [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add0~37 ),
	.cin0(\ft1|Add0~32 ),
	.cin1(\ft1|Add0~32COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add0~42 ),
	.cout1(\ft1|Add0~42COUT1_58 ));
// synopsys translate_off
defparam \ft1|Add0~40 .cin0_used = "true";
defparam \ft1|Add0~40 .cin1_used = "true";
defparam \ft1|Add0~40 .cin_used = "true";
defparam \ft1|Add0~40 .lut_mask = "c30c";
defparam \ft1|Add0~40 .operation_mode = "arithmetic";
defparam \ft1|Add0~40 .output_mode = "comb_only";
defparam \ft1|Add0~40 .register_cascade_mode = "off";
defparam \ft1|Add0~40 .sum_lutc_input = "cin";
defparam \ft1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \ft1|count[8] (
// Equation(s):
// \ft1|count [8] = DFFEAS((((!\ft1|Equal1~2_combout  & \ft1|Add0~40_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ft1|Equal1~2_combout ),
	.datad(\ft1|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[8] .lut_mask = "0f00";
defparam \ft1|count[8] .operation_mode = "normal";
defparam \ft1|count[8] .output_mode = "reg_only";
defparam \ft1|count[8] .register_cascade_mode = "off";
defparam \ft1|count[8] .sum_lutc_input = "datac";
defparam \ft1|count[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \ft1|Add0~45 (
// Equation(s):
// \ft1|Add0~45_combout  = (((!\ft1|Add0~37  & \ft1|Add0~42 ) # (\ft1|Add0~37  & \ft1|Add0~42COUT1_58 ) $ (\ft1|count [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ft1|count [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add0~37 ),
	.cin0(\ft1|Add0~42 ),
	.cin1(\ft1|Add0~42COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Add0~45 .cin0_used = "true";
defparam \ft1|Add0~45 .cin1_used = "true";
defparam \ft1|Add0~45 .cin_used = "true";
defparam \ft1|Add0~45 .lut_mask = "0ff0";
defparam \ft1|Add0~45 .operation_mode = "normal";
defparam \ft1|Add0~45 .output_mode = "comb_only";
defparam \ft1|Add0~45 .register_cascade_mode = "off";
defparam \ft1|Add0~45 .sum_lutc_input = "cin";
defparam \ft1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \ft1|count[9] (
// Equation(s):
// \ft1|count [9] = DFFEAS(((!\ft1|Equal1~2_combout  & (\ft1|Add0~45_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Equal0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Equal1~2_combout ),
	.datac(\ft1|Add0~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ft1|Equal0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|count [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|count[9] .lut_mask = "3030";
defparam \ft1|count[9] .operation_mode = "normal";
defparam \ft1|count[9] .output_mode = "reg_only";
defparam \ft1|count[9] .register_cascade_mode = "off";
defparam \ft1|count[9] .sum_lutc_input = "datac";
defparam \ft1|count[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \ft1|Equal1~2 (
// Equation(s):
// \ft1|Equal1~2_combout  = (\ft1|Equal1~1  & (\ft1|Equal1~0  & (\ft1|count [9] & \ft1|count [8])))

	.clk(gnd),
	.dataa(\ft1|Equal1~1 ),
	.datab(\ft1|Equal1~0 ),
	.datac(\ft1|count [9]),
	.datad(\ft1|count [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Equal1~2 .lut_mask = "8000";
defparam \ft1|Equal1~2 .operation_mode = "normal";
defparam \ft1|Equal1~2 .output_mode = "comb_only";
defparam \ft1|Equal1~2 .register_cascade_mode = "off";
defparam \ft1|Equal1~2 .sum_lutc_input = "datac";
defparam \ft1|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \ft1|Time~1 (
// Equation(s):
// \ft1|Time~1_combout  = ((\ft1|Equal0~0_combout  & ((!\ft1|Equal1~2_combout ))) # (!\ft1|Equal0~0_combout  & (\ft1|Time~0 ))) # (!\ft1|LessThan0~1_combout )

	.clk(gnd),
	.dataa(\ft1|Equal0~0_combout ),
	.datab(\ft1|Time~0 ),
	.datac(\ft1|LessThan0~1_combout ),
	.datad(\ft1|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Time~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time~1 .lut_mask = "4fef";
defparam \ft1|Time~1 .operation_mode = "normal";
defparam \ft1|Time~1 .output_mode = "comb_only";
defparam \ft1|Time~1 .register_cascade_mode = "off";
defparam \ft1|Time~1 .sum_lutc_input = "datac";
defparam \ft1|Time~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \ft1|Add1~10 (
// Equation(s):
// \ft1|Add1~10_combout  = ((!\ft1|Time [0]))
// \ft1|Add1~12  = CARRY(((\ft1|Time [0])))
// \ft1|Add1~12COUT1_31  = CARRY(((\ft1|Time [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add1~12 ),
	.cout1(\ft1|Add1~12COUT1_31 ));
// synopsys translate_off
defparam \ft1|Add1~10 .lut_mask = "33cc";
defparam \ft1|Add1~10 .operation_mode = "arithmetic";
defparam \ft1|Add1~10 .output_mode = "comb_only";
defparam \ft1|Add1~10 .register_cascade_mode = "off";
defparam \ft1|Add1~10 .sum_lutc_input = "datac";
defparam \ft1|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \ft1|Add2~10 (
// Equation(s):
// \ft1|Add2~10_combout  = ((!\ft1|Time [0]))
// \ft1|Add2~12  = CARRY(((\ft1|Time [0])))
// \ft1|Add2~12COUT1_31  = CARRY(((\ft1|Time [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add2~12 ),
	.cout1(\ft1|Add2~12COUT1_31 ));
// synopsys translate_off
defparam \ft1|Add2~10 .lut_mask = "33cc";
defparam \ft1|Add2~10 .operation_mode = "arithmetic";
defparam \ft1|Add2~10 .output_mode = "comb_only";
defparam \ft1|Add2~10 .register_cascade_mode = "off";
defparam \ft1|Add2~10 .sum_lutc_input = "datac";
defparam \ft1|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \u1|key_sec[2] (
// Equation(s):
// \u1|key_sec [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u1|Equal0~1_combout , \anjian~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\anjian~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|Equal0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[2] .lut_mask = "0000";
defparam \u1|key_sec[2] .operation_mode = "normal";
defparam \u1|key_sec[2] .output_mode = "reg_only";
defparam \u1|key_sec[2] .register_cascade_mode = "off";
defparam \u1|key_sec[2] .sum_lutc_input = "datac";
defparam \u1|key_sec[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \u1|key_sec_pre[2] (
// Equation(s):
// \ft1|Time[5]~2  = ((G1_key_sec_pre[2]) # ((\ft1|time_model [0] & !\ft1|time_model [1]))) # (!\u1|key_sec [2])

	.clk(\clk~combout ),
	.dataa(\u1|key_sec [2]),
	.datab(\ft1|time_model [0]),
	.datac(\u1|key_sec [2]),
	.datad(\ft1|time_model [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Time[5]~2 ),
	.regout(\u1|key_sec_pre [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[2] .lut_mask = "f5fd";
defparam \u1|key_sec_pre[2] .operation_mode = "normal";
defparam \u1|key_sec_pre[2] .output_mode = "comb_only";
defparam \u1|key_sec_pre[2] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[2] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \ft1|Add2~0 (
// Equation(s):
// \ft1|Add2~0_combout  = \ft1|Time [1] $ ((((!\ft1|Add2~12 ))))
// \ft1|Add2~2  = CARRY((!\ft1|Time [1] & ((!\ft1|Add2~12 ))))
// \ft1|Add2~2COUT1_32  = CARRY((!\ft1|Time [1] & ((!\ft1|Add2~12COUT1_31 ))))

	.clk(gnd),
	.dataa(\ft1|Time [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add2~12 ),
	.cin1(\ft1|Add2~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add2~2 ),
	.cout1(\ft1|Add2~2COUT1_32 ));
// synopsys translate_off
defparam \ft1|Add2~0 .cin0_used = "true";
defparam \ft1|Add2~0 .cin1_used = "true";
defparam \ft1|Add2~0 .lut_mask = "a505";
defparam \ft1|Add2~0 .operation_mode = "arithmetic";
defparam \ft1|Add2~0 .output_mode = "comb_only";
defparam \ft1|Add2~0 .register_cascade_mode = "off";
defparam \ft1|Add2~0 .sum_lutc_input = "cin";
defparam \ft1|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \ft1|Add2~15 (
// Equation(s):
// \ft1|Add2~15_combout  = (\ft1|Time [2] $ ((\ft1|Add2~2 )))
// \ft1|Add2~17  = CARRY(((\ft1|Time [2]) # (!\ft1|Add2~2 )))
// \ft1|Add2~17COUT1_33  = CARRY(((\ft1|Time [2]) # (!\ft1|Add2~2COUT1_32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add2~2 ),
	.cin1(\ft1|Add2~2COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add2~17 ),
	.cout1(\ft1|Add2~17COUT1_33 ));
// synopsys translate_off
defparam \ft1|Add2~15 .cin0_used = "true";
defparam \ft1|Add2~15 .cin1_used = "true";
defparam \ft1|Add2~15 .lut_mask = "3ccf";
defparam \ft1|Add2~15 .operation_mode = "arithmetic";
defparam \ft1|Add2~15 .output_mode = "comb_only";
defparam \ft1|Add2~15 .register_cascade_mode = "off";
defparam \ft1|Add2~15 .sum_lutc_input = "cin";
defparam \ft1|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \ft1|Add1~0 (
// Equation(s):
// \ft1|Add1~0_combout  = (\ft1|Time [1] $ ((\ft1|Add1~12 )))
// \ft1|Add1~2  = CARRY(((!\ft1|Add1~12 ) # (!\ft1|Time [1])))
// \ft1|Add1~2COUT1_32  = CARRY(((!\ft1|Add1~12COUT1_31 ) # (!\ft1|Time [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add1~12 ),
	.cin1(\ft1|Add1~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add1~2 ),
	.cout1(\ft1|Add1~2COUT1_32 ));
// synopsys translate_off
defparam \ft1|Add1~0 .cin0_used = "true";
defparam \ft1|Add1~0 .cin1_used = "true";
defparam \ft1|Add1~0 .lut_mask = "3c3f";
defparam \ft1|Add1~0 .operation_mode = "arithmetic";
defparam \ft1|Add1~0 .output_mode = "comb_only";
defparam \ft1|Add1~0 .register_cascade_mode = "off";
defparam \ft1|Add1~0 .sum_lutc_input = "cin";
defparam \ft1|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \ft1|Add1~15 (
// Equation(s):
// \ft1|Add1~15_combout  = \ft1|Time [2] $ ((((!\ft1|Add1~2 ))))
// \ft1|Add1~17  = CARRY((\ft1|Time [2] & ((!\ft1|Add1~2 ))))
// \ft1|Add1~17COUT1  = CARRY((\ft1|Time [2] & ((!\ft1|Add1~2COUT1_32 ))))

	.clk(gnd),
	.dataa(\ft1|Time [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add1~2 ),
	.cin1(\ft1|Add1~2COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add1~17 ),
	.cout1(\ft1|Add1~17COUT1 ));
// synopsys translate_off
defparam \ft1|Add1~15 .cin0_used = "true";
defparam \ft1|Add1~15 .cin1_used = "true";
defparam \ft1|Add1~15 .lut_mask = "a50a";
defparam \ft1|Add1~15 .operation_mode = "arithmetic";
defparam \ft1|Add1~15 .output_mode = "comb_only";
defparam \ft1|Add1~15 .register_cascade_mode = "off";
defparam \ft1|Add1~15 .sum_lutc_input = "cin";
defparam \ft1|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxii_lcell \ft1|Time[2] (
// Equation(s):
// \ft1|Time [2] = DFFEAS(((\ft1|Time~1_combout  & ((\ft1|Add1~15_combout ))) # (!\ft1|Time~1_combout  & (\ft1|Add2~15_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Time[5]~3_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\ft1|Add2~15_combout ),
	.datab(vcc),
	.datac(\ft1|Add1~15_combout ),
	.datad(\ft1|Time~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\ft1|Time[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|Time [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time[2] .lut_mask = "f0aa";
defparam \ft1|Time[2] .operation_mode = "normal";
defparam \ft1|Time[2] .output_mode = "reg_only";
defparam \ft1|Time[2] .register_cascade_mode = "off";
defparam \ft1|Time[2] .sum_lutc_input = "datac";
defparam \ft1|Time[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \ft1|Add2~5 (
// Equation(s):
// \ft1|Add2~5_combout  = (\ft1|Time [3] $ ((!\ft1|Add2~17 )))
// \ft1|Add2~7  = CARRY(((!\ft1|Time [3] & !\ft1|Add2~17COUT1_33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add2~17 ),
	.cin1(\ft1|Add2~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add2~5_combout ),
	.regout(),
	.cout(\ft1|Add2~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Add2~5 .cin0_used = "true";
defparam \ft1|Add2~5 .cin1_used = "true";
defparam \ft1|Add2~5 .lut_mask = "c303";
defparam \ft1|Add2~5 .operation_mode = "arithmetic";
defparam \ft1|Add2~5 .output_mode = "comb_only";
defparam \ft1|Add2~5 .register_cascade_mode = "off";
defparam \ft1|Add2~5 .sum_lutc_input = "cin";
defparam \ft1|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \ft1|Add1~5 (
// Equation(s):
// \ft1|Add1~5_combout  = (\ft1|Time [3] $ ((\ft1|Add1~17 )))
// \ft1|Add1~7  = 

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ft1|Add1~17 ),
	.cin1(\ft1|Add1~17COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add1~5_combout ),
	.regout(),
	.cout(\ft1|Add1~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Add1~5 .cin0_used = "true";
defparam \ft1|Add1~5 .cin1_used = "true";
defparam \ft1|Add1~5 .lut_mask = "3c3f";
defparam \ft1|Add1~5 .operation_mode = "arithmetic";
defparam \ft1|Add1~5 .output_mode = "comb_only";
defparam \ft1|Add1~5 .register_cascade_mode = "off";
defparam \ft1|Add1~5 .sum_lutc_input = "cin";
defparam \ft1|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \ft1|Time[3] (
// Equation(s):
// \ft1|Time [3] = DFFEAS(((\ft1|Time~1_combout  & ((\ft1|Add1~5_combout ))) # (!\ft1|Time~1_combout  & (\ft1|Add2~5_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Time[5]~3_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Add2~5_combout ),
	.datac(\ft1|Add1~5_combout ),
	.datad(\ft1|Time~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\ft1|Time[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|Time [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time[3] .lut_mask = "f0cc";
defparam \ft1|Time[3] .operation_mode = "normal";
defparam \ft1|Time[3] .output_mode = "reg_only";
defparam \ft1|Time[3] .register_cascade_mode = "off";
defparam \ft1|Time[3] .sum_lutc_input = "datac";
defparam \ft1|Time[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \ft1|Add2~25 (
// Equation(s):
// \ft1|Add2~25_combout  = (\ft1|Time [4] $ ((\ft1|Add2~7 )))
// \ft1|Add2~27  = CARRY(((\ft1|Time [4]) # (!\ft1|Add2~7 )))
// \ft1|Add2~27COUT1_34  = CARRY(((\ft1|Time [4]) # (!\ft1|Add2~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add2~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add2~27 ),
	.cout1(\ft1|Add2~27COUT1_34 ));
// synopsys translate_off
defparam \ft1|Add2~25 .cin_used = "true";
defparam \ft1|Add2~25 .lut_mask = "3ccf";
defparam \ft1|Add2~25 .operation_mode = "arithmetic";
defparam \ft1|Add2~25 .output_mode = "comb_only";
defparam \ft1|Add2~25 .register_cascade_mode = "off";
defparam \ft1|Add2~25 .sum_lutc_input = "cin";
defparam \ft1|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \ft1|Add1~25 (
// Equation(s):
// \ft1|Add1~25_combout  = (\ft1|Time [4] $ ((!(!\ft1|Add1~7  & GND) # (\ft1|Add1~7  & VCC))))
// \ft1|Add1~27  = CARRY(((\ft1|Time [4] & !\ft1|Add1~7 )))
// \ft1|Add1~27COUT1_33  = CARRY(((\ft1|Time [4] & !\ft1|Add1~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add1~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ft1|Add1~27 ),
	.cout1(\ft1|Add1~27COUT1_33 ));
// synopsys translate_off
defparam \ft1|Add1~25 .cin_used = "true";
defparam \ft1|Add1~25 .lut_mask = "c30c";
defparam \ft1|Add1~25 .operation_mode = "arithmetic";
defparam \ft1|Add1~25 .output_mode = "comb_only";
defparam \ft1|Add1~25 .register_cascade_mode = "off";
defparam \ft1|Add1~25 .sum_lutc_input = "cin";
defparam \ft1|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \ft1|Time[4] (
// Equation(s):
// \ft1|Time [4] = DFFEAS(((\ft1|Time~1_combout  & ((\ft1|Add1~25_combout ))) # (!\ft1|Time~1_combout  & (\ft1|Add2~25_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Time[5]~3_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Add2~25_combout ),
	.datac(\ft1|Add1~25_combout ),
	.datad(\ft1|Time~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\ft1|Time[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|Time [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time[4] .lut_mask = "f0cc";
defparam \ft1|Time[4] .operation_mode = "normal";
defparam \ft1|Time[4] .output_mode = "reg_only";
defparam \ft1|Time[4] .register_cascade_mode = "off";
defparam \ft1|Time[4] .sum_lutc_input = "datac";
defparam \ft1|Time[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \ft1|Add2~20 (
// Equation(s):
// \ft1|Add2~20_combout  = \ft1|Time [5] $ ((((!(!\ft1|Add2~7  & \ft1|Add2~27 ) # (\ft1|Add2~7  & \ft1|Add2~27COUT1_34 )))))

	.clk(gnd),
	.dataa(\ft1|Time [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add2~7 ),
	.cin0(\ft1|Add2~27 ),
	.cin1(\ft1|Add2~27COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Add2~20 .cin0_used = "true";
defparam \ft1|Add2~20 .cin1_used = "true";
defparam \ft1|Add2~20 .cin_used = "true";
defparam \ft1|Add2~20 .lut_mask = "a5a5";
defparam \ft1|Add2~20 .operation_mode = "normal";
defparam \ft1|Add2~20 .output_mode = "comb_only";
defparam \ft1|Add2~20 .register_cascade_mode = "off";
defparam \ft1|Add2~20 .sum_lutc_input = "cin";
defparam \ft1|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \ft1|Add1~20 (
// Equation(s):
// \ft1|Add1~20_combout  = (\ft1|Time [5] $ (((!\ft1|Add1~7  & \ft1|Add1~27 ) # (\ft1|Add1~7  & \ft1|Add1~27COUT1_33 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ft1|Add1~7 ),
	.cin0(\ft1|Add1~27 ),
	.cin1(\ft1|Add1~27COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Add1~20 .cin0_used = "true";
defparam \ft1|Add1~20 .cin1_used = "true";
defparam \ft1|Add1~20 .cin_used = "true";
defparam \ft1|Add1~20 .lut_mask = "3c3c";
defparam \ft1|Add1~20 .operation_mode = "normal";
defparam \ft1|Add1~20 .output_mode = "comb_only";
defparam \ft1|Add1~20 .register_cascade_mode = "off";
defparam \ft1|Add1~20 .sum_lutc_input = "cin";
defparam \ft1|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxii_lcell \ft1|Time[5] (
// Equation(s):
// \ft1|Time [5] = DFFEAS(((\ft1|Time~1_combout  & ((\ft1|Add1~20_combout ))) # (!\ft1|Time~1_combout  & (\ft1|Add2~20_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Time[5]~3_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Add2~20_combout ),
	.datac(\ft1|Add1~20_combout ),
	.datad(\ft1|Time~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\ft1|Time[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|Time [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time[5] .lut_mask = "f0cc";
defparam \ft1|Time[5] .operation_mode = "normal";
defparam \ft1|Time[5] .output_mode = "reg_only";
defparam \ft1|Time[5] .register_cascade_mode = "off";
defparam \ft1|Time[5] .sum_lutc_input = "datac";
defparam \ft1|Time[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \s1|Decoder3~0 (
// Equation(s):
// \s1|Decoder3~0_combout  = (\ft1|Time [3] & (\ft1|Time [4] & (\ft1|Time [5] & \ft1|Time [2])))

	.clk(gnd),
	.dataa(\ft1|Time [3]),
	.datab(\ft1|Time [4]),
	.datac(\ft1|Time [5]),
	.datad(\ft1|Time [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Decoder3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Decoder3~0 .lut_mask = "8000";
defparam \s1|Decoder3~0 .operation_mode = "normal";
defparam \s1|Decoder3~0 .output_mode = "comb_only";
defparam \s1|Decoder3~0 .register_cascade_mode = "off";
defparam \s1|Decoder3~0 .sum_lutc_input = "datac";
defparam \s1|Decoder3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \ft1|Time[5]~3 (
// Equation(s):
// \ft1|Time[5]~3_combout  = (((!\ft1|Time[5]~2  & !\s1|Decoder3~0_combout )) # (!\ft1|Time~1_combout )) # (!\sw~combout )

	.clk(gnd),
	.dataa(\sw~combout ),
	.datab(\ft1|Time[5]~2 ),
	.datac(\s1|Decoder3~0_combout ),
	.datad(\ft1|Time~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|Time[5]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time[5]~3 .lut_mask = "57ff";
defparam \ft1|Time[5]~3 .operation_mode = "normal";
defparam \ft1|Time[5]~3 .output_mode = "comb_only";
defparam \ft1|Time[5]~3 .register_cascade_mode = "off";
defparam \ft1|Time[5]~3 .sum_lutc_input = "datac";
defparam \ft1|Time[5]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \ft1|Time[0] (
// Equation(s):
// \ft1|Time [0] = DFFEAS(((\ft1|Time~1_combout  & (\ft1|Add1~10_combout )) # (!\ft1|Time~1_combout  & ((\ft1|Add2~10_combout )))), GLOBAL(\clk~combout ), VCC, , \ft1|Time[5]~3_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Time~1_combout ),
	.datac(\ft1|Add1~10_combout ),
	.datad(\ft1|Add2~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\ft1|Time[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|Time [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time[0] .lut_mask = "f3c0";
defparam \ft1|Time[0] .operation_mode = "normal";
defparam \ft1|Time[0] .output_mode = "reg_only";
defparam \ft1|Time[0] .register_cascade_mode = "off";
defparam \ft1|Time[0] .sum_lutc_input = "datac";
defparam \ft1|Time[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \ft1|Time[1] (
// Equation(s):
// \ft1|Time [1] = DFFEAS(((\ft1|Time~1_combout  & ((\ft1|Add1~0_combout ))) # (!\ft1|Time~1_combout  & (\ft1|Add2~0_combout ))), GLOBAL(\clk~combout ), VCC, , \ft1|Time[5]~3_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ft1|Add2~0_combout ),
	.datac(\ft1|Add1~0_combout ),
	.datad(\ft1|Time~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\ft1|Time[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|Time [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|Time[1] .lut_mask = "f0cc";
defparam \ft1|Time[1] .operation_mode = "normal";
defparam \ft1|Time[1] .output_mode = "reg_only";
defparam \ft1|Time[1] .register_cascade_mode = "off";
defparam \ft1|Time[1] .sum_lutc_input = "datac";
defparam \ft1|Time[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \ft1|LessThan0~0 (
// Equation(s):
// \ft1|LessThan0~0_combout  = (\ft1|Time [2]) # ((\ft1|Time [5]) # ((\ft1|Time [4]) # (\ft1|Time [3])))

	.clk(gnd),
	.dataa(\ft1|Time [2]),
	.datab(\ft1|Time [5]),
	.datac(\ft1|Time [4]),
	.datad(\ft1|Time [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|LessThan0~0 .lut_mask = "fffe";
defparam \ft1|LessThan0~0 .operation_mode = "normal";
defparam \ft1|LessThan0~0 .output_mode = "comb_only";
defparam \ft1|LessThan0~0 .register_cascade_mode = "off";
defparam \ft1|LessThan0~0 .sum_lutc_input = "datac";
defparam \ft1|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \ft1|LessThan0~1 (
// Equation(s):
// \ft1|LessThan0~1_combout  = ((\ft1|Time [1]) # ((\ft1|LessThan0~0_combout ) # (\ft1|Time [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [1]),
	.datac(\ft1|LessThan0~0_combout ),
	.datad(\ft1|Time [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|LessThan0~1 .lut_mask = "fffc";
defparam \ft1|LessThan0~1 .operation_mode = "normal";
defparam \ft1|LessThan0~1 .output_mode = "comb_only";
defparam \ft1|LessThan0~1 .register_cascade_mode = "off";
defparam \ft1|LessThan0~1 .sum_lutc_input = "datac";
defparam \ft1|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \ft1|time_model~1 (
// Equation(s):
// \ft1|time_model~1_combout  = (\ft1|Equal0~0_combout  & (((!\ft1|LessThan0~1_combout  & \ft1|Equal1~2_combout )))) # (!\ft1|Equal0~0_combout  & (\ft1|time_model~0 ))

	.clk(gnd),
	.dataa(\ft1|Equal0~0_combout ),
	.datab(\ft1|time_model~0 ),
	.datac(\ft1|LessThan0~1_combout ),
	.datad(\ft1|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ft1|time_model~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|time_model~1 .lut_mask = "4e44";
defparam \ft1|time_model~1 .operation_mode = "normal";
defparam \ft1|time_model~1 .output_mode = "comb_only";
defparam \ft1|time_model~1 .register_cascade_mode = "off";
defparam \ft1|time_model~1 .sum_lutc_input = "datac";
defparam \ft1|time_model~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \ft1|time_model[1] (
// Equation(s):
// \ft1|time_model [1] = DFFEAS((\sw~combout  & ((\ft1|time_model~1_combout  & (!\ft1|time_model [1] & \ft1|time_model [0])) # (!\ft1|time_model~1_combout  & (\ft1|time_model [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ft1|time_model~1_combout ),
	.datab(\ft1|time_model [1]),
	.datac(\ft1|time_model [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ft1|time_model [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ft1|time_model[1] .lut_mask = "6400";
defparam \ft1|time_model[1] .operation_mode = "normal";
defparam \ft1|time_model[1] .output_mode = "reg_only";
defparam \ft1|time_model[1] .register_cascade_mode = "off";
defparam \ft1|time_model[1] .sum_lutc_input = "datac";
defparam \ft1|time_model[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \D~9 (
// Equation(s):
// \D~9_combout  = (Tem[3] & (Tem[4] & ((Tem[1]) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])))) # (!Tem[3] & (\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((!Tem[4]))))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(Tem[1]),
	.datac(Tem[3]),
	.datad(Tem[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D~9 .lut_mask = "d00a";
defparam \D~9 .operation_mode = "normal";
defparam \D~9 .output_mode = "comb_only";
defparam \D~9 .register_cascade_mode = "off";
defparam \D~9 .sum_lutc_input = "datac";
defparam \D~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \s1|Decoder1~0 (
// Equation(s):
// \s1|Decoder1~0_combout  = (((Tem[3] & !Tem[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Tem[3]),
	.datad(Tem[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Decoder1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Decoder1~0 .lut_mask = "00f0";
defparam \s1|Decoder1~0 .operation_mode = "normal";
defparam \s1|Decoder1~0 .output_mode = "comb_only";
defparam \s1|Decoder1~0 .register_cascade_mode = "off";
defparam \s1|Decoder1~0 .sum_lutc_input = "datac";
defparam \s1|Decoder1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \always1~2 (
// Equation(s):
// \always1~2_combout  = (Tem[5]) # ((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & (!Tem[0] & !Tem[1])) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((Tem[1]))))

	.clk(gnd),
	.dataa(Tem[0]),
	.datab(Tem[5]),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(Tem[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~2 .lut_mask = "cfdc";
defparam \always1~2 .operation_mode = "normal";
defparam \always1~2 .output_mode = "comb_only";
defparam \always1~2 .register_cascade_mode = "off";
defparam \always1~2 .sum_lutc_input = "datac";
defparam \always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \LessThan9~1 (
// Equation(s):
// \LessThan9~1_combout  = (Tem[3] & ((Tem[0]) # ((Tem[1]) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))))

	.clk(gnd),
	.dataa(Tem[0]),
	.datab(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(Tem[3]),
	.datad(Tem[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan9~1 .lut_mask = "f0b0";
defparam \LessThan9~1 .operation_mode = "normal";
defparam \LessThan9~1 .output_mode = "comb_only";
defparam \LessThan9~1 .register_cascade_mode = "off";
defparam \LessThan9~1 .sum_lutc_input = "datac";
defparam \LessThan9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \LessThan9~0 (
// Equation(s):
// \LessThan9~0_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & !Tem[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(Tem[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan9~0 .lut_mask = "00f0";
defparam \LessThan9~0 .operation_mode = "normal";
defparam \LessThan9~0 .output_mode = "comb_only";
defparam \LessThan9~0 .register_cascade_mode = "off";
defparam \LessThan9~0 .sum_lutc_input = "datac";
defparam \LessThan9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \D~0 (
// Equation(s):
// \D~0_combout  = (Tem[5]) # ((Tem[4] & ((\LessThan9~0_combout ) # (!Tem[3]))))

	.clk(gnd),
	.dataa(Tem[3]),
	.datab(Tem[5]),
	.datac(Tem[4]),
	.datad(\LessThan9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D~0 .lut_mask = "fcdc";
defparam \D~0 .operation_mode = "normal";
defparam \D~0 .output_mode = "comb_only";
defparam \D~0 .register_cascade_mode = "off";
defparam \D~0 .sum_lutc_input = "datac";
defparam \D~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \D[1] (
// Equation(s):
// \D~1  = (!\ft1|time_model [1] & ((\D~0_combout ) # ((\LessThan9~1_combout  & !Tem[4]))))
// D[1] = DFFEAS(\D~1 , GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan9~1_combout ),
	.datab(Tem[4]),
	.datac(\ft1|time_model [1]),
	.datad(\D~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D~1 ),
	.regout(D[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[1] .lut_mask = "0f02";
defparam \D[1] .operation_mode = "normal";
defparam \D[1] .output_mode = "reg_and_comb";
defparam \D[1] .register_cascade_mode = "off";
defparam \D[1] .sum_lutc_input = "datac";
defparam \D[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \always1~0 (
// Equation(s):
// \always1~0_combout  = (\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]) # (((Tem[4]) # (!Tem[3])) # (!Tem[1]))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(Tem[1]),
	.datac(Tem[3]),
	.datad(Tem[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~0 .lut_mask = "ffbf";
defparam \always1~0 .operation_mode = "normal";
defparam \always1~0 .output_mode = "comb_only";
defparam \always1~0 .register_cascade_mode = "off";
defparam \always1~0 .sum_lutc_input = "datac";
defparam \always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \always1~1 (
// Equation(s):
// \always1~1_combout  = (Tem[5] & (((\LessThan9~1_combout )) # (!Tem[4]))) # (!Tem[5] & (((\always1~0_combout ))))

	.clk(gnd),
	.dataa(Tem[5]),
	.datab(Tem[4]),
	.datac(\LessThan9~1_combout ),
	.datad(\always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always1~1 .lut_mask = "f7a2";
defparam \always1~1 .operation_mode = "normal";
defparam \always1~1 .output_mode = "comb_only";
defparam \always1~1 .register_cascade_mode = "off";
defparam \always1~1 .sum_lutc_input = "datac";
defparam \always1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \D[1]~2 (
// Equation(s):
// \D[1]~2_combout  = (\D~1  & (\always1~1_combout  & ((\always1~2_combout ) # (!\s1|Decoder1~0_combout ))))

	.clk(gnd),
	.dataa(\s1|Decoder1~0_combout ),
	.datab(\always1~2_combout ),
	.datac(\D~1 ),
	.datad(\always1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[1]~2 .lut_mask = "d000";
defparam \D[1]~2 .operation_mode = "normal";
defparam \D[1]~2 .output_mode = "comb_only";
defparam \D[1]~2 .register_cascade_mode = "off";
defparam \D[1]~2 .sum_lutc_input = "datac";
defparam \D[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \D[1]~3 (
// Equation(s):
// \D[1]~3_combout  = (!\D[1]~2_combout  & (((!\ft1|time_model [1]) # (!\ft1|time_model [0]))))

	.clk(gnd),
	.dataa(\D[1]~2_combout ),
	.datab(vcc),
	.datac(\ft1|time_model [0]),
	.datad(\ft1|time_model [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[1]~3 .lut_mask = "0555";
defparam \D[1]~3 .operation_mode = "normal";
defparam \D[1]~3 .output_mode = "comb_only";
defparam \D[1]~3 .register_cascade_mode = "off";
defparam \D[1]~3 .sum_lutc_input = "datac";
defparam \D[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \D[2] (
// Equation(s):
// D[2] = DFFEAS(((\ft1|time_model [1]) # ((!Tem[5] & \D~9_combout ))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Tem[5]),
	.datab(vcc),
	.datac(\ft1|time_model [1]),
	.datad(\D~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(D[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[2] .lut_mask = "f5f0";
defparam \D[2] .operation_mode = "normal";
defparam \D[2] .output_mode = "reg_only";
defparam \D[2] .register_cascade_mode = "off";
defparam \D[2] .sum_lutc_input = "datac";
defparam \D[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \D~5 (
// Equation(s):
// \D~5_combout  = ((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((!Tem[3]) # (!Tem[1]))))

	.clk(gnd),
	.dataa(Tem[1]),
	.datab(vcc),
	.datac(Tem[3]),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D~5 .lut_mask = "5f00";
defparam \D~5 .operation_mode = "normal";
defparam \D~5 .output_mode = "comb_only";
defparam \D~5 .register_cascade_mode = "off";
defparam \D~5 .sum_lutc_input = "datac";
defparam \D~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \D~4 (
// Equation(s):
// \D~4_combout  = (\always1~1_combout  & ((D[0]) # ((!\always1~2_combout  & \s1|Decoder1~0_combout )))) # (!\always1~1_combout  & (!\always1~2_combout  & (\s1|Decoder1~0_combout )))

	.clk(gnd),
	.dataa(\always1~1_combout ),
	.datab(\always1~2_combout ),
	.datac(\s1|Decoder1~0_combout ),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D~4 .lut_mask = "ba30";
defparam \D~4 .operation_mode = "normal";
defparam \D~4 .output_mode = "comb_only";
defparam \D~4 .register_cascade_mode = "off";
defparam \D~4 .sum_lutc_input = "datac";
defparam \D~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \D~6 (
// Equation(s):
// \D~6_combout  = (Tem[4] & ((\D~4_combout ) # ((!\D~5_combout  & Tem[3])))) # (!Tem[4] & (\D~5_combout  & (!Tem[3])))

	.clk(gnd),
	.dataa(Tem[4]),
	.datab(\D~5_combout ),
	.datac(Tem[3]),
	.datad(\D~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D~6 .lut_mask = "ae24";
defparam \D~6 .operation_mode = "normal";
defparam \D~6 .output_mode = "comb_only";
defparam \D~6 .register_cascade_mode = "off";
defparam \D~6 .sum_lutc_input = "datac";
defparam \D~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \D~7 (
// Equation(s):
// \D~7_combout  = (Tem[5] & (((!\D~4_combout )))) # (!Tem[5] & (!\D~6_combout  & ((!\D~4_combout ) # (!\LessThan9~1_combout ))))

	.clk(gnd),
	.dataa(\LessThan9~1_combout ),
	.datab(\D~6_combout ),
	.datac(Tem[5]),
	.datad(\D~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\D~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D~7 .lut_mask = "01f3";
defparam \D~7 .operation_mode = "normal";
defparam \D~7 .output_mode = "comb_only";
defparam \D~7 .register_cascade_mode = "off";
defparam \D~7 .sum_lutc_input = "datac";
defparam \D~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \D[0] (
// Equation(s):
// D[0] = DFFEAS((\ft1|time_model [1] & ((D[0]) # ((!\ft1|time_model [0])))) # (!\ft1|time_model [1] & (((!\D~7_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(D[0]),
	.datab(\ft1|time_model [0]),
	.datac(\D~7_combout ),
	.datad(\ft1|time_model [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(D[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[0] .lut_mask = "bb0f";
defparam \D[0] .operation_mode = "normal";
defparam \D[0] .output_mode = "reg_only";
defparam \D[0] .register_cascade_mode = "off";
defparam \D[0] .sum_lutc_input = "datac";
defparam \D[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \n[1]~0 (
// Equation(s):
// \n[1]~0_combout  = (D[2] $ (((D[1]) # (!D[0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(D[1]),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\n[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[1]~0 .lut_mask = "3c0f";
defparam \n[1]~0 .operation_mode = "normal";
defparam \n[1]~0 .output_mode = "comb_only";
defparam \n[1]~0 .register_cascade_mode = "off";
defparam \n[1]~0 .sum_lutc_input = "datac";
defparam \n[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \n[5] (
// Equation(s):
// n[5] = DFFEAS((((!D[2]))), GLOBAL(\clk~combout ), VCC, , \n[1]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(D[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\n[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(n[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[5] .lut_mask = "0f0f";
defparam \n[5] .operation_mode = "normal";
defparam \n[5] .output_mode = "reg_only";
defparam \n[5] .register_cascade_mode = "off";
defparam \n[5] .sum_lutc_input = "datac";
defparam \n[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \n[4] (
// Equation(s):
// n[4] = DFFEAS((((!D[2] & D[1]))), GLOBAL(\clk~combout ), VCC, , \n[1]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(D[2]),
	.datad(D[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\n[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(n[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[4] .lut_mask = "0f00";
defparam \n[4] .operation_mode = "normal";
defparam \n[4] .output_mode = "reg_only";
defparam \n[4] .register_cascade_mode = "off";
defparam \n[4] .sum_lutc_input = "datac";
defparam \n[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \n[3] (
// Equation(s):
// n[3] = DFFEAS((((!D[0])) # (!D[1])), GLOBAL(\clk~combout ), VCC, , \n[1]~0_combout , , , D[2], )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(D[1]),
	.datac(vcc),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(D[2]),
	.sload(gnd),
	.ena(\n[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(n[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[3] .lut_mask = "33ff";
defparam \n[3] .operation_mode = "normal";
defparam \n[3] .output_mode = "reg_only";
defparam \n[3] .register_cascade_mode = "off";
defparam \n[3] .sum_lutc_input = "datac";
defparam \n[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \n[2] (
// Equation(s):
// \s1|segled~51  = ((D[1] & (!D[2] & D[0])))
// n[2] = DFFEAS(\s1|segled~51 , GLOBAL(\clk~combout ), VCC, , \n[1]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(D[1]),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\n[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~51 ),
	.regout(n[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[2] .lut_mask = "0c00";
defparam \n[2] .operation_mode = "normal";
defparam \n[2] .output_mode = "reg_and_comb";
defparam \n[2] .register_cascade_mode = "off";
defparam \n[2] .sum_lutc_input = "datac";
defparam \n[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \n[1] (
// Equation(s):
// n[1] = DFFEAS(((D[1] & (!D[2] & !D[0]))), GLOBAL(\clk~combout ), VCC, , \n[1]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(D[1]),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\n[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(n[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[1] .lut_mask = "000c";
defparam \n[1] .operation_mode = "normal";
defparam \n[1] .output_mode = "reg_only";
defparam \n[1] .register_cascade_mode = "off";
defparam \n[1] .sum_lutc_input = "datac";
defparam \n[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \c1|Add2~45 (
// Equation(s):
// \c1|Add2~45_combout  = (!n[1])
// \c1|Add2~47  = CARRY((n[1]))
// \c1|Add2~47COUT1_51  = CARRY((n[1]))

	.clk(gnd),
	.dataa(n[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~45_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~47 ),
	.cout1(\c1|Add2~47COUT1_51 ));
// synopsys translate_off
defparam \c1|Add2~45 .lut_mask = "55aa";
defparam \c1|Add2~45 .operation_mode = "arithmetic";
defparam \c1|Add2~45 .output_mode = "comb_only";
defparam \c1|Add2~45 .register_cascade_mode = "off";
defparam \c1|Add2~45 .sum_lutc_input = "datac";
defparam \c1|Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \c1|Add2~0 (
// Equation(s):
// \c1|Add2~0_combout  = (n[2] $ ((!\c1|Add2~47 )))
// \c1|Add2~2  = CARRY(((!n[2] & !\c1|Add2~47 )))
// \c1|Add2~2COUT1_52  = CARRY(((!n[2] & !\c1|Add2~47COUT1_51 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(n[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|Add2~47 ),
	.cin1(\c1|Add2~47COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~2 ),
	.cout1(\c1|Add2~2COUT1_52 ));
// synopsys translate_off
defparam \c1|Add2~0 .cin0_used = "true";
defparam \c1|Add2~0 .cin1_used = "true";
defparam \c1|Add2~0 .lut_mask = "c303";
defparam \c1|Add2~0 .operation_mode = "arithmetic";
defparam \c1|Add2~0 .output_mode = "comb_only";
defparam \c1|Add2~0 .register_cascade_mode = "off";
defparam \c1|Add2~0 .sum_lutc_input = "cin";
defparam \c1|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \c1|Add2~5 (
// Equation(s):
// \c1|Add2~5_combout  = n[3] $ ((((\c1|Add2~2 ))))
// \c1|Add2~7  = CARRY((n[3]) # ((!\c1|Add2~2 )))
// \c1|Add2~7COUT1_53  = CARRY((n[3]) # ((!\c1|Add2~2COUT1_52 )))

	.clk(gnd),
	.dataa(n[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|Add2~2 ),
	.cin1(\c1|Add2~2COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~7 ),
	.cout1(\c1|Add2~7COUT1_53 ));
// synopsys translate_off
defparam \c1|Add2~5 .cin0_used = "true";
defparam \c1|Add2~5 .cin1_used = "true";
defparam \c1|Add2~5 .lut_mask = "5aaf";
defparam \c1|Add2~5 .operation_mode = "arithmetic";
defparam \c1|Add2~5 .output_mode = "comb_only";
defparam \c1|Add2~5 .register_cascade_mode = "off";
defparam \c1|Add2~5 .sum_lutc_input = "cin";
defparam \c1|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \c1|Add2~15 (
// Equation(s):
// \c1|Add2~15_combout  = (n[4] $ ((!\c1|Add2~7 )))
// \c1|Add2~17  = CARRY(((!n[4] & !\c1|Add2~7 )))
// \c1|Add2~17COUT1_54  = CARRY(((!n[4] & !\c1|Add2~7COUT1_53 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(n[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|Add2~7 ),
	.cin1(\c1|Add2~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~17 ),
	.cout1(\c1|Add2~17COUT1_54 ));
// synopsys translate_off
defparam \c1|Add2~15 .cin0_used = "true";
defparam \c1|Add2~15 .cin1_used = "true";
defparam \c1|Add2~15 .lut_mask = "c303";
defparam \c1|Add2~15 .operation_mode = "arithmetic";
defparam \c1|Add2~15 .output_mode = "comb_only";
defparam \c1|Add2~15 .register_cascade_mode = "off";
defparam \c1|Add2~15 .sum_lutc_input = "cin";
defparam \c1|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \c1|Add2~10 (
// Equation(s):
// \c1|Add2~10_combout  = (n[5] $ ((\c1|Add2~17 )))
// \c1|Add2~12  = CARRY(((n[5]) # (!\c1|Add2~17COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(n[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|Add2~17 ),
	.cin1(\c1|Add2~17COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~10_combout ),
	.regout(),
	.cout(\c1|Add2~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Add2~10 .cin0_used = "true";
defparam \c1|Add2~10 .cin1_used = "true";
defparam \c1|Add2~10 .lut_mask = "3ccf";
defparam \c1|Add2~10 .operation_mode = "arithmetic";
defparam \c1|Add2~10 .output_mode = "comb_only";
defparam \c1|Add2~10 .register_cascade_mode = "off";
defparam \c1|Add2~10 .sum_lutc_input = "cin";
defparam \c1|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \n[9] (
// Equation(s):
// n[9] = DFFEAS((((!D[2] & !D[1]))), GLOBAL(\clk~combout ), VCC, , \n[1]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(D[2]),
	.datad(D[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\n[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(n[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[9] .lut_mask = "000f";
defparam \n[9] .operation_mode = "normal";
defparam \n[9] .output_mode = "reg_only";
defparam \n[9] .register_cascade_mode = "off";
defparam \n[9] .sum_lutc_input = "datac";
defparam \n[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \n[8] (
// Equation(s):
// n[8] = DFFEAS(((!D[2] & ((D[0]) # (!D[1])))), GLOBAL(\clk~combout ), VCC, , \n[1]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(D[1]),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\n[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(n[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \n[8] .lut_mask = "0f03";
defparam \n[8] .operation_mode = "normal";
defparam \n[8] .output_mode = "reg_only";
defparam \n[8] .register_cascade_mode = "off";
defparam \n[8] .sum_lutc_input = "datac";
defparam \n[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \c1|Add2~20 (
// Equation(s):
// \c1|Add2~20_combout  = (n[5] $ ((!\c1|Add2~12 )))
// \c1|Add2~22  = CARRY(((!n[5] & !\c1|Add2~12 )))
// \c1|Add2~22COUT1_55  = CARRY(((!n[5] & !\c1|Add2~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(n[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|Add2~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~22 ),
	.cout1(\c1|Add2~22COUT1_55 ));
// synopsys translate_off
defparam \c1|Add2~20 .cin_used = "true";
defparam \c1|Add2~20 .lut_mask = "c303";
defparam \c1|Add2~20 .operation_mode = "arithmetic";
defparam \c1|Add2~20 .output_mode = "comb_only";
defparam \c1|Add2~20 .register_cascade_mode = "off";
defparam \c1|Add2~20 .sum_lutc_input = "cin";
defparam \c1|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \c1|Add2~25 (
// Equation(s):
// \c1|Add2~25_combout  = (n[5] $ (((!\c1|Add2~12  & \c1|Add2~22 ) # (\c1|Add2~12  & \c1|Add2~22COUT1_55 ))))
// \c1|Add2~27  = CARRY(((n[5]) # (!\c1|Add2~22 )))
// \c1|Add2~27COUT1_56  = CARRY(((n[5]) # (!\c1|Add2~22COUT1_55 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(n[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|Add2~12 ),
	.cin0(\c1|Add2~22 ),
	.cin1(\c1|Add2~22COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~27 ),
	.cout1(\c1|Add2~27COUT1_56 ));
// synopsys translate_off
defparam \c1|Add2~25 .cin0_used = "true";
defparam \c1|Add2~25 .cin1_used = "true";
defparam \c1|Add2~25 .cin_used = "true";
defparam \c1|Add2~25 .lut_mask = "3ccf";
defparam \c1|Add2~25 .operation_mode = "arithmetic";
defparam \c1|Add2~25 .output_mode = "comb_only";
defparam \c1|Add2~25 .register_cascade_mode = "off";
defparam \c1|Add2~25 .sum_lutc_input = "cin";
defparam \c1|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \c1|Add2~30 (
// Equation(s):
// \c1|Add2~30_combout  = (n[8] $ ((!(!\c1|Add2~12  & \c1|Add2~27 ) # (\c1|Add2~12  & \c1|Add2~27COUT1_56 ))))
// \c1|Add2~32  = CARRY(((!n[8] & !\c1|Add2~27 )))
// \c1|Add2~32COUT1_57  = CARRY(((!n[8] & !\c1|Add2~27COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(n[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|Add2~12 ),
	.cin0(\c1|Add2~27 ),
	.cin1(\c1|Add2~27COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~32 ),
	.cout1(\c1|Add2~32COUT1_57 ));
// synopsys translate_off
defparam \c1|Add2~30 .cin0_used = "true";
defparam \c1|Add2~30 .cin1_used = "true";
defparam \c1|Add2~30 .cin_used = "true";
defparam \c1|Add2~30 .lut_mask = "c303";
defparam \c1|Add2~30 .operation_mode = "arithmetic";
defparam \c1|Add2~30 .output_mode = "comb_only";
defparam \c1|Add2~30 .register_cascade_mode = "off";
defparam \c1|Add2~30 .sum_lutc_input = "cin";
defparam \c1|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \c1|Add2~35 (
// Equation(s):
// \c1|Add2~35_combout  = (n[9] $ (((!\c1|Add2~12  & \c1|Add2~32 ) # (\c1|Add2~12  & \c1|Add2~32COUT1_57 ))))
// \c1|Add2~37  = CARRY(((n[9]) # (!\c1|Add2~32 )))
// \c1|Add2~37COUT1_58  = CARRY(((n[9]) # (!\c1|Add2~32COUT1_57 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(n[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|Add2~12 ),
	.cin0(\c1|Add2~32 ),
	.cin1(\c1|Add2~32COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\c1|Add2~37 ),
	.cout1(\c1|Add2~37COUT1_58 ));
// synopsys translate_off
defparam \c1|Add2~35 .cin0_used = "true";
defparam \c1|Add2~35 .cin1_used = "true";
defparam \c1|Add2~35 .cin_used = "true";
defparam \c1|Add2~35 .lut_mask = "3ccf";
defparam \c1|Add2~35 .operation_mode = "arithmetic";
defparam \c1|Add2~35 .output_mode = "comb_only";
defparam \c1|Add2~35 .register_cascade_mode = "off";
defparam \c1|Add2~35 .sum_lutc_input = "cin";
defparam \c1|Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \c1|Add2~40 (
// Equation(s):
// \c1|Add2~40_combout  = (((!(!\c1|Add2~12  & \c1|Add2~37 ) # (\c1|Add2~12  & \c1|Add2~37COUT1_58 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|Add2~12 ),
	.cin0(\c1|Add2~37 ),
	.cin1(\c1|Add2~37COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Add2~40 .cin0_used = "true";
defparam \c1|Add2~40 .cin1_used = "true";
defparam \c1|Add2~40 .cin_used = "true";
defparam \c1|Add2~40 .lut_mask = "0f0f";
defparam \c1|Add2~40 .operation_mode = "normal";
defparam \c1|Add2~40 .output_mode = "comb_only";
defparam \c1|Add2~40 .register_cascade_mode = "off";
defparam \c1|Add2~40 .sum_lutc_input = "cin";
defparam \c1|Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \c1|count[0] (
// Equation(s):
// \c1|count [0] = DFFEAS(((!\c1|count [0])), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[0]~3  = CARRY(((\c1|count [0])))
// \c1|count[0]~3COUT1_22  = CARRY(((\c1|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\c1|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [0]),
	.cout(),
	.cout0(\c1|count[0]~3 ),
	.cout1(\c1|count[0]~3COUT1_22 ));
// synopsys translate_off
defparam \c1|count[0] .lut_mask = "33cc";
defparam \c1|count[0] .operation_mode = "arithmetic";
defparam \c1|count[0] .output_mode = "reg_only";
defparam \c1|count[0] .register_cascade_mode = "off";
defparam \c1|count[0] .sum_lutc_input = "datac";
defparam \c1|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \c1|count[1] (
// Equation(s):
// \c1|count [1] = DFFEAS((\c1|count [1] $ ((\c1|count[0]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[1]~1  = CARRY(((!\c1|count[0]~3 ) # (!\c1|count [1])))
// \c1|count[1]~1COUT1_23  = CARRY(((!\c1|count[0]~3COUT1_22 ) # (!\c1|count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\c1|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|count[0]~3 ),
	.cin1(\c1|count[0]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [1]),
	.cout(),
	.cout0(\c1|count[1]~1 ),
	.cout1(\c1|count[1]~1COUT1_23 ));
// synopsys translate_off
defparam \c1|count[1] .cin0_used = "true";
defparam \c1|count[1] .cin1_used = "true";
defparam \c1|count[1] .lut_mask = "3c3f";
defparam \c1|count[1] .operation_mode = "arithmetic";
defparam \c1|count[1] .output_mode = "reg_only";
defparam \c1|count[1] .register_cascade_mode = "off";
defparam \c1|count[1] .sum_lutc_input = "cin";
defparam \c1|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \c1|count[2] (
// Equation(s):
// \c1|count [2] = DFFEAS((\c1|count [2] $ ((!\c1|count[1]~1 ))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[2]~7  = CARRY(((\c1|count [2] & !\c1|count[1]~1 )))
// \c1|count[2]~7COUT1_24  = CARRY(((\c1|count [2] & !\c1|count[1]~1COUT1_23 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\c1|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|count[1]~1 ),
	.cin1(\c1|count[1]~1COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [2]),
	.cout(),
	.cout0(\c1|count[2]~7 ),
	.cout1(\c1|count[2]~7COUT1_24 ));
// synopsys translate_off
defparam \c1|count[2] .cin0_used = "true";
defparam \c1|count[2] .cin1_used = "true";
defparam \c1|count[2] .lut_mask = "c30c";
defparam \c1|count[2] .operation_mode = "arithmetic";
defparam \c1|count[2] .output_mode = "reg_only";
defparam \c1|count[2] .register_cascade_mode = "off";
defparam \c1|count[2] .sum_lutc_input = "cin";
defparam \c1|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \c1|count[3] (
// Equation(s):
// \c1|count [3] = DFFEAS(\c1|count [3] $ ((((\c1|count[2]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[3]~5  = CARRY(((!\c1|count[2]~7 )) # (!\c1|count [3]))
// \c1|count[3]~5COUT1_25  = CARRY(((!\c1|count[2]~7COUT1_24 )) # (!\c1|count [3]))

	.clk(\clk~combout ),
	.dataa(\c1|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|count[2]~7 ),
	.cin1(\c1|count[2]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [3]),
	.cout(),
	.cout0(\c1|count[3]~5 ),
	.cout1(\c1|count[3]~5COUT1_25 ));
// synopsys translate_off
defparam \c1|count[3] .cin0_used = "true";
defparam \c1|count[3] .cin1_used = "true";
defparam \c1|count[3] .lut_mask = "5a5f";
defparam \c1|count[3] .operation_mode = "arithmetic";
defparam \c1|count[3] .output_mode = "reg_only";
defparam \c1|count[3] .register_cascade_mode = "off";
defparam \c1|count[3] .sum_lutc_input = "cin";
defparam \c1|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \c1|Equal0~0 (
// Equation(s):
// \c1|Equal0~0_combout  = (\c1|Add2~0_combout  & (\c1|count [2] & (\c1|Add2~5_combout  $ (!\c1|count [3])))) # (!\c1|Add2~0_combout  & (!\c1|count [2] & (\c1|Add2~5_combout  $ (!\c1|count [3]))))

	.clk(gnd),
	.dataa(\c1|Add2~0_combout ),
	.datab(\c1|Add2~5_combout ),
	.datac(\c1|count [3]),
	.datad(\c1|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Equal0~0 .lut_mask = "8241";
defparam \c1|Equal0~0 .operation_mode = "normal";
defparam \c1|Equal0~0 .output_mode = "comb_only";
defparam \c1|Equal0~0 .register_cascade_mode = "off";
defparam \c1|Equal0~0 .sum_lutc_input = "datac";
defparam \c1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \c1|count[4] (
// Equation(s):
// \c1|count [4] = DFFEAS(\c1|count [4] $ ((((!\c1|count[3]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[4]~11  = CARRY((\c1|count [4] & ((!\c1|count[3]~5COUT1_25 ))))

	.clk(\clk~combout ),
	.dataa(\c1|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|count[3]~5 ),
	.cin1(\c1|count[3]~5COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [4]),
	.cout(\c1|count[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|count[4] .cin0_used = "true";
defparam \c1|count[4] .cin1_used = "true";
defparam \c1|count[4] .lut_mask = "a50a";
defparam \c1|count[4] .operation_mode = "arithmetic";
defparam \c1|count[4] .output_mode = "reg_only";
defparam \c1|count[4] .register_cascade_mode = "off";
defparam \c1|count[4] .sum_lutc_input = "cin";
defparam \c1|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \c1|count[5] (
// Equation(s):
// \c1|count [5] = DFFEAS(\c1|count [5] $ ((((\c1|count[4]~11 )))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[5]~9  = CARRY(((!\c1|count[4]~11 )) # (!\c1|count [5]))
// \c1|count[5]~9COUT1_26  = CARRY(((!\c1|count[4]~11 )) # (!\c1|count [5]))

	.clk(\clk~combout ),
	.dataa(\c1|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|count[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [5]),
	.cout(),
	.cout0(\c1|count[5]~9 ),
	.cout1(\c1|count[5]~9COUT1_26 ));
// synopsys translate_off
defparam \c1|count[5] .cin_used = "true";
defparam \c1|count[5] .lut_mask = "5a5f";
defparam \c1|count[5] .operation_mode = "arithmetic";
defparam \c1|count[5] .output_mode = "reg_only";
defparam \c1|count[5] .register_cascade_mode = "off";
defparam \c1|count[5] .sum_lutc_input = "cin";
defparam \c1|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \c1|Equal1~0 (
// Equation(s):
// \c1|Equal1~0_combout  = ((\c1|Add2~15_combout  $ (\c1|count [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\c1|Add2~15_combout ),
	.datad(\c1|count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Equal1~0 .lut_mask = "0ff0";
defparam \c1|Equal1~0 .operation_mode = "normal";
defparam \c1|Equal1~0 .output_mode = "comb_only";
defparam \c1|Equal1~0 .register_cascade_mode = "off";
defparam \c1|Equal1~0 .sum_lutc_input = "datac";
defparam \c1|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \c1|Equal0~1 (
// Equation(s):
// \c1|Equal0~1_combout  = (\c1|Equal0~0_combout  & (!\c1|Equal1~0_combout  & (\c1|count [5] $ (!\c1|Add2~10_combout ))))

	.clk(gnd),
	.dataa(\c1|Equal0~0_combout ),
	.datab(\c1|count [5]),
	.datac(\c1|Add2~10_combout ),
	.datad(\c1|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Equal0~1 .lut_mask = "0082";
defparam \c1|Equal0~1 .operation_mode = "normal";
defparam \c1|Equal0~1 .output_mode = "comb_only";
defparam \c1|Equal0~1 .register_cascade_mode = "off";
defparam \c1|Equal0~1 .sum_lutc_input = "datac";
defparam \c1|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \c1|count[6] (
// Equation(s):
// \c1|count [6] = DFFEAS(\c1|count [6] $ ((((!(!\c1|count[4]~11  & \c1|count[5]~9 ) # (\c1|count[4]~11  & \c1|count[5]~9COUT1_26 ))))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[6]~15  = CARRY((\c1|count [6] & ((!\c1|count[5]~9 ))))
// \c1|count[6]~15COUT1_27  = CARRY((\c1|count [6] & ((!\c1|count[5]~9COUT1_26 ))))

	.clk(\clk~combout ),
	.dataa(\c1|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|count[4]~11 ),
	.cin0(\c1|count[5]~9 ),
	.cin1(\c1|count[5]~9COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [6]),
	.cout(),
	.cout0(\c1|count[6]~15 ),
	.cout1(\c1|count[6]~15COUT1_27 ));
// synopsys translate_off
defparam \c1|count[6] .cin0_used = "true";
defparam \c1|count[6] .cin1_used = "true";
defparam \c1|count[6] .cin_used = "true";
defparam \c1|count[6] .lut_mask = "a50a";
defparam \c1|count[6] .operation_mode = "arithmetic";
defparam \c1|count[6] .output_mode = "reg_only";
defparam \c1|count[6] .register_cascade_mode = "off";
defparam \c1|count[6] .sum_lutc_input = "cin";
defparam \c1|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \c1|count[7] (
// Equation(s):
// \c1|count [7] = DFFEAS((\c1|count [7] $ (((!\c1|count[4]~11  & \c1|count[6]~15 ) # (\c1|count[4]~11  & \c1|count[6]~15COUT1_27 )))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[7]~13  = CARRY(((!\c1|count[6]~15 ) # (!\c1|count [7])))
// \c1|count[7]~13COUT1_28  = CARRY(((!\c1|count[6]~15COUT1_27 ) # (!\c1|count [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\c1|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|count[4]~11 ),
	.cin0(\c1|count[6]~15 ),
	.cin1(\c1|count[6]~15COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [7]),
	.cout(),
	.cout0(\c1|count[7]~13 ),
	.cout1(\c1|count[7]~13COUT1_28 ));
// synopsys translate_off
defparam \c1|count[7] .cin0_used = "true";
defparam \c1|count[7] .cin1_used = "true";
defparam \c1|count[7] .cin_used = "true";
defparam \c1|count[7] .lut_mask = "3c3f";
defparam \c1|count[7] .operation_mode = "arithmetic";
defparam \c1|count[7] .output_mode = "reg_only";
defparam \c1|count[7] .register_cascade_mode = "off";
defparam \c1|count[7] .sum_lutc_input = "cin";
defparam \c1|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \c1|count[8] (
// Equation(s):
// \c1|count [8] = DFFEAS(\c1|count [8] $ ((((!(!\c1|count[4]~11  & \c1|count[7]~13 ) # (\c1|count[4]~11  & \c1|count[7]~13COUT1_28 ))))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )
// \c1|count[8]~19  = CARRY((\c1|count [8] & ((!\c1|count[7]~13 ))))
// \c1|count[8]~19COUT1_29  = CARRY((\c1|count [8] & ((!\c1|count[7]~13COUT1_28 ))))

	.clk(\clk~combout ),
	.dataa(\c1|count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|count[4]~11 ),
	.cin0(\c1|count[7]~13 ),
	.cin1(\c1|count[7]~13COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [8]),
	.cout(),
	.cout0(\c1|count[8]~19 ),
	.cout1(\c1|count[8]~19COUT1_29 ));
// synopsys translate_off
defparam \c1|count[8] .cin0_used = "true";
defparam \c1|count[8] .cin1_used = "true";
defparam \c1|count[8] .cin_used = "true";
defparam \c1|count[8] .lut_mask = "a50a";
defparam \c1|count[8] .operation_mode = "arithmetic";
defparam \c1|count[8] .output_mode = "reg_only";
defparam \c1|count[8] .register_cascade_mode = "off";
defparam \c1|count[8] .sum_lutc_input = "cin";
defparam \c1|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \c1|Equal0~3 (
// Equation(s):
// \c1|Equal0~3_combout  = (\c1|count [9] & (\c1|Add2~35_combout  & (\c1|Add2~30_combout  $ (!\c1|count [8])))) # (!\c1|count [9] & (!\c1|Add2~35_combout  & (\c1|Add2~30_combout  $ (!\c1|count [8]))))

	.clk(gnd),
	.dataa(\c1|count [9]),
	.datab(\c1|Add2~30_combout ),
	.datac(\c1|count [8]),
	.datad(\c1|Add2~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Equal0~3 .lut_mask = "8241";
defparam \c1|Equal0~3 .operation_mode = "normal";
defparam \c1|Equal0~3 .output_mode = "comb_only";
defparam \c1|Equal0~3 .register_cascade_mode = "off";
defparam \c1|Equal0~3 .sum_lutc_input = "datac";
defparam \c1|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \c1|Equal0~2 (
// Equation(s):
// \c1|Equal0~2_combout  = (\c1|count [7] & (\c1|Add2~25_combout  & (\c1|count [6] $ (!\c1|Add2~20_combout )))) # (!\c1|count [7] & (!\c1|Add2~25_combout  & (\c1|count [6] $ (!\c1|Add2~20_combout ))))

	.clk(gnd),
	.dataa(\c1|count [7]),
	.datab(\c1|Add2~25_combout ),
	.datac(\c1|count [6]),
	.datad(\c1|Add2~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Equal0~2 .lut_mask = "9009";
defparam \c1|Equal0~2 .operation_mode = "normal";
defparam \c1|Equal0~2 .output_mode = "comb_only";
defparam \c1|Equal0~2 .register_cascade_mode = "off";
defparam \c1|Equal0~2 .sum_lutc_input = "datac";
defparam \c1|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \c1|Equal0~4 (
// Equation(s):
// \c1|Equal0~4_combout  = (\c1|Equal0~1_combout  & (!\c1|Add2~40_combout  & (\c1|Equal0~3_combout  & \c1|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\c1|Equal0~1_combout ),
	.datab(\c1|Add2~40_combout ),
	.datac(\c1|Equal0~3_combout ),
	.datad(\c1|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Equal0~4 .lut_mask = "2000";
defparam \c1|Equal0~4 .operation_mode = "normal";
defparam \c1|Equal0~4 .output_mode = "comb_only";
defparam \c1|Equal0~4 .register_cascade_mode = "off";
defparam \c1|Equal0~4 .sum_lutc_input = "datac";
defparam \c1|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \c1|Equal0~5 (
// Equation(s):
// \c1|Equal0~5_combout  = (!\c1|count [0] & (\c1|Equal0~4_combout  & (\c1|Add2~45_combout  $ (!\c1|count [1]))))

	.clk(gnd),
	.dataa(\c1|Add2~45_combout ),
	.datab(\c1|count [1]),
	.datac(\c1|count [0]),
	.datad(\c1|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|Equal0~5 .lut_mask = "0900";
defparam \c1|Equal0~5 .operation_mode = "normal";
defparam \c1|Equal0~5 .output_mode = "comb_only";
defparam \c1|Equal0~5 .register_cascade_mode = "off";
defparam \c1|Equal0~5 .sum_lutc_input = "datac";
defparam \c1|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \c1|count~20 (
// Equation(s):
// \c1|count~20_combout  = ((!\c1|Add2~40_combout  & (!\c1|Equal0~5_combout  & !\c1|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\c1|Add2~40_combout ),
	.datac(\c1|Equal0~5_combout ),
	.datad(\c1|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|count~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|count~20 .lut_mask = "0003";
defparam \c1|count~20 .operation_mode = "normal";
defparam \c1|count~20 .output_mode = "comb_only";
defparam \c1|count~20 .register_cascade_mode = "off";
defparam \c1|count~20 .sum_lutc_input = "datac";
defparam \c1|count~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \c1|count[9] (
// Equation(s):
// \c1|count [9] = DFFEAS((((!\c1|count[4]~11  & \c1|count[8]~19 ) # (\c1|count[4]~11  & \c1|count[8]~19COUT1_29 ) $ (\c1|count [9]))), GLOBAL(\clk~combout ), VCC, , , , , \c1|count~20_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c1|count [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\c1|count~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|count[4]~11 ),
	.cin0(\c1|count[8]~19 ),
	.cin1(\c1|count[8]~19COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|count [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|count[9] .cin0_used = "true";
defparam \c1|count[9] .cin1_used = "true";
defparam \c1|count[9] .cin_used = "true";
defparam \c1|count[9] .lut_mask = "0ff0";
defparam \c1|count[9] .operation_mode = "normal";
defparam \c1|count[9] .output_mode = "reg_only";
defparam \c1|count[9] .register_cascade_mode = "off";
defparam \c1|count[9] .sum_lutc_input = "cin";
defparam \c1|count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \c1|LessThan0~42 (
// Equation(s):
// \c1|LessThan0~42_cout0  = CARRY((\c1|Add2~45_combout  & (!\c1|count [1])))
// \c1|LessThan0~42COUT1_46  = CARRY((\c1|Add2~45_combout  & (!\c1|count [1])))

	.clk(gnd),
	.dataa(\c1|Add2~45_combout ),
	.datab(\c1|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~40 ),
	.regout(),
	.cout(),
	.cout0(\c1|LessThan0~42_cout0 ),
	.cout1(\c1|LessThan0~42COUT1_46 ));
// synopsys translate_off
defparam \c1|LessThan0~42 .lut_mask = "ff22";
defparam \c1|LessThan0~42 .operation_mode = "arithmetic";
defparam \c1|LessThan0~42 .output_mode = "none";
defparam \c1|LessThan0~42 .register_cascade_mode = "off";
defparam \c1|LessThan0~42 .sum_lutc_input = "datac";
defparam \c1|LessThan0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \c1|LessThan0~37 (
// Equation(s):
// \c1|LessThan0~37_cout0  = CARRY((\c1|Add2~0_combout  & (\c1|count [2] & !\c1|LessThan0~42_cout0 )) # (!\c1|Add2~0_combout  & ((\c1|count [2]) # (!\c1|LessThan0~42_cout0 ))))
// \c1|LessThan0~37COUT1_47  = CARRY((\c1|Add2~0_combout  & (\c1|count [2] & !\c1|LessThan0~42COUT1_46 )) # (!\c1|Add2~0_combout  & ((\c1|count [2]) # (!\c1|LessThan0~42COUT1_46 ))))

	.clk(gnd),
	.dataa(\c1|Add2~0_combout ),
	.datab(\c1|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|LessThan0~42_cout0 ),
	.cin1(\c1|LessThan0~42COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~35 ),
	.regout(),
	.cout(),
	.cout0(\c1|LessThan0~37_cout0 ),
	.cout1(\c1|LessThan0~37COUT1_47 ));
// synopsys translate_off
defparam \c1|LessThan0~37 .cin0_used = "true";
defparam \c1|LessThan0~37 .cin1_used = "true";
defparam \c1|LessThan0~37 .lut_mask = "ff4d";
defparam \c1|LessThan0~37 .operation_mode = "arithmetic";
defparam \c1|LessThan0~37 .output_mode = "none";
defparam \c1|LessThan0~37 .register_cascade_mode = "off";
defparam \c1|LessThan0~37 .sum_lutc_input = "cin";
defparam \c1|LessThan0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \c1|LessThan0~32 (
// Equation(s):
// \c1|LessThan0~32_cout0  = CARRY((\c1|count [3] & (\c1|Add2~5_combout  & !\c1|LessThan0~37_cout0 )) # (!\c1|count [3] & ((\c1|Add2~5_combout ) # (!\c1|LessThan0~37_cout0 ))))
// \c1|LessThan0~32COUT1_48  = CARRY((\c1|count [3] & (\c1|Add2~5_combout  & !\c1|LessThan0~37COUT1_47 )) # (!\c1|count [3] & ((\c1|Add2~5_combout ) # (!\c1|LessThan0~37COUT1_47 ))))

	.clk(gnd),
	.dataa(\c1|count [3]),
	.datab(\c1|Add2~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|LessThan0~37_cout0 ),
	.cin1(\c1|LessThan0~37COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~30 ),
	.regout(),
	.cout(),
	.cout0(\c1|LessThan0~32_cout0 ),
	.cout1(\c1|LessThan0~32COUT1_48 ));
// synopsys translate_off
defparam \c1|LessThan0~32 .cin0_used = "true";
defparam \c1|LessThan0~32 .cin1_used = "true";
defparam \c1|LessThan0~32 .lut_mask = "ff4d";
defparam \c1|LessThan0~32 .operation_mode = "arithmetic";
defparam \c1|LessThan0~32 .output_mode = "none";
defparam \c1|LessThan0~32 .register_cascade_mode = "off";
defparam \c1|LessThan0~32 .sum_lutc_input = "cin";
defparam \c1|LessThan0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \c1|LessThan0~27 (
// Equation(s):
// \c1|LessThan0~27_cout0  = CARRY((\c1|count [4] & ((!\c1|LessThan0~32_cout0 ) # (!\c1|Add2~15_combout ))) # (!\c1|count [4] & (!\c1|Add2~15_combout  & !\c1|LessThan0~32_cout0 )))
// \c1|LessThan0~27COUT1_49  = CARRY((\c1|count [4] & ((!\c1|LessThan0~32COUT1_48 ) # (!\c1|Add2~15_combout ))) # (!\c1|count [4] & (!\c1|Add2~15_combout  & !\c1|LessThan0~32COUT1_48 )))

	.clk(gnd),
	.dataa(\c1|count [4]),
	.datab(\c1|Add2~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|LessThan0~32_cout0 ),
	.cin1(\c1|LessThan0~32COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~25 ),
	.regout(),
	.cout(),
	.cout0(\c1|LessThan0~27_cout0 ),
	.cout1(\c1|LessThan0~27COUT1_49 ));
// synopsys translate_off
defparam \c1|LessThan0~27 .cin0_used = "true";
defparam \c1|LessThan0~27 .cin1_used = "true";
defparam \c1|LessThan0~27 .lut_mask = "ff2b";
defparam \c1|LessThan0~27 .operation_mode = "arithmetic";
defparam \c1|LessThan0~27 .output_mode = "none";
defparam \c1|LessThan0~27 .register_cascade_mode = "off";
defparam \c1|LessThan0~27 .sum_lutc_input = "cin";
defparam \c1|LessThan0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \c1|LessThan0~22 (
// Equation(s):
// \c1|LessThan0~22_cout  = CARRY((\c1|Add2~10_combout  & ((!\c1|LessThan0~27COUT1_49 ) # (!\c1|count [5]))) # (!\c1|Add2~10_combout  & (!\c1|count [5] & !\c1|LessThan0~27COUT1_49 )))

	.clk(gnd),
	.dataa(\c1|Add2~10_combout ),
	.datab(\c1|count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\c1|LessThan0~27_cout0 ),
	.cin1(\c1|LessThan0~27COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~20 ),
	.regout(),
	.cout(\c1|LessThan0~22_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|LessThan0~22 .cin0_used = "true";
defparam \c1|LessThan0~22 .cin1_used = "true";
defparam \c1|LessThan0~22 .lut_mask = "ff2b";
defparam \c1|LessThan0~22 .operation_mode = "arithmetic";
defparam \c1|LessThan0~22 .output_mode = "none";
defparam \c1|LessThan0~22 .register_cascade_mode = "off";
defparam \c1|LessThan0~22 .sum_lutc_input = "cin";
defparam \c1|LessThan0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \c1|LessThan0~17 (
// Equation(s):
// \c1|LessThan0~17_cout0  = CARRY((\c1|count [6] & ((!\c1|LessThan0~22_cout ) # (!\c1|Add2~20_combout ))) # (!\c1|count [6] & (!\c1|Add2~20_combout  & !\c1|LessThan0~22_cout )))
// \c1|LessThan0~17COUT1_50  = CARRY((\c1|count [6] & ((!\c1|LessThan0~22_cout ) # (!\c1|Add2~20_combout ))) # (!\c1|count [6] & (!\c1|Add2~20_combout  & !\c1|LessThan0~22_cout )))

	.clk(gnd),
	.dataa(\c1|count [6]),
	.datab(\c1|Add2~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|LessThan0~22_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~15 ),
	.regout(),
	.cout(),
	.cout0(\c1|LessThan0~17_cout0 ),
	.cout1(\c1|LessThan0~17COUT1_50 ));
// synopsys translate_off
defparam \c1|LessThan0~17 .cin_used = "true";
defparam \c1|LessThan0~17 .lut_mask = "ff2b";
defparam \c1|LessThan0~17 .operation_mode = "arithmetic";
defparam \c1|LessThan0~17 .output_mode = "none";
defparam \c1|LessThan0~17 .register_cascade_mode = "off";
defparam \c1|LessThan0~17 .sum_lutc_input = "cin";
defparam \c1|LessThan0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \c1|LessThan0~12 (
// Equation(s):
// \c1|LessThan0~12_cout0  = CARRY((\c1|count [7] & (\c1|Add2~25_combout  & !\c1|LessThan0~17_cout0 )) # (!\c1|count [7] & ((\c1|Add2~25_combout ) # (!\c1|LessThan0~17_cout0 ))))
// \c1|LessThan0~12COUT1_51  = CARRY((\c1|count [7] & (\c1|Add2~25_combout  & !\c1|LessThan0~17COUT1_50 )) # (!\c1|count [7] & ((\c1|Add2~25_combout ) # (!\c1|LessThan0~17COUT1_50 ))))

	.clk(gnd),
	.dataa(\c1|count [7]),
	.datab(\c1|Add2~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|LessThan0~22_cout ),
	.cin0(\c1|LessThan0~17_cout0 ),
	.cin1(\c1|LessThan0~17COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~10 ),
	.regout(),
	.cout(),
	.cout0(\c1|LessThan0~12_cout0 ),
	.cout1(\c1|LessThan0~12COUT1_51 ));
// synopsys translate_off
defparam \c1|LessThan0~12 .cin0_used = "true";
defparam \c1|LessThan0~12 .cin1_used = "true";
defparam \c1|LessThan0~12 .cin_used = "true";
defparam \c1|LessThan0~12 .lut_mask = "ff4d";
defparam \c1|LessThan0~12 .operation_mode = "arithmetic";
defparam \c1|LessThan0~12 .output_mode = "none";
defparam \c1|LessThan0~12 .register_cascade_mode = "off";
defparam \c1|LessThan0~12 .sum_lutc_input = "cin";
defparam \c1|LessThan0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \c1|LessThan0~7 (
// Equation(s):
// \c1|LessThan0~7_cout0  = CARRY((\c1|count [8] & ((!\c1|LessThan0~12_cout0 ) # (!\c1|Add2~30_combout ))) # (!\c1|count [8] & (!\c1|Add2~30_combout  & !\c1|LessThan0~12_cout0 )))
// \c1|LessThan0~7COUT1_52  = CARRY((\c1|count [8] & ((!\c1|LessThan0~12COUT1_51 ) # (!\c1|Add2~30_combout ))) # (!\c1|count [8] & (!\c1|Add2~30_combout  & !\c1|LessThan0~12COUT1_51 )))

	.clk(gnd),
	.dataa(\c1|count [8]),
	.datab(\c1|Add2~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|LessThan0~22_cout ),
	.cin0(\c1|LessThan0~12_cout0 ),
	.cin1(\c1|LessThan0~12COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~5 ),
	.regout(),
	.cout(),
	.cout0(\c1|LessThan0~7_cout0 ),
	.cout1(\c1|LessThan0~7COUT1_52 ));
// synopsys translate_off
defparam \c1|LessThan0~7 .cin0_used = "true";
defparam \c1|LessThan0~7 .cin1_used = "true";
defparam \c1|LessThan0~7 .cin_used = "true";
defparam \c1|LessThan0~7 .lut_mask = "ff2b";
defparam \c1|LessThan0~7 .operation_mode = "arithmetic";
defparam \c1|LessThan0~7 .output_mode = "none";
defparam \c1|LessThan0~7 .register_cascade_mode = "off";
defparam \c1|LessThan0~7 .sum_lutc_input = "cin";
defparam \c1|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \c1|LessThan0~0 (
// Equation(s):
// \c1|LessThan0~0_combout  = ((\c1|count [9] & (!(!\c1|LessThan0~22_cout  & \c1|LessThan0~7_cout0 ) # (\c1|LessThan0~22_cout  & \c1|LessThan0~7COUT1_52 ) & \c1|Add2~35_combout )) # (!\c1|count [9] & ((\c1|Add2~35_combout ) # (!(!\c1|LessThan0~22_cout  & 
// \c1|LessThan0~7_cout0 ) # (\c1|LessThan0~22_cout  & \c1|LessThan0~7COUT1_52 )))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\c1|count [9]),
	.datac(vcc),
	.datad(\c1|Add2~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\c1|LessThan0~22_cout ),
	.cin0(\c1|LessThan0~7_cout0 ),
	.cin1(\c1|LessThan0~7COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|LessThan0~0 .cin0_used = "true";
defparam \c1|LessThan0~0 .cin1_used = "true";
defparam \c1|LessThan0~0 .cin_used = "true";
defparam \c1|LessThan0~0 .lut_mask = "3f03";
defparam \c1|LessThan0~0 .operation_mode = "normal";
defparam \c1|LessThan0~0 .output_mode = "comb_only";
defparam \c1|LessThan0~0 .register_cascade_mode = "off";
defparam \c1|LessThan0~0 .sum_lutc_input = "cin";
defparam \c1|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \c1|clk_n~0 (
// Equation(s):
// \c1|clk_n~0_combout  = ((\c1|LessThan0~0_combout ) # (n[1] $ (!\c1|count [1]))) # (!\c1|count [0])

	.clk(gnd),
	.dataa(n[1]),
	.datab(\c1|count [1]),
	.datac(\c1|count [0]),
	.datad(\c1|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|clk_n~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|clk_n~0 .lut_mask = "ff9f";
defparam \c1|clk_n~0 .operation_mode = "normal";
defparam \c1|clk_n~0 .output_mode = "comb_only";
defparam \c1|clk_n~0 .register_cascade_mode = "off";
defparam \c1|clk_n~0 .sum_lutc_input = "datac";
defparam \c1|clk_n~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \c1|clk_n~1 (
// Equation(s):
// \c1|clk_n~1_combout  = ((\c1|clk_n~regout  & ((\c1|clk_n~0_combout ) # (!\c1|Equal0~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\c1|Equal0~4_combout ),
	.datac(\c1|clk_n~0_combout ),
	.datad(\c1|clk_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\c1|clk_n~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|clk_n~1 .lut_mask = "f300";
defparam \c1|clk_n~1 .operation_mode = "normal";
defparam \c1|clk_n~1 .output_mode = "comb_only";
defparam \c1|clk_n~1 .register_cascade_mode = "off";
defparam \c1|clk_n~1 .sum_lutc_input = "datac";
defparam \c1|clk_n~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \c1|clk_n (
// Equation(s):
// \c1|clk_n~regout  = DFFEAS((\c1|clk_n~1_combout ) # ((!\c1|LessThan0~0_combout  & (!\c1|Add2~40_combout  & \c1|Equal0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\c1|LessThan0~0_combout ),
	.datab(\c1|Add2~40_combout ),
	.datac(\c1|Equal0~5_combout ),
	.datad(\c1|clk_n~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\c1|clk_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \c1|clk_n .lut_mask = "ff10";
defparam \c1|clk_n .operation_mode = "normal";
defparam \c1|clk_n .output_mode = "reg_only";
defparam \c1|clk_n .register_cascade_mode = "off";
defparam \c1|clk_n .sum_lutc_input = "datac";
defparam \c1|clk_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \P[0] (
// Equation(s):
// P[0] = DFFEAS((\sw~combout  & (((P[2]) # (!P[0])))), GLOBAL(\c1|clk_n~regout ), VCC, , , , , , )

	.clk(\c1|clk_n~regout ),
	.dataa(\sw~combout ),
	.datab(vcc),
	.datac(P[0]),
	.datad(P[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(P[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \P[0] .lut_mask = "aa0a";
defparam \P[0] .operation_mode = "normal";
defparam \P[0] .output_mode = "reg_only";
defparam \P[0] .register_cascade_mode = "off";
defparam \P[0] .sum_lutc_input = "datac";
defparam \P[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \P[1] (
// Equation(s):
// P[1] = DFFEAS((\sw~combout  & (!P[2] & (P[1] $ (P[0])))), GLOBAL(\c1|clk_n~regout ), VCC, , , , , , )

	.clk(\c1|clk_n~regout ),
	.dataa(\sw~combout ),
	.datab(P[1]),
	.datac(P[0]),
	.datad(P[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(P[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \P[1] .lut_mask = "0028";
defparam \P[1] .operation_mode = "normal";
defparam \P[1] .output_mode = "reg_only";
defparam \P[1] .register_cascade_mode = "off";
defparam \P[1] .sum_lutc_input = "datac";
defparam \P[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \P[2] (
// Equation(s):
// P[2] = DFFEAS((\sw~combout  & (P[1] & (P[0] & !P[2]))), GLOBAL(\c1|clk_n~regout ), VCC, , , , , , )

	.clk(\c1|clk_n~regout ),
	.dataa(\sw~combout ),
	.datab(P[1]),
	.datac(P[0]),
	.datad(P[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(P[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \P[2] .lut_mask = "0080";
defparam \P[2] .operation_mode = "normal";
defparam \P[2] .output_mode = "reg_only";
defparam \P[2] .register_cascade_mode = "off";
defparam \P[2] .sum_lutc_input = "datac";
defparam \P[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \p1|tem[0] (
// Equation(s):
// \p1|tem [0] = DFFEAS(\p1|tem [0] $ (P[2] $ (((P[0]) # (P[1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(P[0]),
	.datab(\p1|tem [0]),
	.datac(P[2]),
	.datad(P[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|tem [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|tem[0] .lut_mask = "c396";
defparam \p1|tem[0] .operation_mode = "normal";
defparam \p1|tem[0] .output_mode = "reg_only";
defparam \p1|tem[0] .register_cascade_mode = "off";
defparam \p1|tem[0] .sum_lutc_input = "datac";
defparam \p1|tem[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \p1|Equal0~0 (
// Equation(s):
// \p1|Equal0~0_combout  = (!P[0] & (((!P[1]))))

	.clk(gnd),
	.dataa(P[0]),
	.datab(vcc),
	.datac(P[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal0~0 .lut_mask = "0505";
defparam \p1|Equal0~0 .operation_mode = "normal";
defparam \p1|Equal0~0 .output_mode = "comb_only";
defparam \p1|Equal0~0 .register_cascade_mode = "off";
defparam \p1|Equal0~0 .sum_lutc_input = "datac";
defparam \p1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \p1|tem[1] (
// Equation(s):
// \p1|tem [1] = DFFEAS(\p1|tem [1] $ (((\p1|tem [0] & (P[2] $ (!\p1|Equal0~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(P[2]),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [1]),
	.datad(\p1|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|tem [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|tem[1] .lut_mask = "78b4";
defparam \p1|tem[1] .operation_mode = "normal";
defparam \p1|tem[1] .output_mode = "reg_only";
defparam \p1|tem[1] .register_cascade_mode = "off";
defparam \p1|tem[1] .sum_lutc_input = "datac";
defparam \p1|tem[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \p1|Equal5~8 (
// Equation(s):
// \p1|Equal5~8_combout  = ((\p1|tem [0] & (\p1|tem [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~8 .lut_mask = "c0c0";
defparam \p1|Equal5~8 .operation_mode = "normal";
defparam \p1|Equal5~8 .output_mode = "comb_only";
defparam \p1|Equal5~8 .register_cascade_mode = "off";
defparam \p1|Equal5~8 .sum_lutc_input = "datac";
defparam \p1|Equal5~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \p1|tem[2] (
// Equation(s):
// \p1|tem [2] = DFFEAS(\p1|tem [2] $ (((\p1|Equal5~8_combout  & (P[2] $ (!\p1|Equal0~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\p1|Equal5~8_combout ),
	.datab(\p1|tem [2]),
	.datac(P[2]),
	.datad(\p1|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|tem [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|tem[2] .lut_mask = "6cc6";
defparam \p1|tem[2] .operation_mode = "normal";
defparam \p1|tem[2] .output_mode = "reg_only";
defparam \p1|tem[2] .register_cascade_mode = "off";
defparam \p1|tem[2] .sum_lutc_input = "datac";
defparam \p1|tem[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \p1|Equal5~0 (
// Equation(s):
// \p1|Equal5~0_combout  = ((\p1|tem [0] & (\p1|tem [2] & \p1|tem [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [2]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~0 .lut_mask = "c000";
defparam \p1|Equal5~0 .operation_mode = "normal";
defparam \p1|Equal5~0 .output_mode = "comb_only";
defparam \p1|Equal5~0 .register_cascade_mode = "off";
defparam \p1|Equal5~0 .sum_lutc_input = "datac";
defparam \p1|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \p1|hang[1]~14 (
// Equation(s):
// \p1|hang[1]~14_combout  = (((!P[1] & !P[0])) # (!P[2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(P[2]),
	.datac(P[1]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|hang[1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[1]~14 .lut_mask = "333f";
defparam \p1|hang[1]~14 .operation_mode = "normal";
defparam \p1|hang[1]~14 .output_mode = "comb_only";
defparam \p1|hang[1]~14 .register_cascade_mode = "off";
defparam \p1|hang[1]~14 .sum_lutc_input = "datac";
defparam \p1|hang[1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \p1|hang[0] (
// Equation(s):
// \p1|hang [0] = DFFEAS((\p1|Equal5~0_combout  & ((P[2]) # ((P[1]) # (P[0])))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[2]),
	.datab(P[1]),
	.datac(\p1|Equal5~0_combout ),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[0] .lut_mask = "f0e0";
defparam \p1|hang[0] .operation_mode = "normal";
defparam \p1|hang[0] .output_mode = "reg_only";
defparam \p1|hang[0] .register_cascade_mode = "off";
defparam \p1|hang[0] .sum_lutc_input = "datac";
defparam \p1|hang[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \p1|Equal5~1 (
// Equation(s):
// \p1|Equal5~1_combout  = ((!\p1|tem [0] & (\p1|tem [2] & \p1|tem [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [2]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~1 .lut_mask = "3000";
defparam \p1|Equal5~1 .operation_mode = "normal";
defparam \p1|Equal5~1 .output_mode = "comb_only";
defparam \p1|Equal5~1 .register_cascade_mode = "off";
defparam \p1|Equal5~1 .sum_lutc_input = "datac";
defparam \p1|Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \p1|hang[1] (
// Equation(s):
// \p1|hang [1] = DFFEAS((\p1|Equal5~1_combout  & ((P[1]) # ((P[2]) # (P[0])))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(P[2]),
	.datac(P[0]),
	.datad(\p1|Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[1] .lut_mask = "fe00";
defparam \p1|hang[1] .operation_mode = "normal";
defparam \p1|hang[1] .output_mode = "reg_only";
defparam \p1|hang[1] .register_cascade_mode = "off";
defparam \p1|hang[1] .sum_lutc_input = "datac";
defparam \p1|hang[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \p1|Equal5~2 (
// Equation(s):
// \p1|Equal5~2_combout  = ((\p1|tem [0] & (\p1|tem [2] & !\p1|tem [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [2]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~2 .lut_mask = "00c0";
defparam \p1|Equal5~2 .operation_mode = "normal";
defparam \p1|Equal5~2 .output_mode = "comb_only";
defparam \p1|Equal5~2 .register_cascade_mode = "off";
defparam \p1|Equal5~2 .sum_lutc_input = "datac";
defparam \p1|Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \p1|hang[2] (
// Equation(s):
// \p1|hang [2] = DFFEAS((\p1|Equal5~2_combout  & ((P[1]) # ((P[0]) # (P[2])))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(P[0]),
	.datac(\p1|Equal5~2_combout ),
	.datad(P[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[2] .lut_mask = "f0e0";
defparam \p1|hang[2] .operation_mode = "normal";
defparam \p1|hang[2] .output_mode = "reg_only";
defparam \p1|hang[2] .register_cascade_mode = "off";
defparam \p1|hang[2] .sum_lutc_input = "datac";
defparam \p1|hang[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \p1|Equal5~3 (
// Equation(s):
// \p1|Equal5~3_combout  = ((!\p1|tem [0] & (!\p1|tem [1] & \p1|tem [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [1]),
	.datad(\p1|tem [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~3 .lut_mask = "0300";
defparam \p1|Equal5~3 .operation_mode = "normal";
defparam \p1|Equal5~3 .output_mode = "comb_only";
defparam \p1|Equal5~3 .register_cascade_mode = "off";
defparam \p1|Equal5~3 .sum_lutc_input = "datac";
defparam \p1|Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \p1|hang[3] (
// Equation(s):
// \p1|hang [3] = DFFEAS((\p1|Equal5~3_combout  & ((P[2]) # ((P[1]) # (P[0])))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\p1|Equal5~3_combout ),
	.datab(P[2]),
	.datac(P[1]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[3] .lut_mask = "aaa8";
defparam \p1|hang[3] .operation_mode = "normal";
defparam \p1|hang[3] .output_mode = "reg_only";
defparam \p1|hang[3] .register_cascade_mode = "off";
defparam \p1|hang[3] .sum_lutc_input = "datac";
defparam \p1|hang[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \p1|Equal5~4 (
// Equation(s):
// \p1|Equal5~4_combout  = ((\p1|tem [0] & (\p1|tem [1] & !\p1|tem [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [1]),
	.datad(\p1|tem [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~4 .lut_mask = "00c0";
defparam \p1|Equal5~4 .operation_mode = "normal";
defparam \p1|Equal5~4 .output_mode = "comb_only";
defparam \p1|Equal5~4 .register_cascade_mode = "off";
defparam \p1|Equal5~4 .sum_lutc_input = "datac";
defparam \p1|Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \p1|hang[4] (
// Equation(s):
// \p1|hang [4] = DFFEAS((\p1|Equal5~4_combout  & ((P[1]) # ((P[2]) # (P[0])))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(P[2]),
	.datac(\p1|Equal5~4_combout ),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[4] .lut_mask = "f0e0";
defparam \p1|hang[4] .operation_mode = "normal";
defparam \p1|hang[4] .output_mode = "reg_only";
defparam \p1|hang[4] .register_cascade_mode = "off";
defparam \p1|hang[4] .sum_lutc_input = "datac";
defparam \p1|hang[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \p1|Equal5~5 (
// Equation(s):
// \p1|Equal5~5_combout  = ((!\p1|tem [0] & (\p1|tem [1] & !\p1|tem [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [1]),
	.datad(\p1|tem [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~5 .lut_mask = "0030";
defparam \p1|Equal5~5 .operation_mode = "normal";
defparam \p1|Equal5~5 .output_mode = "comb_only";
defparam \p1|Equal5~5 .register_cascade_mode = "off";
defparam \p1|Equal5~5 .sum_lutc_input = "datac";
defparam \p1|Equal5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \p1|hang[5] (
// Equation(s):
// \p1|hang [5] = DFFEAS((\p1|Equal5~5_combout  & ((P[1]) # ((P[0]) # (P[2])))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(\p1|Equal5~5_combout ),
	.datac(P[0]),
	.datad(P[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[5] .lut_mask = "ccc8";
defparam \p1|hang[5] .operation_mode = "normal";
defparam \p1|hang[5] .output_mode = "reg_only";
defparam \p1|hang[5] .register_cascade_mode = "off";
defparam \p1|hang[5] .sum_lutc_input = "datac";
defparam \p1|hang[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \p1|red~0 (
// Equation(s):
// \p1|red~0_combout  = ((\p1|tem [0] & (!\p1|tem [2] & !\p1|tem [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [2]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~0 .lut_mask = "000c";
defparam \p1|red~0 .operation_mode = "normal";
defparam \p1|red~0 .output_mode = "comb_only";
defparam \p1|red~0 .register_cascade_mode = "off";
defparam \p1|red~0 .sum_lutc_input = "datac";
defparam \p1|red~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \p1|hang[6] (
// Equation(s):
// \p1|hang [6] = DFFEAS((\p1|red~0_combout  & ((P[1]) # ((P[2]) # (P[0])))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(P[2]),
	.datac(P[0]),
	.datad(\p1|red~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[6] .lut_mask = "fe00";
defparam \p1|hang[6] .operation_mode = "normal";
defparam \p1|hang[6] .output_mode = "reg_only";
defparam \p1|hang[6] .register_cascade_mode = "off";
defparam \p1|hang[6] .sum_lutc_input = "datac";
defparam \p1|hang[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \p1|Equal5~6 (
// Equation(s):
// \p1|Equal5~6_combout  = (((!\p1|tem [0] & !\p1|tem [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\p1|tem [0]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~6 .lut_mask = "000f";
defparam \p1|Equal5~6 .operation_mode = "normal";
defparam \p1|Equal5~6 .output_mode = "comb_only";
defparam \p1|Equal5~6 .register_cascade_mode = "off";
defparam \p1|Equal5~6 .sum_lutc_input = "datac";
defparam \p1|Equal5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \p1|hang[7] (
// Equation(s):
// \p1|hang [7] = DFFEAS((!\p1|tem [2] & (\p1|Equal5~6_combout  & ((P[2]) # (!\p1|Equal0~0_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|hang[1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[2]),
	.datab(\p1|tem [2]),
	.datac(\p1|Equal0~0_combout ),
	.datad(\p1|Equal5~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|hang[1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|hang [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|hang[7] .lut_mask = "2300";
defparam \p1|hang[7] .operation_mode = "normal";
defparam \p1|hang[7] .output_mode = "reg_only";
defparam \p1|hang[7] .register_cascade_mode = "off";
defparam \p1|hang[7] .sum_lutc_input = "datac";
defparam \p1|hang[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \p1|red~1 (
// Equation(s):
// \p1|red~1_combout  = (!\p1|tem [2] & (\p1|tem [1] & (\p1|tem [0] & P[0])))

	.clk(gnd),
	.dataa(\p1|tem [2]),
	.datab(\p1|tem [1]),
	.datac(\p1|tem [0]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~1 .lut_mask = "4000";
defparam \p1|red~1 .operation_mode = "normal";
defparam \p1|red~1 .output_mode = "comb_only";
defparam \p1|red~1 .register_cascade_mode = "off";
defparam \p1|red~1 .sum_lutc_input = "datac";
defparam \p1|red~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \p1|red~2 (
// Equation(s):
// \p1|red~2_combout  = (!\p1|tem [2] & (!\p1|tem [1] & (!\p1|tem [0] & !P[0])))

	.clk(gnd),
	.dataa(\p1|tem [2]),
	.datab(\p1|tem [1]),
	.datac(\p1|tem [0]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~2 .lut_mask = "0001";
defparam \p1|red~2 .operation_mode = "normal";
defparam \p1|red~2 .output_mode = "comb_only";
defparam \p1|red~2 .register_cascade_mode = "off";
defparam \p1|red~2 .sum_lutc_input = "datac";
defparam \p1|red~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \p1|green~2 (
// Equation(s):
// \p1|green~2_combout  = (((!P[1] & !P[0])) # (!P[2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(P[1]),
	.datac(P[0]),
	.datad(P[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~2 .lut_mask = "03ff";
defparam \p1|green~2 .operation_mode = "normal";
defparam \p1|green~2 .output_mode = "comb_only";
defparam \p1|green~2 .register_cascade_mode = "off";
defparam \p1|green~2 .sum_lutc_input = "datac";
defparam \p1|green~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \p1|red[0] (
// Equation(s):
// \p1|red [0] = DFFEAS((P[1] & (((\p1|red~2_combout )))) # (!P[1] & (\p1|red~1_combout )), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , \p1|Equal5~0_combout , , , P[2])

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(\p1|red~1_combout ),
	.datac(\p1|Equal5~0_combout ),
	.datad(\p1|red~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(P[2]),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[0] .lut_mask = "ee44";
defparam \p1|red[0] .operation_mode = "normal";
defparam \p1|red[0] .output_mode = "reg_only";
defparam \p1|red[0] .register_cascade_mode = "off";
defparam \p1|red[0] .sum_lutc_input = "datac";
defparam \p1|red[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \p1|red~3 (
// Equation(s):
// \p1|red~3_combout  = (P[1] & (!P[0] & ((\p1|red~0_combout )))) # (!P[1] & (P[0] & (\p1|Equal5~4_combout )))

	.clk(gnd),
	.dataa(P[1]),
	.datab(P[0]),
	.datac(\p1|Equal5~4_combout ),
	.datad(\p1|red~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~3 .lut_mask = "6240";
defparam \p1|red~3 .operation_mode = "normal";
defparam \p1|red~3 .output_mode = "comb_only";
defparam \p1|red~3 .register_cascade_mode = "off";
defparam \p1|red~3 .sum_lutc_input = "datac";
defparam \p1|red~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \p1|red[1] (
// Equation(s):
// \p1|red [1] = DFFEAS((P[2] & (((\p1|Equal5~1_combout )))) # (!P[2] & (((\p1|red~3_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[2]),
	.datab(vcc),
	.datac(\p1|red~3_combout ),
	.datad(\p1|Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[1] .lut_mask = "fa50";
defparam \p1|red[1] .operation_mode = "normal";
defparam \p1|red[1] .output_mode = "reg_only";
defparam \p1|red[1] .register_cascade_mode = "off";
defparam \p1|red[1] .sum_lutc_input = "datac";
defparam \p1|red[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \p1|red~5 (
// Equation(s):
// \p1|red~5_combout  = (P[1] & (!P[0] & ((\p1|Equal5~5_combout )))) # (!P[1] & (P[0] & (\p1|Equal5~4_combout )))

	.clk(gnd),
	.dataa(P[1]),
	.datab(P[0]),
	.datac(\p1|Equal5~4_combout ),
	.datad(\p1|Equal5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~5 .lut_mask = "6240";
defparam \p1|red~5 .operation_mode = "normal";
defparam \p1|red~5 .output_mode = "comb_only";
defparam \p1|red~5 .register_cascade_mode = "off";
defparam \p1|red~5 .sum_lutc_input = "datac";
defparam \p1|red~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \p1|red[2] (
// Equation(s):
// \p1|red [2] = DFFEAS(((P[2] & (\p1|Equal5~2_combout )) # (!P[2] & ((\p1|red~5_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\p1|Equal5~2_combout ),
	.datac(P[2]),
	.datad(\p1|red~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[2] .lut_mask = "cfc0";
defparam \p1|red[2] .operation_mode = "normal";
defparam \p1|red[2] .output_mode = "reg_only";
defparam \p1|red[2] .register_cascade_mode = "off";
defparam \p1|red[2] .sum_lutc_input = "datac";
defparam \p1|red[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \p1|red~8 (
// Equation(s):
// \p1|red~8_combout  = (P[2] & (\p1|red [3] & ((P[0]) # (P[1]))))

	.clk(gnd),
	.dataa(P[0]),
	.datab(P[2]),
	.datac(\p1|red [3]),
	.datad(P[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~8 .lut_mask = "c080";
defparam \p1|red~8 .operation_mode = "normal";
defparam \p1|red~8 .output_mode = "comb_only";
defparam \p1|red~8 .register_cascade_mode = "off";
defparam \p1|red~8 .sum_lutc_input = "datac";
defparam \p1|red~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \p1|red~7 (
// Equation(s):
// \p1|red~7_combout  = (\p1|Equal5~4_combout  & (!P[2] & (P[1] $ (P[0]))))

	.clk(gnd),
	.dataa(P[1]),
	.datab(P[0]),
	.datac(\p1|Equal5~4_combout ),
	.datad(P[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~7 .lut_mask = "0060";
defparam \p1|red~7 .operation_mode = "normal";
defparam \p1|red~7 .output_mode = "comb_only";
defparam \p1|red~7 .register_cascade_mode = "off";
defparam \p1|red~7 .sum_lutc_input = "datac";
defparam \p1|red~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \p1|red~9 (
// Equation(s):
// \p1|red~9_combout  = (P[1] & (!P[2] & ((P[0])))) # (!P[1] & (P[2] & (\p1|Equal5~6_combout  & !P[0])))

	.clk(gnd),
	.dataa(P[1]),
	.datab(P[2]),
	.datac(\p1|Equal5~6_combout ),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~9 .lut_mask = "2240";
defparam \p1|red~9 .operation_mode = "normal";
defparam \p1|red~9 .output_mode = "comb_only";
defparam \p1|red~9 .register_cascade_mode = "off";
defparam \p1|red~9 .sum_lutc_input = "datac";
defparam \p1|red~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \p1|red[3] (
// Equation(s):
// \p1|red [3] = DFFEAS((\p1|red~8_combout ) # ((\p1|red~7_combout ) # ((\p1|tem [2] & \p1|red~9_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\p1|tem [2]),
	.datab(\p1|red~8_combout ),
	.datac(\p1|red~7_combout ),
	.datad(\p1|red~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[3] .lut_mask = "fefc";
defparam \p1|red[3] .operation_mode = "normal";
defparam \p1|red[3] .output_mode = "reg_only";
defparam \p1|red[3] .register_cascade_mode = "off";
defparam \p1|red[3] .sum_lutc_input = "datac";
defparam \p1|red[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \p1|red~11 (
// Equation(s):
// \p1|red~11_combout  = (P[0] & (\p1|red [4])) # (!P[0] & ((P[1] & (\p1|red [4])) # (!P[1] & ((\p1|Equal5~4_combout )))))

	.clk(gnd),
	.dataa(\p1|red [4]),
	.datab(P[0]),
	.datac(\p1|Equal5~4_combout ),
	.datad(P[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~11 .lut_mask = "aab8";
defparam \p1|red~11 .operation_mode = "normal";
defparam \p1|red~11 .output_mode = "comb_only";
defparam \p1|red~11 .register_cascade_mode = "off";
defparam \p1|red~11 .sum_lutc_input = "datac";
defparam \p1|red~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \p1|red~12 (
// Equation(s):
// \p1|red~12_combout  = (\p1|tem [2] & (\p1|Equal5~6_combout  & (P[1] $ (P[0])))) # (!\p1|tem [2] & (P[1] & ((P[0]))))

	.clk(gnd),
	.dataa(P[1]),
	.datab(\p1|tem [2]),
	.datac(\p1|Equal5~6_combout ),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~12 .lut_mask = "6280";
defparam \p1|red~12 .operation_mode = "normal";
defparam \p1|red~12 .output_mode = "comb_only";
defparam \p1|red~12 .register_cascade_mode = "off";
defparam \p1|red~12 .sum_lutc_input = "datac";
defparam \p1|red~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \p1|red[4] (
// Equation(s):
// \p1|red [4] = DFFEAS(((P[2] & (\p1|red~11_combout )) # (!P[2] & ((\p1|red~12_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(P[2]),
	.datac(\p1|red~11_combout ),
	.datad(\p1|red~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[4] .lut_mask = "f3c0";
defparam \p1|red[4] .operation_mode = "normal";
defparam \p1|red[4] .output_mode = "reg_only";
defparam \p1|red[4] .register_cascade_mode = "off";
defparam \p1|red[4] .sum_lutc_input = "datac";
defparam \p1|red[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \p1|red~14 (
// Equation(s):
// \p1|red~14_combout  = (P[1] & (!P[0] & (\p1|Equal5~2_combout ))) # (!P[1] & (P[0] & ((\p1|Equal5~3_combout ))))

	.clk(gnd),
	.dataa(P[1]),
	.datab(P[0]),
	.datac(\p1|Equal5~2_combout ),
	.datad(\p1|Equal5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~14 .lut_mask = "6420";
defparam \p1|red~14 .operation_mode = "normal";
defparam \p1|red~14 .output_mode = "comb_only";
defparam \p1|red~14 .register_cascade_mode = "off";
defparam \p1|red~14 .sum_lutc_input = "datac";
defparam \p1|red~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \p1|red[5] (
// Equation(s):
// \p1|red [5] = DFFEAS(((P[2] & (\p1|Equal5~5_combout )) # (!P[2] & ((\p1|red~14_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\p1|Equal5~5_combout ),
	.datab(vcc),
	.datac(P[2]),
	.datad(\p1|red~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[5] .lut_mask = "afa0";
defparam \p1|red[5] .operation_mode = "normal";
defparam \p1|red[5] .output_mode = "reg_only";
defparam \p1|red[5] .register_cascade_mode = "off";
defparam \p1|red[5] .sum_lutc_input = "datac";
defparam \p1|red[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \p1|red~16 (
// Equation(s):
// \p1|red~16_combout  = (!\p1|tem [0] & ((P[0] & (!P[1] & !\p1|tem [1])) # (!P[0] & (P[1] & \p1|tem [1]))))

	.clk(gnd),
	.dataa(P[0]),
	.datab(\p1|tem [0]),
	.datac(P[1]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~16 .lut_mask = "1002";
defparam \p1|red~16 .operation_mode = "normal";
defparam \p1|red~16 .output_mode = "comb_only";
defparam \p1|red~16 .register_cascade_mode = "off";
defparam \p1|red~16 .sum_lutc_input = "datac";
defparam \p1|red~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \p1|red[6] (
// Equation(s):
// \p1|red [6] = DFFEAS((P[2] & (\p1|red~0_combout )) # (!P[2] & (((\p1|tem [2] & \p1|red~16_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\p1|red~0_combout ),
	.datab(\p1|tem [2]),
	.datac(P[2]),
	.datad(\p1|red~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[6] .lut_mask = "aca0";
defparam \p1|red[6] .operation_mode = "normal";
defparam \p1|red[6] .output_mode = "reg_only";
defparam \p1|red[6] .register_cascade_mode = "off";
defparam \p1|red[6] .sum_lutc_input = "datac";
defparam \p1|red[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \p1|red~18 (
// Equation(s):
// \p1|red~18_combout  = (\p1|tem [1] & (\p1|tem [0] & (P[1] & \p1|tem [2])))

	.clk(gnd),
	.dataa(\p1|tem [1]),
	.datab(\p1|tem [0]),
	.datac(P[1]),
	.datad(\p1|tem [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~18 .lut_mask = "8000";
defparam \p1|red~18 .operation_mode = "normal";
defparam \p1|red~18 .output_mode = "comb_only";
defparam \p1|red~18 .register_cascade_mode = "off";
defparam \p1|red~18 .sum_lutc_input = "datac";
defparam \p1|red~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \p1|Equal5~7 (
// Equation(s):
// \p1|Equal5~7_combout  = (!\p1|tem [1] & (((!\p1|tem [0] & !\p1|tem [2]))))

	.clk(gnd),
	.dataa(\p1|tem [1]),
	.datab(vcc),
	.datac(\p1|tem [0]),
	.datad(\p1|tem [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|Equal5~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|Equal5~7 .lut_mask = "0005";
defparam \p1|Equal5~7 .operation_mode = "normal";
defparam \p1|Equal5~7 .output_mode = "comb_only";
defparam \p1|Equal5~7 .register_cascade_mode = "off";
defparam \p1|Equal5~7 .sum_lutc_input = "datac";
defparam \p1|Equal5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \p1|red~19 (
// Equation(s):
// \p1|red~19_combout  = (!\p1|tem [1] & (!\p1|tem [0] & (!P[1] & \p1|tem [2])))

	.clk(gnd),
	.dataa(\p1|tem [1]),
	.datab(\p1|tem [0]),
	.datac(P[1]),
	.datad(\p1|tem [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~19 .lut_mask = "0100";
defparam \p1|red~19 .operation_mode = "normal";
defparam \p1|red~19 .output_mode = "comb_only";
defparam \p1|red~19 .register_cascade_mode = "off";
defparam \p1|red~19 .sum_lutc_input = "datac";
defparam \p1|red~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \p1|red[7] (
// Equation(s):
// \p1|red [7] = DFFEAS((P[0] & (((\p1|red~19_combout )))) # (!P[0] & (\p1|red~18_combout )), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , \p1|Equal5~7_combout , , , P[2])

	.clk(\clk~combout ),
	.dataa(P[0]),
	.datab(\p1|red~18_combout ),
	.datac(\p1|Equal5~7_combout ),
	.datad(\p1|red~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(P[2]),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|red [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red[7] .lut_mask = "ee44";
defparam \p1|red[7] .operation_mode = "normal";
defparam \p1|red[7] .output_mode = "reg_only";
defparam \p1|red[7] .register_cascade_mode = "off";
defparam \p1|red[7] .sum_lutc_input = "datac";
defparam \p1|red[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \p1|red~20 (
// Equation(s):
// \p1|red~20_combout  = (\p1|tem [1] & (\p1|tem [0] & (P[1] & !\p1|tem [2])))

	.clk(gnd),
	.dataa(\p1|tem [1]),
	.datab(\p1|tem [0]),
	.datac(P[1]),
	.datad(\p1|tem [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|red~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|red~20 .lut_mask = "0080";
defparam \p1|red~20 .operation_mode = "normal";
defparam \p1|red~20 .output_mode = "comb_only";
defparam \p1|red~20 .register_cascade_mode = "off";
defparam \p1|red~20 .sum_lutc_input = "datac";
defparam \p1|red~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \p1|green[0] (
// Equation(s):
// \p1|green [0] = DFFEAS((P[0] & (\p1|red~20_combout )) # (!P[0] & (((\p1|red~18_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , \p1|Equal5~7_combout , , , P[2])

	.clk(\clk~combout ),
	.dataa(P[0]),
	.datab(\p1|red~20_combout ),
	.datac(\p1|Equal5~7_combout ),
	.datad(\p1|red~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(P[2]),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[0] .lut_mask = "dd88";
defparam \p1|green[0] .operation_mode = "normal";
defparam \p1|green[0] .output_mode = "reg_only";
defparam \p1|green[0] .register_cascade_mode = "off";
defparam \p1|green[0] .sum_lutc_input = "datac";
defparam \p1|green[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \p1|green~3 (
// Equation(s):
// \p1|green~3_combout  = (\p1|tem [1] & ((\p1|tem [2] & (!P[0] & !\p1|tem [0])) # (!\p1|tem [2] & (P[0] & \p1|tem [0]))))

	.clk(gnd),
	.dataa(\p1|tem [2]),
	.datab(P[0]),
	.datac(\p1|tem [0]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~3 .lut_mask = "4200";
defparam \p1|green~3 .operation_mode = "normal";
defparam \p1|green~3 .output_mode = "comb_only";
defparam \p1|green~3 .register_cascade_mode = "off";
defparam \p1|green~3 .sum_lutc_input = "datac";
defparam \p1|green~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \p1|green[1] (
// Equation(s):
// \p1|green [1] = DFFEAS((P[2] & (\p1|red~0_combout )) # (!P[2] & (((P[1] & \p1|green~3_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\p1|red~0_combout ),
	.datab(P[1]),
	.datac(P[2]),
	.datad(\p1|green~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[1] .lut_mask = "aca0";
defparam \p1|green[1] .operation_mode = "normal";
defparam \p1|green[1] .output_mode = "reg_only";
defparam \p1|green[1] .register_cascade_mode = "off";
defparam \p1|green[1] .sum_lutc_input = "datac";
defparam \p1|green[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \p1|green~5 (
// Equation(s):
// \p1|green~5_combout  = (\p1|tem [0] & ((\p1|tem [2] & (!\p1|tem [1] & !P[0])) # (!\p1|tem [2] & (\p1|tem [1] & P[0]))))

	.clk(gnd),
	.dataa(\p1|tem [2]),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [1]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~5 .lut_mask = "4008";
defparam \p1|green~5 .operation_mode = "normal";
defparam \p1|green~5 .output_mode = "comb_only";
defparam \p1|green~5 .register_cascade_mode = "off";
defparam \p1|green~5 .sum_lutc_input = "datac";
defparam \p1|green~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \p1|green[2] (
// Equation(s):
// \p1|green [2] = DFFEAS((P[2] & (((\p1|Equal5~5_combout )))) # (!P[2] & (P[1] & ((\p1|green~5_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(\p1|Equal5~5_combout ),
	.datac(P[2]),
	.datad(\p1|green~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[2] .lut_mask = "cac0";
defparam \p1|green[2] .operation_mode = "normal";
defparam \p1|green[2] .output_mode = "reg_only";
defparam \p1|green[2] .register_cascade_mode = "off";
defparam \p1|green[2] .sum_lutc_input = "datac";
defparam \p1|green[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \p1|green~20 (
// Equation(s):
// \p1|green~20_combout  = (((P[1]) # (P[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(P[1]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~20 .lut_mask = "fff0";
defparam \p1|green~20 .operation_mode = "normal";
defparam \p1|green~20 .output_mode = "comb_only";
defparam \p1|green~20 .register_cascade_mode = "off";
defparam \p1|green~20 .sum_lutc_input = "datac";
defparam \p1|green~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \p1|green~7 (
// Equation(s):
// \p1|green~7_combout  = (((\p1|tem [1] & \p1|tem [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\p1|tem [1]),
	.datad(\p1|tem [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~7 .lut_mask = "f000";
defparam \p1|green~7 .operation_mode = "normal";
defparam \p1|green~7 .output_mode = "comb_only";
defparam \p1|green~7 .register_cascade_mode = "off";
defparam \p1|green~7 .sum_lutc_input = "datac";
defparam \p1|green~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \p1|green~8 (
// Equation(s):
// \p1|green~8_combout  = (P[0] & (((\p1|Equal5~4_combout ) # (!P[1])))) # (!P[0] & (\p1|Equal5~3_combout  & (P[1])))

	.clk(gnd),
	.dataa(\p1|Equal5~3_combout ),
	.datab(P[0]),
	.datac(P[1]),
	.datad(\p1|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~8 .lut_mask = "ec2c";
defparam \p1|green~8 .operation_mode = "normal";
defparam \p1|green~8 .output_mode = "comb_only";
defparam \p1|green~8 .register_cascade_mode = "off";
defparam \p1|green~8 .sum_lutc_input = "datac";
defparam \p1|green~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \p1|green~9 (
// Equation(s):
// \p1|green~9_combout  = (\p1|tem [2] & (((\p1|green~8_combout )))) # (!\p1|tem [2] & ((P[1] & ((\p1|green~8_combout ))) # (!P[1] & (\p1|green~7_combout  & !\p1|green~8_combout ))))

	.clk(gnd),
	.dataa(\p1|green~7_combout ),
	.datab(\p1|tem [2]),
	.datac(P[1]),
	.datad(\p1|green~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~9 .lut_mask = "fc02";
defparam \p1|green~9 .operation_mode = "normal";
defparam \p1|green~9 .output_mode = "comb_only";
defparam \p1|green~9 .register_cascade_mode = "off";
defparam \p1|green~9 .sum_lutc_input = "datac";
defparam \p1|green~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \p1|green[3] (
// Equation(s):
// \p1|green [3] = DFFEAS((P[2] & ((\p1|green~20_combout  & (\p1|green [3])) # (!\p1|green~20_combout  & ((\p1|green~9_combout ))))) # (!P[2] & (((\p1|green~20_combout  & \p1|green~9_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(P[2]),
	.datab(\p1|green [3]),
	.datac(\p1|green~20_combout ),
	.datad(\p1|green~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[3] .lut_mask = "da80";
defparam \p1|green[3] .operation_mode = "normal";
defparam \p1|green[3] .output_mode = "reg_only";
defparam \p1|green[3] .register_cascade_mode = "off";
defparam \p1|green[3] .sum_lutc_input = "datac";
defparam \p1|green[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \p1|green~11 (
// Equation(s):
// \p1|green~11_combout  = (\p1|Equal5~3_combout  & ((P[2]) # ((P[0] & P[1]))))

	.clk(gnd),
	.dataa(P[2]),
	.datab(P[0]),
	.datac(P[1]),
	.datad(\p1|Equal5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~11 .lut_mask = "ea00";
defparam \p1|green~11 .operation_mode = "normal";
defparam \p1|green~11 .output_mode = "comb_only";
defparam \p1|green~11 .register_cascade_mode = "off";
defparam \p1|green~11 .sum_lutc_input = "datac";
defparam \p1|green~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \p1|green~12 (
// Equation(s):
// \p1|green~12_combout  = (P[0] & (((!P[1])))) # (!P[0] & (\p1|tem [0] & (P[1] & \p1|tem [1])))

	.clk(gnd),
	.dataa(\p1|tem [0]),
	.datab(P[0]),
	.datac(P[1]),
	.datad(\p1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~12 .lut_mask = "2c0c";
defparam \p1|green~12 .operation_mode = "normal";
defparam \p1|green~12 .output_mode = "comb_only";
defparam \p1|green~12 .register_cascade_mode = "off";
defparam \p1|green~12 .sum_lutc_input = "datac";
defparam \p1|green~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \p1|green[4] (
// Equation(s):
// \p1|green [4] = DFFEAS((\p1|green~11_combout ) # ((!P[2] & (!\p1|tem [2] & \p1|green~12_combout ))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[2]),
	.datab(\p1|tem [2]),
	.datac(\p1|green~11_combout ),
	.datad(\p1|green~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[4] .lut_mask = "f1f0";
defparam \p1|green[4] .operation_mode = "normal";
defparam \p1|green[4] .output_mode = "reg_only";
defparam \p1|green[4] .register_cascade_mode = "off";
defparam \p1|green[4] .sum_lutc_input = "datac";
defparam \p1|green[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \p1|green~14 (
// Equation(s):
// \p1|green~14_combout  = (!\p1|tem [0] & ((\p1|tem [1] & (!\p1|tem [2] & !P[0])) # (!\p1|tem [1] & (\p1|tem [2] & P[0]))))

	.clk(gnd),
	.dataa(\p1|tem [1]),
	.datab(\p1|tem [2]),
	.datac(\p1|tem [0]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~14 .lut_mask = "0402";
defparam \p1|green~14 .operation_mode = "normal";
defparam \p1|green~14 .output_mode = "comb_only";
defparam \p1|green~14 .register_cascade_mode = "off";
defparam \p1|green~14 .sum_lutc_input = "datac";
defparam \p1|green~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \p1|green[5] (
// Equation(s):
// \p1|green [5] = DFFEAS((P[2] & (((\p1|Equal5~2_combout )))) # (!P[2] & (P[1] & ((\p1|green~14_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[1]),
	.datab(P[2]),
	.datac(\p1|Equal5~2_combout ),
	.datad(\p1|green~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[5] .lut_mask = "e2c0";
defparam \p1|green[5] .operation_mode = "normal";
defparam \p1|green[5] .output_mode = "reg_only";
defparam \p1|green[5] .register_cascade_mode = "off";
defparam \p1|green[5] .sum_lutc_input = "datac";
defparam \p1|green[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \p1|green~16 (
// Equation(s):
// \p1|green~16_combout  = (!\p1|tem [1] & ((\p1|tem [0] & (!\p1|tem [2] & !P[0])) # (!\p1|tem [0] & (\p1|tem [2] & P[0]))))

	.clk(gnd),
	.dataa(\p1|tem [1]),
	.datab(\p1|tem [0]),
	.datac(\p1|tem [2]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~16 .lut_mask = "1004";
defparam \p1|green~16 .operation_mode = "normal";
defparam \p1|green~16 .output_mode = "comb_only";
defparam \p1|green~16 .register_cascade_mode = "off";
defparam \p1|green~16 .sum_lutc_input = "datac";
defparam \p1|green~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \p1|green[6] (
// Equation(s):
// \p1|green [6] = DFFEAS((P[2] & (((\p1|Equal5~1_combout )))) # (!P[2] & (P[1] & ((\p1|green~16_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(P[2]),
	.datab(P[1]),
	.datac(\p1|Equal5~1_combout ),
	.datad(\p1|green~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[6] .lut_mask = "e4a0";
defparam \p1|green[6] .operation_mode = "normal";
defparam \p1|green[6] .output_mode = "reg_only";
defparam \p1|green[6] .register_cascade_mode = "off";
defparam \p1|green[6] .sum_lutc_input = "datac";
defparam \p1|green[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \p1|green~18 (
// Equation(s):
// \p1|green~18_combout  = (!P[2] & (P[1] & (\p1|tem [2] $ (!P[0]))))

	.clk(gnd),
	.dataa(\p1|tem [2]),
	.datab(P[2]),
	.datac(P[1]),
	.datad(P[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\p1|green~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green~18 .lut_mask = "2010";
defparam \p1|green~18 .operation_mode = "normal";
defparam \p1|green~18 .output_mode = "comb_only";
defparam \p1|green~18 .register_cascade_mode = "off";
defparam \p1|green~18 .sum_lutc_input = "datac";
defparam \p1|green~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \p1|green[7] (
// Equation(s):
// \p1|green [7] = DFFEAS((\p1|Equal5~0_combout  & ((P[2]) # ((\p1|Equal5~6_combout  & \p1|green~18_combout )))) # (!\p1|Equal5~0_combout  & (((\p1|Equal5~6_combout  & \p1|green~18_combout )))), GLOBAL(\clk~combout ), VCC, , \p1|green~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\p1|Equal5~0_combout ),
	.datab(P[2]),
	.datac(\p1|Equal5~6_combout ),
	.datad(\p1|green~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p1|green~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\p1|green [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1|green[7] .lut_mask = "f888";
defparam \p1|green[7] .operation_mode = "normal";
defparam \p1|green[7] .output_mode = "reg_only";
defparam \p1|green[7] .register_cascade_mode = "off";
defparam \p1|green[7] .sum_lutc_input = "datac";
defparam \p1|green[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \s1|tem[0] (
// Equation(s):
// \s1|tem [0] = DFFEAS(((!\s1|tem [0] & ((\sw~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\s1|tem [0]),
	.datac(vcc),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|tem [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|tem[0] .lut_mask = "3300";
defparam \s1|tem[0] .operation_mode = "normal";
defparam \s1|tem[0] .output_mode = "reg_only";
defparam \s1|tem[0] .register_cascade_mode = "off";
defparam \s1|tem[0] .sum_lutc_input = "datac";
defparam \s1|tem[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \s1|tem[1] (
// Equation(s):
// \s1|tem [1] = DFFEAS((\s1|tem [1] $ ((\s1|tem [0]))), GLOBAL(\clk~combout ), VCC, , , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\s1|tem [1]),
	.datac(\s1|tem [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|tem [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|tem[1] .lut_mask = "3c3c";
defparam \s1|tem[1] .operation_mode = "normal";
defparam \s1|tem[1] .output_mode = "reg_only";
defparam \s1|tem[1] .register_cascade_mode = "off";
defparam \s1|tem[1] .sum_lutc_input = "datac";
defparam \s1|tem[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \s1|tem[2] (
// Equation(s):
// \s1|tem [2] = DFFEAS(\s1|tem [2] $ (((\s1|tem [1] & ((\s1|tem [0]))))), GLOBAL(\clk~combout ), VCC, , , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(vcc),
	.datad(\s1|tem [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|tem [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|tem[2] .lut_mask = "66cc";
defparam \s1|tem[2] .operation_mode = "normal";
defparam \s1|tem[2] .output_mode = "reg_only";
defparam \s1|tem[2] .register_cascade_mode = "off";
defparam \s1|tem[2] .sum_lutc_input = "datac";
defparam \s1|tem[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \s1|segled[0]~39 (
// Equation(s):
// \s1|segled[0]~39_combout  = \s1|tem [2] $ ((((\s1|tem [1]))))

	.clk(gnd),
	.dataa(\s1|tem [2]),
	.datab(vcc),
	.datac(\s1|tem [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~39 .lut_mask = "5a5a";
defparam \s1|segled[0]~39 .operation_mode = "normal";
defparam \s1|segled[0]~39 .output_mode = "comb_only";
defparam \s1|segled[0]~39 .register_cascade_mode = "off";
defparam \s1|segled[0]~39 .sum_lutc_input = "datac";
defparam \s1|segled[0]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \s1|segled~32 (
// Equation(s):
// \s1|segled~32_combout  = ((D[1]) # (D[2] $ (D[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(D[1]),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~32 .lut_mask = "cffc";
defparam \s1|segled~32 .operation_mode = "normal";
defparam \s1|segled~32 .output_mode = "comb_only";
defparam \s1|segled~32 .register_cascade_mode = "off";
defparam \s1|segled~32 .sum_lutc_input = "datac";
defparam \s1|segled~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\ft1|Time [3]))
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\ft1|Time [3])))
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY(((\ft1|Time [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\ft1|Time [4] $ ((!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\ft1|Time [4] & !\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((!\ft1|Time [4] & !\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\ft1|Time [5] $ ((!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\ft1|Time [5] & !\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((\ft1|Time [5] & !\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = (Tem[3])
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((Tem[3]))
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY((Tem[3]))

	.clk(gnd),
	.dataa(Tem[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "aaaa";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (Tem[4] $ ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((Tem[4] & !\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((Tem[4] & !\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "3c0c";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (Tem[5] $ ((!\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((Tem[5] & !\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((Tem[5] & !\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \s1|segled[0]~30 (
// Equation(s):
// \s1|segled[0]~30_combout  = ((\s1|tem [1] & ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))) # (!\s1|tem [1] & (\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|tem [1]),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~30 .lut_mask = "fc30";
defparam \s1|segled[0]~30 .operation_mode = "normal";
defparam \s1|segled[0]~30 .output_mode = "comb_only";
defparam \s1|segled[0]~30 .register_cascade_mode = "off";
defparam \s1|segled[0]~30 .sum_lutc_input = "datac";
defparam \s1|segled[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[17]~5_combout  = ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = "cc00";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~5 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~5 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~5 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[17]~4_combout  = (((!Tem[4] & !\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Tem[4]),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = "000f";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~4 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~4 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~4 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[17]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  = (((!\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = "0f00";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~9 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~9 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~9 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~9 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  = ((Tem[3] & ((!\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[3]),
	.datac(vcc),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = "00cc";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~8 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~8 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~8 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~8 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[16]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aa55";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29  = CARRY(((\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\s1|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & 
// (!\s1|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ))))
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datab(\s1|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  $ (((!\s1|Div0|auto_generated|divider|divider|StageOut[17]~5_combout  & 
// (!\s1|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  & ((\s1|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ) # 
// (\s1|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  & ((\s1|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ) # 
// (\s1|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ))))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datab(\s1|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = (((Tem[5] & !\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Tem[5]),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "00f0";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "cc00";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\s1|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  = (((\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = "f000";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~3 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~3 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~3 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~3 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[23]~2 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  = (!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (!Tem[4]))))

	.clk(gnd),
	.dataa(Tem[4]),
	.datab(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~2 .lut_mask = "0d01";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~2 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~2 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~2 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~2 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[23]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = (!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (Tem[3]))))

	.clk(gnd),
	.dataa(Tem[3]),
	.datab(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = "030a";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~6 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~6 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~6 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[22]~7_combout  = (((\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  & \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = "f000";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~7 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~7 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~7 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~7 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[22]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  = (((!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = "000f";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~10 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~10 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~10 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~10 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  = (((\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = "f000";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~11 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~11 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~11 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~11 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[21]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[20]~13 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[20]~13_combout  = (((Tem[1] & \s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Tem[1]),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~13 .lut_mask = "f000";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~13 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~13 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~13 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~13 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \s1|Div0|auto_generated|divider|divider|StageOut[20]~12 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|StageOut[20]~12_combout  = (((!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & Tem[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(Tem[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~12 .lut_mask = "0f00";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~12 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~12 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~12 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~12 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|StageOut[20]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\s1|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\s1|Div0|auto_generated|divider|divider|StageOut[20]~12_combout )))
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26  = CARRY((\s1|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\s1|Div0|auto_generated|divider|divider|StageOut[20]~12_combout )))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.datab(\s1|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(\s1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0  = CARRY((!\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  & ((\s1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ) # 
// (\s1|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ))))
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28  = CARRY((!\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  & ((\s1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ) # 
// (\s1|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ))))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datab(\s1|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .output_mode = "none";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 )))
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29  = CARRY((!\s1|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\s1|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  & 
// !\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\s1|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datab(\s1|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[17]~5_combout  = (((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = "f000";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~5 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~5 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~5 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[17]~4_combout  = (((\ft1|Time [4] & !\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ft1|Time [4]),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = "00f0";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~4 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~4 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~4 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[17]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[16]~9_combout  = (!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & (((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = "5500";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~9 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~9 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~9 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~9 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout  = ((\ft1|Time [3] & ((!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [3]),
	.datac(vcc),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = "00cc";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~8 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~8 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~8 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~8 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[16]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\ft1|Time [2]))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\ft1|Time [2])))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((\ft1|Time [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29  = CARRY(((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\s1|Div1|auto_generated|divider|divider|StageOut[16]~9_combout  & 
// (!\s1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ))))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[16]~9_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[16]~9_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datab(\s1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  $ (((!\s1|Div1|auto_generated|divider|divider|StageOut[17]~5_combout  & 
// (!\s1|Div1|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  & ((\s1|Div1|auto_generated|divider|divider|StageOut[17]~5_combout ) # 
// (\s1|Div1|auto_generated|divider|divider|StageOut[17]~4_combout ))))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  & ((\s1|Div1|auto_generated|divider|divider|StageOut[17]~5_combout ) # 
// (\s1|Div1|auto_generated|divider|divider|StageOut[17]~4_combout ))))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datab(\s1|Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = (((\ft1|Time [5] & !\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ft1|Time [5]),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "00f0";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = ((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "cc00";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\s1|Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[23]~3_combout  = ((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  & ((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = "cc00";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~3 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~3 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~3 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~3 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[23]~2 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[23]~2_combout  = (!\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\ft1|Time [4]))))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\ft1|Time [4]),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~2 .lut_mask = "00e4";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~2 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~2 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~2 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~2 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[23]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout  = (!\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\ft1|Time [3]))))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\ft1|Time [3]),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = "004e";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~6 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~6 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~6 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[22]~7_combout  = (((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  & \s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = "f000";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~7 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~7 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~7 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~7 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[22]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[21]~11_combout  = (((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = "00f0";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~11 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~11 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~11 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~11 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[21]~10_combout  = (((!\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \ft1|Time [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\ft1|Time [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = "0f00";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~10 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~10 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~10 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~10 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[21]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[20]~13 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[20]~13_combout  = (\ft1|Time [1] & (((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\ft1|Time [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~13 .lut_mask = "aa00";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~13 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~13 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~13 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~13 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell \s1|Div1|auto_generated|divider|divider|StageOut[20]~12 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|StageOut[20]~12_combout  = (\ft1|Time [1] & (((!\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\ft1|Time [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~12 .lut_mask = "00aa";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~12 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~12 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~12 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~12 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|StageOut[20]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\s1|Div1|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\s1|Div1|auto_generated|divider|divider|StageOut[20]~12_combout )))
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26  = CARRY((\s1|Div1|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\s1|Div1|auto_generated|divider|divider|StageOut[20]~12_combout )))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.datab(\s1|Div1|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[21]~11_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[21]~10_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[21]~11_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[21]~10_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datab(\s1|Div1|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0  = CARRY((!\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  & ((\s1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ) # 
// (\s1|Div1|auto_generated|divider|divider|StageOut[22]~7_combout ))))
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28  = CARRY((!\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  & ((\s1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ) # 
// (\s1|Div1|auto_generated|divider|divider|StageOut[22]~7_combout ))))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datab(\s1|Div1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .output_mode = "none";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[23]~2_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 )))
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29  = CARRY((!\s1|Div1|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\s1|Div1|auto_generated|divider|divider|StageOut[23]~2_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datab(\s1|Div1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \s1|segled[0]~29 (
// Equation(s):
// \s1|segled[0]~29_combout  = (\s1|tem [1] & (((\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))) # (!\s1|tem [1] & (((\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(vcc),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~29 .lut_mask = "f5a0";
defparam \s1|segled[0]~29 .operation_mode = "normal";
defparam \s1|segled[0]~29 .output_mode = "comb_only";
defparam \s1|segled[0]~29 .register_cascade_mode = "off";
defparam \s1|segled[0]~29 .sum_lutc_input = "datac";
defparam \s1|segled[0]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \s1|segled[0]~28 (
// Equation(s):
// \s1|segled[0]~28_combout  = ((\s1|tem [1] & (\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )) # (!\s1|tem [1] & ((\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|tem [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~28 .lut_mask = "ccf0";
defparam \s1|segled[0]~28 .operation_mode = "normal";
defparam \s1|segled[0]~28 .output_mode = "comb_only";
defparam \s1|segled[0]~28 .register_cascade_mode = "off";
defparam \s1|segled[0]~28 .sum_lutc_input = "datac";
defparam \s1|segled[0]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \s1|segled~31 (
// Equation(s):
// \s1|segled~31_combout  = ((\s1|segled[0]~28_combout ) # (\s1|segled[0]~30_combout  $ (!\s1|segled[0]~29_combout )))

	.clk(gnd),
	.dataa(\s1|segled[0]~30_combout ),
	.datab(vcc),
	.datac(\s1|segled[0]~29_combout ),
	.datad(\s1|segled[0]~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~31 .lut_mask = "ffa5";
defparam \s1|segled~31 .operation_mode = "normal";
defparam \s1|segled~31 .output_mode = "comb_only";
defparam \s1|segled~31 .register_cascade_mode = "off";
defparam \s1|segled~31 .sum_lutc_input = "datac";
defparam \s1|segled~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \s1|segled~33 (
// Equation(s):
// \s1|segled~33_combout  = (\s1|tem [1] & (((!\s1|tem [2] & \s1|segled~31_combout )))) # (!\s1|tem [1] & ((\s1|tem [2] & ((\s1|segled~31_combout ))) # (!\s1|tem [2] & (\s1|segled~32_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(\s1|segled~32_combout ),
	.datac(\s1|tem [2]),
	.datad(\s1|segled~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~33 .lut_mask = "5e04";
defparam \s1|segled~33 .operation_mode = "normal";
defparam \s1|segled~33 .output_mode = "comb_only";
defparam \s1|segled~33 .register_cascade_mode = "off";
defparam \s1|segled~33 .sum_lutc_input = "datac";
defparam \s1|segled~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \s1|segled[0]~36 (
// Equation(s):
// \s1|segled[0]~36_combout  = (\s1|tem [1] & (Tem[0])) # (!\s1|tem [1] & (((\ft1|Time [0]))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(Tem[0]),
	.datac(\ft1|Time [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~36 .lut_mask = "d8d8";
defparam \s1|segled[0]~36 .operation_mode = "normal";
defparam \s1|segled[0]~36 .output_mode = "comb_only";
defparam \s1|segled[0]~36 .register_cascade_mode = "off";
defparam \s1|segled[0]~36 .sum_lutc_input = "datac";
defparam \s1|segled[0]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((Tem[3]))
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((Tem[3])))
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((Tem[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY(((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (Tem[4] $ ((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((Tem[4] & !\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY(((Tem[4] & !\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "3c0c";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (Tem[5] $ ((!\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((Tem[5] & !\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27  = CARRY(((Tem[5] & !\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  = ((Tem[5] & ((!\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[5]),
	.datac(vcc),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = "00cc";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12 .lut_mask = "f000";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[18]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout  = (((!Tem[4] & !\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Tem[4]),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = "000f";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14 .lut_mask = "f000";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[17]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  = (((!\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = "0f00";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout  = (((Tem[3] & !\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Tem[3]),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = "00f0";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_31  = CARRY((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  $ (((!\s1|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  & 
// (!\s1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ))))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\s1|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout  & 
// (!\s1|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\s1|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ) # 
// (\s1|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  & ((\s1|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ) # 
// (\s1|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_34  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 )))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_34 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = "f000";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout  = (((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & !\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .lut_mask = "000f";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[21]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((Tem[1]))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((Tem[1])))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((Tem[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY((\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\s1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & 
// (!\s1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ))))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout  = (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (!Tem[4]))))

	.clk(gnd),
	.dataa(Tem[4]),
	.datab(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9 .lut_mask = "00d1";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10 .lut_mask = "f000";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[23]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout  = (!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (Tem[3]))))

	.clk(gnd),
	.dataa(Tem[3]),
	.datab(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = "002e";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout  = (((\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1 .lut_mask = "f000";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[22]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout  & 
// (!\s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout ) # 
// (\s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32  = CARRY((!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  & ((\s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout ) # 
// (\s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 )))
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33  = CARRY((!\s1|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout  & (!\s1|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// !\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 )))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout  = (\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )))) # 
// (!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] $ (((!\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4 .lut_mask = "cac5";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[27]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = ((\ft1|Time [3]))
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY(((\ft1|Time [3])))
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\ft1|Time [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "cccc";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY(((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \ft1|Time [4] $ ((((!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!\ft1|Time [4] & ((!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY((!\ft1|Time [4] & ((!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\ft1|Time [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a505";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\ft1|Time [5] $ ((!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\ft1|Time [5] & !\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27  = CARRY(((\ft1|Time [5] & !\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11_combout  = (((\ft1|Time [5] & !\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ft1|Time [5]),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = "00f0";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12 .lut_mask = "f000";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[18]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13_combout  = (\ft1|Time [4] & (((!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\ft1|Time [4]),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = "0a0a";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14 .lut_mask = "f000";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[17]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & !\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = "00f0";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7_combout  = (\ft1|Time [3] & (((!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\ft1|Time [3]),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = "0a0a";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[16]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\ft1|Time [2]))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\ft1|Time [2])))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\ft1|Time [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY(((\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY(((\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  $ (((!\s1|Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// (!\s1|Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[16]~7_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[16]~7_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\s1|Mod1|auto_generated|divider|divider|StageOut[17]~13_combout  & 
// (!\s1|Mod1|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((!\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\s1|Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ) # 
// (\s1|Mod1|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32  = CARRY((!\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & ((\s1|Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ) # 
// (\s1|Mod1|auto_generated|divider|divider|StageOut[17]~14_combout ))))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[18]~11_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[18]~12_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[18]~11_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[18]~12_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout  = ((\ft1|Time [2] & ((!\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [2]),
	.datac(vcc),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = "00cc";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout  = (((!\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = "0f00";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[21]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((\ft1|Time [1]))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((\ft1|Time [1])))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((\ft1|Time [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ft1|Time [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY(((\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout  & 
// (!\s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9_combout  = (!\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\ft1|Time [4]))))

	.clk(gnd),
	.dataa(\ft1|Time [4]),
	.datab(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9 .lut_mask = "0c0a";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10 .lut_mask = "f000";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[23]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout  = (((\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1 .lut_mask = "f000";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout  = (!\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])) # (!\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\ft1|Time [3])))))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datab(\ft1|Time [3]),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = "050c";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[22]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout  & 
// (!\s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((!\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ) # 
// (\s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ))))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32  = CARRY((!\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31  & ((\s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ) # 
// (\s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ))))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[23]~9_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 )))
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33  = CARRY((!\s1|Mod1|auto_generated|divider|divider|StageOut[23]~9_combout  & (!\s1|Mod1|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// !\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 )))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout  = (\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )))) # 
// (!\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout ) # ((\s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ))))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datac(\s1|Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6 .lut_mask = "ccfa";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[27]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \s1|segled[0]~37 (
// Equation(s):
// \s1|segled[0]~37_combout  = ((\s1|tem [1] & (\s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout )) # (!\s1|tem [1] & ((\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|tem [1]),
	.datac(\s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~37 .lut_mask = "f3c0";
defparam \s1|segled[0]~37 .operation_mode = "normal";
defparam \s1|segled[0]~37 .output_mode = "comb_only";
defparam \s1|segled[0]~37 .register_cascade_mode = "off";
defparam \s1|segled[0]~37 .sum_lutc_input = "datac";
defparam \s1|segled[0]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout  = (\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))) # 
// (!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout ) # ((\s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3 .lut_mask = "fe0e";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout  = (\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))) # 
// (!\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ) # ((\s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ))))

	.clk(gnd),
	.dataa(\s1|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3 .lut_mask = "fe0e";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[28]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \s1|segled[0]~35 (
// Equation(s):
// \s1|segled[0]~35_combout  = (\s1|tem [1] & (((\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout )))) # (!\s1|tem [1] & (((\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~35 .lut_mask = "f5a0";
defparam \s1|segled[0]~35 .operation_mode = "normal";
defparam \s1|segled[0]~35 .output_mode = "comb_only";
defparam \s1|segled[0]~35 .register_cascade_mode = "off";
defparam \s1|segled[0]~35 .sum_lutc_input = "datac";
defparam \s1|segled[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0 (
// Equation(s):
// \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout  = ((\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (!\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella [1])) # 
// (!\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\ft1|Time [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datac(\s1|Mod1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\ft1|Time [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0 .lut_mask = "3f30";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0 .operation_mode = "normal";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0 .output_mode = "comb_only";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0 .register_cascade_mode = "off";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0 .sum_lutc_input = "datac";
defparam \s1|Mod1|auto_generated|divider|divider|StageOut[26]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0 (
// Equation(s):
// \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  = ((\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]))) # 
// (!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (Tem[1])))

	.clk(gnd),
	.dataa(Tem[1]),
	.datab(vcc),
	.datac(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0 .lut_mask = "0faa";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0 .operation_mode = "normal";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0 .output_mode = "comb_only";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0 .register_cascade_mode = "off";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0 .sum_lutc_input = "datac";
defparam \s1|Mod0|auto_generated|divider|divider|StageOut[26]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \s1|segled[0]~34 (
// Equation(s):
// \s1|segled[0]~34_combout  = ((\s1|tem [1] & ((\s1|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ))) # (!\s1|tem [1] & (\s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|tem [1]),
	.datac(\s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~34 .lut_mask = "fc30";
defparam \s1|segled[0]~34 .operation_mode = "normal";
defparam \s1|segled[0]~34 .output_mode = "comb_only";
defparam \s1|segled[0]~34 .register_cascade_mode = "off";
defparam \s1|segled[0]~34 .sum_lutc_input = "datac";
defparam \s1|segled[0]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \s1|segled~38 (
// Equation(s):
// \s1|segled~38_combout  = (\s1|segled[0]~35_combout ) # ((\s1|segled[0]~34_combout ) # (\s1|segled[0]~36_combout  $ (!\s1|segled[0]~37_combout )))

	.clk(gnd),
	.dataa(\s1|segled[0]~36_combout ),
	.datab(\s1|segled[0]~37_combout ),
	.datac(\s1|segled[0]~35_combout ),
	.datad(\s1|segled[0]~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~38 .lut_mask = "fff9";
defparam \s1|segled~38 .operation_mode = "normal";
defparam \s1|segled~38 .output_mode = "comb_only";
defparam \s1|segled~38 .register_cascade_mode = "off";
defparam \s1|segled~38 .sum_lutc_input = "datac";
defparam \s1|segled~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \s1|segled[0]~40 (
// Equation(s):
// \s1|segled[0]~40_combout  = (\s1|tem [0] & (\sw~combout  & (\s1|tem [1] $ (\s1|tem [2]))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [0]),
	.datac(\s1|tem [2]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~40 .lut_mask = "4800";
defparam \s1|segled[0]~40 .operation_mode = "normal";
defparam \s1|segled[0]~40 .output_mode = "comb_only";
defparam \s1|segled[0]~40 .register_cascade_mode = "off";
defparam \s1|segled[0]~40 .sum_lutc_input = "datac";
defparam \s1|segled[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \s1|segled[0]~41 (
// Equation(s):
// \s1|segled[0]~41_combout  = (((!\s1|segled[0]~34_combout  & !\s1|segled[0]~37_combout )) # (!\s1|segled[0]~35_combout )) # (!\s1|segled[0]~40_combout )

	.clk(gnd),
	.dataa(\s1|segled[0]~40_combout ),
	.datab(\s1|segled[0]~34_combout ),
	.datac(\s1|segled[0]~37_combout ),
	.datad(\s1|segled[0]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled[0]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0]~41 .lut_mask = "57ff";
defparam \s1|segled[0]~41 .operation_mode = "normal";
defparam \s1|segled[0]~41 .output_mode = "comb_only";
defparam \s1|segled[0]~41 .register_cascade_mode = "off";
defparam \s1|segled[0]~41 .sum_lutc_input = "datac";
defparam \s1|segled[0]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \s1|segled[0] (
// Equation(s):
// \s1|segled [0] = DFFEAS((\s1|tem [0] & (\s1|segled[0]~39_combout  & ((\s1|segled~38_combout )))) # (!\s1|tem [0] & (((\s1|segled~33_combout )))), GLOBAL(\clk~combout ), VCC, , \s1|segled[0]~41_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [0]),
	.datab(\s1|segled[0]~39_combout ),
	.datac(\s1|segled~33_combout ),
	.datad(\s1|segled~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\s1|segled[0]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[0] .lut_mask = "d850";
defparam \s1|segled[0] .operation_mode = "normal";
defparam \s1|segled[0] .output_mode = "reg_only";
defparam \s1|segled[0] .register_cascade_mode = "off";
defparam \s1|segled[0] .sum_lutc_input = "datac";
defparam \s1|segled[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \s1|segled~43 (
// Equation(s):
// \s1|segled~43_combout  = ((D[1] $ (D[0])) # (!D[2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(D[1]),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~43 .lut_mask = "3fcf";
defparam \s1|segled~43 .operation_mode = "normal";
defparam \s1|segled~43 .output_mode = "comb_only";
defparam \s1|segled~43 .register_cascade_mode = "off";
defparam \s1|segled~43 .sum_lutc_input = "datac";
defparam \s1|segled~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \s1|segled~42 (
// Equation(s):
// \s1|segled~42_combout  = ((\s1|segled[0]~29_combout  $ (!\s1|segled[0]~28_combout ))) # (!\s1|segled[0]~30_combout )

	.clk(gnd),
	.dataa(\s1|segled[0]~30_combout ),
	.datab(vcc),
	.datac(\s1|segled[0]~29_combout ),
	.datad(\s1|segled[0]~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~42 .lut_mask = "f55f";
defparam \s1|segled~42 .operation_mode = "normal";
defparam \s1|segled~42 .output_mode = "comb_only";
defparam \s1|segled~42 .register_cascade_mode = "off";
defparam \s1|segled~42 .sum_lutc_input = "datac";
defparam \s1|segled~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \s1|segled~44 (
// Equation(s):
// \s1|segled~44_combout  = (\s1|tem [1] & (!\s1|tem [2] & ((\s1|segled~42_combout )))) # (!\s1|tem [1] & ((\s1|tem [2] & ((\s1|segled~42_combout ))) # (!\s1|tem [2] & (\s1|segled~43_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|segled~43_combout ),
	.datad(\s1|segled~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~44 .lut_mask = "7610";
defparam \s1|segled~44 .operation_mode = "normal";
defparam \s1|segled~44 .output_mode = "comb_only";
defparam \s1|segled~44 .register_cascade_mode = "off";
defparam \s1|segled~44 .sum_lutc_input = "datac";
defparam \s1|segled~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \s1|segled~45 (
// Equation(s):
// \s1|segled~45_combout  = ((\s1|segled[0]~35_combout ) # (\s1|segled[0]~36_combout  $ (!\s1|segled[0]~34_combout ))) # (!\s1|segled[0]~37_combout )

	.clk(gnd),
	.dataa(\s1|segled[0]~36_combout ),
	.datab(\s1|segled[0]~37_combout ),
	.datac(\s1|segled[0]~35_combout ),
	.datad(\s1|segled[0]~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~45 .lut_mask = "fbf7";
defparam \s1|segled~45 .operation_mode = "normal";
defparam \s1|segled~45 .output_mode = "comb_only";
defparam \s1|segled~45 .register_cascade_mode = "off";
defparam \s1|segled~45 .sum_lutc_input = "datac";
defparam \s1|segled~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \s1|segled[1] (
// Equation(s):
// \s1|segled [1] = DFFEAS((\s1|tem [0] & (\s1|segled[0]~39_combout  & ((\s1|segled~45_combout )))) # (!\s1|tem [0] & (((\s1|segled~44_combout )))), GLOBAL(\clk~combout ), VCC, , \s1|segled[0]~41_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [0]),
	.datab(\s1|segled[0]~39_combout ),
	.datac(\s1|segled~44_combout ),
	.datad(\s1|segled~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\s1|segled[0]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[1] .lut_mask = "d850";
defparam \s1|segled[1] .operation_mode = "normal";
defparam \s1|segled[1] .output_mode = "reg_only";
defparam \s1|segled[1] .register_cascade_mode = "off";
defparam \s1|segled[1] .sum_lutc_input = "datac";
defparam \s1|segled[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \s1|segled~56 (
// Equation(s):
// \s1|segled~56_combout  = ((\s1|tem [1] & (\s1|segled [2] & \s1|tem [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|tem [1]),
	.datac(\s1|segled [2]),
	.datad(\s1|tem [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~56 .lut_mask = "c000";
defparam \s1|segled~56 .operation_mode = "normal";
defparam \s1|segled~56 .output_mode = "comb_only";
defparam \s1|segled~56 .register_cascade_mode = "off";
defparam \s1|segled~56 .sum_lutc_input = "datac";
defparam \s1|segled~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \s1|segled~53 (
// Equation(s):
// \s1|segled~53_combout  = (!\s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout  & ((\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1])) # 
// (!\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((!Tem[1])))))

	.clk(gnd),
	.dataa(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datab(Tem[1]),
	.datac(\s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~53 .lut_mask = "0a03";
defparam \s1|segled~53 .operation_mode = "normal";
defparam \s1|segled~53 .output_mode = "comb_only";
defparam \s1|segled~53 .register_cascade_mode = "off";
defparam \s1|segled~53 .sum_lutc_input = "datac";
defparam \s1|segled~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \s1|segled~54 (
// Equation(s):
// \s1|segled~54_combout  = ((!\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout  & ((Tem[0]) # (\s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(Tem[0]),
	.datac(\s1|Mod0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~54 .lut_mask = "00fc";
defparam \s1|segled~54 .operation_mode = "normal";
defparam \s1|segled~54 .output_mode = "comb_only";
defparam \s1|segled~54 .register_cascade_mode = "off";
defparam \s1|segled~54 .sum_lutc_input = "datac";
defparam \s1|segled~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \s1|segled~55 (
// Equation(s):
// \s1|segled~55_combout  = (\s1|tem [0] & (\s1|tem [1] & ((\s1|segled~53_combout ) # (\s1|segled~54_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [0]),
	.datab(\s1|tem [1]),
	.datac(\s1|segled~53_combout ),
	.datad(\s1|segled~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~55 .lut_mask = "8880";
defparam \s1|segled~55 .operation_mode = "normal";
defparam \s1|segled~55 .output_mode = "comb_only";
defparam \s1|segled~55 .register_cascade_mode = "off";
defparam \s1|segled~55 .sum_lutc_input = "datac";
defparam \s1|segled~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \s1|segled~50 (
// Equation(s):
// \s1|segled~50_combout  = (((\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ) # (\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )) # 
// (!\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\s1|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~50 .lut_mask = "fff3";
defparam \s1|segled~50 .operation_mode = "normal";
defparam \s1|segled~50 .output_mode = "comb_only";
defparam \s1|segled~50 .register_cascade_mode = "off";
defparam \s1|segled~50 .sum_lutc_input = "datac";
defparam \s1|segled~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \s1|segled~52 (
// Equation(s):
// \s1|segled~52_combout  = (!\s1|tem [0] & ((\s1|tem [1] & ((\s1|segled~50_combout ))) # (!\s1|tem [1] & (!\s1|segled~51 ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [0]),
	.datac(\s1|segled~51 ),
	.datad(\s1|segled~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~52 .lut_mask = "2301";
defparam \s1|segled~52 .operation_mode = "normal";
defparam \s1|segled~52 .output_mode = "comb_only";
defparam \s1|segled~52 .register_cascade_mode = "off";
defparam \s1|segled~52 .sum_lutc_input = "datac";
defparam \s1|segled~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \s1|segled~57 (
// Equation(s):
// \s1|segled~57_combout  = (\s1|segled~55_combout ) # ((\s1|segled~52_combout ) # ((\s1|segled~56_combout  & \s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout )))

	.clk(gnd),
	.dataa(\s1|segled~56_combout ),
	.datab(\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.datac(\s1|segled~55_combout ),
	.datad(\s1|segled~52_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~57 .lut_mask = "fff8";
defparam \s1|segled~57 .operation_mode = "normal";
defparam \s1|segled~57 .output_mode = "comb_only";
defparam \s1|segled~57 .register_cascade_mode = "off";
defparam \s1|segled~57 .sum_lutc_input = "datac";
defparam \s1|segled~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \s1|segled~48 (
// Equation(s):
// \s1|segled~48_combout  = (\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout  & (\s1|segled [2] $ (((\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ))))) # (!\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout  & 
// (((\ft1|Time [0] & !\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ))))

	.clk(gnd),
	.dataa(\s1|segled [2]),
	.datab(\ft1|Time [0]),
	.datac(\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~48 .lut_mask = "50ac";
defparam \s1|segled~48 .operation_mode = "normal";
defparam \s1|segled~48 .output_mode = "comb_only";
defparam \s1|segled~48 .register_cascade_mode = "off";
defparam \s1|segled~48 .sum_lutc_input = "datac";
defparam \s1|segled~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \s1|segled~46 (
// Equation(s):
// \s1|segled~46_combout  = ((!\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// !\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\s1|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\s1|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~46 .lut_mask = "0030";
defparam \s1|segled~46 .operation_mode = "normal";
defparam \s1|segled~46 .output_mode = "comb_only";
defparam \s1|segled~46 .register_cascade_mode = "off";
defparam \s1|segled~46 .sum_lutc_input = "datac";
defparam \s1|segled~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \s1|segled~47 (
// Equation(s):
// \s1|segled~47_combout  = ((\s1|tem [0] & ((\s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout ))) # (!\s1|tem [0] & (\s1|segled~46_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|tem [0]),
	.datac(\s1|segled~46_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~47 .lut_mask = "fc30";
defparam \s1|segled~47 .operation_mode = "normal";
defparam \s1|segled~47 .output_mode = "comb_only";
defparam \s1|segled~47 .register_cascade_mode = "off";
defparam \s1|segled~47 .sum_lutc_input = "datac";
defparam \s1|segled~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \s1|segled~49 (
// Equation(s):
// \s1|segled~49_combout  = (\s1|tem [0] & ((\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout  & (!\s1|segled~48_combout )) # (!\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout  & ((\s1|segled~48_combout ) # 
// (!\s1|segled~47_combout ))))) # (!\s1|tem [0] & (((!\s1|segled~47_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [0]),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datac(\s1|segled~48_combout ),
	.datad(\s1|segled~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~49 .lut_mask = "287f";
defparam \s1|segled~49 .operation_mode = "normal";
defparam \s1|segled~49 .output_mode = "comb_only";
defparam \s1|segled~49 .register_cascade_mode = "off";
defparam \s1|segled~49 .sum_lutc_input = "datac";
defparam \s1|segled~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \s1|segled[2] (
// Equation(s):
// \s1|segled [2] = DFFEAS((\s1|tem [2] & (!\s1|tem [1] & ((\s1|segled~49_combout )))) # (!\s1|tem [2] & (((\s1|segled~57_combout )))), GLOBAL(\clk~combout ), VCC, , , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [2]),
	.datab(\s1|tem [1]),
	.datac(\s1|segled~57_combout ),
	.datad(\s1|segled~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[2] .lut_mask = "7250";
defparam \s1|segled[2] .operation_mode = "normal";
defparam \s1|segled[2] .output_mode = "reg_only";
defparam \s1|segled[2] .register_cascade_mode = "off";
defparam \s1|segled[2] .sum_lutc_input = "datac";
defparam \s1|segled[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \s1|segled~61 (
// Equation(s):
// \s1|segled~61_combout  = (\s1|segled[0]~35_combout ) # ((\s1|segled[0]~34_combout  & ((!\s1|segled[0]~37_combout ) # (!\s1|segled[0]~36_combout ))) # (!\s1|segled[0]~34_combout  & (\s1|segled[0]~36_combout  $ (!\s1|segled[0]~37_combout ))))

	.clk(gnd),
	.dataa(\s1|segled[0]~34_combout ),
	.datab(\s1|segled[0]~35_combout ),
	.datac(\s1|segled[0]~36_combout ),
	.datad(\s1|segled[0]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~61 .lut_mask = "deef";
defparam \s1|segled~61 .operation_mode = "normal";
defparam \s1|segled~61 .output_mode = "comb_only";
defparam \s1|segled~61 .register_cascade_mode = "off";
defparam \s1|segled~61 .sum_lutc_input = "datac";
defparam \s1|segled~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \s1|segled~59 (
// Equation(s):
// \s1|segled~59_combout  = (D[1] & (((D[0]) # (!D[2])))) # (!D[1] & ((D[2] $ (D[0]))))

	.clk(gnd),
	.dataa(D[1]),
	.datab(vcc),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~59 .lut_mask = "af5a";
defparam \s1|segled~59 .operation_mode = "normal";
defparam \s1|segled~59 .output_mode = "comb_only";
defparam \s1|segled~59 .register_cascade_mode = "off";
defparam \s1|segled~59 .sum_lutc_input = "datac";
defparam \s1|segled~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \s1|segled~58 (
// Equation(s):
// \s1|segled~58_combout  = ((\s1|segled[0]~30_combout  & (\s1|segled[0]~28_combout  $ (\s1|segled[0]~29_combout ))) # (!\s1|segled[0]~30_combout  & ((\s1|segled[0]~28_combout ) # (!\s1|segled[0]~29_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|segled[0]~30_combout ),
	.datac(\s1|segled[0]~28_combout ),
	.datad(\s1|segled[0]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~58 .lut_mask = "3cf3";
defparam \s1|segled~58 .operation_mode = "normal";
defparam \s1|segled~58 .output_mode = "comb_only";
defparam \s1|segled~58 .register_cascade_mode = "off";
defparam \s1|segled~58 .sum_lutc_input = "datac";
defparam \s1|segled~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \s1|segled~60 (
// Equation(s):
// \s1|segled~60_combout  = (\s1|tem [1] & (((!\s1|tem [2] & \s1|segled~58_combout )))) # (!\s1|tem [1] & ((\s1|tem [2] & ((\s1|segled~58_combout ))) # (!\s1|tem [2] & (\s1|segled~59_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(\s1|segled~59_combout ),
	.datac(\s1|tem [2]),
	.datad(\s1|segled~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~60 .lut_mask = "5e04";
defparam \s1|segled~60 .operation_mode = "normal";
defparam \s1|segled~60 .output_mode = "comb_only";
defparam \s1|segled~60 .register_cascade_mode = "off";
defparam \s1|segled~60 .sum_lutc_input = "datac";
defparam \s1|segled~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \s1|segled[3] (
// Equation(s):
// \s1|segled [3] = DFFEAS((\s1|tem [0] & (\s1|segled[0]~39_combout  & (\s1|segled~61_combout ))) # (!\s1|tem [0] & (((\s1|segled~60_combout )))), GLOBAL(\clk~combout ), VCC, , \s1|segled[0]~41_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|segled[0]~39_combout ),
	.datab(\s1|tem [0]),
	.datac(\s1|segled~61_combout ),
	.datad(\s1|segled~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\s1|segled[0]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[3] .lut_mask = "b380";
defparam \s1|segled[3] .operation_mode = "normal";
defparam \s1|segled[3] .output_mode = "reg_only";
defparam \s1|segled[3] .register_cascade_mode = "off";
defparam \s1|segled[3] .sum_lutc_input = "datac";
defparam \s1|segled[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \s1|segled~62 (
// Equation(s):
// \s1|segled~62_combout  = (\s1|tem [2]) # (((!D[1] & D[2])) # (!D[0]))

	.clk(gnd),
	.dataa(D[1]),
	.datab(\s1|tem [2]),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~62 .lut_mask = "dcff";
defparam \s1|segled~62 .operation_mode = "normal";
defparam \s1|segled~62 .output_mode = "comb_only";
defparam \s1|segled~62 .register_cascade_mode = "off";
defparam \s1|segled~62 .sum_lutc_input = "datac";
defparam \s1|segled~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \s1|segled~76 (
// Equation(s):
// \s1|segled~76_combout  = (!\s1|segled[0]~28_combout  & ((\s1|tem [1] & ((\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))) # (!\s1|tem [1] & (\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\s1|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\s1|tem [1]),
	.datac(\s1|segled[0]~28_combout ),
	.datad(\s1|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~76 .lut_mask = "0e02";
defparam \s1|segled~76 .operation_mode = "normal";
defparam \s1|segled~76 .output_mode = "comb_only";
defparam \s1|segled~76 .register_cascade_mode = "off";
defparam \s1|segled~76 .sum_lutc_input = "datac";
defparam \s1|segled~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \s1|segled~63 (
// Equation(s):
// \s1|segled~63_combout  = (\s1|segled[0]~39_combout  & (((\s1|segled~76_combout ) # (\s1|segled[0]~29_combout )))) # (!\s1|segled[0]~39_combout  & (\s1|segled~62_combout ))

	.clk(gnd),
	.dataa(\s1|segled[0]~39_combout ),
	.datab(\s1|segled~62_combout ),
	.datac(\s1|segled~76_combout ),
	.datad(\s1|segled[0]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~63 .lut_mask = "eee4";
defparam \s1|segled~63 .operation_mode = "normal";
defparam \s1|segled~63 .output_mode = "comb_only";
defparam \s1|segled~63 .register_cascade_mode = "off";
defparam \s1|segled~63 .sum_lutc_input = "datac";
defparam \s1|segled~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \s1|segled~64 (
// Equation(s):
// \s1|segled~64_combout  = (\s1|segled[0]~36_combout ) # ((\s1|segled[0]~37_combout  & (!\s1|segled[0]~34_combout  & !\s1|segled[0]~35_combout )))

	.clk(gnd),
	.dataa(\s1|segled[0]~37_combout ),
	.datab(\s1|segled[0]~36_combout ),
	.datac(\s1|segled[0]~34_combout ),
	.datad(\s1|segled[0]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~64 .lut_mask = "ccce";
defparam \s1|segled~64 .operation_mode = "normal";
defparam \s1|segled~64 .output_mode = "comb_only";
defparam \s1|segled~64 .register_cascade_mode = "off";
defparam \s1|segled~64 .sum_lutc_input = "datac";
defparam \s1|segled~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \s1|segled[4] (
// Equation(s):
// \s1|segled [4] = DFFEAS((\s1|tem [0] & (\s1|segled[0]~39_combout  & ((!\s1|segled~64_combout )))) # (!\s1|tem [0] & (((!\s1|segled~63_combout )))), GLOBAL(\clk~combout ), VCC, , \s1|segled[0]~41_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [0]),
	.datab(\s1|segled[0]~39_combout ),
	.datac(\s1|segled~63_combout ),
	.datad(\s1|segled~64_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\s1|segled[0]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[4] .lut_mask = "058d";
defparam \s1|segled[4] .operation_mode = "normal";
defparam \s1|segled[4] .output_mode = "reg_only";
defparam \s1|segled[4] .register_cascade_mode = "off";
defparam \s1|segled[4] .sum_lutc_input = "datac";
defparam \s1|segled[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \s1|segled~68 (
// Equation(s):
// \s1|segled~68_combout  = (\s1|segled[0]~35_combout ) # ((\s1|segled[0]~37_combout  & ((!\s1|segled[0]~34_combout ) # (!\s1|segled[0]~36_combout ))) # (!\s1|segled[0]~37_combout  & (!\s1|segled[0]~36_combout  & !\s1|segled[0]~34_combout )))

	.clk(gnd),
	.dataa(\s1|segled[0]~37_combout ),
	.datab(\s1|segled[0]~36_combout ),
	.datac(\s1|segled[0]~34_combout ),
	.datad(\s1|segled[0]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~68 .lut_mask = "ff2b";
defparam \s1|segled~68 .operation_mode = "normal";
defparam \s1|segled~68 .output_mode = "comb_only";
defparam \s1|segled~68 .register_cascade_mode = "off";
defparam \s1|segled~68 .sum_lutc_input = "datac";
defparam \s1|segled~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \s1|segled~66 (
// Equation(s):
// \s1|segled~66_combout  = (D[1] & (((D[2] & D[0])))) # (!D[1] & (((D[2]) # (D[0]))))

	.clk(gnd),
	.dataa(D[1]),
	.datab(vcc),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~66 .lut_mask = "f550";
defparam \s1|segled~66 .operation_mode = "normal";
defparam \s1|segled~66 .output_mode = "comb_only";
defparam \s1|segled~66 .register_cascade_mode = "off";
defparam \s1|segled~66 .sum_lutc_input = "datac";
defparam \s1|segled~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \s1|segled~65 (
// Equation(s):
// \s1|segled~65_combout  = ((\s1|segled[0]~30_combout  & ((!\s1|segled[0]~29_combout ) # (!\s1|segled[0]~28_combout ))) # (!\s1|segled[0]~30_combout  & (!\s1|segled[0]~28_combout  & !\s1|segled[0]~29_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|segled[0]~30_combout ),
	.datac(\s1|segled[0]~28_combout ),
	.datad(\s1|segled[0]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~65 .lut_mask = "0ccf";
defparam \s1|segled~65 .operation_mode = "normal";
defparam \s1|segled~65 .output_mode = "comb_only";
defparam \s1|segled~65 .register_cascade_mode = "off";
defparam \s1|segled~65 .sum_lutc_input = "datac";
defparam \s1|segled~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \s1|segled~67 (
// Equation(s):
// \s1|segled~67_combout  = (\s1|tem [1] & (((!\s1|tem [2] & \s1|segled~65_combout )))) # (!\s1|tem [1] & ((\s1|tem [2] & ((\s1|segled~65_combout ))) # (!\s1|tem [2] & (\s1|segled~66_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(\s1|segled~66_combout ),
	.datac(\s1|tem [2]),
	.datad(\s1|segled~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~67 .lut_mask = "5e04";
defparam \s1|segled~67 .operation_mode = "normal";
defparam \s1|segled~67 .output_mode = "comb_only";
defparam \s1|segled~67 .register_cascade_mode = "off";
defparam \s1|segled~67 .sum_lutc_input = "datac";
defparam \s1|segled~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \s1|segled[5] (
// Equation(s):
// \s1|segled [5] = DFFEAS((\s1|tem [0] & (\s1|segled[0]~39_combout  & (\s1|segled~68_combout ))) # (!\s1|tem [0] & (((\s1|segled~67_combout )))), GLOBAL(\clk~combout ), VCC, , \s1|segled[0]~41_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [0]),
	.datab(\s1|segled[0]~39_combout ),
	.datac(\s1|segled~68_combout ),
	.datad(\s1|segled~67_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\s1|segled[0]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[5] .lut_mask = "d580";
defparam \s1|segled[5] .operation_mode = "normal";
defparam \s1|segled[5] .output_mode = "reg_only";
defparam \s1|segled[5] .register_cascade_mode = "off";
defparam \s1|segled[5] .sum_lutc_input = "datac";
defparam \s1|segled[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \s1|segled~72 (
// Equation(s):
// \s1|segled~72_combout  = (\s1|segled[0]~35_combout ) # ((\s1|segled[0]~37_combout  & ((!\s1|segled[0]~36_combout ) # (!\s1|segled[0]~34_combout ))) # (!\s1|segled[0]~37_combout  & (\s1|segled[0]~34_combout )))

	.clk(gnd),
	.dataa(\s1|segled[0]~37_combout ),
	.datab(\s1|segled[0]~35_combout ),
	.datac(\s1|segled[0]~34_combout ),
	.datad(\s1|segled[0]~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~72 .lut_mask = "defe";
defparam \s1|segled~72 .operation_mode = "normal";
defparam \s1|segled~72 .output_mode = "comb_only";
defparam \s1|segled~72 .register_cascade_mode = "off";
defparam \s1|segled~72 .sum_lutc_input = "datac";
defparam \s1|segled~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \s1|segled~70 (
// Equation(s):
// \s1|segled~70_combout  = (D[1] & (((D[0]) # (!D[2])))) # (!D[1] & (((D[2]))))

	.clk(gnd),
	.dataa(D[1]),
	.datab(vcc),
	.datac(D[2]),
	.datad(D[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~70 .lut_mask = "fa5a";
defparam \s1|segled~70 .operation_mode = "normal";
defparam \s1|segled~70 .output_mode = "comb_only";
defparam \s1|segled~70 .register_cascade_mode = "off";
defparam \s1|segled~70 .sum_lutc_input = "datac";
defparam \s1|segled~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \s1|segled~69 (
// Equation(s):
// \s1|segled~69_combout  = ((\s1|segled[0]~30_combout  & ((!\s1|segled[0]~29_combout ) # (!\s1|segled[0]~28_combout ))) # (!\s1|segled[0]~30_combout  & (\s1|segled[0]~28_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|segled[0]~30_combout ),
	.datac(\s1|segled[0]~28_combout ),
	.datad(\s1|segled[0]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~69 .lut_mask = "3cfc";
defparam \s1|segled~69 .operation_mode = "normal";
defparam \s1|segled~69 .output_mode = "comb_only";
defparam \s1|segled~69 .register_cascade_mode = "off";
defparam \s1|segled~69 .sum_lutc_input = "datac";
defparam \s1|segled~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \s1|segled~71 (
// Equation(s):
// \s1|segled~71_combout  = (\s1|tem [1] & (((!\s1|tem [2] & \s1|segled~69_combout )))) # (!\s1|tem [1] & ((\s1|tem [2] & ((\s1|segled~69_combout ))) # (!\s1|tem [2] & (\s1|segled~70_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [1]),
	.datab(\s1|segled~70_combout ),
	.datac(\s1|tem [2]),
	.datad(\s1|segled~69_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~71 .lut_mask = "5e04";
defparam \s1|segled~71 .operation_mode = "normal";
defparam \s1|segled~71 .output_mode = "comb_only";
defparam \s1|segled~71 .register_cascade_mode = "off";
defparam \s1|segled~71 .sum_lutc_input = "datac";
defparam \s1|segled~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \s1|segled[6] (
// Equation(s):
// \s1|segled [6] = DFFEAS((\s1|tem [0] & (\s1|segled[0]~39_combout  & (\s1|segled~72_combout ))) # (!\s1|tem [0] & (((\s1|segled~71_combout )))), GLOBAL(\clk~combout ), VCC, , \s1|segled[0]~41_combout , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [0]),
	.datab(\s1|segled[0]~39_combout ),
	.datac(\s1|segled~72_combout ),
	.datad(\s1|segled~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(\s1|segled[0]~41_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[6] .lut_mask = "d580";
defparam \s1|segled[6] .operation_mode = "normal";
defparam \s1|segled[6] .output_mode = "reg_only";
defparam \s1|segled[6] .register_cascade_mode = "off";
defparam \s1|segled[6] .sum_lutc_input = "datac";
defparam \s1|segled[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \s1|segled~73 (
// Equation(s):
// \s1|segled~73_combout  = (((\s1|segled~53_combout ) # (!\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\s1|segled~53_combout ),
	.datad(\s1|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~73 .lut_mask = "f0ff";
defparam \s1|segled~73 .operation_mode = "normal";
defparam \s1|segled~73 .output_mode = "comb_only";
defparam \s1|segled~73 .register_cascade_mode = "off";
defparam \s1|segled~73 .sum_lutc_input = "datac";
defparam \s1|segled~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \s1|segled~77 (
// Equation(s):
// \s1|segled~77_combout  = (\s1|tem [0] & (\s1|segled [7] & ((\s1|tem [2]) # (!\s1|segled~73_combout ))))

	.clk(gnd),
	.dataa(\s1|tem [0]),
	.datab(\s1|tem [2]),
	.datac(\s1|segled [7]),
	.datad(\s1|segled~73_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~77 .lut_mask = "80a0";
defparam \s1|segled~77 .operation_mode = "normal";
defparam \s1|segled~77 .output_mode = "comb_only";
defparam \s1|segled~77 .register_cascade_mode = "off";
defparam \s1|segled~77 .sum_lutc_input = "datac";
defparam \s1|segled~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \s1|segled~74 (
// Equation(s):
// \s1|segled~74_combout  = (((!\s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout  & !\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout )) # (!\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\s1|Mod1|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datac(\s1|Mod1|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datad(\s1|Mod1|auto_generated|divider|divider|StageOut[28]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\s1|segled~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled~74 .lut_mask = "03ff";
defparam \s1|segled~74 .operation_mode = "normal";
defparam \s1|segled~74 .output_mode = "comb_only";
defparam \s1|segled~74 .register_cascade_mode = "off";
defparam \s1|segled~74 .sum_lutc_input = "datac";
defparam \s1|segled~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \s1|segled[7] (
// Equation(s):
// \s1|segled [7] = DFFEAS((\s1|segled~77_combout  & ((\s1|tem [1] & (!\s1|tem [2])) # (!\s1|tem [1] & (\s1|tem [2] & !\s1|segled~74_combout )))), GLOBAL(\clk~combout ), VCC, , , , , !\sw~combout , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|segled~77_combout ),
	.datad(\s1|segled~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\sw~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|segled [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|segled[7] .lut_mask = "2060";
defparam \s1|segled[7] .operation_mode = "normal";
defparam \s1|segled[7] .output_mode = "reg_only";
defparam \s1|segled[7] .register_cascade_mode = "off";
defparam \s1|segled[7] .sum_lutc_input = "datac";
defparam \s1|segled[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \s1|DSN[0] (
// Equation(s):
// \s1|DSN [0] = DFFEAS((\s1|tem [1] & (\s1|tem [2] & (\s1|tem [0] & \sw~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|tem [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[0] .lut_mask = "8000";
defparam \s1|DSN[0] .operation_mode = "normal";
defparam \s1|DSN[0] .output_mode = "reg_only";
defparam \s1|DSN[0] .register_cascade_mode = "off";
defparam \s1|DSN[0] .sum_lutc_input = "datac";
defparam \s1|DSN[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \s1|DSN[1] (
// Equation(s):
// \s1|DSN [1] = DFFEAS((\s1|tem [1] & (\s1|tem [2] & (!\s1|tem [0] & \sw~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|tem [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[1] .lut_mask = "0800";
defparam \s1|DSN[1] .operation_mode = "normal";
defparam \s1|DSN[1] .output_mode = "reg_only";
defparam \s1|DSN[1] .register_cascade_mode = "off";
defparam \s1|DSN[1] .sum_lutc_input = "datac";
defparam \s1|DSN[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \s1|DSN[2] (
// Equation(s):
// \s1|DSN [2] = DFFEAS((!\s1|tem [1] & (\s1|tem [2] & (\s1|tem [0] & \sw~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|tem [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[2] .lut_mask = "4000";
defparam \s1|DSN[2] .operation_mode = "normal";
defparam \s1|DSN[2] .output_mode = "reg_only";
defparam \s1|DSN[2] .register_cascade_mode = "off";
defparam \s1|DSN[2] .sum_lutc_input = "datac";
defparam \s1|DSN[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \s1|DSN[3] (
// Equation(s):
// \s1|DSN [3] = DFFEAS((!\s1|tem [1] & (\s1|tem [2] & (!\s1|tem [0] & \sw~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|tem [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[3] .lut_mask = "0400";
defparam \s1|DSN[3] .operation_mode = "normal";
defparam \s1|DSN[3] .output_mode = "reg_only";
defparam \s1|DSN[3] .register_cascade_mode = "off";
defparam \s1|DSN[3] .sum_lutc_input = "datac";
defparam \s1|DSN[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \s1|DSN[4] (
// Equation(s):
// \s1|DSN [4] = DFFEAS((\s1|tem [1] & (!\s1|tem [2] & (\s1|tem [0] & \sw~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|tem [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[4] .lut_mask = "2000";
defparam \s1|DSN[4] .operation_mode = "normal";
defparam \s1|DSN[4] .output_mode = "reg_only";
defparam \s1|DSN[4] .register_cascade_mode = "off";
defparam \s1|DSN[4] .sum_lutc_input = "datac";
defparam \s1|DSN[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \s1|DSN[5] (
// Equation(s):
// \s1|DSN [5] = DFFEAS((\s1|tem [1] & (!\s1|tem [2] & (!\s1|tem [0] & \sw~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\s1|tem [0]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[5] .lut_mask = "0200";
defparam \s1|DSN[5] .operation_mode = "normal";
defparam \s1|DSN[5] .output_mode = "reg_only";
defparam \s1|DSN[5] .register_cascade_mode = "off";
defparam \s1|DSN[5] .sum_lutc_input = "datac";
defparam \s1|DSN[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \s1|DSN[6] (
// Equation(s):
// \s1|DSN [6] = DFFEAS((!\s1|tem [1] & (!\s1|tem [2] & (\sw~combout  & \s1|tem [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [1]),
	.datab(\s1|tem [2]),
	.datac(\sw~combout ),
	.datad(\s1|tem [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[6] .lut_mask = "1000";
defparam \s1|DSN[6] .operation_mode = "normal";
defparam \s1|DSN[6] .output_mode = "reg_only";
defparam \s1|DSN[6] .register_cascade_mode = "off";
defparam \s1|DSN[6] .sum_lutc_input = "datac";
defparam \s1|DSN[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \s1|DSN[7] (
// Equation(s):
// \s1|DSN [7] = DFFEAS((!\s1|tem [2] & (!\s1|tem [0] & (!\s1|tem [1] & \sw~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\s1|tem [2]),
	.datab(\s1|tem [0]),
	.datac(\s1|tem [1]),
	.datad(\sw~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\s1|DSN [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \s1|DSN[7] .lut_mask = "0100";
defparam \s1|DSN[7] .operation_mode = "normal";
defparam \s1|DSN[7] .output_mode = "reg_only";
defparam \s1|DSN[7] .register_cascade_mode = "off";
defparam \s1|DSN[7] .sum_lutc_input = "datac";
defparam \s1|DSN[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \lcd1|cnt_20ms[0] (
// Equation(s):
// \lcd1|cnt_20ms [0] = DFFEAS((((!\lcd1|Equal1~1_combout ))) # (!\lcd1|cnt_20ms [0]), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|cnt_20ms [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|cnt_20ms [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|cnt_20ms[0] .lut_mask = "55ff";
defparam \lcd1|cnt_20ms[0] .operation_mode = "normal";
defparam \lcd1|cnt_20ms[0] .output_mode = "reg_only";
defparam \lcd1|cnt_20ms[0] .register_cascade_mode = "off";
defparam \lcd1|cnt_20ms[0] .sum_lutc_input = "datac";
defparam \lcd1|cnt_20ms[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \lcd1|cnt_20ms[1] (
// Equation(s):
// \lcd1|cnt_20ms [1] = DFFEAS(\lcd1|cnt_20ms [0] $ ((\lcd1|cnt_20ms [1])), GLOBAL(\clk~combout ), VCC, , \lcd1|Equal1~1_combout , , , , )
// \lcd1|cnt_20ms[1]~3  = CARRY((\lcd1|cnt_20ms [0] & (\lcd1|cnt_20ms [1])))
// \lcd1|cnt_20ms[1]~3COUT1_10  = CARRY((\lcd1|cnt_20ms [0] & (\lcd1|cnt_20ms [1])))

	.clk(\clk~combout ),
	.dataa(\lcd1|cnt_20ms [0]),
	.datab(\lcd1|cnt_20ms [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|Equal1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|cnt_20ms [1]),
	.cout(),
	.cout0(\lcd1|cnt_20ms[1]~3 ),
	.cout1(\lcd1|cnt_20ms[1]~3COUT1_10 ));
// synopsys translate_off
defparam \lcd1|cnt_20ms[1] .lut_mask = "6688";
defparam \lcd1|cnt_20ms[1] .operation_mode = "arithmetic";
defparam \lcd1|cnt_20ms[1] .output_mode = "reg_only";
defparam \lcd1|cnt_20ms[1] .register_cascade_mode = "off";
defparam \lcd1|cnt_20ms[1] .sum_lutc_input = "datac";
defparam \lcd1|cnt_20ms[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \lcd1|cnt_20ms[2] (
// Equation(s):
// \lcd1|cnt_20ms [2] = DFFEAS((\lcd1|cnt_20ms [2] $ ((\lcd1|cnt_20ms[1]~3 ))), GLOBAL(\clk~combout ), VCC, , \lcd1|Equal1~1_combout , , , , )
// \lcd1|cnt_20ms[2]~5  = CARRY(((!\lcd1|cnt_20ms[1]~3 ) # (!\lcd1|cnt_20ms [2])))
// \lcd1|cnt_20ms[2]~5COUT1_11  = CARRY(((!\lcd1|cnt_20ms[1]~3COUT1_10 ) # (!\lcd1|cnt_20ms [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|cnt_20ms [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|Equal1~1_combout ),
	.cin(gnd),
	.cin0(\lcd1|cnt_20ms[1]~3 ),
	.cin1(\lcd1|cnt_20ms[1]~3COUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|cnt_20ms [2]),
	.cout(),
	.cout0(\lcd1|cnt_20ms[2]~5 ),
	.cout1(\lcd1|cnt_20ms[2]~5COUT1_11 ));
// synopsys translate_off
defparam \lcd1|cnt_20ms[2] .cin0_used = "true";
defparam \lcd1|cnt_20ms[2] .cin1_used = "true";
defparam \lcd1|cnt_20ms[2] .lut_mask = "3c3f";
defparam \lcd1|cnt_20ms[2] .operation_mode = "arithmetic";
defparam \lcd1|cnt_20ms[2] .output_mode = "reg_only";
defparam \lcd1|cnt_20ms[2] .register_cascade_mode = "off";
defparam \lcd1|cnt_20ms[2] .sum_lutc_input = "cin";
defparam \lcd1|cnt_20ms[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \lcd1|cnt_20ms[3] (
// Equation(s):
// \lcd1|cnt_20ms [3] = DFFEAS((\lcd1|cnt_20ms [3] $ ((!\lcd1|cnt_20ms[2]~5 ))), GLOBAL(\clk~combout ), VCC, , \lcd1|Equal1~1_combout , , , , )
// \lcd1|cnt_20ms[3]~7  = CARRY(((\lcd1|cnt_20ms [3] & !\lcd1|cnt_20ms[2]~5 )))
// \lcd1|cnt_20ms[3]~7COUT1_12  = CARRY(((\lcd1|cnt_20ms [3] & !\lcd1|cnt_20ms[2]~5COUT1_11 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|cnt_20ms [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|Equal1~1_combout ),
	.cin(gnd),
	.cin0(\lcd1|cnt_20ms[2]~5 ),
	.cin1(\lcd1|cnt_20ms[2]~5COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|cnt_20ms [3]),
	.cout(),
	.cout0(\lcd1|cnt_20ms[3]~7 ),
	.cout1(\lcd1|cnt_20ms[3]~7COUT1_12 ));
// synopsys translate_off
defparam \lcd1|cnt_20ms[3] .cin0_used = "true";
defparam \lcd1|cnt_20ms[3] .cin1_used = "true";
defparam \lcd1|cnt_20ms[3] .lut_mask = "c30c";
defparam \lcd1|cnt_20ms[3] .operation_mode = "arithmetic";
defparam \lcd1|cnt_20ms[3] .output_mode = "reg_only";
defparam \lcd1|cnt_20ms[3] .register_cascade_mode = "off";
defparam \lcd1|cnt_20ms[3] .sum_lutc_input = "cin";
defparam \lcd1|cnt_20ms[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxii_lcell \lcd1|cnt_20ms[4] (
// Equation(s):
// \lcd1|cnt_20ms [4] = DFFEAS(((\lcd1|cnt_20ms[3]~7  $ (\lcd1|cnt_20ms [4]))), GLOBAL(\clk~combout ), VCC, , \lcd1|Equal1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|cnt_20ms [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|Equal1~1_combout ),
	.cin(gnd),
	.cin0(\lcd1|cnt_20ms[3]~7 ),
	.cin1(\lcd1|cnt_20ms[3]~7COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|cnt_20ms [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|cnt_20ms[4] .cin0_used = "true";
defparam \lcd1|cnt_20ms[4] .cin1_used = "true";
defparam \lcd1|cnt_20ms[4] .lut_mask = "0ff0";
defparam \lcd1|cnt_20ms[4] .operation_mode = "normal";
defparam \lcd1|cnt_20ms[4] .output_mode = "reg_only";
defparam \lcd1|cnt_20ms[4] .register_cascade_mode = "off";
defparam \lcd1|cnt_20ms[4] .sum_lutc_input = "cin";
defparam \lcd1|cnt_20ms[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \lcd1|Equal1~0 (
// Equation(s):
// \lcd1|Equal1~0_combout  = (((\lcd1|cnt_20ms [1] & \lcd1|cnt_20ms [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|cnt_20ms [1]),
	.datad(\lcd1|cnt_20ms [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Equal1~0 .lut_mask = "f000";
defparam \lcd1|Equal1~0 .operation_mode = "normal";
defparam \lcd1|Equal1~0 .output_mode = "comb_only";
defparam \lcd1|Equal1~0 .register_cascade_mode = "off";
defparam \lcd1|Equal1~0 .sum_lutc_input = "datac";
defparam \lcd1|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \lcd1|Equal1~1 (
// Equation(s):
// \lcd1|Equal1~1_combout  = ((\lcd1|cnt_20ms [2]) # ((\lcd1|cnt_20ms [3]) # (!\lcd1|Equal1~0_combout ))) # (!\lcd1|cnt_20ms [4])

	.clk(gnd),
	.dataa(\lcd1|cnt_20ms [4]),
	.datab(\lcd1|cnt_20ms [2]),
	.datac(\lcd1|Equal1~0_combout ),
	.datad(\lcd1|cnt_20ms [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Equal1~1 .lut_mask = "ffdf";
defparam \lcd1|Equal1~1 .operation_mode = "normal";
defparam \lcd1|Equal1~1 .output_mode = "comb_only";
defparam \lcd1|Equal1~1 .register_cascade_mode = "off";
defparam \lcd1|Equal1~1 .sum_lutc_input = "datac";
defparam \lcd1|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxii_lcell \lcd1|delay_done (
// Equation(s):
// \lcd1|delay_done~regout  = DFFEAS((\lcd1|delay_done~regout ) # (((!\lcd1|Equal1~1_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|delay_done~regout ),
	.datab(vcc),
	.datac(\lcd1|Equal1~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|delay_done~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|delay_done .lut_mask = "afaf";
defparam \lcd1|delay_done .operation_mode = "normal";
defparam \lcd1|delay_done .output_mode = "reg_only";
defparam \lcd1|delay_done .register_cascade_mode = "off";
defparam \lcd1|delay_done .sum_lutc_input = "datac";
defparam \lcd1|delay_done .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \lcd1|cnt_500hz[0] (
// Equation(s):
// \lcd1|cnt_500hz [0] = DFFEAS((((!\lcd1|cnt_500hz [0] & \lcd1|delay_done~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|cnt_500hz [0]),
	.datad(\lcd1|delay_done~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|cnt_500hz [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|cnt_500hz[0] .lut_mask = "0f00";
defparam \lcd1|cnt_500hz[0] .operation_mode = "normal";
defparam \lcd1|cnt_500hz[0] .output_mode = "reg_only";
defparam \lcd1|cnt_500hz[0] .register_cascade_mode = "off";
defparam \lcd1|cnt_500hz[0] .sum_lutc_input = "datac";
defparam \lcd1|cnt_500hz[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \lcd1|n_state.IDLE (
// Equation(s):
// \lcd1|n_state.IDLE~regout  = DFFEAS(VCC, GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|n_state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.IDLE .lut_mask = "ffff";
defparam \lcd1|n_state.IDLE .operation_mode = "normal";
defparam \lcd1|n_state.IDLE .output_mode = "reg_only";
defparam \lcd1|n_state.IDLE .register_cascade_mode = "off";
defparam \lcd1|n_state.IDLE .sum_lutc_input = "datac";
defparam \lcd1|n_state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \lcd1|c_state.IDLE (
// Equation(s):
// \lcd1|c_state.IDLE~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.IDLE~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.IDLE~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.IDLE .lut_mask = "0000";
defparam \lcd1|c_state.IDLE .operation_mode = "normal";
defparam \lcd1|c_state.IDLE .output_mode = "reg_only";
defparam \lcd1|c_state.IDLE .register_cascade_mode = "off";
defparam \lcd1|c_state.IDLE .sum_lutc_input = "datac";
defparam \lcd1|c_state.IDLE .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \lcd1|n_state.SET_FUNCTION (
// Equation(s):
// \lcd1|n_state.SET_FUNCTION~regout  = DFFEAS((((!\lcd1|c_state.IDLE~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|c_state.IDLE~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|n_state.SET_FUNCTION~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.SET_FUNCTION .lut_mask = "0f0f";
defparam \lcd1|n_state.SET_FUNCTION .operation_mode = "normal";
defparam \lcd1|n_state.SET_FUNCTION .output_mode = "reg_only";
defparam \lcd1|n_state.SET_FUNCTION .register_cascade_mode = "off";
defparam \lcd1|n_state.SET_FUNCTION .sum_lutc_input = "datac";
defparam \lcd1|n_state.SET_FUNCTION .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \lcd1|Add1~10 (
// Equation(s):
// \lcd1|Add1~10_combout  = ((!\lcd1|count_row [0]))
// \lcd1|Add1~12  = CARRY(((\lcd1|count_row [0])))
// \lcd1|Add1~12COUT1_36  = CARRY(((\lcd1|count_row [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\lcd1|count_row [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\lcd1|Add1~12 ),
	.cout1(\lcd1|Add1~12COUT1_36 ));
// synopsys translate_off
defparam \lcd1|Add1~10 .lut_mask = "33cc";
defparam \lcd1|Add1~10 .operation_mode = "arithmetic";
defparam \lcd1|Add1~10 .output_mode = "comb_only";
defparam \lcd1|Add1~10 .register_cascade_mode = "off";
defparam \lcd1|Add1~10 .sum_lutc_input = "datac";
defparam \lcd1|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \lcd1|count_row[0] (
// Equation(s):
// \lcd1|Equal0~1  = (!\lcd1|count_row [5] & (\lcd1|count_row [6] & (D1_count_row[0] & \lcd1|Equal0~0 )))
// \lcd1|count_row [0] = DFFEAS(\lcd1|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \lcd1|Add1~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|count_row [5]),
	.datab(\lcd1|count_row [6]),
	.datac(\lcd1|Add1~10_combout ),
	.datad(\lcd1|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Equal0~1 ),
	.regout(\lcd1|count_row [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_row[0] .lut_mask = "4000";
defparam \lcd1|count_row[0] .operation_mode = "normal";
defparam \lcd1|count_row[0] .output_mode = "reg_and_comb";
defparam \lcd1|count_row[0] .register_cascade_mode = "off";
defparam \lcd1|count_row[0] .sum_lutc_input = "qfbk";
defparam \lcd1|count_row[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \lcd1|Add1~15 (
// Equation(s):
// \lcd1|Add1~15_combout  = (\lcd1|count_row [1] $ ((\lcd1|Add1~12 )))
// \lcd1|Add1~17  = CARRY(((!\lcd1|Add1~12 ) # (!\lcd1|count_row [1])))
// \lcd1|Add1~17COUT1_37  = CARRY(((!\lcd1|Add1~12COUT1_36 ) # (!\lcd1|count_row [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\lcd1|count_row [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\lcd1|Add1~12 ),
	.cin1(\lcd1|Add1~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\lcd1|Add1~17 ),
	.cout1(\lcd1|Add1~17COUT1_37 ));
// synopsys translate_off
defparam \lcd1|Add1~15 .cin0_used = "true";
defparam \lcd1|Add1~15 .cin1_used = "true";
defparam \lcd1|Add1~15 .lut_mask = "3c3f";
defparam \lcd1|Add1~15 .operation_mode = "arithmetic";
defparam \lcd1|Add1~15 .output_mode = "comb_only";
defparam \lcd1|Add1~15 .register_cascade_mode = "off";
defparam \lcd1|Add1~15 .sum_lutc_input = "cin";
defparam \lcd1|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \lcd1|count_row[1] (
// Equation(s):
// \lcd1|count_row [1] = DFFEAS(((\lcd1|Add1~15_combout  & (!\lcd1|Equal0~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|Add1~15_combout ),
	.datac(\lcd1|Equal0~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_row [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_row[1] .lut_mask = "0c0c";
defparam \lcd1|count_row[1] .operation_mode = "normal";
defparam \lcd1|count_row[1] .output_mode = "reg_only";
defparam \lcd1|count_row[1] .register_cascade_mode = "off";
defparam \lcd1|count_row[1] .sum_lutc_input = "datac";
defparam \lcd1|count_row[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \lcd1|Add1~20 (
// Equation(s):
// \lcd1|Add1~20_combout  = (\lcd1|count_row [2] $ ((!\lcd1|Add1~17 )))
// \lcd1|Add1~22  = CARRY(((\lcd1|count_row [2] & !\lcd1|Add1~17 )))
// \lcd1|Add1~22COUT1_38  = CARRY(((\lcd1|count_row [2] & !\lcd1|Add1~17COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\lcd1|count_row [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\lcd1|Add1~17 ),
	.cin1(\lcd1|Add1~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\lcd1|Add1~22 ),
	.cout1(\lcd1|Add1~22COUT1_38 ));
// synopsys translate_off
defparam \lcd1|Add1~20 .cin0_used = "true";
defparam \lcd1|Add1~20 .cin1_used = "true";
defparam \lcd1|Add1~20 .lut_mask = "c30c";
defparam \lcd1|Add1~20 .operation_mode = "arithmetic";
defparam \lcd1|Add1~20 .output_mode = "comb_only";
defparam \lcd1|Add1~20 .register_cascade_mode = "off";
defparam \lcd1|Add1~20 .sum_lutc_input = "cin";
defparam \lcd1|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \lcd1|Add1~25 (
// Equation(s):
// \lcd1|Add1~25_combout  = (\lcd1|count_row [3] $ ((\lcd1|Add1~22 )))
// \lcd1|Add1~27  = CARRY(((!\lcd1|Add1~22COUT1_38 ) # (!\lcd1|count_row [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\lcd1|count_row [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\lcd1|Add1~22 ),
	.cin1(\lcd1|Add1~22COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Add1~25_combout ),
	.regout(),
	.cout(\lcd1|Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Add1~25 .cin0_used = "true";
defparam \lcd1|Add1~25 .cin1_used = "true";
defparam \lcd1|Add1~25 .lut_mask = "3c3f";
defparam \lcd1|Add1~25 .operation_mode = "arithmetic";
defparam \lcd1|Add1~25 .output_mode = "comb_only";
defparam \lcd1|Add1~25 .register_cascade_mode = "off";
defparam \lcd1|Add1~25 .sum_lutc_input = "cin";
defparam \lcd1|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \lcd1|Add1~30 (
// Equation(s):
// \lcd1|Add1~30_combout  = (\lcd1|count_row [4] $ ((!\lcd1|Add1~27 )))
// \lcd1|Add1~32  = CARRY(((\lcd1|count_row [4] & !\lcd1|Add1~27 )))
// \lcd1|Add1~32COUT1_39  = CARRY(((\lcd1|count_row [4] & !\lcd1|Add1~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\lcd1|count_row [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\lcd1|Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\lcd1|Add1~32 ),
	.cout1(\lcd1|Add1~32COUT1_39 ));
// synopsys translate_off
defparam \lcd1|Add1~30 .cin_used = "true";
defparam \lcd1|Add1~30 .lut_mask = "c30c";
defparam \lcd1|Add1~30 .operation_mode = "arithmetic";
defparam \lcd1|Add1~30 .output_mode = "comb_only";
defparam \lcd1|Add1~30 .register_cascade_mode = "off";
defparam \lcd1|Add1~30 .sum_lutc_input = "cin";
defparam \lcd1|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \lcd1|count_row[4] (
// Equation(s):
// \lcd1|count_row [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \lcd1|Add1~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|Add1~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_row [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_row[4] .lut_mask = "0000";
defparam \lcd1|count_row[4] .operation_mode = "normal";
defparam \lcd1|count_row[4] .output_mode = "reg_only";
defparam \lcd1|count_row[4] .register_cascade_mode = "off";
defparam \lcd1|count_row[4] .sum_lutc_input = "datac";
defparam \lcd1|count_row[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \lcd1|count_row[2] (
// Equation(s):
// \lcd1|Equal0~0  = (!\lcd1|count_row [3] & (!\lcd1|count_row [1] & (!D1_count_row[2] & !\lcd1|count_row [4])))
// \lcd1|count_row [2] = DFFEAS(\lcd1|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|Add1~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|count_row [3]),
	.datab(\lcd1|count_row [1]),
	.datac(\lcd1|Add1~20_combout ),
	.datad(\lcd1|count_row [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Equal0~0 ),
	.regout(\lcd1|count_row [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_row[2] .lut_mask = "0001";
defparam \lcd1|count_row[2] .operation_mode = "normal";
defparam \lcd1|count_row[2] .output_mode = "reg_and_comb";
defparam \lcd1|count_row[2] .register_cascade_mode = "off";
defparam \lcd1|count_row[2] .sum_lutc_input = "qfbk";
defparam \lcd1|count_row[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \lcd1|count_row[3] (
// Equation(s):
// \lcd1|count_row [3] = DFFEAS((((\lcd1|Add1~25_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|Add1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_row [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_row[3] .lut_mask = "ff00";
defparam \lcd1|count_row[3] .operation_mode = "normal";
defparam \lcd1|count_row[3] .output_mode = "reg_only";
defparam \lcd1|count_row[3] .register_cascade_mode = "off";
defparam \lcd1|count_row[3] .sum_lutc_input = "datac";
defparam \lcd1|count_row[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \lcd1|Add1~5 (
// Equation(s):
// \lcd1|Add1~5_combout  = \lcd1|count_row [5] $ (((((!\lcd1|Add1~27  & \lcd1|Add1~32 ) # (\lcd1|Add1~27  & \lcd1|Add1~32COUT1_39 )))))
// \lcd1|Add1~7  = CARRY(((!\lcd1|Add1~32 )) # (!\lcd1|count_row [5]))
// \lcd1|Add1~7COUT1_40  = CARRY(((!\lcd1|Add1~32COUT1_39 )) # (!\lcd1|count_row [5]))

	.clk(gnd),
	.dataa(\lcd1|count_row [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\lcd1|Add1~27 ),
	.cin0(\lcd1|Add1~32 ),
	.cin1(\lcd1|Add1~32COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\lcd1|Add1~7 ),
	.cout1(\lcd1|Add1~7COUT1_40 ));
// synopsys translate_off
defparam \lcd1|Add1~5 .cin0_used = "true";
defparam \lcd1|Add1~5 .cin1_used = "true";
defparam \lcd1|Add1~5 .cin_used = "true";
defparam \lcd1|Add1~5 .lut_mask = "5a5f";
defparam \lcd1|Add1~5 .operation_mode = "arithmetic";
defparam \lcd1|Add1~5 .output_mode = "comb_only";
defparam \lcd1|Add1~5 .register_cascade_mode = "off";
defparam \lcd1|Add1~5 .sum_lutc_input = "cin";
defparam \lcd1|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \lcd1|count_row[5] (
// Equation(s):
// \lcd1|LessThan2~0  = (\lcd1|count_row [6]) # ((D1_count_row[5] & ((\lcd1|count_row [0]) # (!\lcd1|Equal0~0 ))))
// \lcd1|count_row [5] = DFFEAS(\lcd1|LessThan2~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|Add1~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|count_row [6]),
	.datab(\lcd1|Equal0~0 ),
	.datac(\lcd1|Add1~5_combout ),
	.datad(\lcd1|count_row [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|LessThan2~0 ),
	.regout(\lcd1|count_row [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_row[5] .lut_mask = "faba";
defparam \lcd1|count_row[5] .operation_mode = "normal";
defparam \lcd1|count_row[5] .output_mode = "reg_and_comb";
defparam \lcd1|count_row[5] .register_cascade_mode = "off";
defparam \lcd1|count_row[5] .sum_lutc_input = "qfbk";
defparam \lcd1|count_row[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \lcd1|Add1~0 (
// Equation(s):
// \lcd1|Add1~0_combout  = (((!\lcd1|Add1~27  & \lcd1|Add1~7 ) # (\lcd1|Add1~27  & \lcd1|Add1~7COUT1_40 ) $ (!\lcd1|count_row [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|count_row [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\lcd1|Add1~27 ),
	.cin0(\lcd1|Add1~7 ),
	.cin1(\lcd1|Add1~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Add1~0 .cin0_used = "true";
defparam \lcd1|Add1~0 .cin1_used = "true";
defparam \lcd1|Add1~0 .cin_used = "true";
defparam \lcd1|Add1~0 .lut_mask = "f00f";
defparam \lcd1|Add1~0 .operation_mode = "normal";
defparam \lcd1|Add1~0 .output_mode = "comb_only";
defparam \lcd1|Add1~0 .register_cascade_mode = "off";
defparam \lcd1|Add1~0 .sum_lutc_input = "cin";
defparam \lcd1|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \lcd1|count_row[6] (
// Equation(s):
// \lcd1|count_row [6] = DFFEAS((((!\lcd1|Equal0~1  & \lcd1|Add1~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|Equal0~1 ),
	.datad(\lcd1|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_row [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_row[6] .lut_mask = "0f00";
defparam \lcd1|count_row[6] .operation_mode = "normal";
defparam \lcd1|count_row[6] .output_mode = "reg_only";
defparam \lcd1|count_row[6] .register_cascade_mode = "off";
defparam \lcd1|count_row[6] .sum_lutc_input = "datac";
defparam \lcd1|count_row[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \lcd1|row_2[2] (
// Equation(s):
// \lcd1|row_2 [2] = DFFEAS((((!\lcd1|LessThan2~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|LessThan2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|row_2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|row_2[2] .lut_mask = "00ff";
defparam \lcd1|row_2[2] .operation_mode = "normal";
defparam \lcd1|row_2[2] .output_mode = "reg_only";
defparam \lcd1|row_2[2] .register_cascade_mode = "off";
defparam \lcd1|row_2[2] .sum_lutc_input = "datac";
defparam \lcd1|row_2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \lcd1|n_state.ROW2_9 (
// Equation(s):
// \lcd1|Selector1~1  = (((!D1_n_state.ROW2_9 & !\lcd1|n_state.ROW2_8~regout )))
// \lcd1|n_state.ROW2_9~regout  = DFFEAS(\lcd1|Selector1~1 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_8~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|c_state.ROW2_8~regout ),
	.datad(\lcd1|n_state.ROW2_8~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~1 ),
	.regout(\lcd1|n_state.ROW2_9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_9 .lut_mask = "000f";
defparam \lcd1|n_state.ROW2_9 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_9 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_9 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_9 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \lcd1|count_off[0] (
// Equation(s):
// \lcd1|count_off [0] = DFFEAS((!\lcd1|count_off [0]), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[0]~26  = CARRY((\lcd1|count_off [0]))

	.clk(\clk~combout ),
	.dataa(\lcd1|count_off [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [0]),
	.cout(\lcd1|count_off[0]~26 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_off[0] .lut_mask = "55aa";
defparam \lcd1|count_off[0] .operation_mode = "arithmetic";
defparam \lcd1|count_off[0] .output_mode = "reg_only";
defparam \lcd1|count_off[0] .register_cascade_mode = "off";
defparam \lcd1|count_off[0] .sum_lutc_input = "datac";
defparam \lcd1|count_off[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \lcd1|count_off[1] (
// Equation(s):
// \lcd1|count_off [1] = DFFEAS(\lcd1|count_off [1] $ ((((\lcd1|count_off[0]~26 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[1]~24  = CARRY(((!\lcd1|count_off[0]~26 )) # (!\lcd1|count_off [1]))
// \lcd1|count_off[1]~24COUT1_28  = CARRY(((!\lcd1|count_off[0]~26 )) # (!\lcd1|count_off [1]))

	.clk(\clk~combout ),
	.dataa(\lcd1|count_off [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[0]~26 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [1]),
	.cout(),
	.cout0(\lcd1|count_off[1]~24 ),
	.cout1(\lcd1|count_off[1]~24COUT1_28 ));
// synopsys translate_off
defparam \lcd1|count_off[1] .cin_used = "true";
defparam \lcd1|count_off[1] .lut_mask = "5a5f";
defparam \lcd1|count_off[1] .operation_mode = "arithmetic";
defparam \lcd1|count_off[1] .output_mode = "reg_only";
defparam \lcd1|count_off[1] .register_cascade_mode = "off";
defparam \lcd1|count_off[1] .sum_lutc_input = "cin";
defparam \lcd1|count_off[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \lcd1|count_off[2] (
// Equation(s):
// \lcd1|count_off [2] = DFFEAS(\lcd1|count_off [2] $ ((((!(!\lcd1|count_off[0]~26  & \lcd1|count_off[1]~24 ) # (\lcd1|count_off[0]~26  & \lcd1|count_off[1]~24COUT1_28 ))))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[2]~22  = CARRY((\lcd1|count_off [2] & ((!\lcd1|count_off[1]~24 ))))
// \lcd1|count_off[2]~22COUT1_29  = CARRY((\lcd1|count_off [2] & ((!\lcd1|count_off[1]~24COUT1_28 ))))

	.clk(\clk~combout ),
	.dataa(\lcd1|count_off [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[0]~26 ),
	.cin0(\lcd1|count_off[1]~24 ),
	.cin1(\lcd1|count_off[1]~24COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [2]),
	.cout(),
	.cout0(\lcd1|count_off[2]~22 ),
	.cout1(\lcd1|count_off[2]~22COUT1_29 ));
// synopsys translate_off
defparam \lcd1|count_off[2] .cin0_used = "true";
defparam \lcd1|count_off[2] .cin1_used = "true";
defparam \lcd1|count_off[2] .cin_used = "true";
defparam \lcd1|count_off[2] .lut_mask = "a50a";
defparam \lcd1|count_off[2] .operation_mode = "arithmetic";
defparam \lcd1|count_off[2] .output_mode = "reg_only";
defparam \lcd1|count_off[2] .register_cascade_mode = "off";
defparam \lcd1|count_off[2] .sum_lutc_input = "cin";
defparam \lcd1|count_off[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \lcd1|count_off[3] (
// Equation(s):
// \lcd1|count_off [3] = DFFEAS((\lcd1|count_off [3] $ (((!\lcd1|count_off[0]~26  & \lcd1|count_off[2]~22 ) # (\lcd1|count_off[0]~26  & \lcd1|count_off[2]~22COUT1_29 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[3]~16  = CARRY(((!\lcd1|count_off[2]~22 ) # (!\lcd1|count_off [3])))
// \lcd1|count_off[3]~16COUT1_30  = CARRY(((!\lcd1|count_off[2]~22COUT1_29 ) # (!\lcd1|count_off [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|count_off [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[0]~26 ),
	.cin0(\lcd1|count_off[2]~22 ),
	.cin1(\lcd1|count_off[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [3]),
	.cout(),
	.cout0(\lcd1|count_off[3]~16 ),
	.cout1(\lcd1|count_off[3]~16COUT1_30 ));
// synopsys translate_off
defparam \lcd1|count_off[3] .cin0_used = "true";
defparam \lcd1|count_off[3] .cin1_used = "true";
defparam \lcd1|count_off[3] .cin_used = "true";
defparam \lcd1|count_off[3] .lut_mask = "3c3f";
defparam \lcd1|count_off[3] .operation_mode = "arithmetic";
defparam \lcd1|count_off[3] .output_mode = "reg_only";
defparam \lcd1|count_off[3] .register_cascade_mode = "off";
defparam \lcd1|count_off[3] .sum_lutc_input = "cin";
defparam \lcd1|count_off[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \lcd1|count_off[4] (
// Equation(s):
// \lcd1|count_off [4] = DFFEAS(\lcd1|count_off [4] $ ((((!(!\lcd1|count_off[0]~26  & \lcd1|count_off[3]~16 ) # (\lcd1|count_off[0]~26  & \lcd1|count_off[3]~16COUT1_30 ))))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[4]~18  = CARRY((\lcd1|count_off [4] & ((!\lcd1|count_off[3]~16 ))))
// \lcd1|count_off[4]~18COUT1_31  = CARRY((\lcd1|count_off [4] & ((!\lcd1|count_off[3]~16COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(\lcd1|count_off [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[0]~26 ),
	.cin0(\lcd1|count_off[3]~16 ),
	.cin1(\lcd1|count_off[3]~16COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [4]),
	.cout(),
	.cout0(\lcd1|count_off[4]~18 ),
	.cout1(\lcd1|count_off[4]~18COUT1_31 ));
// synopsys translate_off
defparam \lcd1|count_off[4] .cin0_used = "true";
defparam \lcd1|count_off[4] .cin1_used = "true";
defparam \lcd1|count_off[4] .cin_used = "true";
defparam \lcd1|count_off[4] .lut_mask = "a50a";
defparam \lcd1|count_off[4] .operation_mode = "arithmetic";
defparam \lcd1|count_off[4] .output_mode = "reg_only";
defparam \lcd1|count_off[4] .register_cascade_mode = "off";
defparam \lcd1|count_off[4] .sum_lutc_input = "cin";
defparam \lcd1|count_off[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \lcd1|count_off[5] (
// Equation(s):
// \lcd1|count_off [5] = DFFEAS((\lcd1|count_off [5] $ (((!\lcd1|count_off[0]~26  & \lcd1|count_off[4]~18 ) # (\lcd1|count_off[0]~26  & \lcd1|count_off[4]~18COUT1_31 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[5]~1  = CARRY(((!\lcd1|count_off[4]~18COUT1_31 ) # (!\lcd1|count_off [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|count_off [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[0]~26 ),
	.cin0(\lcd1|count_off[4]~18 ),
	.cin1(\lcd1|count_off[4]~18COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [5]),
	.cout(\lcd1|count_off[5]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_off[5] .cin0_used = "true";
defparam \lcd1|count_off[5] .cin1_used = "true";
defparam \lcd1|count_off[5] .cin_used = "true";
defparam \lcd1|count_off[5] .lut_mask = "3c3f";
defparam \lcd1|count_off[5] .operation_mode = "arithmetic";
defparam \lcd1|count_off[5] .output_mode = "reg_only";
defparam \lcd1|count_off[5] .register_cascade_mode = "off";
defparam \lcd1|count_off[5] .sum_lutc_input = "cin";
defparam \lcd1|count_off[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \lcd1|count_off[6] (
// Equation(s):
// \lcd1|count_off [6] = DFFEAS((\lcd1|count_off [6] $ ((!\lcd1|count_off[5]~1 ))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[6]~3  = CARRY(((\lcd1|count_off [6] & !\lcd1|count_off[5]~1 )))
// \lcd1|count_off[6]~3COUT1_32  = CARRY(((\lcd1|count_off [6] & !\lcd1|count_off[5]~1 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|count_off [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[5]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [6]),
	.cout(),
	.cout0(\lcd1|count_off[6]~3 ),
	.cout1(\lcd1|count_off[6]~3COUT1_32 ));
// synopsys translate_off
defparam \lcd1|count_off[6] .cin_used = "true";
defparam \lcd1|count_off[6] .lut_mask = "c30c";
defparam \lcd1|count_off[6] .operation_mode = "arithmetic";
defparam \lcd1|count_off[6] .output_mode = "reg_only";
defparam \lcd1|count_off[6] .register_cascade_mode = "off";
defparam \lcd1|count_off[6] .sum_lutc_input = "cin";
defparam \lcd1|count_off[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \lcd1|count_off[7] (
// Equation(s):
// \lcd1|count_off [7] = DFFEAS((\lcd1|count_off [7] $ (((!\lcd1|count_off[5]~1  & \lcd1|count_off[6]~3 ) # (\lcd1|count_off[5]~1  & \lcd1|count_off[6]~3COUT1_32 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[7]~7  = CARRY(((!\lcd1|count_off[6]~3 ) # (!\lcd1|count_off [7])))
// \lcd1|count_off[7]~7COUT1_33  = CARRY(((!\lcd1|count_off[6]~3COUT1_32 ) # (!\lcd1|count_off [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|count_off [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[5]~1 ),
	.cin0(\lcd1|count_off[6]~3 ),
	.cin1(\lcd1|count_off[6]~3COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [7]),
	.cout(),
	.cout0(\lcd1|count_off[7]~7 ),
	.cout1(\lcd1|count_off[7]~7COUT1_33 ));
// synopsys translate_off
defparam \lcd1|count_off[7] .cin0_used = "true";
defparam \lcd1|count_off[7] .cin1_used = "true";
defparam \lcd1|count_off[7] .cin_used = "true";
defparam \lcd1|count_off[7] .lut_mask = "3c3f";
defparam \lcd1|count_off[7] .operation_mode = "arithmetic";
defparam \lcd1|count_off[7] .output_mode = "reg_only";
defparam \lcd1|count_off[7] .register_cascade_mode = "off";
defparam \lcd1|count_off[7] .sum_lutc_input = "cin";
defparam \lcd1|count_off[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \lcd1|count_off[8] (
// Equation(s):
// \lcd1|count_off [8] = DFFEAS((\lcd1|count_off [8] $ ((!(!\lcd1|count_off[5]~1  & \lcd1|count_off[7]~7 ) # (\lcd1|count_off[5]~1  & \lcd1|count_off[7]~7COUT1_33 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[8]~9  = CARRY(((\lcd1|count_off [8] & !\lcd1|count_off[7]~7 )))
// \lcd1|count_off[8]~9COUT1_34  = CARRY(((\lcd1|count_off [8] & !\lcd1|count_off[7]~7COUT1_33 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|count_off [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[5]~1 ),
	.cin0(\lcd1|count_off[7]~7 ),
	.cin1(\lcd1|count_off[7]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [8]),
	.cout(),
	.cout0(\lcd1|count_off[8]~9 ),
	.cout1(\lcd1|count_off[8]~9COUT1_34 ));
// synopsys translate_off
defparam \lcd1|count_off[8] .cin0_used = "true";
defparam \lcd1|count_off[8] .cin1_used = "true";
defparam \lcd1|count_off[8] .cin_used = "true";
defparam \lcd1|count_off[8] .lut_mask = "c30c";
defparam \lcd1|count_off[8] .operation_mode = "arithmetic";
defparam \lcd1|count_off[8] .output_mode = "reg_only";
defparam \lcd1|count_off[8] .register_cascade_mode = "off";
defparam \lcd1|count_off[8] .sum_lutc_input = "cin";
defparam \lcd1|count_off[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \lcd1|count_off[9] (
// Equation(s):
// \lcd1|count_off [9] = DFFEAS(\lcd1|count_off [9] $ (((((!\lcd1|count_off[5]~1  & \lcd1|count_off[8]~9 ) # (\lcd1|count_off[5]~1  & \lcd1|count_off[8]~9COUT1_34 ))))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[9]~11  = CARRY(((!\lcd1|count_off[8]~9 )) # (!\lcd1|count_off [9]))
// \lcd1|count_off[9]~11COUT1_35  = CARRY(((!\lcd1|count_off[8]~9COUT1_34 )) # (!\lcd1|count_off [9]))

	.clk(\clk~combout ),
	.dataa(\lcd1|count_off [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[5]~1 ),
	.cin0(\lcd1|count_off[8]~9 ),
	.cin1(\lcd1|count_off[8]~9COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [9]),
	.cout(),
	.cout0(\lcd1|count_off[9]~11 ),
	.cout1(\lcd1|count_off[9]~11COUT1_35 ));
// synopsys translate_off
defparam \lcd1|count_off[9] .cin0_used = "true";
defparam \lcd1|count_off[9] .cin1_used = "true";
defparam \lcd1|count_off[9] .cin_used = "true";
defparam \lcd1|count_off[9] .lut_mask = "5a5f";
defparam \lcd1|count_off[9] .operation_mode = "arithmetic";
defparam \lcd1|count_off[9] .output_mode = "reg_only";
defparam \lcd1|count_off[9] .register_cascade_mode = "off";
defparam \lcd1|count_off[9] .sum_lutc_input = "cin";
defparam \lcd1|count_off[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \lcd1|count_off[10] (
// Equation(s):
// \lcd1|count_off [10] = DFFEAS((\lcd1|count_off [10] $ ((!(!\lcd1|count_off[5]~1  & \lcd1|count_off[9]~11 ) # (\lcd1|count_off[5]~1  & \lcd1|count_off[9]~11COUT1_35 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )
// \lcd1|count_off[10]~13  = CARRY(((\lcd1|count_off [10] & !\lcd1|count_off[9]~11COUT1_35 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|count_off [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[5]~1 ),
	.cin0(\lcd1|count_off[9]~11 ),
	.cin1(\lcd1|count_off[9]~11COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [10]),
	.cout(\lcd1|count_off[10]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_off[10] .cin0_used = "true";
defparam \lcd1|count_off[10] .cin1_used = "true";
defparam \lcd1|count_off[10] .cin_used = "true";
defparam \lcd1|count_off[10] .lut_mask = "c30c";
defparam \lcd1|count_off[10] .operation_mode = "arithmetic";
defparam \lcd1|count_off[10] .output_mode = "reg_only";
defparam \lcd1|count_off[10] .register_cascade_mode = "off";
defparam \lcd1|count_off[10] .sum_lutc_input = "cin";
defparam \lcd1|count_off[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \lcd1|count_off~14 (
// Equation(s):
// \lcd1|count_off~14_combout  = (\lcd1|count_off [9] & (\lcd1|count_off [8] & (\lcd1|count_off [10] & \lcd1|count_off [7])))

	.clk(gnd),
	.dataa(\lcd1|count_off [9]),
	.datab(\lcd1|count_off [8]),
	.datac(\lcd1|count_off [10]),
	.datad(\lcd1|count_off [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|count_off~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_off~14 .lut_mask = "8000";
defparam \lcd1|count_off~14 .operation_mode = "normal";
defparam \lcd1|count_off~14 .output_mode = "comb_only";
defparam \lcd1|count_off~14 .register_cascade_mode = "off";
defparam \lcd1|count_off~14 .sum_lutc_input = "datac";
defparam \lcd1|count_off~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \lcd1|count_off~19 (
// Equation(s):
// \lcd1|count_off~19_combout  = (!\lcd1|count_off [6] & (((!\lcd1|count_off [3]) # (!\lcd1|count_off [4])) # (!\lcd1|count_off [5])))

	.clk(gnd),
	.dataa(\lcd1|count_off [5]),
	.datab(\lcd1|count_off [6]),
	.datac(\lcd1|count_off [4]),
	.datad(\lcd1|count_off [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|count_off~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_off~19 .lut_mask = "1333";
defparam \lcd1|count_off~19 .operation_mode = "normal";
defparam \lcd1|count_off~19 .output_mode = "comb_only";
defparam \lcd1|count_off~19 .register_cascade_mode = "off";
defparam \lcd1|count_off~19 .sum_lutc_input = "datac";
defparam \lcd1|count_off~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \lcd1|count_off~20 (
// Equation(s):
// \lcd1|count_off~20_combout  = (\sw~combout ) # (((\lcd1|count_off~19_combout ) # (!\lcd1|count_off [11])) # (!\lcd1|count_off~14_combout ))

	.clk(gnd),
	.dataa(\sw~combout ),
	.datab(\lcd1|count_off~14_combout ),
	.datac(\lcd1|count_off [11]),
	.datad(\lcd1|count_off~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|count_off~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_off~20 .lut_mask = "ffbf";
defparam \lcd1|count_off~20 .operation_mode = "normal";
defparam \lcd1|count_off~20 .output_mode = "comb_only";
defparam \lcd1|count_off~20 .register_cascade_mode = "off";
defparam \lcd1|count_off~20 .sum_lutc_input = "datac";
defparam \lcd1|count_off~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \lcd1|count_off[11] (
// Equation(s):
// \lcd1|count_off [11] = DFFEAS(\lcd1|count_off [11] $ ((((\lcd1|count_off[10]~13 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|count_off~20_combout , , , \sw~combout , )

	.clk(\clk~combout ),
	.dataa(\lcd1|count_off [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\sw~combout ),
	.sload(gnd),
	.ena(\lcd1|count_off~20_combout ),
	.cin(\lcd1|count_off[10]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|count_off [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|count_off[11] .cin_used = "true";
defparam \lcd1|count_off[11] .lut_mask = "5a5a";
defparam \lcd1|count_off[11] .operation_mode = "normal";
defparam \lcd1|count_off[11] .output_mode = "reg_only";
defparam \lcd1|count_off[11] .register_cascade_mode = "off";
defparam \lcd1|count_off[11] .sum_lutc_input = "cin";
defparam \lcd1|count_off[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \lcd1|always1~0 (
// Equation(s):
// \lcd1|always1~0_combout  = (((!\lcd1|count_off [6] & !\lcd1|count_off [5])) # (!\lcd1|count_off~14_combout )) # (!\lcd1|count_off [11])

	.clk(gnd),
	.dataa(\lcd1|count_off [11]),
	.datab(\lcd1|count_off [6]),
	.datac(\lcd1|count_off [5]),
	.datad(\lcd1|count_off~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|always1~0 .lut_mask = "57ff";
defparam \lcd1|always1~0 .operation_mode = "normal";
defparam \lcd1|always1~0 .output_mode = "comb_only";
defparam \lcd1|always1~0 .register_cascade_mode = "off";
defparam \lcd1|always1~0 .sum_lutc_input = "datac";
defparam \lcd1|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \lcd1|row_2[0] (
// Equation(s):
// \lcd1|row_2 [0] = DFFEAS(((\lcd1|LessThan2~0  & ((\sw~combout ) # (!\lcd1|always1~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\sw~combout ),
	.datab(vcc),
	.datac(\lcd1|LessThan2~0 ),
	.datad(\lcd1|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|row_2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|row_2[0] .lut_mask = "a0f0";
defparam \lcd1|row_2[0] .operation_mode = "normal";
defparam \lcd1|row_2[0] .output_mode = "reg_only";
defparam \lcd1|row_2[0] .register_cascade_mode = "off";
defparam \lcd1|row_2[0] .sum_lutc_input = "datac";
defparam \lcd1|row_2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \lcd1|row_2[32] (
// Equation(s):
// \lcd1|row_2 [32] = DFFEAS((\sw~combout ) # (((!\lcd1|always1~0_combout ) # (!\lcd1|LessThan2~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\sw~combout ),
	.datab(vcc),
	.datac(\lcd1|LessThan2~0 ),
	.datad(\lcd1|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|row_2 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|row_2[32] .lut_mask = "afff";
defparam \lcd1|row_2[32] .operation_mode = "normal";
defparam \lcd1|row_2[32] .output_mode = "reg_only";
defparam \lcd1|row_2[32] .register_cascade_mode = "off";
defparam \lcd1|row_2[32] .sum_lutc_input = "datac";
defparam \lcd1|row_2[32] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \lcd1|c_state.ROW2_9 (
// Equation(s):
// \lcd1|c_state.ROW2_9~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_9~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_9~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_9 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_9 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_9 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_9 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_9 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \lcd1|n_state.ROW2_A (
// Equation(s):
// \lcd1|Selector7~6  = (\lcd1|row_2 [32] & ((\lcd1|n_state.ROW2_1~regout ) # ((\lcd1|n_state.ROW2_B~regout )))) # (!\lcd1|row_2 [32] & (((D1_n_state.ROW2_A))))
// \lcd1|n_state.ROW2_A~regout  = DFFEAS(\lcd1|Selector7~6 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_9~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|row_2 [32]),
	.datab(\lcd1|n_state.ROW2_1~regout ),
	.datac(\lcd1|c_state.ROW2_9~regout ),
	.datad(\lcd1|n_state.ROW2_B~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~6 ),
	.regout(\lcd1|n_state.ROW2_A~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_A .lut_mask = "fad8";
defparam \lcd1|n_state.ROW2_A .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_A .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_A .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_A .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_A .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \lcd1|c_state.ROW2_A (
// Equation(s):
// \lcd1|c_state.ROW2_A~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_A~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_A~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_A~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_A .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_A .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_A .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_A .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_A .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_A .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \lcd1|n_state.ROW2_B (
// Equation(s):
// \lcd1|n_state.ROW2_B~regout  = DFFEAS((((\lcd1|c_state.ROW2_A~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|c_state.ROW2_A~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|n_state.ROW2_B~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_B .lut_mask = "ff00";
defparam \lcd1|n_state.ROW2_B .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_B .output_mode = "reg_only";
defparam \lcd1|n_state.ROW2_B .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_B .sum_lutc_input = "datac";
defparam \lcd1|n_state.ROW2_B .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxii_lcell \lcd1|c_state.ROW2_2 (
// Equation(s):
// \lcd1|c_state.ROW2_2~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_2~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_2 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_2 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_2 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_2 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_2 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \lcd1|n_state.ROW2_3 (
// Equation(s):
// \lcd1|Selector1~0  = (!\lcd1|n_state.ROW2_4~regout  & (((!D1_n_state.ROW2_3))))
// \lcd1|n_state.ROW2_3~regout  = DFFEAS(\lcd1|Selector1~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_4~regout ),
	.datab(vcc),
	.datac(\lcd1|c_state.ROW2_2~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~0 ),
	.regout(\lcd1|n_state.ROW2_3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_3 .lut_mask = "0505";
defparam \lcd1|n_state.ROW2_3 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_3 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_3 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_3 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \lcd1|c_state.ROW2_3 (
// Equation(s):
// \lcd1|c_state.ROW2_3~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_3~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_3~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_3 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_3 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_3 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_3 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_3 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \lcd1|n_state.ROW2_4 (
// Equation(s):
// \lcd1|Selector5~2  = (\lcd1|n_state.ROW2_2~regout ) # ((\lcd1|n_state.ROW2_9~regout ) # ((D1_n_state.ROW2_4) # (\lcd1|n_state.ROW2_7~regout )))
// \lcd1|n_state.ROW2_4~regout  = DFFEAS(\lcd1|Selector5~2 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_3~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_2~regout ),
	.datab(\lcd1|n_state.ROW2_9~regout ),
	.datac(\lcd1|c_state.ROW2_3~regout ),
	.datad(\lcd1|n_state.ROW2_7~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector5~2 ),
	.regout(\lcd1|n_state.ROW2_4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_4 .lut_mask = "fffe";
defparam \lcd1|n_state.ROW2_4 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_4 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_4 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_4 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \lcd1|c_state.ROW2_4 (
// Equation(s):
// \lcd1|c_state.ROW2_4~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_4~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_4~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_4 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_4 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_4 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_4 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_4 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \lcd1|n_state.ROW2_5 (
// Equation(s):
// \lcd1|Selector7~4  = ((\lcd1|n_state.ROW2_6~regout ) # ((D1_n_state.ROW2_5) # (\lcd1|n_state.ROW2_F~regout )))
// \lcd1|n_state.ROW2_5~regout  = DFFEAS(\lcd1|Selector7~4 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_4~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|n_state.ROW2_6~regout ),
	.datac(\lcd1|c_state.ROW2_4~regout ),
	.datad(\lcd1|n_state.ROW2_F~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~4 ),
	.regout(\lcd1|n_state.ROW2_5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_5 .lut_mask = "fffc";
defparam \lcd1|n_state.ROW2_5 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_5 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_5 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_5 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \lcd1|c_state.ROW2_5 (
// Equation(s):
// \lcd1|c_state.ROW2_5~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_5~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_5~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_5 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_5 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_5 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_5 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_5 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \lcd1|n_state.ROW2_6 (
// Equation(s):
// \lcd1|Selector1~2  = (!\lcd1|n_state.ROW2_B~regout  & (((!D1_n_state.ROW2_6 & !\lcd1|n_state.ROW2_C~regout ))))
// \lcd1|n_state.ROW2_6~regout  = DFFEAS(\lcd1|Selector1~2 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_5~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_B~regout ),
	.datab(vcc),
	.datac(\lcd1|c_state.ROW2_5~regout ),
	.datad(\lcd1|n_state.ROW2_C~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~2 ),
	.regout(\lcd1|n_state.ROW2_6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_6 .lut_mask = "0005";
defparam \lcd1|n_state.ROW2_6 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_6 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_6 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_6 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \lcd1|n_state.ROW2_2 (
// Equation(s):
// \lcd1|Selector6~6  = (((!D1_n_state.ROW2_2 & !\lcd1|n_state.ROW2_6~regout )))
// \lcd1|n_state.ROW2_2~regout  = DFFEAS(\lcd1|Selector6~6 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|c_state.ROW2_1~regout ),
	.datad(\lcd1|n_state.ROW2_6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector6~6 ),
	.regout(\lcd1|n_state.ROW2_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_2 .lut_mask = "000f";
defparam \lcd1|n_state.ROW2_2 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_2 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_2 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_2 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \lcd1|c_state.ROW2_B (
// Equation(s):
// \lcd1|c_state.ROW2_B~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_B~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_B~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_B~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_B .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_B .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_B .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_B .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_B .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_B .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \lcd1|n_state.ROW1_5 (
// Equation(s):
// \lcd1|Selector4~0  = (\lcd1|row_2 [2] & ((\lcd1|n_state.ROW1_A~regout ) # ((D1_n_state.ROW1_5) # (\lcd1|n_state.ROW2_4~regout ))))
// \lcd1|n_state.ROW1_5~regout  = DFFEAS(\lcd1|Selector4~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_4~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW1_A~regout ),
	.datab(\lcd1|row_2 [2]),
	.datac(\lcd1|c_state.ROW1_4~regout ),
	.datad(\lcd1|n_state.ROW2_4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector4~0 ),
	.regout(\lcd1|n_state.ROW1_5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_5 .lut_mask = "ccc8";
defparam \lcd1|n_state.ROW1_5 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_5 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_5 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_5 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \lcd1|n_state.ROW2_C (
// Equation(s):
// \lcd1|Selector4~1  = (\lcd1|Selector4~0 ) # ((\lcd1|row_2 [0] & ((D1_n_state.ROW2_C) # (!\lcd1|Selector6~6 ))))
// \lcd1|n_state.ROW2_C~regout  = DFFEAS(\lcd1|Selector4~1 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_B~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|row_2 [0]),
	.datab(\lcd1|Selector6~6 ),
	.datac(\lcd1|c_state.ROW2_B~regout ),
	.datad(\lcd1|Selector4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector4~1 ),
	.regout(\lcd1|n_state.ROW2_C~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_C .lut_mask = "ffa2";
defparam \lcd1|n_state.ROW2_C .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_C .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_C .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_C .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_C .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxii_lcell \lcd1|c_state.ENTRY_MODE (
// Equation(s):
// \lcd1|c_state.ENTRY_MODE~regout  = DFFEAS((((\lcd1|n_state.ENTRY_MODE~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ENTRY_MODE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ENTRY_MODE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ENTRY_MODE .lut_mask = "ff00";
defparam \lcd1|c_state.ENTRY_MODE .operation_mode = "normal";
defparam \lcd1|c_state.ENTRY_MODE .output_mode = "reg_only";
defparam \lcd1|c_state.ENTRY_MODE .register_cascade_mode = "off";
defparam \lcd1|c_state.ENTRY_MODE .sum_lutc_input = "datac";
defparam \lcd1|c_state.ENTRY_MODE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \lcd1|n_state.DISP_ON (
// Equation(s):
// \lcd1|Selector5~4  = (\lcd1|n_state.ENTRY_MODE~regout ) # ((D1_n_state.DISP_ON) # ((\lcd1|n_state.ROW2_C~regout  & \lcd1|row_2 [0])))
// \lcd1|n_state.DISP_ON~regout  = DFFEAS(\lcd1|Selector5~4 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ENTRY_MODE~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_C~regout ),
	.datab(\lcd1|n_state.ENTRY_MODE~regout ),
	.datac(\lcd1|c_state.ENTRY_MODE~regout ),
	.datad(\lcd1|row_2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector5~4 ),
	.regout(\lcd1|n_state.DISP_ON~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.DISP_ON .lut_mask = "fefc";
defparam \lcd1|n_state.DISP_ON .operation_mode = "normal";
defparam \lcd1|n_state.DISP_ON .output_mode = "reg_and_comb";
defparam \lcd1|n_state.DISP_ON .register_cascade_mode = "off";
defparam \lcd1|n_state.DISP_ON .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.DISP_ON .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \lcd1|c_state.SET_FUNCTION (
// Equation(s):
// \lcd1|c_state.SET_FUNCTION~regout  = DFFEAS((((\lcd1|n_state.SET_FUNCTION~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.SET_FUNCTION~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.SET_FUNCTION~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.SET_FUNCTION .lut_mask = "ff00";
defparam \lcd1|c_state.SET_FUNCTION .operation_mode = "normal";
defparam \lcd1|c_state.SET_FUNCTION .output_mode = "reg_only";
defparam \lcd1|c_state.SET_FUNCTION .register_cascade_mode = "off";
defparam \lcd1|c_state.SET_FUNCTION .sum_lutc_input = "datac";
defparam \lcd1|c_state.SET_FUNCTION .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \lcd1|n_state.DISP_OFF (
// Equation(s):
// \lcd1|Selector4~4  = (\lcd1|n_state.DISP_ON~regout ) # ((D1_n_state.DISP_OFF) # ((\lcd1|n_state.ROW1_4~regout  & !\lcd1|row_2 [2])))
// \lcd1|n_state.DISP_OFF~regout  = DFFEAS(\lcd1|Selector4~4 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.SET_FUNCTION~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.DISP_ON~regout ),
	.datab(\lcd1|n_state.ROW1_4~regout ),
	.datac(\lcd1|c_state.SET_FUNCTION~regout ),
	.datad(\lcd1|row_2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector4~4 ),
	.regout(\lcd1|n_state.DISP_OFF~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.DISP_OFF .lut_mask = "fafe";
defparam \lcd1|n_state.DISP_OFF .operation_mode = "normal";
defparam \lcd1|n_state.DISP_OFF .output_mode = "reg_and_comb";
defparam \lcd1|n_state.DISP_OFF .register_cascade_mode = "off";
defparam \lcd1|n_state.DISP_OFF .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.DISP_OFF .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \lcd1|c_state.ROW2_F (
// Equation(s):
// \lcd1|c_state.ROW2_F~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_F~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_F~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_F~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_F .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_F .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_F .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_F .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_F .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_F .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxii_lcell \lcd1|c_state.DISP_ON (
// Equation(s):
// \lcd1|c_state.DISP_ON~regout  = DFFEAS((((\lcd1|n_state.DISP_ON~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.DISP_ON~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.DISP_ON~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.DISP_ON .lut_mask = "ff00";
defparam \lcd1|c_state.DISP_ON .operation_mode = "normal";
defparam \lcd1|c_state.DISP_ON .output_mode = "reg_only";
defparam \lcd1|c_state.DISP_ON .register_cascade_mode = "off";
defparam \lcd1|c_state.DISP_ON .sum_lutc_input = "datac";
defparam \lcd1|c_state.DISP_ON .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxii_lcell \lcd1|n_state.ROW1_ADDR (
// Equation(s):
// \lcd1|n_state.ROW1_ADDR~regout  = DFFEAS((((\lcd1|c_state.ROW2_F~regout ) # (\lcd1|c_state.DISP_ON~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|c_state.ROW2_F~regout ),
	.datad(\lcd1|c_state.DISP_ON~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|n_state.ROW1_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_ADDR .lut_mask = "fff0";
defparam \lcd1|n_state.ROW1_ADDR .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_ADDR .output_mode = "reg_only";
defparam \lcd1|n_state.ROW1_ADDR .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_ADDR .sum_lutc_input = "datac";
defparam \lcd1|n_state.ROW1_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
maxii_lcell \lcd1|c_state.DISP_OFF (
// Equation(s):
// \lcd1|c_state.DISP_OFF~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.DISP_OFF~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.DISP_OFF~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.DISP_OFF~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.DISP_OFF .lut_mask = "0000";
defparam \lcd1|c_state.DISP_OFF .operation_mode = "normal";
defparam \lcd1|c_state.DISP_OFF .output_mode = "reg_only";
defparam \lcd1|c_state.DISP_OFF .register_cascade_mode = "off";
defparam \lcd1|c_state.DISP_OFF .sum_lutc_input = "datac";
defparam \lcd1|c_state.DISP_OFF .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxii_lcell \lcd1|n_state.ENTRY_MODE (
// Equation(s):
// \lcd1|Selector5~0  = (((!D1_n_state.ENTRY_MODE & !\lcd1|n_state.DISP_ON~regout )))
// \lcd1|n_state.ENTRY_MODE~regout  = DFFEAS(\lcd1|Selector5~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.DISP_CLEAR~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|c_state.DISP_CLEAR~regout ),
	.datad(\lcd1|n_state.DISP_ON~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector5~0 ),
	.regout(\lcd1|n_state.ENTRY_MODE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ENTRY_MODE .lut_mask = "000f";
defparam \lcd1|n_state.ENTRY_MODE .operation_mode = "normal";
defparam \lcd1|n_state.ENTRY_MODE .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ENTRY_MODE .register_cascade_mode = "off";
defparam \lcd1|n_state.ENTRY_MODE .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ENTRY_MODE .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxii_lcell \lcd1|n_state.DISP_CLEAR (
// Equation(s):
// \lcd1|Selector2~0  = (!\lcd1|n_state.DISP_OFF~regout  & (!\lcd1|n_state.ROW1_ADDR~regout  & (!D1_n_state.DISP_CLEAR & \lcd1|Selector5~0 )))
// \lcd1|n_state.DISP_CLEAR~regout  = DFFEAS(\lcd1|Selector2~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.DISP_OFF~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.DISP_OFF~regout ),
	.datab(\lcd1|n_state.ROW1_ADDR~regout ),
	.datac(\lcd1|c_state.DISP_OFF~regout ),
	.datad(\lcd1|Selector5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector2~0 ),
	.regout(\lcd1|n_state.DISP_CLEAR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.DISP_CLEAR .lut_mask = "0100";
defparam \lcd1|n_state.DISP_CLEAR .operation_mode = "normal";
defparam \lcd1|n_state.DISP_CLEAR .output_mode = "reg_and_comb";
defparam \lcd1|n_state.DISP_CLEAR .register_cascade_mode = "off";
defparam \lcd1|n_state.DISP_CLEAR .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.DISP_CLEAR .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxii_lcell \lcd1|c_state.DISP_CLEAR (
// Equation(s):
// \lcd1|c_state.DISP_CLEAR~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.DISP_CLEAR~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.DISP_CLEAR~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.DISP_CLEAR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.DISP_CLEAR .lut_mask = "0000";
defparam \lcd1|c_state.DISP_CLEAR .operation_mode = "normal";
defparam \lcd1|c_state.DISP_CLEAR .output_mode = "reg_only";
defparam \lcd1|c_state.DISP_CLEAR .register_cascade_mode = "off";
defparam \lcd1|c_state.DISP_CLEAR .sum_lutc_input = "datac";
defparam \lcd1|c_state.DISP_CLEAR .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \lcd1|c_state.ROW2_6 (
// Equation(s):
// \lcd1|c_state.ROW2_6~regout  = DFFEAS((((\lcd1|n_state.ROW2_6~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW2_6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_6 .lut_mask = "ff00";
defparam \lcd1|c_state.ROW2_6 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_6 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_6 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_6 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \lcd1|n_state.ROW2_7 (
// Equation(s):
// \lcd1|Selector6~3  = (\lcd1|n_state.ENTRY_MODE~regout ) # ((\lcd1|row_2 [0] & ((\lcd1|n_state.ROW2_C~regout ) # (D1_n_state.ROW2_7))))
// \lcd1|n_state.ROW2_7~regout  = DFFEAS(\lcd1|Selector6~3 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_6~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_C~regout ),
	.datab(\lcd1|n_state.ENTRY_MODE~regout ),
	.datac(\lcd1|c_state.ROW2_6~regout ),
	.datad(\lcd1|row_2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector6~3 ),
	.regout(\lcd1|n_state.ROW2_7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_7 .lut_mask = "fecc";
defparam \lcd1|n_state.ROW2_7 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_7 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_7 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_7 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \lcd1|c_state.ROW2_7 (
// Equation(s):
// \lcd1|c_state.ROW2_7~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_7~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_7~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_7 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_7 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_7 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_7 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_7 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \lcd1|n_state.ROW2_8 (
// Equation(s):
// \lcd1|Selector1~6  = (\lcd1|n_state.IDLE~regout  & (((!\lcd1|n_state.ROW2_9~regout  & !D1_n_state.ROW2_8)) # (!\lcd1|row_2 [32])))
// \lcd1|n_state.ROW2_8~regout  = DFFEAS(\lcd1|Selector1~6 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_7~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_9~regout ),
	.datab(\lcd1|n_state.IDLE~regout ),
	.datac(\lcd1|c_state.ROW2_7~regout ),
	.datad(\lcd1|row_2 [32]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~6 ),
	.regout(\lcd1|n_state.ROW2_8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_8 .lut_mask = "04cc";
defparam \lcd1|n_state.ROW2_8 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_8 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_8 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_8 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \lcd1|c_state.ROW2_8 (
// Equation(s):
// \lcd1|c_state.ROW2_8~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_8~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_8~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_8 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_8 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_8 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_8 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_8 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \lcd1|c_state.ROW2_C (
// Equation(s):
// \lcd1|c_state.ROW2_C~regout  = DFFEAS((((\lcd1|n_state.ROW2_C~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW2_C~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_C~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_C .lut_mask = "ff00";
defparam \lcd1|c_state.ROW2_C .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_C .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_C .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_C .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_C .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \lcd1|n_state.ROW2_D (
// Equation(s):
// \lcd1|Selector7~5  = (\lcd1|row_2 [0] & (((\lcd1|Selector7~4 )))) # (!\lcd1|row_2 [0] & (((D1_n_state.ROW2_D)) # (!\lcd1|Selector1~1 )))
// \lcd1|n_state.ROW2_D~regout  = DFFEAS(\lcd1|Selector7~5 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_C~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector1~1 ),
	.datab(\lcd1|row_2 [0]),
	.datac(\lcd1|c_state.ROW2_C~regout ),
	.datad(\lcd1|Selector7~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~5 ),
	.regout(\lcd1|n_state.ROW2_D~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_D .lut_mask = "fd31";
defparam \lcd1|n_state.ROW2_D .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_D .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_D .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_D .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_D .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \lcd1|c_state.ROW2_D (
// Equation(s):
// \lcd1|c_state.ROW2_D~regout  = DFFEAS((((\lcd1|n_state.ROW2_D~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW2_D~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_D~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_D .lut_mask = "ff00";
defparam \lcd1|c_state.ROW2_D .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_D .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_D .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_D .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_D .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \lcd1|c_state.ROW2_E (
// Equation(s):
// \lcd1|c_state.ROW2_E~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_E~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_E~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_E~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_E .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_E .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_E .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_E .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_E .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_E .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \lcd1|n_state.ROW2_F (
// Equation(s):
// \lcd1|Selector1~3  = ((!\lcd1|n_state.ROW2_E~regout  & (!D1_n_state.ROW2_F & !\lcd1|n_state.ROW2_D~regout )))
// \lcd1|n_state.ROW2_F~regout  = DFFEAS(\lcd1|Selector1~3 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_E~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|n_state.ROW2_E~regout ),
	.datac(\lcd1|c_state.ROW2_E~regout ),
	.datad(\lcd1|n_state.ROW2_D~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~3 ),
	.regout(\lcd1|n_state.ROW2_F~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_F .lut_mask = "0003";
defparam \lcd1|n_state.ROW2_F .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_F .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_F .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_F .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_F .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \lcd1|c_state.ROW1_6 (
// Equation(s):
// \lcd1|c_state.ROW1_6~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_6~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_6~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_6 .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_6 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_6 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_6 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_6 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \lcd1|n_state.ROW1_7 (
// Equation(s):
// \lcd1|Selector7~0  = (!\lcd1|n_state.ROW1_A~regout  & (!\lcd1|n_state.ROW1_6~regout  & (!D1_n_state.ROW1_7 & !\lcd1|n_state.ROW1_5~regout )))
// \lcd1|n_state.ROW1_7~regout  = DFFEAS(\lcd1|Selector7~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_6~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW1_A~regout ),
	.datab(\lcd1|n_state.ROW1_6~regout ),
	.datac(\lcd1|c_state.ROW1_6~regout ),
	.datad(\lcd1|n_state.ROW1_5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~0 ),
	.regout(\lcd1|n_state.ROW1_7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_7 .lut_mask = "0001";
defparam \lcd1|n_state.ROW1_7 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_7 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_7 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_7 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxii_lcell \lcd1|c_state.ROW1_7 (
// Equation(s):
// \lcd1|c_state.ROW1_7~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_7~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_7~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_7 .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_7 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_7 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_7 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_7 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxii_lcell \lcd1|n_state.ROW1_8 (
// Equation(s):
// \lcd1|n_state.ROW1_8~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_7~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|c_state.ROW1_7~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|n_state.ROW1_8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_8 .lut_mask = "0000";
defparam \lcd1|n_state.ROW1_8 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_8 .output_mode = "reg_only";
defparam \lcd1|n_state.ROW1_8 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_8 .sum_lutc_input = "datac";
defparam \lcd1|n_state.ROW1_8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \lcd1|c_state.ROW1_8 (
// Equation(s):
// \lcd1|c_state.ROW1_8~regout  = DFFEAS((((\lcd1|n_state.ROW1_8~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_8~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_8 .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_8 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_8 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_8 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_8 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \lcd1|c_state.ROW1_A (
// Equation(s):
// \lcd1|c_state.ROW1_A~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_A~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_A~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_A~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_A .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_A .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_A .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_A .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_A .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_A .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxii_lcell \lcd1|n_state.ROW1_B (
// Equation(s):
// \lcd1|Selector1~10  = (\lcd1|Selector1~3  & (!\lcd1|n_state.ROW1_8~regout  & (!D1_n_state.ROW1_B & \lcd1|Selector2~0 )))
// \lcd1|n_state.ROW1_B~regout  = DFFEAS(\lcd1|Selector1~10 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_A~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector1~3 ),
	.datab(\lcd1|n_state.ROW1_8~regout ),
	.datac(\lcd1|c_state.ROW1_A~regout ),
	.datad(\lcd1|Selector2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~10 ),
	.regout(\lcd1|n_state.ROW1_B~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_B .lut_mask = "0200";
defparam \lcd1|n_state.ROW1_B .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_B .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_B .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_B .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_B .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \lcd1|c_state.ROW1_B (
// Equation(s):
// \lcd1|c_state.ROW1_B~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_B~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_B~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_B~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_B .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_B .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_B .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_B .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_B .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_B .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \lcd1|n_state.ROW1_C (
// Equation(s):
// \lcd1|Selector3~0  = (\lcd1|n_state.ROW2_8~regout ) # ((\lcd1|n_state.ROW2_9~regout ) # ((D1_n_state.ROW1_C) # (!\lcd1|Selector1~2 )))
// \lcd1|n_state.ROW1_C~regout  = DFFEAS(\lcd1|Selector3~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_B~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_8~regout ),
	.datab(\lcd1|n_state.ROW2_9~regout ),
	.datac(\lcd1|c_state.ROW1_B~regout ),
	.datad(\lcd1|Selector1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector3~0 ),
	.regout(\lcd1|n_state.ROW1_C~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_C .lut_mask = "feff";
defparam \lcd1|n_state.ROW1_C .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_C .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_C .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_C .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_C .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \lcd1|n_state.ROW1_9 (
// Equation(s):
// \lcd1|Selector3~1  = (\lcd1|row_2 [2] & (((D1_n_state.ROW1_9) # (\lcd1|Selector3~0 )) # (!\lcd1|Selector1~3 )))
// \lcd1|n_state.ROW1_9~regout  = DFFEAS(\lcd1|Selector3~1 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_8~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector1~3 ),
	.datab(\lcd1|row_2 [2]),
	.datac(\lcd1|c_state.ROW1_8~regout ),
	.datad(\lcd1|Selector3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector3~1 ),
	.regout(\lcd1|n_state.ROW1_9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_9 .lut_mask = "ccc4";
defparam \lcd1|n_state.ROW1_9 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_9 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_9 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_9 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \lcd1|c_state.ROW1_9 (
// Equation(s):
// \lcd1|c_state.ROW1_9~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_9~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_9~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_9 .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_9 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_9 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_9 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_9 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \lcd1|c_state.ROW2_ADDR (
// Equation(s):
// \lcd1|c_state.ROW2_ADDR~regout  = DFFEAS((((\lcd1|n_state.ROW2_ADDR~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW2_ADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_ADDR .lut_mask = "ff00";
defparam \lcd1|c_state.ROW2_ADDR .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_ADDR .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_ADDR .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_ADDR .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \lcd1|n_state.ROW2_0 (
// Equation(s):
// \lcd1|Selector1~8  = (!\lcd1|row_2 [2] & (!\lcd1|n_state.ROW1_7~regout  & (!D1_n_state.ROW2_0 & !\lcd1|n_state.ROW1_A~regout )))
// \lcd1|n_state.ROW2_0~regout  = DFFEAS(\lcd1|Selector1~8 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_ADDR~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|row_2 [2]),
	.datab(\lcd1|n_state.ROW1_7~regout ),
	.datac(\lcd1|c_state.ROW2_ADDR~regout ),
	.datad(\lcd1|n_state.ROW1_A~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~8 ),
	.regout(\lcd1|n_state.ROW2_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_0 .lut_mask = "0001";
defparam \lcd1|n_state.ROW2_0 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_0 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_0 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_0 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \lcd1|c_state.ROW1_C (
// Equation(s):
// \lcd1|c_state.ROW1_C~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_C~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_C~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_C~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_C .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_C .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_C .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_C .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_C .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_C .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \lcd1|n_state.ROW1_D (
// Equation(s):
// \lcd1|Selector2~2  = (\lcd1|row_2 [2] & (!\lcd1|n_state.ROW2_0~regout )) # (!\lcd1|row_2 [2] & (((!D1_n_state.ROW1_D & !\lcd1|n_state.ROW1_F~regout ))))
// \lcd1|n_state.ROW1_D~regout  = DFFEAS(\lcd1|Selector2~2 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_C~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|row_2 [2]),
	.datab(\lcd1|n_state.ROW2_0~regout ),
	.datac(\lcd1|c_state.ROW1_C~regout ),
	.datad(\lcd1|n_state.ROW1_F~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector2~2 ),
	.regout(\lcd1|n_state.ROW1_D~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_D .lut_mask = "2227";
defparam \lcd1|n_state.ROW1_D .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_D .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_D .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_D .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_D .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \lcd1|n_state.ROW1_A (
// Equation(s):
// \lcd1|Selector6~0  = (\lcd1|n_state.ROW2_2~regout ) # ((\lcd1|n_state.ROW2_6~regout ) # ((D1_n_state.ROW1_A) # (\lcd1|n_state.ROW1_D~regout )))
// \lcd1|n_state.ROW1_A~regout  = DFFEAS(\lcd1|Selector6~0 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_9~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_2~regout ),
	.datab(\lcd1|n_state.ROW2_6~regout ),
	.datac(\lcd1|c_state.ROW1_9~regout ),
	.datad(\lcd1|n_state.ROW1_D~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector6~0 ),
	.regout(\lcd1|n_state.ROW1_A~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_A .lut_mask = "fffe";
defparam \lcd1|n_state.ROW1_A .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_A .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_A .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_A .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_A .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \lcd1|n_state.ROW2_E (
// Equation(s):
// \lcd1|Selector6~1  = ((\lcd1|n_state.ROW2_D~regout ) # ((D1_n_state.ROW2_E) # (\lcd1|Selector6~0 )))
// \lcd1|n_state.ROW2_E~regout  = DFFEAS(\lcd1|Selector6~1 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_D~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|n_state.ROW2_D~regout ),
	.datac(\lcd1|c_state.ROW2_D~regout ),
	.datad(\lcd1|Selector6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector6~1 ),
	.regout(\lcd1|n_state.ROW2_E~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_E .lut_mask = "fffc";
defparam \lcd1|n_state.ROW2_E .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_E .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_E .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_E .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_E .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \lcd1|n_state.ROW1_2 (
// Equation(s):
// \lcd1|Selector3~2  = (((D1_n_state.ROW1_2) # (\lcd1|n_state.ROW1_5~regout )))
// \lcd1|n_state.ROW1_2~regout  = DFFEAS(\lcd1|Selector3~2 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|c_state.ROW1_1~regout ),
	.datad(\lcd1|n_state.ROW1_5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector3~2 ),
	.regout(\lcd1|n_state.ROW1_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_2 .lut_mask = "fff0";
defparam \lcd1|n_state.ROW1_2 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_2 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_2 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_2 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \lcd1|c_state.ROW1_2 (
// Equation(s):
// \lcd1|c_state.ROW1_2~regout  = DFFEAS((((\lcd1|n_state.ROW1_2~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_2 .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_2 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_2 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_2 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_2 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \lcd1|n_state.ROW1_3 (
// Equation(s):
// \lcd1|Selector5~6  = (\lcd1|n_state.ROW2_F~regout ) # ((\lcd1|n_state.ROW1_9~regout ) # ((D1_n_state.ROW1_3) # (\lcd1|n_state.ROW2_D~regout )))
// \lcd1|n_state.ROW1_3~regout  = DFFEAS(\lcd1|Selector5~6 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_F~regout ),
	.datab(\lcd1|n_state.ROW1_9~regout ),
	.datac(\lcd1|c_state.ROW1_2~regout ),
	.datad(\lcd1|n_state.ROW2_D~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector5~6 ),
	.regout(\lcd1|n_state.ROW1_3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_3 .lut_mask = "fffe";
defparam \lcd1|n_state.ROW1_3 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_3 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_3 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_3 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \lcd1|c_state.ROW1_3 (
// Equation(s):
// \lcd1|c_state.ROW1_3~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_3~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_3~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_3 .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_3 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_3 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_3 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_3 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \lcd1|n_state.ROW1_4 (
// Equation(s):
// \lcd1|Selector5~1  = (!\lcd1|row_2 [2] & ((\lcd1|n_state.ROW2_1~regout ) # ((D1_n_state.ROW1_4) # (\lcd1|n_state.ROW2_A~regout ))))
// \lcd1|n_state.ROW1_4~regout  = DFFEAS(\lcd1|Selector5~1 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_3~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_1~regout ),
	.datab(\lcd1|row_2 [2]),
	.datac(\lcd1|c_state.ROW1_3~regout ),
	.datad(\lcd1|n_state.ROW2_A~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector5~1 ),
	.regout(\lcd1|n_state.ROW1_4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_4 .lut_mask = "3332";
defparam \lcd1|n_state.ROW1_4 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_4 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_4 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_4 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \lcd1|c_state.ROW1_4 (
// Equation(s):
// \lcd1|c_state.ROW1_4~regout  = DFFEAS((((\lcd1|n_state.ROW1_4~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_4 .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_4 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_4 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_4 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_4 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \lcd1|c_state.ROW1_5 (
// Equation(s):
// \lcd1|c_state.ROW1_5~regout  = DFFEAS((((\lcd1|n_state.ROW1_5~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_5 .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_5 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_5 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_5 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_5 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \lcd1|n_state.ROW1_6 (
// Equation(s):
// \lcd1|Selector1~4  = (!\lcd1|n_state.SET_FUNCTION~regout  & ((\lcd1|row_2 [2] & ((!\lcd1|n_state.ROW2_A~regout ))) # (!\lcd1|row_2 [2] & (!D1_n_state.ROW1_6))))
// \lcd1|n_state.ROW1_6~regout  = DFFEAS(\lcd1|Selector1~4 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_5~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.SET_FUNCTION~regout ),
	.datab(\lcd1|row_2 [2]),
	.datac(\lcd1|c_state.ROW1_5~regout ),
	.datad(\lcd1|n_state.ROW2_A~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~4 ),
	.regout(\lcd1|n_state.ROW1_6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_6 .lut_mask = "0145";
defparam \lcd1|n_state.ROW1_6 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_6 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_6 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_6 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \lcd1|c_state.ROW2_0 (
// Equation(s):
// \lcd1|c_state.ROW2_0~regout  = DFFEAS((((\lcd1|n_state.ROW2_0~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW2_0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_0 .lut_mask = "ff00";
defparam \lcd1|c_state.ROW2_0 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_0 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_0 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_0 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \lcd1|n_state.ROW2_1 (
// Equation(s):
// \lcd1|Selector4~5  = (\lcd1|n_state.ROW1_6~regout ) # ((\lcd1|n_state.ROW1_3~regout ) # ((D1_n_state.ROW2_1) # (\lcd1|Selector4~4 )))
// \lcd1|n_state.ROW2_1~regout  = DFFEAS(\lcd1|Selector4~5 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW2_0~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW1_6~regout ),
	.datab(\lcd1|n_state.ROW1_3~regout ),
	.datac(\lcd1|c_state.ROW2_0~regout ),
	.datad(\lcd1|Selector4~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector4~5 ),
	.regout(\lcd1|n_state.ROW2_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_1 .lut_mask = "fffe";
defparam \lcd1|n_state.ROW2_1 .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_1 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW2_1 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_1 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW2_1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \lcd1|c_state.ROW2_1 (
// Equation(s):
// \lcd1|c_state.ROW2_1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW2_1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW2_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW2_1 .lut_mask = "0000";
defparam \lcd1|c_state.ROW2_1 .operation_mode = "normal";
defparam \lcd1|c_state.ROW2_1 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW2_1 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW2_1 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW2_1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \lcd1|c_state.ROW1_D (
// Equation(s):
// \lcd1|c_state.ROW1_D~regout  = DFFEAS((((\lcd1|n_state.ROW1_D~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_D~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_D~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_D .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_D .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_D .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_D .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_D .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_D .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \lcd1|n_state.ROW1_E (
// Equation(s):
// \lcd1|Selector7~1  = (\lcd1|Selector7~0  & (!\lcd1|n_state.ROW2_E~regout  & (!D1_n_state.ROW1_E & !\lcd1|n_state.ROW1_C~regout )))
// \lcd1|n_state.ROW1_E~regout  = DFFEAS(\lcd1|Selector7~1 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_D~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector7~0 ),
	.datab(\lcd1|n_state.ROW2_E~regout ),
	.datac(\lcd1|c_state.ROW1_D~regout ),
	.datad(\lcd1|n_state.ROW1_C~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~1 ),
	.regout(\lcd1|n_state.ROW1_E~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_E .lut_mask = "0002";
defparam \lcd1|n_state.ROW1_E .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_E .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_E .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_E .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_E .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N5
maxii_lcell \lcd1|c_state.ROW1_ADDR (
// Equation(s):
// \lcd1|c_state.ROW1_ADDR~regout  = DFFEAS((((\lcd1|n_state.ROW1_ADDR~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_ADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_ADDR .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_ADDR .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_ADDR .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_ADDR .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_ADDR .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \lcd1|n_state.ROW1_0 (
// Equation(s):
// \lcd1|Selector1~7  = (!\lcd1|n_state.ROW2_7~regout  & (!\lcd1|n_state.ROW1_F~regout  & (!D1_n_state.ROW1_0 & \lcd1|row_2 [2])))
// \lcd1|n_state.ROW1_0~regout  = DFFEAS(\lcd1|Selector1~7 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_ADDR~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_7~regout ),
	.datab(\lcd1|n_state.ROW1_F~regout ),
	.datac(\lcd1|c_state.ROW1_ADDR~regout ),
	.datad(\lcd1|row_2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~7 ),
	.regout(\lcd1|n_state.ROW1_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_0 .lut_mask = "0100";
defparam \lcd1|n_state.ROW1_0 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_0 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_0 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_0 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \lcd1|c_state.ROW1_0 (
// Equation(s):
// \lcd1|c_state.ROW1_0~regout  = DFFEAS((((\lcd1|n_state.ROW1_0~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_0 .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_0 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_0 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_0 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_0 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \lcd1|n_state.ROW1_1 (
// Equation(s):
// \lcd1|Selector3~4  = (D1_n_state.ROW1_1) # ((\lcd1|n_state.ROW1_D~regout ) # ((!\lcd1|row_2 [2] & \lcd1|n_state.ROW1_E~regout )))
// \lcd1|n_state.ROW1_1~regout  = DFFEAS(\lcd1|Selector3~4 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_0~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|row_2 [2]),
	.datab(\lcd1|n_state.ROW1_E~regout ),
	.datac(\lcd1|c_state.ROW1_0~regout ),
	.datad(\lcd1|n_state.ROW1_D~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector3~4 ),
	.regout(\lcd1|n_state.ROW1_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_1 .lut_mask = "fff4";
defparam \lcd1|n_state.ROW1_1 .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_1 .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_1 .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_1 .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \lcd1|c_state.ROW1_1 (
// Equation(s):
// \lcd1|c_state.ROW1_1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], \lcd1|n_state.ROW1_1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_1 .lut_mask = "0000";
defparam \lcd1|c_state.ROW1_1 .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_1 .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_1 .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_1 .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \lcd1|c_state.ROW1_E (
// Equation(s):
// \lcd1|c_state.ROW1_E~regout  = DFFEAS((((\lcd1|n_state.ROW1_E~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_E~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_E~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_E .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_E .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_E .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_E .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_E .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_E .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \lcd1|n_state.ROW1_F (
// Equation(s):
// \lcd1|Selector3~3  = ((!\lcd1|row_2 [2] & ((\lcd1|Selector3~2 ) # (D1_n_state.ROW1_F)))) # (!\lcd1|Selector1~4 )
// \lcd1|n_state.ROW1_F~regout  = DFFEAS(\lcd1|Selector3~3 , GLOBAL(\clk~combout ), VCC, , , \lcd1|c_state.ROW1_E~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\lcd1|row_2 [2]),
	.datab(\lcd1|Selector3~2 ),
	.datac(\lcd1|c_state.ROW1_E~regout ),
	.datad(\lcd1|Selector1~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector3~3 ),
	.regout(\lcd1|n_state.ROW1_F~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW1_F .lut_mask = "54ff";
defparam \lcd1|n_state.ROW1_F .operation_mode = "normal";
defparam \lcd1|n_state.ROW1_F .output_mode = "reg_and_comb";
defparam \lcd1|n_state.ROW1_F .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW1_F .sum_lutc_input = "qfbk";
defparam \lcd1|n_state.ROW1_F .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \lcd1|c_state.ROW1_F (
// Equation(s):
// \lcd1|c_state.ROW1_F~regout  = DFFEAS((((\lcd1|n_state.ROW1_F~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|n_state.ROW1_F~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|c_state.ROW1_F~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|c_state.ROW1_F .lut_mask = "ff00";
defparam \lcd1|c_state.ROW1_F .operation_mode = "normal";
defparam \lcd1|c_state.ROW1_F .output_mode = "reg_only";
defparam \lcd1|c_state.ROW1_F .register_cascade_mode = "off";
defparam \lcd1|c_state.ROW1_F .sum_lutc_input = "datac";
defparam \lcd1|c_state.ROW1_F .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \lcd1|n_state.ROW2_ADDR (
// Equation(s):
// \lcd1|n_state.ROW2_ADDR~regout  = DFFEAS((((\lcd1|c_state.ROW1_F~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\lcd1|c_state.ROW1_F~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|n_state.ROW2_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|n_state.ROW2_ADDR .lut_mask = "ff00";
defparam \lcd1|n_state.ROW2_ADDR .operation_mode = "normal";
defparam \lcd1|n_state.ROW2_ADDR .output_mode = "reg_only";
defparam \lcd1|n_state.ROW2_ADDR .register_cascade_mode = "off";
defparam \lcd1|n_state.ROW2_ADDR .sum_lutc_input = "datac";
defparam \lcd1|n_state.ROW2_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
maxii_lcell \lcd1|LCD_RS (
// Equation(s):
// \lcd1|LCD_RS~regout  = DFFEAS(((!\lcd1|n_state.SET_FUNCTION~regout  & (!\lcd1|n_state.ROW2_ADDR~regout  & \lcd1|Selector2~0 ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\lcd1|n_state.SET_FUNCTION~regout ),
	.datac(\lcd1|n_state.ROW2_ADDR~regout ),
	.datad(\lcd1|Selector2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_RS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_RS .lut_mask = "0300";
defparam \lcd1|LCD_RS .operation_mode = "normal";
defparam \lcd1|LCD_RS .output_mode = "reg_only";
defparam \lcd1|LCD_RS .register_cascade_mode = "off";
defparam \lcd1|LCD_RS .sum_lutc_input = "datac";
defparam \lcd1|LCD_RS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \lcd1|Selector7~3 (
// Equation(s):
// \lcd1|Selector7~3_combout  = (\lcd1|n_state.ROW2_2~regout ) # ((\lcd1|n_state.DISP_CLEAR~regout ) # ((\lcd1|n_state.ROW1_4~regout )))

	.clk(gnd),
	.dataa(\lcd1|n_state.ROW2_2~regout ),
	.datab(\lcd1|n_state.DISP_CLEAR~regout ),
	.datac(\lcd1|n_state.ROW1_4~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector7~3 .lut_mask = "fefe";
defparam \lcd1|Selector7~3 .operation_mode = "normal";
defparam \lcd1|Selector7~3 .output_mode = "comb_only";
defparam \lcd1|Selector7~3 .register_cascade_mode = "off";
defparam \lcd1|Selector7~3 .sum_lutc_input = "datac";
defparam \lcd1|Selector7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \lcd1|Selector7~7 (
// Equation(s):
// \lcd1|Selector7~7_combout  = (((!\lcd1|n_state.ROW1_1~regout  & !\lcd1|n_state.ROW1_D~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW1_1~regout ),
	.datad(\lcd1|n_state.ROW1_D~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector7~7 .lut_mask = "000f";
defparam \lcd1|Selector7~7 .operation_mode = "normal";
defparam \lcd1|Selector7~7 .output_mode = "comb_only";
defparam \lcd1|Selector7~7 .register_cascade_mode = "off";
defparam \lcd1|Selector7~7 .sum_lutc_input = "datac";
defparam \lcd1|Selector7~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \lcd1|Selector7~8 (
// Equation(s):
// \lcd1|Selector7~8_combout  = ((\lcd1|Selector7~6 ) # ((\lcd1|n_state.ROW1_0~regout  & !\lcd1|row_2 [2]))) # (!\lcd1|Selector7~7_combout )

	.clk(gnd),
	.dataa(\lcd1|n_state.ROW1_0~regout ),
	.datab(\lcd1|row_2 [2]),
	.datac(\lcd1|Selector7~7_combout ),
	.datad(\lcd1|Selector7~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector7~8 .lut_mask = "ff2f";
defparam \lcd1|Selector7~8 .operation_mode = "normal";
defparam \lcd1|Selector7~8 .output_mode = "comb_only";
defparam \lcd1|Selector7~8 .register_cascade_mode = "off";
defparam \lcd1|Selector7~8 .sum_lutc_input = "datac";
defparam \lcd1|Selector7~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \lcd1|Selector7~2 (
// Equation(s):
// \lcd1|Selector7~2_combout  = (\lcd1|row_2 [2] & ((\lcd1|n_state.ROW1_2~regout ) # ((!\lcd1|Selector7~1 ) # (!\lcd1|Selector1~0 ))))

	.clk(gnd),
	.dataa(\lcd1|row_2 [2]),
	.datab(\lcd1|n_state.ROW1_2~regout ),
	.datac(\lcd1|Selector1~0 ),
	.datad(\lcd1|Selector7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector7~2 .lut_mask = "8aaa";
defparam \lcd1|Selector7~2 .operation_mode = "normal";
defparam \lcd1|Selector7~2 .output_mode = "comb_only";
defparam \lcd1|Selector7~2 .register_cascade_mode = "off";
defparam \lcd1|Selector7~2 .sum_lutc_input = "datac";
defparam \lcd1|Selector7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \lcd1|LCD_DATA[0] (
// Equation(s):
// \lcd1|LCD_DATA [0] = DFFEAS((\lcd1|Selector7~3_combout ) # ((\lcd1|Selector7~8_combout ) # ((\lcd1|Selector7~5 ) # (\lcd1|Selector7~2_combout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector7~3_combout ),
	.datab(\lcd1|Selector7~8_combout ),
	.datac(\lcd1|Selector7~5 ),
	.datad(\lcd1|Selector7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[0] .lut_mask = "fffe";
defparam \lcd1|LCD_DATA[0] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[0] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[0] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[0] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \lcd1|Selector6~4 (
// Equation(s):
// \lcd1|Selector6~4_combout  = (\lcd1|n_state.ROW1_5~regout ) # ((\lcd1|row_2 [32] & (\lcd1|n_state.ROW2_A~regout )) # (!\lcd1|row_2 [32] & ((\lcd1|n_state.ROW2_1~regout ))))

	.clk(gnd),
	.dataa(\lcd1|row_2 [32]),
	.datab(\lcd1|n_state.ROW1_5~regout ),
	.datac(\lcd1|n_state.ROW2_A~regout ),
	.datad(\lcd1|n_state.ROW2_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector6~4 .lut_mask = "fdec";
defparam \lcd1|Selector6~4 .operation_mode = "normal";
defparam \lcd1|Selector6~4 .output_mode = "comb_only";
defparam \lcd1|Selector6~4 .register_cascade_mode = "off";
defparam \lcd1|Selector6~4 .sum_lutc_input = "datac";
defparam \lcd1|Selector6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \lcd1|Selector2~1 (
// Equation(s):
// \lcd1|Selector2~1_combout  = ((\lcd1|row_2 [2] & ((!\lcd1|n_state.ROW1_1~regout ))) # (!\lcd1|row_2 [2] & (!\lcd1|n_state.ROW1_C~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\lcd1|row_2 [2]),
	.datac(\lcd1|n_state.ROW1_C~regout ),
	.datad(\lcd1|n_state.ROW1_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector2~1 .lut_mask = "03cf";
defparam \lcd1|Selector2~1 .operation_mode = "normal";
defparam \lcd1|Selector2~1 .output_mode = "comb_only";
defparam \lcd1|Selector2~1 .register_cascade_mode = "off";
defparam \lcd1|Selector2~1 .sum_lutc_input = "datac";
defparam \lcd1|Selector2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \lcd1|Selector6~2 (
// Equation(s):
// \lcd1|Selector6~2_combout  = ((\lcd1|row_2 [2] & ((\lcd1|Selector6~1 ))) # (!\lcd1|row_2 [2] & (\lcd1|n_state.ROW1_6~regout ))) # (!\lcd1|Selector2~1_combout )

	.clk(gnd),
	.dataa(\lcd1|row_2 [2]),
	.datab(\lcd1|n_state.ROW1_6~regout ),
	.datac(\lcd1|Selector2~1_combout ),
	.datad(\lcd1|Selector6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector6~2 .lut_mask = "ef4f";
defparam \lcd1|Selector6~2 .operation_mode = "normal";
defparam \lcd1|Selector6~2 .output_mode = "comb_only";
defparam \lcd1|Selector6~2 .register_cascade_mode = "off";
defparam \lcd1|Selector6~2 .sum_lutc_input = "datac";
defparam \lcd1|Selector6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \lcd1|LCD_DATA[1] (
// Equation(s):
// \lcd1|LCD_DATA [1] = DFFEAS((\lcd1|n_state.ROW1_4~regout ) # ((\lcd1|Selector6~4_combout ) # ((\lcd1|Selector6~3 ) # (\lcd1|Selector6~2_combout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW1_4~regout ),
	.datab(\lcd1|Selector6~4_combout ),
	.datac(\lcd1|Selector6~3 ),
	.datad(\lcd1|Selector6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[1] .lut_mask = "fffe";
defparam \lcd1|LCD_DATA[1] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[1] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[1] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[1] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \lcd1|Selector5~3 (
// Equation(s):
// \lcd1|Selector5~3_combout  = ((\lcd1|Selector5~1 ) # ((!\lcd1|row_2 [32] & \lcd1|Selector5~2 ))) # (!\lcd1|Selector2~2 )

	.clk(gnd),
	.dataa(\lcd1|Selector2~2 ),
	.datab(\lcd1|Selector5~1 ),
	.datac(\lcd1|row_2 [32]),
	.datad(\lcd1|Selector5~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector5~3 .lut_mask = "dfdd";
defparam \lcd1|Selector5~3 .operation_mode = "normal";
defparam \lcd1|Selector5~3 .output_mode = "comb_only";
defparam \lcd1|Selector5~3 .register_cascade_mode = "off";
defparam \lcd1|Selector5~3 .sum_lutc_input = "datac";
defparam \lcd1|Selector5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \lcd1|Selector5~5 (
// Equation(s):
// \lcd1|Selector5~5_combout  = (\lcd1|n_state.ROW1_1~regout ) # ((\lcd1|Selector5~3_combout ) # ((\lcd1|Selector5~4 ) # (\lcd1|n_state.ROW1_2~regout )))

	.clk(gnd),
	.dataa(\lcd1|n_state.ROW1_1~regout ),
	.datab(\lcd1|Selector5~3_combout ),
	.datac(\lcd1|Selector5~4 ),
	.datad(\lcd1|n_state.ROW1_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector5~5 .lut_mask = "fffe";
defparam \lcd1|Selector5~5 .operation_mode = "normal";
defparam \lcd1|Selector5~5 .output_mode = "comb_only";
defparam \lcd1|Selector5~5 .register_cascade_mode = "off";
defparam \lcd1|Selector5~5 .sum_lutc_input = "datac";
defparam \lcd1|Selector5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \lcd1|LCD_DATA[2] (
// Equation(s):
// \lcd1|LCD_DATA [2] = DFFEAS((\lcd1|Selector5~5_combout ) # ((\lcd1|row_2 [2] & ((\lcd1|Selector5~6 ) # (!\lcd1|Selector7~1 )))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector5~6 ),
	.datab(\lcd1|Selector7~1 ),
	.datac(\lcd1|row_2 [2]),
	.datad(\lcd1|Selector5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[2] .lut_mask = "ffb0";
defparam \lcd1|LCD_DATA[2] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[2] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[2] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[2] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \lcd1|Selector4~3 (
// Equation(s):
// \lcd1|Selector4~3_combout  = (\lcd1|row_2 [0] & (\lcd1|n_state.ROW2_0~regout  & (\lcd1|row_2 [2]))) # (!\lcd1|row_2 [0] & ((\lcd1|n_state.ROW2_9~regout ) # ((\lcd1|n_state.ROW2_0~regout  & \lcd1|row_2 [2]))))

	.clk(gnd),
	.dataa(\lcd1|row_2 [0]),
	.datab(\lcd1|n_state.ROW2_0~regout ),
	.datac(\lcd1|row_2 [2]),
	.datad(\lcd1|n_state.ROW2_9~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector4~3 .lut_mask = "d5c0";
defparam \lcd1|Selector4~3 .operation_mode = "normal";
defparam \lcd1|Selector4~3 .output_mode = "comb_only";
defparam \lcd1|Selector4~3 .register_cascade_mode = "off";
defparam \lcd1|Selector4~3 .sum_lutc_input = "datac";
defparam \lcd1|Selector4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \lcd1|Selector4~2 (
// Equation(s):
// \lcd1|Selector4~2_combout  = (\lcd1|n_state.SET_FUNCTION~regout ) # ((!\lcd1|row_2 [32] & ((\lcd1|n_state.ROW2_3~regout ) # (\lcd1|n_state.ROW2_8~regout ))))

	.clk(gnd),
	.dataa(\lcd1|n_state.SET_FUNCTION~regout ),
	.datab(\lcd1|row_2 [32]),
	.datac(\lcd1|n_state.ROW2_3~regout ),
	.datad(\lcd1|n_state.ROW2_8~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector4~2 .lut_mask = "bbba";
defparam \lcd1|Selector4~2 .operation_mode = "normal";
defparam \lcd1|Selector4~2 .output_mode = "comb_only";
defparam \lcd1|Selector4~2 .register_cascade_mode = "off";
defparam \lcd1|Selector4~2 .sum_lutc_input = "datac";
defparam \lcd1|Selector4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \lcd1|LCD_DATA[3] (
// Equation(s):
// \lcd1|LCD_DATA [3] = DFFEAS((\lcd1|Selector4~3_combout ) # ((\lcd1|Selector4~5 ) # ((\lcd1|Selector4~2_combout ) # (\lcd1|Selector4~1 ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector4~3_combout ),
	.datab(\lcd1|Selector4~5 ),
	.datac(\lcd1|Selector4~2_combout ),
	.datad(\lcd1|Selector4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[3] .lut_mask = "fffe";
defparam \lcd1|LCD_DATA[3] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[3] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[3] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[3] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \lcd1|Selector3~5 (
// Equation(s):
// \lcd1|Selector3~5_combout  = (\lcd1|Selector3~4 ) # ((\lcd1|row_2 [32] & (\lcd1|n_state.ROW2_2~regout )) # (!\lcd1|row_2 [32] & ((!\lcd1|Selector1~0 ))))

	.clk(gnd),
	.dataa(\lcd1|row_2 [32]),
	.datab(\lcd1|Selector3~4 ),
	.datac(\lcd1|n_state.ROW2_2~regout ),
	.datad(\lcd1|Selector1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector3~5 .lut_mask = "ecfd";
defparam \lcd1|Selector3~5 .operation_mode = "normal";
defparam \lcd1|Selector3~5 .output_mode = "comb_only";
defparam \lcd1|Selector3~5 .register_cascade_mode = "off";
defparam \lcd1|Selector3~5 .sum_lutc_input = "datac";
defparam \lcd1|Selector3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \lcd1|LCD_DATA[4] (
// Equation(s):
// \lcd1|LCD_DATA [4] = DFFEAS((\lcd1|n_state.ROW2_7~regout ) # ((\lcd1|Selector3~1 ) # ((\lcd1|Selector3~3 ) # (\lcd1|Selector3~5_combout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_7~regout ),
	.datab(\lcd1|Selector3~1 ),
	.datac(\lcd1|Selector3~3 ),
	.datad(\lcd1|Selector3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[4] .lut_mask = "fffe";
defparam \lcd1|LCD_DATA[4] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[4] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[4] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[4] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \lcd1|Selector2~3 (
// Equation(s):
// \lcd1|Selector2~3_combout  = (\lcd1|Selector2~1_combout  & (\lcd1|n_state.IDLE~regout  & ((\lcd1|row_2 [2]) # (!\lcd1|n_state.ROW1_E~regout ))))

	.clk(gnd),
	.dataa(\lcd1|Selector2~1_combout ),
	.datab(\lcd1|row_2 [2]),
	.datac(\lcd1|n_state.IDLE~regout ),
	.datad(\lcd1|n_state.ROW1_E~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector2~3 .lut_mask = "80a0";
defparam \lcd1|Selector2~3 .operation_mode = "normal";
defparam \lcd1|Selector2~3 .output_mode = "comb_only";
defparam \lcd1|Selector2~3 .register_cascade_mode = "off";
defparam \lcd1|Selector2~3 .sum_lutc_input = "datac";
defparam \lcd1|Selector2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \lcd1|LCD_DATA[5] (
// Equation(s):
// \lcd1|LCD_DATA [5] = DFFEAS((!\lcd1|n_state.ROW2_ADDR~regout  & (\lcd1|Selector2~2  & (\lcd1|Selector2~0  & \lcd1|Selector2~3_combout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|n_state.ROW2_ADDR~regout ),
	.datab(\lcd1|Selector2~2 ),
	.datac(\lcd1|Selector2~0 ),
	.datad(\lcd1|Selector2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[5] .lut_mask = "4000";
defparam \lcd1|LCD_DATA[5] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[5] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[5] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[5] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \lcd1|Selector1~5 (
// Equation(s):
// \lcd1|Selector1~5_combout  = (\lcd1|row_2 [0] & (((\lcd1|Selector1~0 )))) # (!\lcd1|row_2 [0] & (!\lcd1|n_state.ROW2_5~regout  & ((\lcd1|Selector1~2 ))))

	.clk(gnd),
	.dataa(\lcd1|n_state.ROW2_5~regout ),
	.datab(\lcd1|Selector1~0 ),
	.datac(\lcd1|row_2 [0]),
	.datad(\lcd1|Selector1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector1~5 .lut_mask = "c5c0";
defparam \lcd1|Selector1~5 .operation_mode = "normal";
defparam \lcd1|Selector1~5 .output_mode = "comb_only";
defparam \lcd1|Selector1~5 .register_cascade_mode = "off";
defparam \lcd1|Selector1~5 .sum_lutc_input = "datac";
defparam \lcd1|Selector1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxii_lcell \lcd1|Selector1~9 (
// Equation(s):
// \lcd1|Selector1~9_combout  = (\lcd1|Selector1~6  & ((\lcd1|Selector1~7 ) # ((!\lcd1|n_state.ROW1_9~regout  & \lcd1|Selector1~8 ))))

	.clk(gnd),
	.dataa(\lcd1|n_state.ROW1_9~regout ),
	.datab(\lcd1|Selector1~7 ),
	.datac(\lcd1|Selector1~6 ),
	.datad(\lcd1|Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lcd1|Selector1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|Selector1~9 .lut_mask = "d0c0";
defparam \lcd1|Selector1~9 .operation_mode = "normal";
defparam \lcd1|Selector1~9 .output_mode = "comb_only";
defparam \lcd1|Selector1~9 .register_cascade_mode = "off";
defparam \lcd1|Selector1~9 .sum_lutc_input = "datac";
defparam \lcd1|Selector1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \lcd1|LCD_DATA[6] (
// Equation(s):
// \lcd1|LCD_DATA [6] = DFFEAS((\lcd1|Selector1~5_combout  & (\lcd1|Selector1~4  & (\lcd1|Selector1~10  & \lcd1|Selector1~9_combout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(\lcd1|Selector1~5_combout ),
	.datab(\lcd1|Selector1~4 ),
	.datac(\lcd1|Selector1~10 ),
	.datad(\lcd1|Selector1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[6] .lut_mask = "8000";
defparam \lcd1|LCD_DATA[6] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[6] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[6] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[6] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxii_lcell \lcd1|LCD_DATA[7] (
// Equation(s):
// \lcd1|LCD_DATA [7] = DFFEAS((((\lcd1|n_state.ROW2_ADDR~regout ) # (\lcd1|n_state.ROW1_ADDR~regout ))), GLOBAL(\clk~combout ), VCC, , \lcd1|cnt_500hz [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\lcd1|n_state.ROW2_ADDR~regout ),
	.datad(\lcd1|n_state.ROW1_ADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd1|cnt_500hz [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\lcd1|LCD_DATA [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \lcd1|LCD_DATA[7] .lut_mask = "fff0";
defparam \lcd1|LCD_DATA[7] .operation_mode = "normal";
defparam \lcd1|LCD_DATA[7] .output_mode = "reg_only";
defparam \lcd1|LCD_DATA[7] .register_cascade_mode = "off";
defparam \lcd1|LCD_DATA[7] .sum_lutc_input = "datac";
defparam \lcd1|LCD_DATA[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[0]~I (
	.datain(!\p1|hang [0]),
	.oe(vcc),
	.combout(),
	.padio(hang[0]));
// synopsys translate_off
defparam \hang[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[1]~I (
	.datain(!\p1|hang [1]),
	.oe(vcc),
	.combout(),
	.padio(hang[1]));
// synopsys translate_off
defparam \hang[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[2]~I (
	.datain(!\p1|hang [2]),
	.oe(vcc),
	.combout(),
	.padio(hang[2]));
// synopsys translate_off
defparam \hang[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[3]~I (
	.datain(!\p1|hang [3]),
	.oe(vcc),
	.combout(),
	.padio(hang[3]));
// synopsys translate_off
defparam \hang[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[4]~I (
	.datain(!\p1|hang [4]),
	.oe(vcc),
	.combout(),
	.padio(hang[4]));
// synopsys translate_off
defparam \hang[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[5]~I (
	.datain(!\p1|hang [5]),
	.oe(vcc),
	.combout(),
	.padio(hang[5]));
// synopsys translate_off
defparam \hang[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[6]~I (
	.datain(!\p1|hang [6]),
	.oe(vcc),
	.combout(),
	.padio(hang[6]));
// synopsys translate_off
defparam \hang[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hang[7]~I (
	.datain(!\p1|hang [7]),
	.oe(vcc),
	.combout(),
	.padio(hang[7]));
// synopsys translate_off
defparam \hang[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[0]~I (
	.datain(\p1|red [0]),
	.oe(vcc),
	.combout(),
	.padio(red[0]));
// synopsys translate_off
defparam \red[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[1]~I (
	.datain(\p1|red [1]),
	.oe(vcc),
	.combout(),
	.padio(red[1]));
// synopsys translate_off
defparam \red[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[2]~I (
	.datain(\p1|red [2]),
	.oe(vcc),
	.combout(),
	.padio(red[2]));
// synopsys translate_off
defparam \red[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[3]~I (
	.datain(\p1|red [3]),
	.oe(vcc),
	.combout(),
	.padio(red[3]));
// synopsys translate_off
defparam \red[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[4]~I (
	.datain(\p1|red [4]),
	.oe(vcc),
	.combout(),
	.padio(red[4]));
// synopsys translate_off
defparam \red[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[5]~I (
	.datain(\p1|red [5]),
	.oe(vcc),
	.combout(),
	.padio(red[5]));
// synopsys translate_off
defparam \red[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[6]~I (
	.datain(\p1|red [6]),
	.oe(vcc),
	.combout(),
	.padio(red[6]));
// synopsys translate_off
defparam \red[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \red[7]~I (
	.datain(\p1|red [7]),
	.oe(vcc),
	.combout(),
	.padio(red[7]));
// synopsys translate_off
defparam \red[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[0]~I (
	.datain(\p1|green [0]),
	.oe(vcc),
	.combout(),
	.padio(green[0]));
// synopsys translate_off
defparam \green[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[1]~I (
	.datain(\p1|green [1]),
	.oe(vcc),
	.combout(),
	.padio(green[1]));
// synopsys translate_off
defparam \green[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[2]~I (
	.datain(\p1|green [2]),
	.oe(vcc),
	.combout(),
	.padio(green[2]));
// synopsys translate_off
defparam \green[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[3]~I (
	.datain(\p1|green [3]),
	.oe(vcc),
	.combout(),
	.padio(green[3]));
// synopsys translate_off
defparam \green[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[4]~I (
	.datain(\p1|green [4]),
	.oe(vcc),
	.combout(),
	.padio(green[4]));
// synopsys translate_off
defparam \green[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[5]~I (
	.datain(\p1|green [5]),
	.oe(vcc),
	.combout(),
	.padio(green[5]));
// synopsys translate_off
defparam \green[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[6]~I (
	.datain(\p1|green [6]),
	.oe(vcc),
	.combout(),
	.padio(green[6]));
// synopsys translate_off
defparam \green[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \green[7]~I (
	.datain(\p1|green [7]),
	.oe(vcc),
	.combout(),
	.padio(green[7]));
// synopsys translate_off
defparam \green[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[0]~I (
	.datain(\s1|segled [0]),
	.oe(vcc),
	.combout(),
	.padio(segled[0]));
// synopsys translate_off
defparam \segled[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[1]~I (
	.datain(\s1|segled [1]),
	.oe(vcc),
	.combout(),
	.padio(segled[1]));
// synopsys translate_off
defparam \segled[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[2]~I (
	.datain(\s1|segled [2]),
	.oe(vcc),
	.combout(),
	.padio(segled[2]));
// synopsys translate_off
defparam \segled[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[3]~I (
	.datain(\s1|segled [3]),
	.oe(vcc),
	.combout(),
	.padio(segled[3]));
// synopsys translate_off
defparam \segled[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[4]~I (
	.datain(\s1|segled [4]),
	.oe(vcc),
	.combout(),
	.padio(segled[4]));
// synopsys translate_off
defparam \segled[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[5]~I (
	.datain(\s1|segled [5]),
	.oe(vcc),
	.combout(),
	.padio(segled[5]));
// synopsys translate_off
defparam \segled[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[6]~I (
	.datain(\s1|segled [6]),
	.oe(vcc),
	.combout(),
	.padio(segled[6]));
// synopsys translate_off
defparam \segled[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segled[7]~I (
	.datain(\s1|segled [7]),
	.oe(vcc),
	.combout(),
	.padio(segled[7]));
// synopsys translate_off
defparam \segled[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[0]~I (
	.datain(!\s1|DSN [0]),
	.oe(vcc),
	.combout(),
	.padio(DSN[0]));
// synopsys translate_off
defparam \DSN[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[1]~I (
	.datain(!\s1|DSN [1]),
	.oe(vcc),
	.combout(),
	.padio(DSN[1]));
// synopsys translate_off
defparam \DSN[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[2]~I (
	.datain(!\s1|DSN [2]),
	.oe(vcc),
	.combout(),
	.padio(DSN[2]));
// synopsys translate_off
defparam \DSN[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[3]~I (
	.datain(!\s1|DSN [3]),
	.oe(vcc),
	.combout(),
	.padio(DSN[3]));
// synopsys translate_off
defparam \DSN[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[4]~I (
	.datain(!\s1|DSN [4]),
	.oe(vcc),
	.combout(),
	.padio(DSN[4]));
// synopsys translate_off
defparam \DSN[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[5]~I (
	.datain(!\s1|DSN [5]),
	.oe(vcc),
	.combout(),
	.padio(DSN[5]));
// synopsys translate_off
defparam \DSN[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[6]~I (
	.datain(!\s1|DSN [6]),
	.oe(vcc),
	.combout(),
	.padio(DSN[6]));
// synopsys translate_off
defparam \DSN[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DSN[7]~I (
	.datain(!\s1|DSN [7]),
	.oe(vcc),
	.combout(),
	.padio(DSN[7]));
// synopsys translate_off
defparam \DSN[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_E~I (
	.datain(!\lcd1|cnt_500hz [0]),
	.oe(vcc),
	.combout(),
	.padio(LCD_E));
// synopsys translate_off
defparam \LCD_E~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RS~I (
	.datain(\lcd1|LCD_RS~regout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[0]~I (
	.datain(\lcd1|LCD_DATA [0]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[0]));
// synopsys translate_off
defparam \LCD_DATA[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[1]~I (
	.datain(\lcd1|LCD_DATA [1]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[1]));
// synopsys translate_off
defparam \LCD_DATA[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[2]~I (
	.datain(\lcd1|LCD_DATA [2]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[2]));
// synopsys translate_off
defparam \LCD_DATA[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[3]~I (
	.datain(\lcd1|LCD_DATA [3]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[3]));
// synopsys translate_off
defparam \LCD_DATA[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[4]~I (
	.datain(\lcd1|LCD_DATA [4]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[4]));
// synopsys translate_off
defparam \LCD_DATA[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[5]~I (
	.datain(\lcd1|LCD_DATA [5]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[5]));
// synopsys translate_off
defparam \LCD_DATA[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[6]~I (
	.datain(\lcd1|LCD_DATA [6]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[6]));
// synopsys translate_off
defparam \LCD_DATA[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_DATA[7]~I (
	.datain(\lcd1|LCD_DATA [7]),
	.oe(vcc),
	.combout(),
	.padio(LCD_DATA[7]));
// synopsys translate_off
defparam \LCD_DATA[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
