Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/casarin/TCC/Quartus/rede/soc_system.qsys --block-symbol-file --output-directory=/home/casarin/TCC/Quartus/rede/soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading rede/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding img [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module img
Progress: Adding neuron_control_0 [neuron_control 1.0]
Progress: Parameterizing module neuron_control_0
Progress: Adding weights_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module weights_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: soc_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: soc_system.img: img.s2 must be connected to an Avalon-MM master
Warning: soc_system.weights_0: weights_0.s2 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/casarin/TCC/Quartus/rede/soc_system.qsys --synthesis=VHDL --output-directory=/home/casarin/TCC/Quartus/rede/soc_system/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading rede/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding img [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module img
Progress: Adding neuron_control_0 [neuron_control 1.0]
Progress: Parameterizing module neuron_control_0
Progress: Adding weights_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module weights_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: soc_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: soc_system.img: img.s2 must be connected to an Avalon-MM master
Warning: soc_system.weights_0: weights_0.s2 must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave neuron_control_0.avalon_slave_0 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: img: Starting RTL generation for module 'soc_system_img'
Info: img:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_img --dir=/tmp/alt7863_1648165972940648970.dir/0003_img_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7863_1648165972940648970.dir/0003_img_gen//soc_system_img_component_configuration.pl  --do_build_sim=0  ]
Info: img: Done RTL generation for module 'soc_system_img'
Info: img: "soc_system" instantiated altera_avalon_onchip_memory2 "img"
Info: neuron_control_0: "soc_system" instantiated neuron_control "neuron_control_0"
Info: weights_0: Starting RTL generation for module 'soc_system_weights_0'
Info: weights_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_weights_0 --dir=/tmp/alt7863_1648165972940648970.dir/0005_weights_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7863_1648165972940648970.dir/0005_weights_0_gen//soc_system_weights_0_component_configuration.pl  --do_build_sim=0  ]
Info: weights_0: Done RTL generation for module 'soc_system_weights_0'
Info: weights_0: "soc_system" instantiated altera_avalon_onchip_memory2 "weights_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: img_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "img_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: img_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "img_s1_agent"
Info: img_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "img_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/casarin/TCC/Quartus/rede/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: img_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "img_s1_burst_adapter"
Info: Reusing file /home/casarin/TCC/Quartus/rede/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/casarin/TCC/Quartus/rede/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/casarin/TCC/Quartus/rede/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/casarin/TCC/Quartus/rede/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/casarin/TCC/Quartus/rede/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 31 modules, 92 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
