// Seed: 1948745530
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    input  tri1  id_2
    , id_10,
    input  wor   id_3,
    input  tri   id_4,
    output tri   id_5,
    output logic id_6,
    output tri1  id_7,
    input  wire  id_8
);
  always @(1) begin
    if (1) id_6 <= id_10;
  end
endmodule
module module_1 (
    input  wire  id_0,
    input  logic id_1,
    output wor   id_2
);
  assign id_2 = id_0;
  id_4 :
  assert property (@(1) id_1)
  else id_4 <= 1;
  module_0(
      id_0, id_2, id_0, id_0, id_0, id_2, id_4, id_2, id_0
  );
endmodule
