
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/DilinDampahalage/Desktop/Processor-Design/System_Design/pa.fromNetlist.tcl
# create_project -name System_Design -dir "C:/Users/DilinDampahalage/Desktop/Processor-Design/System_Design/planAhead_run_2" -part xc6slx45csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/DilinDampahalage/Desktop/Processor-Design/System_Design/io_manager.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/DilinDampahalage/Desktop/Processor-Design/System_Design} {ipcore_dir} }
# add_files [list {ipcore_dir/data_ram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/instruction_ram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "io_manager.ucf" [current_fileset -constrset]
Adding file 'C:/Users/DilinDampahalage/Desktop/Processor-Design/System_Design/io_manager.ucf' to fileset 'constrs_1'
# add_files [list {io_manager.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design io_manager.ngc ...
WARNING:NetListWriters:298 - No output is written to io_manager.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file io_manager.edif ...
ngc2edif: Total memory usage is 78860 kilobytes

Parsing EDIF File [./planAhead_run_2/System_Design.data/cache/io_manager_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/System_Design.data/cache/io_manager_ngc_zx.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to data_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_ram.edif ...
ngc2edif: Total memory usage is 79180 kilobytes

Reading core file 'C:/Users/DilinDampahalage/Desktop/Processor-Design/System_Design/ipcore_dir/data_ram.ngc' for (cell view 'data_ram', library 'io_manager_lib', file 'io_manager.ngc')
Parsing EDIF File [./planAhead_run_2/System_Design.data/cache/data_ram_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Jun 16 22:58:08 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
