{"index": 189, "svad": "This property verifies that the signal rMXDST is assigned to 0 one clock cycle after the active-high reset signal grst is asserted. The check is triggered on every positive edge of the clock gclk, but is disabled when grst is low. Specifically, whenever grst becomes 1, the assertion requires that on the next clock cycle, rMXDST must be 0.", "reference_sva": "property p_rMXDST_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rMXDST == 0;\nendproperty\nassert_p_rMXDST_assignment_on_grst: assert property (p_rMXDST_assignment_on_grst) else $error(\"Assertion failed: rMXDST is not assigned to 0 one cycle after grst is asserted\");", "generated_sva": "property p_rMXDST_reset;\n  @(posedge gclk) grst |=> (rMXDST == 0);\nendproperty\n\nassert property (p_rMXDST_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_rMXDST_assignment_on_grst\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `rMXDST`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `grst == 1`\n    * Response condition: `##1 rMXDST == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `grst == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 rMXDST == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 0)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) grst == 1 |-> ##1 rMXDST == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_rMXDST_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rMXDST == 0;\nendproperty\nassert_p_rMXDST_assignment_on_grst: assert property (p_rMXDST_assignment_on_grst) else $error(\"Assertion failed: rMXDST is not assigned to 0 one cycle after grst is asserted\");\n```\n\n**Summary:**\nProperty `p_rMXDST_assignment_on_grst` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 44.786598443984985, "verification_time": 0.015637874603271484, "from_cache": false}