# 2023_Summer_NYCU_APLSDA
This course is teaching students with or without the basic FPGA knowledge to accomplish a digital system for control, communication, bioelectrical and other applications. Students must design a special project using FPGA, ARM, uProcessor or combinations to design an unique task. 

| Lab | Topic |
|:--:|:--:|
|[LAB1](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab01> "Mycode/LAB1")|Multiplexers, Number and Displays|
|[LAB2](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab02> "Mycode/LAB2")|Time-of-day clock|
|[LAB3](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab03> "Mycode/LAB3")|Multiplexer(8-bit input & 16-bit output)|
|[LAB4](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab04> "Mycode/LAB4")|Counter-like circuit(8-bit input & 16-bit output)|
|[LAB5](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab05> "Mycode/LAB5")|Substitute dual-port memory by single-port memory|
|[LAB6](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab06> "Mycode/LAB6")|A Simple Processor|
|[LAB7](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab07> "Mycode/LAB7")|ARM and HPS|
|[LAB8](<https://github.com/chance-chhong/Integrated-Circuit-Design-Laboratory/tree/main/Lab08> "Mycode/LAB8")|HPS FPGA and Custom QSYS Component|