{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@107:117@HdlStmAssign", "    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n    \n    assign up_clk = s_axi_aclk;\n    assign up_rstn = s_axi_aresetn;\n\n    // defaults\n\n    assign tx_valid = 1'b1;\n"], "Clone Blocks": [["hdl/library/axi_ad9144/axi_ad9144.v@126:136", "  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // dual/quad cores\n\n  assign tx_valid = 1'b1;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@110:120", "  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign tx_valid = 1'b1;\n\n  // device interface\n\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@111:121", "  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign tx_valid = 1'b1;\n\n  // device interface\n\n  axi_ad9152_if i_if (\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@123:133", "  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n\n  assign rx_ready = 1'b1;\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@158:168", "  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // defaults\n\n  assign dac_tx_valid = 1'b1;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@122:132", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign adc_valid = 1'b1;\n\n  // processor read interface\n\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@141:151", "  wire            up_drp_locked_s;\n  wire            rst_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign adc_valid = 1'b1;\n\n  // processor read interface\n\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@84:94", "  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n\n  // instantiations\n\n  axi_adxcvr_up #(\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@108:118", "    wire              up_rack_s;\n    \n    // signal name changes\n    \n    assign up_clk = s_axi_aclk;\n    assign up_rstn = s_axi_aresetn;\n\n    // defaults\n\n    assign tx_valid = 1'b1;\n    \n"], ["hdl/library/axi_ad9144/axi_ad9144.v@127:137", "  wire                                    up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // dual/quad cores\n\n  assign tx_valid = 1'b1;\n  assign tx_data = tx_data_s[(128*QUAD_OR_DUAL_N)+127:0];\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@158:168", "  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // defaults\n\n  assign dac_tx_valid = 1'b1;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@123:133", "  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // device interface\n\n  axi_ad9739a_if #(.DEVICE_TYPE (DEVICE_TYPE)) i_if (\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@144:154", "  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // device interface\n\n  axi_ad9122_if #(\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@104:114", "  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // up bus interface\n\n  up_axi i_up_axi (\n"]], "Diff Content": {"Delete": [[112, "    assign up_clk = s_axi_aclk;\n"]], "Add": []}}