<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MPAMF_MSMON_IDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_MSMON_IDR, MPAM Resource Monitoring Identification Register</h1><p>The MPAMF_MSMON_IDR characteristics are:</p><h2>Purpose</h2><p>Indicates which MPAM monitoring features are present on this MSC.</p><p>MPAMF_MSMON_IDR_s indicates Secure monitoring features.
MPAMF_MSMON_IDR_ns indicates Non-secure monitoring features.
MPAMF_MSMON_IDR_rt indicates Root monitoring features.
MPAMF_MSMON_IDR_rl indicates Realm monitoring features.</p><p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, fields that mention RIS must reflect the properties of the resource instance currently selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that do not mention RIS are constant across all resource instances.</p><h2>Configuration</h2><p><ins>The power domain of MPAMF_MSMON_IDR is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
    </ins></p><p>This register is present only when FEAT_MPAM is implemented and MPAMF_IDR.HAS_MSMON == 1. Otherwise, direct accesses to MPAMF_MSMON_IDR are <span class="arm-defined-word">RES0</span>.</p><p>The power and reset domain of each MSC component is specific to that component.</p><h2>Attributes</h2><p>MPAMF_MSMON_IDR is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">HAS_LOCAL_CAPT_EVNT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30-1">NO_HW_OFLW_INTR</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29-1">HAS_OFLW_MSI</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28-1">HAS_OFLOW_SR</a></td><td class="lr" colspan="10"><a href="#fieldset_0-27_18">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17">MSMON_MBWU</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">MSMON_CSU</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_0-31_31">HAS_LOCAL_CAPT_EVNT, bit [31]</h4><div class="field"><p>Has local capture event generator. Indicates whether this MSC has the MPAM local capture event generator and the <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a> register.</p><table class="valuetable"><tr><th>HAS_LOCAL_CAPT_EVNT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not support MPAM local capture event generator or <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Supports the MPAM local capture event generator and the <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a> register.</p></td></tr></table></div><h4 id="fieldset_0-30_30-1">NO_HW_OFLW_INTR, bit [30]<span class="condition"><br/>When FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>Does not have hardwired MPAM monitor overflow interrupt.</p><table class="valuetable"><tr><th>NO_HW_OFLW_INTR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Supports generating a hardwired interrupt to signal MPAM monitor overflow.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>No support for a hardwired interrupt to signal MPAM monitor overflow.</p></td></tr></table><p>If this field is 0, the MSC supports generating a hardwired interrupt for monitor overflow events.</p><p>If this field is 0 and the HAS_OFLW_MSI field in this register is 1, the MSC supports generating both hardwired interrupts and MSI writes to signal interrupts.</p></div><h4 id="fieldset_0-30_30-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-29_29-1">HAS_OFLW_MSI, bit [29]<span class="condition"><br/>When FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>Has support for MSI writes to signal MPAM monitor overflow interrupts. These registers are implemented: <a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a>, <a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a>, <a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a>, <a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a> and <a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a>.</p><table class="valuetable"><tr><th>HAS_OFLW_MSI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a>, <a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a>, <a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a>, <a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a> and <a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a> registers are not implemented.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a>, <a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a>, <a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a>, <a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a> and <a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a> are implemented and can be used to generate writes to signal MPAM monitor overflow interrupts.</p></td></tr></table><p>If <a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a>.NO_HW_OFLW_INTR is 1 and this bit is 0, this MSC does not support monitor overflow interrupts.</p></div><h4 id="fieldset_0-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-28_28-1">HAS_OFLOW_SR, bit [28]<span class="condition"><br/>When FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field"><p>Has MPAM monitor overflow status register <a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a>.</p><table class="valuetable"><tr><th>HAS_OFLOW_SR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not have <a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Supports <a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a>.</p></td></tr></table></div><h4 id="fieldset_0-28_28-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-27_18">Bits [27:18]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-17_17">MSMON_MBWU, bit [17]</h4><div class="field"><p>Memory bandwidth usage monitoring. Indicates whether MPAM monitoring for Memory Bandwidth Usage by PARTID and PMG is implemented and whether the following bandwidth usage registers are accessible:</p><ul><li><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>, <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a>, <a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a>, <a href="ext-msmon_mbwu.html">MSMON_MBWU</a>.
</li><li>The optional <a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a>.
</li><li>If MPAM v0.1 or MPAM v1.1 is implemented, the optional <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a> and the optional <a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a>.
</li></ul><table class="valuetable"><tr><th>MSMON_MBWU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not have monitoring for memory bandwidth usage and does not use the bandwidth usage registers.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Has monitoring of memory bandwidth usage and uses the bandwidth usage registers.</p></td></tr></table><p>If RIS is implemented, this field indicates that memory bandwidth usage monitoring is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS as described in <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>.</p></div><h4 id="fieldset_0-16_16">MSMON_CSU, bit [16]</h4><div class="field"><p>Cache storage usage monitoring. Indicates whether MPAM monitoring of cache storage usage by PARTID and PMG is implemented and the following registers are accessible:</p><ul><li><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>, <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>, <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>, <a href="ext-msmon_csu.html">MSMON_CSU</a>.
</li><li>The optional <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a>.
</li></ul><table class="valuetable"><tr><th>MSMON_CSU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not have monitoring for cache storage usage or the <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>, <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>, <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>, <a href="ext-msmon_csu.html">MSMON_CSU</a> or <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> registers.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Has monitoring of cache storage usage and the <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>, <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>, <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>, <a href="ext-msmon_csu.html">MSMON_CSU</a> and optional <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> registers.</p></td></tr></table><p>If RIS is implemented, this field indicates that cache storage usage monitoring is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS as described in <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>.</p></div><h4 id="fieldset_0-15_0">Bits [15:0]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h2>Accessing MPAMF_MSMON_IDR</h2><p>This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p><p>MPAMF_MSMON_IDR is read-only.</p><p>MPAMF_MSMON_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.</p><p>MPAMF_MSMON_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:</p><ul><li>MPAMF_MSMON_IDR_s is permitted to have either the same or different contents to MPAMF_MSMON_IDR_ns, MPAMF_MSMON_IDR_rt, or MPAMF_MSMON_IDR_rl.
</li><li>MPAMF_MSMON_IDR_ns is permitted to have either the same or different contents to MPAMF_MSMON_IDR_rt or MPAMF_MSMON_IDR_rl.
</li><li>MPAMF_MSMON_IDR_rt is permitted to have either the same or different contents to MPAMF_MSMON_IDR_rl.
</li></ul><p>There must be separate registers in the Secure (MPAMF_MSMON_IDR_s), Non-secure (MPAMF_MSMON_IDR_ns), Root (MPAMF_MSMON_IDR_rt), and Realm (MPAMF_MSMON_IDR_rl) MPAM feature pages.</p><p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, MPAMF_MSMON_IDR shows the configuration of memory system monitoring for the  resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.</p><p>Access to MPAMF_MSMON_IDR is not affected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.RIS.</p><h4>MPAMF_MSMON_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0080</span></td><td>MPAMF_MSMON_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0080</span></td><td>MPAMF_MSMON_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0080</span></td><td>MPAMF_MSMON_IDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0080</span></td><td>MPAMF_MSMON_IDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>