Item(by='kasabali', descendants=None, kids=None, score=None, time=1609695448, title=None, item_type='comment', url=None, parent=25623205, text='AFAIK it is built into the memory controller, at least for ECC UDIMM. There&#x27;s an extra DRAM chip on the module for parity (generally 8+1), but it is memory controllers responsibility to utilize it (that&#x27;s why not all CPUs support ECC)')