==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/Artix-7/Artix-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Artix-7/Artix-7'.
INFO: [HLS 200-10] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 146.441 ; gain = 54.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 146.441 ; gain = 54.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 146.441 ; gain = 54.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pool_line_buffer_shift_1_bit' into 'single_conv_test' (conv.cpp:185) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 146.441 ; gain = 54.773
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'single_pool_calculate' (conv.cpp:44:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_pool_calculate_label2' (conv.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_pool_calculate_label3' (conv.cpp:47) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'single_conv_calculate' (conv.cpp:30:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_calculate_label0' (conv.cpp:31) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_calculate_label1' (conv.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pool_line_buffer_shift_1_bit' (conv.cpp:88).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'pool_line_buffer_shift_1_bit_label8' (conv.cpp:99) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_line_buffer_shift_1_bit' (conv.cpp:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label4' (conv.cpp:63) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label5' (conv.cpp:65) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label6' (conv.cpp:76) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label7' (conv.cpp:78) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'single_conv_test_label9' (conv.cpp:109) in function 'single_conv_test' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label10' (conv.cpp:110) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'single_conv_test_label11' (conv.cpp:113) in function 'single_conv_test' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label12' (conv.cpp:117) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label13' (conv.cpp:120) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label14' (conv.cpp:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label15' (conv.cpp:127) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label16' (conv.cpp:143) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label17' (conv.cpp:148) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label18' (conv.cpp:150) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label19' (conv.cpp:161) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'single_pool_calculate_label2' (conv.cpp:45) in function 'single_pool_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_pool_calculate_label3' (conv.cpp:47) in function 'single_pool_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_conv_calculate_label0' (conv.cpp:31) in function 'single_conv_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_conv_calculate_label1' (conv.cpp:33) in function 'single_conv_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'pool_line_buffer_shift_1_bit_label8' (conv.cpp:99) in function 'pool_line_buffer_shift_1_bit' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label4' (conv.cpp:63) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label5' (conv.cpp:65) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label6' (conv.cpp:76) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label7' (conv.cpp:78) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label10' (conv.cpp:110) in function 'single_conv_test' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label12' (conv.cpp:117) in function 'single_conv_test' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label13' (conv.cpp:120) in function 'single_conv_test' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label14' (conv.cpp:125) in function 'single_conv_test' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label15' (conv.cpp:127) in function 'single_conv_test' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label16' (conv.cpp:143) in function 'single_conv_test' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label17' (conv.cpp:148) in function 'single_conv_test' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label18' (conv.cpp:150) in function 'single_conv_test' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label19' (conv.cpp:161) in function 'single_conv_test' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'go_up' (conv.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_output' (conv.cpp:106) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'single_conv_calculate' (conv.cpp:34:2)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 156.441 ; gain = 64.773
WARNING: [XFORM 203-631] Renaming function 'single_pool_calculate' to 'single_pool_calculat' (conv.cpp:48:2)
WARNING: [XFORM 203-631] Renaming function 'single_conv_calculate' to 'single_conv_calculat' (conv.cpp:34:2)
WARNING: [XFORM 203-631] Renaming function 'pool_line_buffer_shift_1_bit' to 'pool_line_buffer_shi' (conv.cpp:91:1)
WARNING: [XFORM 203-631] Renaming function 'conv_line_buffer_shift_1_bit' to 'conv_line_buffer_shi' (conv.cpp:58:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 192.484 ; gain = 100.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'single_conv_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_conv_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'single_conv_calculat'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('cal_conv_load_8', conv.cpp:34) on array 'cal_conv' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_conv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.453 seconds; current allocated memory: 151.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 151.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_line_buffer_shi'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_line_buffer_shi' (Function: conv_line_buffer_shi): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('3_write_ln67', conv.cpp:67) of variable 'cal_conv_load_11', conv.cpp:67 on array 'cal_conv' and 'load' operation ('cal_conv_load', conv.cpp:58) on array 'cal_conv'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('cal_conv_load_11', conv.cpp:67) on array 'cal_conv' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_conv'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_line_buffer_loa_8', conv.cpp:82) on array 'conv_line_buffer' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_line_buffer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 151.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 151.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_pool_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'single_pool_calculat'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('cal_pool_load_2', conv.cpp:48) on array 'cal_pool' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_pool'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 151.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 151.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pool_line_buffer_shi'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_line_buffer_shi' (Function: pool_line_buffer_shi): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('1_write_ln95', conv.cpp:95) of variable 'cal_pool_load_1', conv.cpp:95 on array 'cal_pool' and 'load' operation ('go_up', conv.cpp:91) on array 'cal_pool'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool_line_buffer_loa_4', conv.cpp:99) on array 'pool_line_buffer' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool_line_buffer'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('1_write_ln96', conv.cpp:96) of variable 'data', conv.cpp:88 on array 'cal_pool' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_pool'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 151.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 151.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'single_conv_test_label9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'single_conv_test_label11'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1)
   between 'call' operation ('_ln166', conv.cpp:166) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1)
   between 'call' operation ('out_129_1', conv.cpp:154) to 'single_conv_calculat' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('out_129_3', conv.cpp:154) to 'single_conv_calculat' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.379 seconds; current allocated memory: 156.349 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.66 seconds; current allocated memory: 168.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_conv_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_conv_calculat'.
INFO: [HLS 200-111]  Elapsed time: 1.894 seconds; current allocated memory: 168.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_line_buffer_shi'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 169.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_pool_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_pool_calculat'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 169.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_line_buffer_shi'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 169.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'single_conv_test/imgtotal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'single_conv_test/weitotal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'single_conv_test/outtotal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'single_conv_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'single_conv_test_cal_conv' to 'single_conv_test_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_kernel' to 'single_conv_test_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_line_buffer' to 'single_conv_test_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_cal_pool' to 'single_conv_test_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_pool_line_buffer' to 'single_conv_test_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_0' to 'single_conv_test_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_1' to 'single_conv_test_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_2' to 'single_conv_test_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_3' to 'single_conv_test_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_4' to 'single_conv_test_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_5' to 'single_conv_test_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_img' to 'single_conv_test_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_conv_test'.
INFO: [HLS 200-111]  Elapsed time: 11.67 seconds; current allocated memory: 204.345 MB.
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_cud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_eOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_g8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_mb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 316.578 ; gain = 224.910
INFO: [VHDL 208-304] Generating VHDL RTL for single_conv_test.
INFO: [VLOG 209-307] Generating Verilog RTL for single_conv_test.
INFO: [HLS 200-112] Total elapsed time: 57.832 seconds; peak allocated memory: 204.345 MB.
