<stg><name>dpu_pack.4</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="1" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="1" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="!5"/>
<literal name="type_read" val="!6"/>
<literal name="type_read" val="!4"/>
<literal name="type_read" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="11" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="15" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="16" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="19" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="20" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="24" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
entry:0 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1 %itr_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr

]]></Node>
<StgValue><ssdm name="itr_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2 %type_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %type_r

]]></Node>
<StgValue><ssdm name="type_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3 %ptrs_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %ptrs

]]></Node>
<StgValue><ssdm name="ptrs_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %addr_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr

]]></Node>
<StgValue><ssdm name="addr_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
entry:5 %p_read18 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read

]]></Node>
<StgValue><ssdm name="p_read18"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8192" op_0_bw="64">
<![CDATA[
entry:6 %this_5_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_5_13_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8192" op_0_bw="64">
<![CDATA[
entry:7 %this_5_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_5_11_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8192" op_0_bw="64">
<![CDATA[
entry:8 %this_5_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_5_9_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8192" op_0_bw="64">
<![CDATA[
entry:9 %this_5_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_5_7_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8192" op_0_bw="64">
<![CDATA[
entry:10 %this_5_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_5_5_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="11">
<![CDATA[
entry:11 %ptrs_cast = zext i11 %ptrs_read

]]></Node>
<StgValue><ssdm name="ptrs_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %store_ln600 = store i32 %ptrs_cast, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln600"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
entry:15 %switch_ln601 = switch i3 %type_read, void %VITIS_LOOP_630_6.preheader, i3 5, void %VITIS_LOOP_709_12.preheader, i3 6, void %VITIS_LOOP_723_14.preheader, i3 4, void %VITIS_LOOP_693_10.preheader, i3 3, void %VITIS_LOOP_666_8.preheader

]]></Node>
<StgValue><ssdm name="switch_ln601"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_666_8.preheader:0 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8192" op_0_bw="32">
<![CDATA[
VITIS_LOOP_666_8.preheader:1 %this_5_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
VITIS_LOOP_666_8.preheader:2 %store_ln665 = store i8192 %p_read18, i8192 %this_5_6

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_666_8.preheader:3 %store_ln665 = store i3 0, i3 %j_4

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_666_8.preheader:4 %br_ln665 = br void %VITIS_LOOP_666_8

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_693_10.preheader:0 %j_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8192" op_0_bw="32">
<![CDATA[
VITIS_LOOP_693_10.preheader:1 %this_5_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
VITIS_LOOP_693_10.preheader:2 %store_ln691 = store i8192 %p_read18, i8192 %this_5_8

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_693_10.preheader:3 %store_ln691 = store i3 0, i3 %j_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_693_10.preheader:4 %br_ln691 = br void %VITIS_LOOP_693_10

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_723_14.preheader:0 %j_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8192" op_0_bw="32">
<![CDATA[
VITIS_LOOP_723_14.preheader:1 %this_5_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
VITIS_LOOP_723_14.preheader:2 %store_ln0 = store i8192 %p_read18, i8192 %this_5_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_723_14.preheader:3 %store_ln0 = store i3 0, i3 %j_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_723_14.preheader:4 %br_ln0 = br void %VITIS_LOOP_723_14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_709_12.preheader:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8192" op_0_bw="32">
<![CDATA[
VITIS_LOOP_709_12.preheader:1 %this_5_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
VITIS_LOOP_709_12.preheader:2 %store_ln708 = store i8192 %p_read18, i8192 %this_5_10

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_709_12.preheader:3 %store_ln708 = store i3 0, i3 %j_1

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_709_12.preheader:4 %br_ln708 = br void %VITIS_LOOP_709_12

]]></Node>
<StgValue><ssdm name="br_ln708"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="!5"/>
<literal name="type_read" val="!6"/>
<literal name="type_read" val="!4"/>
<literal name="type_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_630_6.preheader:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="!5"/>
<literal name="type_read" val="!6"/>
<literal name="type_read" val="!4"/>
<literal name="type_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8192" op_0_bw="32">
<![CDATA[
VITIS_LOOP_630_6.preheader:1 %this_5_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="!5"/>
<literal name="type_read" val="!6"/>
<literal name="type_read" val="!4"/>
<literal name="type_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
VITIS_LOOP_630_6.preheader:2 %store_ln628 = store i8192 %p_read18, i8192 %this_5_4

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="!5"/>
<literal name="type_read" val="!6"/>
<literal name="type_read" val="!4"/>
<literal name="type_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_630_6.preheader:3 %store_ln628 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="type_read" val="!5"/>
<literal name="type_read" val="!6"/>
<literal name="type_read" val="!4"/>
<literal name="type_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_630_6.preheader:4 %br_ln628 = br void %VITIS_LOOP_630_6

]]></Node>
<StgValue><ssdm name="br_ln628"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_666_8:0 %j_13 = load i3 %j_4

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_666_8:1 %this_5_6_load = load i8192 %this_5_6

]]></Node>
<StgValue><ssdm name="this_5_6_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_666_8:2 %icmp_ln665 = icmp_eq  i3 %j_13, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_666_8:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_666_8:4 %j_14 = add i3 %j_13, i3 1

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_666_8:5 %br_ln665 = br i1 %icmp_ln665, void %VITIS_LOOP_666_8.split, void %sw.epilog.loopexit29

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="8192" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_666_8.split:1 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_666_8, i8192 %this_5_6_load, i8 %sk, i8192 %this_5_7_loc, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_666_8.split:7 %store_ln665 = store i3 %j_14, i3 %j_4

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit29:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="8192" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_666_8.split:1 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_666_8, i8192 %this_5_6_load, i8 %sk, i8192 %this_5_7_loc, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_666_8.split:2 %this_5_7_loc_load = load i8192 %this_5_7_loc

]]></Node>
<StgValue><ssdm name="this_5_7_loc_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_666_8.split:3 %zext_ln687 = zext i3 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln687"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_666_8.split:4 %addr_8 = add i6 %zext_ln687, i6 %addr_read

]]></Node>
<StgValue><ssdm name="addr_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="6" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_666_8.split:5 %call_ln687 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_1, i8192 %this_0, i6 %addr_8, i8192 %this_5_7_loc_load

]]></Node>
<StgValue><ssdm name="call_ln687"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_666_8.split:6 %store_ln665 = store i8192 %this_5_7_loc_load, i8192 %this_5_6

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_666_8.split:0 %specloopname_ln665 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68

]]></Node>
<StgValue><ssdm name="specloopname_ln665"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="6" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_666_8.split:5 %call_ln687 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_1, i8192 %this_0, i6 %addr_8, i8192 %this_5_7_loc_load

]]></Node>
<StgValue><ssdm name="call_ln687"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_666_8.split:8 %br_ln665 = br void %VITIS_LOOP_666_8

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_693_10:0 %j_11 = load i3 %j_3

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_693_10:1 %this_5_8_load = load i8192 %this_5_8

]]></Node>
<StgValue><ssdm name="this_5_8_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_693_10:2 %icmp_ln691 = icmp_eq  i3 %j_11, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln691"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_693_10:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_693_10:4 %j_12 = add i3 %j_11, i3 1

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_693_10:5 %br_ln691 = br i1 %icmp_ln691, void %VITIS_LOOP_693_10.split, void %sw.epilog.loopexit28

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_693_10.split:1 %zext_ln692 = zext i3 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln692"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_693_10.split:2 %addr_7 = add i6 %zext_ln692, i6 %addr_read

]]></Node>
<StgValue><ssdm name="addr_7"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_693_10.split:3 %idxprom_i84 = zext i6 %addr_7

]]></Node>
<StgValue><ssdm name="idxprom_i84"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_693_10.split:4 %this_0_addr_2 = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i84

]]></Node>
<StgValue><ssdm name="this_0_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8192" op_0_bw="8">
<![CDATA[
VITIS_LOOP_693_10.split:5 %this_0_load_2 = load i8 %this_0_addr_2

]]></Node>
<StgValue><ssdm name="this_0_load_2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_10.split:10 %store_ln691 = store i3 %j_12, i3 %j_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit28:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8192" op_0_bw="8">
<![CDATA[
VITIS_LOOP_693_10.split:5 %this_0_load_2 = load i8 %this_0_addr_2

]]></Node>
<StgValue><ssdm name="this_0_load_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_693_10.split:6 %call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_13, i8192 %this_5_8_load, i8192 %this_0_load_2, i8192 %this_5_9_loc

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_693_10.split:6 %call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_13, i8192 %this_5_8_load, i8192 %this_0_load_2, i8192 %this_5_9_loc

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_693_10.split:7 %this_5_9_loc_load = load i8192 %this_5_9_loc

]]></Node>
<StgValue><ssdm name="this_5_9_loc_load"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0">
<![CDATA[
VITIS_LOOP_693_10.split:8 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_693_10, i8192 %this_5_9_loc_load, i8 %sk, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_693_10.split:9 %store_ln691 = store i8192 %this_5_9_loc_load, i8192 %this_5_8

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_693_10.split:0 %specloopname_ln691 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62

]]></Node>
<StgValue><ssdm name="specloopname_ln691"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0">
<![CDATA[
VITIS_LOOP_693_10.split:8 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_693_10, i8192 %this_5_9_loc_load, i8 %sk, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_693_10.split:11 %br_ln691 = br void %VITIS_LOOP_693_10

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_723_14:0 %j_9 = load i3 %j_2

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_723_14:1 %this_5_12_load = load i8192 %this_5_12

]]></Node>
<StgValue><ssdm name="this_5_12_load"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_723_14:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_723_14:3 %icmp_ln721 = icmp_eq  i3 %j_9, i3 %itr_read

]]></Node>
<StgValue><ssdm name="icmp_ln721"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_723_14:4 %j_10 = add i3 %j_9, i3 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_723_14:5 %br_ln721 = br i1 %icmp_ln721, void %VITIS_LOOP_723_14.split, void %sw.epilog.loopexit

]]></Node>
<StgValue><ssdm name="br_ln721"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_723_14.split:1 %zext_ln722 = zext i3 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln722"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_723_14.split:2 %addr_6 = add i6 %zext_ln722, i6 %addr_read

]]></Node>
<StgValue><ssdm name="addr_6"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_723_14.split:3 %idxprom_i102 = zext i6 %addr_6

]]></Node>
<StgValue><ssdm name="idxprom_i102"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_723_14.split:4 %this_0_addr_1 = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i102

]]></Node>
<StgValue><ssdm name="this_0_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8192" op_0_bw="8">
<![CDATA[
VITIS_LOOP_723_14.split:5 %this_0_load_1 = load i8 %this_0_addr_1

]]></Node>
<StgValue><ssdm name="this_0_load_1"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_723_14.split:10 %store_ln721 = store i3 %j_10, i3 %j_2

]]></Node>
<StgValue><ssdm name="store_ln721"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="120" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8192" op_0_bw="8">
<![CDATA[
VITIS_LOOP_723_14.split:5 %this_0_load_1 = load i8 %this_0_addr_1

]]></Node>
<StgValue><ssdm name="this_0_load_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_723_14.split:6 %call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_15, i8192 %this_5_12_load, i8192 %this_0_load_1, i8192 %this_5_13_loc

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_723_14.split:6 %call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_15, i8192 %this_5_12_load, i8192 %this_0_load_1, i8192 %this_5_13_loc

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_723_14.split:7 %this_5_13_loc_load = load i8192 %this_5_13_loc

]]></Node>
<StgValue><ssdm name="this_5_13_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0">
<![CDATA[
VITIS_LOOP_723_14.split:8 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_723_14, i8192 %this_5_13_loc_load, i8 %sk, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_723_14.split:9 %store_ln721 = store i8192 %this_5_13_loc_load, i8192 %this_5_12

]]></Node>
<StgValue><ssdm name="store_ln721"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_723_14.split:0 %specloopname_ln721 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66

]]></Node>
<StgValue><ssdm name="specloopname_ln721"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0">
<![CDATA[
VITIS_LOOP_723_14.split:8 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_723_14, i8192 %this_5_13_loc_load, i8 %sk, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_723_14.split:11 %br_ln721 = br void %VITIS_LOOP_723_14

]]></Node>
<StgValue><ssdm name="br_ln721"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_709_12:0 %j_7 = load i3 %j_1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_709_12:1 %this_5_10_load = load i8192 %this_5_10

]]></Node>
<StgValue><ssdm name="this_5_10_load"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_709_12:2 %icmp_ln708 = icmp_eq  i3 %j_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln708"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_709_12:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_709_12:4 %j_8 = add i3 %j_7, i3 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_709_12:5 %br_ln708 = br i1 %icmp_ln708, void %VITIS_LOOP_709_12.split, void %sw.epilog.loopexit27

]]></Node>
<StgValue><ssdm name="br_ln708"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="8192" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_709_12.split:1 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_709_12, i8192 %this_5_10_load, i8 %sk, i8192 %this_5_11_loc, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_709_12.split:7 %store_ln708 = store i3 %j_8, i3 %j_1

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln708" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit27:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="138" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="8192" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_709_12.split:1 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_709_12, i8192 %this_5_10_load, i8 %sk, i8192 %this_5_11_loc, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_709_12.split:2 %this_5_11_loc_load = load i8192 %this_5_11_loc

]]></Node>
<StgValue><ssdm name="this_5_11_loc_load"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_709_12.split:3 %zext_ln717 = zext i3 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_709_12.split:4 %addr_4 = add i6 %zext_ln717, i6 %addr_read

]]></Node>
<StgValue><ssdm name="addr_4"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="6" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_709_12.split:5 %call_ln717 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_14, i8192 %this_0, i6 %addr_4, i8192 %this_5_11_loc_load

]]></Node>
<StgValue><ssdm name="call_ln717"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_709_12.split:6 %store_ln708 = store i8192 %this_5_11_loc_load, i8192 %this_5_10

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_709_12.split:0 %specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln708"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="6" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_709_12.split:5 %call_ln717 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_14, i8192 %this_0, i6 %addr_4, i8192 %this_5_11_loc_load

]]></Node>
<StgValue><ssdm name="call_ln717"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_709_12.split:8 %br_ln708 = br void %VITIS_LOOP_709_12

]]></Node>
<StgValue><ssdm name="br_ln708"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_630_6:0 %j_5 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_630_6:1 %this_5_4_load = load i8192 %this_5_4

]]></Node>
<StgValue><ssdm name="this_5_4_load"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_630_6:2 %icmp_ln628 = icmp_eq  i3 %j_5, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_630_6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_630_6:4 %j_6 = add i3 %j_5, i3 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_630_6:5 %br_ln628 = br i1 %icmp_ln628, void %VITIS_LOOP_630_6.split, void %sw.epilog.loopexit30

]]></Node>
<StgValue><ssdm name="br_ln628"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_630_6.split:1 %zext_ln629 = zext i3 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln629"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_630_6.split:2 %addr_1 = add i6 %zext_ln629, i6 %addr_read

]]></Node>
<StgValue><ssdm name="addr_1"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_630_6.split:3 %idxprom_i66 = zext i6 %addr_1

]]></Node>
<StgValue><ssdm name="idxprom_i66"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_630_6.split:4 %this_0_addr = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i66

]]></Node>
<StgValue><ssdm name="this_0_addr"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8192" op_0_bw="8">
<![CDATA[
VITIS_LOOP_630_6.split:5 %this_0_load = load i8 %this_0_addr

]]></Node>
<StgValue><ssdm name="this_0_load"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_630_6.split:10 %store_ln628 = store i3 %j_6, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit30:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8192" op_0_bw="8">
<![CDATA[
VITIS_LOOP_630_6.split:5 %this_0_load = load i8 %this_0_addr

]]></Node>
<StgValue><ssdm name="this_0_load"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_630_6.split:6 %call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_4_load, i8192 %this_0_load, i8192 %this_5_5_loc

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="162" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192">
<![CDATA[
VITIS_LOOP_630_6.split:6 %call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_4_load, i8192 %this_0_load, i8192 %this_5_5_loc

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
VITIS_LOOP_630_6.split:7 %this_5_5_loc_load = load i8192 %this_5_5_loc

]]></Node>
<StgValue><ssdm name="this_5_5_loc_load"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0">
<![CDATA[
VITIS_LOOP_630_6.split:8 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_630_6, i8192 %this_5_5_loc_load, i8 %sk, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_630_6.split:9 %store_ln628 = store i8192 %this_5_5_loc_load, i8192 %this_5_4

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_630_6.split:0 %specloopname_ln628 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58

]]></Node>
<StgValue><ssdm name="specloopname_ln628"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0">
<![CDATA[
VITIS_LOOP_630_6.split:8 %call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_630_6, i8192 %this_5_5_loc_load, i8 %sk, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_630_6.split:11 %br_ln628 = br void %VITIS_LOOP_630_6

]]></Node>
<StgValue><ssdm name="br_ln628"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0" op_4_bw="8192" op_5_bw="0" op_6_bw="8192" op_7_bw="0" op_8_bw="8192" op_9_bw="0">
<![CDATA[
sw.epilog:0 %this_5_31 = phi i8192 %this_5_12_load, void %sw.epilog.loopexit, i8192 %this_5_10_load, void %sw.epilog.loopexit27, i8192 %this_5_8_load, void %sw.epilog.loopexit28, i8192 %this_5_6_load, void %sw.epilog.loopexit29, i8192 %this_5_4_load, void %sw.epilog.loopexit30

]]></Node>
<StgValue><ssdm name="this_5_31"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8192">
<![CDATA[
sw.epilog:1 %ret_ln0 = ret i8192 %this_5_31

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
