{
  "design": {
    "design_info": {
      "boundary_crc": "0x761DF615630B1E77",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../memory.gen/sources_1/bd/design_3",
      "name": "design_3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_3_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "addra": {
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
              "minimum {} maximum {}} value false}}}} DATA_WIDTH 8",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      },
      "addrb": {
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
              "minimum {} maximum {}} value false}}}} DATA_WIDTH 8",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      },
      "dina_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "wea_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "design_3_blk_mem_gen_0_0",
        "xci_path": "ip\\design_3_blk_mem_gen_0_0\\design_3_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "false"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "CLK_0_1": {
        "ports": [
          "clk",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb"
        ]
      },
      "addra_0_1": {
        "ports": [
          "addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "addrb",
          "blk_mem_gen_0/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb_0"
        ]
      },
      "dina_0_1": {
        "ports": [
          "dina_0",
          "blk_mem_gen_0/dina"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wea_0",
          "blk_mem_gen_0/wea"
        ]
      }
    }
  }
}