$comment
	File created using the following command:
		vcd file T4.msim.vcd -direction
$end
$date
	Fri Mar 05 11:29:53 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module f3f4_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % f3 $end
$var wire 1 & f4 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_A $end
$var wire 1 1 ww_B $end
$var wire 1 2 ww_C $end
$var wire 1 3 ww_D $end
$var wire 1 4 ww_f3 $end
$var wire 1 5 ww_f4 $end
$var wire 1 6 \f3~output_o\ $end
$var wire 1 7 \f4~output_o\ $end
$var wire 1 8 \C~input_o\ $end
$var wire 1 9 \A~input_o\ $end
$var wire 1 : \D~input_o\ $end
$var wire 1 ; \B~input_o\ $end
$var wire 1 < \f3~0_combout\ $end
$var wire 1 = \f4~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
$end
#10000
1$
13
1:
1<
1=
17
16
15
14
1&
1%
#20000
0$
1#
03
12
18
0:
0<
0=
07
06
05
04
0&
0%
#30000
1$
13
1:
1<
1=
17
16
15
14
1&
1%
#40000
0$
0#
1"
03
02
11
1;
08
0:
0<
0=
07
06
05
04
0&
0%
#50000
1$
13
1:
1<
16
14
1%
#60000
0$
1#
03
12
18
0:
1=
17
15
1&
#70000
1$
13
1:
0<
0=
07
06
05
04
0&
0%
#80000
0$
0#
0"
1!
03
02
01
10
19
0;
08
0:
#90000
1$
13
1:
1=
17
15
1&
#100000
0$
1#
03
12
18
0:
0=
07
05
0&
#110000
1$
13
1:
1=
17
15
1&
#120000
0$
0#
1"
03
02
11
1;
08
0:
0=
07
05
0&
#130000
1$
13
1:
1<
1=
17
16
15
14
1&
1%
#140000
0$
1#
03
12
18
0:
0<
0=
07
06
05
04
0&
0%
#150000
1$
13
1:
1<
1=
17
16
15
14
1&
1%
#160000
