ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.bss.msg_buffer,"aw",%nobits
  20              		.align	2
  23              	msg_buffer:
  24 0000 00000000 		.space	30
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.section	.bss.RxBuf,"aw",%nobits
  26              		.align	2
  29              	RxBuf:
  30 0000 00000000 		.space	20
  30      00000000 
  30      00000000 
  30      00000000 
  30      00000000 
  31              		.section	.text.HAL_MspInit,"ax",%progbits
  32              		.align	1
  33              		.global	HAL_MspInit
  34              		.syntax unified
  35              		.thumb
  36              		.thumb_func
  38              	HAL_MspInit:
  39              	.LFB321:
  40              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 2


  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_lpuart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  41              		.loc 1 69 1
  42              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 3


  43              		@ args = 0, pretend = 0, frame = 8
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45              		@ link register save eliminated.
  46 0000 80B4     		push	{r7}
  47              		.cfi_def_cfa_offset 4
  48              		.cfi_offset 7, -4
  49 0002 83B0     		sub	sp, sp, #12
  50              		.cfi_def_cfa_offset 16
  51 0004 00AF     		add	r7, sp, #0
  52              		.cfi_def_cfa_register 7
  53              	.LBB2:
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 74 3
  55 0006 0F4B     		ldr	r3, .L2
  56 0008 1B6E     		ldr	r3, [r3, #96]
  57 000a 0E4A     		ldr	r2, .L2
  58 000c 43F00103 		orr	r3, r3, #1
  59 0010 1366     		str	r3, [r2, #96]
  60 0012 0C4B     		ldr	r3, .L2
  61 0014 1B6E     		ldr	r3, [r3, #96]
  62 0016 03F00103 		and	r3, r3, #1
  63 001a 7B60     		str	r3, [r7, #4]
  64 001c 7B68     		ldr	r3, [r7, #4]
  65              	.LBE2:
  66              	.LBB3:
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 75 3
  68 001e 094B     		ldr	r3, .L2
  69 0020 9B6D     		ldr	r3, [r3, #88]
  70 0022 084A     		ldr	r2, .L2
  71 0024 43F08053 		orr	r3, r3, #268435456
  72 0028 9365     		str	r3, [r2, #88]
  73 002a 064B     		ldr	r3, .L2
  74 002c 9B6D     		ldr	r3, [r3, #88]
  75 002e 03F08053 		and	r3, r3, #268435456
  76 0032 3B60     		str	r3, [r7]
  77 0034 3B68     		ldr	r3, [r7]
  78              	.LBE3:
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
  79              		.loc 1 82 1
  80 0036 00BF     		nop
  81 0038 0C37     		adds	r7, r7, #12
  82              		.cfi_def_cfa_offset 4
  83 003a BD46     		mov	sp, r7
  84              		.cfi_def_cfa_register 13
  85              		@ sp needed
  86 003c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 4


  87              		.cfi_restore 7
  88              		.cfi_def_cfa_offset 0
  89 0040 7047     		bx	lr
  90              	.L3:
  91 0042 00BF     		.align	2
  92              	.L2:
  93 0044 00100240 		.word	1073876992
  94              		.cfi_endproc
  95              	.LFE321:
  97              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  98              		.align	1
  99              		.global	HAL_ADC_MspInit
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	HAL_ADC_MspInit:
 105              	.LFB322:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
 106              		.loc 1 91 1
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 192
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110 0000 80B5     		push	{r7, lr}
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 0002 B0B0     		sub	sp, sp, #192
 115              		.cfi_def_cfa_offset 200
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_def_cfa_register 7
 118 0006 7860     		str	r0, [r7, #4]
  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 20
 120 0008 07F1AC03 		add	r3, r7, #172
 121 000c 0022     		movs	r2, #0
 122 000e 1A60     		str	r2, [r3]
 123 0010 5A60     		str	r2, [r3, #4]
 124 0012 9A60     		str	r2, [r3, #8]
 125 0014 DA60     		str	r2, [r3, #12]
 126 0016 1A61     		str	r2, [r3, #16]
  93:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 127              		.loc 1 93 28
 128 0018 07F11403 		add	r3, r7, #20
 129 001c 9822     		movs	r2, #152
 130 001e 0021     		movs	r1, #0
 131 0020 1846     		mov	r0, r3
 132 0022 FFF7FEFF 		bl	memset
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 133              		.loc 1 94 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 5


 134 0026 7B68     		ldr	r3, [r7, #4]
 135 0028 1B68     		ldr	r3, [r3]
 136              		.loc 1 94 5
 137 002a 3C4A     		ldr	r2, .L9
 138 002c 9342     		cmp	r3, r2
 139 002e 71D1     		bne	.L8
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 101:Core/Src/stm32l4xx_hal_msp.c ****   */
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 140              		.loc 1 102 40
 141 0030 4FF48043 		mov	r3, #16384
 142 0034 7B61     		str	r3, [r7, #20]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 143              		.loc 1 103 37
 144 0036 4FF08053 		mov	r3, #268435456
 145 003a C7F89430 		str	r3, [r7, #148]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 146              		.loc 1 104 41
 147 003e 0123     		movs	r3, #1
 148 0040 BB61     		str	r3, [r7, #24]
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 149              		.loc 1 105 36
 150 0042 0123     		movs	r3, #1
 151 0044 FB61     		str	r3, [r7, #28]
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 152              		.loc 1 106 36
 153 0046 1823     		movs	r3, #24
 154 0048 3B62     		str	r3, [r7, #32]
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 155              		.loc 1 107 36
 156 004a 0223     		movs	r3, #2
 157 004c 7B62     		str	r3, [r7, #36]
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 158              		.loc 1 108 36
 159 004e 0423     		movs	r3, #4
 160 0050 BB62     		str	r3, [r7, #40]
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 161              		.loc 1 109 36
 162 0052 0223     		movs	r3, #2
 163 0054 FB62     		str	r3, [r7, #44]
 110:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 164              		.loc 1 110 43
 165 0056 4FF08073 		mov	r3, #16777216
 166 005a 3B63     		str	r3, [r7, #48]
 111:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 167              		.loc 1 111 9
 168 005c 07F11403 		add	r3, r7, #20
 169 0060 1846     		mov	r0, r3
 170 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 171 0066 0346     		mov	r3, r0
 172              		.loc 1 111 8
 173 0068 002B     		cmp	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 6


 174 006a 01D0     		beq	.L6
 112:Core/Src/stm32l4xx_hal_msp.c ****     {
 113:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 175              		.loc 1 113 7
 176 006c FFF7FEFF 		bl	Error_Handler
 177              	.L6:
 178              	.LBB4:
 114:Core/Src/stm32l4xx_hal_msp.c ****     }
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 179              		.loc 1 117 5
 180 0070 2B4B     		ldr	r3, .L9+4
 181 0072 DB6C     		ldr	r3, [r3, #76]
 182 0074 2A4A     		ldr	r2, .L9+4
 183 0076 43F40053 		orr	r3, r3, #8192
 184 007a D364     		str	r3, [r2, #76]
 185 007c 284B     		ldr	r3, .L9+4
 186 007e DB6C     		ldr	r3, [r3, #76]
 187 0080 03F40053 		and	r3, r3, #8192
 188 0084 3B61     		str	r3, [r7, #16]
 189 0086 3B69     		ldr	r3, [r7, #16]
 190              	.LBE4:
 191              	.LBB5:
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 192              		.loc 1 119 5
 193 0088 254B     		ldr	r3, .L9+4
 194 008a DB6C     		ldr	r3, [r3, #76]
 195 008c 244A     		ldr	r2, .L9+4
 196 008e 43F00403 		orr	r3, r3, #4
 197 0092 D364     		str	r3, [r2, #76]
 198 0094 224B     		ldr	r3, .L9+4
 199 0096 DB6C     		ldr	r3, [r3, #76]
 200 0098 03F00403 		and	r3, r3, #4
 201 009c FB60     		str	r3, [r7, #12]
 202 009e FB68     		ldr	r3, [r7, #12]
 203              	.LBE5:
 120:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 121:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 122:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 123:Core/Src/stm32l4xx_hal_msp.c ****     */
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 204              		.loc 1 124 25
 205 00a0 0323     		movs	r3, #3
 206 00a2 C7F8AC30 		str	r3, [r7, #172]
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 207              		.loc 1 125 26
 208 00a6 0B23     		movs	r3, #11
 209 00a8 C7F8B030 		str	r3, [r7, #176]
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 126 26
 211 00ac 0023     		movs	r3, #0
 212 00ae C7F8B430 		str	r3, [r7, #180]
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213              		.loc 1 127 5
 214 00b2 07F1AC03 		add	r3, r7, #172
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 7


 215 00b6 1946     		mov	r1, r3
 216 00b8 1A48     		ldr	r0, .L9+8
 217 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 130:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 218              		.loc 1 131 24
 219 00be 1A4B     		ldr	r3, .L9+12
 220 00c0 1A4A     		ldr	r2, .L9+16
 221 00c2 1A60     		str	r2, [r3]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 222              		.loc 1 132 28
 223 00c4 184B     		ldr	r3, .L9+12
 224 00c6 0522     		movs	r2, #5
 225 00c8 5A60     		str	r2, [r3, #4]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 133 30
 227 00ca 174B     		ldr	r3, .L9+12
 228 00cc 0022     		movs	r2, #0
 229 00ce 9A60     		str	r2, [r3, #8]
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 230              		.loc 1 134 30
 231 00d0 154B     		ldr	r3, .L9+12
 232 00d2 0022     		movs	r2, #0
 233 00d4 DA60     		str	r2, [r3, #12]
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 135 27
 235 00d6 144B     		ldr	r3, .L9+12
 236 00d8 8022     		movs	r2, #128
 237 00da 1A61     		str	r2, [r3, #16]
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 238              		.loc 1 136 40
 239 00dc 124B     		ldr	r3, .L9+12
 240 00de 4FF40072 		mov	r2, #512
 241 00e2 5A61     		str	r2, [r3, #20]
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 242              		.loc 1 137 37
 243 00e4 104B     		ldr	r3, .L9+12
 244 00e6 4FF40062 		mov	r2, #2048
 245 00ea 9A61     		str	r2, [r3, #24]
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 246              		.loc 1 138 25
 247 00ec 0E4B     		ldr	r3, .L9+12
 248 00ee 2022     		movs	r2, #32
 249 00f0 DA61     		str	r2, [r3, #28]
 139:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 139 29
 251 00f2 0D4B     		ldr	r3, .L9+12
 252 00f4 0022     		movs	r2, #0
 253 00f6 1A62     		str	r2, [r3, #32]
 140:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 254              		.loc 1 140 9
 255 00f8 0B48     		ldr	r0, .L9+12
 256 00fa FFF7FEFF 		bl	HAL_DMA_Init
 257 00fe 0346     		mov	r3, r0
 258              		.loc 1 140 8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 8


 259 0100 002B     		cmp	r3, #0
 260 0102 01D0     		beq	.L7
 141:Core/Src/stm32l4xx_hal_msp.c ****     {
 142:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 261              		.loc 1 142 7
 262 0104 FFF7FEFF 		bl	Error_Handler
 263              	.L7:
 143:Core/Src/stm32l4xx_hal_msp.c ****     }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 264              		.loc 1 145 5
 265 0108 7B68     		ldr	r3, [r7, #4]
 266 010a 074A     		ldr	r2, .L9+12
 267 010c 1A65     		str	r2, [r3, #80]
 268 010e 064A     		ldr	r2, .L9+12
 269 0110 7B68     		ldr	r3, [r7, #4]
 270 0112 9362     		str	r3, [r2, #40]
 271              	.L8:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c ****   }
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** }
 272              		.loc 1 152 1
 273 0114 00BF     		nop
 274 0116 C037     		adds	r7, r7, #192
 275              		.cfi_def_cfa_offset 8
 276 0118 BD46     		mov	sp, r7
 277              		.cfi_def_cfa_register 13
 278              		@ sp needed
 279 011a 80BD     		pop	{r7, pc}
 280              	.L10:
 281              		.align	2
 282              	.L9:
 283 011c 00000450 		.word	1342439424
 284 0120 00100240 		.word	1073876992
 285 0124 00080048 		.word	1207961600
 286 0128 00000000 		.word	hdma_adc1
 287 012c 08000240 		.word	1073872904
 288              		.cfi_endproc
 289              	.LFE322:
 291              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_ADC_MspDeInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	HAL_ADC_MspDeInit:
 299              	.LFB323:
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** /**
 155:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 156:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 157:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 158:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 9


 159:Core/Src/stm32l4xx_hal_msp.c **** */
 160:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 161:Core/Src/stm32l4xx_hal_msp.c **** {
 300              		.loc 1 161 1
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 1, uses_anonymous_args = 0
 304 0000 80B5     		push	{r7, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 7, -8
 307              		.cfi_offset 14, -4
 308 0002 82B0     		sub	sp, sp, #8
 309              		.cfi_def_cfa_offset 16
 310 0004 00AF     		add	r7, sp, #0
 311              		.cfi_def_cfa_register 7
 312 0006 7860     		str	r0, [r7, #4]
 162:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 313              		.loc 1 162 10
 314 0008 7B68     		ldr	r3, [r7, #4]
 315 000a 1B68     		ldr	r3, [r3]
 316              		.loc 1 162 5
 317 000c 0A4A     		ldr	r2, .L14
 318 000e 9342     		cmp	r3, r2
 319 0010 0ED1     		bne	.L13
 163:Core/Src/stm32l4xx_hal_msp.c ****   {
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 168:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 320              		.loc 1 168 5
 321 0012 0A4B     		ldr	r3, .L14+4
 322 0014 DB6C     		ldr	r3, [r3, #76]
 323 0016 094A     		ldr	r2, .L14+4
 324 0018 23F40053 		bic	r3, r3, #8192
 325 001c D364     		str	r3, [r2, #76]
 169:Core/Src/stm32l4xx_hal_msp.c **** 
 170:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 172:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 173:Core/Src/stm32l4xx_hal_msp.c ****     */
 174:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 326              		.loc 1 174 5
 327 001e 0321     		movs	r1, #3
 328 0020 0748     		ldr	r0, .L14+8
 329 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 330              		.loc 1 177 5
 331 0026 7B68     		ldr	r3, [r7, #4]
 332 0028 1B6D     		ldr	r3, [r3, #80]
 333 002a 1846     		mov	r0, r3
 334 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 335              	.L13:
 178:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 10


 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c ****   }
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c **** }
 336              		.loc 1 183 1
 337 0030 00BF     		nop
 338 0032 0837     		adds	r7, r7, #8
 339              		.cfi_def_cfa_offset 8
 340 0034 BD46     		mov	sp, r7
 341              		.cfi_def_cfa_register 13
 342              		@ sp needed
 343 0036 80BD     		pop	{r7, pc}
 344              	.L15:
 345              		.align	2
 346              	.L14:
 347 0038 00000450 		.word	1342439424
 348 003c 00100240 		.word	1073876992
 349 0040 00080048 		.word	1207961600
 350              		.cfi_endproc
 351              	.LFE323:
 353              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_UART_MspInit
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	HAL_UART_MspInit:
 361              	.LFB324:
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** /**
 186:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 187:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 189:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32l4xx_hal_msp.c **** */
 191:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 192:Core/Src/stm32l4xx_hal_msp.c **** {
 362              		.loc 1 192 1
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 200
 365              		@ frame_needed = 1, uses_anonymous_args = 0
 366 0000 80B5     		push	{r7, lr}
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 7, -8
 369              		.cfi_offset 14, -4
 370 0002 B2B0     		sub	sp, sp, #200
 371              		.cfi_def_cfa_offset 208
 372 0004 00AF     		add	r7, sp, #0
 373              		.cfi_def_cfa_register 7
 374 0006 7860     		str	r0, [r7, #4]
 193:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 375              		.loc 1 193 20
 376 0008 07F1B403 		add	r3, r7, #180
 377 000c 0022     		movs	r2, #0
 378 000e 1A60     		str	r2, [r3]
 379 0010 5A60     		str	r2, [r3, #4]
 380 0012 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 11


 381 0014 DA60     		str	r2, [r3, #12]
 382 0016 1A61     		str	r2, [r3, #16]
 194:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 383              		.loc 1 194 28
 384 0018 07F11C03 		add	r3, r7, #28
 385 001c 9822     		movs	r2, #152
 386 001e 0021     		movs	r1, #0
 387 0020 1846     		mov	r0, r3
 388 0022 FFF7FEFF 		bl	memset
 195:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 389              		.loc 1 195 11
 390 0026 7B68     		ldr	r3, [r7, #4]
 391 0028 1B68     		ldr	r3, [r3]
 392              		.loc 1 195 5
 393 002a 6D4A     		ldr	r2, .L23
 394 002c 9342     		cmp	r3, r2
 395 002e 6FD1     		bne	.L17
 196:Core/Src/stm32l4xx_hal_msp.c ****   {
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 202:Core/Src/stm32l4xx_hal_msp.c ****   */
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 396              		.loc 1 203 40
 397 0030 2023     		movs	r3, #32
 398 0032 FB61     		str	r3, [r7, #28]
 204:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 399              		.loc 1 204 41
 400 0034 0023     		movs	r3, #0
 401 0036 FB66     		str	r3, [r7, #108]
 205:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 402              		.loc 1 205 9
 403 0038 07F11C03 		add	r3, r7, #28
 404 003c 1846     		mov	r0, r3
 405 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 406 0042 0346     		mov	r3, r0
 407              		.loc 1 205 8
 408 0044 002B     		cmp	r3, #0
 409 0046 01D0     		beq	.L18
 206:Core/Src/stm32l4xx_hal_msp.c ****     {
 207:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 410              		.loc 1 207 7
 411 0048 FFF7FEFF 		bl	Error_Handler
 412              	.L18:
 413              	.LBB6:
 208:Core/Src/stm32l4xx_hal_msp.c ****     }
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 414              		.loc 1 211 5
 415 004c 654B     		ldr	r3, .L23+4
 416 004e DB6D     		ldr	r3, [r3, #92]
 417 0050 644A     		ldr	r2, .L23+4
 418 0052 43F00103 		orr	r3, r3, #1
 419 0056 D365     		str	r3, [r2, #92]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 12


 420 0058 624B     		ldr	r3, .L23+4
 421 005a DB6D     		ldr	r3, [r3, #92]
 422 005c 03F00103 		and	r3, r3, #1
 423 0060 BB61     		str	r3, [r7, #24]
 424 0062 BB69     		ldr	r3, [r7, #24]
 425              	.LBE6:
 426              	.LBB7:
 212:Core/Src/stm32l4xx_hal_msp.c **** 
 213:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 427              		.loc 1 213 5
 428 0064 5F4B     		ldr	r3, .L23+4
 429 0066 DB6C     		ldr	r3, [r3, #76]
 430 0068 5E4A     		ldr	r2, .L23+4
 431 006a 43F04003 		orr	r3, r3, #64
 432 006e D364     		str	r3, [r2, #76]
 433 0070 5C4B     		ldr	r3, .L23+4
 434 0072 DB6C     		ldr	r3, [r3, #76]
 435 0074 03F04003 		and	r3, r3, #64
 436 0078 7B61     		str	r3, [r7, #20]
 437 007a 7B69     		ldr	r3, [r7, #20]
 438              	.LBE7:
 214:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 439              		.loc 1 214 5
 440 007c FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 215:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 216:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 217:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 218:Core/Src/stm32l4xx_hal_msp.c ****     */
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 441              		.loc 1 219 25
 442 0080 4FF4C073 		mov	r3, #384
 443 0084 C7F8B430 		str	r3, [r7, #180]
 220:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444              		.loc 1 220 26
 445 0088 0223     		movs	r3, #2
 446 008a C7F8B830 		str	r3, [r7, #184]
 221:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 447              		.loc 1 221 26
 448 008e 0023     		movs	r3, #0
 449 0090 C7F8BC30 		str	r3, [r7, #188]
 222:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 450              		.loc 1 222 27
 451 0094 0323     		movs	r3, #3
 452 0096 C7F8C030 		str	r3, [r7, #192]
 223:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 453              		.loc 1 223 31
 454 009a 0823     		movs	r3, #8
 455 009c C7F8C430 		str	r3, [r7, #196]
 224:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 456              		.loc 1 224 5
 457 00a0 07F1B403 		add	r3, r7, #180
 458 00a4 1946     		mov	r1, r3
 459 00a6 5048     		ldr	r0, .L23+8
 460 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA Init */
 227:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1_RX Init */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 13


 228:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel2;
 461              		.loc 1 228 30
 462 00ac 4F4B     		ldr	r3, .L23+12
 463 00ae 504A     		ldr	r2, .L23+16
 464 00b0 1A60     		str	r2, [r3]
 229:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 465              		.loc 1 229 34
 466 00b2 4E4B     		ldr	r3, .L23+12
 467 00b4 2322     		movs	r2, #35
 468 00b6 5A60     		str	r2, [r3, #4]
 230:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 469              		.loc 1 230 36
 470 00b8 4C4B     		ldr	r3, .L23+12
 471 00ba 0022     		movs	r2, #0
 472 00bc 9A60     		str	r2, [r3, #8]
 231:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 473              		.loc 1 231 36
 474 00be 4B4B     		ldr	r3, .L23+12
 475 00c0 0022     		movs	r2, #0
 476 00c2 DA60     		str	r2, [r3, #12]
 232:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 477              		.loc 1 232 33
 478 00c4 494B     		ldr	r3, .L23+12
 479 00c6 8022     		movs	r2, #128
 480 00c8 1A61     		str	r2, [r3, #16]
 233:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 481              		.loc 1 233 46
 482 00ca 484B     		ldr	r3, .L23+12
 483 00cc 0022     		movs	r2, #0
 484 00ce 5A61     		str	r2, [r3, #20]
 234:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 485              		.loc 1 234 43
 486 00d0 464B     		ldr	r3, .L23+12
 487 00d2 0022     		movs	r2, #0
 488 00d4 9A61     		str	r2, [r3, #24]
 235:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 489              		.loc 1 235 31
 490 00d6 454B     		ldr	r3, .L23+12
 491 00d8 0022     		movs	r2, #0
 492 00da DA61     		str	r2, [r3, #28]
 236:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 493              		.loc 1 236 35
 494 00dc 434B     		ldr	r3, .L23+12
 495 00de 0022     		movs	r2, #0
 496 00e0 1A62     		str	r2, [r3, #32]
 237:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 497              		.loc 1 237 9
 498 00e2 4248     		ldr	r0, .L23+12
 499 00e4 FFF7FEFF 		bl	HAL_DMA_Init
 500 00e8 0346     		mov	r3, r0
 501              		.loc 1 237 8
 502 00ea 002B     		cmp	r3, #0
 503 00ec 01D0     		beq	.L19
 238:Core/Src/stm32l4xx_hal_msp.c ****     {
 239:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 504              		.loc 1 239 7
 505 00ee FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 14


 506              	.L19:
 240:Core/Src/stm32l4xx_hal_msp.c ****     }
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 507              		.loc 1 242 5
 508 00f2 7B68     		ldr	r3, [r7, #4]
 509 00f4 3D4A     		ldr	r2, .L23+12
 510 00f6 DA67     		str	r2, [r3, #124]
 511 00f8 3C4A     		ldr	r2, .L23+12
 512 00fa 7B68     		ldr	r3, [r7, #4]
 513 00fc 9362     		str	r3, [r2, #40]
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt Init */
 245:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 514              		.loc 1 245 5
 515 00fe 0022     		movs	r2, #0
 516 0100 0021     		movs	r1, #0
 517 0102 4620     		movs	r0, #70
 518 0104 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 246:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 519              		.loc 1 246 5
 520 0108 4620     		movs	r0, #70
 521 010a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 250:Core/Src/stm32l4xx_hal_msp.c ****   }
 251:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 252:Core/Src/stm32l4xx_hal_msp.c ****   {
 253:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 258:Core/Src/stm32l4xx_hal_msp.c ****   */
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 260:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 261:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 262:Core/Src/stm32l4xx_hal_msp.c ****     {
 263:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 264:Core/Src/stm32l4xx_hal_msp.c ****     }
 265:Core/Src/stm32l4xx_hal_msp.c **** 
 266:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 267:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 268:Core/Src/stm32l4xx_hal_msp.c **** 
 269:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 270:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 271:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 272:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 273:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 274:Core/Src/stm32l4xx_hal_msp.c ****     */
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 279:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 280:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 15


 281:Core/Src/stm32l4xx_hal_msp.c **** 
 282:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 283:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 286:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 287:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 289:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 291:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 292:Core/Src/stm32l4xx_hal_msp.c ****   }
 293:Core/Src/stm32l4xx_hal_msp.c **** 
 294:Core/Src/stm32l4xx_hal_msp.c **** }
 522              		.loc 1 294 1
 523 010e 62E0     		b	.L22
 524              	.L17:
 251:Core/Src/stm32l4xx_hal_msp.c ****   {
 525              		.loc 1 251 16
 526 0110 7B68     		ldr	r3, [r7, #4]
 527 0112 1B68     		ldr	r3, [r3]
 251:Core/Src/stm32l4xx_hal_msp.c ****   {
 528              		.loc 1 251 10
 529 0114 374A     		ldr	r2, .L23+20
 530 0116 9342     		cmp	r3, r2
 531 0118 5DD1     		bne	.L22
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 532              		.loc 1 259 40
 533 011a 0823     		movs	r3, #8
 534 011c FB61     		str	r3, [r7, #28]
 260:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 535              		.loc 1 260 39
 536 011e 0023     		movs	r3, #0
 537 0120 7B66     		str	r3, [r7, #100]
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 538              		.loc 1 261 9
 539 0122 07F11C03 		add	r3, r7, #28
 540 0126 1846     		mov	r0, r3
 541 0128 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 542 012c 0346     		mov	r3, r0
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 543              		.loc 1 261 8
 544 012e 002B     		cmp	r3, #0
 545 0130 01D0     		beq	.L21
 263:Core/Src/stm32l4xx_hal_msp.c ****     }
 546              		.loc 1 263 7
 547 0132 FFF7FEFF 		bl	Error_Handler
 548              	.L21:
 549              	.LBB8:
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 550              		.loc 1 267 5
 551 0136 2B4B     		ldr	r3, .L23+4
 552 0138 9B6D     		ldr	r3, [r3, #88]
 553 013a 2A4A     		ldr	r2, .L23+4
 554 013c 43F40023 		orr	r3, r3, #524288
 555 0140 9365     		str	r3, [r2, #88]
 556 0142 284B     		ldr	r3, .L23+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 16


 557 0144 9B6D     		ldr	r3, [r3, #88]
 558 0146 03F40023 		and	r3, r3, #524288
 559 014a 3B61     		str	r3, [r7, #16]
 560 014c 3B69     		ldr	r3, [r7, #16]
 561              	.LBE8:
 562              	.LBB9:
 269:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 563              		.loc 1 269 5
 564 014e 254B     		ldr	r3, .L23+4
 565 0150 DB6C     		ldr	r3, [r3, #76]
 566 0152 244A     		ldr	r2, .L23+4
 567 0154 43F00103 		orr	r3, r3, #1
 568 0158 D364     		str	r3, [r2, #76]
 569 015a 224B     		ldr	r3, .L23+4
 570 015c DB6C     		ldr	r3, [r3, #76]
 571 015e 03F00103 		and	r3, r3, #1
 572 0162 FB60     		str	r3, [r7, #12]
 573 0164 FB68     		ldr	r3, [r7, #12]
 574              	.LBE9:
 575              	.LBB10:
 270:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 576              		.loc 1 270 5
 577 0166 1F4B     		ldr	r3, .L23+4
 578 0168 DB6C     		ldr	r3, [r3, #76]
 579 016a 1E4A     		ldr	r2, .L23+4
 580 016c 43F00403 		orr	r3, r3, #4
 581 0170 D364     		str	r3, [r2, #76]
 582 0172 1C4B     		ldr	r3, .L23+4
 583 0174 DB6C     		ldr	r3, [r3, #76]
 584 0176 03F00403 		and	r3, r3, #4
 585 017a BB60     		str	r3, [r7, #8]
 586 017c BB68     		ldr	r3, [r7, #8]
 587              	.LBE10:
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 588              		.loc 1 275 25
 589 017e 0123     		movs	r3, #1
 590 0180 C7F8B430 		str	r3, [r7, #180]
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 591              		.loc 1 276 26
 592 0184 0223     		movs	r3, #2
 593 0186 C7F8B830 		str	r3, [r7, #184]
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 594              		.loc 1 277 26
 595 018a 0023     		movs	r3, #0
 596 018c C7F8BC30 		str	r3, [r7, #188]
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 597              		.loc 1 278 27
 598 0190 0323     		movs	r3, #3
 599 0192 C7F8C030 		str	r3, [r7, #192]
 279:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 600              		.loc 1 279 31
 601 0196 0823     		movs	r3, #8
 602 0198 C7F8C430 		str	r3, [r7, #196]
 280:Core/Src/stm32l4xx_hal_msp.c **** 
 603              		.loc 1 280 5
 604 019c 07F1B403 		add	r3, r7, #180
 605 01a0 1946     		mov	r1, r3
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 17


 606 01a2 4FF09040 		mov	r0, #1207959552
 607 01a6 FFF7FEFF 		bl	HAL_GPIO_Init
 282:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608              		.loc 1 282 25
 609 01aa 4FF40063 		mov	r3, #2048
 610 01ae C7F8B430 		str	r3, [r7, #180]
 283:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611              		.loc 1 283 26
 612 01b2 0223     		movs	r3, #2
 613 01b4 C7F8B830 		str	r3, [r7, #184]
 284:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 614              		.loc 1 284 26
 615 01b8 0023     		movs	r3, #0
 616 01ba C7F8BC30 		str	r3, [r7, #188]
 285:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 617              		.loc 1 285 27
 618 01be 0323     		movs	r3, #3
 619 01c0 C7F8C030 		str	r3, [r7, #192]
 286:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 620              		.loc 1 286 31
 621 01c4 0823     		movs	r3, #8
 622 01c6 C7F8C430 		str	r3, [r7, #196]
 287:Core/Src/stm32l4xx_hal_msp.c **** 
 623              		.loc 1 287 5
 624 01ca 07F1B403 		add	r3, r7, #180
 625 01ce 1946     		mov	r1, r3
 626 01d0 0948     		ldr	r0, .L23+24
 627 01d2 FFF7FEFF 		bl	HAL_GPIO_Init
 628              	.L22:
 629              		.loc 1 294 1
 630 01d6 00BF     		nop
 631 01d8 C837     		adds	r7, r7, #200
 632              		.cfi_def_cfa_offset 8
 633 01da BD46     		mov	sp, r7
 634              		.cfi_def_cfa_register 13
 635              		@ sp needed
 636 01dc 80BD     		pop	{r7, pc}
 637              	.L24:
 638 01de 00BF     		.align	2
 639              	.L23:
 640 01e0 00800040 		.word	1073774592
 641 01e4 00100240 		.word	1073876992
 642 01e8 00180048 		.word	1207965696
 643 01ec 00000000 		.word	hdma_lpuart1_rx
 644 01f0 1C000240 		.word	1073872924
 645 01f4 004C0040 		.word	1073761280
 646 01f8 00080048 		.word	1207961600
 647              		.cfi_endproc
 648              	.LFE324:
 650              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 651              		.align	1
 652              		.global	HAL_UART_MspDeInit
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 657              	HAL_UART_MspDeInit:
 658              	.LFB325:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 18


 295:Core/Src/stm32l4xx_hal_msp.c **** 
 296:Core/Src/stm32l4xx_hal_msp.c **** /**
 297:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 298:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 299:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 300:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 301:Core/Src/stm32l4xx_hal_msp.c **** */
 302:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 303:Core/Src/stm32l4xx_hal_msp.c **** {
 659              		.loc 1 303 1
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 8
 662              		@ frame_needed = 1, uses_anonymous_args = 0
 663 0000 80B5     		push	{r7, lr}
 664              		.cfi_def_cfa_offset 8
 665              		.cfi_offset 7, -8
 666              		.cfi_offset 14, -4
 667 0002 82B0     		sub	sp, sp, #8
 668              		.cfi_def_cfa_offset 16
 669 0004 00AF     		add	r7, sp, #0
 670              		.cfi_def_cfa_register 7
 671 0006 7860     		str	r0, [r7, #4]
 304:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 672              		.loc 1 304 11
 673 0008 7B68     		ldr	r3, [r7, #4]
 674 000a 1B68     		ldr	r3, [r3]
 675              		.loc 1 304 5
 676 000c 174A     		ldr	r2, .L29
 677 000e 9342     		cmp	r3, r2
 678 0010 13D1     		bne	.L26
 305:Core/Src/stm32l4xx_hal_msp.c ****   {
 306:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 307:Core/Src/stm32l4xx_hal_msp.c **** 
 308:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 309:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 310:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 679              		.loc 1 310 5
 680 0012 174B     		ldr	r3, .L29+4
 681 0014 DB6D     		ldr	r3, [r3, #92]
 682 0016 164A     		ldr	r2, .L29+4
 683 0018 23F00103 		bic	r3, r3, #1
 684 001c D365     		str	r3, [r2, #92]
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 312:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 313:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 314:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 315:Core/Src/stm32l4xx_hal_msp.c ****     */
 316:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 685              		.loc 1 316 5
 686 001e 4FF4C071 		mov	r1, #384
 687 0022 1448     		ldr	r0, .L29+8
 688 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 317:Core/Src/stm32l4xx_hal_msp.c **** 
 318:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA DeInit */
 319:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 689              		.loc 1 319 5
 690 0028 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 19


 691 002a DB6F     		ldr	r3, [r3, #124]
 692 002c 1846     		mov	r0, r3
 693 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 320:Core/Src/stm32l4xx_hal_msp.c **** 
 321:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt DeInit */
 322:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 694              		.loc 1 322 5
 695 0032 4620     		movs	r0, #70
 696 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 323:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 324:Core/Src/stm32l4xx_hal_msp.c **** 
 325:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 326:Core/Src/stm32l4xx_hal_msp.c ****   }
 327:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 328:Core/Src/stm32l4xx_hal_msp.c ****   {
 329:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 330:Core/Src/stm32l4xx_hal_msp.c **** 
 331:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 332:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 333:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 336:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 337:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 338:Core/Src/stm32l4xx_hal_msp.c ****     */
 339:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 340:Core/Src/stm32l4xx_hal_msp.c **** 
 341:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 342:Core/Src/stm32l4xx_hal_msp.c **** 
 343:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 344:Core/Src/stm32l4xx_hal_msp.c **** 
 345:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 346:Core/Src/stm32l4xx_hal_msp.c ****   }
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 348:Core/Src/stm32l4xx_hal_msp.c **** }
 697              		.loc 1 348 1
 698 0038 14E0     		b	.L28
 699              	.L26:
 327:Core/Src/stm32l4xx_hal_msp.c ****   {
 700              		.loc 1 327 16
 701 003a 7B68     		ldr	r3, [r7, #4]
 702 003c 1B68     		ldr	r3, [r3]
 327:Core/Src/stm32l4xx_hal_msp.c ****   {
 703              		.loc 1 327 10
 704 003e 0E4A     		ldr	r2, .L29+12
 705 0040 9342     		cmp	r3, r2
 706 0042 0FD1     		bne	.L28
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 707              		.loc 1 333 5
 708 0044 0A4B     		ldr	r3, .L29+4
 709 0046 9B6D     		ldr	r3, [r3, #88]
 710 0048 094A     		ldr	r2, .L29+4
 711 004a 23F40023 		bic	r3, r3, #524288
 712 004e 9365     		str	r3, [r2, #88]
 339:Core/Src/stm32l4xx_hal_msp.c **** 
 713              		.loc 1 339 5
 714 0050 0121     		movs	r1, #1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 20


 715 0052 4FF09040 		mov	r0, #1207959552
 716 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 341:Core/Src/stm32l4xx_hal_msp.c **** 
 717              		.loc 1 341 5
 718 005a 4FF40061 		mov	r1, #2048
 719 005e 0748     		ldr	r0, .L29+16
 720 0060 FFF7FEFF 		bl	HAL_GPIO_DeInit
 721              	.L28:
 722              		.loc 1 348 1
 723 0064 00BF     		nop
 724 0066 0837     		adds	r7, r7, #8
 725              		.cfi_def_cfa_offset 8
 726 0068 BD46     		mov	sp, r7
 727              		.cfi_def_cfa_register 13
 728              		@ sp needed
 729 006a 80BD     		pop	{r7, pc}
 730              	.L30:
 731              		.align	2
 732              	.L29:
 733 006c 00800040 		.word	1073774592
 734 0070 00100240 		.word	1073876992
 735 0074 00180048 		.word	1207965696
 736 0078 004C0040 		.word	1073761280
 737 007c 00080048 		.word	1207961600
 738              		.cfi_endproc
 739              	.LFE325:
 741              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 742              		.align	1
 743              		.global	HAL_LTDC_MspInit
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 748              	HAL_LTDC_MspInit:
 749              	.LFB326:
 349:Core/Src/stm32l4xx_hal_msp.c **** 
 350:Core/Src/stm32l4xx_hal_msp.c **** /**
 351:Core/Src/stm32l4xx_hal_msp.c **** * @brief LTDC MSP Initialization
 352:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 353:Core/Src/stm32l4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 354:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 355:Core/Src/stm32l4xx_hal_msp.c **** */
 356:Core/Src/stm32l4xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 357:Core/Src/stm32l4xx_hal_msp.c **** {
 750              		.loc 1 357 1
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 208
 753              		@ frame_needed = 1, uses_anonymous_args = 0
 754 0000 80B5     		push	{r7, lr}
 755              		.cfi_def_cfa_offset 8
 756              		.cfi_offset 7, -8
 757              		.cfi_offset 14, -4
 758 0002 B4B0     		sub	sp, sp, #208
 759              		.cfi_def_cfa_offset 216
 760 0004 00AF     		add	r7, sp, #0
 761              		.cfi_def_cfa_register 7
 762 0006 7860     		str	r0, [r7, #4]
 358:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 21


 763              		.loc 1 358 20
 764 0008 07F1BC03 		add	r3, r7, #188
 765 000c 0022     		movs	r2, #0
 766 000e 1A60     		str	r2, [r3]
 767 0010 5A60     		str	r2, [r3, #4]
 768 0012 9A60     		str	r2, [r3, #8]
 769 0014 DA60     		str	r2, [r3, #12]
 770 0016 1A61     		str	r2, [r3, #16]
 359:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 771              		.loc 1 359 28
 772 0018 07F12403 		add	r3, r7, #36
 773 001c 9822     		movs	r2, #152
 774 001e 0021     		movs	r1, #0
 775 0020 1846     		mov	r0, r3
 776 0022 FFF7FEFF 		bl	memset
 360:Core/Src/stm32l4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 777              		.loc 1 360 11
 778 0026 7B68     		ldr	r3, [r7, #4]
 779 0028 1B68     		ldr	r3, [r3]
 780              		.loc 1 360 5
 781 002a 9F4A     		ldr	r2, .L35
 782 002c 9342     		cmp	r3, r2
 783 002e 40F03681 		bne	.L34
 361:Core/Src/stm32l4xx_hal_msp.c ****   {
 362:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 363:Core/Src/stm32l4xx_hal_msp.c **** 
 364:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 365:Core/Src/stm32l4xx_hal_msp.c **** 
 366:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 367:Core/Src/stm32l4xx_hal_msp.c ****   */
 368:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 784              		.loc 1 368 40
 785 0032 4FF48003 		mov	r3, #4194304
 786 0036 7B62     		str	r3, [r7, #36]
 369:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLLSAI2_DIV4;
 787              		.loc 1 369 38
 788 0038 4FF48033 		mov	r3, #65536
 789 003c C7F8B030 		str	r3, [r7, #176]
 370:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 790              		.loc 1 370 41
 791 0040 0123     		movs	r3, #1
 792 0042 7B64     		str	r3, [r7, #68]
 371:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 793              		.loc 1 371 36
 794 0044 0123     		movs	r3, #1
 795 0046 BB64     		str	r3, [r7, #72]
 372:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2N = 16;
 796              		.loc 1 372 36
 797 0048 1023     		movs	r3, #16
 798 004a FB64     		str	r3, [r7, #76]
 373:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV2;
 799              		.loc 1 373 36
 800 004c 0223     		movs	r3, #2
 801 004e 3B65     		str	r3, [r7, #80]
 374:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 802              		.loc 1 374 36
 803 0050 0223     		movs	r3, #2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 22


 804 0052 BB65     		str	r3, [r7, #88]
 375:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 805              		.loc 1 375 36
 806 0054 0223     		movs	r3, #2
 807 0056 7B65     		str	r3, [r7, #84]
 376:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_LTDCCLK;
 808              		.loc 1 376 43
 809 0058 4FF08073 		mov	r3, #16777216
 810 005c FB65     		str	r3, [r7, #92]
 377:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 811              		.loc 1 377 9
 812 005e 07F12403 		add	r3, r7, #36
 813 0062 1846     		mov	r0, r3
 814 0064 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 815 0068 0346     		mov	r3, r0
 816              		.loc 1 377 8
 817 006a 002B     		cmp	r3, #0
 818 006c 01D0     		beq	.L33
 378:Core/Src/stm32l4xx_hal_msp.c ****     {
 379:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 819              		.loc 1 379 7
 820 006e FFF7FEFF 		bl	Error_Handler
 821              	.L33:
 822              	.LBB11:
 380:Core/Src/stm32l4xx_hal_msp.c ****     }
 381:Core/Src/stm32l4xx_hal_msp.c **** 
 382:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 383:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 823              		.loc 1 383 5
 824 0072 8E4B     		ldr	r3, .L35+4
 825 0074 1B6E     		ldr	r3, [r3, #96]
 826 0076 8D4A     		ldr	r2, .L35+4
 827 0078 43F08063 		orr	r3, r3, #67108864
 828 007c 1366     		str	r3, [r2, #96]
 829 007e 8B4B     		ldr	r3, .L35+4
 830 0080 1B6E     		ldr	r3, [r3, #96]
 831 0082 03F08063 		and	r3, r3, #67108864
 832 0086 3B62     		str	r3, [r7, #32]
 833 0088 3B6A     		ldr	r3, [r7, #32]
 834              	.LBE11:
 835              	.LBB12:
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 385:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 836              		.loc 1 385 5
 837 008a 884B     		ldr	r3, .L35+4
 838 008c DB6C     		ldr	r3, [r3, #76]
 839 008e 874A     		ldr	r2, .L35+4
 840 0090 43F01003 		orr	r3, r3, #16
 841 0094 D364     		str	r3, [r2, #76]
 842 0096 854B     		ldr	r3, .L35+4
 843 0098 DB6C     		ldr	r3, [r3, #76]
 844 009a 03F01003 		and	r3, r3, #16
 845 009e FB61     		str	r3, [r7, #28]
 846 00a0 FB69     		ldr	r3, [r7, #28]
 847              	.LBE12:
 848              	.LBB13:
 386:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 23


 849              		.loc 1 386 5
 850 00a2 824B     		ldr	r3, .L35+4
 851 00a4 DB6C     		ldr	r3, [r3, #76]
 852 00a6 814A     		ldr	r2, .L35+4
 853 00a8 43F00103 		orr	r3, r3, #1
 854 00ac D364     		str	r3, [r2, #76]
 855 00ae 7F4B     		ldr	r3, .L35+4
 856 00b0 DB6C     		ldr	r3, [r3, #76]
 857 00b2 03F00103 		and	r3, r3, #1
 858 00b6 BB61     		str	r3, [r7, #24]
 859 00b8 BB69     		ldr	r3, [r7, #24]
 860              	.LBE13:
 861              	.LBB14:
 387:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 862              		.loc 1 387 5
 863 00ba 7C4B     		ldr	r3, .L35+4
 864 00bc DB6C     		ldr	r3, [r3, #76]
 865 00be 7B4A     		ldr	r2, .L35+4
 866 00c0 43F02003 		orr	r3, r3, #32
 867 00c4 D364     		str	r3, [r2, #76]
 868 00c6 794B     		ldr	r3, .L35+4
 869 00c8 DB6C     		ldr	r3, [r3, #76]
 870 00ca 03F02003 		and	r3, r3, #32
 871 00ce 7B61     		str	r3, [r7, #20]
 872 00d0 7B69     		ldr	r3, [r7, #20]
 873              	.LBE14:
 874              	.LBB15:
 388:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 875              		.loc 1 388 5
 876 00d2 764B     		ldr	r3, .L35+4
 877 00d4 DB6C     		ldr	r3, [r3, #76]
 878 00d6 754A     		ldr	r2, .L35+4
 879 00d8 43F00203 		orr	r3, r3, #2
 880 00dc D364     		str	r3, [r2, #76]
 881 00de 734B     		ldr	r3, .L35+4
 882 00e0 DB6C     		ldr	r3, [r3, #76]
 883 00e2 03F00203 		and	r3, r3, #2
 884 00e6 3B61     		str	r3, [r7, #16]
 885 00e8 3B69     		ldr	r3, [r7, #16]
 886              	.LBE15:
 887              	.LBB16:
 389:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 888              		.loc 1 389 5
 889 00ea 704B     		ldr	r3, .L35+4
 890 00ec DB6C     		ldr	r3, [r3, #76]
 891 00ee 6F4A     		ldr	r2, .L35+4
 892 00f0 43F00803 		orr	r3, r3, #8
 893 00f4 D364     		str	r3, [r2, #76]
 894 00f6 6D4B     		ldr	r3, .L35+4
 895 00f8 DB6C     		ldr	r3, [r3, #76]
 896 00fa 03F00803 		and	r3, r3, #8
 897 00fe FB60     		str	r3, [r7, #12]
 898 0100 FB68     		ldr	r3, [r7, #12]
 899              	.LBE16:
 900              	.LBB17:
 390:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 901              		.loc 1 390 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 24


 902 0102 6A4B     		ldr	r3, .L35+4
 903 0104 DB6C     		ldr	r3, [r3, #76]
 904 0106 694A     		ldr	r2, .L35+4
 905 0108 43F04003 		orr	r3, r3, #64
 906 010c D364     		str	r3, [r2, #76]
 907 010e 674B     		ldr	r3, .L35+4
 908 0110 DB6C     		ldr	r3, [r3, #76]
 909 0112 03F04003 		and	r3, r3, #64
 910 0116 BB60     		str	r3, [r7, #8]
 911 0118 BB68     		ldr	r3, [r7, #8]
 912              	.LBE17:
 391:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 913              		.loc 1 391 5
 914 011a FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 392:Core/Src/stm32l4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 393:Core/Src/stm32l4xx_hal_msp.c ****     PE2     ------> LTDC_R7
 394:Core/Src/stm32l4xx_hal_msp.c ****     PE5     ------> LTDC_G7
 395:Core/Src/stm32l4xx_hal_msp.c ****     PE6     ------> LTDC_G6
 396:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> LTDC_CLK
 397:Core/Src/stm32l4xx_hal_msp.c ****     PF11     ------> LTDC_DE
 398:Core/Src/stm32l4xx_hal_msp.c ****     PF12     ------> LTDC_B0
 399:Core/Src/stm32l4xx_hal_msp.c ****     PF13     ------> LTDC_B1
 400:Core/Src/stm32l4xx_hal_msp.c ****     PF14     ------> LTDC_G0
 401:Core/Src/stm32l4xx_hal_msp.c ****     PF15     ------> LTDC_G1
 402:Core/Src/stm32l4xx_hal_msp.c ****     PE7     ------> LTDC_B6
 403:Core/Src/stm32l4xx_hal_msp.c ****     PE8     ------> LTDC_B7
 404:Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> LTDC_G2
 405:Core/Src/stm32l4xx_hal_msp.c ****     PE10     ------> LTDC_G3
 406:Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> LTDC_G4
 407:Core/Src/stm32l4xx_hal_msp.c ****     PE12     ------> LTDC_G5
 408:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> LTDC_R2
 409:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> LTDC_VSYNC
 410:Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> LTDC_R3
 411:Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> LTDC_R4
 412:Core/Src/stm32l4xx_hal_msp.c ****     PD10     ------> LTDC_R5
 413:Core/Src/stm32l4xx_hal_msp.c ****     PD11     ------> LTDC_R6
 414:Core/Src/stm32l4xx_hal_msp.c ****     PD14     ------> LTDC_B2
 415:Core/Src/stm32l4xx_hal_msp.c ****     PD15     ------> LTDC_B3
 416:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> LTDC_HSYNC
 417:Core/Src/stm32l4xx_hal_msp.c ****     PD0     ------> LTDC_B4
 418:Core/Src/stm32l4xx_hal_msp.c ****     PD1     ------> LTDC_B5
 419:Core/Src/stm32l4xx_hal_msp.c ****     PG13     ------> LTDC_R0
 420:Core/Src/stm32l4xx_hal_msp.c ****     PG14     ------> LTDC_R1
 421:Core/Src/stm32l4xx_hal_msp.c ****     */
 422:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 915              		.loc 1 422 25
 916 011e 49F68473 		movw	r3, #40836
 917 0122 C7F8BC30 		str	r3, [r7, #188]
 423:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 424:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 918              		.loc 1 424 26
 919 0126 0223     		movs	r3, #2
 920 0128 C7F8C030 		str	r3, [r7, #192]
 425:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 921              		.loc 1 425 26
 922 012c 0023     		movs	r3, #0
 923 012e C7F8C430 		str	r3, [r7, #196]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 25


 426:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 924              		.loc 1 426 27
 925 0132 0323     		movs	r3, #3
 926 0134 C7F8C830 		str	r3, [r7, #200]
 427:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 927              		.loc 1 427 31
 928 0138 0B23     		movs	r3, #11
 929 013a C7F8CC30 		str	r3, [r7, #204]
 428:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 930              		.loc 1 428 5
 931 013e 07F1BC03 		add	r3, r7, #188
 932 0142 1946     		mov	r1, r3
 933 0144 5A48     		ldr	r0, .L35+8
 934 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 429:Core/Src/stm32l4xx_hal_msp.c **** 
 430:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 935              		.loc 1 430 25
 936 014a 6023     		movs	r3, #96
 937 014c C7F8BC30 		str	r3, [r7, #188]
 431:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 938              		.loc 1 431 26
 939 0150 0223     		movs	r3, #2
 940 0152 C7F8C030 		str	r3, [r7, #192]
 432:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 941              		.loc 1 432 26
 942 0156 0023     		movs	r3, #0
 943 0158 C7F8C430 		str	r3, [r7, #196]
 433:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 944              		.loc 1 433 27
 945 015c 0023     		movs	r3, #0
 946 015e C7F8C830 		str	r3, [r7, #200]
 434:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 947              		.loc 1 434 31
 948 0162 0B23     		movs	r3, #11
 949 0164 C7F8CC30 		str	r3, [r7, #204]
 435:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 950              		.loc 1 435 5
 951 0168 07F1BC03 		add	r3, r7, #188
 952 016c 1946     		mov	r1, r3
 953 016e 5048     		ldr	r0, .L35+8
 954 0170 FFF7FEFF 		bl	HAL_GPIO_Init
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 437:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_15;
 955              		.loc 1 437 25
 956 0174 48F21003 		movw	r3, #32784
 957 0178 C7F8BC30 		str	r3, [r7, #188]
 438:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 958              		.loc 1 438 26
 959 017c 0223     		movs	r3, #2
 960 017e C7F8C030 		str	r3, [r7, #192]
 439:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 961              		.loc 1 439 26
 962 0182 0023     		movs	r3, #0
 963 0184 C7F8C430 		str	r3, [r7, #196]
 440:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 964              		.loc 1 440 27
 965 0188 0323     		movs	r3, #3
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 26


 966 018a C7F8C830 		str	r3, [r7, #200]
 441:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 967              		.loc 1 441 31
 968 018e 0B23     		movs	r3, #11
 969 0190 C7F8CC30 		str	r3, [r7, #204]
 442:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 970              		.loc 1 442 5
 971 0194 07F1BC03 		add	r3, r7, #188
 972 0198 1946     		mov	r1, r3
 973 019a 4FF09040 		mov	r0, #1207959552
 974 019e FFF7FEFF 		bl	HAL_GPIO_Init
 443:Core/Src/stm32l4xx_hal_msp.c **** 
 444:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 975              		.loc 1 444 25
 976 01a2 4FF40063 		mov	r3, #2048
 977 01a6 C7F8BC30 		str	r3, [r7, #188]
 445:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 978              		.loc 1 445 26
 979 01aa 0223     		movs	r3, #2
 980 01ac C7F8C030 		str	r3, [r7, #192]
 446:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 981              		.loc 1 446 26
 982 01b0 0023     		movs	r3, #0
 983 01b2 C7F8C430 		str	r3, [r7, #196]
 447:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 984              		.loc 1 447 27
 985 01b6 0323     		movs	r3, #3
 986 01b8 C7F8C830 		str	r3, [r7, #200]
 448:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 987              		.loc 1 448 31
 988 01bc 0923     		movs	r3, #9
 989 01be C7F8CC30 		str	r3, [r7, #204]
 449:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 990              		.loc 1 449 5
 991 01c2 07F1BC03 		add	r3, r7, #188
 992 01c6 1946     		mov	r1, r3
 993 01c8 3A48     		ldr	r0, .L35+12
 994 01ca FFF7FEFF 		bl	HAL_GPIO_Init
 450:Core/Src/stm32l4xx_hal_msp.c **** 
 451:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 995              		.loc 1 451 25
 996 01ce 4FF47043 		mov	r3, #61440
 997 01d2 C7F8BC30 		str	r3, [r7, #188]
 452:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 998              		.loc 1 452 26
 999 01d6 0223     		movs	r3, #2
 1000 01d8 C7F8C030 		str	r3, [r7, #192]
 453:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1001              		.loc 1 453 26
 1002 01dc 0023     		movs	r3, #0
 1003 01de C7F8C430 		str	r3, [r7, #196]
 454:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1004              		.loc 1 454 27
 1005 01e2 0323     		movs	r3, #3
 1006 01e4 C7F8C830 		str	r3, [r7, #200]
 455:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1007              		.loc 1 455 31
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 27


 1008 01e8 0B23     		movs	r3, #11
 1009 01ea C7F8CC30 		str	r3, [r7, #204]
 456:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1010              		.loc 1 456 5
 1011 01ee 07F1BC03 		add	r3, r7, #188
 1012 01f2 1946     		mov	r1, r3
 1013 01f4 2F48     		ldr	r0, .L35+12
 1014 01f6 FFF7FEFF 		bl	HAL_GPIO_Init
 457:Core/Src/stm32l4xx_hal_msp.c **** 
 458:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 1015              		.loc 1 458 25
 1016 01fa 4FF40063 		mov	r3, #2048
 1017 01fe C7F8BC30 		str	r3, [r7, #188]
 459:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1018              		.loc 1 459 26
 1019 0202 0223     		movs	r3, #2
 1020 0204 C7F8C030 		str	r3, [r7, #192]
 460:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1021              		.loc 1 460 26
 1022 0208 0023     		movs	r3, #0
 1023 020a C7F8C430 		str	r3, [r7, #196]
 461:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1024              		.loc 1 461 27
 1025 020e 0323     		movs	r3, #3
 1026 0210 C7F8C830 		str	r3, [r7, #200]
 462:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1027              		.loc 1 462 31
 1028 0214 0B23     		movs	r3, #11
 1029 0216 C7F8CC30 		str	r3, [r7, #204]
 463:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1030              		.loc 1 463 5
 1031 021a 07F1BC03 		add	r3, r7, #188
 1032 021e 1946     		mov	r1, r3
 1033 0220 2548     		ldr	r0, .L35+16
 1034 0222 FFF7FEFF 		bl	HAL_GPIO_Init
 464:Core/Src/stm32l4xx_hal_msp.c **** 
 465:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 1035              		.loc 1 465 25
 1036 0226 4CF60373 		movw	r3, #52995
 1037 022a C7F8BC30 		str	r3, [r7, #188]
 466:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1038              		.loc 1 467 26
 1039 022e 0223     		movs	r3, #2
 1040 0230 C7F8C030 		str	r3, [r7, #192]
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1041              		.loc 1 468 26
 1042 0234 0023     		movs	r3, #0
 1043 0236 C7F8C430 		str	r3, [r7, #196]
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1044              		.loc 1 469 27
 1045 023a 0323     		movs	r3, #3
 1046 023c C7F8C830 		str	r3, [r7, #200]
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1047              		.loc 1 470 31
 1048 0240 0B23     		movs	r3, #11
 1049 0242 C7F8CC30 		str	r3, [r7, #204]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 28


 471:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1050              		.loc 1 471 5
 1051 0246 07F1BC03 		add	r3, r7, #188
 1052 024a 1946     		mov	r1, r3
 1053 024c 1B48     		ldr	r0, .L35+20
 1054 024e FFF7FEFF 		bl	HAL_GPIO_Init
 472:Core/Src/stm32l4xx_hal_msp.c **** 
 473:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 1055              		.loc 1 473 25
 1056 0252 4FF4C043 		mov	r3, #24576
 1057 0256 C7F8BC30 		str	r3, [r7, #188]
 474:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1058              		.loc 1 474 26
 1059 025a 0223     		movs	r3, #2
 1060 025c C7F8C030 		str	r3, [r7, #192]
 475:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1061              		.loc 1 475 26
 1062 0260 0023     		movs	r3, #0
 1063 0262 C7F8C430 		str	r3, [r7, #196]
 476:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1064              		.loc 1 476 27
 1065 0266 0323     		movs	r3, #3
 1066 0268 C7F8C830 		str	r3, [r7, #200]
 477:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1067              		.loc 1 477 31
 1068 026c 0B23     		movs	r3, #11
 1069 026e C7F8CC30 		str	r3, [r7, #204]
 478:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1070              		.loc 1 478 5
 1071 0272 07F1BC03 		add	r3, r7, #188
 1072 0276 1946     		mov	r1, r3
 1073 0278 1148     		ldr	r0, .L35+24
 1074 027a FFF7FEFF 		bl	HAL_GPIO_Init
 479:Core/Src/stm32l4xx_hal_msp.c **** 
 480:Core/Src/stm32l4xx_hal_msp.c ****     /* LTDC interrupt Init */
 481:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 1075              		.loc 1 481 5
 1076 027e 0022     		movs	r2, #0
 1077 0280 0021     		movs	r1, #0
 1078 0282 5B20     		movs	r0, #91
 1079 0284 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 482:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 1080              		.loc 1 482 5
 1081 0288 5B20     		movs	r0, #91
 1082 028a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 483:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 1083              		.loc 1 483 5
 1084 028e 0022     		movs	r2, #0
 1085 0290 0021     		movs	r1, #0
 1086 0292 5C20     		movs	r0, #92
 1087 0294 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 484:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 1088              		.loc 1 484 5
 1089 0298 5C20     		movs	r0, #92
 1090 029a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1091              	.L34:
 485:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 29


 486:Core/Src/stm32l4xx_hal_msp.c **** 
 487:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 488:Core/Src/stm32l4xx_hal_msp.c ****   }
 489:Core/Src/stm32l4xx_hal_msp.c **** 
 490:Core/Src/stm32l4xx_hal_msp.c **** }
 1092              		.loc 1 490 1
 1093 029e 00BF     		nop
 1094 02a0 D037     		adds	r7, r7, #208
 1095              		.cfi_def_cfa_offset 8
 1096 02a2 BD46     		mov	sp, r7
 1097              		.cfi_def_cfa_register 13
 1098              		@ sp needed
 1099 02a4 80BD     		pop	{r7, pc}
 1100              	.L36:
 1101 02a6 00BF     		.align	2
 1102              	.L35:
 1103 02a8 00680140 		.word	1073833984
 1104 02ac 00100240 		.word	1073876992
 1105 02b0 00100048 		.word	1207963648
 1106 02b4 00140048 		.word	1207964672
 1107 02b8 00040048 		.word	1207960576
 1108 02bc 000C0048 		.word	1207962624
 1109 02c0 00180048 		.word	1207965696
 1110              		.cfi_endproc
 1111              	.LFE326:
 1113              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 1114              		.align	1
 1115              		.global	HAL_LTDC_MspDeInit
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	HAL_LTDC_MspDeInit:
 1121              	.LFB327:
 491:Core/Src/stm32l4xx_hal_msp.c **** 
 492:Core/Src/stm32l4xx_hal_msp.c **** /**
 493:Core/Src/stm32l4xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 494:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 495:Core/Src/stm32l4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 496:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 497:Core/Src/stm32l4xx_hal_msp.c **** */
 498:Core/Src/stm32l4xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 499:Core/Src/stm32l4xx_hal_msp.c **** {
 1122              		.loc 1 499 1
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 8
 1125              		@ frame_needed = 1, uses_anonymous_args = 0
 1126 0000 80B5     		push	{r7, lr}
 1127              		.cfi_def_cfa_offset 8
 1128              		.cfi_offset 7, -8
 1129              		.cfi_offset 14, -4
 1130 0002 82B0     		sub	sp, sp, #8
 1131              		.cfi_def_cfa_offset 16
 1132 0004 00AF     		add	r7, sp, #0
 1133              		.cfi_def_cfa_register 7
 1134 0006 7860     		str	r0, [r7, #4]
 500:Core/Src/stm32l4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1135              		.loc 1 500 11
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 30


 1136 0008 7B68     		ldr	r3, [r7, #4]
 1137 000a 1B68     		ldr	r3, [r3]
 1138              		.loc 1 500 5
 1139 000c 184A     		ldr	r2, .L40
 1140 000e 9342     		cmp	r3, r2
 1141 0010 2AD1     		bne	.L39
 501:Core/Src/stm32l4xx_hal_msp.c ****   {
 502:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 503:Core/Src/stm32l4xx_hal_msp.c **** 
 504:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 505:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 506:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 1142              		.loc 1 506 5
 1143 0012 184B     		ldr	r3, .L40+4
 1144 0014 1B6E     		ldr	r3, [r3, #96]
 1145 0016 174A     		ldr	r2, .L40+4
 1146 0018 23F08063 		bic	r3, r3, #67108864
 1147 001c 1366     		str	r3, [r2, #96]
 507:Core/Src/stm32l4xx_hal_msp.c **** 
 508:Core/Src/stm32l4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 509:Core/Src/stm32l4xx_hal_msp.c ****     PE2     ------> LTDC_R7
 510:Core/Src/stm32l4xx_hal_msp.c ****     PE5     ------> LTDC_G7
 511:Core/Src/stm32l4xx_hal_msp.c ****     PE6     ------> LTDC_G6
 512:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> LTDC_CLK
 513:Core/Src/stm32l4xx_hal_msp.c ****     PF11     ------> LTDC_DE
 514:Core/Src/stm32l4xx_hal_msp.c ****     PF12     ------> LTDC_B0
 515:Core/Src/stm32l4xx_hal_msp.c ****     PF13     ------> LTDC_B1
 516:Core/Src/stm32l4xx_hal_msp.c ****     PF14     ------> LTDC_G0
 517:Core/Src/stm32l4xx_hal_msp.c ****     PF15     ------> LTDC_G1
 518:Core/Src/stm32l4xx_hal_msp.c ****     PE7     ------> LTDC_B6
 519:Core/Src/stm32l4xx_hal_msp.c ****     PE8     ------> LTDC_B7
 520:Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> LTDC_G2
 521:Core/Src/stm32l4xx_hal_msp.c ****     PE10     ------> LTDC_G3
 522:Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> LTDC_G4
 523:Core/Src/stm32l4xx_hal_msp.c ****     PE12     ------> LTDC_G5
 524:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> LTDC_R2
 525:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> LTDC_VSYNC
 526:Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> LTDC_R3
 527:Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> LTDC_R4
 528:Core/Src/stm32l4xx_hal_msp.c ****     PD10     ------> LTDC_R5
 529:Core/Src/stm32l4xx_hal_msp.c ****     PD11     ------> LTDC_R6
 530:Core/Src/stm32l4xx_hal_msp.c ****     PD14     ------> LTDC_B2
 531:Core/Src/stm32l4xx_hal_msp.c ****     PD15     ------> LTDC_B3
 532:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> LTDC_HSYNC
 533:Core/Src/stm32l4xx_hal_msp.c ****     PD0     ------> LTDC_B4
 534:Core/Src/stm32l4xx_hal_msp.c ****     PD1     ------> LTDC_B5
 535:Core/Src/stm32l4xx_hal_msp.c ****     PG13     ------> LTDC_R0
 536:Core/Src/stm32l4xx_hal_msp.c ****     PG14     ------> LTDC_R1
 537:Core/Src/stm32l4xx_hal_msp.c ****     */
 538:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 1148              		.loc 1 538 5
 1149 001e 49F6E471 		movw	r1, #40932
 1150 0022 1548     		ldr	r0, .L40+8
 1151 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 539:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 540:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_12|GPIO_PIN_15);
 541:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 31


 542:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_15);
 1152              		.loc 1 542 5
 1153 0028 48F21001 		movw	r1, #32784
 1154 002c 4FF09040 		mov	r0, #1207959552
 1155 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 543:Core/Src/stm32l4xx_hal_msp.c **** 
 544:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 1156              		.loc 1 544 5
 1157 0034 4FF47841 		mov	r1, #63488
 1158 0038 1048     		ldr	r0, .L40+12
 1159 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 545:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15);
 546:Core/Src/stm32l4xx_hal_msp.c **** 
 547:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 1160              		.loc 1 547 5
 1161 003e 4FF40061 		mov	r1, #2048
 1162 0042 0F48     		ldr	r0, .L40+16
 1163 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 548:Core/Src/stm32l4xx_hal_msp.c **** 
 549:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 1164              		.loc 1 549 5
 1165 0048 4CF60371 		movw	r1, #52995
 1166 004c 0D48     		ldr	r0, .L40+20
 1167 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 550:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 551:Core/Src/stm32l4xx_hal_msp.c **** 
 552:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_13|GPIO_PIN_14);
 1168              		.loc 1 552 5
 1169 0052 4FF4C041 		mov	r1, #24576
 1170 0056 0C48     		ldr	r0, .L40+24
 1171 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 553:Core/Src/stm32l4xx_hal_msp.c **** 
 554:Core/Src/stm32l4xx_hal_msp.c ****     /* LTDC interrupt DeInit */
 555:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_IRQn);
 1172              		.loc 1 555 5
 1173 005c 5B20     		movs	r0, #91
 1174 005e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 556:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_ER_IRQn);
 1175              		.loc 1 556 5
 1176 0062 5C20     		movs	r0, #92
 1177 0064 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1178              	.L39:
 557:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 558:Core/Src/stm32l4xx_hal_msp.c **** 
 559:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 560:Core/Src/stm32l4xx_hal_msp.c ****   }
 561:Core/Src/stm32l4xx_hal_msp.c **** 
 562:Core/Src/stm32l4xx_hal_msp.c **** }
 1179              		.loc 1 562 1
 1180 0068 00BF     		nop
 1181 006a 0837     		adds	r7, r7, #8
 1182              		.cfi_def_cfa_offset 8
 1183 006c BD46     		mov	sp, r7
 1184              		.cfi_def_cfa_register 13
 1185              		@ sp needed
 1186 006e 80BD     		pop	{r7, pc}
 1187              	.L41:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 32


 1188              		.align	2
 1189              	.L40:
 1190 0070 00680140 		.word	1073833984
 1191 0074 00100240 		.word	1073876992
 1192 0078 00100048 		.word	1207963648
 1193 007c 00140048 		.word	1207964672
 1194 0080 00040048 		.word	1207960576
 1195 0084 000C0048 		.word	1207962624
 1196 0088 00180048 		.word	1207965696
 1197              		.cfi_endproc
 1198              	.LFE327:
 1200              		.section	.bss.HAL_RCC_OSPIM_CLK_ENABLED,"aw",%nobits
 1201              		.align	2
 1204              	HAL_RCC_OSPIM_CLK_ENABLED:
 1205 0000 00000000 		.space	4
 1206              		.section	.text.HAL_OSPI_MspInit,"ax",%progbits
 1207              		.align	1
 1208              		.global	HAL_OSPI_MspInit
 1209              		.syntax unified
 1210              		.thumb
 1211              		.thumb_func
 1213              	HAL_OSPI_MspInit:
 1214              	.LFB328:
 563:Core/Src/stm32l4xx_hal_msp.c **** 
 564:Core/Src/stm32l4xx_hal_msp.c **** static uint32_t HAL_RCC_OSPIM_CLK_ENABLED=0;
 565:Core/Src/stm32l4xx_hal_msp.c **** 
 566:Core/Src/stm32l4xx_hal_msp.c **** /**
 567:Core/Src/stm32l4xx_hal_msp.c **** * @brief OSPI MSP Initialization
 568:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 569:Core/Src/stm32l4xx_hal_msp.c **** * @param hospi: OSPI handle pointer
 570:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 571:Core/Src/stm32l4xx_hal_msp.c **** */
 572:Core/Src/stm32l4xx_hal_msp.c **** void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
 573:Core/Src/stm32l4xx_hal_msp.c **** {
 1215              		.loc 1 573 1
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 224
 1218              		@ frame_needed = 1, uses_anonymous_args = 0
 1219 0000 80B5     		push	{r7, lr}
 1220              		.cfi_def_cfa_offset 8
 1221              		.cfi_offset 7, -8
 1222              		.cfi_offset 14, -4
 1223 0002 B8B0     		sub	sp, sp, #224
 1224              		.cfi_def_cfa_offset 232
 1225 0004 00AF     		add	r7, sp, #0
 1226              		.cfi_def_cfa_register 7
 1227 0006 7860     		str	r0, [r7, #4]
 574:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1228              		.loc 1 574 20
 1229 0008 07F1CC03 		add	r3, r7, #204
 1230 000c 0022     		movs	r2, #0
 1231 000e 1A60     		str	r2, [r3]
 1232 0010 5A60     		str	r2, [r3, #4]
 1233 0012 9A60     		str	r2, [r3, #8]
 1234 0014 DA60     		str	r2, [r3, #12]
 1235 0016 1A61     		str	r2, [r3, #16]
 575:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 33


 1236              		.loc 1 575 28
 1237 0018 07F13403 		add	r3, r7, #52
 1238 001c 9822     		movs	r2, #152
 1239 001e 0021     		movs	r1, #0
 1240 0020 1846     		mov	r0, r3
 1241 0022 FFF7FEFF 		bl	memset
 576:Core/Src/stm32l4xx_hal_msp.c ****   if(hospi->Instance==OCTOSPI1)
 1242              		.loc 1 576 11
 1243 0026 7B68     		ldr	r3, [r7, #4]
 1244 0028 1B68     		ldr	r3, [r3]
 1245              		.loc 1 576 5
 1246 002a AD4A     		ldr	r2, .L50
 1247 002c 9342     		cmp	r3, r2
 1248 002e 40F0B980 		bne	.L43
 577:Core/Src/stm32l4xx_hal_msp.c ****   {
 578:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 0 */
 579:Core/Src/stm32l4xx_hal_msp.c **** 
 580:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspInit 0 */
 581:Core/Src/stm32l4xx_hal_msp.c **** 
 582:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 583:Core/Src/stm32l4xx_hal_msp.c ****   */
 584:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 1249              		.loc 1 584 40
 1250 0032 4FF08073 		mov	r3, #16777216
 1251 0036 7B63     		str	r3, [r7, #52]
 585:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 1252              		.loc 1 585 38
 1253 0038 0023     		movs	r3, #0
 1254 003a C7F8C430 		str	r3, [r7, #196]
 586:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1255              		.loc 1 586 9
 1256 003e 07F13403 		add	r3, r7, #52
 1257 0042 1846     		mov	r0, r3
 1258 0044 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1259 0048 0346     		mov	r3, r0
 1260              		.loc 1 586 8
 1261 004a 002B     		cmp	r3, #0
 1262 004c 01D0     		beq	.L44
 587:Core/Src/stm32l4xx_hal_msp.c ****     {
 588:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 1263              		.loc 1 588 7
 1264 004e FFF7FEFF 		bl	Error_Handler
 1265              	.L44:
 589:Core/Src/stm32l4xx_hal_msp.c ****     }
 590:Core/Src/stm32l4xx_hal_msp.c **** 
 591:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 592:Core/Src/stm32l4xx_hal_msp.c ****     HAL_RCC_OSPIM_CLK_ENABLED++;
 1266              		.loc 1 592 30
 1267 0052 A44B     		ldr	r3, .L50+4
 1268 0054 1B68     		ldr	r3, [r3]
 1269 0056 0133     		adds	r3, r3, #1
 1270 0058 A24A     		ldr	r2, .L50+4
 1271 005a 1360     		str	r3, [r2]
 593:Core/Src/stm32l4xx_hal_msp.c ****     if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 1272              		.loc 1 593 33
 1273 005c A14B     		ldr	r3, .L50+4
 1274 005e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 34


 1275              		.loc 1 593 7
 1276 0060 012B     		cmp	r3, #1
 1277 0062 0BD1     		bne	.L45
 1278              	.LBB18:
 594:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_ENABLE();
 1279              		.loc 1 594 7
 1280 0064 A04B     		ldr	r3, .L50+8
 1281 0066 DB6C     		ldr	r3, [r3, #76]
 1282 0068 9F4A     		ldr	r2, .L50+8
 1283 006a 43F48013 		orr	r3, r3, #1048576
 1284 006e D364     		str	r3, [r2, #76]
 1285 0070 9D4B     		ldr	r3, .L50+8
 1286 0072 DB6C     		ldr	r3, [r3, #76]
 1287 0074 03F48013 		and	r3, r3, #1048576
 1288 0078 3B63     		str	r3, [r7, #48]
 1289 007a 3B6B     		ldr	r3, [r7, #48]
 1290              	.L45:
 1291              	.LBE18:
 1292              	.LBB19:
 595:Core/Src/stm32l4xx_hal_msp.c ****     }
 596:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 1293              		.loc 1 596 5
 1294 007c 9A4B     		ldr	r3, .L50+8
 1295 007e 1B6D     		ldr	r3, [r3, #80]
 1296 0080 994A     		ldr	r2, .L50+8
 1297 0082 43F48073 		orr	r3, r3, #256
 1298 0086 1365     		str	r3, [r2, #80]
 1299 0088 974B     		ldr	r3, .L50+8
 1300 008a 1B6D     		ldr	r3, [r3, #80]
 1301 008c 03F48073 		and	r3, r3, #256
 1302 0090 FB62     		str	r3, [r7, #44]
 1303 0092 FB6A     		ldr	r3, [r7, #44]
 1304              	.LBE19:
 1305              	.LBB20:
 597:Core/Src/stm32l4xx_hal_msp.c **** 
 598:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 1306              		.loc 1 598 5
 1307 0094 944B     		ldr	r3, .L50+8
 1308 0096 DB6C     		ldr	r3, [r3, #76]
 1309 0098 934A     		ldr	r2, .L50+8
 1310 009a 43F02003 		orr	r3, r3, #32
 1311 009e D364     		str	r3, [r2, #76]
 1312 00a0 914B     		ldr	r3, .L50+8
 1313 00a2 DB6C     		ldr	r3, [r3, #76]
 1314 00a4 03F02003 		and	r3, r3, #32
 1315 00a8 BB62     		str	r3, [r7, #40]
 1316 00aa BB6A     		ldr	r3, [r7, #40]
 1317              	.LBE20:
 1318              	.LBB21:
 599:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1319              		.loc 1 599 5
 1320 00ac 8E4B     		ldr	r3, .L50+8
 1321 00ae DB6C     		ldr	r3, [r3, #76]
 1322 00b0 8D4A     		ldr	r2, .L50+8
 1323 00b2 43F00103 		orr	r3, r3, #1
 1324 00b6 D364     		str	r3, [r2, #76]
 1325 00b8 8B4B     		ldr	r3, .L50+8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 35


 1326 00ba DB6C     		ldr	r3, [r3, #76]
 1327 00bc 03F00103 		and	r3, r3, #1
 1328 00c0 7B62     		str	r3, [r7, #36]
 1329 00c2 7B6A     		ldr	r3, [r7, #36]
 1330              	.LBE21:
 1331              	.LBB22:
 600:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1332              		.loc 1 600 5
 1333 00c4 884B     		ldr	r3, .L50+8
 1334 00c6 DB6C     		ldr	r3, [r3, #76]
 1335 00c8 874A     		ldr	r2, .L50+8
 1336 00ca 43F01003 		orr	r3, r3, #16
 1337 00ce D364     		str	r3, [r2, #76]
 1338 00d0 854B     		ldr	r3, .L50+8
 1339 00d2 DB6C     		ldr	r3, [r3, #76]
 1340 00d4 03F01003 		and	r3, r3, #16
 1341 00d8 3B62     		str	r3, [r7, #32]
 1342 00da 3B6A     		ldr	r3, [r7, #32]
 1343              	.LBE22:
 1344              	.LBB23:
 601:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1345              		.loc 1 601 5
 1346 00dc 824B     		ldr	r3, .L50+8
 1347 00de DB6C     		ldr	r3, [r3, #76]
 1348 00e0 814A     		ldr	r2, .L50+8
 1349 00e2 43F00203 		orr	r3, r3, #2
 1350 00e6 D364     		str	r3, [r2, #76]
 1351 00e8 7F4B     		ldr	r3, .L50+8
 1352 00ea DB6C     		ldr	r3, [r3, #76]
 1353 00ec 03F00203 		and	r3, r3, #2
 1354 00f0 FB61     		str	r3, [r7, #28]
 1355 00f2 FB69     		ldr	r3, [r7, #28]
 1356              	.LBE23:
 602:Core/Src/stm32l4xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 603:Core/Src/stm32l4xx_hal_msp.c ****     PF10     ------> OCTOSPIM_P1_CLK
 604:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> OCTOSPIM_P1_IO3
 605:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> OCTOSPIM_P1_IO1
 606:Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> OCTOSPIM_P1_IO2
 607:Core/Src/stm32l4xx_hal_msp.c ****     PB5     ------> OCTOSPIM_P1_IO0
 608:Core/Src/stm32l4xx_hal_msp.c ****     */
 609:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 1357              		.loc 1 609 25
 1358 00f4 4FF48063 		mov	r3, #1024
 1359 00f8 C7F8CC30 		str	r3, [r7, #204]
 610:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1360              		.loc 1 610 26
 1361 00fc 0223     		movs	r3, #2
 1362 00fe C7F8D030 		str	r3, [r7, #208]
 611:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1363              		.loc 1 611 26
 1364 0102 0023     		movs	r3, #0
 1365 0104 C7F8D430 		str	r3, [r7, #212]
 612:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1366              		.loc 1 612 27
 1367 0108 0323     		movs	r3, #3
 1368 010a C7F8D830 		str	r3, [r7, #216]
 613:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPIM_P1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 36


 1369              		.loc 1 613 31
 1370 010e 0323     		movs	r3, #3
 1371 0110 C7F8DC30 		str	r3, [r7, #220]
 614:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1372              		.loc 1 614 5
 1373 0114 07F1CC03 		add	r3, r7, #204
 1374 0118 1946     		mov	r1, r3
 1375 011a 7448     		ldr	r0, .L50+12
 1376 011c FFF7FEFF 		bl	HAL_GPIO_Init
 615:Core/Src/stm32l4xx_hal_msp.c **** 
 616:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 1377              		.loc 1 616 25
 1378 0120 4023     		movs	r3, #64
 1379 0122 C7F8CC30 		str	r3, [r7, #204]
 617:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1380              		.loc 1 617 26
 1381 0126 0223     		movs	r3, #2
 1382 0128 C7F8D030 		str	r3, [r7, #208]
 618:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1383              		.loc 1 618 26
 1384 012c 0023     		movs	r3, #0
 1385 012e C7F8D430 		str	r3, [r7, #212]
 619:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1386              		.loc 1 619 27
 1387 0132 0323     		movs	r3, #3
 1388 0134 C7F8D830 		str	r3, [r7, #216]
 620:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 1389              		.loc 1 620 31
 1390 0138 0A23     		movs	r3, #10
 1391 013a C7F8DC30 		str	r3, [r7, #220]
 621:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1392              		.loc 1 621 5
 1393 013e 07F1CC03 		add	r3, r7, #204
 1394 0142 1946     		mov	r1, r3
 1395 0144 4FF09040 		mov	r0, #1207959552
 1396 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 622:Core/Src/stm32l4xx_hal_msp.c **** 
 623:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 1397              		.loc 1 623 25
 1398 014c 4FF4C043 		mov	r3, #24576
 1399 0150 C7F8CC30 		str	r3, [r7, #204]
 624:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1400              		.loc 1 624 26
 1401 0154 0223     		movs	r3, #2
 1402 0156 C7F8D030 		str	r3, [r7, #208]
 625:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1403              		.loc 1 625 26
 1404 015a 0023     		movs	r3, #0
 1405 015c C7F8D430 		str	r3, [r7, #212]
 626:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1406              		.loc 1 626 27
 1407 0160 0323     		movs	r3, #3
 1408 0162 C7F8D830 		str	r3, [r7, #216]
 627:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 1409              		.loc 1 627 31
 1410 0166 0A23     		movs	r3, #10
 1411 0168 C7F8DC30 		str	r3, [r7, #220]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 37


 628:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1412              		.loc 1 628 5
 1413 016c 07F1CC03 		add	r3, r7, #204
 1414 0170 1946     		mov	r1, r3
 1415 0172 5F48     		ldr	r0, .L50+16
 1416 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 629:Core/Src/stm32l4xx_hal_msp.c **** 
 630:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 1417              		.loc 1 630 25
 1418 0178 2023     		movs	r3, #32
 1419 017a C7F8CC30 		str	r3, [r7, #204]
 631:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1420              		.loc 1 631 26
 1421 017e 0223     		movs	r3, #2
 1422 0180 C7F8D030 		str	r3, [r7, #208]
 632:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1423              		.loc 1 632 26
 1424 0184 0023     		movs	r3, #0
 1425 0186 C7F8D430 		str	r3, [r7, #212]
 633:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1426              		.loc 1 633 27
 1427 018a 0323     		movs	r3, #3
 1428 018c C7F8D830 		str	r3, [r7, #216]
 634:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPIM_P1;
 1429              		.loc 1 634 31
 1430 0190 0323     		movs	r3, #3
 1431 0192 C7F8DC30 		str	r3, [r7, #220]
 635:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1432              		.loc 1 635 5
 1433 0196 07F1CC03 		add	r3, r7, #204
 1434 019a 1946     		mov	r1, r3
 1435 019c 5548     		ldr	r0, .L50+20
 1436 019e FFF7FEFF 		bl	HAL_GPIO_Init
 636:Core/Src/stm32l4xx_hal_msp.c **** 
 637:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 1 */
 638:Core/Src/stm32l4xx_hal_msp.c **** 
 639:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspInit 1 */
 640:Core/Src/stm32l4xx_hal_msp.c ****   }
 641:Core/Src/stm32l4xx_hal_msp.c ****   else if(hospi->Instance==OCTOSPI2)
 642:Core/Src/stm32l4xx_hal_msp.c ****   {
 643:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI2_MspInit 0 */
 644:Core/Src/stm32l4xx_hal_msp.c **** 
 645:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI2_MspInit 0 */
 646:Core/Src/stm32l4xx_hal_msp.c **** 
 647:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 648:Core/Src/stm32l4xx_hal_msp.c ****   */
 649:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 650:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 651:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 652:Core/Src/stm32l4xx_hal_msp.c ****     {
 653:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 654:Core/Src/stm32l4xx_hal_msp.c ****     }
 655:Core/Src/stm32l4xx_hal_msp.c **** 
 656:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 657:Core/Src/stm32l4xx_hal_msp.c ****     HAL_RCC_OSPIM_CLK_ENABLED++;
 658:Core/Src/stm32l4xx_hal_msp.c ****     if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 659:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_ENABLE();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 38


 660:Core/Src/stm32l4xx_hal_msp.c ****     }
 661:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_OSPI2_CLK_ENABLE();
 662:Core/Src/stm32l4xx_hal_msp.c **** 
 663:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 664:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 665:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 666:Core/Src/stm32l4xx_hal_msp.c ****     /**OCTOSPI2 GPIO Configuration
 667:Core/Src/stm32l4xx_hal_msp.c ****     PF4     ------> OCTOSPIM_P2_CLK
 668:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> OCTOSPIM_P1_IO5
 669:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> OCTOSPIM_P1_IO6
 670:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> OCTOSPIM_P1_IO7
 671:Core/Src/stm32l4xx_hal_msp.c ****     PD4     ------> OCTOSPIM_P1_IO4
 672:Core/Src/stm32l4xx_hal_msp.c ****     */
 673:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 674:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 675:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 676:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 677:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 678:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 679:Core/Src/stm32l4xx_hal_msp.c **** 
 680:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 681:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 682:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 683:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 684:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 685:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 686:Core/Src/stm32l4xx_hal_msp.c **** 
 687:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 688:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 689:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 690:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 691:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 692:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 693:Core/Src/stm32l4xx_hal_msp.c **** 
 694:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI2_MspInit 1 */
 695:Core/Src/stm32l4xx_hal_msp.c **** 
 696:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI2_MspInit 1 */
 697:Core/Src/stm32l4xx_hal_msp.c ****   }
 698:Core/Src/stm32l4xx_hal_msp.c **** 
 699:Core/Src/stm32l4xx_hal_msp.c **** }
 1437              		.loc 1 699 1
 1438 01a2 99E0     		b	.L49
 1439              	.L43:
 641:Core/Src/stm32l4xx_hal_msp.c ****   {
 1440              		.loc 1 641 16
 1441 01a4 7B68     		ldr	r3, [r7, #4]
 1442 01a6 1B68     		ldr	r3, [r3]
 641:Core/Src/stm32l4xx_hal_msp.c ****   {
 1443              		.loc 1 641 10
 1444 01a8 534A     		ldr	r2, .L50+24
 1445 01aa 9342     		cmp	r3, r2
 1446 01ac 40F09480 		bne	.L49
 649:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 1447              		.loc 1 649 40
 1448 01b0 4FF08073 		mov	r3, #16777216
 1449 01b4 7B63     		str	r3, [r7, #52]
 650:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 39


 1450              		.loc 1 650 38
 1451 01b6 0023     		movs	r3, #0
 1452 01b8 C7F8C430 		str	r3, [r7, #196]
 651:Core/Src/stm32l4xx_hal_msp.c ****     {
 1453              		.loc 1 651 9
 1454 01bc 07F13403 		add	r3, r7, #52
 1455 01c0 1846     		mov	r0, r3
 1456 01c2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1457 01c6 0346     		mov	r3, r0
 651:Core/Src/stm32l4xx_hal_msp.c ****     {
 1458              		.loc 1 651 8
 1459 01c8 002B     		cmp	r3, #0
 1460 01ca 01D0     		beq	.L47
 653:Core/Src/stm32l4xx_hal_msp.c ****     }
 1461              		.loc 1 653 7
 1462 01cc FFF7FEFF 		bl	Error_Handler
 1463              	.L47:
 657:Core/Src/stm32l4xx_hal_msp.c ****     if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 1464              		.loc 1 657 30
 1465 01d0 444B     		ldr	r3, .L50+4
 1466 01d2 1B68     		ldr	r3, [r3]
 1467 01d4 0133     		adds	r3, r3, #1
 1468 01d6 434A     		ldr	r2, .L50+4
 1469 01d8 1360     		str	r3, [r2]
 658:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_ENABLE();
 1470              		.loc 1 658 33
 1471 01da 424B     		ldr	r3, .L50+4
 1472 01dc 1B68     		ldr	r3, [r3]
 658:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_ENABLE();
 1473              		.loc 1 658 7
 1474 01de 012B     		cmp	r3, #1
 1475 01e0 0BD1     		bne	.L48
 1476              	.LBB24:
 659:Core/Src/stm32l4xx_hal_msp.c ****     }
 1477              		.loc 1 659 7
 1478 01e2 414B     		ldr	r3, .L50+8
 1479 01e4 DB6C     		ldr	r3, [r3, #76]
 1480 01e6 404A     		ldr	r2, .L50+8
 1481 01e8 43F48013 		orr	r3, r3, #1048576
 1482 01ec D364     		str	r3, [r2, #76]
 1483 01ee 3E4B     		ldr	r3, .L50+8
 1484 01f0 DB6C     		ldr	r3, [r3, #76]
 1485 01f2 03F48013 		and	r3, r3, #1048576
 1486 01f6 BB61     		str	r3, [r7, #24]
 1487 01f8 BB69     		ldr	r3, [r7, #24]
 1488              	.L48:
 1489              	.LBE24:
 1490              	.LBB25:
 661:Core/Src/stm32l4xx_hal_msp.c **** 
 1491              		.loc 1 661 5
 1492 01fa 3B4B     		ldr	r3, .L50+8
 1493 01fc 1B6D     		ldr	r3, [r3, #80]
 1494 01fe 3A4A     		ldr	r2, .L50+8
 1495 0200 43F40073 		orr	r3, r3, #512
 1496 0204 1365     		str	r3, [r2, #80]
 1497 0206 384B     		ldr	r3, .L50+8
 1498 0208 1B6D     		ldr	r3, [r3, #80]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 40


 1499 020a 03F40073 		and	r3, r3, #512
 1500 020e 7B61     		str	r3, [r7, #20]
 1501 0210 7B69     		ldr	r3, [r7, #20]
 1502              	.LBE25:
 1503              	.LBB26:
 663:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1504              		.loc 1 663 5
 1505 0212 354B     		ldr	r3, .L50+8
 1506 0214 DB6C     		ldr	r3, [r3, #76]
 1507 0216 344A     		ldr	r2, .L50+8
 1508 0218 43F02003 		orr	r3, r3, #32
 1509 021c D364     		str	r3, [r2, #76]
 1510 021e 324B     		ldr	r3, .L50+8
 1511 0220 DB6C     		ldr	r3, [r3, #76]
 1512 0222 03F02003 		and	r3, r3, #32
 1513 0226 3B61     		str	r3, [r7, #16]
 1514 0228 3B69     		ldr	r3, [r7, #16]
 1515              	.LBE26:
 1516              	.LBB27:
 664:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1517              		.loc 1 664 5
 1518 022a 2F4B     		ldr	r3, .L50+8
 1519 022c DB6C     		ldr	r3, [r3, #76]
 1520 022e 2E4A     		ldr	r2, .L50+8
 1521 0230 43F00403 		orr	r3, r3, #4
 1522 0234 D364     		str	r3, [r2, #76]
 1523 0236 2C4B     		ldr	r3, .L50+8
 1524 0238 DB6C     		ldr	r3, [r3, #76]
 1525 023a 03F00403 		and	r3, r3, #4
 1526 023e FB60     		str	r3, [r7, #12]
 1527 0240 FB68     		ldr	r3, [r7, #12]
 1528              	.LBE27:
 1529              	.LBB28:
 665:Core/Src/stm32l4xx_hal_msp.c ****     /**OCTOSPI2 GPIO Configuration
 1530              		.loc 1 665 5
 1531 0242 294B     		ldr	r3, .L50+8
 1532 0244 DB6C     		ldr	r3, [r3, #76]
 1533 0246 284A     		ldr	r2, .L50+8
 1534 0248 43F00803 		orr	r3, r3, #8
 1535 024c D364     		str	r3, [r2, #76]
 1536 024e 264B     		ldr	r3, .L50+8
 1537 0250 DB6C     		ldr	r3, [r3, #76]
 1538 0252 03F00803 		and	r3, r3, #8
 1539 0256 BB60     		str	r3, [r7, #8]
 1540 0258 BB68     		ldr	r3, [r7, #8]
 1541              	.LBE28:
 673:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1542              		.loc 1 673 25
 1543 025a 1023     		movs	r3, #16
 1544 025c C7F8CC30 		str	r3, [r7, #204]
 674:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1545              		.loc 1 674 26
 1546 0260 0223     		movs	r3, #2
 1547 0262 C7F8D030 		str	r3, [r7, #208]
 675:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1548              		.loc 1 675 26
 1549 0266 0023     		movs	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 41


 1550 0268 C7F8D430 		str	r3, [r7, #212]
 676:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 1551              		.loc 1 676 27
 1552 026c 0323     		movs	r3, #3
 1553 026e C7F8D830 		str	r3, [r7, #216]
 677:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1554              		.loc 1 677 31
 1555 0272 0523     		movs	r3, #5
 1556 0274 C7F8DC30 		str	r3, [r7, #220]
 678:Core/Src/stm32l4xx_hal_msp.c **** 
 1557              		.loc 1 678 5
 1558 0278 07F1CC03 		add	r3, r7, #204
 1559 027c 1946     		mov	r1, r3
 1560 027e 1B48     		ldr	r0, .L50+12
 1561 0280 FFF7FEFF 		bl	HAL_GPIO_Init
 680:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1562              		.loc 1 680 25
 1563 0284 1C23     		movs	r3, #28
 1564 0286 C7F8CC30 		str	r3, [r7, #204]
 681:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1565              		.loc 1 681 26
 1566 028a 0223     		movs	r3, #2
 1567 028c C7F8D030 		str	r3, [r7, #208]
 682:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1568              		.loc 1 682 26
 1569 0290 0023     		movs	r3, #0
 1570 0292 C7F8D430 		str	r3, [r7, #212]
 683:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 1571              		.loc 1 683 27
 1572 0296 0323     		movs	r3, #3
 1573 0298 C7F8D830 		str	r3, [r7, #216]
 684:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1574              		.loc 1 684 31
 1575 029c 0A23     		movs	r3, #10
 1576 029e C7F8DC30 		str	r3, [r7, #220]
 685:Core/Src/stm32l4xx_hal_msp.c **** 
 1577              		.loc 1 685 5
 1578 02a2 07F1CC03 		add	r3, r7, #204
 1579 02a6 1946     		mov	r1, r3
 1580 02a8 1448     		ldr	r0, .L50+28
 1581 02aa FFF7FEFF 		bl	HAL_GPIO_Init
 687:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1582              		.loc 1 687 25
 1583 02ae 1023     		movs	r3, #16
 1584 02b0 C7F8CC30 		str	r3, [r7, #204]
 688:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1585              		.loc 1 688 26
 1586 02b4 0223     		movs	r3, #2
 1587 02b6 C7F8D030 		str	r3, [r7, #208]
 689:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1588              		.loc 1 689 26
 1589 02ba 0023     		movs	r3, #0
 1590 02bc C7F8D430 		str	r3, [r7, #212]
 690:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 1591              		.loc 1 690 27
 1592 02c0 0323     		movs	r3, #3
 1593 02c2 C7F8D830 		str	r3, [r7, #216]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 42


 691:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1594              		.loc 1 691 31
 1595 02c6 0A23     		movs	r3, #10
 1596 02c8 C7F8DC30 		str	r3, [r7, #220]
 692:Core/Src/stm32l4xx_hal_msp.c **** 
 1597              		.loc 1 692 5
 1598 02cc 07F1CC03 		add	r3, r7, #204
 1599 02d0 1946     		mov	r1, r3
 1600 02d2 0B48     		ldr	r0, .L50+32
 1601 02d4 FFF7FEFF 		bl	HAL_GPIO_Init
 1602              	.L49:
 1603              		.loc 1 699 1
 1604 02d8 00BF     		nop
 1605 02da E037     		adds	r7, r7, #224
 1606              		.cfi_def_cfa_offset 8
 1607 02dc BD46     		mov	sp, r7
 1608              		.cfi_def_cfa_register 13
 1609              		@ sp needed
 1610 02de 80BD     		pop	{r7, pc}
 1611              	.L51:
 1612              		.align	2
 1613              	.L50:
 1614 02e0 001000A0 		.word	-1610608640
 1615 02e4 00000000 		.word	HAL_RCC_OSPIM_CLK_ENABLED
 1616 02e8 00100240 		.word	1073876992
 1617 02ec 00140048 		.word	1207964672
 1618 02f0 00100048 		.word	1207963648
 1619 02f4 00040048 		.word	1207960576
 1620 02f8 001400A0 		.word	-1610607616
 1621 02fc 00080048 		.word	1207961600
 1622 0300 000C0048 		.word	1207962624
 1623              		.cfi_endproc
 1624              	.LFE328:
 1626              		.section	.text.HAL_OSPI_MspDeInit,"ax",%progbits
 1627              		.align	1
 1628              		.global	HAL_OSPI_MspDeInit
 1629              		.syntax unified
 1630              		.thumb
 1631              		.thumb_func
 1633              	HAL_OSPI_MspDeInit:
 1634              	.LFB329:
 700:Core/Src/stm32l4xx_hal_msp.c **** 
 701:Core/Src/stm32l4xx_hal_msp.c **** /**
 702:Core/Src/stm32l4xx_hal_msp.c **** * @brief OSPI MSP De-Initialization
 703:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 704:Core/Src/stm32l4xx_hal_msp.c **** * @param hospi: OSPI handle pointer
 705:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 706:Core/Src/stm32l4xx_hal_msp.c **** */
 707:Core/Src/stm32l4xx_hal_msp.c **** void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
 708:Core/Src/stm32l4xx_hal_msp.c **** {
 1635              		.loc 1 708 1
 1636              		.cfi_startproc
 1637              		@ args = 0, pretend = 0, frame = 8
 1638              		@ frame_needed = 1, uses_anonymous_args = 0
 1639 0000 80B5     		push	{r7, lr}
 1640              		.cfi_def_cfa_offset 8
 1641              		.cfi_offset 7, -8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 43


 1642              		.cfi_offset 14, -4
 1643 0002 82B0     		sub	sp, sp, #8
 1644              		.cfi_def_cfa_offset 16
 1645 0004 00AF     		add	r7, sp, #0
 1646              		.cfi_def_cfa_register 7
 1647 0006 7860     		str	r0, [r7, #4]
 709:Core/Src/stm32l4xx_hal_msp.c ****   if(hospi->Instance==OCTOSPI1)
 1648              		.loc 1 709 11
 1649 0008 7B68     		ldr	r3, [r7, #4]
 1650 000a 1B68     		ldr	r3, [r3]
 1651              		.loc 1 709 5
 1652 000c 2A4A     		ldr	r2, .L58
 1653 000e 9342     		cmp	r3, r2
 1654 0010 28D1     		bne	.L53
 710:Core/Src/stm32l4xx_hal_msp.c ****   {
 711:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */
 712:Core/Src/stm32l4xx_hal_msp.c **** 
 713:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspDeInit 0 */
 714:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 715:Core/Src/stm32l4xx_hal_msp.c ****     HAL_RCC_OSPIM_CLK_ENABLED--;
 1655              		.loc 1 715 30
 1656 0012 2A4B     		ldr	r3, .L58+4
 1657 0014 1B68     		ldr	r3, [r3]
 1658 0016 013B     		subs	r3, r3, #1
 1659 0018 284A     		ldr	r2, .L58+4
 1660 001a 1360     		str	r3, [r2]
 716:Core/Src/stm32l4xx_hal_msp.c ****     if(HAL_RCC_OSPIM_CLK_ENABLED==0){
 1661              		.loc 1 716 33
 1662 001c 274B     		ldr	r3, .L58+4
 1663 001e 1B68     		ldr	r3, [r3]
 1664              		.loc 1 716 7
 1665 0020 002B     		cmp	r3, #0
 1666 0022 05D1     		bne	.L54
 717:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_DISABLE();
 1667              		.loc 1 717 7
 1668 0024 264B     		ldr	r3, .L58+8
 1669 0026 DB6C     		ldr	r3, [r3, #76]
 1670 0028 254A     		ldr	r2, .L58+8
 1671 002a 23F48013 		bic	r3, r3, #1048576
 1672 002e D364     		str	r3, [r2, #76]
 1673              	.L54:
 718:Core/Src/stm32l4xx_hal_msp.c ****     }
 719:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_DISABLE();
 1674              		.loc 1 719 5
 1675 0030 234B     		ldr	r3, .L58+8
 1676 0032 1B6D     		ldr	r3, [r3, #80]
 1677 0034 224A     		ldr	r2, .L58+8
 1678 0036 23F48073 		bic	r3, r3, #256
 1679 003a 1365     		str	r3, [r2, #80]
 720:Core/Src/stm32l4xx_hal_msp.c **** 
 721:Core/Src/stm32l4xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 722:Core/Src/stm32l4xx_hal_msp.c ****     PF10     ------> OCTOSPIM_P1_CLK
 723:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> OCTOSPIM_P1_IO3
 724:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> OCTOSPIM_P1_IO1
 725:Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> OCTOSPIM_P1_IO2
 726:Core/Src/stm32l4xx_hal_msp.c ****     PB5     ------> OCTOSPIM_P1_IO0
 727:Core/Src/stm32l4xx_hal_msp.c ****     */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 44


 728:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_10);
 1680              		.loc 1 728 5
 1681 003c 4FF48061 		mov	r1, #1024
 1682 0040 2048     		ldr	r0, .L58+12
 1683 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 729:Core/Src/stm32l4xx_hal_msp.c **** 
 730:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 1684              		.loc 1 730 5
 1685 0046 4021     		movs	r1, #64
 1686 0048 4FF09040 		mov	r0, #1207959552
 1687 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 731:Core/Src/stm32l4xx_hal_msp.c **** 
 732:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_13|GPIO_PIN_14);
 1688              		.loc 1 732 5
 1689 0050 4FF4C041 		mov	r1, #24576
 1690 0054 1C48     		ldr	r0, .L58+16
 1691 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 733:Core/Src/stm32l4xx_hal_msp.c **** 
 734:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 1692              		.loc 1 734 5
 1693 005a 2021     		movs	r1, #32
 1694 005c 1B48     		ldr	r0, .L58+20
 1695 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 735:Core/Src/stm32l4xx_hal_msp.c **** 
 736:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */
 737:Core/Src/stm32l4xx_hal_msp.c **** 
 738:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspDeInit 1 */
 739:Core/Src/stm32l4xx_hal_msp.c ****   }
 740:Core/Src/stm32l4xx_hal_msp.c ****   else if(hospi->Instance==OCTOSPI2)
 741:Core/Src/stm32l4xx_hal_msp.c ****   {
 742:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI2_MspDeInit 0 */
 743:Core/Src/stm32l4xx_hal_msp.c **** 
 744:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI2_MspDeInit 0 */
 745:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 746:Core/Src/stm32l4xx_hal_msp.c ****     HAL_RCC_OSPIM_CLK_ENABLED--;
 747:Core/Src/stm32l4xx_hal_msp.c ****     if(HAL_RCC_OSPIM_CLK_ENABLED==0){
 748:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_DISABLE();
 749:Core/Src/stm32l4xx_hal_msp.c ****     }
 750:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_OSPI2_CLK_DISABLE();
 751:Core/Src/stm32l4xx_hal_msp.c **** 
 752:Core/Src/stm32l4xx_hal_msp.c ****     /**OCTOSPI2 GPIO Configuration
 753:Core/Src/stm32l4xx_hal_msp.c ****     PF4     ------> OCTOSPIM_P2_CLK
 754:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> OCTOSPIM_P1_IO5
 755:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> OCTOSPIM_P1_IO6
 756:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> OCTOSPIM_P1_IO7
 757:Core/Src/stm32l4xx_hal_msp.c ****     PD4     ------> OCTOSPIM_P1_IO4
 758:Core/Src/stm32l4xx_hal_msp.c ****     */
 759:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_4);
 760:Core/Src/stm32l4xx_hal_msp.c **** 
 761:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4);
 762:Core/Src/stm32l4xx_hal_msp.c **** 
 763:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4);
 764:Core/Src/stm32l4xx_hal_msp.c **** 
 765:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI2_MspDeInit 1 */
 766:Core/Src/stm32l4xx_hal_msp.c **** 
 767:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END OCTOSPI2_MspDeInit 1 */
 768:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 45


 769:Core/Src/stm32l4xx_hal_msp.c **** 
 770:Core/Src/stm32l4xx_hal_msp.c **** }
 1696              		.loc 1 770 1
 1697 0062 25E0     		b	.L57
 1698              	.L53:
 740:Core/Src/stm32l4xx_hal_msp.c ****   {
 1699              		.loc 1 740 16
 1700 0064 7B68     		ldr	r3, [r7, #4]
 1701 0066 1B68     		ldr	r3, [r3]
 740:Core/Src/stm32l4xx_hal_msp.c ****   {
 1702              		.loc 1 740 10
 1703 0068 194A     		ldr	r2, .L58+24
 1704 006a 9342     		cmp	r3, r2
 1705 006c 20D1     		bne	.L57
 746:Core/Src/stm32l4xx_hal_msp.c ****     if(HAL_RCC_OSPIM_CLK_ENABLED==0){
 1706              		.loc 1 746 30
 1707 006e 134B     		ldr	r3, .L58+4
 1708 0070 1B68     		ldr	r3, [r3]
 1709 0072 013B     		subs	r3, r3, #1
 1710 0074 114A     		ldr	r2, .L58+4
 1711 0076 1360     		str	r3, [r2]
 747:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_DISABLE();
 1712              		.loc 1 747 33
 1713 0078 104B     		ldr	r3, .L58+4
 1714 007a 1B68     		ldr	r3, [r3]
 747:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_OSPIM_CLK_DISABLE();
 1715              		.loc 1 747 7
 1716 007c 002B     		cmp	r3, #0
 1717 007e 05D1     		bne	.L56
 748:Core/Src/stm32l4xx_hal_msp.c ****     }
 1718              		.loc 1 748 7
 1719 0080 0F4B     		ldr	r3, .L58+8
 1720 0082 DB6C     		ldr	r3, [r3, #76]
 1721 0084 0E4A     		ldr	r2, .L58+8
 1722 0086 23F48013 		bic	r3, r3, #1048576
 1723 008a D364     		str	r3, [r2, #76]
 1724              	.L56:
 750:Core/Src/stm32l4xx_hal_msp.c **** 
 1725              		.loc 1 750 5
 1726 008c 0C4B     		ldr	r3, .L58+8
 1727 008e 1B6D     		ldr	r3, [r3, #80]
 1728 0090 0B4A     		ldr	r2, .L58+8
 1729 0092 23F40073 		bic	r3, r3, #512
 1730 0096 1365     		str	r3, [r2, #80]
 759:Core/Src/stm32l4xx_hal_msp.c **** 
 1731              		.loc 1 759 5
 1732 0098 1021     		movs	r1, #16
 1733 009a 0A48     		ldr	r0, .L58+12
 1734 009c FFF7FEFF 		bl	HAL_GPIO_DeInit
 761:Core/Src/stm32l4xx_hal_msp.c **** 
 1735              		.loc 1 761 5
 1736 00a0 1C21     		movs	r1, #28
 1737 00a2 0C48     		ldr	r0, .L58+28
 1738 00a4 FFF7FEFF 		bl	HAL_GPIO_DeInit
 763:Core/Src/stm32l4xx_hal_msp.c **** 
 1739              		.loc 1 763 5
 1740 00a8 1021     		movs	r1, #16
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 46


 1741 00aa 0B48     		ldr	r0, .L58+32
 1742 00ac FFF7FEFF 		bl	HAL_GPIO_DeInit
 1743              	.L57:
 1744              		.loc 1 770 1
 1745 00b0 00BF     		nop
 1746 00b2 0837     		adds	r7, r7, #8
 1747              		.cfi_def_cfa_offset 8
 1748 00b4 BD46     		mov	sp, r7
 1749              		.cfi_def_cfa_register 13
 1750              		@ sp needed
 1751 00b6 80BD     		pop	{r7, pc}
 1752              	.L59:
 1753              		.align	2
 1754              	.L58:
 1755 00b8 001000A0 		.word	-1610608640
 1756 00bc 00000000 		.word	HAL_RCC_OSPIM_CLK_ENABLED
 1757 00c0 00100240 		.word	1073876992
 1758 00c4 00140048 		.word	1207964672
 1759 00c8 00100048 		.word	1207963648
 1760 00cc 00040048 		.word	1207960576
 1761 00d0 001400A0 		.word	-1610607616
 1762 00d4 00080048 		.word	1207961600
 1763 00d8 000C0048 		.word	1207962624
 1764              		.cfi_endproc
 1765              	.LFE329:
 1767              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 1768              		.align	1
 1769              		.global	HAL_SD_MspInit
 1770              		.syntax unified
 1771              		.thumb
 1772              		.thumb_func
 1774              	HAL_SD_MspInit:
 1775              	.LFB330:
 771:Core/Src/stm32l4xx_hal_msp.c **** 
 772:Core/Src/stm32l4xx_hal_msp.c **** /**
 773:Core/Src/stm32l4xx_hal_msp.c **** * @brief SD MSP Initialization
 774:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 775:Core/Src/stm32l4xx_hal_msp.c **** * @param hsd: SD handle pointer
 776:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 777:Core/Src/stm32l4xx_hal_msp.c **** */
 778:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 779:Core/Src/stm32l4xx_hal_msp.c **** {
 1776              		.loc 1 779 1
 1777              		.cfi_startproc
 1778              		@ args = 0, pretend = 0, frame = 200
 1779              		@ frame_needed = 1, uses_anonymous_args = 0
 1780 0000 80B5     		push	{r7, lr}
 1781              		.cfi_def_cfa_offset 8
 1782              		.cfi_offset 7, -8
 1783              		.cfi_offset 14, -4
 1784 0002 B2B0     		sub	sp, sp, #200
 1785              		.cfi_def_cfa_offset 208
 1786 0004 00AF     		add	r7, sp, #0
 1787              		.cfi_def_cfa_register 7
 1788 0006 7860     		str	r0, [r7, #4]
 780:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1789              		.loc 1 780 20
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 47


 1790 0008 07F1B403 		add	r3, r7, #180
 1791 000c 0022     		movs	r2, #0
 1792 000e 1A60     		str	r2, [r3]
 1793 0010 5A60     		str	r2, [r3, #4]
 1794 0012 9A60     		str	r2, [r3, #8]
 1795 0014 DA60     		str	r2, [r3, #12]
 1796 0016 1A61     		str	r2, [r3, #16]
 781:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1797              		.loc 1 781 28
 1798 0018 07F11C03 		add	r3, r7, #28
 1799 001c 9822     		movs	r2, #152
 1800 001e 0021     		movs	r1, #0
 1801 0020 1846     		mov	r0, r3
 1802 0022 FFF7FEFF 		bl	memset
 782:Core/Src/stm32l4xx_hal_msp.c ****   if(hsd->Instance==SDMMC2)
 1803              		.loc 1 782 9
 1804 0026 7B68     		ldr	r3, [r7, #4]
 1805 0028 1B68     		ldr	r3, [r3]
 1806              		.loc 1 782 5
 1807 002a 514A     		ldr	r2, .L64
 1808 002c 9342     		cmp	r3, r2
 1809 002e 40F09A80 		bne	.L63
 783:Core/Src/stm32l4xx_hal_msp.c ****   {
 784:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspInit 0 */
 785:Core/Src/stm32l4xx_hal_msp.c **** 
 786:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspInit 0 */
 787:Core/Src/stm32l4xx_hal_msp.c **** 
 788:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 789:Core/Src/stm32l4xx_hal_msp.c ****   */
 790:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 1810              		.loc 1 790 40
 1811 0032 4FF40023 		mov	r3, #524288
 1812 0036 FB61     		str	r3, [r7, #28]
 791:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLP;
 1813              		.loc 1 791 40
 1814 0038 4FF48043 		mov	r3, #16384
 1815 003c C7F89430 		str	r3, [r7, #148]
 792:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1816              		.loc 1 792 9
 1817 0040 07F11C03 		add	r3, r7, #28
 1818 0044 1846     		mov	r0, r3
 1819 0046 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1820 004a 0346     		mov	r3, r0
 1821              		.loc 1 792 8
 1822 004c 002B     		cmp	r3, #0
 1823 004e 01D0     		beq	.L62
 793:Core/Src/stm32l4xx_hal_msp.c ****     {
 794:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 1824              		.loc 1 794 7
 1825 0050 FFF7FEFF 		bl	Error_Handler
 1826              	.L62:
 1827              	.LBB29:
 795:Core/Src/stm32l4xx_hal_msp.c ****     }
 796:Core/Src/stm32l4xx_hal_msp.c **** 
 797:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 798:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SDMMC2_CLK_ENABLE();
 1828              		.loc 1 798 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 48


 1829 0054 474B     		ldr	r3, .L64+4
 1830 0056 DB6C     		ldr	r3, [r3, #76]
 1831 0058 464A     		ldr	r2, .L64+4
 1832 005a 43F40003 		orr	r3, r3, #8388608
 1833 005e D364     		str	r3, [r2, #76]
 1834 0060 444B     		ldr	r3, .L64+4
 1835 0062 DB6C     		ldr	r3, [r3, #76]
 1836 0064 03F40003 		and	r3, r3, #8388608
 1837 0068 BB61     		str	r3, [r7, #24]
 1838 006a BB69     		ldr	r3, [r7, #24]
 1839              	.LBE29:
 1840              	.LBB30:
 799:Core/Src/stm32l4xx_hal_msp.c **** 
 800:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1841              		.loc 1 800 5
 1842 006c 414B     		ldr	r3, .L64+4
 1843 006e DB6C     		ldr	r3, [r3, #76]
 1844 0070 404A     		ldr	r2, .L64+4
 1845 0072 43F00203 		orr	r3, r3, #2
 1846 0076 D364     		str	r3, [r2, #76]
 1847 0078 3E4B     		ldr	r3, .L64+4
 1848 007a DB6C     		ldr	r3, [r3, #76]
 1849 007c 03F00203 		and	r3, r3, #2
 1850 0080 7B61     		str	r3, [r7, #20]
 1851 0082 7B69     		ldr	r3, [r7, #20]
 1852              	.LBE30:
 1853              	.LBB31:
 801:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1854              		.loc 1 801 5
 1855 0084 3B4B     		ldr	r3, .L64+4
 1856 0086 DB6C     		ldr	r3, [r3, #76]
 1857 0088 3A4A     		ldr	r2, .L64+4
 1858 008a 43F00803 		orr	r3, r3, #8
 1859 008e D364     		str	r3, [r2, #76]
 1860 0090 384B     		ldr	r3, .L64+4
 1861 0092 DB6C     		ldr	r3, [r3, #76]
 1862 0094 03F00803 		and	r3, r3, #8
 1863 0098 3B61     		str	r3, [r7, #16]
 1864 009a 3B69     		ldr	r3, [r7, #16]
 1865              	.LBE31:
 1866              	.LBB32:
 802:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1867              		.loc 1 802 5
 1868 009c 354B     		ldr	r3, .L64+4
 1869 009e DB6C     		ldr	r3, [r3, #76]
 1870 00a0 344A     		ldr	r2, .L64+4
 1871 00a2 43F04003 		orr	r3, r3, #64
 1872 00a6 D364     		str	r3, [r2, #76]
 1873 00a8 324B     		ldr	r3, .L64+4
 1874 00aa DB6C     		ldr	r3, [r3, #76]
 1875 00ac 03F04003 		and	r3, r3, #64
 1876 00b0 FB60     		str	r3, [r7, #12]
 1877 00b2 FB68     		ldr	r3, [r7, #12]
 1878              	.LBE32:
 803:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 1879              		.loc 1 803 5
 1880 00b4 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 49


 804:Core/Src/stm32l4xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 805:Core/Src/stm32l4xx_hal_msp.c ****     PB12     ------> SDMMC2_CK
 806:Core/Src/stm32l4xx_hal_msp.c ****     PB15     ------> SDMMC2_D1
 807:Core/Src/stm32l4xx_hal_msp.c ****     PD7     ------> SDMMC2_CMD
 808:Core/Src/stm32l4xx_hal_msp.c ****     PG9     ------> SDMMC2_D0
 809:Core/Src/stm32l4xx_hal_msp.c ****     PG11     ------> SDMMC2_D2
 810:Core/Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> SDMMC2_D3
 811:Core/Src/stm32l4xx_hal_msp.c ****     */
 812:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_4;
 1881              		.loc 1 812 25
 1882 00b8 41F21003 		movw	r3, #4112
 1883 00bc C7F8B430 		str	r3, [r7, #180]
 813:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1884              		.loc 1 813 26
 1885 00c0 0223     		movs	r3, #2
 1886 00c2 C7F8B830 		str	r3, [r7, #184]
 814:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1887              		.loc 1 814 26
 1888 00c6 0023     		movs	r3, #0
 1889 00c8 C7F8BC30 		str	r3, [r7, #188]
 815:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1890              		.loc 1 815 27
 1891 00cc 0323     		movs	r3, #3
 1892 00ce C7F8C030 		str	r3, [r7, #192]
 816:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC2;
 1893              		.loc 1 816 31
 1894 00d2 0C23     		movs	r3, #12
 1895 00d4 C7F8C430 		str	r3, [r7, #196]
 817:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1896              		.loc 1 817 5
 1897 00d8 07F1B403 		add	r3, r7, #180
 1898 00dc 1946     		mov	r1, r3
 1899 00de 2648     		ldr	r0, .L64+8
 1900 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 818:Core/Src/stm32l4xx_hal_msp.c **** 
 819:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 1901              		.loc 1 819 25
 1902 00e4 4FF40043 		mov	r3, #32768
 1903 00e8 C7F8B430 		str	r3, [r7, #180]
 820:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1904              		.loc 1 820 26
 1905 00ec 0223     		movs	r3, #2
 1906 00ee C7F8B830 		str	r3, [r7, #184]
 821:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1907              		.loc 1 821 26
 1908 00f2 0023     		movs	r3, #0
 1909 00f4 C7F8BC30 		str	r3, [r7, #188]
 822:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1910              		.loc 1 822 27
 1911 00f8 0323     		movs	r3, #3
 1912 00fa C7F8C030 		str	r3, [r7, #192]
 823:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1913              		.loc 1 823 31
 1914 00fe 0B23     		movs	r3, #11
 1915 0100 C7F8C430 		str	r3, [r7, #196]
 824:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1916              		.loc 1 824 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 50


 1917 0104 07F1B403 		add	r3, r7, #180
 1918 0108 1946     		mov	r1, r3
 1919 010a 1B48     		ldr	r0, .L64+8
 1920 010c FFF7FEFF 		bl	HAL_GPIO_Init
 825:Core/Src/stm32l4xx_hal_msp.c **** 
 826:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 1921              		.loc 1 826 25
 1922 0110 8023     		movs	r3, #128
 1923 0112 C7F8B430 		str	r3, [r7, #180]
 827:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1924              		.loc 1 827 26
 1925 0116 0223     		movs	r3, #2
 1926 0118 C7F8B830 		str	r3, [r7, #184]
 828:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1927              		.loc 1 828 26
 1928 011c 0023     		movs	r3, #0
 1929 011e C7F8BC30 		str	r3, [r7, #188]
 829:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1930              		.loc 1 829 27
 1931 0122 0323     		movs	r3, #3
 1932 0124 C7F8C030 		str	r3, [r7, #192]
 830:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SDMMC2;
 1933              		.loc 1 830 31
 1934 0128 0823     		movs	r3, #8
 1935 012a C7F8C430 		str	r3, [r7, #196]
 831:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1936              		.loc 1 831 5
 1937 012e 07F1B403 		add	r3, r7, #180
 1938 0132 1946     		mov	r1, r3
 1939 0134 1148     		ldr	r0, .L64+12
 1940 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 832:Core/Src/stm32l4xx_hal_msp.c **** 
 833:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 1941              		.loc 1 833 25
 1942 013a 4FF42063 		mov	r3, #2560
 1943 013e C7F8B430 		str	r3, [r7, #180]
 834:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1944              		.loc 1 834 26
 1945 0142 0223     		movs	r3, #2
 1946 0144 C7F8B830 		str	r3, [r7, #184]
 835:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1947              		.loc 1 835 26
 1948 0148 0023     		movs	r3, #0
 1949 014a C7F8BC30 		str	r3, [r7, #188]
 836:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1950              		.loc 1 836 27
 1951 014e 0323     		movs	r3, #3
 1952 0150 C7F8C030 		str	r3, [r7, #192]
 837:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1953              		.loc 1 837 31
 1954 0154 0B23     		movs	r3, #11
 1955 0156 C7F8C430 		str	r3, [r7, #196]
 838:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1956              		.loc 1 838 5
 1957 015a 07F1B403 		add	r3, r7, #180
 1958 015e 1946     		mov	r1, r3
 1959 0160 0748     		ldr	r0, .L64+16
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 51


 1960 0162 FFF7FEFF 		bl	HAL_GPIO_Init
 1961              	.L63:
 839:Core/Src/stm32l4xx_hal_msp.c **** 
 840:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspInit 1 */
 841:Core/Src/stm32l4xx_hal_msp.c **** 
 842:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspInit 1 */
 843:Core/Src/stm32l4xx_hal_msp.c ****   }
 844:Core/Src/stm32l4xx_hal_msp.c **** 
 845:Core/Src/stm32l4xx_hal_msp.c **** }
 1962              		.loc 1 845 1
 1963 0166 00BF     		nop
 1964 0168 C837     		adds	r7, r7, #200
 1965              		.cfi_def_cfa_offset 8
 1966 016a BD46     		mov	sp, r7
 1967              		.cfi_def_cfa_register 13
 1968              		@ sp needed
 1969 016c 80BD     		pop	{r7, pc}
 1970              	.L65:
 1971 016e 00BF     		.align	2
 1972              	.L64:
 1973 0170 00280650 		.word	1342580736
 1974 0174 00100240 		.word	1073876992
 1975 0178 00040048 		.word	1207960576
 1976 017c 000C0048 		.word	1207962624
 1977 0180 00180048 		.word	1207965696
 1978              		.cfi_endproc
 1979              	.LFE330:
 1981              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 1982              		.align	1
 1983              		.global	HAL_SD_MspDeInit
 1984              		.syntax unified
 1985              		.thumb
 1986              		.thumb_func
 1988              	HAL_SD_MspDeInit:
 1989              	.LFB331:
 846:Core/Src/stm32l4xx_hal_msp.c **** 
 847:Core/Src/stm32l4xx_hal_msp.c **** /**
 848:Core/Src/stm32l4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 849:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 850:Core/Src/stm32l4xx_hal_msp.c **** * @param hsd: SD handle pointer
 851:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 852:Core/Src/stm32l4xx_hal_msp.c **** */
 853:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 854:Core/Src/stm32l4xx_hal_msp.c **** {
 1990              		.loc 1 854 1
 1991              		.cfi_startproc
 1992              		@ args = 0, pretend = 0, frame = 8
 1993              		@ frame_needed = 1, uses_anonymous_args = 0
 1994 0000 80B5     		push	{r7, lr}
 1995              		.cfi_def_cfa_offset 8
 1996              		.cfi_offset 7, -8
 1997              		.cfi_offset 14, -4
 1998 0002 82B0     		sub	sp, sp, #8
 1999              		.cfi_def_cfa_offset 16
 2000 0004 00AF     		add	r7, sp, #0
 2001              		.cfi_def_cfa_register 7
 2002 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 52


 855:Core/Src/stm32l4xx_hal_msp.c ****   if(hsd->Instance==SDMMC2)
 2003              		.loc 1 855 9
 2004 0008 7B68     		ldr	r3, [r7, #4]
 2005 000a 1B68     		ldr	r3, [r3]
 2006              		.loc 1 855 5
 2007 000c 0D4A     		ldr	r2, .L69
 2008 000e 9342     		cmp	r3, r2
 2009 0010 13D1     		bne	.L68
 856:Core/Src/stm32l4xx_hal_msp.c ****   {
 857:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspDeInit 0 */
 858:Core/Src/stm32l4xx_hal_msp.c **** 
 859:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspDeInit 0 */
 860:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 861:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SDMMC2_CLK_DISABLE();
 2010              		.loc 1 861 5
 2011 0012 0D4B     		ldr	r3, .L69+4
 2012 0014 DB6C     		ldr	r3, [r3, #76]
 2013 0016 0C4A     		ldr	r2, .L69+4
 2014 0018 23F40003 		bic	r3, r3, #8388608
 2015 001c D364     		str	r3, [r2, #76]
 862:Core/Src/stm32l4xx_hal_msp.c **** 
 863:Core/Src/stm32l4xx_hal_msp.c ****     /**SDMMC2 GPIO Configuration
 864:Core/Src/stm32l4xx_hal_msp.c ****     PB12     ------> SDMMC2_CK
 865:Core/Src/stm32l4xx_hal_msp.c ****     PB15     ------> SDMMC2_D1
 866:Core/Src/stm32l4xx_hal_msp.c ****     PD7     ------> SDMMC2_CMD
 867:Core/Src/stm32l4xx_hal_msp.c ****     PG9     ------> SDMMC2_D0
 868:Core/Src/stm32l4xx_hal_msp.c ****     PG11     ------> SDMMC2_D2
 869:Core/Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> SDMMC2_D3
 870:Core/Src/stm32l4xx_hal_msp.c ****     */
 871:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_4);
 2016              		.loc 1 871 5
 2017 001e 49F21001 		movw	r1, #36880
 2018 0022 0A48     		ldr	r0, .L69+8
 2019 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 872:Core/Src/stm32l4xx_hal_msp.c **** 
 873:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_7);
 2020              		.loc 1 873 5
 2021 0028 8021     		movs	r1, #128
 2022 002a 0948     		ldr	r0, .L69+12
 2023 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 874:Core/Src/stm32l4xx_hal_msp.c **** 
 875:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9|GPIO_PIN_11);
 2024              		.loc 1 875 5
 2025 0030 4FF42061 		mov	r1, #2560
 2026 0034 0748     		ldr	r0, .L69+16
 2027 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2028              	.L68:
 876:Core/Src/stm32l4xx_hal_msp.c **** 
 877:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC2_MspDeInit 1 */
 878:Core/Src/stm32l4xx_hal_msp.c **** 
 879:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SDMMC2_MspDeInit 1 */
 880:Core/Src/stm32l4xx_hal_msp.c ****   }
 881:Core/Src/stm32l4xx_hal_msp.c **** 
 882:Core/Src/stm32l4xx_hal_msp.c **** }
 2029              		.loc 1 882 1
 2030 003a 00BF     		nop
 2031 003c 0837     		adds	r7, r7, #8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 53


 2032              		.cfi_def_cfa_offset 8
 2033 003e BD46     		mov	sp, r7
 2034              		.cfi_def_cfa_register 13
 2035              		@ sp needed
 2036 0040 80BD     		pop	{r7, pc}
 2037              	.L70:
 2038 0042 00BF     		.align	2
 2039              	.L69:
 2040 0044 00280650 		.word	1342580736
 2041 0048 00100240 		.word	1073876992
 2042 004c 00040048 		.word	1207960576
 2043 0050 000C0048 		.word	1207962624
 2044 0054 00180048 		.word	1207965696
 2045              		.cfi_endproc
 2046              	.LFE331:
 2048              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 2049              		.align	1
 2050              		.global	HAL_TIM_Base_MspInit
 2051              		.syntax unified
 2052              		.thumb
 2053              		.thumb_func
 2055              	HAL_TIM_Base_MspInit:
 2056              	.LFB332:
 883:Core/Src/stm32l4xx_hal_msp.c **** 
 884:Core/Src/stm32l4xx_hal_msp.c **** /**
 885:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 886:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 887:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 888:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 889:Core/Src/stm32l4xx_hal_msp.c **** */
 890:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 891:Core/Src/stm32l4xx_hal_msp.c **** {
 2057              		.loc 1 891 1
 2058              		.cfi_startproc
 2059              		@ args = 0, pretend = 0, frame = 24
 2060              		@ frame_needed = 1, uses_anonymous_args = 0
 2061              		@ link register save eliminated.
 2062 0000 80B4     		push	{r7}
 2063              		.cfi_def_cfa_offset 4
 2064              		.cfi_offset 7, -4
 2065 0002 87B0     		sub	sp, sp, #28
 2066              		.cfi_def_cfa_offset 32
 2067 0004 00AF     		add	r7, sp, #0
 2068              		.cfi_def_cfa_register 7
 2069 0006 7860     		str	r0, [r7, #4]
 892:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 2070              		.loc 1 892 15
 2071 0008 7B68     		ldr	r3, [r7, #4]
 2072 000a 1B68     		ldr	r3, [r3]
 2073              		.loc 1 892 5
 2074 000c B3F1804F 		cmp	r3, #1073741824
 2075 0010 0CD1     		bne	.L72
 2076              	.LBB33:
 893:Core/Src/stm32l4xx_hal_msp.c ****   {
 894:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 895:Core/Src/stm32l4xx_hal_msp.c **** 
 896:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 54


 897:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 898:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 2077              		.loc 1 898 5
 2078 0012 244B     		ldr	r3, .L77
 2079 0014 9B6D     		ldr	r3, [r3, #88]
 2080 0016 234A     		ldr	r2, .L77
 2081 0018 43F00103 		orr	r3, r3, #1
 2082 001c 9365     		str	r3, [r2, #88]
 2083 001e 214B     		ldr	r3, .L77
 2084 0020 9B6D     		ldr	r3, [r3, #88]
 2085 0022 03F00103 		and	r3, r3, #1
 2086 0026 7B61     		str	r3, [r7, #20]
 2087 0028 7B69     		ldr	r3, [r7, #20]
 2088              	.LBE33:
 899:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 900:Core/Src/stm32l4xx_hal_msp.c **** 
 901:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 902:Core/Src/stm32l4xx_hal_msp.c ****   }
 903:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 904:Core/Src/stm32l4xx_hal_msp.c ****   {
 905:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 906:Core/Src/stm32l4xx_hal_msp.c **** 
 907:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 908:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 909:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 910:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 911:Core/Src/stm32l4xx_hal_msp.c **** 
 912:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 913:Core/Src/stm32l4xx_hal_msp.c ****   }
 914:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 915:Core/Src/stm32l4xx_hal_msp.c ****   {
 916:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 917:Core/Src/stm32l4xx_hal_msp.c **** 
 918:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 919:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 920:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 921:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 922:Core/Src/stm32l4xx_hal_msp.c **** 
 923:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 924:Core/Src/stm32l4xx_hal_msp.c ****   }
 925:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 926:Core/Src/stm32l4xx_hal_msp.c ****   {
 927:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 928:Core/Src/stm32l4xx_hal_msp.c **** 
 929:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 930:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 931:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 932:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 933:Core/Src/stm32l4xx_hal_msp.c **** 
 934:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 935:Core/Src/stm32l4xx_hal_msp.c ****   }
 936:Core/Src/stm32l4xx_hal_msp.c **** 
 937:Core/Src/stm32l4xx_hal_msp.c **** }
 2089              		.loc 1 937 1
 2090 002a 34E0     		b	.L76
 2091              	.L72:
 903:Core/Src/stm32l4xx_hal_msp.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 55


 2092              		.loc 1 903 20
 2093 002c 7B68     		ldr	r3, [r7, #4]
 2094 002e 1B68     		ldr	r3, [r3]
 903:Core/Src/stm32l4xx_hal_msp.c ****   {
 2095              		.loc 1 903 10
 2096 0030 1D4A     		ldr	r2, .L77+4
 2097 0032 9342     		cmp	r3, r2
 2098 0034 0CD1     		bne	.L74
 2099              	.LBB34:
 909:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2100              		.loc 1 909 5
 2101 0036 1B4B     		ldr	r3, .L77
 2102 0038 9B6D     		ldr	r3, [r3, #88]
 2103 003a 1A4A     		ldr	r2, .L77
 2104 003c 43F00203 		orr	r3, r3, #2
 2105 0040 9365     		str	r3, [r2, #88]
 2106 0042 184B     		ldr	r3, .L77
 2107 0044 9B6D     		ldr	r3, [r3, #88]
 2108 0046 03F00203 		and	r3, r3, #2
 2109 004a 3B61     		str	r3, [r7, #16]
 2110 004c 3B69     		ldr	r3, [r7, #16]
 2111              	.LBE34:
 2112              		.loc 1 937 1
 2113 004e 22E0     		b	.L76
 2114              	.L74:
 914:Core/Src/stm32l4xx_hal_msp.c ****   {
 2115              		.loc 1 914 20
 2116 0050 7B68     		ldr	r3, [r7, #4]
 2117 0052 1B68     		ldr	r3, [r3]
 914:Core/Src/stm32l4xx_hal_msp.c ****   {
 2118              		.loc 1 914 10
 2119 0054 154A     		ldr	r2, .L77+8
 2120 0056 9342     		cmp	r3, r2
 2121 0058 0CD1     		bne	.L75
 2122              	.LBB35:
 920:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 2123              		.loc 1 920 5
 2124 005a 124B     		ldr	r3, .L77
 2125 005c 9B6D     		ldr	r3, [r3, #88]
 2126 005e 114A     		ldr	r2, .L77
 2127 0060 43F00403 		orr	r3, r3, #4
 2128 0064 9365     		str	r3, [r2, #88]
 2129 0066 0F4B     		ldr	r3, .L77
 2130 0068 9B6D     		ldr	r3, [r3, #88]
 2131 006a 03F00403 		and	r3, r3, #4
 2132 006e FB60     		str	r3, [r7, #12]
 2133 0070 FB68     		ldr	r3, [r7, #12]
 2134              	.LBE35:
 2135              		.loc 1 937 1
 2136 0072 10E0     		b	.L76
 2137              	.L75:
 925:Core/Src/stm32l4xx_hal_msp.c ****   {
 2138              		.loc 1 925 20
 2139 0074 7B68     		ldr	r3, [r7, #4]
 2140 0076 1B68     		ldr	r3, [r3]
 925:Core/Src/stm32l4xx_hal_msp.c ****   {
 2141              		.loc 1 925 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 56


 2142 0078 0D4A     		ldr	r2, .L77+12
 2143 007a 9342     		cmp	r3, r2
 2144 007c 0BD1     		bne	.L76
 2145              	.LBB36:
 931:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2146              		.loc 1 931 5
 2147 007e 094B     		ldr	r3, .L77
 2148 0080 9B6D     		ldr	r3, [r3, #88]
 2149 0082 084A     		ldr	r2, .L77
 2150 0084 43F00803 		orr	r3, r3, #8
 2151 0088 9365     		str	r3, [r2, #88]
 2152 008a 064B     		ldr	r3, .L77
 2153 008c 9B6D     		ldr	r3, [r3, #88]
 2154 008e 03F00803 		and	r3, r3, #8
 2155 0092 BB60     		str	r3, [r7, #8]
 2156 0094 BB68     		ldr	r3, [r7, #8]
 2157              	.L76:
 2158              	.LBE36:
 2159              		.loc 1 937 1
 2160 0096 00BF     		nop
 2161 0098 1C37     		adds	r7, r7, #28
 2162              		.cfi_def_cfa_offset 4
 2163 009a BD46     		mov	sp, r7
 2164              		.cfi_def_cfa_register 13
 2165              		@ sp needed
 2166 009c 5DF8047B 		ldr	r7, [sp], #4
 2167              		.cfi_restore 7
 2168              		.cfi_def_cfa_offset 0
 2169 00a0 7047     		bx	lr
 2170              	.L78:
 2171 00a2 00BF     		.align	2
 2172              	.L77:
 2173 00a4 00100240 		.word	1073876992
 2174 00a8 00040040 		.word	1073742848
 2175 00ac 00080040 		.word	1073743872
 2176 00b0 000C0040 		.word	1073744896
 2177              		.cfi_endproc
 2178              	.LFE332:
 2180              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 2181              		.align	1
 2182              		.global	HAL_TIM_MspPostInit
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2187              	HAL_TIM_MspPostInit:
 2188              	.LFB333:
 938:Core/Src/stm32l4xx_hal_msp.c **** 
 939:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 940:Core/Src/stm32l4xx_hal_msp.c **** {
 2189              		.loc 1 940 1
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 40
 2192              		@ frame_needed = 1, uses_anonymous_args = 0
 2193 0000 80B5     		push	{r7, lr}
 2194              		.cfi_def_cfa_offset 8
 2195              		.cfi_offset 7, -8
 2196              		.cfi_offset 14, -4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 57


 2197 0002 8AB0     		sub	sp, sp, #40
 2198              		.cfi_def_cfa_offset 48
 2199 0004 00AF     		add	r7, sp, #0
 2200              		.cfi_def_cfa_register 7
 2201 0006 7860     		str	r0, [r7, #4]
 941:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2202              		.loc 1 941 20
 2203 0008 07F11403 		add	r3, r7, #20
 2204 000c 0022     		movs	r2, #0
 2205 000e 1A60     		str	r2, [r3]
 2206 0010 5A60     		str	r2, [r3, #4]
 2207 0012 9A60     		str	r2, [r3, #8]
 2208 0014 DA60     		str	r2, [r3, #12]
 2209 0016 1A61     		str	r2, [r3, #16]
 942:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 2210              		.loc 1 942 10
 2211 0018 7B68     		ldr	r3, [r7, #4]
 2212 001a 1B68     		ldr	r3, [r3]
 2213              		.loc 1 942 5
 2214 001c B3F1804F 		cmp	r3, #1073741824
 2215 0020 1DD1     		bne	.L80
 2216              	.LBB37:
 943:Core/Src/stm32l4xx_hal_msp.c ****   {
 944:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 945:Core/Src/stm32l4xx_hal_msp.c **** 
 946:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 947:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2217              		.loc 1 947 5
 2218 0022 304B     		ldr	r3, .L83
 2219 0024 DB6C     		ldr	r3, [r3, #76]
 2220 0026 2F4A     		ldr	r2, .L83
 2221 0028 43F00103 		orr	r3, r3, #1
 2222 002c D364     		str	r3, [r2, #76]
 2223 002e 2D4B     		ldr	r3, .L83
 2224 0030 DB6C     		ldr	r3, [r3, #76]
 2225 0032 03F00103 		and	r3, r3, #1
 2226 0036 3B61     		str	r3, [r7, #16]
 2227 0038 3B69     		ldr	r3, [r7, #16]
 2228              	.LBE37:
 948:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 949:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 950:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 951:Core/Src/stm32l4xx_hal_msp.c ****     */
 952:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 2229              		.loc 1 952 25
 2230 003a 2223     		movs	r3, #34
 2231 003c 7B61     		str	r3, [r7, #20]
 953:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2232              		.loc 1 953 26
 2233 003e 0223     		movs	r3, #2
 2234 0040 BB61     		str	r3, [r7, #24]
 954:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2235              		.loc 1 954 26
 2236 0042 0023     		movs	r3, #0
 2237 0044 FB61     		str	r3, [r7, #28]
 955:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2238              		.loc 1 955 27
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 58


 2239 0046 0023     		movs	r3, #0
 2240 0048 3B62     		str	r3, [r7, #32]
 956:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 2241              		.loc 1 956 31
 2242 004a 0123     		movs	r3, #1
 2243 004c 7B62     		str	r3, [r7, #36]
 957:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2244              		.loc 1 957 5
 2245 004e 07F11403 		add	r3, r7, #20
 2246 0052 1946     		mov	r1, r3
 2247 0054 4FF09040 		mov	r0, #1207959552
 2248 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 958:Core/Src/stm32l4xx_hal_msp.c **** 
 959:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 960:Core/Src/stm32l4xx_hal_msp.c **** 
 961:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 962:Core/Src/stm32l4xx_hal_msp.c ****   }
 963:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 964:Core/Src/stm32l4xx_hal_msp.c ****   {
 965:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 966:Core/Src/stm32l4xx_hal_msp.c **** 
 967:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 968:Core/Src/stm32l4xx_hal_msp.c **** 
 969:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 970:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 971:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 972:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> TIM3_CH1
 973:Core/Src/stm32l4xx_hal_msp.c ****     PE4     ------> TIM3_CH2
 974:Core/Src/stm32l4xx_hal_msp.c ****     PC8     ------> TIM3_CH3
 975:Core/Src/stm32l4xx_hal_msp.c ****     PC9     ------> TIM3_CH4
 976:Core/Src/stm32l4xx_hal_msp.c ****     */
 977:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 978:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 979:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 980:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 981:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 982:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 983:Core/Src/stm32l4xx_hal_msp.c **** 
 984:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 985:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 986:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 987:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 988:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 989:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 990:Core/Src/stm32l4xx_hal_msp.c **** 
 991:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 992:Core/Src/stm32l4xx_hal_msp.c **** 
 993:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 994:Core/Src/stm32l4xx_hal_msp.c ****   }
 995:Core/Src/stm32l4xx_hal_msp.c **** 
 996:Core/Src/stm32l4xx_hal_msp.c **** }
 2249              		.loc 1 996 1
 2250 005c 3DE0     		b	.L82
 2251              	.L80:
 963:Core/Src/stm32l4xx_hal_msp.c ****   {
 2252              		.loc 1 963 15
 2253 005e 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 59


 2254 0060 1B68     		ldr	r3, [r3]
 963:Core/Src/stm32l4xx_hal_msp.c ****   {
 2255              		.loc 1 963 10
 2256 0062 214A     		ldr	r2, .L83+4
 2257 0064 9342     		cmp	r3, r2
 2258 0066 38D1     		bne	.L82
 2259              	.LBB38:
 969:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 2260              		.loc 1 969 5
 2261 0068 1E4B     		ldr	r3, .L83
 2262 006a DB6C     		ldr	r3, [r3, #76]
 2263 006c 1D4A     		ldr	r2, .L83
 2264 006e 43F01003 		orr	r3, r3, #16
 2265 0072 D364     		str	r3, [r2, #76]
 2266 0074 1B4B     		ldr	r3, .L83
 2267 0076 DB6C     		ldr	r3, [r3, #76]
 2268 0078 03F01003 		and	r3, r3, #16
 2269 007c FB60     		str	r3, [r7, #12]
 2270 007e FB68     		ldr	r3, [r7, #12]
 2271              	.LBE38:
 2272              	.LBB39:
 970:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2273              		.loc 1 970 5
 2274 0080 184B     		ldr	r3, .L83
 2275 0082 DB6C     		ldr	r3, [r3, #76]
 2276 0084 174A     		ldr	r2, .L83
 2277 0086 43F00403 		orr	r3, r3, #4
 2278 008a D364     		str	r3, [r2, #76]
 2279 008c 154B     		ldr	r3, .L83
 2280 008e DB6C     		ldr	r3, [r3, #76]
 2281 0090 03F00403 		and	r3, r3, #4
 2282 0094 BB60     		str	r3, [r7, #8]
 2283 0096 BB68     		ldr	r3, [r7, #8]
 2284              	.LBE39:
 977:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2285              		.loc 1 977 25
 2286 0098 1823     		movs	r3, #24
 2287 009a 7B61     		str	r3, [r7, #20]
 978:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2288              		.loc 1 978 26
 2289 009c 0223     		movs	r3, #2
 2290 009e BB61     		str	r3, [r7, #24]
 979:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2291              		.loc 1 979 26
 2292 00a0 0023     		movs	r3, #0
 2293 00a2 FB61     		str	r3, [r7, #28]
 980:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 2294              		.loc 1 980 27
 2295 00a4 0023     		movs	r3, #0
 2296 00a6 3B62     		str	r3, [r7, #32]
 981:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 2297              		.loc 1 981 31
 2298 00a8 0223     		movs	r3, #2
 2299 00aa 7B62     		str	r3, [r7, #36]
 982:Core/Src/stm32l4xx_hal_msp.c **** 
 2300              		.loc 1 982 5
 2301 00ac 07F11403 		add	r3, r7, #20
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 60


 2302 00b0 1946     		mov	r1, r3
 2303 00b2 0E48     		ldr	r0, .L83+8
 2304 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 984:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2305              		.loc 1 984 25
 2306 00b8 4FF44073 		mov	r3, #768
 2307 00bc 7B61     		str	r3, [r7, #20]
 985:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2308              		.loc 1 985 26
 2309 00be 0223     		movs	r3, #2
 2310 00c0 BB61     		str	r3, [r7, #24]
 986:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2311              		.loc 1 986 26
 2312 00c2 0023     		movs	r3, #0
 2313 00c4 FB61     		str	r3, [r7, #28]
 987:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 2314              		.loc 1 987 27
 2315 00c6 0023     		movs	r3, #0
 2316 00c8 3B62     		str	r3, [r7, #32]
 988:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2317              		.loc 1 988 31
 2318 00ca 0223     		movs	r3, #2
 2319 00cc 7B62     		str	r3, [r7, #36]
 989:Core/Src/stm32l4xx_hal_msp.c **** 
 2320              		.loc 1 989 5
 2321 00ce 07F11403 		add	r3, r7, #20
 2322 00d2 1946     		mov	r1, r3
 2323 00d4 0648     		ldr	r0, .L83+12
 2324 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 2325              	.L82:
 2326              		.loc 1 996 1
 2327 00da 00BF     		nop
 2328 00dc 2837     		adds	r7, r7, #40
 2329              		.cfi_def_cfa_offset 8
 2330 00de BD46     		mov	sp, r7
 2331              		.cfi_def_cfa_register 13
 2332              		@ sp needed
 2333 00e0 80BD     		pop	{r7, pc}
 2334              	.L84:
 2335 00e2 00BF     		.align	2
 2336              	.L83:
 2337 00e4 00100240 		.word	1073876992
 2338 00e8 00040040 		.word	1073742848
 2339 00ec 00100048 		.word	1207963648
 2340 00f0 00080048 		.word	1207961600
 2341              		.cfi_endproc
 2342              	.LFE333:
 2344              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2345              		.align	1
 2346              		.global	HAL_TIM_Base_MspDeInit
 2347              		.syntax unified
 2348              		.thumb
 2349              		.thumb_func
 2351              	HAL_TIM_Base_MspDeInit:
 2352              	.LFB334:
 997:Core/Src/stm32l4xx_hal_msp.c **** /**
 998:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 61


 999:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1000:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
1001:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
1002:Core/Src/stm32l4xx_hal_msp.c **** */
1003:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
1004:Core/Src/stm32l4xx_hal_msp.c **** {
 2353              		.loc 1 1004 1
 2354              		.cfi_startproc
 2355              		@ args = 0, pretend = 0, frame = 8
 2356              		@ frame_needed = 1, uses_anonymous_args = 0
 2357              		@ link register save eliminated.
 2358 0000 80B4     		push	{r7}
 2359              		.cfi_def_cfa_offset 4
 2360              		.cfi_offset 7, -4
 2361 0002 83B0     		sub	sp, sp, #12
 2362              		.cfi_def_cfa_offset 16
 2363 0004 00AF     		add	r7, sp, #0
 2364              		.cfi_def_cfa_register 7
 2365 0006 7860     		str	r0, [r7, #4]
1005:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 2366              		.loc 1 1005 15
 2367 0008 7B68     		ldr	r3, [r7, #4]
 2368 000a 1B68     		ldr	r3, [r3]
 2369              		.loc 1 1005 5
 2370 000c B3F1804F 		cmp	r3, #1073741824
 2371 0010 06D1     		bne	.L86
1006:Core/Src/stm32l4xx_hal_msp.c ****   {
1007:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
1008:Core/Src/stm32l4xx_hal_msp.c **** 
1009:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
1010:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
1011:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 2372              		.loc 1 1011 5
 2373 0012 184B     		ldr	r3, .L91
 2374 0014 9B6D     		ldr	r3, [r3, #88]
 2375 0016 174A     		ldr	r2, .L91
 2376 0018 23F00103 		bic	r3, r3, #1
 2377 001c 9365     		str	r3, [r2, #88]
1012:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
1013:Core/Src/stm32l4xx_hal_msp.c **** 
1014:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
1015:Core/Src/stm32l4xx_hal_msp.c ****   }
1016:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
1017:Core/Src/stm32l4xx_hal_msp.c ****   {
1018:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
1019:Core/Src/stm32l4xx_hal_msp.c **** 
1020:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
1021:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
1022:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
1023:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
1024:Core/Src/stm32l4xx_hal_msp.c **** 
1025:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
1026:Core/Src/stm32l4xx_hal_msp.c ****   }
1027:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
1028:Core/Src/stm32l4xx_hal_msp.c ****   {
1029:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
1030:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 62


1031:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
1032:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
1033:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
1034:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
1035:Core/Src/stm32l4xx_hal_msp.c **** 
1036:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
1037:Core/Src/stm32l4xx_hal_msp.c ****   }
1038:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
1039:Core/Src/stm32l4xx_hal_msp.c ****   {
1040:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
1041:Core/Src/stm32l4xx_hal_msp.c **** 
1042:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
1043:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
1044:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
1045:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
1046:Core/Src/stm32l4xx_hal_msp.c **** 
1047:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
1048:Core/Src/stm32l4xx_hal_msp.c ****   }
1049:Core/Src/stm32l4xx_hal_msp.c **** 
1050:Core/Src/stm32l4xx_hal_msp.c **** }
 2378              		.loc 1 1050 1
 2379 001e 22E0     		b	.L90
 2380              	.L86:
1016:Core/Src/stm32l4xx_hal_msp.c ****   {
 2381              		.loc 1 1016 20
 2382 0020 7B68     		ldr	r3, [r7, #4]
 2383 0022 1B68     		ldr	r3, [r3]
1016:Core/Src/stm32l4xx_hal_msp.c ****   {
 2384              		.loc 1 1016 10
 2385 0024 144A     		ldr	r2, .L91+4
 2386 0026 9342     		cmp	r3, r2
 2387 0028 06D1     		bne	.L88
1022:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 2388              		.loc 1 1022 5
 2389 002a 124B     		ldr	r3, .L91
 2390 002c 9B6D     		ldr	r3, [r3, #88]
 2391 002e 114A     		ldr	r2, .L91
 2392 0030 23F00203 		bic	r3, r3, #2
 2393 0034 9365     		str	r3, [r2, #88]
 2394              		.loc 1 1050 1
 2395 0036 16E0     		b	.L90
 2396              	.L88:
1027:Core/Src/stm32l4xx_hal_msp.c ****   {
 2397              		.loc 1 1027 20
 2398 0038 7B68     		ldr	r3, [r7, #4]
 2399 003a 1B68     		ldr	r3, [r3]
1027:Core/Src/stm32l4xx_hal_msp.c ****   {
 2400              		.loc 1 1027 10
 2401 003c 0F4A     		ldr	r2, .L91+8
 2402 003e 9342     		cmp	r3, r2
 2403 0040 06D1     		bne	.L89
1033:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 2404              		.loc 1 1033 5
 2405 0042 0C4B     		ldr	r3, .L91
 2406 0044 9B6D     		ldr	r3, [r3, #88]
 2407 0046 0B4A     		ldr	r2, .L91
 2408 0048 23F00403 		bic	r3, r3, #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 63


 2409 004c 9365     		str	r3, [r2, #88]
 2410              		.loc 1 1050 1
 2411 004e 0AE0     		b	.L90
 2412              	.L89:
1038:Core/Src/stm32l4xx_hal_msp.c ****   {
 2413              		.loc 1 1038 20
 2414 0050 7B68     		ldr	r3, [r7, #4]
 2415 0052 1B68     		ldr	r3, [r3]
1038:Core/Src/stm32l4xx_hal_msp.c ****   {
 2416              		.loc 1 1038 10
 2417 0054 0A4A     		ldr	r2, .L91+12
 2418 0056 9342     		cmp	r3, r2
 2419 0058 05D1     		bne	.L90
1044:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 2420              		.loc 1 1044 5
 2421 005a 064B     		ldr	r3, .L91
 2422 005c 9B6D     		ldr	r3, [r3, #88]
 2423 005e 054A     		ldr	r2, .L91
 2424 0060 23F00803 		bic	r3, r3, #8
 2425 0064 9365     		str	r3, [r2, #88]
 2426              	.L90:
 2427              		.loc 1 1050 1
 2428 0066 00BF     		nop
 2429 0068 0C37     		adds	r7, r7, #12
 2430              		.cfi_def_cfa_offset 4
 2431 006a BD46     		mov	sp, r7
 2432              		.cfi_def_cfa_register 13
 2433              		@ sp needed
 2434 006c 5DF8047B 		ldr	r7, [sp], #4
 2435              		.cfi_restore 7
 2436              		.cfi_def_cfa_offset 0
 2437 0070 7047     		bx	lr
 2438              	.L92:
 2439 0072 00BF     		.align	2
 2440              	.L91:
 2441 0074 00100240 		.word	1073876992
 2442 0078 00040040 		.word	1073742848
 2443 007c 00080040 		.word	1073743872
 2444 0080 000C0040 		.word	1073744896
 2445              		.cfi_endproc
 2446              	.LFE334:
 2448              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 2449              		.align	1
 2450              		.global	HAL_PCD_MspInit
 2451              		.syntax unified
 2452              		.thumb
 2453              		.thumb_func
 2455              	HAL_PCD_MspInit:
 2456              	.LFB335:
1051:Core/Src/stm32l4xx_hal_msp.c **** 
1052:Core/Src/stm32l4xx_hal_msp.c **** /**
1053:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
1054:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
1055:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
1056:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
1057:Core/Src/stm32l4xx_hal_msp.c **** */
1058:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 64


1059:Core/Src/stm32l4xx_hal_msp.c **** {
 2457              		.loc 1 1059 1
 2458              		.cfi_startproc
 2459              		@ args = 0, pretend = 0, frame = 192
 2460              		@ frame_needed = 1, uses_anonymous_args = 0
 2461 0000 80B5     		push	{r7, lr}
 2462              		.cfi_def_cfa_offset 8
 2463              		.cfi_offset 7, -8
 2464              		.cfi_offset 14, -4
 2465 0002 B0B0     		sub	sp, sp, #192
 2466              		.cfi_def_cfa_offset 200
 2467 0004 00AF     		add	r7, sp, #0
 2468              		.cfi_def_cfa_register 7
 2469 0006 7860     		str	r0, [r7, #4]
1060:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2470              		.loc 1 1060 20
 2471 0008 07F1AC03 		add	r3, r7, #172
 2472 000c 0022     		movs	r2, #0
 2473 000e 1A60     		str	r2, [r3]
 2474 0010 5A60     		str	r2, [r3, #4]
 2475 0012 9A60     		str	r2, [r3, #8]
 2476 0014 DA60     		str	r2, [r3, #12]
 2477 0016 1A61     		str	r2, [r3, #16]
1061:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 2478              		.loc 1 1061 28
 2479 0018 07F11403 		add	r3, r7, #20
 2480 001c 9822     		movs	r2, #152
 2481 001e 0021     		movs	r1, #0
 2482 0020 1846     		mov	r0, r3
 2483 0022 FFF7FEFF 		bl	memset
1062:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 2484              		.loc 1 1062 10
 2485 0026 7B68     		ldr	r3, [r7, #4]
 2486 0028 1B68     		ldr	r3, [r3]
 2487              		.loc 1 1062 5
 2488 002a B3F1A04F 		cmp	r3, #1342177280
 2489 002e 6CD1     		bne	.L97
1063:Core/Src/stm32l4xx_hal_msp.c ****   {
1064:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
1065:Core/Src/stm32l4xx_hal_msp.c **** 
1066:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
1067:Core/Src/stm32l4xx_hal_msp.c **** 
1068:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
1069:Core/Src/stm32l4xx_hal_msp.c ****   */
1070:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 2490              		.loc 1 1070 40
 2491 0030 4FF40053 		mov	r3, #8192
 2492 0034 7B61     		str	r3, [r7, #20]
1071:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 2493              		.loc 1 1071 37
 2494 0036 0023     		movs	r3, #0
 2495 0038 C7F88830 		str	r3, [r7, #136]
1072:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 2496              		.loc 1 1072 9
 2497 003c 07F11403 		add	r3, r7, #20
 2498 0040 1846     		mov	r0, r3
 2499 0042 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 65


 2500 0046 0346     		mov	r3, r0
 2501              		.loc 1 1072 8
 2502 0048 002B     		cmp	r3, #0
 2503 004a 01D0     		beq	.L95
1073:Core/Src/stm32l4xx_hal_msp.c ****     {
1074:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 2504              		.loc 1 1074 7
 2505 004c FFF7FEFF 		bl	Error_Handler
 2506              	.L95:
 2507              	.LBB40:
1075:Core/Src/stm32l4xx_hal_msp.c ****     }
1076:Core/Src/stm32l4xx_hal_msp.c **** 
1077:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2508              		.loc 1 1077 5
 2509 0050 304B     		ldr	r3, .L98
 2510 0052 DB6C     		ldr	r3, [r3, #76]
 2511 0054 2F4A     		ldr	r2, .L98
 2512 0056 43F00103 		orr	r3, r3, #1
 2513 005a D364     		str	r3, [r2, #76]
 2514 005c 2D4B     		ldr	r3, .L98
 2515 005e DB6C     		ldr	r3, [r3, #76]
 2516 0060 03F00103 		and	r3, r3, #1
 2517 0064 3B61     		str	r3, [r7, #16]
 2518 0066 3B69     		ldr	r3, [r7, #16]
 2519              	.LBE40:
1078:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
1079:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
1080:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
1081:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
1082:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
1083:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
1084:Core/Src/stm32l4xx_hal_msp.c ****     */
1085:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 2520              		.loc 1 1085 25
 2521 0068 4FF4E853 		mov	r3, #7424
 2522 006c C7F8AC30 		str	r3, [r7, #172]
1086:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2523              		.loc 1 1086 26
 2524 0070 0223     		movs	r3, #2
 2525 0072 C7F8B030 		str	r3, [r7, #176]
1087:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2526              		.loc 1 1087 26
 2527 0076 0023     		movs	r3, #0
 2528 0078 C7F8B430 		str	r3, [r7, #180]
1088:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2529              		.loc 1 1088 27
 2530 007c 0323     		movs	r3, #3
 2531 007e C7F8B830 		str	r3, [r7, #184]
1089:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 2532              		.loc 1 1089 31
 2533 0082 0A23     		movs	r3, #10
 2534 0084 C7F8BC30 		str	r3, [r7, #188]
1090:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2535              		.loc 1 1090 5
 2536 0088 07F1AC03 		add	r3, r7, #172
 2537 008c 1946     		mov	r1, r3
 2538 008e 4FF09040 		mov	r0, #1207959552
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 66


 2539 0092 FFF7FEFF 		bl	HAL_GPIO_Init
1091:Core/Src/stm32l4xx_hal_msp.c **** 
1092:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 2540              		.loc 1 1092 25
 2541 0096 4FF40073 		mov	r3, #512
 2542 009a C7F8AC30 		str	r3, [r7, #172]
1093:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 2543              		.loc 1 1093 26
 2544 009e 0023     		movs	r3, #0
 2545 00a0 C7F8B030 		str	r3, [r7, #176]
1094:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2546              		.loc 1 1094 26
 2547 00a4 0023     		movs	r3, #0
 2548 00a6 C7F8B430 		str	r3, [r7, #180]
1095:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 2549              		.loc 1 1095 5
 2550 00aa 07F1AC03 		add	r3, r7, #172
 2551 00ae 1946     		mov	r1, r3
 2552 00b0 4FF09040 		mov	r0, #1207959552
 2553 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 2554              	.LBB41:
1096:Core/Src/stm32l4xx_hal_msp.c **** 
1097:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
1098:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 2555              		.loc 1 1098 5
 2556 00b8 164B     		ldr	r3, .L98
 2557 00ba DB6C     		ldr	r3, [r3, #76]
 2558 00bc 154A     		ldr	r2, .L98
 2559 00be 43F48053 		orr	r3, r3, #4096
 2560 00c2 D364     		str	r3, [r2, #76]
 2561 00c4 134B     		ldr	r3, .L98
 2562 00c6 DB6C     		ldr	r3, [r3, #76]
 2563 00c8 03F48053 		and	r3, r3, #4096
 2564 00cc FB60     		str	r3, [r7, #12]
 2565 00ce FB68     		ldr	r3, [r7, #12]
 2566              	.LBE41:
1099:Core/Src/stm32l4xx_hal_msp.c **** 
1100:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
1101:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 2567              		.loc 1 1101 8
 2568 00d0 104B     		ldr	r3, .L98
 2569 00d2 9B6D     		ldr	r3, [r3, #88]
 2570 00d4 03F08053 		and	r3, r3, #268435456
 2571              		.loc 1 1101 7
 2572 00d8 002B     		cmp	r3, #0
 2573 00da 14D1     		bne	.L96
 2574              	.LBB42:
1102:Core/Src/stm32l4xx_hal_msp.c ****     {
1103:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 2575              		.loc 1 1103 7
 2576 00dc 0D4B     		ldr	r3, .L98
 2577 00de 9B6D     		ldr	r3, [r3, #88]
 2578 00e0 0C4A     		ldr	r2, .L98
 2579 00e2 43F08053 		orr	r3, r3, #268435456
 2580 00e6 9365     		str	r3, [r2, #88]
 2581 00e8 0A4B     		ldr	r3, .L98
 2582 00ea 9B6D     		ldr	r3, [r3, #88]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 67


 2583 00ec 03F08053 		and	r3, r3, #268435456
 2584 00f0 BB60     		str	r3, [r7, #8]
 2585 00f2 BB68     		ldr	r3, [r7, #8]
 2586              	.LBE42:
1104:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 2587              		.loc 1 1104 7
 2588 00f4 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
1105:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 2589              		.loc 1 1105 7
 2590 00f8 064B     		ldr	r3, .L98
 2591 00fa 9B6D     		ldr	r3, [r3, #88]
 2592 00fc 054A     		ldr	r2, .L98
 2593 00fe 23F08053 		bic	r3, r3, #268435456
 2594 0102 9365     		str	r3, [r2, #88]
1106:Core/Src/stm32l4xx_hal_msp.c ****     }
1107:Core/Src/stm32l4xx_hal_msp.c ****     else
1108:Core/Src/stm32l4xx_hal_msp.c ****     {
1109:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
1110:Core/Src/stm32l4xx_hal_msp.c ****     }
1111:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
1112:Core/Src/stm32l4xx_hal_msp.c **** 
1113:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
1114:Core/Src/stm32l4xx_hal_msp.c ****   }
1115:Core/Src/stm32l4xx_hal_msp.c **** 
1116:Core/Src/stm32l4xx_hal_msp.c **** }
 2595              		.loc 1 1116 1
 2596 0104 01E0     		b	.L97
 2597              	.L96:
1109:Core/Src/stm32l4xx_hal_msp.c ****     }
 2598              		.loc 1 1109 7
 2599 0106 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 2600              	.L97:
 2601              		.loc 1 1116 1
 2602 010a 00BF     		nop
 2603 010c C037     		adds	r7, r7, #192
 2604              		.cfi_def_cfa_offset 8
 2605 010e BD46     		mov	sp, r7
 2606              		.cfi_def_cfa_register 13
 2607              		@ sp needed
 2608 0110 80BD     		pop	{r7, pc}
 2609              	.L99:
 2610 0112 00BF     		.align	2
 2611              	.L98:
 2612 0114 00100240 		.word	1073876992
 2613              		.cfi_endproc
 2614              	.LFE335:
 2616              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 2617              		.align	1
 2618              		.global	HAL_PCD_MspDeInit
 2619              		.syntax unified
 2620              		.thumb
 2621              		.thumb_func
 2623              	HAL_PCD_MspDeInit:
 2624              	.LFB336:
1117:Core/Src/stm32l4xx_hal_msp.c **** 
1118:Core/Src/stm32l4xx_hal_msp.c **** /**
1119:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 68


1120:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1121:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
1122:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
1123:Core/Src/stm32l4xx_hal_msp.c **** */
1124:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
1125:Core/Src/stm32l4xx_hal_msp.c **** {
 2625              		.loc 1 1125 1
 2626              		.cfi_startproc
 2627              		@ args = 0, pretend = 0, frame = 16
 2628              		@ frame_needed = 1, uses_anonymous_args = 0
 2629 0000 80B5     		push	{r7, lr}
 2630              		.cfi_def_cfa_offset 8
 2631              		.cfi_offset 7, -8
 2632              		.cfi_offset 14, -4
 2633 0002 84B0     		sub	sp, sp, #16
 2634              		.cfi_def_cfa_offset 24
 2635 0004 00AF     		add	r7, sp, #0
 2636              		.cfi_def_cfa_register 7
 2637 0006 7860     		str	r0, [r7, #4]
1126:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 2638              		.loc 1 1126 10
 2639 0008 7B68     		ldr	r3, [r7, #4]
 2640 000a 1B68     		ldr	r3, [r3]
 2641              		.loc 1 1126 5
 2642 000c B3F1A04F 		cmp	r3, #1342177280
 2643 0010 28D1     		bne	.L103
1127:Core/Src/stm32l4xx_hal_msp.c ****   {
1128:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
1129:Core/Src/stm32l4xx_hal_msp.c **** 
1130:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
1131:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
1132:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 2644              		.loc 1 1132 5
 2645 0012 164B     		ldr	r3, .L104
 2646 0014 DB6C     		ldr	r3, [r3, #76]
 2647 0016 154A     		ldr	r2, .L104
 2648 0018 23F48053 		bic	r3, r3, #4096
 2649 001c D364     		str	r3, [r2, #76]
1133:Core/Src/stm32l4xx_hal_msp.c **** 
1134:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
1135:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
1136:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
1137:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
1138:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
1139:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
1140:Core/Src/stm32l4xx_hal_msp.c ****     */
1141:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 2650              		.loc 1 1141 5
 2651 001e 4FF4F851 		mov	r1, #7936
 2652 0022 4FF09040 		mov	r0, #1207959552
 2653 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
1142:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
1143:Core/Src/stm32l4xx_hal_msp.c **** 
1144:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
1145:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 2654              		.loc 1 1145 8
 2655 002a 104B     		ldr	r3, .L104
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 69


 2656 002c 9B6D     		ldr	r3, [r3, #88]
 2657 002e 03F08053 		and	r3, r3, #268435456
 2658              		.loc 1 1145 7
 2659 0032 002B     		cmp	r3, #0
 2660 0034 14D1     		bne	.L102
 2661              	.LBB43:
1146:Core/Src/stm32l4xx_hal_msp.c ****     {
1147:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 2662              		.loc 1 1147 7
 2663 0036 0D4B     		ldr	r3, .L104
 2664 0038 9B6D     		ldr	r3, [r3, #88]
 2665 003a 0C4A     		ldr	r2, .L104
 2666 003c 43F08053 		orr	r3, r3, #268435456
 2667 0040 9365     		str	r3, [r2, #88]
 2668 0042 0A4B     		ldr	r3, .L104
 2669 0044 9B6D     		ldr	r3, [r3, #88]
 2670 0046 03F08053 		and	r3, r3, #268435456
 2671 004a FB60     		str	r3, [r7, #12]
 2672 004c FB68     		ldr	r3, [r7, #12]
 2673              	.LBE43:
1148:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 2674              		.loc 1 1148 7
 2675 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
1149:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 2676              		.loc 1 1149 7
 2677 0052 064B     		ldr	r3, .L104
 2678 0054 9B6D     		ldr	r3, [r3, #88]
 2679 0056 054A     		ldr	r2, .L104
 2680 0058 23F08053 		bic	r3, r3, #268435456
 2681 005c 9365     		str	r3, [r2, #88]
1150:Core/Src/stm32l4xx_hal_msp.c ****     }
1151:Core/Src/stm32l4xx_hal_msp.c ****     else
1152:Core/Src/stm32l4xx_hal_msp.c ****     {
1153:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
1154:Core/Src/stm32l4xx_hal_msp.c ****     }
1155:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
1156:Core/Src/stm32l4xx_hal_msp.c **** 
1157:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
1158:Core/Src/stm32l4xx_hal_msp.c ****   }
1159:Core/Src/stm32l4xx_hal_msp.c **** 
1160:Core/Src/stm32l4xx_hal_msp.c **** }
 2682              		.loc 1 1160 1
 2683 005e 01E0     		b	.L103
 2684              	.L102:
1153:Core/Src/stm32l4xx_hal_msp.c ****     }
 2685              		.loc 1 1153 7
 2686 0060 FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 2687              	.L103:
 2688              		.loc 1 1160 1
 2689 0064 00BF     		nop
 2690 0066 1037     		adds	r7, r7, #16
 2691              		.cfi_def_cfa_offset 8
 2692 0068 BD46     		mov	sp, r7
 2693              		.cfi_def_cfa_register 13
 2694              		@ sp needed
 2695 006a 80BD     		pop	{r7, pc}
 2696              	.L105:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 70


 2697              		.align	2
 2698              	.L104:
 2699 006c 00100240 		.word	1073876992
 2700              		.cfi_endproc
 2701              	.LFE336:
 2703              		.text
 2704              	.Letext0:
 2705              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 2706              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 2707              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 2708              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 2709              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2710              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 2711              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2712              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 2713              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 2714              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_ltdc.h"
 2715              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_ospi.h"
 2716              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 2717              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 2718              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_sdmmc.h"
 2719              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd.h"
 2720              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 2721              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 2722              		.file 19 "Core/Inc/main.h"
 2723              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2724              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:20     .bss.msg_buffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:23     .bss.msg_buffer:0000000000000000 msg_buffer
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:26     .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:29     .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:32     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:38     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:93     .text.HAL_MspInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:98     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:283    .text.HAL_ADC_MspInit:000000000000011c $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:292    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:298    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:347    .text.HAL_ADC_MspDeInit:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:354    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:360    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:640    .text.HAL_UART_MspInit:00000000000001e0 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:651    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:657    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:733    .text.HAL_UART_MspDeInit:000000000000006c $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:742    .text.HAL_LTDC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:748    .text.HAL_LTDC_MspInit:0000000000000000 HAL_LTDC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1103   .text.HAL_LTDC_MspInit:00000000000002a8 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1114   .text.HAL_LTDC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1120   .text.HAL_LTDC_MspDeInit:0000000000000000 HAL_LTDC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1190   .text.HAL_LTDC_MspDeInit:0000000000000070 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1201   .bss.HAL_RCC_OSPIM_CLK_ENABLED:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1204   .bss.HAL_RCC_OSPIM_CLK_ENABLED:0000000000000000 HAL_RCC_OSPIM_CLK_ENABLED
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1207   .text.HAL_OSPI_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1213   .text.HAL_OSPI_MspInit:0000000000000000 HAL_OSPI_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1614   .text.HAL_OSPI_MspInit:00000000000002e0 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1627   .text.HAL_OSPI_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1633   .text.HAL_OSPI_MspDeInit:0000000000000000 HAL_OSPI_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1755   .text.HAL_OSPI_MspDeInit:00000000000000b8 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1768   .text.HAL_SD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1774   .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1973   .text.HAL_SD_MspInit:0000000000000170 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1982   .text.HAL_SD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:1988   .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2040   .text.HAL_SD_MspDeInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2049   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2055   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2173   .text.HAL_TIM_Base_MspInit:00000000000000a4 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2181   .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2187   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2337   .text.HAL_TIM_MspPostInit:00000000000000e4 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2345   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2351   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2441   .text.HAL_TIM_Base_MspDeInit:0000000000000074 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2449   .text.HAL_PCD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2455   .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2612   .text.HAL_PCD_MspInit:0000000000000114 $d
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2617   .text.HAL_PCD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2623   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s:2699   .text.HAL_PCD_MspDeInit:000000000000006c $d

ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccooxm9n.s 			page 72


UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_PWREx_EnableVddIO2
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_lpuart1_rx
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
