/****************************************************************************
 *  plm82.c: part of the C port of Intel's cross compiler plm82             *
 *  The original application is Copyright Intel                             *
 *																			*
 *  Re-engineered to C by Mark Ogden <mark.pm.ogden@btinternet.com> 	    *
 *                                                                          *
 *  It is released for hobbyist use and for academic interest			    *
 *                                                                          *
 ****************************************************************************/

// end of change
/*************************************************************************/

/*         8 0 8 0   p l / m   c o m p i l e r ,   p a s s - 2          */
/*                                 plm82                                */
/*                              version 2.0/4.0 hybrid                  */
/*                             january/November, 1975                   */

/*                          copyright (c) 1975                          */
/*                          intel corporation                           */
/*                          3065 bowers avenue                          */
/*                          santa clara, california 95051               */

/*  modifyed by jeff ogden (um), december 1977.                         */

/*************************************************************************/

/*         p a s s - 2     e r r o r    m e s s a g e s*/

/*  error                     message*/
/*  number*/
/*  ------  --- -------------------------------------------------------*/

/*   101     reference to storage locations outside the virtual memory*/
/*           of pass-2.  RE-compile pass-2 with larger 'memory' array.*/

/*   102         "*/

/*   103     virtual memory overflow.  program is too large to compile*/
/*           with present size of 'memory.'  either shorten program OR*/
/*           recompile pass-2 with a larger virtual memory.*/

/*   104     (same as 103).*/

/*   105     $toggle used improperly IN pass-2.  attempt to complement*/
/*           a toggle which has a value other than 0 OR 1.*/

/*   106     register allocation table underflow.  may be due to a pre-*/

/*   107     register allocation error.  no registers available.  may*/
/*           be caused by a previous error, OR pass-2 compiler error.*/

/*   108     pass-2 symbol table overflow.  reduce number of*/
/*           symbols, OR RE-compile pass-2 with larger symbol table.*/

/*   109     symbol table overflow (see error 108).*/

/*   110     memory allocation error.  too much storage specified IN*/
/*           the source program (16k max).  reduce source program*/
/*           memory requirements.*/

/*   111     inline data format error.  may be due to improper*/
/*           record size IN symbol table file passed to pass-2.*/

/*   112     (same as error 107).*/

/*   113     register allocation stack overflow.  either simplify the*/
/*           program OR increase the size of the allocation stacks.*/

/*   114     pass-2 compiler error IN 'litadd' -- may be due to a*/
/*           previous error.*/

/*   115     (same as 114).*/

/*   116     (same as 114).*/

/*   117     line width set too narrow for code dump (use $width=n)*/

/*   118     (same as 107).*/

/*   119     (same as 110).*/

/*   120     (same as 110, but may be a pass-2 compiler error).*/

/*   121     (same as 108).*/

/*   122     program requires too much program AND variable storage.*/
/*           (program AND variables exceed 16k).*/

/*   123     initialized storage overlaps previously initialized storage.*/

/*   124     initialization table format error.  (see error 111).*/

/*   125     inline data error.  may have been caused by previous error.*/
//           This can also be caused by insufficient symbol space when
//           an inline constant is being defined (See card 44130)

/*   126     built-IN function improperly called.*/

/*   127     invalid intermediate language format. (see error 111).*/

/*   128     (same as error 113).*/

/*   129     invalid use of built-IN function IN an assignment.*/

/*   130     pass-2 compiler error.  invalid variable precision (NOT */
/*           single byte OR double byte).  may be due to previous error.*/

/*   131     LABEL resolution error IN pass-2 (may be compiler error).*/

/*   132     (same as 108).*/

/*   133     (same as 113).*/

/*   134     invalid program transfer (only computed jumps are allowed */
/*           with a 'go to').*/

/*   135     (same as 134).*/

/*   136     error IN built-IN function call. */

/*   137     (NOT used)*/

/*   138     (same as 107). */

/*   139     error IN changing variable to address reference. may*/
/*           be a pass-2 compiler error, OR may be caused by pre- */
/*           vous error.*/

/*   140     (same as 107).*/

/*   141     invalid origin.  code has already been generated IN the*/
/*           specified locations.*/

/*   142     a symbol table dump has been specified (using the $memory */
/*           toggle IN pass-1), but no file has been specified to RE-*/
/*           ceive the bnpf tape (use the $bnpf=n control).*/

/*   143     invalid format for the simulator symbol table dump (see*/
/*           error 111). */

/*   144     stack NOT empty at END of compilation.  possibly caused */
/*           by previous compilation error.*/

/*   145     procedures nested too deeply (hl optimization) */
/*           simplify nesting, OR RE-compile with larger pstack */

/*   146     procedure optimization stack underflow.  may be a */
/*           return IN outer block. */

/*   147     pass-2 compiler error IN loadv. register */
/*           stack order is invalid.  may be due to previous error. */

/*   148     pass-2 compiler error.  attempt to unstack too*/
/*           many values.  may be due to previous error.*/

/*   149     pass-2 compiler error. attempt to convert invalid */
/*           value to address type.  may be due to previous error.*/

/*   150     (same as 147) */

/*   151     pass-2 compiler error. unbalanced  execution stack*/
/*           at block END.  may be due to a previous error.*/

/*    152    invalid stack order IN apply.  may be due to previous*/
/*           error.*/
#ifdef V4
//    153    Illegal Control Record: First nonblank characterr was
//           other than a dollar sign

//    154    Bad code origin from pass-1 (e.g. Pass-1 error 48)
#endif

/*              i m p l e m e n t a t i o n    n o t e s */
/*              - - - - - - - - - - - - - -    - - - - -*/
/*    the pl/m compiler is intended to be written IN ansi standard*/
/*    fortran - iv, AND thus it should be possible to compile AND*/
/*    execute this program on any machine which supports this fortran*/
/*    standard.  both pass-1 AND pass-2, however, assume the host */
/*    machine word size is at least 31 bits, excluding the SIGN bit*/
/*    (i.e., 32 bits if the SIGN is included).*/

/*    the implementor may find it necessary to change the source program*/
/*    IN order to account for system dependencies.  these changes are*/
/*    as follows*/

/*    1)   the fortran logical unit numbers for various devices*/
/*         may have to be changed IN the 'gnc' AND 'writel' subrou-*/
/*         tines (see the file definitions below).*/

/*     2)   the host machine may NOT have the pl/m 52 character set*/
/*           0123456789abcdefghijklmnopqrstuvwxyz$=./()+-'*,<>:;*/
/*         (the last 15 special characters are*/
/*         dollar,  equal,  period,  slash, left paren,*/
/*         right paren, plus,   minus,  quote, asterisk,*/
/*         comma, less-than, greater-than, colon, semi-colon)*/
/*         IN this case, it is necessary to change the 'otran' vector IN*/
/*         block data to a character set which the host machine supports*/

/*     3)  although the distribution version of pass-2 assumes a*/
/*        minimum of 31 bits per word on the host machine, better*/
/*        storage utilization is obtained by altering the 'wdsize'*/
/*        parameter IN block data (second to last line of this program).*/
/*        the wdsize is currently set to 31 bits (for the s/360), AND*/
/*        thus will execute on all machines with a larger word size.  the*/
/*        value of wdsize may be set to the number of usable bits IN*/
/*        a fortran integer, excluding the SIGN bit (e.g., on a*/
/*        cdc 6x00, set wdsize to 44, AND on a univac 1108, set wdsize*/
/*        to 35).  IN general, larger values of wdsize allow larger 8080*/
/*        programs to be compiled without changing the size of the*/
/*        'mem' vector.*/

/*     4)  the host fortran system may have a limitation on the number*/
/*         of contiguous comment records (e.g. s/360 level g). if so,*/
/*         intersperse the declaration statements integer i1000, integer*/
/*         i1001, etc., as necessary to break up the length of comments.*/
/*         the symbols i1xxx are reserved for this purpose.*/

/*    there are a number of compiler parameters which may have to*/
/*    be changed for your installation.  these parameters are defined*/
/*    below (see 'scanner commands'), AND the corresponding default*/
/*    values are set following their definition.  for example, the*/
/*                  $rightmargin = i*/
/*    parameter determines the right margin of the input source line.*/
/*    the parameter is set externally by a single line starting with*/
/*    '$r' IN columns one AND two (the remaining characters up to*/
/*    the '=' are ignored).  the internal compiler representation*/
/*    of the character 'r' is 29 (see character codes below), AND thus*/
/*    the value of the $rightmargin parameter corresponds to element 29*/
/*    of the 'contrl' vector.*/

/*    1)  if operating IN  an interactive mode, it is often*/
/*        desirable to minimize output from pass-2.  thus, the following*/
/*        parameters are usually set as defaults*/
/*               $terminal   =  1*/
/*               $input      =  1*/
/*               $output     =  1*/
/*               $generate   =  0*/
/*               $finish     =  0*/

/*        all other parameters are then selected from the console*/

/*    2)  if operating IN batch mode, a number of default toggles are*/
/*        often set which provide useful information when debugging*/
/*        the final program*/
/*               $terminal   =  0*/
/*               $input      =  2*/
/*               $output     =  2*/
/*               $generate   =  1 (line number vs. code locations)*/
/*               $finish     =  1 (decode program into mnemonics at END)*/

/*    3)  if operating with an intellec 8/80, it may be useful to set*/
/*        the code generation header at 16, past the monitor's variables.*/
/*               $header     = 16*/

/*    recall, of course, that the programmer can always override these*/
/*    default toggles -- they are only a convenience to the programmer.*/

/*    5)  the characteristics of the intermediate language files*/
/*        produced by pass-1 are monitored by the $j, $r, $u, AND*/
/*        $z parameters.  these parameters correspond to the source*/
/*        AND width of the intermediate code file ($j AND $r), AND*/
/*        source AND width of the intermediate symbol table ($u*/
/*        AND $r).  some fortran systems _delete the leading character*/
/*        of the files produced by other fortran programs.  the $z*/
/*        parameter may be used to read extra blanks at the beginning of*/
/*        the intermediate files if this becomes a problem on the host*/
/*        system.*/

/*         under normal circumstances, these parameters will NOT*/
/*        have to be changed.  IN any case, experiment with various*/
/*        values of the $ parameters by setting them externally be-*/
/*        fore actually changing the defaults.*/

/*    the implementor may also wish to increase OR decrease the size*/
/*    of pass-1 OR pass-2 tables.  the tables IN pass-2 that may be*/
/*    changed IN size are 'mem' AND 'symbol' which correspond to*/
/*    the areas which hold the compiled program AND program symbol*/
/*    attributes, respectively.  it is impossible to provide an*/
/*    exact formula which relates the number of symbols held by*/
/*    the symbol table since the various types of symbols require*/
/*    differing amounts of storage IN the table.*/

/*    1)  IN the case of the mem vector, the length is determined*/
/*        by the wdsize parameter AND the largest program which you*/
/*        wish to compile.  the number of 8080 (8-bit) words which are*/
/*        packed into each mem element is*/

/*                      p = wdsize/8*/

/*        AND thus the largest program which can be compiled is*/

/*                      t = p * n*/

/*        where n is the declared size of the mem vector.  to change*/
/*        the size of mem, alter all occurrences of*/

/*                         mem(2500)*/

/*        IN each subroutine to mem(n), where n represents the new*/
/*        integer constant size.  IN addition, the 'data' statement*/
/*        IN block data (last program segment) must be changed for the*/
/*        macro parameters based upon the constant value n to*/

/*          data wdsize /31/, two8 /256/, maxmem /n/*/

/*    2)  if the implementor wishes to increase OR decrease the size*/
/*        of the symbol table, then all occurrences of*/

/*                          symbol(3000)*/

/*        must be changed to symbol(m), where m is the desired integer*/
/*        constant size.  the 'data' statements for symbol table para-*/
/*        meters must also be altered as shown below.*/

/*             data symax /m/, sytop /0/, syinfo /m/*/

/*    good  luck (again) ...*/

/*     f  i  l  e     d  e  f  i  n  i  t  i  o  n  s*/
/*            input                        output*/

/*     file   fortran  mts       default   fortran  mts      default*/
/*     num    i/o unit i/o unit  fdname    i/o unit i/o unit fdname*/

/*      1       1      guser     *msource*   11     sercom   *msink**/
/*      2       2      scards    *source*    12     sprint   *sink**/
/*      3       3      3                     13     13*/
/*      4       4      4         -plm16##    14     14*/
/*      5       5      5                     15     15*/
/*      6       6      6                     16     16*/
/*      7       7      7         -plm17##    17     spunch   -load*/

/*   all input records are 80 characters OR less.  all*/
/*   output records are 120 characters OR less.*/
/*   the fortran unit numbers can be changed IN the*/
/*   subroutines gnc AND writel (these are the only oc-*/
/*   currences of references to these units).*/

/*    0 1 2 3 4 5 6 7 8 9*/
/*    0 0 0 0 0 0 0 0 1 1*/
/*    2 3 4 5 6 7 8 9 0 1*/

/*    $ = . / ( ) + - ' * , < > : ;*/
/*    3 3 4 4 4 4 4 4 4 4 4 4 5 5 5*/
/*    8 9 0 1 2 3 4 5 6 7 8 9 0 1 2*/

/*    a b c d e f g h i j k l m n o p q r s t u v w x y z*/
/*    1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3*/
/*    2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7*/

/*  seqno               SUB/func name*/
/*  16280000      subroutine inital */
/*  16560000      integer function get(ip) */
/*  16740000      subroutine put(ip,x) */
/*  16960000      integer function alloc(i) */
/*  17150000      function icon(i) */
/*  17340000      integer function gnc(q) */
/*  18690000      function imin(i,j) */
/*  18760000      subroutine _form(cc,chars,start,finish,length) */ // no longer used
/*  19040000      subroutine writel(nspace) */
/*  19580000      subroutine conout(cc,k,n,base) */
/*  19900000      subroutine pad(cc,chr,i) */
/*  20010000      subroutine error(i,level) */
/*  20310000      integer function shr(i,j) */
/*  20350000      integer function shl(i,j) */
/*  20390000      integer function right(i,j) */
/*  20430000      subroutine _delete(n) */
/*  20680000      subroutine apply(op,op2,com,cyflag) */
/*  23380000      subroutine genreg(np,ia,ib) */
/*  24400000      subroutine loadsy */
/*  26100000      subroutine loadv(is,typv) */
/*  28330000      subroutine setadr(val) */
/*  28790000      subroutine ustack */
/*  28900000      integer function chain(sy,loc) */
/*  29070000      subroutine gensto(keep) */
/*  30880000      subroutine litadd(s) */
/*  32120000      subroutine dump(l,u,fa,fe) */      // simplified
/*  33080000      integer function decode(cc,i,w) */ // no longer used
/*  34540000      subroutine emit(opr,opa,opb) */
/*  36950000      subroutine puncod(lb,ub,mode) */
/*  38010000      subroutine cvcond(s) */
/*  38730000      subroutine saver */
/*  40000000      subroutine reloc */
/*  41970000      subroutine loadin */
/*  42770000      subroutine emitbf(l) */
/*  43510000      subroutine inldat */
/*  44780000      subroutine unary(ival) */
/*  45950000      subroutine exch */
/*  46690000      subroutine stack(n) */
/*  46790000      subroutine readcd */
/*  52230000      subroutine operat(val) */
/*  66220000      subroutine sydump */

#include <ctype.h>
#include <showVersion.h>
#include <stdarg.h>
#include <stdbool.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#ifdef _WIN32
#define DIRSEP "/\\:"
#else
#include <limits.h>
#define _MAX_PATH PATH_MAX
#define DIRSEP    "/"
#endif

#ifndef max
#define max(a, b) (((a) > (b)) ? (a) : (b))
#endif
#ifndef min
#define min(a, b) (((a) < (b)) ? (a) : (b))
#endif
#ifndef abs
#define abs(a) ((a) >= 0 ? (a) : -(a))
#endif

#define symAttrib(ch)                  symbol[symbol[ch] - 1]
#define symAddr(ch)                    symbol[symbol[ch]]
#define symRef(ch)                     symbol[symbol[ch] - 2]
#define symF3(ch)                      symbol[symbol[ch] - 3]
#define symIProcDepth(ch)              symbol[symbol[ch] - 4]
// VARB e..e ssss 0001   e..e - number of elements, ssss size of element
#define INFO_TYPE(a)                   ((a) & 0xf)
#define INFO_PREC(a)                   (((a) >> 4) & 0xf)
#define INFO_ECNT(a)                   ((a) / 256)
#define PACK_ATTRIB(extra, prec, type) ((extra) * 256 + (prec) * 16 + type)
#define MAXSYM                         16000
#define MAXMEM                         32000
FILE *files[20];

/* global variables*/
#define ZPAD 0

bool v4Opt = false;

/* cntrl */
int contrl[64 + 1];

/* types */
/* prstrasnlitv*/
enum { VARB = 1, INTR = 2, PROC = 3, LABEL = 4, LITER = 6 };

/* bifloc */
// int inloc = 16;
const int outloc = 17;
const int firsti = 7;
int casjmp       = 0;

/* rgmapp */
int regmap[9 + 1] = { ZPAD, 7, 0, 1, 2, 3, 4, 5, 6, 6 };

enum {
    SPACE = 1,
    CHZERO,
    ONE,
    TWO,
    THREE,
    FOUR,
    FIVE,
    SIX,
    SEVEN,
    EIGHT,
    NINE,
    CHA,
    CHB,
    CHC,
    CHD,
    CHE,
    CHF,
    CHG,
    CHH,
    CHI,
    CHJ,
    CHK,
    CHL,
    CHM,
    CHN,
    CHO,
    CHP,
    CHQ,
    CHR,
    CHS,
    CHT,
    CHU,
    CHV,
    CHW,
    CHX,
    CHY,
    CHZ,
    DOLLAR,
    EQUALS,
    DOT,
    SLASH,
    LPAREN,
    RPAREN,
    PLUS,
    MINUS,
    QUOTE,
    STAR,
    COMMA,
    LESS,
    GREATER,
    COLON,
    SEMICOLON
};

/* ops */
enum ops {
    LD = 1,
    IN,
    DC,
    AD,
    AC,
    SU,
    SB,
    ND,
    XR,
    OR,
    CP,
    ROT,
    JMP,
    JMC,
    CAL,
    CLC,
    RTN,
    RTC,
    RST,
    INP,
    OUT,
    HALT,
    STA,
    LDA,
    XCHG,
    SPHL,
    PCHL,
    CMA,
    STC,
    CMC,
    DAA,
    SHLD,
    LHLD,
    EI,
    DI,
    LXI,
    PUSH,
    POP,
    DAD,
    STAX,
    LDAX,
    INCX,
    DCX
};
enum reg { RA = 1, RB = 2, RC = 3, RD = 4, RE = 5, RH = 6, RL = 7, RSP = 9, ME = 8 };
enum flags {
    LFT    = 9,
    RGT    = 10,
    TRU    = 12,
    FAL    = 11,
    CY     = 13,
    ACC    = 14,
    CARRY  = 15,
    ZERO   = 16,
    SIGN   = 17,
    PARITY = 18
};

// flag values stored  in rasn bits 8-12
#define ZFLAG  ((16 + 2) << 8)
#define NZFLAG (2 << 8)
#define CFLAG  ((16 + 1) << 8)
#define NCFLAG (1 << 8)

/* titles */ // "PLM2 VERS "
// int title[10 + 1] = { ZPAD, 27, 23, 24, 4, 1, 33, 16, 29, 30, 1 };

/* ... plm2 vers ...*/
int vers = 40;

/* symbl */
int symbol[MAXSYM + 1];
int symax  = MAXSYM;
int maxmem = MAXMEM;
int sytop  = 0;
int syinfo = MAXSYM;
int lmem;

/* xfropt is used IN branch optimiztion*/
int xfrloc = -1;
int xfrsym = 0;
int tstloc = -1;
int conloc = -1;
int defsym = 0;
int defrh  = -1;
int defrl  = -1;

/* inter */

int intpro[8 + 1];

/* built-IN function code (multiplication AND division)*/
/* built-IN function vector --*/
/* multiply AND divide OR mod*/
/* +  first two give base locations of BIF code segments*/
/* +  next comes number of bytes, number of relocations, AND*/
/* +  a vector of absolute locations where stuffs occur*/

/* the code segments are absolute, packed three per entry*/

/* multiply*/

/* 121 147 120 154 242 012 000 096 105 235 068 077 033 000 000 235*/
/* 120 177 200 235 120 031 071 121 031 079 210 030 000 025 235 041*/
/* 195 016 000*/

/* divide*/

/* 122 047 087 123 047 095 019 033 000 000 062 017 229 025 210 018*/
/* 000 227 225 245 121 023 079 120 023 071 125 023 111 124 023 103*/
/* 241 061 194 012 000 183 124 031 087 125 031 095 201*/
int biftab[41 + 1] = { ZPAD,     -3,       -20,      35,       3,        5,       27,
                       33,       7902073,  848538,   6905856,  5063915,  33,      11630827,
                       7924680,  7948063,  13782815, 1638430,  12790251, 16,      45,
                       2,        15,       35,       5713786,  6238075,  8467,    1129984,
                       13769189, 14876690, 7992801,  7884567,  8210199,  8154903, 15820567,
                       836157,   8173312,  8214303,  13197087, 0,        0,       0 };

int bifpar         = 0;

/* code */
int codloc = 0;
bool alter;

/* files */
char ibuff[80 + 2]; // 80 chars plus '\n' + '\0'
char obuff[120 + 1];
int obp = 0;
int itran[256 + 1];
const uint8_t otran[] = "  0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ$=./()+-'*,<>:;            ";

/* inst */
// replace original ctran array with pre expanded strings to simplify the logic
// the first byte is the number of additional bytes in ascii
// the original compiler uses SBC vs. SBB and has non standard immediate forms for mov and arith
// if STD is defined these are replaced by standard ones, although currently commas are omitted as
// per the original
#ifdef STD
#define MVI(R) "1MVI " #R
#define ADI    "1ADI"
#define ACI    "1ACI"
#define SUI    "1SUI"
#define SBI    "1SBI"
#define ANI    "1ANI"
#define XRI    "1XRI"
#define ORI    "1ORI"
#define CPI    "1CPI"
#define SBB(R) "0SBB" #R
#else
#define MVI(R) "1MOV " #R "I"
#define ADI    "1ADD I"
#define ACI    "1ADC I"
#define SUI    "1SUB I"
#define SBI    "1SBC I"
#define ANI    "1ANA I"
#define XRI    "1XRA I"
#define ORI    "1ORA I"
#define CPI    "1CMP I"
#define SBB(R) "0SBC " #R
#endif
char ctran[256][7] = {
    "0NOP",    "2LXI B",  "0STAX B", "0INX B",  "0INR B",  "0DCR B",  MVI(B),    "0RLC",
    "0DB 08H", "0DAD B",  "0LDAX B", "0DCX B",  "0INR C",  "0DCR C",  MVI(C),    "0RRC",
    "0DB 10H", "2LXI D",  "0STAX D", "0INX D",  "0INR D",  "0DCR D",  MVI(D),    "0RAL",
    "0DB 18H", "0DAD D",  "0LDAX D", "0DCX D",  "0INR E",  "0DCR E",  MVI(E),    "0RAR",
    "0RIM",    "2LXI H",  "2SHLD",   "0INX H",  "0INR H",  "0DCR H",  MVI(H),    "0DAA",
    "0DB 28H", "0DAD H",  "2LHLD",   "0DCX H",  "0INR L",  "0DCR L",  MVI(L),    "0CMA",
    "0SIM",    "2LXI SP", "2STA",    "0INX SP", "0INR M",  "0DCR M",  MVI(M),    "0STC",
    "0DB 38H", "0DAD SP", "2LDA",    "0DCX SP", "0INR A",  "0DCR A",  MVI(A),    "0CMC",
    "0MOV BB", "0MOV BC", "0MOV BD", "0MOV BE", "0MOV BH", "0MOV BL", "0MOV BM", "0MOV BA",
    "0MOV CB", "0MOV CC", "0MOV CD", "0MOV CE", "0MOV CH", "0MOV CL", "0MOV CM", "0MOV CA",
    "0MOV DB", "0MOV DC", "0MOV DD", "0MOV DE", "0MOV DH", "0MOV DL", "0MOV DM", "0MOV DA",
    "0MOV EB", "0MOV EC", "0MOV ED", "0MOV EE", "0MOV EH", "0MOV EL", "0MOV EM", "0MOV EA",
    "0MOV HB", "0MOV HC", "0MOV HD", "0MOV HE", "0MOV HH", "0MOV HL", "0MOV HM", "0MOV HA",
    "0MOV LB", "0MOV LC", "0MOV LD", "0MOV LE", "0MOV LH", "0MOV LL", "0MOV LM", "0MOV LA",
    "0MOV MB", "0MOV MC", "0MOV MD", "0MOV ME", "0MOV MH", "0MOV ML", "0HLT",    "0MOV MA",
    "0MOV AB", "0MOV AC", "0MOV AD", "0MOV AE", "0MOV AH", "0MOV AL", "0MOV AM", "0MOV AA",
    "0ADD B",  "0ADD C",  "0ADD D",  "0ADD E",  "0ADD H",  "0ADD L",  "0ADD M",  "0ADD A",
    "0ADC B",  "0ADC C",  "0ADC D",  "0ADC E",  "0ADC H",  "0ADC L",  "0ADC M",  "0ADC A",
    "0SUB B",  "0SUB C",  "0SUB D",  "0SUB E",  "0SUB H",  "0SUB L",  "0SUB M",  "0SUB A",
    SBB(B),    SBB(C),    SBB(D),    SBB(E),    SBB(H),    SBB(L),    SBB(M),    SBB(A),
    "0ANA B",  "0ANA C",  "0ANA D",  "0ANA E",  "0ANA H",  "0ANA L",  "0ANA M",  "0ANA A",
    "0XRA B",  "0XRA C",  "0XRA D",  "0XRA E",  "0XRA H",  "0XRA L",  "0XRA M",  "0XRA A",
    "0ORA B",  "0ORA C",  "0ORA D",  "0ORA E",  "0ORA H",  "0ORA L",  "0ORA M",  "0ORA A",
    "0CMP B",  "0CMP C",  "0CMP D",  "0CMP E",  "0CMP H",  "0CMP L",  "0CMP M",  "0CMP A",
    "0RNZ",    "0POP B",  "2JNZ",    "2JMP",    "2CNZ",    "0PUSH B", ADI,       "0RST 0",
    "0RZ",     "0RET",    "2JZ",     "0DB CBH", "2CZ",     "2CALL",   ACI,       "0RST 1",
    "0RNC",    "0POP D",  "2JNC",    "1OUT",    "2CNC",    "0PUSH D", SUI,       "0RST 2",
    "0RC",     "0DB D9H", "2JC",     "1IN",     "2CC",     "0DB DDH", SBI,       "0RST 3",
    "0RPO",    "0POP H",  "2JPO",    "0XTHL",   "2CPO",    "0PUSH H", ANI,       "0RST 4",
    "0RPE",    "0PCHL",   "2JPE",    "0XCHG",   "2CPE",    "0DB EDH", XRI,       "0RST 5",
    "0RP",     "0POP A",  "2JP",     "0DI",     "2CP",     "0PUSH A", ORI,       "0RST 6",
    "0RM",     "0SPHL",   "2JM",     "0EI",     "2CM",     "0DB FDH", CPI,       "0RST 7"
};

bool errflg = false;

/* peep is used IN peephole optimization (see emit)*/
/* lapol is a one element polish look-ahead*/
/* lastld is codloc of last register to memory store*/
/* lastrg is the effected register*/
/* lastin is the codloc of the last increment*/
/* (used IN do-loop index increment)*/
/* lastex is location of last XCHG operator*/
/* lastir is the codloc of the last register increment*/
/* (used IN apply AND gensto to gen inr memory)*/
int lapol       = -1;
int lastLoad    = 0;
int lastReg     = 0;
int lastin      = 0;
int lastex      = 0;
int lastIncReg  = 0;
int lastLoadImm = 0; // location of last load reg immediate
int lastRegImm  = 0;

/* pstack is the procedure stack used IN hl optimization*/
int prstk[15 + 1];
int maxdep[16];
int curdep[16];
int prsmax = 15;
int prsp   = 0;
int lxis   = 0;

/* ilcod */
enum { OPR = 0, ADR, VLU, DEF, LIT, LIN };
enum {
    NOP = 0,
    ADD,
    ADC,
    SUB,
    SBC,
    MUL,
    DIV,
    MDF,
    NEG,
    AND,
    IOR,
    XOR,
    NOT,
    EQL,
    LSS,
    GTR,
    NEQ,
    LEQ,
    GEQ,
    INX,
    TRA,
    TRC,
    PRO,
    RET,
    STO,
    STD,
    XCH,
    DEL,
    DAT,
    LOD,
    BIF,
    INC,
    CSE,
    END,
    ENB,
    ENP,
    HAL,
    RTL,
    RTR,
    SFL,
    SFR,
    HIV,
    LOV,
    CVA,
    ORG,
    DRT,
    ENA,
    DIS,
    AX1,
    AX2,
    AX3
};

// note RTL -> LOV are not used by the compiler, instead built in functions are
// assumed for symbols < intbas
// the following enums are for built in functions
enum {
    B_ROL = 1,
    B_ROR,
    B_SHL,
    B_SHR,
    B_SCL,
    B_SCR,
    B_TIME,
    B_HIGH,
    B_LOW,
    B_INPUT,
    B_OUTPUT,
    B_LENGTH,
    B_LAST,
    B_MOVE,
    B_DOUBLE,
    B_DEC
};

/* memory */
int memtop;
int membot;
unsigned char mem[0x10000]; // upto max memory of 8080
int offset = 0;
int preamb;

/* regall */
int regs[7 + 1];
int regv[7 + 1] = { ZPAD, -1, -1, -1, -1, -1, -1, -1 };
bool lock[7 + 1];

int prec[16 + 1];
int st[16 + 1];

int rasn[16 + 1];

#define HIGHNIBBLE(n)     (((n) >> 4) & 0xf)
#define LOWNIBBLE(n)      ((n) & 0xf)
#define REGPAIR(h, shift) (((h) << 4) + (shift))
#define REGLOW(hl)        ((hl) & 0x7)
#define REGHIGH(hl)       (((hl) >> 4) & 0x7)
#define HIGH(n)           (((n) >> 8) & 0xff)
#define LOW(n)            ((n) & 0xff)
#define HIGHWORD(n)       (((n) >> 16) & 0xffff)
#define LOWWORD(n)        ((n) & 0xffff)

int litv[16 + 1];
int sp    = 0;
int maxsp = 16;

/* intbas is the largest intrinsic symbol number*/
int intbas = 23;

int accum[32 + 1];

/* function declarations */
int main(const int argc, char **argv);
void inital();
int get(int ip);
int getword(int ip);
void put(int ip, const int x);
void putword(int ip, const int x);

int alloc(const int i);

// int icon(const int i); // no longer used

int gnc(FILE *fp);
int imin(const int i, const int j);
void Printf(char *fmt, ...); // ascii version using printf formats
void putch(const int chr);
void writel(FILE *fp);

void error(const int i, const int level);

void errors(char const *msg, int level);

int shr(const int i, const int j);
int shl(const int i, const int j);
int right(const int i, const int j);
void _delete(int n);
void apply(const int op, const int op2, const bool com, const int cyflag);
void genreg(const int np, int *ia, int *ib);
void loadsy();
void loadv(int is, int typv);
void setadr(const int val);
void ustack();
int chain(const int sy, const int loc);
void gensto(const int keep);
void litadd(const int s);
void dump(int l, const int u, bool symbolic);
void emit(const int opr, const int opa, const int opb);
void puncod(const int lb, const int ub, const int mode);
void cvcond(const int s);
void saver();
void reloc();
int loadin();
void emitbf(const int l);
void inldat();
void unary(const int ival);
void exch();
void stack(const int n);
void readcd();
bool operat(int val);
void sydump();
void cmpuse();
void inx(int jp);
void builtin(int bf, int result);
void compare16(bool icom, int flag, int iq);
void updateHL(int jp);

void controlLine(const char *s);
FILE *setFile(char const *name, char const *ext, char const *mode, int fortId);

/* the following scanner commands are defined */
/* analysis         (12) */
/* bpnf             (13) */
/* count = i        (14) */
/* _delete = i       (15) */
/* eof              (16) */
/* finish           (17)  dump code at finish */
/* generate         (18) */
/* header           (19) */
/* input = i        (20) */
/* jfile (code)= i  (21) */
/* leftmargin = i   (23) */
/* map              (24) */
/* numeric (emit)   (25) */
/* output = i       (26) */
/* print (t OR f)   (27) */
/* quickdump = n    (28)  hexadecimal dump */
/* rightmarg = i    (29) */
/* symbols          (30) */
/* terminal         (31) (0=batch, 1=term, 2=interlist) */
/* usymbol = i      (32) */
/* variables        (33) */
/* width = i        (34) */
/* ypad = n         (36)  blank pad on output */
/* zmargin = i      (37)  sets left margin for i.l. */
/* * = n            (47)  0 - compiler handles stack pointer */
/*                        1 - programmer handles  stack pointer */
/*                        n > 1 (mod 65536) n is base value of sp */

#define errorCnt        contrl[1]
#define C_ANALYSIS      contrl[CHA]
#define C_BPNF          contrl[CHB]
#define C_COUNT         contrl[CHC]
#define C_DELETE        contrl[CHD]
#define C_EOF           contrl[CHE]
#define C_FINISH        contrl[CHF]
#define C_GENERATE      contrl[CHG]
#define C_HEADER        contrl[CHH]
#define C_INPUT         contrl[CHI]
#define C_JFILE         contrl[CHJ]
#define C_LEFTMARG      contrl[CHL]
#define C_MAP           contrl[CHM]
#define C_NUMERIC       contrl[CHN]
#define C_OUTPUT        contrl[CHO]
#define C_PRINT         contrl[CHP]
#define C_QUICKDUMP     contrl[CHQ]
#define C_RIGHTMARG     contrl[CHR]
#define C_SYMBOLS       contrl[CHS]
#define C_TERMINAL      contrl[CHT]
#define C_USYMBOL       contrl[CHU]
#define C_VARIABLES     contrl[CHV]
#define C_WIDTH         contrl[CHW]
#define C_YPAD          contrl[CHY]
#define C_ZMARGIN       contrl[CHZ]
#define C_STACKHANDLING contrl[STAR]

// HL tracking uses the following flags
// the LVALUE is in bits 0-7, the HVALUE is in bits 8-16 (9 bits wide)
#define LVALID          0x20000
#define HVALID          0x40000

FILE *inFp;
FILE *hexFp;
FILE *outFp;
FILE *polFp;
FILE *lstFp;
FILE *symFp;

char *basename(char *path) {
    char *s;
#ifdef _WIN32
    if (path[0] && path[1] == ':') // skip leading device
        path += 2;
#ifdef UNC
    else if (path[0] == '\\' && path[1] == '\\') // skip \\computer\share\ part
        if ((s = strchr(path + 2, '\\')) && (s = strchr(s, '\\')))
            path = s + 1;
        else
            path = strchr(path, '\0');
#endif
#endif
    if ((s = strrchr(path, '/')))
        path = s + 1;
#if _WIN32
    if ((s = strrchr(path, '\\')))
        path = s + 1;
#endif
    return path;
}

bool isBase32(int n) {
    return isalnum(n) && toupper(n) <= 'V';
}

int base32ToInt(int n) {
    n = toupper(n);
    if (isdigit(n))
        return n - '0';
    if (isalpha(n) && n <= 'V')
        return n - 'A' + 10;
    return -1;
}

/*
    although fort.nn is still supported, this routine presets up several files based
    on fname. This allows a command line to specify plm81 file.plm and the fort.nn files
    are named to reflect the file stem
*/
FILE *setFile(char const *name, char const *ext, char const *mode, int fortId) {
    FILE *fp;
    char path[_MAX_PATH];
    if (name) {
        strcpy(path, name);
        char *s = basename(path);
        char *t = strrchr(s, '.');
        if (t && t != s)
            *t = '\0';
        strcat(s, ext);
    } else
        sprintf(path, "fort.%d", *mode == 'r' ? fortId : fortId + 10);
    if (!(fp = fopen(path, mode))) {
        if (fortId != 1) {
            fprintf(stderr, "can't %s %s\n",
                    *mode == 'r'   ? "open"
                    : *mode == 'w' ? "create"
                                   : "append",
                    path);
            exit(1);
        }
    }
    return fp;
}

void initFiles(char *fname) {
    polFp = setFile(fname, ".pol", "rb", C_JFILE);
    symFp = setFile(fname, ".sym", "rt", C_USYMBOL);
    lstFp = setFile(fname, ".lst", "at", C_OUTPUT);
    hexFp = setFile(fname, ".hex", "wt", C_BPNF);
    outFp = lstFp;
}

// get the file to use
// auto open file if first use
void closefiles() {
    fclose(lstFp);
    fclose(hexFp);
}

int main(int argc, char **argv) {
    int i, j, jp, jl, jn, np, k;

    CHK_SHOW_VERSION(argc, argv);

    if (argc > 2 || strcasecmp(argv[1], "-h") == 0) {
        printf(
            "\nUsage: plm82 -v | -V  | -h | [plmfile]\n"
            "Where\n"
            "-v/-V      provide version infomation\n"
            "-h         shows this help\n"
            "plmfile    is the same source file name used in plm81 of the form prefix.ext\n"
            "           intermediate files prefix.lst, prefix.pol and prefix.sym are used\n"
            "           optionally prefix.cfg can be used to hold plm82 configuration flags\n"
            "           prefix.lst is updated with pass2 output added and prefix.hex is created\n"
            "           Note the intermediate .pol and .sym files are not deleted automatically\n\n"
            "If plmfile is not specified, input is taken from fort.4 (pol) and fort.7 (sym)\n"
            "The plm81 output files will need to be renamed accordingly and fort.12 saved\n"
            "the created files are fort.12 (lst) and fort.17 (hex)\n");
        exit(0);
    }

    /* initialize memory */
    inital();

    /* contrl(1) holds the error count */
    for (i = 1; i <= 64; i++)
        contrl[i] = -1;
    errorCnt        = 0;
    C_ANALYSIS      = 0;
    C_BPNF          = 7;
    C_COUNT         = 0;
    C_DELETE        = 120;
    C_EOF           = 0;
    C_FINISH        = 1;
    C_GENERATE      = 1;
    C_HEADER        = 0;
    C_INPUT         = 1;
    C_JFILE         = 4;
    C_LEFTMARG      = 1;
    C_MAP           = 1;
    C_NUMERIC       = 0;
    C_OUTPUT        = 2;
    C_PRINT         = 0;
    C_QUICKDUMP     = 1;
    C_RIGHTMARG     = 73;
    C_SYMBOLS       = 0;
    C_TERMINAL      = 0;
    C_USYMBOL       = 7;
    C_VARIABLES     = 0;
    C_WIDTH         = 120;
    C_YPAD          = 1;
    C_ZMARGIN       = 2;
    C_STACKHANDLING = 0;
    // setup the input translation map
    memset(itran, SPACE, sizeof(itran)); // default is char maps to SPACE
    for (i = 1; i <= 52; i++) {
        itran[otran[i]] = i;
        if (isupper(otran[i]))
            itran[tolower(otran[i])] = i; // map lower case to same as upper case
    }

    // allow for a configuration file
    // file assignments can only be done in the config file
    inFp = setFile(argc > 1 ? argv[1] : NULL, ".cfg", "rt", C_INPUT);
    if (!inFp && C_TERMINAL)
        inFp = stdin;
    gnc(inFp); // process any controls (NULL is safe)
    // now assign all of the remaining files
    // note subsequent changes are ignored
    initFiles(argc > 1 ? argv[1] : NULL);
    Printf("\n8080 PLM2 VERS %d.%d", vers / 10, vers % 10);
    writel(lstFp);
    ;
    /* change margins for reading intermediate language */
    C_LEFTMARG = C_ZMARGIN;
    writel(lstFp);
    ;
    codloc = C_HEADER;
    loadsy();
    readcd();
    if (!errflg) {
        /* make sure compiler stack is empty */
        if (sp != 0)
            error(144, 1);

        /* make sure execution stack is empty */
        if (curdep[0] != 0)
            error(150, 1);
        reloc();

        /* may want a symbol table for the simulator */
        writel(lstFp);
        sydump();
        if (C_FINISH) {
            /* dump the preamble */
            i      = offset;
            offset = 0;
            if (intpro[1])
                dump(0, 2, true);
            for (int ii = 2; ii <= 8; ii++) {
                if (intpro[ii])
                    dump(8 * ii - 8, ii * 8 - 6, true);
            }

            offset = i;

            /* dump the symbol table by segments until codloc-1 */
            i = offset + preamb;

            do {
                jp = 99999;
                jl = 0;

                /* locate next inline data at or above i */
                jn = 0;
                np = intbas + 1;
                for (int n = np; n <= sytop; n++) {
                    int attrib = symAttrib(n);
                    if (attrib >= 0 && INFO_TYPE(attrib) == VARB) {
                        j = LOWWORD(abs(symAddr(n)));
                        if (j <= jp && j >= i && (k = INFO_PREC(attrib))) { // check candidate at j
                            jp = j;
                            jn = n;
                            if (k > 2)
                                k = 1;
                            jl = k * INFO_ECNT(attrib);
                        }
                    }
                }

                /* jp is base address of next data stmt, jl is length IN bytes */
                if (i < jp) /* code is printed below */
                    dump(i, min(jp - 1, codloc - 1), true);

                if (jp < codloc) { /* then the data segments */
                    if (C_SYMBOLS != 0)
                        Printf("S%05d", jn);
                    dump(jp, jp + jl - 1, false);
                }
                i = jp + jl;
            } while (i < codloc);
        }

        int isave = codloc;
        int kval  = loadin();

        if (codloc != isave && C_FINISH)
            dump(kval, codloc - 1, false); /* dump the initialized variables */

        if (C_BPNF) {
            /* punch deck */
            k         = offset;
            offset    = 0;

            int mode1 = 1;
            if (intpro[1]) {
                puncod(0, 2, mode1);
                mode1 = 3;
            }
            for (int ii = 2; ii <= 8; ii++)
                if (intpro[ii]) {
                    puncod(ii * 8 - 8, ii * 8 - 6, mode1);
                    mode1 = 3;
                }
            offset = k;
            if (codloc != isave) {
                puncod(offset + preamb, isave - 1, mode1);
                puncod(kval, codloc - 1, 3);
            } else
                puncod(offset + preamb, codloc - 1, mode1);
            puncod(0, 0, 2);
        }
        /* write error count */
        writel(lstFp);
        outFp = lstFp;
        if (errorCnt == 0)
            Printf("\nNO PROGRAM ERRORS\n \n");
        else
            Printf("%d PROGRAM ERROR%s\n \n", i, errorCnt == 1 ? "S" : "");
        writel(lstFp);
        if (C_OUTPUT != 1 || C_TERMINAL == 0) { // echo to console as well
            writel(stdout);
            if (errorCnt == 0)
                Printf("\nNO PROGRAM ERRORS\n \n");
            else
                Printf("%d PROGRAM ERROR%s\n \n", i, errorCnt == 1 ? "S" : "");
        }
    }
    closefiles();
    cmpuse();
    return errorCnt;
}

void inital() {
    memtop = MAXMEM + 1;
    membot = -1;
    memset(mem, 0, sizeof(mem));
}

int get(int ip) {
    ip -= offset;
    if (ip >= sizeof(mem)) {
        error(101, 5);
        return 0;
    }
    return mem[ip];
}

int getword(int ip) {
    return get(ip) + get(ip + 1) * 256;
}

void put(int ip, const int x) {
    ip -= offset;
    if (ip >= sizeof(mem))
        error(102, 5);
    else
        mem[ip] = x;
}

void putword(int ip, const int x) {
    put(ip, x % 256);
    put(ip + 1, x / 256);
}

int alloc(const int i) {
    if (i < 0) { /* allocation is from top */
        memtop += i;
        if (memtop <= membot)
            error(104, 5);
        return memtop + offset;
    }

    /* allocation is from bottom */
    membot += i;
    if (membot > memtop)
        error(103, 5);
    return membot + offset + 1 - i;
}

int gnc(FILE *fp) {
    static char *s = ""; // used to track next char
    if (!fp) {
        s = "";
        return 0;
    }

    /* get next character from the input stream (OR 0 if */
    /* no character is found) */
    while (!*s) {
        if (!fgets(ibuff, 82, fp)) {
            if (fp != inFp)
                fprintf(stderr, "EOF reached\n");
            return 0;
        }

        if ((s = strchr(ibuff, '\n')))
            *s = 0;
        else {
            ibuff[80] = 0;
            int c; // and gobble up rest of line
            while ((c = getc(fp)) != '\n' && c != EOF)
                ;
        }
        int len = (int)strlen(ibuff);
        if (C_PRINT) {
            if (len < C_LEFTMARG)
                Printf("%s", len == 0 ? " " : ibuff); // single space forces new line
            else {
                if (C_LEFTMARG != 1)
                    Printf("%.*s   ", C_LEFTMARG - 1, ibuff);
                if (len <= C_RIGHTMARG)
                    Printf("%s", ibuff + C_LEFTMARG - 1);
                else {
                    Printf("%.*s", C_RIGHTMARG - C_LEFTMARG, ibuff + C_LEFTMARG - 1);
                    Printf("   %s", ibuff + C_RIGHTMARG - 1);
                }
                writel(lstFp);
                ;
            }
        }

        if (len >= C_LEFTMARG) {
            s = ibuff + C_LEFTMARG - 1;
            if (len < C_RIGHTMARG) // compenstate for all trailing spaces removed by adding one back
                strcpy(ibuff + len, " ");
            else
                ibuff[C_RIGHTMARG] = 0;
            if (*s == '$')
                controlLine(s);
            else
                break;
        }
        s = "";
    }
    if (itran[*(uint8_t *)s] == 1) // map illegal chars to a space
        *s = ' ';
    return toupper(*s++);
}

void controlLine(const char *s) {
    int code;
    int j, k, l;
    while (*s) {
        while (*s == ' ')
            s++;

        if (*s++ != '$' || (code = *s++) == ' ')
            return;

        if (code == '$') { // display $parameters
            if (*s == ' ') {
                l = 2;
                k = 64;
            } else
                l = k = itran[*(uint8_t *)s];
            s++;
            for (int i = l; i <= k; i++)
                if ((j = contrl[i]) >= 0)
                    Printf("$%c=%d", otran[i], j);
            if (C_TERMINAL)
                Printf("\n \n");
            writel(stdout);
        } else {
            code = toupper(code);
            j    = itran[code];
            k    = 0;
            if (*s == '=') {
                while (isdigit(*++s) || *s == ' ')
                    if (*s != ' ')
                        k = k * 10 + *s - '0';
            } else if (contrl[j] > 1)
                errors("Control toggle used improperly", 1);
            else
                k = !contrl[j];
            contrl[j] = k;
        }
    }
}

int imin(const int i, const int j) {
    return i < j ? i : j;
}

void Printf(char *fmt, ...) {
    va_list args;
    char buf[128];
    va_start(args, fmt);
    vsprintf(buf, fmt, args);
    va_end(args);
    for (char *s = buf; *s; s++)
        putch(*s);
}

void putch(const int chr) {
    if (chr != '\n')
        obuff[++obp] = chr;
    if (chr == '\n' || obp >= C_WIDTH)
        writel(lstFp);
    ;
}

void writel(FILE *fp) {
    int np;
    np = C_YPAD - 1;
    if (obp > np) {
        while (obp > 1 && obuff[obp] == ' ') // trim off trailing spaces
            obp--;
        obp      = min(C_DELETE, obp);
        obuff[0] = ' ';
        fwrite(obuff, 1, obp + 1, fp);
        putc('\n', fp);
        memset(obuff + 1, ' ', obp);
    }
    if (np > 0)
        memset(obuff, ' ', np + 1);
    obp = np;
    return;
}

void error(const int i, const int level) {
    char buf[10];
    sprintf(buf, "%d", i);
    errors(buf, level);
}

// string msg variant of error
void errors(char const *msg, int level) {
    /* print error message - level is severity code (terminate at 5) */
    errorCnt++;
    Printf("\n(%05d)  ERROR %s\n", C_COUNT, msg);

    /* check for severe error - level greater than 4 */
    if (level > 4) {
        /* terminate compilation */
        Printf("\nCOMPILATION TERMINATED\n");
        errflg = true;
    }
}

int shr(const int i, const int j) {
    return i / (1 << j);
}

int shl(const int i, const int j) {
    return i << j;
}

int right(const int i, const int j) {
    return i % (1 << j);
}

void _delete(int n) /* _delete the top n elements from the stack */
{
    int i;
    while (n-- > 0) {
        if (sp <= 0) {
            errors("106: register allocation table underflow", 1);
            return;
        }
        if ((i = (rasn[sp] >> 4) & 0x7)) {
            if (regs[RA] == i)
                regs[RA] = 0;
            lock[i] = false;
            regs[i] = 0;
        }
        if ((i = rasn[sp] & 0x7)) {
            if (regs[RA] == i)
                regs[RA] = 0;
            lock[i] = false;
            regs[i] = 0;
        }

        sp--;
    }
}

void apply(const int op, const int op2, const bool com, const int cyflag) {
    int ia, ib, l, lp, jp, k;

    /* apply op to top elements of stack */
    /* use op2 for high order bytes if double byte operation */
    /* com = 1 if commutative operator, 0 otherwise */
    /* cyflag = 1 if the CARRY is involved IN the operation */

    /* may want to clear the CARRY for this operation */

    /* check for one of the operands IN the stack (only one can be there) */
    for (int ip = 0, j = sp - 1; j <= sp; j++)
        if (st[j] == 0 && rasn[j] == 0 && litv[j] < 0) { /* operand is stacked */
            genreg(-2, &ia, &ib);
            regs[ia] = j;
            if (ip != 0)
                errors("Invalid stack order in 'apply'", 1);
            ip = ib;
            if (prec[j] > 1) /* double byte operand */
                regs[ib] = j;
            else /* single precision result */
                ib = 0;
            rasn[j] = REGPAIR(ib, ia);
            emit(POP, ip, 0);
            ustack();
        }

    /* make a quick check for possible accumulator match */
    /* with the second operand */
    if ((ia = rasn[sp]) > 255)
        cvcond(sp);
    if ((ib = rasn[sp - 1]) > 255)
        cvcond(sp - 1);
    l = regs[RA];
    if (ia && ib && l && com &&
        l == ia % 16) /* commutative operator, one may be IN the accumulator */
        exch();       /* second operand IN gpr's, l.o. byte IN accumulator */

    bool storeSetup = false; // replaces use of goto L110

    for (;; exch()) {
        if (!rasn[sp - 1]) {   /* is op1 IN gpr's */
            if (rasn[sp]) {    /* is op2 IN gpr's */
                               /* yes - can we exchange AND try again */
                litv[sp] = -1; /* after insuring that a literal has no regs assigned */
                if (com)
                    continue;
            }
        } else if ((ia = REGLOW(rasn[sp - 1])) == 0) { /* reg assigned, lock regs containing var */
            errors("107: register allocation error. No registers available", 5);
            return;
        } else {
            lock[ia] = true;
            if ((ib = REGHIGH(rasn[sp - 1])))
                lock[ib] = true;

            /* may have to generate one free reg */
            if (prec[sp - 1] < prec[sp])
                ib = ia - 1;

            /* check for pending register store */
            if ((jp = regs[RA]) != ia) {
                if (jp)
                    emit(LD, jp, RA);
                regs[RA] = ia;
                emit(LD, RA, ia);
            }
        }

        /* op2 NOT IN gpr's OR op is NOT commutative */
        /* check for literal value - is op2 literal */
        if ((k = litv[sp]) >= 0) {
            if (prec[sp] <= 1 && prec[sp - 1] <= 1 &&
                k == 1 /* make special check for possible increment OR decrement */
                && (op == AD || op == SU) /* must be ADD OR subtract without CARRY */
                && prec[sp - 1] == 1) {   /* first operand must be single byte variable */
                if (ia <= 1) {            /* op1 must be IN memory, so load into gpr */
                    loadv(sp - 1, 0);
                    if ((ia = rasn[sp - 1] & 0xf) == 0) {
                        error(107, 5);
                        return;
                    }
                    lastIncReg = codloc; /* ...may change to inr memory if STD to op1 follows... */
                }
                emit(op == AD ? IN : DC, regs[RA] == ia ? RA : ia, 0);
                storeSetup = true;
            }
            break;
        }

        /* op1 NOT a literal,  check for literal op2 */
        if (litv[sp - 1] < 0 || !com)
            break;
    }

    if (!storeSetup) {
        /* generate registers to hold results IN loadv */
        /* (loadv will load the low order byte into the ACC) */
        loadv(sp - 1, 1);
        if ((ia = REGLOW(rasn[sp - 1])) == 0) {
            errors("107: register allocation error. No registers available", 5);
            return;
        }
        lock[ia] = true;
        ib       = rasn[sp - 1] / 16;

        /* is this a single byte / double byte operation */
        if (ib <= 0 && prec[sp] != 1) {
            /* get a spare register */
            if ((ib = ia - 1) == 0) { // ia was A reg so can't double byte
                errors("107: register allocation error. No registers available", 5);
                return;
            }
            lock[ib] = true;
        } else
            ib &= 7;

        /* now ready to perform operation */
        /* l.o. byte is IN AC, h.o. byte is IN ib. */
        /* result goes to ia (l.o.) AND ib (h.o.) */

        /* is op2 IN gpr's */
        k = -1;
        if ((lp = rasn[sp]) > 0) /* perform ACC-reg operation */
            emit(op, REGLOW(lp), 0);
        else if ((k = litv[sp]) < 0) { /* is op2 a literal */
            loadv(sp, 2);              /* perform operation with low order byte */
            emit(op, ME, 0);
        } else if (op == XR && k % 256 == 255) /* use CMA if op is XR AND op2 is LIT 255 */
            emit(CMA, 0, 0);
        else /* perform ACC-immediate operation */
            emit(op, -k % 256, 0);

        /* set up a pending register store */
        /* if this is NOT a compare */
        if (op != CP)
            regs[RA] = ia;
        if (prec[sp] == 2) {
            if (k < 0 && lp <= 0) { /* is h.o. byte of op2 IN memory */
                emit(IN, RL, 0);    /* point to h.o. byte with h AND l */
                regv[RL]++;
            }

            /* do we need to pad with h.o. ZERO for op1 */
            if ((jp = regs[RA])) {
                if (jp != ib) { // is store pending
                    emit(LD, jp, RA);
                    regs[RA] = 0;
                    if (prec[sp - 1] > 1)
                        emit(LD, RA, ib);
                    else
                        emit(cyflag ? LD : XR, RA, 0);
                }
            } else if (prec[sp - 1] > 1)
                emit(LD, RA, ib);
            else
                emit(cyflag ? LD : XR, RA, 0);

            if (lp) /* op2 IN gpr's - perform ACC-register operation */
                emit(op2, REGHIGH(lp), 0);
            else if (k < 0) /* perform ACC-memory operation */
                emit(op2, ME, 0);
            else if (op2 != XR || k != 65535) /* yes - perform ACC-immediate operation */
                emit(op2, -HIGH(k), 0);
            else /* use CMA if op1 is XR AND op2 is 65535 */
                emit(CMA, 0, 0);
        } else if (prec[sp - 1] >= 2) { /* second operand is single byte */
            /* may NOT need to perform operations for certain operators, but ... */
            /* perform operation with h.o. byte of op1 */
            /* op1 must be IN the gpr's - perform dummy operation with ZERO */
            if ((jp = regs[RA])) {
                if (jp != ib) {
                    emit(LD, jp, RA);
                    regs[RA] = 0;
                    emit(LD, RA, ib);
                }
            } else
                emit(LD, RA, ib);
            emit(op2, 0, 0);
        } else
            storeSetup = true;
    }
    /* set up pending register store */
    if (!storeSetup)
        regs[RA] = ib;

    /* save the pending accumulator - register store */
    jp = regs[RA];
    _delete(2);
    regs[RA]   = jp;
    prec[++sp] = 1;
    rasn[sp]   = REGPAIR(ib, ia);
    lock[ia]   = false;
    st[sp]     = 0;
    litv[sp]   = -1;
    regs[ia]   = sp;
    regv[ia]   = -1;
    if (ib > 0) {
        prec[sp] = 2;
        regs[ib] = sp;
        lock[ib] = false;
        regv[ib] = -1;
    }
}

void genreg(const int np, int *ia, int *ib) {
    int ip, k;

    /* generate abs(np) free registers for subsequent operation */
    // Note -2 <= np <= 2 np negative if no pushing allowed

    *ib = 0;
    *ia = 0;

    /* look for free RC OR RE AND allocate IN pairs (RC/RB,RE/RD) */
    for (int idump = 0; regs[k = RC] && regs[k = RE];) {
        if (idump > 0) {
            *ia = 0;
            return;
        }
        ip = 0;
        if (np >= 0 && sp > 0) {
            /* generate temporaries IN the stack AND RE-try */
            /* search for lowest register pair assignment IN stack */
            for (int i = 1; i <= sp; i++) {
                k = rasn[i];
                if (k == 0) {
                    if (st[i] == 0 && litv[i] < 0)
                        ip = 0;
                } else if (k <= 255 && ip == 0) {
                    int j  = REGLOW(k);
                    int jp = REGHIGH(k);
                    if (!lock[j] && (jp == 0 || (jp == j - 1 && !lock[jp])))
                        ip = i;
                }
            }
        }
        if (ip == 0) {
            idump = 1;
            saver();
        } else { /* found entry to PUSH at ip */
            int j   = REGLOW(rasn[ip]);
            int jp  = REGHIGH(rasn[ip]);

            regs[j] = 0;
            if (jp > 0)
                regs[jp] = 0;

            /* check pending register store */
            if ((k = regs[RA]) && (k == j || k == jp)) {
                emit(LD, k == j ? j : jp, RA);
                regs[RA] = 0;
            }

            /* free the register for allocation */
            stack(1);
            emit(PUSH, j - 1, 0);

            /* mark element as stacked (st=0, rasn=0) */
            st[ip] = rasn[ip] = 0;
            litv[ip]          = -1;
            ;
        }
    }
    *ia = k;
    if (abs(np) > 1)
        *ib = *ia - 1;
    return;
}

void loadsy() {
    int ch;
    bool ok = false;

    gnc(NULL); /// make sure line refresh is done
    while ((ch = gnc(symFp)) == ' ')
        ;

    /* look for initial '/' */
    if (ch == '/') {
        while ((ch = gnc(symFp)) != '/') {
            /* load the interrupt vector */
            if (ch < '0' || ch > '7')
                goto badData;
            int intproIdx = ch - '0'; // convert to index into intpro

            /* get the procedure name corresponding to interrupt i */
            int symId = 0;
            for (int shift = 1; (ch = gnc(symFp)) != '/'; shift *= 32) {
                if (isBase32(ch))
                    symId += base32ToInt(ch) * shift; // add in next base 32 digit
                else
                    goto badData;
            }
            intpro[intproIdx] = symId; // store assuming 1 based
            if (C_SYMBOLS >= 2)
                Printf("\n I%d=S%05d\n", intproIdx, symId);
        }

        /* interrupt procedures are handled. */
        while ((ch = gnc(symFp)) == ' ')
            ;

        if (ch == '/') {
            while ((ch = gnc(symFp)) != '/') { // process next symbol table entry
                if (++sytop >= syinfo) {
                    errors("108: pass-2 symbol table overflow", 5);
                    syinfo = symax;
                }
                if (C_SYMBOLS >= 2) // write symbol number AND symbol table address
                    Printf("\n S%05d", sytop);

                symbol[sytop] = syinfo;
                int attribIdx = --syinfo;
                for (;;) {
                    if (ch != ' ' && ch != '-')
                        goto badData;
                    int sign = ch;
                    int info = 0;
                    for (int shift = 1; isBase32(ch = gnc(symFp)); shift *= 32)
                        /* get next digit */
                        info += base32ToInt(ch) * shift;

                    /* END of number */
                    if (syinfo <= sytop) {
                        errors("109: symbol table overflow", 5);
                        syinfo = symax;
                    }
                    if (C_SYMBOLS >= 2) // write symbol table address AND entry
                        Printf("\n    %05d %c%08XH", syinfo, sign, info);
                    symbol[syinfo--] = sign == ' ' ? info : -info;

                    /* look for '/' */
                    if (ch == '/') {
                        /* check for special case at END of an entry */
                        int attrib = abs(symbol[attribIdx]);
                        // allocate additional cell count
                        switch (attrib & 0xf) {
                        case VARB:
                            syinfo -= 1;
                            break;
                        case PROC:
                            syinfo -= 3;
                            break;
                        case LABEL:
                            syinfo -= HIGH(attrib) == 1 ? 2 : 1;
                            break; // check for single reference to the label
                        }
                        break;
                    }
                }
            }

            /* assign relative memory addresses to variables IN symbol table */
            lmem = 0xff00;
            for (int i = sytop; i > 0; i--) { /* process symbols (backwards) */
                int addr   = -1;
                int attrib = symAttrib(i);

                if (attrib >= 0 && INFO_TYPE(attrib) == VARB) {
                    int prec = INFO_PREC(attrib);
                    int ecnt = INFO_ECNT(attrib);

                    if (prec > 2) /* probably an inline data variable */
                        prec = -1;
                    else {
                        if (prec == 2) // align words to even boundary
                            lmem &= ~1;

                        if ((lmem -= prec * ecnt) < 0) {
                            errors("110: Data storage too big", 1);
                            lmem = 0xff00;
                        }
                        addr = lmem;
                        if (C_SYMBOLS && i > 4 && i != 6) /* write OUT address assignment */
                            Printf("\n S%05d=%05d", i, addr);
                    }
                }
                symAddr(i) = addr;
            }
            ok = true;
        }
    }
badData:
    if (!ok)
        errors("111: inline data format error", 1);

    /* now assign the last address to the variable 'memory' */
    /* ** note that 'memory' must be at location 5 IN the symbol table ** */
    symAddr(5) = 0xff00;
    if (C_SYMBOLS)
        writel(lstFp);
    ;
}

void loadv(int s, int typ) {
    int m, l, lp, jp, i, j, k;
    static int ia, ib;

    /* load value to register if NOT a literal */
    /* typ = 1 if call from 'apply' IN which case the l.o. byte is */
    /* loaded into the accumulator instead of a gpr. */
    /* if typ = 2, the address is loaded, but the variable is NOT. */
    /* if typ = 3, a double byte (address) fetch is forced. */
    /* if typ = 4 then do a quick load into h AND l */
    /* if typ = 5, a double byte quick load into h AND l is forced */
    i = 0;
    if (typ != 2) {
        if (rasn[s] > 255)
            cvcond(s);
        if (typ == 4 || typ == 5) {
            m = litv[s];
            k = st[s];
            if (rasn[s]) { /* registers are assigned */
                j = regs[RA];
                l = REGLOW(rasn[s]);
                i = REGHIGH(rasn[s]);
                if (j != 0 && j == i)
                    i = RA;
                if (j != 0 && j == l)
                    l = RA;
                if (l == RE && i == RD)
                    emit(XCHG, 0, 0);
                else { /* NOT IN d AND e, so use two byte move */
                    emit(LD, RL, l);
                    /* note that the following may be a lhi 0 */
                    emit(LD, RH, i);
                }
            } else {
                if (k) {
                    /* variable , literal  OR address reference */
                    if (k <= 0)
                        litadd(sp); /* ADR ref - set h AND l with litadd */
                    else if (m < 0) {
                        /* simple variable OR literal ref, may use LHLD */
                        /* may want to check for possible INX OR DCX, but now... */
                        m = regv[RH];
                        l = regv[RL];
                        if (m != -3 || (-l) != k) {
                            if (m == (-4) && (-l) == k)
                                emit(DCX, RH, 0);
                            else
                                emit(LHLD, chain(k, codloc + 1), 0);
                        }
                        regv[RH] = -1;
                        regv[RL] = -1;
                        if (prec[s] <= 1 && typ != 5)
                            /* this is a single byte value */
                            emit(LD, RH, 0);
                        else {
                            regv[RH] = -3;
                            regv[RL] = -k;
                        }
                    } else {
                        /* literal value to h l */
                        emit(LXI, RH, m);
                        regv[RH] = HIGH(m);
                        regv[RL] = LOW(m);
                        return;
                    }
                } else if (m < 0) {
                    /* value stacked, so... */
                    ustack();
                    emit(POP, RH, 0);
                    if (prec[s] < 2)
                        emit(LD, RH, 0);
                    regv[RH] = -1;
                    regv[RL] = -1;
                } else {
                    /* literal value to h l */
                    emit(LXI, RH, m);
                    regv[RH] = m / 256;
                    regv[RL] = m % 256;
                    return;
                }
            }
            if (rasn[s] == 0)
                rasn[s] = REGPAIR(RH, RL);
            return;
        } else if (rasn[s] > 0)
            return;
        else {
            /* check for previously stacked value */
            if (st[s] != 0 || litv[s] >= 0) {
                /* no registers assigned.  allocate registers AND load value. */
                i = prec[s];
                if (typ == 3) {
                    /* force a double byte load */
                    i   = 2;
                    typ = 0;
                }
                genreg(i, &ia, &ib);

                /* ia is low order byte, ib is high order byte. */
                if (ia <= 0) {
                    error(112, 5);
                    return;
                }
            } else {
                genreg(2, &k, &i);
                /* check to ensure the stack is in good shape */
                i = s + 1;
                for (;;) {
                    if (i <= sp) {
                        if (st[i] == 0 && rasn[i] == 0 && litv[i] < 0)

                            /* found another stacked value */
                            error(147, 1);
                        i = i + 1;
                    } else {
                        /* available cpu register is based at k */
                        emit(POP, k - 1, 0);
                        regs[k] = s;
                        if (prec[sp] >= 2) {
                            regs[k - 1] = s;
                            k           = REGPAIR(k - 1, k);
                        }
                        rasn[s] = k;
                        // V4
                        if (typ == 1) {
                            if (regs[RA])
                                emit(LD, regs[RA], RA);
                            emit(LD, RA, k);
                        }

                        /* decrement the stack count for this level */
                        ustack();
                        break;
                    }
                }
                return;
            }
        }
    }

    /* check for literal value (IN arith exp) */
    l = litv[s];
    if (l >= 0 && l <= 65535) {
        // V4
        litv[s]  = -1;
        lp       = l % 256;
        regs[ia] = s;
        regv[ia] = lp;
        if (typ == 1) {
            /* check for pending register store */
            jp = regs[RA];
            if (jp != 0) {
                /* store ACC into register before continuing */
                emit(LD, jp, RA);
                regs[RA] = 0;
            }
            if (lp == 0)
                emit(XR, RA, 0);
            if (lp != 0)
                emit(LD, RA, -lp);
            if (ib != 0) {
                emit(LD, ib, -l / 256);
                regs[ib] = s;
                regv[ib] = -l;
            }
        } else {
            /* typ = 0, load directly into registers */
            /* may be possible to LXI */
            ib &= 7; // avoid compiler warning
            if (ib != ia - 1) {
                emit(LD, ia, -lp);
                if (ib != 0) {
                    emit(LD, ib, -l / 256);
                    regs[ib] = s;
                    regv[ib] = -l;
                }
            } else {
                emit(LXI, ib, l);
                regs[ib] = s;
                regv[ib] = -l;
            }
        }
        rasn[s] = REGPAIR(ib, ia);
    } else {
        /* otherwise fetch from memory */
        sp = sp + 1;
        j  = st[s];
        setadr(j);
        litadd(sp);

        /* address of variable is IN h AND l */
        jp = typ + 1;
        switch (jp) {
        case 1:

            /* call from gensto (typ = 0) */
            emit(LD, ia, ME);
            break;
        case 2:

            /* call from apply to load value of variable */
            jp = regs[RA];

            /* check for pending register store */
            if (jp != 0) {
                /* have to store ACC into register before reloading */
                emit(LD, jp, RA);
                regs[RA] = 0;
            }
            emit(LD, RA, ME);
            break;
        case 3: // goto removed
            break;
        }

        /* check for double byte variable */
        if (typ != 2 && i > 1) { // avoids goto when typ == 2
            /* load high order byte */
            emit(IN, RL, 0);
            regv[RL] = regv[RL] + 1;
            emit(LD, ib, ME);
        }

        /* value is now loaded */
        _delete(1);
        if (typ != 2) {
            rasn[s]  = REGPAIR(ib, ia);
            regs[ia] = s;
            regv[ia] = -1;
            if (ib) {
                regs[ib] = s;
                regv[ib] = -1;
            }
        }
    }
}

void setadr(const int val) { // set top of stack to address reference
    alter = true;
    if (sp > maxsp) {
        error(113, 5);
        sp = 1;
    } else { // mark as address reference
        st[sp]   = -val;
        prec[sp] = INFO_PREC(abs(symAttrib(val)));
        litv[sp] = symAddr(val) < 0 ? (-symAddr(val) & 0xffff) : 0x10000 + (symAddr(val) & 0xffff);
        rasn[sp] = 0;
    }
}

void ustack() {
    /* decrement curdep AND check for underflow */
    if (--curdep[prsp] < 0) {
        curdep[prsp] = 0;
        error(148, 1);
    }
}

int chain(const int sy, const int loc) {
    /* chain in double-byte refs to symbol sy, if necessary */
    if (symAddr(sy) < 0)
        return -symAddr(sy) & 0xffff; // absolute address already assigned

    int _chain = symRef(sy);
    symRef(sy) = loc;
    return _chain;
}

void gensto(const int keep) {
    int l, i1, i2, lp, jp, i, j, k;
    static int iq;

    /* keep = 0 if STD, keep = 1 if STO (value retained) */
    /* generate a store into the address at stack top */
    /* load value if NOT literal */
    l = litv[sp - 1];
    if (l < 0)
        loadv(sp - 1, iq = 0);

    i1 = rasn[sp - 1];
    i2 = REGLOW(i1);
    i1 /= 16;

    /* check for pending register store */
    jp = regs[RA];
    if (jp) {
        if (jp == i1)
            i1 = RA;
        if (jp == i2)
            i2 = RA;
    }

    do {                    // used to change goto L230 into break
        if (-st[sp] != 6) { /* ** note that this assumes 'stackptr' is at 6 IN sym tab */
            if (litv[sp] < 0) {
                bool skipUnlockHL = false; // used to eliminate goto L220
                do {                       // used change goto L210 & L220 to break
                    i = rasn[sp];
                    if (i <= 0 &&
                        st[sp] == 0) {    /* registers NOT allocated - check for stacked value */
                        emit(POP, RH, 0); // address is stacked so POP to h AND l
                        ustack();
                        break;
                    } else if ((i = st[sp]) <=
                               intbas) { /* check for ref to simple based variable */
                        if (i2 != 0)
                            lock[i2] = true;
                        if (i1 != 0)
                            lock[i1] = true;

                        loadv(sp, 3); /* force a double byte fetch into gprs */
                        i = rasn[sp];
                    } else { /* may be able to simplify (OR eliminate) the LHLD */
                        k  = regv[RH];
                        lp = regv[RL];
                        if (k != -3 || (-lp) != i) {
                            if (k == (-4) && (-lp) == i) {
                                emit(DCX, RH, 0);
                                regv[RH] = -3;
                            } else {
                                j = chain(i, codloc + 1);
                                emit(LHLD, j, 0);
                                regv[RH] = -3;
                                regv[RL] = -i;
                            }
                        }
                        skipUnlockHL = true;
                        break;
                    }
                    jp = regs[RA];
                    j  = REGLOW(i);
                    i /= 16; // PMO - might be able to use REGHIGH
                    if (i2 == 0 || i != j - 1) {
                        if (j == jp)
                            j = RA;
                        if (i == jp)
                            i = RA;
                        if (i != RD || j != RE) {
                            emit(LD, RL, j);
                            emit(LD, RH, i);
                            break;
                        }
                    } else if (i != RD ||
                               lastex != codloc - 1) { /* if prevous syllable is XCHG then do
                                                          another - peep will fix it */
                        if (i2 != RA) {                /* use STAX - set up accumulator */
                            if (jp != 0)
                                emit(LD, jp, RA);
                            if (i1 == RA)
                                i1 = jp;
                            emit(LD, RA, i2);
                            regs[RA] = 0;
                        }
                        emit(STAX, i, 0);
                        if (prec[sp] >= 2) { /* if byte dest we are done */
                            emit(INCX, i, 0);
                            if (i1 != 0) { /* store high order byte */
                                if (i2 == 1 && keep != 0) {
                                    emit(LD, REGLOW(rasn[sp - 1]), RA);
                                    regs[RA] = 0;
                                }
                                emit(LD, RA, i1);
                                emit(STAX, i, 0);
                            } else {                      /* store high order ZERO */
                                if (i2 == 1 && keep != 0) // V4 fix
                                    emit(LD, REGLOW(rasn[sp - 1]), RA);
                                regs[RA] = 0;
                                emit(XR, RA, 0);
                                emit(STAX, i, 0);
                            }
                        }
                        _delete(1);
                        return;
                    }
                    emit(XCHG, 0, 0);
                } while (false);
                if (!skipUnlockHL) {
                    if (i1 != 0)
                        lock[i1] = false;
                    if (i2 != 0)
                        lock[i2] = false;
                    regv[RH] = regv[RL] = -1;
                }
            } else if (i1 != RD || i2 != RE || lastex != codloc - 1 ||
                       prec[sp] != 2) /* otherwise this is a literal address */
                litadd(sp);           /* if possible, generate a SHLD */
            else {
                emit(XCHG, 0, 0);
                i = abs(st[sp]);
                j = chain(i, codloc + 1);
                emit(SHLD, j, 0);
                regv[RH] = -3;
                regv[RL] = -i;
                if (keep != 0)
                    emit(XCHG, 0, 0);
                break;
            }

            /* we may change mov r,m inr r mov m,r to inr m. */
            /* if so, AND this is a non-destructive store, the register */
            /* assignment must be released. */
            iq = lastIncReg;

            /* generate low order byte store */
            emit(LD, ME, i2 != 0 ? i2 : -abs(l) % 256); /* check for immediate store */
            if (prec[sp] != 1) {                        /* now store high order byte (if any) */
                emit(INCX, RH, 0);                      /* store second byte */
                /* regv(RH) = -3 then LHLD has occurred on symbol -regv(RL) */
                /* regv(RH) = -4 then LHLD AND INCX h has occurred */
                j = regv[RH];
                if (j >= 0)
                    regv[RL]++;
                else {
                    regv[RH] = -4;
                    if (j != -3) /* RH AND RL have unknown values */
                        regv[RH] = regv[RL] = -1;
                }
                if (prec[sp - 1] >= 2) {
                    if (i1 == 0) /* second byte is literal */
                        emit(LD, ME, -abs(l / 256));
                    else /* LD memory from register */
                        emit(LD, ME, i1);
                } else
                    emit(LD, ME, 0);
            }
        } else if (i2 == 0) /* load sp immediate */
            emit(LXI, RSP, l);
        else {
            emit(LD, RL, i2);
            emit(LD, RH, i1);
            emit(SPHL, 0, 0);
            regv[RH] = regv[RL] = -1;
        }
    } while (false);

    /* now release register containing address */
    /* release register assignment for value */
    /* if mov r,m inr r mov m,r was changed to inr m. */
    if (iq != codloc)
        _delete(1);
    else {
        i = -st[sp];
        _delete(2);
        st[++sp] = i;
        rasn[sp] = 0;
        prec[sp] = 1;
        litv[sp] = -1;
    }
}

void litadd(const int s) {
    int ih, il, ir, kp, it, lp, l, jp, i, j, k;
    /* load h AND l with the address of the variable at s IN */
    /* the stack */
    il = litv[s] % 256;
    ih = litv[s] / 256;
    ir = RH;
    l  = ih;

    if (ih < 0)
        error(114, 1);
    else if ((i = rasn[s]) != REGPAIR(RH, RL)) { /* deassign registers */
        jp = regs[RA];
        if ((k = REGLOW(i))) {
            if (k == jp)
                regs[RA] = 0;
            regs[k] = 0;
            lock[k] = false;
            regv[k] = -1;
        }
        if ((k = REGHIGH(i))) {
            if (k == jp)
                regs[RA] = 0;
            regs[k] = 0;
            lock[k] = false;
            regv[k] = -1;
        }
        rasn[s] = 0;
        for (int i = RH; i <= RL; i++) {
            if ((j = regs[i])) {
                kp      = REGLOW(rasn[j]);
                k       = REGHIGH(rasn[j]);
                rasn[j] = REGPAIR(k == i ? 0 : k, kp == i ? 0 : kp);
            }
            if ((lp = regv[i]) != l) {
                if (lp == l + 1)
                    emit(DC, ir, 0);
                else if (lp == l - 1 && l != 0) {
                    emit(IN, ir, 0);
                } else if (i == 6 &&
                           il != regv[RL]) { /* no INC/dec possible, see if l does NOT match */
                    regv[RL] = il;
                    if (l <= 255) /* otherwise this is a real address */
                        emit(LXI, RH, il + ih * 256);
                    else { /* the LXI must be backstuffed later */
                        it = st[s];
                        if (it >= 0) {
                            error(115, 1);
                            return;
                        }
                        it = -it;
                        emit(LXI, RH, symRef(it)); /* place reference into chain */
                        symRef(it) = codloc - 2;
                    }
                } else if (l <= 255)
                    emit(LD, ir, -l);
                else if ((it = st[s]) >= 0) { /* the address must be backstuffed later */
                    error(115, 1);
                    return;
                } else {
                    it = -it;
                    if (symAddr(it) <= 0) {
                        error(116, 1);
                        break;
                    }
                    /* place link into code */
                    int target  = HIGHWORD(symAddr(it));
                    symAddr(it) = ((codloc + 1) << 16) + LOWWORD(symAddr(it));
                    emit(0, LOW(target), 0);
                    emit(0, HIGH(target), 0);
                }
            }
            /* fix values IN stack AND reg */
            if (i == RL)
                rasn[s] = REGPAIR(RH, RL);

            regs[i] = s;
            regv[i] = l;
            l       = il;
            ir      = RL;
        }
    }
}

/*
    simplified as only base 16 is used
    also uses pre decoded instructions to simplify the logic
 */
void dump(int lp, const int u, bool symbolic) {
    bool same;
    int opcnt, itemsOnLine, nsame, ls, i, j;

    // items on line = (line width - address width) / (length of item + a space)
    itemsOnLine = symbolic ? (C_WIDTH - 5) / 7 : (C_WIDTH - 5) / 4;

    if (itemsOnLine <= 0)
        error(117, 1);

    else {
        for (int i = 0; i < 29; i++)
            accum[i] = 256;
        nsame = 0;
        opcnt = 0;
        for (;;) {
            same = true;
            ls   = lp;
            for (i = 0; i < itemsOnLine; i++) {
                if (lp > u) {
                    same = false;
                    break;
                } else {
                    j = get(lp++);
                    if (j != accum[i]) {
                        same     = false;
                        accum[i] = j;
                    }
                }
            }
            if (same) {
                if (++nsame <= 1)
                    Printf("\n \n");
            } else if (i == 0)
                break;
            else {
                Printf("\n%04XH", ls); // print the address line
                for (int j = 0; j < i; j++) {
                    if (symbolic) {
                        if (opcnt-- > 0)
                            Printf(" %02XH   ", accum[j]);
                        else {
                            Printf(" %-6.6s", ctran[accum[j]] + 1);
                            opcnt = ctran[accum[j]][0] - '0';
                        }
                    } else
                        Printf(" %02XH", accum[j]);
                }
                if (lp > u) {
                    writel(lstFp);
                    ;
                    break;
                }
            }
        }
    }
    return;
}

/* STA    011    000    LDA    011    000    XCHG   SPHL   PCHL*/
/* CMA    STC    CMC    DAA    SHLD   011    000    LHLD   011*/
/* 000    EI     DI     LXI b  011    000    PUSH b POP b  DAD b*/
/* STAX b LDAX b INX b  DCX b  NOP    NOP    NOP    NOP    NOP*/
/* 050 011 000 058 011 000 235 249 233 047 055 063 039 034 011 000*/
/* 042 011 000 251 243 001 011 000 197 193 009 002 010 003 011 000*/

unsigned char cbits[43 + 1] = { ZPAD, 0x40, 4,   5,   0x80, 136, 144, 152, 160, 168, 176,
                                184,  7,    195, 194, 205,  196, 201, 192, 199, 219, 211,
                                118,  50,   58,  235, 249,  233, 47,  55,  63,  39,  34,
                                42,   251,  243, 1,   197,  193, 9,   2,   10,  3,   11 };
unsigned char cc[2][4]      = { { 0x10, 0x00, 0x30, 0x20 }, { 0x18, 0x08, 0x38, 0x28 } };
// fortan used bits(3)
// bits(1) -> opcode
// bits(2) -> operand low
// bits(3) -> operand high

/* the following comments are sample calls to the emit */
/* routine.  note that emit requires three argument at all times */
/* (the unused arguments are ZERO). */

/* call emit(LD,RA,RB) */
/* call emit(LD,RC,-34) */
/* call emit(LD,RD,ME) */
/* call emit(LD,ME,RE) */
/* call emit(IN,RH,0) */
/* call emit(DC,RL,0) */
/* call emit(AD,RB,0) */
/* call emit(AD,ME,0) */
/* call emit(AD,-5,0) */
/* call emit(SU,RB,0) */
/* call emit(SB,ME,0) */
/* call emit(ND,-5,0) */
/* call emit(XR,0,0) */
/* call emit(OR,RB,0) */
/* call emit(CP,RH,0) */
/* call emit(ROT,ACC,LFT) */
/* call emit(ROT,CY,LFT) */
/* call emit(ROT,CY,RGT) */
/* call emit(JMP,148,0) */
/* call emit(JMC,TRU*32+ZERO,148) */
/* call emit(CAL,1048,0) */
/* call emit(CLC,FAL*32+PARITY,148) */
/* call emit(RTN,0,0) */
/* call emit(RTC,FAL*32+CARRY,255) */
/* call emit(RST,3,0) */
/* call emit(INP,6,0) */
/* call emit(OUT,10,0) */
/* call emit(HALT,0,0) */
/* emit a literal between 0 AND 255 */
/* call emit(0,44,0) */
/* call emit(STA,300,0) */
/* call emit(LDA,300,0) */
/* call emit(XCHG,0,0) */
/* call emit(SPHL,0,0) */
/* call emit(PCHL,0,0) */
/* call emit(CMA,0,0) */
/* call emit(STC,0,0) */
/* call emit(CMC,0,0) */
/* call emit(DAA,0,0) */
/* call emit(SHLD,300,0) */
/* call emit(LHLD,300,0) */
/* call emit(EI,0,0) */
/* call emit(DI,0,0) */
/* call emit(LXI,(RB,RD,RH,RSP),300) */
/* call emit(PUSH,(RB,RD,RH,RA),0) */
/* call emit(POP,(RB,RD,RH,RA),0) */
/* call emit(DAD,(RB,RD,RH,RSP),0) */
/* call emit(STAX,(RB,RD),0) */
/* call emit(LDAX,(RB,RD),0) */
/* call emit(INX,(RB,RD,RH,RSP),0) */
/* call emit(DCX,(RB,RD,RH,RSP),0) */

void emit(const int opr, const int opa, const int opb) {
    int opcode, operand, n, i;

    n = 1;
    if (C_NUMERIC) /* write emitter trace */
        Printf("\nE(%d,%d,%d)\n", opr, opa, opb);

    if (opr <= 0)
        opcode = opa;

    else {
        opcode = cbits[opr];
        switch (opr) {
        case LD:            /* mov group */
            if (opb <= 0) { /* lri operation */
                if (v4Opt && lastLoadImm == codloc - 2 && lastRegImm / 2 == opa / 2 &&
                    lastRegImm < 8 && lastRegImm > 1) {
                    // here we have a lri operation following a lri to the other
                    // register in this pair (b/c,d/e,h/l) or to the same reg.
                    if (lastRegImm == opa) { // here to same register
                        put(codloc - 1, -opb);
                        return;
                    }
                    // here to the other register in the pair
                    // we have to change the opcode to a lxi of the high reg (b,d,h)
                    // also we will only add 1 word and we can clear lastli
                    opcode = 0x1 + (opa / 2) * 16; // replace mvi with the lxi instruction
                    put(codloc - 2, opcode);
                    n           = 1;
                    lastLoadImm = 0;
                    if (opa % 2 == 0) {
                        // here the low register (c,e,l) was already there so we just add
                        // the high reg.
                        opcode = -opb;
                    } else {
                        // here the high register (b,d,h) was already there so we need to
                        // insert the low register between the opcode and it.
                        opcode = get(codloc - 1);
                        put(codloc - 1, -opb);
                    }
                } else { // here the lri didn-t follow a lri that we could change
                    lastLoadImm = codloc;
                    lastRegImm  = opa;

                    n           = 2;                     /* 2 byte instruction */
                    opcode      = 0x6 + regmap[opa] * 8; /* gen MVI instruction */
                    operand     = -opb;                  /* and the value */
                }
            } else {
                /* check for possible load register elimination */
                /* is this a lmr OR lrm instruction... */
                // if mov m,r followed by mov r,m then optimise 2nd istruction away
                if (opa != ME) {
                    if (opb == ME && lastLoad == codloc - 1 && lastReg == opa)
                        return;

                    /* may change a mov r,m inr/dcr r mov m,r to inr/dcr m */
                } else if (lastIncReg == codloc - 1) {
                    // other code has flagged this is inc of same register
                    i = (get(codloc - 1) & 7) + 0x30; // generate the inr/dcr

                    /* the register load may have been eliminated... */
                    if (lastLoad != codloc - 2 || opb != lastReg) {
                        codloc = codloc - 1;
                        membot = membot - 1;
                    }
                    put(codloc - 1, i);
                    lastIncReg = 0; // prevent further attempts to optimise
                    lastReg    = 0;
                    lastLoad   = 0;
                    if (lastin == codloc || lastin == codloc + 1)
                        lastin = codloc - 1;
                    return;
                } else {
                    lastLoad = codloc;
                    lastReg  = opb;
                }
                /* this is a load memory from register operation - save */

                opcode += regmap[opa] * 8 + regmap[opb];
            }
            break;
        case IN:
        case DC:                       /* inr & dcr */
            opcode += regmap[opa] * 8; /* gen inr / dcr */
            break;
            /* Arith group */
        case AD:
        case AC:
        case SU:
        case SB:
        case ND:
        case XR:
        case OR:
        case CP:
            if (opa > 0)
                opcode += regmap[opa];
            else { /* immediate operand */
                if (v4Opt && opa == 0) {
                    switch (opr) {
                    case AD:
                    case SU:
                    case XR:
                    case OR:
                        // replace adi,0 sui,0 xri,0 or ori 0 with ora,a
                        opcode = cbits[OR] + 7;
                        n      = 1;
                        break;
                    case ND: // replace ani,0 with xra,a
                        opcode = cbits[XR] + 7;
                        n      = 1;
                        break;
                    }
                }
                n = 2;
                opcode += 0x46; /* gen imm arith instruction */
                operand = -opa; /* the immediate value*/
            }
            break;
        case ROT: /* rotate group */
            i = (opa - CY) * 2 + (opb - LFT);
            opcode += i * 8;
            break;

        case JMC:
        case CLC: /* condiitonal jmp & call */
            n       = 3;
            operand = opb;
            /* fall through to common cc adjustment */
        case RTC: /* conditional return */
            opcode += cc[(opa / 32 - FAL) & 1][(opa % 32 - CARRY) & 3];
            break;
        case RST: /* rst xx */
            opcode += opa % 8 * 8;
            break;
        case INP:
        case OUT: /* in & out */
            n       = 2;
            operand = opa;
            break;
        case JMP:
        case CAL: /* jmp & call */
        case STA:
        case LDA:
        case SHLD:
        case LHLD: /* STA LDA SHLD LHLD */
            n       = 3;
            operand = opa;
            break;
        case XCHG:
            if (lastex == codloc - 1) { /* remove double xchg*/
                membot--;
                codloc--;
                lastex = 0;
                return;
            }
            lastex = codloc; /* mark this xchg */
            break;
        case RTN:
        case HALT: /* ret & halt */
        case SPHL:
        case PCHL:
        case CMA:
        case STC:
        case CMC:
        case DAA:
        case EI:
        case DI:
            break;
        case LXI:                      /* LXI (get immediate part) */
            n = 3;                     /* 3 byte instruction */
            opcode += regmap[opa] * 8; /* merge in the register */
            operand = opb;             /* and the location */
            break;
        case PUSH:
            /* PUSH r - check for XCHG PUSH d combination. change to PUSH h */
            // PMO, relies on no code being generated that uses existing DE or HL after this
            if (lastex == codloc - 1 && opa == RD) {
                membot--;
                codloc--;
                lastex = 0;
                opcode += regmap[RH] * 8;
                break;
            }
            /* else drop through... */
        case POP:
        case DAD:
        case STAX:
        case LDAX:
        case INCX:
        case DCX:
            /* adjust for push/pop psw */
            i = opa == RA ? 6 : regmap[opa];
            opcode += i * 8;
        }
    }
    i = alloc(n);
    codloc += n;
    put(i, opcode);
    if (n > 1) {
        put(++i, operand % 256);
        if (n > 2)
            put(++i, operand / 256);
    }
    return;
}

// BPNF support removed
void puncod(int start, const int end, const int mode) {
    unsigned char crc;

    /* punch code from lower bound (lb) to upper bound (ub) */
    /* mode = 1  - - punch header only */
    /* mode = 2 - - punch trailer only */
    /* mode = 3 - - V2 punch header AND trailer , V4 punch code only */
    if (mode == 2) {
        // write end of file record
        int entry = offset == 0 && C_STACKHANDLING != 1 ? 0 : offset + preamb;
        crc       = -(1 + entry / 256 + entry % 256);
        fprintf(hexFp, ":00%04X01%02X\n", entry, crc);
    } else {
        int maxToWrite = C_QUICKDUMP < 16 ? 16 : C_QUICKDUMP;
        int toWrite;
        while ((toWrite = end - start + 1) > 0) {
            if (toWrite > maxToWrite)
                toWrite = maxToWrite;

            fprintf(hexFp, ":%02X%04X00", toWrite, start);
            crc = -(toWrite + start % 256 + start / 256);
            for (int i = 0; i < toWrite; i++, start++) {
                int val = get(start);
                crc -= val;
                fprintf(hexFp, "%02X", val);
            }
            fprintf(hexFp, "%02X\n", crc);
        }
    }
}

void cvcond(const int s) {
    int i, j, k, ia, jp;

    /* convert the condition code at s IN the stack to a boolean value */
    i  = rasn[s];
    ia = i & 0xf;
    k  = (i >> 8) & 0xf;
    j  = (i >> 12) & 0xf;

    /* j = 1 if true , j = 0 if false */

    /* k = 1 if CARRY, 2 if ZERO, 3 if SIGN, AND 4 if PARITY */

    /* we may generate a short sequence */
    if (k <= 2 && ia != 0 && regs[RA] == ia) {
        if (k != 2) {
            /* short conversion for true OR false CARRY */
            emit(SB, RA, 0);
            if (j == 0)
                emit(CMA, 0, 0);
        } else {
            /* short conversion for true OR false ZERO */
            if (j == 0)
                emit(AD, -255, 0);
            if (j == 1)
                emit(SU, -1, 0);
            emit(SB, RA, 0);
        }
    } else {
        /* do we have to assign a register */
        if (ia == 0) {
            genreg(1, &ia, &jp);
            if (ia != 0) {
                regs[ia] = sp;
                i        = ia;
            } else {
                error(118, 5);
                return;
            }
        }

        /* check pending register store */
        jp = regs[RA];
        if (jp != 0)
            if (jp != ia) {
                emit(LD, jp, RA);
                regs[RA] = 0;
            }
        emit(LD, RA, -255);
        j = (FAL + j) * 32 + (CARRY + k - 1);
        emit(JMC, j, codloc + 4);
        emit(XR, RA, 0);
    }

    /* set up pending register store */
    regs[RA] = ia;
    rasn[s]  = i & 0xff;
    return;
}

void saver() {
    int byteCnt, wordCnt, byteChain, wordChain, i;

    /* save the active registers AND reset tables */
    /* first determine the stack elements which must be saved */

    if (sp != 0) {
        wordChain = byteChain = wordCnt = byteCnt = 0;
        for (int j = 1; j <= sp; j++) {
            int regPair = rasn[j];
            if (regPair > 255) {
                cvcond(j);
                regPair = rasn[j];
            }
            if (regPair >= 16) {
                /* double byte */
                if (!(lock[REGLOW(regPair)] || lock[REGHIGH(regPair)])) {
                    st[j]     = wordChain;
                    wordChain = j;
                    wordCnt++;
                }
            } else if (regPair > 0 && !lock[REGLOW(regPair)]) { /* single byte */
                st[j]     = byteChain;
                byteChain = j;
                byteCnt++;
            }
        }
        lmem -= byteCnt + wordCnt * 2;
        if (byteCnt == 0 && wordCnt != 0 && lmem % 2)
            lmem--;

        /* lmem is now properly aligned. */
        if (lmem < 0) {
            error(119, 1);
            return;
        } else {
            int loc = lmem;
            while (byteChain + wordChain) {
                if (loc % 2 || wordChain == 0) /* single byte */
                    byteChain = st[i = byteChain];
                else /* even byte boundary with double bytes to store */
                    wordChain = st[i = wordChain];

                if (i <= 0) {
                    error(120, 1);
                    return;
                }

                /* place temporary into symbol table */
                st[i]          = ++sytop;
                symbol[sytop]  = syinfo;

                symbol[syinfo] = loc;
                loc += rasn[i] >= 16 ? 2 : 1;

                symbol[--syinfo] = 256 + VARB + (rasn[i] >= 16 ? 32 : 16);

                /* length is 1*256 */

                /* leave room for LXI chain */
                symbol[--syinfo] = 0;
                if (sytop > --syinfo) {
                    error(121, 5);
                    return;
                }

                /* store into memory */
                int regPair = rasn[i];
                rasn[i]     = 0;
                sp++;
                setadr(sytop);
                litadd(sp);
                while (regPair) {
                    i = REGLOW(regPair);
                    if (i == regs[RA]) {
                        i        = RA;
                        regs[RA] = 0;
                        regv[RA] = -1;
                    }
                    emit(LD, ME, i);
                    if ((regPair = REGHIGH(regPair))) { /* double byte store */
                        emit(IN, RL, 0);
                        regv[RL]++;
                    }
                }
                _delete(1);
            }
        }
    }
    for (int i = 2; i <= 7; i++)
        if (!lock[i]) {
            regs[i] = 0;
            regv[i] = -1;
        }
    return;
}

void reloc() {
    int stloc;
    int stsize;
    int i, j, k, l, n, ip;
    if (C_SYMBOLS >= 2) {
        for (int i = 1; i <= sytop; i++)
            Printf("\n%4d=%6d", i, symbol[i]);
        for (int i = syinfo; i <= symax; i++)
            Printf("\n%5d=%c%08XH", i, (symbol[i] < 0) ? '-' : ' ', abs(symbol[i]));
    }

    /* compute max stack depth required for correct execution */
    stsize = maxdep[0];
    for (int n = 1; n <= 8; n++) {
        if (intpro[n]) /* get interrupt procedure depth */
            /* note that i exceeds depth by 1 since RET may be pending */
            stsize += symIProcDepth(intpro[n]) + 1;
    }
    stsize *= 2;
    n = stsize;
    if (C_STACKHANDLING != 0)
        n = 0;

    /* align to even boundary, if necessary */
    if (n != 0 && lmem % 2 == 1)
        lmem--;
    stloc = lmem;
    lmem -= n;

    /* stsize is number of bytes reqd for stack, stloc is addr */
    // iw = C_WIDTH / 14;   not used
    n = 0;

    /* compute page to start variables */
    i = 0;
    if (codloc % 256 > lmem % 256)
        i = 1;
    i += codloc / 256;
    if (C_VARIABLES > i)
        i = C_VARIABLES;

    /* compute first relative address page */
    j = lmem / 256 - i;
    if (j < 0)
        error(122, 1);

    else {
        for (int i = 1; i <= sytop; i++) {
            k = symAddr(i);
            if (k >= 0) {                 /* now fix page number */
                l          = HIGH(k) - j; /* l is relocated page number */
                symAddr(i) = (l << 8) + LOW(k);
                int target = HIGHWORD(k);
                for (;;) {
                    if (target) { /* backstuff lhi l into location target-1 */
                        ip = get(target - 1) * 256 + get(target);
                        put(target - 1, 0x26);
                        put(target, l);
                        target = ip;
                    } else { /* backstuff LXI references to this variable */
                        target = symAddr(i);
                        for (int link = symRef(i); link;) {
                            int next = getword(link);
                            putword(link, target);
                            link = next;
                        }
                        break;
                    }
                }
            }
        }
        if (C_MAP)
            writel(lstFp);
        ;

        /* relocate AND backstuff the stack top references */
        stloc -= j * 256;
        while (lxis != 0) {
            i    = lxis;
            lxis = getword(i);
            putword(i, stloc);
        }
        if (C_STACKHANDLING == 1)
            Printf("\nSTACK SIZE OVERRIDDEN\n");
        else
            Printf("\nSTACK SIZE = %d BYTES\n", stsize);

        /* now backstuff all other TRC, TRA, AND PRO addresses */
        for (int i = 1; i <= sytop; i++) {
            k = -symAddr(i);
            l = INFO_TYPE(abs(symAttrib(i)));
            if (l == LABEL || l == PROC) {
                int n       = k & 3;
                int addr    = k / 4; // does right thing if k -1 .. -3
                int backref = symRef(i);
                while (addr) { // V4
                    int next = getword(addr);
                    putword(addr, backref);
                    addr = next;
                }
                symAddr(i) = n;
            }
        }
        if (preamb > 0) {
            for (int i = 1; i <= 8; i++)
                if (intpro[i])
                    intpro[i] = symRef(intpro[i]) * 256 + 0xc3;
            if (intpro[1] == 0 && offset == 0 && C_STACKHANDLING != 1) // V4
                intpro[1] = (offset + preamb) * 256 + 0xc3;

            k      = offset;
            offset = 0;
            for (int i = 0, j = 1;; j++) {
                for (int l = intpro[j];; l /= 256) {
                    put(i++, l % 256);
                    if (i >= preamb) {
                        offset = k;
                        return;
                    }
                    if (i % 8 == 0)
                        break;
                }
            }
        }
    }
    return;
}

int loadin() // modified for V4
{
    int i;
    int addr = -1;
    /* save the current input file number */
    gnc(NULL); // make sure line refresh is done

    while ((i = gnc(symFp)) == ' ')
        ;

    if (i != '/')
        error(124, 1);

    else
        while ((i = gnc(symFp)) != '/') {
            /* process next symbol table entry */

            /* build address of initialized symbol */
            i = base32ToInt(i);
            i += base32ToInt(gnc(symFp)) * 32;
            i += base32ToInt(gnc(symFp)) * 32 * 32;

            int prec  = INFO_PREC(symAttrib(i));
            int sAddr = symAddr(i);

            /* j is starting address, AND k is the precision of */
            /* the base variable */
            if (codloc > sAddr)
                error(123, 1);
            while (codloc < sAddr) {
                put(codloc, 0);
                codloc = codloc + 1;
            }

            /* read hex values until next '/' is encountered */
            if (addr < 0)
                addr = sAddr;
            for (int lp = 0; (i = gnc(symFp)) != '/'; lp++) {
                i     = base32ToInt(i);
                int l = HIGHNIBBLE(i);
                i     = LOWNIBBLE(i) * 16 + base32ToInt(gnc(symFp));

                /* i is the next hex value, AND l=1 if beginning of a new bvalue */
                if (prec != 2)
                    put(codloc, i);

                /* double byte initialize */
                else if (l == 0 && lp < 2) { /* check for long constant */
                    /* exchange places with h.o. AND l.o. bytes */
                    put(codloc - 1, get(codloc - 2));
                    put(codloc - 2, i);
                    continue;
                } else {
                    lp = 0;
                    put(codloc, i);
                    put(codloc + 1, 0);
                }
                codloc += prec;
            }
        }
    return addr;
}

void emitbf(const int l) {
    int i, k, m, n;
    static int kp;

    /* emit code for the built-IN function l.  the biftab */
    /* array is headed by a table which either gives the starting */
    /* location of the BIF code IN biftab (if negative) OR the */
    /* absolute code location of the function if already */
    /* emitted. */
    i = biftab[l];
    if (i < 0) {
        /* code NOT yet emitted */
        i = -i;
        emit(JMP, 0, 0);

        /* backstuff address later */
        biftab[l] = codloc;

        /* get number of bytes to emit */
        k = biftab[i++];

        /* then the number of relative address stuffs */
        kp = biftab[i++];

        /* start emitting code */
        m = i + kp;
        n = biftab[m]; // to appease GCC
        for (int jp = 0; jp < k; jp++) {
            if (jp % 3 == 0)
                n = biftab[m++];
            /*lp = */ alloc(1);
            put(codloc++, LOW(n));
            n /= 256;
        }

        /* now go back AND replace relative addresses with */
        /* absolute addresses. */
        n = biftab[l];
        for (int jp = 0; jp < kp; jp++) {
            m = biftab[i++];
            putword(n + m, getword(n + m) + n);
        }
        /* backstuff branch around function */
        i = biftab[l];
        putword(i - 2, codloc);
    }

    /* emit call on the function */
    emit(CAL, i, 0);
    return;
}

int getNextPol() {
    uint16_t pol;
    if (fread(&pol, sizeof(pol), 1, polFp) != 1)
        return EOF;
    return pol;
}

void inldat() {
    int ic = 0; // assign to appease GCC
    int type = 0;
    int val  = 0;

    /* emit data inline */
    int iq = codloc;
    int cnt  = 0;
    for (;;) {
        while (lapol != 0) {
            val  = lapol / 8;
            type = lapol % 8;
            if ((lapol = getNextPol()) == EOF) {
                lapol = 0;
                type  = 0;
                break;
            }
            /* kp is typ AND k is data */
            if (cnt > 0) {
                if (type == OPR && val == DAT) {
                    /* backstuff jump address */
                    /* now fix symbol table entries */
                    symAddr(abs(ic)) = -iq;
                    int j                = INFO_ECNT(symAttrib(abs(ic)));
                    /* check symbol length against count */
                    symAttrib(abs(ic)) = PACK_ATTRIB(--cnt, 1, VARB);
                    if (ic < 0) { /* this is an address reference to a constant, so.. */
                        st[++sp] = ic;
                        rasn[sp] = 0;
                        litv[sp] = iq;
                        prec[sp] = 2;
                    } else if (j != cnt) /* check size declared against size read */
                        break;
                    return;
                } else if (type == LIT)
                    emit(0, val, 0);
                else
                    break;
            } else { /* define inline data symbol */
                if (type != DEF)
                    break;
                ic = val;
                if (val <= 0) { /* inline constant -- set up symbol entry */
                    ic            = -(++sytop);
                    symbol[sytop] = syinfo;
                    syinfo -= 2;

                    /* will be filled later */
                    if (syinfo < sytop)
                        break;
                }
            }
            cnt++;
        }

        if (type == LIN)
            C_COUNT = val;
        else {
            error(125, 1);
            return;
        }
    }
}

void unary(const int val) {
    int i, j, k, ip, ia, ib, jp, iq;

    /* 'val' is an integer corresponding to the operations-- */
    /* RTL(1) RTR(2) SFL(3) SFR(4) scl(5) scr(6) HIV(7) LOV(8) */
    if (rasn[sp] > 255)
        cvcond(sp);
    ip = prec[sp];
    switch (val) {
    case B_ROL:
    case B_ROR:
        if (ip <= 1) {
            if (rasn[sp] == 0) {
                loadv(sp, 1);
                regs[RA] = REGLOW(rasn[sp]);
            }
            i = REGLOW(rasn[sp]);
            k = regs[RA];
            if (k != 0) {
                if (k != i) {
                    emit(LD, k, RA);
                    emit(LD, RA, i);
                    regs[RA] = i;
                }
            } else {
                emit(LD, RA, i);
                regs[RA] = i;
            }
            i = LFT;
            if (val == B_ROR)
                i = RGT;
            emit(ROT, CY, i);
            return;
        }
        break;
    case B_SHL:
    case B_SHR:
    case B_SCL: // SCL
    case B_SCR: // SCR
        j = 1;
        if ((val == B_SHR || val == B_SCR) && ip > 1)
            j = 0;
        i = rasn[sp];
        if (i <= 0) {
            /* load from memory */
            loadv(sp, j);
            i = rasn[sp];
            if (j == 1)
                regs[RA] = REGLOW(i);
        }

        /* may have to store the accumulator */
        ia = REGLOW(i);
        ib = REGHIGH(i);
        k  = ia;
        if (j != 1)
            k = ib;
        jp = regs[RA];

        /* we want register k to be IN the accumulator */
        if (jp != k) {
            if (jp != 0)
                emit(LD, jp, RA);
            emit(LD, RA, k);
        }
        regs[RA] = k;

        /* SFL AND SFR take separate paths now... */
        if (val == B_SHR || val == B_SCR) {
            if (val == B_SHR)
                emit(OR, RA, 0);
            emit(ROT, ACC, RGT);
            if (ip >= 2) {
                emit(LD, ib, RA);
                emit(LD, RA, ia);
                emit(ROT, ACC, RGT);
                regs[RA] = ia;
            }
        } else {
            /* SFL - clear CARRY AND shift */
            if (val == B_SHL)
                emit(AD, RA, RA);
            if (val == B_SCL)
                emit(ROT, ACC, LFT);
            if (ip >= 2) {
                emit(LD, ia, RA);
                emit(LD, RA, ib);
                emit(ROT, ACC, LFT);
                regs[RA] = ib;
            }
        }
        return;
        break;
    case B_TIME:
        break;
    case B_HIGH:
        if (ip >= 2) {
            if (rasn[sp] <= 0)
                loadv(sp, 0);
            ip = REGHIGH(rasn[sp]);
            iq = REGLOW(rasn[sp]);
            if (regs[RA] == iq)
                regs[RA] = 0;
            regs[ip] = 0;
            regv[ip] = -1;
            rasn[sp] = iq;
            prec[sp] = 1;
            if (regs[RA] != ip)
                emit(LD, iq, ip);

            else
                regs[RA] = iq;
            return;
        }
        break;
    case B_LOW:
        prec[sp] = 1;
        /* may have to release register */
        if ((i = REGHIGH(rasn[sp]))) {
            regs[i] = 0;
            regv[i] = -1;
            if (regs[RA] == i)
                regs[RA] = 0;
        }
        rasn[sp] = REGLOW(rasn[sp]);
        return;
    }
    error(126, 1);
    return;
}

void exch() {
    int i, j, ia, ib;

    /* exchange the top two elements of the stack */
    j = sp - 1;
    if (st[j] == 0 && rasn[j] == 0 && litv[j] < 0)

        /* second element is pushed - check top elt */
        if (rasn[sp] == 0 && litv[sp] < 0)

            /* second elt is pushed, top elt is NOT IN cpu */
            if (st[sp] == 0) {
                /* both are pushed, so go thru 20 twice */
                j = sp;
                for (;;) {
                    /* POP element (second if drop thru, top if from 30) */
                    genreg(-1, &ia, &ib);
                    if (ia == 0) {
                        error(107, 5);
                        break;
                    } else {
                        if (prec[j] > 1)
                            ib = ia - 1;
                        emit(POP, ia - 1, 0);
                        ustack();
                        regs[ia] = j;
                        if (ib != 0)
                            regs[ib] = j;
                        rasn[j] = REGPAIR(ib, ia);
                        if (j != sp)
                            break;
                        j = sp - 1;
                    }
                }
            }
    j = sp - 1;
    for (int i = 2; i <= 7; i++)
        if (regs[i] == sp)
            regs[i] = j;

        else if (regs[i] == j)
            regs[i] = sp;
    i        = prec[sp];
    prec[sp] = prec[j];
    prec[j]  = i;
    i        = rasn[sp];
    rasn[sp] = rasn[j];
    rasn[j]  = i;
    i        = st[sp];
    st[sp]   = st[j];
    st[j]    = i;
    i        = litv[sp];
    litv[sp] = litv[j];
    litv[j]  = i;
    return;
}

void stack(const int n) {
    /* ADD n to current depth, test for stacksize exc maxdepth */
    curdep[prsp] += n;
    if (curdep[prsp] > maxdep[prsp])
        maxdep[prsp] = curdep[prsp];
    return;
}

void readcd() {
    int lcnt, typ, lline, lloc, polcnt, val, i, j, k, l;
    int ibase, ip, kp, lp, ia, ib;
    char *rmap       = "-ABCDEFGHIJKLMOP";
    char polchr[][3] = { "OPR", "ADR", "VAL", "DEF", "LIT", "LIN" };
    char opcval[][3] = { "NOP", "ADD", "ADC", "SUB", "SBC", "MUL", "DIV", "MDF", "NEG",
                         "AND", "IOR", "XOR", "NOT", "EQL", "LSS", "GTR", "NEQ", "LEQ",
                         "GEQ", "INX", "TRA", "TRC", "PRO", "RET", "STO", "STD", "XCH",
                         "DEL", "DAT", "LOD", "BIF", "INC", "CSE", "END", "ENB", "ENP",
                         "HAL", "RTL", "RTR", "SFL", "SFR", "HIV", "LOV", "CVA", "ORG",
                         "DRT", "ENA", "DIS", "AX1", "AX2", "AX3" };

    C_COUNT          = 1;
    lline            = 0;
    lloc             = 0;
    lcnt             = C_WIDTH / 12;
    alter            = false;
    gnc(NULL); // force line refresh
    polcnt = 0;

    /* reserve space for interrupt locations */
    preamb = 0;
    for (int i = 8; i > 0; i--) {
        if (intpro[i] != 0) {
            preamb = (i - 1) * 8 + 3;
            break;
        }
    }

    /* adjust codloc to account for preamble */
    if (codloc < preamb)
        codloc = preamb;

    /* allocate 'preamble' cells at start of code */
    alloc(preamb);
    offset = codloc - preamb;

    /* set stack pointer upon program entry */
    if (C_STACKHANDLING != 1) {   /* 1 -> user handled */
        if (C_STACKHANDLING == 0) /* 0 -> system handled else stack size */

            /* start chain of lxis */
            lxis = codloc + 1;
        emit(LXI, RSP, C_STACKHANDLING);
    }
    while (!errflg) {
        ibase = 0;

        /* may have been stack overflow so... */
        if (sp < 0)
            sp = 0;
        if (C_ANALYSIS != 0)
            if (alter && sp > 0) {
                /* write stack */
                Printf("\n \n  PR   ST   RASN  LITV\n");
                for (int ip = sp; ip > 0; ip--) {
                    Printf("\n%02d %d ", ip, prec[ip]);
                    if (st[ip])
                        Printf("%c%05d", st[ip] < 0 ? 'A' : 'S', abs(st[ip]));
                    else
                        Printf("      ");

                    Printf("  %c %c", rmap[HIGHNIBBLE(rasn[ip])], rmap[LOWNIBBLE(rasn[ip])]);
                    if (litv[ip] >= 0)
                        Printf(" %c%05d", HIGHWORD(litv[ip]) ? 'R' : ' ', LOWWORD(litv[ip]));
                    writel(lstFp);
                    ;
                }

                /* write registers */
                if (C_ANALYSIS >= 2) {
                    for (int i = 1; i <= 7; i++) {
                        ip = regs[i];
                        kp = lock[i];
                        lp = regv[i];
                        if (kp + ip + lp >= 0) {
                            Printf(" %c(%c,", rmap[i], kp == 1 ? 'L' : 'U');
                            if (ip == 0)
                                putch('*');

                            else
                                Printf("%02d", ip);
                            putch(',');
                            if (lp < 0)
                                putch('*');

                            else
                                Printf("%XH", lp);
                            putch(')');
                        }
                    }
                    writel(lstFp);
                    ;
                }
            }

        do {
            /* copy the elt just read to the polish look-ahead, AND */
            /* interpret the previous elt */
            k = lapol;
            if (lapol != 0 && (lapol = getNextPol()) == EOF) {
                lapol = 0;
                error(127, 5);
                return;
            }
        } while (!(k >= 0));

        /* check for END of code */
        if (k == 0)
            break;
        polcnt++;
        typ = k & 7;
        val = k >> 3;

        /* $g=0 for no trace, $g=1 gives lines vs locs, */
        /* $g=2 yields full interlist of i.l. */
        if (C_GENERATE != 0) {
            if (C_GENERATE > 1) {
                /* otherwise interlist the i.l. */
                Printf("\n%05d %04XH %d %.3s ", codloc, codloc, polcnt, polchr[typ]);
                switch (typ) {
                case OPR:
                    Printf("%.3s", opcval[val]);
                    break;
                case ADR:
                case VLU:
                case DEF:
                    Printf("S%05d", val);
                    break;
                case LIT:
                case LIN:;
                    Printf(" %05d", val);
                }
                writel(lstFp);
                ;
            } else
                /* print line number = code location, if altered */
                if (lline != C_COUNT && lloc != codloc) {
                    /* changed completely, so print it */
                    lline = C_COUNT;
                    lloc  = codloc;
                    if (lcnt <= 0) {
                        lcnt = C_WIDTH / 12;
                        putch('\n');
                    }
                    lcnt--;
                    Printf(" %4d=%04XH", lline, lloc);
                }
        }
        if (++sp > maxsp) { /* stack overflow */
            error(128, 5);
            sp = 1;
        }
        prec[sp] = 0;
        st[sp]   = 0;
        rasn[sp] = 0;
        litv[sp] = -1;
        alter    = false;
        switch (typ) {
        case OPR: /* operator */
            sp = sp - 1;
            alter |= operat(val);
            continue;
        case ADR:
            if (sp > 1) {
                /* check for active condition code which must be changed to boolean */
                if (rasn[sp - 1] > 255)
                    cvcond(sp - 1);
            }
            if (symAttrib(val) >= 0) {
                setadr(val);
                continue;
            } else {
                /* load address of based variable.  change to */
                /* load value of the base, using the variable's precision */
                ibase = INFO_PREC(-symAttrib(val));
                val   = symRef(val);
            }
            break;
        case VLU:
            break;
        case DEF: /* mark last register load nil */
            lastReg     = 0;
            lastex      = 0;
            lastin      = 0;
            lastIncReg  = 0;
            lastLoadImm = 0; // only used in V4
            sp--;

            /* save registers if this is a PROC OR a LABEL which was */
            /* referenced IN a go-to statement OR was compiler-generated. */
            ip = symbol[val];
            i  = abs(symAttrib(val));

            /* save this DEF symbol number AND the literal values of the */
            /* h AND l registers for possible TRA chain straightening. */
            if (INFO_TYPE(i) == LABEL) {
                defsym = val;
                defrh  = regv[RH];
                defrl  = regv[RL];
            }

            /* we may convert the sequence */

            /* TRC l, TRA/PRO/RET, DEF l */

            /* to an equivalent conditional TRA/PRO/RET... */
            if (INFO_ECNT(i) == 1)
                if (tstloc == codloc)
                    if (conloc == xfrloc - 3) {
                        int addr = -symAddr(val);
                        // V4
                        if ((-symAddr(val)) / 4 == conloc + 1) {
                            /* adjust backstuffing chain for JMP OR call */
                            if (xfrsym > 0)
                                /* decrement backstuff location by 3 */
                                symAddr(xfrsym) += 3 << 2;

                            /* arrive here with the configuration TRC...DEF */
                            // V4
                            symAddr(val) = -(addr % 4);
                            if (symAttrib(val) < 0)
                                symAttrib(val) = -(abs(symAttrib(val)) & 0xff);
                            else
                                symAttrib(val) &= 0xff;
                            int j = ((get(conloc) ^ 8) & ~7) + (get(xfrloc) & 6);
                            for (;;) {
                                put(conloc, j);
                                conloc++;
                                xfrloc++;
                                j = get(xfrloc);
                                if (xfrloc == codloc) {
                                    codloc = conloc;
                                    membot -= 3;
                                    conloc = xfrloc = tstloc = -1;

                                    /* notice that defrh AND defrl are now incorrect */
                                    /* defsym=0 prevents use of these variables... */
                                    /* ... if a TRA immediately follows */
                                    defsym = 0;
                                    break;
                                }
                            }
                        }
                    }
            int type = INFO_TYPE(i);
            if (type == LABEL) {
                /* LABEL found.  check for reference to LABEL */
                i = i / 256;
                if (i == 0)
                    goto L370;

                /* check for single reference, no conflict with h AND l */
                if (i == 1) {
                    // V4
                    i = symF3(val);
                    /* check for previous reference  forward */
                    // V4
                    if (i != 0 && i != -1) {
                        l = i % 256;
                        i = i / 256;
                        j = i % 512;
                        i = i / 512;
                        if (i % 2 != 1)
                            l = -1;
                        if ((i / 2) % 2 != 1)
                            j = -1;

                        /* j is h reg, l is l reg */
                        lock[RH] = true;
                        lock[RL] = true;
                        saver();

                        /* compare old hl with new hl */
                        lock[RH] = false;
                        lock[RL] = false;
                        regv[RH] = (regv[RH] == (-255) || regv[RH] == j) ? j : -1;
                        regv[RL] = (regv[RL] == (-255) || regv[RL] == l) ? l : -1;
                        goto L370;
                    }
                }
            } else if (type == PROC) {
                /* set up procedure stack for procedure entry */
                if (++prsp > prsmax)
                    error(145, 5);

                else {
                    // V4
                    j           = ip - 3;
                    prstk[prsp] = j;

                    /* mark h AND l as unaltered initially */
                    /* /  1b  /  1b  /  1b  /  1b  /  9b  /  8b  / */
                    /* /h unal/l unal/h vald/l vald/h valu/l valu/ */
                    /* ------------------------------------------- */
                    symbol[j] = shl(3, 19);
                    saver();
                    regv[RH] = -254;
                    regv[RL] = -254;
                    k        = codloc;

                    /* set up stack depth counters */
                    maxdep[prsp] = 0;
                    curdep[prsp] = 0;
                    for (int i = 1; i <= 8; i++)
                        if (val == intpro[i]) {
                            /* interrupt procedure is marked with ho 1 */
                            prstk[prsp] = j + 65536;
                            emit(PUSH, RH, 0);
                            emit(PUSH, RD, 0);
                            emit(PUSH, RB, 0);
                            emit(PUSH, RA, 0);
                            stack(4);
                        }
                    goto L380;
                }
            }
            saver();

            /* LABEL is resolved.  last two bits of entry must be 01 */
        L370:
            k = codloc;
        L380:
            i = -symAddr(val);
            j = i % 4;
            i = i / 4;
            if (j != 1)
                error(131, 1);
            // V4
            symAddr(val) = -(shl(i, 2) + 3);
            symRef(val)  = k;
            /* now check for procedure entry point */
            i = symAttrib(val);
            if (right(i, 4) == PROC) {
                i = shr(i, 8);

                /* build receiving sequence for register parameters */
                if (i >= 1) {
                    k = i - 2;
                    if (k < 0)
                        k = 0;
                    if (i > 2)
                        i = 2;
                    for (int j = 1; j <= i; j++) {
                        if (++sp > maxsp) {
                            error(113, 5);
                            sp = 1;
                        }

                        /* (RD,RE) = 69    (RB,RC) = 35 */
                        rasn[sp] = j == 1 ? 35 : 69;
                        st[sp]   = 0;
                        litv[sp] = -1;
                        prec[sp] = 2;
                        if (++sp > maxsp) {
                            error(113, 5);
                            sp = 1;
                        }
                        rasn[sp] = 0;
                        litv[sp] = -1;
                        setadr(val + k + j);
                        alter |= operat(STD);
                    }
                }
            }
            continue;
            break;
        case LIT:
            if (sp > 1 &&
                rasn[sp - 1] >
                    255) /* check for active condition code which must be changed to boolean */
                cvcond(sp - 1);
            alter    = true;
            litv[sp] = val;
            prec[sp] = litv[sp] > 255 ? 2 : 1;
            continue;
        case LIN:
            /* line number */
            C_COUNT = val;
            sp--;
            continue;
        }
        i = symbol[val];
        j = symAttrib(val);
        if (sp > 1)
            /* allow only a LABEL variable to be stacked */
            if (abs(j) % 16 != LABEL) {
                /* check for active condition code which must be changed to boolean */
                if (rasn[sp - 1] > 255)
                    cvcond(sp - 1);
            }
        /* check for condition codes */
        if (val <= intbas) {
            if (val <= 4) {
                /* CARRY ZERO minus PARITY */
                /* set to true/condition (1*16+val) */
                rasn[sp] = (16 + val) * 256;
                st[sp]   = 0;
                prec[sp] = 1;
                alter    = true;
                continue;
            } else if (val < firsti || val > intbas) { /* may be a call to input OR output */
                /* check for reference to 'memory' */
                /* ** note that 'memory' must be at location 5 IN the symbol table ** */
                if (val != 5) {
                    /* ** note that 'stackptr' must be at 6 IN sym tab */
                    if (val != 6)
                        error(129, 1);

                    else {
                        /* load value of stackpointer to registers immediately */
                        genreg(2, &ia, &ib);
                        if (ib == 0)
                            error(107, 5);

                        else {
                            rasn[sp] = REGPAIR(ib, ia);
                            litv[sp] = -1;
                            st[sp]   = 0;
                            regs[ia] = sp;
                            regs[ib] = sp;
                            prec[sp] = 2;
                            emit(LXI, RH, 0);
                            emit(DAD, RSP, 0);
                            emit(LD, ia, RL);
                            emit(LD, ib, RH);
                            regv[RH] = -1;
                            regv[RL] = -1;
                            alter    = true;
                        }
                    }
                    continue;
                }
            }
        }
        if (j < 0)
            /* value reference to based variable. first insure that this */
            /* is NOT a length attribute reference, (i.e., the variable is */
            /* NOT an actual parameter for a call on length OR last) by */
            /* insuring that the next polish elt is NOT an address */
            /* reference to symbol (length+1) OR (last+1) */
            /* note that this assumes length AND last are symbol numbers */
            /* 18 AND 19 */
            if (lapol != 153 && lapol != 161) {
                /* load value of base variable.  change to load */
                /* value of base, followed by a LOD op. */
                ibase = right(shr(-j, 4), 4) + 16;
                val   = symRef(val);
                j     = symAttrib(val);
            }
        alter = true;

        /* examine attributes */
        st[sp] = val;
        i      = right(j, 4);
        j      = shr(j, 4);
        k      = right(j, 4);
        if (ibase > 0)
            k = ibase % 16;
        prec[sp] = k;
        if (i >= LITER - 1) {
            if (k > 0 && k < 3)
                litv[sp] = right(shr(j, 4), 16);

            else {
                error(130, 1);
                continue;
            }
        }

        /* check for base address which must be loaded */
        if (ibase >= 16) {
            /* must be a based variable value reference. */
            /* load the value of the base AND follow it by */
            /* a load operation. */
            k = prec[sp];

            /* mark as a byte load for the LOD operation IN operat */
            /* leaves 2 if double byte result AND 6 (=2 mod 4) if single byte */
            prec[sp] = 10 - 4 * k;
            alter |= operat(LOD);
        }
    }
    emit(EI, 0, 0);
    emit(HALT, 0, 0);

    /* may be line/loc's left IN output buffer */
    if (C_GENERATE != 0)
        writel(lstFp);
    ;
}

bool doBuiltin(int val) {
    int i, j, k, m;
    int ip, kp;
    int ia, ib;

    _delete(1);
    switch (val) {
    case B_ROL:
    case B_ROR:
    case B_SHL:
    case B_SHR:
    case B_SCL:
    case B_SCR:
    case B_HIGH:
    case B_LOW:
        if (val > B_SCR) /* ** note that this also assumes only 6 such bifs */
            unary(val);
        else {
            i = litv[sp];
            if (i > 0) { /* generate IN-line code for shift counts of */
                         /* 1 OR 2 for address values */
                         /* 1 to 3 for shr of byte values */
                         /* 1 to 6 for all other shift functions on byte values */
                j = prec[sp - 1] != 1 ? 2 : val == B_SHR ? 3 : 6;
                if (i <= j) {
                    _delete(1);
                    for (int j = 1; j <= i; j++)
                        unary(val);
                    return true;
                }
            }
            exch();
            /* load the value to decrement */
            loadv(sp - 1, 0);
            j = REGLOW(rasn[sp - 1]);
            if (regs[RA] == j) {
                emit(LD, j, RA);
                regs[RA] = 0;
            }
            lock[j] = true;

            /* load the value which is to be operated upon */
            kp = prec[sp];
            i  = 1;
            if (kp > 1)
                i = 0;
            if (rasn[sp] == 0) {
                loadv(sp, i);
                if (i == 1)
                    regs[RA] = REGLOW(rasn[sp]);
            }
            m = REGLOW(rasn[sp]);
            if (i != 1 || regs[RA] != m) {
                if (regs[RA]) {
                    emit(LD, regs[RA], RA);
                    regs[RA] = 0;
                }
                if (i) {
                    emit(LD, RA, m);
                    regs[RA] = m;
                }
            }
            i = codloc;
            unary(val);
            if (kp != 1) {
                if (regs[RA])
                    emit(LD, regs[RA], RA);
                regs[RA] = 0;
            }
            emit(DC, j, 0);
            emit(JMC, FAL * 32 + ZERO, i);

            /* END up here after operation completed */
            exch();
            lock[j] = false;
            _delete(1);
        }
        return true;
    case B_TIME:
        if (rasn[sp] > 255)
            cvcond(sp);
        /* emit the following code sequence for 100 usec per loop */
        /* 8080 cpu only */
        /* (get time parameter into the accumulator) */
        /*          mvi   b,12   (7 CY overhead) */
        /* start    mov   c,b    (5 CY * .5 usec = 2.5 usec) */
        /* -------------------- */
        /* tim180   dcr   c      (5 CY * .5 usec = 2.5 usec) */
        /*          jnz   tim180 (10 CY* .5 usec = 5.0 usec) */
        /* -------------------- */
        /*              12 *     (15 CY* .5 usec = 7.5 usec) */
        /*              =        (180 CY* .5 usec = 90 usec) */
        /*          dcr   a      (5 CY * .5 usec = 2.5 usec) */
        /*          jnz   start  (10 CY* .5 usec = 5.0 usec) */

        /*          total time   (200 CY*.5 usec = 100 usec/loop) */
        j  = regs[RA];
        ip = REGHIGH(rasn[sp]);
        i  = REGLOW(rasn[sp]);
        if (!j || j != i) {
            /* get time parameter into the accumulator */
            if (j != 0 && j != ip)
                emit(LD, j, RA);
            regs[RA] = 0;
            if (i == 0)
                loadv(sp, 1);
            i = REGLOW(rasn[sp]);
            if (j)
                emit(LD, RA, i);
        }
        regs[RA] = 0;
        emit(LD, i - 1, -12);
        emit(LD, i, i - 1);
        emit(DC, i, 0);
        emit(JMC, FAL * 32 + ZERO, codloc - 1);
        emit(DC, RA, 0);
        emit(JMC, FAL * 32 + ZERO, codloc - 6);
        _delete(1);
        return true;
    case B_INPUT:
        /* input function. get input port number */
        i = litv[sp];
        if (i >= 0 && i <= 255) {
            _delete(1);
            sp++;
            genreg(1, &j, &k);
            if (j != 0) {
                k = regs[RA];
                if (k != 0)
                    emit(LD, k, RA);
                regs[RA] = rasn[sp] = j;
                litv[sp]            = -1;
                st[sp]              = 0;
                prec[sp]            = 1;
                regs[j]             = sp;
                emit(INP, i, 0);
                return true;
            }
        }
        break;
    case B_OUTPUT:
        /* check for proper output port number */
        i = litv[sp];
        if (i >= 0 && i <= 255) {
            _delete(1);
            /* now build an entry which can be recognized by */
            /* operat. */
            litv[++sp] = i;
            rasn[sp]   = 0;
            prec[sp]   = 1;
            st[sp]     = outloc;
            return true;
        }
        break;
    case B_LENGTH:
    case B_LAST:
        j = st[sp];
        if (j > 0) {
            j = symbol[j] - 1;
            j = abs(symbol[j]) / 256 + B_LENGTH - val;
            _delete(1);
            sp       = sp + 1;
            st[sp]   = 0;
            prec[sp] = j > 255 ? 2 : 1;
            ;
            rasn[sp] = 0;
            litv[sp] = j;
            if (j >= 0)
                return true;
        }
        break;
    case B_MOVE: // move is explicitly expanded in pass 1
        break;
    case B_DOUBLE:
        if (prec[sp] > 1)
            return false;
        if (rasn[sp] == 0) {
            if (litv[sp] < 0) {
                /* load value to accumulator AND get a register */
                loadv(sp, 1);
                regs[RA] = REGLOW(rasn[sp]);
            } else {
                prec[sp] = 2;
                st[sp]   = 0;
                return true;
            }
        }
        ia       = rasn[sp];
        prec[sp] = 2;
        st[sp]   = 0;
        if (ia <= CARRY) {
            lock[ia] = true;
            ib       = ia - 1;
            regs[ib] = sp;
            lock[ia] = false;
            rasn[sp] = REGPAIR(ib, ia);
            /* ZERO the register */
            emit(LD, ib, 0);
            if (ib == 0)
                error(133, 5);
        }
        return true;
    case B_DEC:
        j = REGLOW(rasn[sp]);
        if (j != 0)
            if (prec[sp] == 1) {
                i = regs[RA];
                if (i != j) { /* may be a pending register store */
                    if (i != 0)
                        emit(LD, i, RA);
                    emit(LD, RA, j);
                    regs[RA] = j;
                }
                emit(DAA, 0, 0);
                return true;
            }
        break;
    }

    /* built IN function error */
    error(136, 1);
    return false;
}

bool operat(int val) {
    static int it;
    int i, j, k, m, l, /* icy, iq,*/ iop = 0, iop2 = 0, ip, jp; // assign to appease GCC
    int jph, kp, id, ml, mh, ia, ib, il, lp;
    bool skip;

    /* ADD ADC SUB SBC MUL div mod NEG AND IOR */
    /* XOR NOT EQL LSS GTR NEQ LEQ GEQ INX TRA */
    /* TRC PRO RET STO STD XCH DEL cat LOD BIF */
    /* INC CSE END ENB ENP HAL RTL RTR SFL SFR */
    /* HIV LOV CVA ORG AX1 AX2 AX3 */
    // icy = 0;
    // iq  = 0;
    switch (val) {
    case INC: /* place a literal 1 at stack top AND apply ADD operator */
        litv[++sp] = 1;

        if (prec[sp - 1] == 1) { /* check for single byte increment, may be comparing with 255 */
            apply(AD, AC, true, 1);
            lastin = codloc;
            return true;
        } // fall through to add
    case ADD:
        /* may do the ADD IN h AND l (using INX operator) */
        if (prec[sp] != 1)
            exch();
        if (prec[sp - 1] != 1)
            inx(1); // prec=1 for inx
        else {
            exch();
            apply(AD, AC, true, 1);
        }
        return true;
    case ADC:
        apply(AC, AC, true, 1);
        return true;
    case SUB: /* change address value - 1 to address value + 65535 AND apply ADD */
        if (prec[sp - 1] != 1 && litv[sp] == 1) {
            litv[sp] = 65535;
            prec[sp] = 2;
            inx(1);
        } else
            apply(SU, SB, false, 1);
        return true;
    case SBC:
        apply(SB, SB, false, 1);
        return true;
    case MUL:
        builtin(1, 2);
        return true;
    case DIV:
        builtin(2, 1);
        return true;
    case MDF: // MOD
        builtin(2, 2);
        return true;
    case NEG:
    case BIF:
    case END:
    case ENB:
    case ENP:
    case AX3:
        return false;
    case AND:
        apply(ND, ND, true, 0);
        return true;
    case IOR:
        apply(OR, OR, true, 0);
        return true;
    case XOR:
        apply(XR, XR, true, 0);
        return true;
    case NOT:
        if (rasn[sp] > 255) /* condition code - change PARITY */
            rasn[sp] ^= 0x1000;
        else { /* perform XOR with 255 OR 65535 (byte OR address) */
            i          = prec[sp];
            litv[++sp] = (1 << (i * 8)) - 1;
            prec[sp]   = i;
            apply(XR, XR, true, 0);
        }
        return true;
    case EQL: /* equal test */
        if (prec[sp] + prec[sp - 1] <= 2) {
            apply(SU, 0, true, 0);
            rasn[sp] += ZFLAG; /* mark as true/ZERO (1*16+2) */
        } else
            compare16(true, ZFLAG, 1);
        return true;
    case GTR: /* GTR - change to LSS */
        exch();
    case LSS: /* LSS set to tru/CARRY (1 * 16 + 1) */
        if (prec[sp] + prec[sp - 1] <= 2) {
            apply(litv[sp] != 1 ? SU : CP, 0, false, 0);
            rasn[sp] += CFLAG; /* mark as condition code */
        } else
            compare16(false, CFLAG, 0);
        return true;
    case NEQ:
        if (prec[sp] + prec[sp - 1] <= 2) {
            apply(SU, 0, true, 0);
            rasn[sp] += NZFLAG; /* mark as false/ZERO (0*16 + 2) */
        } else
            compare16(true, NZFLAG, 1);
        return true;
    case LEQ: /* LEQ - change to GEQ */
        exch();
    case GEQ:
        if (prec[sp] + prec[sp - 1] <= 2) {
            apply(litv[sp] != 1 ? SU : CP, 0, false, 0);
            rasn[sp] += NCFLAG; /* mark as condition code */
        } else
            compare16(false, NCFLAG, 0);
        return true;
    case INX:
        inx(prec[sp - 1]);
        return true;
    case TRC:
        j = sp - 1;
        i = litv[j];
        if (right(i, 1) == 1) { /* this is a do forever (OR something similar) so ignore the jump */
            _delete(2);
            return true;
        }
        iop = 2; /* NOT a literal '1' */
        /* check for condition code */
        if (rasn[j] > 255) { /* active condition code, construct mask for JMC */
            i    = HIGH(rasn[j]) % 16;
            j    = HIGH(rasn[j]) / 16;
            iop2 = (FAL + 1 - j) * 32 + (CARRY + i - 1);
        } else {
            if (rasn[j] == 0) { /* load value to accumulator */
                prec[j] = 1;
                loadv(j, 1);
            } else if (REGLOW(rasn[j]) != regs[RA]) { /* value already loaded */
                if (regs[RA])
                    emit(LD, regs[RA], RA);
                emit(LD, RA, REGLOW(rasn[j]));
            }
            regs[RA] = 0;
            emit(ROT, CY, RGT);
            iop2 = FAL * 32 + CARRY;
        }
        break;
    case PRO:
        i = st[sp];
        if (i > intbas) { /* pass the last two (at most) parameters IN the registers */
            i = right(st[sp], 16);
            i = min(INFO_ECNT(symAttrib(i)), 2);
            if (i < 1) {
                lock[RH] = lock[RL] = true;
                saver();
                lock[RH] = lock[RL] = false;
                iop                 = 3;
            } else {
                j = sp - i - i;
                for (int k = 1; k <= i; k++) {
                    ip = rasn[j] & 0xf;
                    jp = (rasn[j] >> 4) & 0xf;
                    if (ip != 0)
                        lock[ip] = true;
                    if (jp != 0)
                        lock[jp] = true;
                    prec[j] = min(prec[j], prec[j + 1]);
                    if (prec[j] <= 1 && jp != 0) {
                        // bug fix from V4 -- clear pending store if passing address var to byte var
                        if (regs[RA] == jp)
                            regs[RA] = 0;
                        regs[jp] = lock[jp] = false;
                        jp                  = 0;
                        if (regs[RA] == ip)
                            lock[RA] = true;
                        if (regs[RA] == jp)
                            lock[RA] = true;
                    }
                    rasn[j] = REGPAIR(jp, ip);
                    j += 2;
                }
                j  = sp - 1 - 2 * i;
                it = 0;
                /* stack any stuff which does NOT go to the procedure */
                for (int k = 1; k <= sp; k++) { /* check for value to PUSH */
                    if (rasn[k] == 0) { /* registers NOT assigned - check for stacked value */
                        if (st[k] == 0 && litv[k] < 0 && it != 0)
                            errors("pass - 2 compiler error in 'loadv'", 1);
                    } else if (k <= j) { /* possible PUSH if NOT a parameter */
                                         /* registers must be pushed */
                        jph = REGHIGH(rasn[k]);
                        kp  = regs[RA];
                        jp  = REGLOW(rasn[k]);
                        if (kp != 0) {       /* pending ACC store, check ho AND lo registers */
                            if (kp == jph) { /* pending ho byte store */
                                emit(LD, jph, RA);
                                regs[RA] = 0;
                            } else if (kp == jp) { /* check lo byte */
                                emit(LD, jp, RA);
                                regs[RA] = 0;
                            }
                        }
                        emit(PUSH, jp - 1, 0);
                        stack(1);
                        st[k] = 0;
                        jp    = REGLOW(rasn[k]);
                        if (jp != 0)
                            regs[jp] = 0;
                        jp = REGHIGH(rasn[k]);
                        if (jp != 0)
                            regs[jp] = 0;
                        rasn[k] = 0;
                        litv[k] = -1;
                        it      = k;
                    }
                }
                it = RH;
                j  = sp - i - i;
                for (int k = 1; k <= i; k++) {
                    id = 2 * k + 2;
                    jp = REGHIGH(rasn[j]);
                    ip = REGLOW(rasn[j]);
                    for (;;) {
                        id--;
                        if (ip == 0)
                            break;
                        if (ip != id) {
                            if (regs[id] != 0) {
                                m  = regs[id];
                                mh = REGHIGH(rasn[m]);
                                ml = REGLOW(rasn[m]);
                                if (ml == id)
                                    ml = it;
                                if (mh == id)
                                    mh = it;
                                // Bug fix from V4 -- CLEAR PENDING STORE WHEN REG PAIRS ARE TO BE
                                // EXCHANGED ***
                                if (regs[RA] == id) {
                                    emit(LD, it, RA);
                                    regs[RA] = lock[RA] = false;
                                } else
                                    // end of change
                                    emit(LD, it, id);
                                regs[it] = m;
                                rasn[m]  = REGPAIR(mh, ml);
                                it++;
                            }
                            regs[ip] = lock[ip] = false;
                            if (regs[RA] == ip) {
                                ip       = 1;
                                regs[RA] = lock[RA] = false;
                            }
                            emit(LD, id, ip);
                            regs[id] = j;
                        }
                        lock[id] = true;
                        ip       = jp;
                        if (ip == (-1))
                            break;
                        jp = -1;
                    }
                    j += 2;
                }
                j = sp - 2 * i;
                for (int k = 1; k <= i; k++) {
                    if (rasn[j] == 0)
                        loadv(j, 0);
                    ip       = 2 * k;
                    regs[ip] = j;
                    lock[ip] = true;
                    if (prec[j + 1] == 2 && prec[j] == 1)
                        emit(LD, ip, 0);
                    j += 2;
                }
                if (regs[RA] != 0)
                    emit(LD, regs[RA], RA);
                for (int k = 1; k <= 7; k++) {
                    regs[k] = lock[k] = false;
                    regv[k]           = -1;
                }
                j = 2 * i;
                for (int k = 1; k <= j; k++) {
                    exch();
                    if (st[sp] == 0 && rasn[sp] == 0 && litv[sp] < 0) {
                        emit(POP, RH, 0);
                        ustack();
                        regv[RH] = regv[RL] = -1;
                    }
                    _delete(1);
                }
                iop = 3;
            }
            break;
        } else                                /* this is a built-IN function. */
            return doBuiltin(i - firsti + 1); // pass function number
        break;
    case RET:
        jp = prsp;
        if (jp <= 0) {
            error(146, 1);
            regv[RH] = regv[RL] = -255; /* mark as nil */
            return true;
        }
        // V4 /* check for type AND precision of procedure */
        l = LOWWORD(prstk[jp]) + 2;
        l = symbol[l] / 16 % 16;

        /* l is the precision of the procedure */
        if (l != 0) {
            i = rasn[sp];
            if (i == 0)
                loadv(sp, 1);
            else if (i >= 256)
                cvcond(sp);
            jp = regs[RA];
            j  = REGLOW(rasn[sp]);
            k  = REGHIGH(rasn[sp]);
            if (i != 0 && j != jp) { /* have to load the accumulator.  may have h.o. byte. */
                if (jp != 0 && jp == k)
                    emit(LD, k, RA);
                emit(LD, RA, j);
            }
            if (k != 0 && k != RB)
                emit(LD, RB, k);
            if (l > prec[sp]) /* compare precision of procedure with stack */
                emit(LD, RB, 0);
        }
        _delete(1);
        if (prstk[prsp] > 65535) { /* interrupt procedure - use the DRT code below */
            emit(POP, RA, 0);
            emit(POP, RB, 0);
            emit(POP, RD, 0);
            emit(POP, RH, 0);
            emit(EI, 0, 0);
            emit(RTN, 0, 0);
            if (prsp <= 0) {
                error(146, 1);
                regv[RH] = regv[RL] = -255; /* mark as nil */
                return true;
            }
        } else
            emit(RTN, 0, 0);
        /* merge values of h AND l for this procedure */
        updateHL(prsp);
        return true;
    case STO:
    case STD:
        /* STO AND STD */
        i = st[sp];

        /* check for output function */
        if (i != outloc) { /* check for computed address OR saved address */
            if (i < 0) {   /* check for address reference outside intrinsic range */
                i = -i;
                if (i <= intbas) /* check for 'memory' address reference */
                                 /* ** note that stacktop must be at 6 ** */
                    if (i > 6) {
                        if (val == STD)
                            _delete(1);
                        return true;
                    }
            }
            i = 1;

            /* check for STD */
            if (val == STD)
                i = 0;
            gensto(i);
        } else {
            j = litv[sp];
            i = rasn[sp - 1];
            if (i <= 0 || i >= 256) { /* load value to ACC */
                i = regs[RA];
                if (i > 0)
                    emit(LD, i, RA);
                loadv(sp - 1, 1);
                i = rasn[sp - 1];
            } else { /* operand is IN the gprs */
                i %= 16;
                k = regs[RA];
                if (k > 0 && k != i)
                    emit(LD, k, RA);
                if (k != i)
                    emit(LD, RA, i);
            }
            /* now mark ACC active IN case subsequent STO operator */
            regs[RA] = i % 16;
            emit(OUT, j, 0);
            _delete(1);
        }
        /* * check for STD * */
        if (val == STD)
            _delete(1);
        return true;
    case XCH:
        exch();
        return true;
    case DEL:
        if (st[sp] == 0 && rasn[sp] == 0 && litv[sp] < 0) {
            /* value is stacked, so get rid of it */
            emit(POP, RH, 0);
            regv[RH] = regv[RL] = -1;
            ustack();
        }
        _delete(1);
        return true;
    case DAT:
        inldat();
        return false;
    case LOD:
        il   = 0;
        skip = false;
        k    = prec[sp];

        /* may be a LOD from a base for a based variable */
        prec[sp] = k % 4;
        ia       = rasn[sp];
        if (ia <= 0) {
            /* check for simple based variable case */
            i = st[sp];
            if (i > 0) { /* reserve registers for the result */
                genreg(2, &ia, &ib);
                regs[ia] = sp;
                regs[ib] = sp;
                rasn[sp] = REGPAIR(ib, ia);
                /* may be able to simplify LHLD */
                lp = regv[RH];
                l  = regv[RL];
                if (lp != -3 || (-l) != i) {
                    if (lp == (-4) && (-l) == i) {
                        emit(DCX, RH, 0);
                        regv[RH] = -3;
                    } else {
                        j = chain(i, codloc + 1);
                        emit(LHLD, j, 0);
                        regv[RH] = -3;
                        regv[RL] = -i;
                    }
                }
                skip = true;
            } else if (st[sp] == 0) { /* first check for an address reference */
                loadv(sp, 0);
                ia = rasn[sp];
            } else { /* change the address reference to a value reference */
                st[sp]   = -st[sp];
                litv[sp] = -1;
                return true;
            }
        }
        if (!skip) {
            ib = REGHIGH(ia);
            ia = REGLOW(ia);
            i  = regs[RA];
            if (ia == i)
                ia = 1;
            if (ib == i)
                ib = 1;
            if (ib == ia - 1)
                il = ib;
            if (ia * ib == 0) {
                error(138, 5);
                return true;
            }
            /* may be possible to use LDAX OR XCHG */
            if (il != RD) {
                emit(LD, RL, ia);
                emit(LD, RH, ib);
                il       = 0;
                regv[RH] = regv[RL] = -1;
            } else if (lastex == codloc - 1 || prec[sp] % 2 != 1) {
                /* double XCHG OR double byte load with addr IN d AND e */
                emit(XCHG, 0, 0);
                il       = 0;
                regv[RH] = regv[RL] = -1;
            }
        }

        i        = prec[sp] - k / 4;
        prec[sp] = i;

        /* recover the register assignment from rasn */
        ia = REGLOW(rasn[sp]);
        ib = REGHIGH(rasn[sp]);
        j  = regs[RA];

        /* skip if j=0, ia, OR ib */
        if (j != 0 && j != ia && j != ib)
            emit(LD, j, RA);

        /* may be able to change register assignment to bc */
        if (ia == RE)
            if (regs[RB] == 0 && regs[RC] == 0) { /* bc available, so RE-assign */
                regs[ia] = regs[ib] = 0;
                regs[RB] = regs[RC] = sp;
                ia                  = RC;
                ib                  = RB;
                rasn[sp]            = REGPAIR(RB, RC);
            }
        regs[RA] = ia;
        if (il == 0)
            emit(LD, RA, ME);
        else
            emit(LDAX, il, 0);
        if (i > 1) {
            emit(INCX, RH, 0);
            /* may have done a prevous LHLD, if so mark INCX h */
            if (regv[RH] == -3)
                regv[RH] = -4;
            emit(LD, ib, ME);
        } else { /* single byte load - release h.o. register */
            ib = REGHIGH(rasn[sp]);
            if (ib == regs[RA])
                regs[RA] = 0;
            regs[ib] = 0;
            regv[ib] = -1;
            rasn[sp] = REGLOW(rasn[sp]);
        }
        regs[RH] = regs[RL] = st[sp] = 0;
        return true;
    case CSE:

        /* let x be the value of the stack top */
        /* compute 2*x + codloc, fetch to hl, AND jump with PCHL */
        /* reserve registers for the jump table base */
        genreg(2, &ia, &ib);
        lock[ia] = true;
        lock[ib] = true;

        /* index is IN h AND l, so double it */
        emit(DAD, RH, 0);

        /* now load the value of table base, depending upon 9 bytes */
        /* LXI r x y, DAD r, mov em, INX h, mov dm XCHG PCHL */
        emit(LXI, ib, codloc + 9);
        emit(DAD, ib, 0);
        emit(LD, RE, ME);
        emit(INCX, RH, 0);
        emit(LD, RD, ME);
        emit(XCHG, 0, 0);
        emit(PCHL, 0, 0);

        /* phoney entry IN symbol table to keep code dump clean */
        symbol[++sytop]  = syinfo;
        symbol[syinfo--] = -codloc;

        /* set entry to len=0/prec=2/type=VARB/ */
        symbol[syinfo] = PACK_ATTRIB(0, 2, VARB);
        casjmp         = syinfo;

        /* casjmp will be used to update the length field */
        if (--syinfo <= sytop)
            errors("108: pass-2 symbol table overflow", 5);
        lock[ib] = false;
        regv[RH] = regv[RL] = -255; /* mark as nil */
        return true;
    case HAL:
        emit(EI, 0, 0);
        emit(HALT, 0, 0);
        return true;
    case RTL:
    case RTR:
    case SFL: // not used
    case SFR:
    case HIV:
    case LOV:
        unary(val - 36);
        return true;
    case CVA:
        /* CVA must be immediately preceded by an INX OR ADR ref */
        prec[sp] = 2;

        /* if the address is already IN the gpr's then nothing to do */
        if (rasn[sp] > 0)
            return true;
        if (st[sp] < 0) { /* check for address ref to data IN rom. */
            jp = litv[sp];
            if (jp <= 65535) {
                if (jp < 0)
                    error(149, 1);
                /* leave literal value */
                st[sp] = 0;
                return true;
            } /* do LXI r with the address */
            genreg(2, &ia, &ib);
            if (ia <= 0) {
                error(140, 5);
                return false;
            } else {
                j = chain(-st[sp], codloc + 1);
                emit(LXI, ib, j);
                st[sp]   = 0;
                rasn[sp] = REGPAIR(ib, ia);
                regs[ia] = sp;
                regs[ib] = sp;
                return true;
            }
        } else if (st[sp] > 0) {
            /* load value of base for address ref to a based variable */
            loadv(sp, 3);
            return true;
        } else {
            error(139, 1);
            return false;
        }
        break; // not needed no path to here
    case ORG:
        i = litv[sp];
        // V4
        if (i < 0)
            errors("Bad code origin from pass-1", 1);
        else {
            if (codloc > i)
                error(141, 1);
            j = C_STACKHANDLING;
            k = j == 1 ? 0 : 3; // allow space for lxi sp, if not user allocated
            if (codloc == offset + preamb + k) {
                /* this is the start of program, change offset */
                offset = i - preamb;
                codloc = i + k;
                if (lxis > 0)
                    lxis = codloc - 2;
            } else {
                while (codloc < i) /* some code has been generated, so LXI if necessary */
                    emit(0, 0, 0);

                if (j != 1) {    // not user handled
                    if (j < 1) { // system allocated
                        j    = lxis;
                        lxis = codloc + 1;
                    }
                    emit(LXI, RSP, j);
                }
            }
        }

        sp--;
        return true;
    case DRT:
        jp = prsp;
        if (prstk[jp] > 65535) /* this is the END of an interrupt procedure */
            curdep[jp] -= 4;
        if (prsp > 0)
            prsp--;

        /* get stack depth for symbol table */
        if (jp > 0) {
            if (curdep[jp] != 0)
                error(150, 1);
            k = maxdep[jp];
            l = prstk[jp] % 65536 - 1;

            /* k is max stack depth, l is symbol table count entry */
            symbol[l] = k;
        }
        k = regv[RH];
        l = regv[RL];
        if (k == (-255) && l == (-255))
            return false;
        if (prstk[jp] > 65535) { /* POP interrupted registers AND enable interrupts */
            emit(POP, RA, 0);
            emit(POP, RB, 0);
            emit(POP, RD, 0);
            emit(POP, RH, 0);
            emit(EI, 0, 0);
        }
        emit(RTN, 0, 0);
        if (k != -254 || l != -254) {
            if (jp > 0) {
                updateHL(jp);
                return true;
            } else
                error(146, 1);
        }
        regv[RH] = regv[RL] = -255; /* mark as nil */
        return true;
    case ENA:
        emit(EI, 0, 0);
        return false;
    case DIS:
        emit(DI, 0, 0);
        return false;
    case AX1:
        /* load case number to h AND l */
        exch();
        loadv(sp, 4);
        _delete(1);
        regv[RH] = -1;
        regv[RL] = -1;
        // fall through to shared code
    case TRA: /* TRA -   check stack for simple LABEL variable */
        iop      = 1;
        lock[RH] = lock[RL] = true; /* IN case there are any pending values ... */
        saver();
        lock[RH] = lock[RL] = false;
        m                   = litv[sp];
        if (m >= 0) { /* absolute jump - probably to assembly language subrtne... */

            regv[RH] = regv[RL] = -1; /* ...so make h AND l registers unknown */
            emit(JMP, m, 0);
            _delete(1);
            return true;
        }
        break;
    case AX2: /* may NOT be omitted even though no obvious path exists). */
        iop = 4;
        /* casjmp points to symbol table attributes - INC len field */
        symbol[casjmp] += 256;
        break;
    }

    i = st[sp];
    if (i > 0) {
        j = INFO_TYPE(symAttrib(i));
        /* may be a simple variable */
        if (iop != 1 || j != VARB) {
            if ((iop != 3 || j != PROC) && j != LABEL) {
                error(135, 1);
                sp--;
                return true;
            } else {
                j = -symAddr(i);
                m = symRef(i);

                if (iop == 1) {
                    it = INFO_PREC(abs(symAttrib(i)));

                    /* it is type of LABEL... */
                    /* 3 is user-defined outer block, 4 is user defined */
                    /* NOT outer block, 5 is compiler defined */
                    if (it == 5 && defsym > 0 && INFO_PREC(symAttrib(defsym)) == 5) {
                        /* this TRA is one of a chain of compiler generated */
                        /* TRA's - straighten the chain if no code has been */
                        /* generated since the previous DEF. */

                        l  = -symAddr(defsym);
                        jp = symRef(defsym);
                        if (jp == codloc) {
                            /* adjust the reference counts AND optimization */
                            /* information for both DEF's. */
                            ia = INFO_ECNT(abs(symAttrib(defsym)));
                            ib = ia == 1 ? symF3(defsym) : 0;

                            if (defrh == -255)
                                ia--;
                            symAttrib(defsym) = 84;

                            /* i.e., ZERO references to compiler generated LABEL */
                            if (INFO_ECNT(abs(symAttrib(i))) == 1)
                                symF3(i) = ib;

                            symAttrib(i) += ia * 256;
                            for (;;) {
                                /* corrected reference count for object of the DEF */
                                /* merge the backstuffing chains */

                                if ((ia = l >> 2) == 0) {
                                    /* equate the defs */
                                    for (ia = 1; ia <= sytop; ia++)
                                        if (symbol[ia] == symbol[defsym])
                                            symbol[ia] = symbol[i];

                                    /* omit the TRA if no path to it */
                                    regv[RH] = defrh;
                                    regv[RL] = defrl;
                                    break;
                                } else {
                                    ib = getword(ia);
                                    // V4
                                    l               = (ib << 2) + (l & 3);
                                    symAddr(defsym) = -l;
                                    // V4
                                    putword(ia, j >> 2);
                                    // V4
                                    j          = ((ia << 2) + (j & 3));
                                    symAddr(i) = -j;
                                }
                            }
                        }
                        if (regv[RH] == (-255)) {
                            _delete(1);
                            return true;
                        }
                    }
                }

                if (it == 3 && iop == 1) { // BUG FIX user labels all have 4
                    /* we have a TRA to the outer block... */
                    j = C_STACKHANDLING;
                    if (prsp != 0 && j != 1) {
                        if (j == 0) {
                            j    = lxis;
                            lxis = codloc + 1;
                        }
                        emit(LXI, RSP, j % 65536);
                    }
                }
                j = -symAddr(i);
                m = j / 4;

                /* connect entry into chain */
                k = codloc + 1;
                if (iop == 4)
                    k = codloc;

                /* iop = 4 if we arrived here from case table JMP */
                // V4
                symAddr(i) = -(shl(k, 2) + right(j, 2));

                /* check for single reference */
                if (INFO_ECNT(abs(symAttrib(i))) == 1) {
                    // V4
                    //        note in a do case block, an implicit goto is
                    //        generated at the end of each selective statement
                    //        in order to branch out to the next statement
                    //        at the end of block. all these gotos are
                    //        considered a single forward reference for the
                    //        the convienance of the h/l optimization
                    //        ************************************************
                    //        make sure if saved h/l is already marked no good
                    //           1b   |   1b    |   9b    |   8b
                    //        h valid | l valid | h value | l value
                    //

                    int lsym = symF3(i);

                    /* PMO simplified the code to propagate HL info also fixed a bug in the original
                       Fortran code which could incorrectly subtract the valid flag value from
                       ktotal even if it hadn't been set.
                    */
                    if (lsym != -1) {
                        int ktotal = 0;
                        if (0 <= regv[RL] && regv[RL] < 256) {
                            ktotal = regv[RL];
                            if (lsym == 0 || ((lsym & LVALID) && regv[RL] == (lsym & 0xff)))
                                ktotal |= LVALID;
                        }
                        if (0 <= regv[RH] && regv[RH] < 512) {
                            ktotal += regv[RH] << 8;
                            if (lsym == 0 || ((lsym & HVALID) && regv[RH] == ((lsym >> 8) & 0x1ff)))
                                ktotal |= HVALID;
                        }
                        symF3(i) = ktotal & (HVALID | LVALID) ? ktotal : -1;
                    }
                }

                /* TRA, TRC, PRO, AX2 (case TRA) */
                switch (iop) {
                case 1:

                    /* may be INC TRA combination IN do-loop */
                    if (lastin + 1 == codloc) {
                        /* change to jfz to top of loop */
                        emit(JMC, FAL * 32 + ZERO, m);
                        _delete(1);
                        return true;
                    } else {
                        xfrloc = codloc;
                        xfrsym = st[sp];
                        tstloc = codloc + 3;
                        emit(JMP, m, 0);
                        _delete(1);
                        regv[RH] = regv[RL] = -255; /* mark as nil */
                        return true;
                    }
                    break;
                case 2:
                    conloc = codloc;
                    emit(JMC, iop2, m);
                    _delete(2);
                    return true;
                    ;
                case 3:
                    xfrloc = codloc;
                    xfrsym = st[sp];
                    tstloc = codloc + 3;
                    emit(CAL, m, 0);

                    /* adjust the maxdepth, if necessary */
                    // V4
                    j = symIProcDepth(i) + 1;
                    /* j is number of double-byte stack elements reqd */
                    stack(j);

                    /* now returned from call so... */
                    curdep[prsp] -= j;

                    /* now fix the h AND l values upon return */
                    // V4
                    j = symF3(i);
                    if (j < 0)
                        j = 0; // will force regv values to -1
                    /* may be unchanged from call */
                    if ((j >> 19) != 3) {
                        /* compare values */
                        regv[RL] = (j & LVALID) ? j & 0xff : -1;
                        regv[RH] = (j & HVALID) ? (j >> 8) & 0x1ff : -1;
                    }
                    _delete(1);

                    /* may have to construct a returned */
                    /* value at the stack top */
                    j = INFO_PREC(symAttrib(i));
                    if (j > 0) {
                        /* set stack top to precision of procedure */
                        sp++;
                        prec[sp] = j;
                        st[sp]   = 0;
                        i        = RC;
                        if (j > 1)
                            i = REGPAIR(RB, i);
                        rasn[sp] = i;
                        regs[RA] = RC;
                        regs[RC] = sp;
                        if (j > 1)
                            regs[RB] = sp;
                        litv[sp] = -1;
                    }
                    return true;
                case 4:

                    /* came from a case vector */
                    emit(0, m % 256, 0);
                    emit(0, m / 256, 0);
                    _delete(1);
                    return true;
                }
            }
        }
    } else if (iop != 1 || i != 0) { /* could be a computed address */
        error(134, 1);
        sp--;
        return true;
    }

    /* jump to computed location */
    loadv(sp, 4);
    _delete(1);
    emit(PCHL, 0, 0);

    /* pc has been moved, so mark h AND l unknown */
    // V4
    regv[RH] = regv[RL] = -1;
    return true;
}

/*
    symbol[i] format
    0-7     RL val
    8-16    RH val  (note additional bit)
    17      RL valid
    18      RH valid
    19+     tbd if 3 then merge values of h and l
*/
void updateHL(int jp) {
    xfrloc   = codloc - 1;
    xfrsym   = 0;
    tstloc   = codloc;
    int i    = prstk[jp] % 65536;
    int dsym = regv[RH];
    int l    = regv[RL];
    int j    = symbol[i]; // masking not needed as implicit in code below
    int lp, kp;

    alter = 1; // hoisted here to simplify return
    if (j < 0)
        j = 0;
    if ((j >> 19) != 3) {
        /* otherwise merge values of h AND l */
        lp = (j & LVALID) ? j & 0xff : -1;
        kp = (j & HVALID) ? (j >> 8) & 0x1ff : -1;
    } else if (dsym == -254 && l == -254)
        return;
    else { /* h AND l have been altered IN the procedure */
        kp = dsym;
        lp = l;
    }

    /* compare k with kp AND l with lp */
    j = (l >= 0 && lp == l) ? LVALID + l : 0;
    if (dsym >= 0 && kp == dsym)
        j += HVALID + (dsym << 8);
    symbol[i] = j;
    regv[RH] = regv[RL] = -255;
}

// update condition code for 16 bit, iq == 1 if zero test
void compare16(bool icom, int flag, int iq) {
    apply(SU, SB, icom, 1);
    int ip = rasn[sp] & 0xf;        /* change to condition code */
    int j  = (rasn[sp] >> 4) & 0x7; // > 7 would cause memory access error for lock etc.
    if (iq == 1)
        emit(OR, ip, 0);

    /* get rid of high order register in the result */
    regs[RA] = ip;
    rasn[sp] = flag + ip;
    prec[sp] = 1;
    litv[sp] = -1;
    st[sp]   = 0;
    if (j != 0) {
        lock[j] = false;
        regs[j] = 0;
        regv[j] = -1;
    }
    return;
}

// genrate call to builtin function bf, result determines result reg pair to use
void builtin(int bf, int result) {
    /* clear condition code */
    if (rasn[sp] > 255)
        cvcond(sp);

    /* clear pending store */
    if (regs[RA] != 0) {
        emit(LD, regs[RA], RA);
        regs[RA] = 0;
    }

    /* lock any correctly assigned registers */
    /* ....AND store the remaining registers. */
    if (REGLOW(rasn[sp]) == RE)
        lock[RE] = true;
    if (REGHIGH(rasn[sp]) == RD)
        lock[RD] = true;
    if (REGLOW(rasn[sp - 1]) == RC)
        lock[RC] = true;
    if (REGHIGH(rasn[sp - 1]) == RB)
        lock[RB] = true;
    saver();

    /* mark register c used. */
    if (regs[RC] == 0)
        regs[RC] = -1;

    /* load top of stack into registers d AND e. */
    loadv(sp, 0);
    if (prec[sp] == 1)
        emit(LD, RD, 0);

    /* now deassign register c unless correctly loaded. */
    if (regs[RC] == (-1))
        regs[RC] = 0;

    /* load t.o.s. - 1 into registers b AND c. */
    loadv(sp - 1, 0);
    if (prec[sp - 1] == 1)
        emit(LD, RB, 0);
    _delete(2);

    /* call the built-IN function */
    emitbf(bf);

    /* requires 2 levels IN stack for BIF (call AND temp.) */
    stack(2);
    ustack();
    ustack();

    /* AND then retrieve results */
    for (int dsym = 1; dsym <= 7; dsym++)
        lock[dsym] = false;

    /* cannot predict where registers h AND l will END up */
    regv[RH] = regv[RL] = -1;
    st[++sp]            = 0;
    prec[sp]            = 2;
    litv[sp]            = -1;
    if (result == 2) {
        rasn[sp] = REGPAIR(RD, RE);
        regs[RD] = regs[RE] = sp;
    } else {
        rasn[sp] = REGPAIR(RB, RC);
        regs[RB] = regs[RC] = sp;
    }
}

/* base may be indexed by ZERO... */
void inx(int jp) {
    int i;

    if (litv[sp] == 0) /* just _delete the index AND ignore the INX operator */
        _delete(1);
    else {
        if (rasn[sp] > 255)
            cvcond(sp);
        int j  = regs[RA];
        int il = REGLOW(rasn[sp]);
        int ih = REGHIGH(rasn[sp]);
        int jl = REGLOW(rasn[sp - 1]);
        int jh = REGHIGH(rasn[sp - 1]);

        /* check for pending store to base OR index */
        if (j && (j == jh || j == jl || j == ih || j == il)) {
            emit(LD, j, RA);
            regs[RA] = 0;
        }

        /* make sure that d AND e are available */
        if (regs[RE] != 0 || regs[RD] != 0)
            if (il != RE && jl != RE) { /* mark all registers free */
                int ia, ib, ic;
                if (il != 0)
                    regs[il] = 0;
                if (jl != 0)
                    regs[jl] = 0;
                genreg(2, &ia, &ib);
                regs[ia] = 1;
                genreg(2, &ic, &ib);
                regs[ia] = 0;

                /* all regs are cleared except base AND index, if allocated. */
                if (il != 0)
                    regs[il] = sp;
                if (jl != 0)
                    regs[jl] = sp - 1;
            }

        /* if literal 1 OR -1, use INX OR DCX */
        if (litv[sp] != 1 && litv[sp] != 65535) {
            /* if the index is constant, AND the base an address variable, */
            /* double the literal value at compile time */
            if (litv[sp] >= 0 && jp != 1) {
                litv[sp] *= 2;
                jp = 1;
            }
            i = 0;
            if (litv[sp] >= 0)
                i = 3;
            loadv(sp, i);
        }

        /* if the index was already in the registers, may */
        /* have to extend precision to address. */
        il = REGLOW(rasn[sp]);
        ih = REGHIGH(rasn[sp]);
        if (il != 0 && ih == 0) {
            ih = il - 1;
            emit(LD, ih, 0);
        }
        i = DAD;
        i = litv[sp] == 1 ? INCX : litv[sp] == 65535 ? DCX : DAD;
        if (ih == 0)
            ih = RH;
        /* _delete the index.  (note that sp will then point to the base) */
        _delete(1);
        /* load the base into the h AND l registers */
        loadv(sp, 5);
        /* ADD the base AND index */
        emit(i, ih, 0);
        /* AND ADD index again if base is an address variable. */
        if (jp != 1)
            emit(i, ih, 0);
        emit(XCHG, 0, 0);
        /* note XCHG here AND remove with peephole optimization later */
        i = prec[sp];
        _delete(1);
        st[++sp] = 0;
        prec[sp] = i;
        litv[sp] = regv[RH] = regv[RL] = -1;
        rasn[sp]                       = REGPAIR(RD, RE);
        regs[RD] = regs[RE] = sp;
    }
}

#define MAXLABEL 32
void sydump() {
    int ch;
    //    bool bpnfOutput = false;

    /* dump the symbol table for the simulator */
    /* clear the output buffer */
    writel(lstFp);
    gnc(NULL); // force get fresh line next time

    while ((ch = gnc(symFp)) == ' ')
        ;
    if (ch != '/')
        error(143, 1);

    else
        while ((ch = gnc(symFp)) != '/') { /* process next symbol table entry */

            /* process the next symbol */
            int symNo = base32ToInt(ch); // build address of initialized symbol
            symNo += base32ToInt(gnc(symFp)) * 32;
            symNo += base32ToInt(gnc(symFp)) * 32 * 32;

            if (symNo <= 4 || symNo == 6)
                while ((ch = gnc(symFp)) != '/')
                    ;
            else {
                /* write symbol number, symbol */
                char label[MAXLABEL + 1];
                memset(label, '.', MAXLABEL);
                label[MAXLABEL] = '\0';
                int ichar       = 0;
                while ((ch = gnc(symFp)) != '/') /* read until next / symbol */
                    if (ichar < MAXLABEL)
                        label[ichar++] = ch;

                /* write hex address */
                int j = symbol[symNo];
                // V4
                int type = LOWNIBBLE(symbol[j - 1]);
                ch       = symbol[j - 1] & 0xf;
                if (ch == PROC || ch == LABEL)
                    j -= 2;
                int addr = abs(symbol[j]);
                if (C_BPNF)
                    fprintf(hexFp, " %-5d %.*s %05XH\n", symNo, ichar, label, addr);
                if (C_MAP)
                    fprintf(lstFp, " %s%04XH\n", label, addr);
            }
        }
}

void cmpuse() {
    printf("table usage in pass 2:\n");
    printf("symbol table - max=%-6d, top=%-6d, info=%-6d\n", symax, sytop, syinfo);
    printf("memory table - max=%-6d, top=%-6d, bot=%-6d\n", maxmem, memtop, membot);
}
