Simulator report for lab3
Fri Oct 13 09:05:03 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ALTSYNCRAM
  6. |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 122 nodes    ;
; Simulation Coverage         ;      66.39 % ;
; Total Number of Transitions ; 986          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------+
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------------------------+
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.39 % ;
; Total nodes checked                                 ; 122          ;
; Total output ports checked                          ; 122          ;
; Total output ports with complete 1/0-value coverage ; 81           ;
; Total output ports with no 1/0-value coverage       ; 5            ;
; Total output ports with no 1-value coverage         ; 28           ;
; Total output ports with no 0-value coverage         ; 18           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|data[5]                                                                                                     ; |lab3|data[5]                                                                                               ; pin_out          ;
; |lab3|data[4]                                                                                                     ; |lab3|data[4]                                                                                               ; pin_out          ;
; |lab3|data[3]                                                                                                     ; |lab3|data[3]                                                                                               ; pin_out          ;
; |lab3|data[2]                                                                                                     ; |lab3|data[2]                                                                                               ; pin_out          ;
; |lab3|data[1]                                                                                                     ; |lab3|data[1]                                                                                               ; pin_out          ;
; |lab3|data[0]                                                                                                     ; |lab3|data[0]                                                                                               ; pin_out          ;
; |lab3|data~2                                                                                                      ; |lab3|data~2                                                                                                ; out0             ;
; |lab3|data~3                                                                                                      ; |lab3|data~3                                                                                                ; out0             ;
; |lab3|data~4                                                                                                      ; |lab3|data~4                                                                                                ; out0             ;
; |lab3|data~5                                                                                                      ; |lab3|data~5                                                                                                ; out0             ;
; |lab3|data~6                                                                                                      ; |lab3|data~6                                                                                                ; out0             ;
; |lab3|data~7                                                                                                      ; |lab3|data~7                                                                                                ; out0             ;
; |lab3|clk                                                                                                         ; |lab3|clk                                                                                                   ; out              ;
; |lab3|ROM_RAM                                                                                                     ; |lab3|ROM_RAM                                                                                               ; out              ;
; |lab3|read                                                                                                        ; |lab3|read                                                                                                  ; out              ;
; |lab3|address[5]                                                                                                  ; |lab3|address[5]                                                                                            ; out              ;
; |lab3|address[4]                                                                                                  ; |lab3|address[4]                                                                                            ; out              ;
; |lab3|address[2]                                                                                                  ; |lab3|address[2]                                                                                            ; out              ;
; |lab3|address[1]                                                                                                  ; |lab3|address[1]                                                                                            ; out              ;
; |lab3|address[0]                                                                                                  ; |lab3|address[0]                                                                                            ; out              ;
; |lab3|write                                                                                                       ; |lab3|write                                                                                                 ; out              ;
; |lab3|lab3BUFFER:inst|inst2                                                                                       ; |lab3|lab3BUFFER:inst|inst2                                                                                 ; out0             ;
; |lab3|lab3BUFFER:inst|inst8                                                                                       ; |lab3|lab3BUFFER:inst|inst8                                                                                 ; out0             ;
; |lab3|lab3BUFFER:inst|inst12                                                                                      ; |lab3|lab3BUFFER:inst|inst12                                                                                ; out0             ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[2]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[2]                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[1]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[1]                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[0]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[0]                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[5]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[5]                             ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[4]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[4]                             ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[3]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[3]                             ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[2]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[2]                             ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[1]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[1]                             ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[0]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[0]                             ; out              ;
; |lab3|lab3RAM:inst1|inst5                                                                                         ; |lab3|lab3RAM:inst1|inst5                                                                                   ; out0             ;
; |lab3|lab3RAM:inst1|inst6                                                                                         ; |lab3|lab3RAM:inst1|inst6                                                                                   ; out0             ;
; |lab3|lab3RAM:inst1|inst2                                                                                         ; |lab3|lab3RAM:inst1|inst2                                                                                   ; out0             ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a0 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[0] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a1 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[1] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a2 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[2] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[2]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[2]                                 ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[1]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[1]                                 ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[0]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[0]                                 ; out              ;
; |lab3|lab3ROM:inst2|inst11                                                                                        ; |lab3|lab3ROM:inst2|inst11                                                                                  ; out0             ;
; |lab3|lab3ROM:inst2|inst12                                                                                        ; |lab3|lab3ROM:inst2|inst12                                                                                  ; out0             ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a0     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[0]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a1     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[1]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|data[7]                                                                                                     ; |lab3|data[7]                                                                                               ; pin_out          ;
; |lab3|data[6]                                                                                                     ; |lab3|data[6]                                                                                               ; pin_out          ;
; |lab3|data~0                                                                                                      ; |lab3|data~0                                                                                                ; out0             ;
; |lab3|data~1                                                                                                      ; |lab3|data~1                                                                                                ; out0             ;
; |lab3|address[3]                                                                                                  ; |lab3|address[3]                                                                                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                              ; |lab3|lab3BUFFER:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                             ; |lab3|lab3BUFFER:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                       ; regout           ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[7]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[7]                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[6]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[6]                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[7]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[7]                             ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[6]                                   ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|din[6]                             ; out              ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a6 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[6] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a7 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[7] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[7]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[7]                                 ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[6]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[6]                                 ; out              ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a6     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[6]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a7     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[7]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                     ; |lab3|lab3ROM:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|address[3]                                                                                                  ; |lab3|address[3]                                                                                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[5]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[5]                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[4]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[4]                            ; out              ;
; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[3]                                  ; |lab3|lab3BUFFER:inst|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[3]                            ; out              ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a3 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[3] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a4 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[4] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a5 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[5] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a6 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[6] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|ram_block1a7 ; |lab3|lab3RAM:inst1|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_qla1:auto_generated|q_a[7] ; portadataout0    ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[5]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[5]                                 ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[4]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[4]                                 ; out              ;
; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[3]                                       ; |lab3|lab3RAM:inst1|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|din[3]                                 ; out              ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a2     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[2]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a3     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[3]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a4     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[4]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a5     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[5]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a6     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[6]     ; portadataout0    ;
; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|ram_block1a7     ; |lab3|lab3ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_5j51:auto_generated|q_a[7]     ; portadataout0    ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Oct 13 09:05:03 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab3 -c lab3
Info: Using vector source file "D:/5 ÒÂÏ/—Ë‘Œ¬Ã/Î‡·˚/lab3/lab3.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.39 %
Info: Number of transitions in simulation is 986
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Fri Oct 13 09:05:03 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


