[2025-09-17 22:47:40] START suite=cs trace=nutch_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2707042 heartbeat IPC: 3.694 cumulative IPC: 3.694 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5133868 heartbeat IPC: 4.121 cumulative IPC: 3.896 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5133868 cumulative IPC: 3.896 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5133868 cumulative IPC: 3.896 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15840181 heartbeat IPC: 0.934 cumulative IPC: 0.934 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 27926091 heartbeat IPC: 0.8274 cumulative IPC: 0.8775 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 39572457 heartbeat IPC: 0.8586 cumulative IPC: 0.8711 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 54531600 heartbeat IPC: 0.6685 cumulative IPC: 0.8098 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 68223395 heartbeat IPC: 0.7304 cumulative IPC: 0.7925 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 80255653 heartbeat IPC: 0.8311 cumulative IPC: 0.7987 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 97013205 heartbeat IPC: 0.5967 cumulative IPC: 0.7619 (Simulation time: 00 hr 05 min 33 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000010 cycles: 110924806 heartbeat IPC: 0.7188 cumulative IPC: 0.7562 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 126081080 heartbeat IPC: 0.6598 cumulative IPC: 0.7441 (Simulation time: 00 hr 07 min 00 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 137272799 cumulative IPC: 0.7285 (Simulation time: 00 hr 07 min 46 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 137272799 cumulative IPC: 0.7285 (Simulation time: 00 hr 07 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7285 instructions: 100000004 cycles: 137272799
CPU 0 Branch Prediction Accuracy: 97.06% MPKI: 0.3056 Average ROB Occupancy at Mispredict: 3199
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01401
BRANCH_INDIRECT: 0.2829
BRANCH_CONDITIONAL: 0.00868
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1338189
LQ_STALL: 101421
SQ_STALL: 555119


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 220.34897
REPLAY_LOAD: 130.51686
NON_REPLAY_LOAD: 21.602415

== Total ==
ADDR_TRANS: 385170
REPLAY_LOAD: 394683
NON_REPLAY_LOAD: 558336

== Counts ==
ADDR_TRANS: 1748
REPLAY_LOAD: 3024
NON_REPLAY_LOAD: 25846

cpu0->cpu0_STLB TOTAL        ACCESS:     253699 HIT:     238576 MISS:      15123 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:     253699 HIT:     238576 MISS:      15123 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 387.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1614419 HIT:    1076374 MISS:     538045 MSHR_MERGE:     106366
cpu0->cpu0_L2C LOAD         ACCESS:     874310 HIT:     626568 MISS:     247742 MSHR_MERGE:      16511
cpu0->cpu0_L2C RFO          ACCESS:      96313 HIT:      57154 MISS:      39159 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     320895 HIT:      97008 MISS:     223887 MSHR_MERGE:      89853
cpu0->cpu0_L2C WRITE        ACCESS:     294657 HIT:     293981 MISS:        676 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      28244 HIT:       1663 MISS:      26581 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     208065 ISSUED:     208065 USEFUL:      52223 USELESS:      17338
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 105.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7836718 HIT:    7009894 MISS:     826824 MSHR_MERGE:     234704
cpu0->cpu0_L1I LOAD         ACCESS:    7836718 HIT:    7009894 MISS:     826824 MSHR_MERGE:     234704
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26055702 HIT:   24950690 MISS:    1105012 MSHR_MERGE:     585394
cpu0->cpu0_L1D LOAD         ACCESS:   15294827 HIT:   14886072 MISS:     408755 MSHR_MERGE:     126560
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1185709 HIT:     991695 MISS:     194014 MSHR_MERGE:      81163
cpu0->cpu0_L1D WRITE        ACCESS:    9541324 HIT:    9067987 MISS:     473337 MSHR_MERGE:     377009
cpu0->cpu0_L1D TRANSLATION  ACCESS:      33842 HIT:       4936 MISS:      28906 MSHR_MERGE:        662
cpu0->cpu0_L1D PREFETCH REQUESTED:    1367047 ISSUED:    1185709 USEFUL:      92379 USELESS:      14814
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 76.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6461067 HIT:    6292912 MISS:     168155 MSHR_MERGE:      79152
cpu0->cpu0_ITLB LOAD         ACCESS:    6461067 HIT:    6292912 MISS:     168155 MSHR_MERGE:      79152
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 16.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24048933 HIT:   23798168 MISS:     250765 MSHR_MERGE:      86069
cpu0->cpu0_DTLB LOAD         ACCESS:   24048933 HIT:   23798168 MISS:     250765 MSHR_MERGE:      86069
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.23 cycles
cpu0->LLC TOTAL        ACCESS:     649167 HIT:     319885 MISS:     329282 MSHR_MERGE:       1554
cpu0->LLC LOAD         ACCESS:     231231 HIT:      72375 MISS:     158856 MSHR_MERGE:         88
cpu0->LLC RFO          ACCESS:      39157 HIT:       7448 MISS:      31709 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     134033 HIT:      18095 MISS:     115938 MSHR_MERGE:       1466
cpu0->LLC WRITE        ACCESS:     218165 HIT:     217980 MISS:        185 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      26581 HIT:       3987 MISS:      22594 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21004
  ROW_BUFFER_MISS:     306521
  AVG DBUS CONGESTED CYCLE: 4.242
Channel 0 WQ ROW_BUFFER_HIT:      20692
  ROW_BUFFER_MISS:     186103
  FULL:          0
Channel 0 REFRESHES ISSUED:      11440

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       127592        26999         9659        13009
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           41          187          545         7572
  STLB miss resolved @ L2C                0           37          137          466         1720
  STLB miss resolved @ LLC                0           42          166         1327         2210
  STLB miss resolved @ MEM                0           38          442         2218        14896

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              35826         5400        90161         7369         5003
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           68          325          919
  STLB miss resolved @ L2C                1            6           55          198          412
  STLB miss resolved @ LLC                1            9           76          732          699
  STLB miss resolved @ MEM                2           13          121         1227         4625
[2025-09-17 22:55:27] END   suite=cs trace=nutch_phase3_core3 (rc=0)
