#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15760d420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1576078b0 .scope module, "three_input_and_test" "three_input_and_test" 3 5;
 .timescale -9 -12;
L_0x158078010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15761e2d0_0 .net *"_ivl_9", 2 0, L_0x158078010;  1 drivers
v0x15761e390_0 .var "a", 3 0;
v0x15761e430_0 .var "b", 3 0;
v0x15761e4e0_0 .var "c", 3 0;
v0x15761e590_0 .net "f", 3 0, L_0x15761e900;  1 drivers
L_0x15761e680 .part v0x15761e390_0, 0, 1;
L_0x15761e740 .part v0x15761e430_0, 0, 1;
L_0x15761e820 .part v0x15761e4e0_0, 0, 1;
L_0x15761e900 .concat [ 1 3 0 0], v0x15761e1d0_0, L_0x158078010;
S_0x157607a20 .scope module, "u_three_input_and" "three_input_and" 3 8, 4 1 0, S_0x1576078b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "f";
v0x15760cc00_0 .net "a", 0 0, L_0x15761e680;  1 drivers
v0x15761e080_0 .net "b", 0 0, L_0x15761e740;  1 drivers
v0x15761e120_0 .net "c", 0 0, L_0x15761e820;  1 drivers
v0x15761e1d0_0 .var "f", 0 0;
E_0x15760ce60 .event anyedge, v0x15760cc00_0, v0x15761e080_0, v0x15761e120_0;
    .scope S_0x157607a20;
T_0 ;
    %wait E_0x15760ce60;
    %load/vec4 v0x15760cc00_0;
    %load/vec4 v0x15761e080_0;
    %and;
    %load/vec4 v0x15761e120_0;
    %and;
    %store/vec4 v0x15761e1d0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1576078b0;
T_1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15761e390_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15761e430_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15761e4e0_0, 0, 4;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15761e390_0, 0, 4;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15761e390_0, 0, 4;
    %delay 5000, 0;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1576078b0;
T_2 ;
    %vpi_call/w 3 27 "$monitor", "Time = %0t | a = %b | b = %b | c = %b | f = %b", $time, v0x15761e390_0, v0x15761e430_0, v0x15761e4e0_0, v0x15761e590_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/three_input_and_test.v";
    "/Users/wr80340/WorkSpace/verilog/three_input_and.v";
