// Seed: 176723579
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  wire id_5 = !{1, 1 - 1'b0};
  wor  id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(negedge 1) id_2 <= id_1;
  module_0(
      id_3, id_6
  );
endmodule
