
*** Running vivado
    with args -log z1top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source z1top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source z1top.tcl -notrace
Command: link_design -top z1top -part xc7a35tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ICer/Project/project_skeleton_sp22/hardware/constr/z1top.xdc]
Finished Parsing XDC File [/home/ICer/Project/project_skeleton_sp22/hardware/constr/z1top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.371 ; gain = 0.000 ; free physical = 474 ; free virtual = 13185
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 25 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.371 ; gain = 290.777 ; free physical = 474 ; free virtual = 13185
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1888.770 ; gain = 119.398 ; free physical = 470 ; free virtual = 13181

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1f4210c33

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2290.785 ; gain = 402.016 ; free physical = 147 ; free virtual = 12800

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21f551b52

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2406.723 ; gain = 0.004 ; free physical = 144 ; free virtual = 12688
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ba49531a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2406.723 ; gain = 0.004 ; free physical = 144 ; free virtual = 12688
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22a419d1d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2406.723 ; gain = 0.004 ; free physical = 142 ; free virtual = 12688
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 62 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22a419d1d

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2406.723 ; gain = 0.004 ; free physical = 142 ; free virtual = 12688
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22a419d1d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2406.723 ; gain = 0.004 ; free physical = 141 ; free virtual = 12688
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22a419d1d

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2406.723 ; gain = 0.004 ; free physical = 141 ; free virtual = 12688
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              62  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.723 ; gain = 0.000 ; free physical = 141 ; free virtual = 12688
Ending Logic Optimization Task | Checksum: 173314247

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2406.723 ; gain = 0.004 ; free physical = 141 ; free virtual = 12688

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.312 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 173314247

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2675.801 ; gain = 0.000 ; free physical = 299 ; free virtual = 12658
Ending Power Optimization Task | Checksum: 173314247

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2675.801 ; gain = 269.078 ; free physical = 307 ; free virtual = 12666

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 173314247

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.801 ; gain = 0.000 ; free physical = 307 ; free virtual = 12666

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.801 ; gain = 0.000 ; free physical = 307 ; free virtual = 12666
Ending Netlist Obfuscation Task | Checksum: 173314247

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.801 ; gain = 0.000 ; free physical = 307 ; free virtual = 12666
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2675.801 ; gain = 906.430 ; free physical = 307 ; free virtual = 12666
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.801 ; gain = 0.000 ; free physical = 307 ; free virtual = 12666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.801 ; gain = 0.000 ; free physical = 306 ; free virtual = 12666
INFO: [Common 17-1381] The checkpoint '/home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/impl_2/z1top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file z1top_drc_opted.rpt -pb z1top_drc_opted.pb -rpx z1top_drc_opted.rpx
Command: report_drc -file z1top_drc_opted.rpt -pb z1top_drc_opted.pb -rpx z1top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/impl_2/z1top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Cycle_Counters_u1/cycles_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpu/bios_mem/read_data0_reg_reg_0 has an input control pin cpu/bios_mem/read_data0_reg_reg_0/ADDRARDADDR[14] (net: cpu/bios_mem/sel[10]) which is driven by a register (cpu/Inst_Counters_u1/insts_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 298 ; free virtual = 12658
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1314769f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 298 ; free virtual = 12658
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 298 ; free virtual = 12658

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19b8bdfc2

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 295 ; free virtual = 12654

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 235c88a12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 292 ; free virtual = 12651

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 235c88a12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 292 ; free virtual = 12651
Phase 1 Placer Initialization | Checksum: 235c88a12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 292 ; free virtual = 12651

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 239372422

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 289 ; free virtual = 12649

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[13] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[11] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_3 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[12] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_2 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[12] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[7] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_7 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[11] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[10] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_4 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[2] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_12 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[10] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[1] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_13 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[9] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_5 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[8] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_6 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[13] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[6] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_8 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[7] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[5] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_9 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[2] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[4] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_10 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[8] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[9] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[3] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_11 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[3] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/addr0[0] could not be optimized because driver cpu/pc_reg_u1/mem_reg_2_2_i_14 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[6] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[4] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[1] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[5] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net cpu/pc_reg_u1/ADDRARDADDR[0] could not be optimized because driver cpu/pc_reg_u1/mem_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a35d9590

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637
Phase 2.2 Global Placement Core | Checksum: 19d52ab97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637
Phase 2 Global Placement | Checksum: 19d52ab97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 281 ; free virtual = 12640

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c3339904

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 281 ; free virtual = 12640

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a701d43b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 279 ; free virtual = 12639

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16c5198b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 279 ; free virtual = 12639

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d33ddf05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 279 ; free virtual = 12639

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f0b450bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 278 ; free virtual = 12638

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e5a97bba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23a5003b9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2a33bc60e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637
Phase 3 Detail Placement | Checksum: 2a33bc60e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 209e5ef75

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 209e5ef75

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 276 ; free virtual = 12636
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a1a156ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637
Phase 4.1 Post Commit Optimization | Checksum: 1a1a156ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1a156ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 277 ; free virtual = 12637

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a1a156ca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 278 ; free virtual = 12638

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 278 ; free virtual = 12638
Phase 4.4 Final Placement Cleanup | Checksum: 1a1f29eb4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 278 ; free virtual = 12638
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1f29eb4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 278 ; free virtual = 12638
Ending Placer Task | Checksum: 13a594614

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 278 ; free virtual = 12638
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 286 ; free virtual = 12646
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 286 ; free virtual = 12646
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 275 ; free virtual = 12640
INFO: [Common 17-1381] The checkpoint '/home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/impl_2/z1top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file z1top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 269 ; free virtual = 12631
INFO: [runtcl-4] Executing : report_utilization -file z1top_utilization_placed.rpt -pb z1top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file z1top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 282 ; free virtual = 12643
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: dba78fea ConstDB: 0 ShapeSum: 5eb1b62a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9907745a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 165 ; free virtual = 12526
Post Restoration Checksum: NetGraph: 4bde5a79 NumContArr: 4d2919e1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9907745a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 133 ; free virtual = 12495

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9907745a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 136 ; free virtual = 12470

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9907745a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 136 ; free virtual = 12470
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 103b0ee54

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 143 ; free virtual = 12460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.903  | TNS=0.000  | WHS=-0.201 | THS=-88.374|

Phase 2 Router Initialization | Checksum: 18b258aa3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 142 ; free virtual = 12459

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3043
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3043
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fafbb200

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 12473

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1632
 Number of Nodes with overlaps = 658
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.510  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1843b0c6c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470
Phase 4 Rip-up And Reroute | Checksum: 1843b0c6c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1843b0c6c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1843b0c6c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470
Phase 5 Delay and Skew Optimization | Checksum: 1843b0c6c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c9df2890

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.516  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c9df2890

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470
Phase 6 Post Hold Fix | Checksum: 1c9df2890

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.35526 %
  Global Horizontal Routing Utilization  = 2.57887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a7bd1de0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 180 ; free virtual = 12470

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a7bd1de0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 179 ; free virtual = 12470

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fe32856e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 179 ; free virtual = 12470

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.516  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fe32856e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 182 ; free virtual = 12472
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 207 ; free virtual = 12497

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 207 ; free virtual = 12497
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 207 ; free virtual = 12497
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2733.828 ; gain = 0.000 ; free physical = 196 ; free virtual = 12492
INFO: [Common 17-1381] The checkpoint '/home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/impl_2/z1top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file z1top_drc_routed.rpt -pb z1top_drc_routed.pb -rpx z1top_drc_routed.rpx
Command: report_drc -file z1top_drc_routed.rpt -pb z1top_drc_routed.pb -rpx z1top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/impl_2/z1top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file z1top_methodology_drc_routed.rpt -pb z1top_methodology_drc_routed.pb -rpx z1top_methodology_drc_routed.rpx
Command: report_methodology -file z1top_methodology_drc_routed.rpt -pb z1top_methodology_drc_routed.pb -rpx z1top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ICer/Project/project_skeleton_sp22/hardware/z1top_proj/z1top_proj.runs/impl_2/z1top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file z1top_power_routed.rpt -pb z1top_power_summary_routed.pb -rpx z1top_power_routed.rpx
Command: report_power -file z1top_power_routed.rpt -pb z1top_power_summary_routed.pb -rpx z1top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file z1top_route_status.rpt -pb z1top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file z1top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file z1top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file z1top_bus_skew_routed.rpt -pb z1top_bus_skew_routed.pb -rpx z1top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug  4 17:26:50 2023...
